ARM GAS  /var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//ccvbzwOo.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/main.c"
  18              		.section	.text.MX_GPIO_Init,"ax",%progbits
  19              		.align	1
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	MX_GPIO_Init:
  25              	.LFB69:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2024 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** 
  25:Core/Src/main.c **** /* USER CODE END Includes */
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* USER CODE END PTD */
  31:Core/Src/main.c **** 
  32:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/main.c **** /* USER CODE BEGIN PD */
ARM GAS  /var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//ccvbzwOo.s 			page 2


  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** /* USER CODE END PD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/main.c **** /* USER CODE BEGIN PM */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* USER CODE END PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/main.c **** UART_HandleTypeDef huart2;
  44:Core/Src/main.c **** DMA_HandleTypeDef hdma_usart2_tx;
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** /* USER CODE BEGIN PV */
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** /* USER CODE END PV */
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  51:Core/Src/main.c **** void SystemClock_Config(void);
  52:Core/Src/main.c **** static void MX_GPIO_Init(void);
  53:Core/Src/main.c **** static void MX_DMA_Init(void);
  54:Core/Src/main.c **** static void MX_USART2_UART_Init(void);
  55:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  56:Core/Src/main.c **** 
  57:Core/Src/main.c **** /* USER CODE END PFP */
  58:Core/Src/main.c **** 
  59:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  60:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** /* USER CODE END 0 */
  63:Core/Src/main.c **** 
  64:Core/Src/main.c **** /**
  65:Core/Src/main.c ****   * @brief  The application entry point.
  66:Core/Src/main.c ****   * @retval int
  67:Core/Src/main.c ****   */
  68:Core/Src/main.c **** int main(void)
  69:Core/Src/main.c **** {
  70:Core/Src/main.c **** 
  71:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  72:Core/Src/main.c **** 
  73:Core/Src/main.c ****   /* USER CODE END 1 */
  74:Core/Src/main.c **** 
  75:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  76:Core/Src/main.c **** 
  77:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  78:Core/Src/main.c ****   HAL_Init();
  79:Core/Src/main.c **** 
  80:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  81:Core/Src/main.c **** 
  82:Core/Src/main.c ****   /* USER CODE END Init */
  83:Core/Src/main.c **** 
  84:Core/Src/main.c ****   /* Configure the system clock */
  85:Core/Src/main.c ****   SystemClock_Config();
  86:Core/Src/main.c **** 
  87:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  88:Core/Src/main.c **** 
  89:Core/Src/main.c ****   /* USER CODE END SysInit */
  90:Core/Src/main.c **** 
ARM GAS  /var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//ccvbzwOo.s 			page 3


  91:Core/Src/main.c ****   /* Initialize all configured peripherals */
  92:Core/Src/main.c ****   MX_GPIO_Init();
  93:Core/Src/main.c ****   MX_DMA_Init();
  94:Core/Src/main.c ****   MX_USART2_UART_Init();
  95:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
  96:Core/Src/main.c **** 
  97:Core/Src/main.c ****   /* USER CODE END 2 */
  98:Core/Src/main.c **** 
  99:Core/Src/main.c ****   /* Infinite loop */
 100:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 101:Core/Src/main.c ****   while (1)
 102:Core/Src/main.c ****   {
 103:Core/Src/main.c ****     /* USER CODE END WHILE */
 104:Core/Src/main.c ****     HAL_UART_Transmit_DMA(&huart2, (uint8_t *)"Hello World!\r\n", 14);
 105:Core/Src/main.c ****     HAL_Delay(1000);
 106:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 107:Core/Src/main.c ****   }
 108:Core/Src/main.c ****   /* USER CODE END 3 */
 109:Core/Src/main.c **** }
 110:Core/Src/main.c **** 
 111:Core/Src/main.c **** /**
 112:Core/Src/main.c ****   * @brief System Clock Configuration
 113:Core/Src/main.c ****   * @retval None
 114:Core/Src/main.c ****   */
 115:Core/Src/main.c **** void SystemClock_Config(void)
 116:Core/Src/main.c **** {
 117:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 118:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 119:Core/Src/main.c **** 
 120:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 121:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 122:Core/Src/main.c ****   */
 123:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 124:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 125:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 126:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 127:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 128:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 129:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL4;
 130:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 131:Core/Src/main.c ****   {
 132:Core/Src/main.c ****     Error_Handler();
 133:Core/Src/main.c ****   }
 134:Core/Src/main.c **** 
 135:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 136:Core/Src/main.c ****   */
 137:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 138:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 139:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 140:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 141:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 142:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 143:Core/Src/main.c **** 
 144:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 145:Core/Src/main.c ****   {
 146:Core/Src/main.c ****     Error_Handler();
 147:Core/Src/main.c ****   }
ARM GAS  /var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//ccvbzwOo.s 			page 4


 148:Core/Src/main.c **** }
 149:Core/Src/main.c **** 
 150:Core/Src/main.c **** /**
 151:Core/Src/main.c ****   * @brief USART2 Initialization Function
 152:Core/Src/main.c ****   * @param None
 153:Core/Src/main.c ****   * @retval None
 154:Core/Src/main.c ****   */
 155:Core/Src/main.c **** static void MX_USART2_UART_Init(void)
 156:Core/Src/main.c **** {
 157:Core/Src/main.c **** 
 158:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 0 */
 159:Core/Src/main.c **** 
 160:Core/Src/main.c ****   /* USER CODE END USART2_Init 0 */
 161:Core/Src/main.c **** 
 162:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 1 */
 163:Core/Src/main.c **** 
 164:Core/Src/main.c ****   /* USER CODE END USART2_Init 1 */
 165:Core/Src/main.c ****   huart2.Instance = USART2;
 166:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 167:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 168:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 169:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 170:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 171:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 172:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 173:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 174:Core/Src/main.c ****   {
 175:Core/Src/main.c ****     Error_Handler();
 176:Core/Src/main.c ****   }
 177:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 2 */
 178:Core/Src/main.c **** 
 179:Core/Src/main.c ****   /* USER CODE END USART2_Init 2 */
 180:Core/Src/main.c **** 
 181:Core/Src/main.c **** }
 182:Core/Src/main.c **** 
 183:Core/Src/main.c **** /**
 184:Core/Src/main.c ****   * Enable DMA controller clock
 185:Core/Src/main.c ****   */
 186:Core/Src/main.c **** static void MX_DMA_Init(void)
 187:Core/Src/main.c **** {
 188:Core/Src/main.c **** 
 189:Core/Src/main.c ****   /* DMA controller clock enable */
 190:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 191:Core/Src/main.c **** 
 192:Core/Src/main.c ****   /* DMA interrupt init */
 193:Core/Src/main.c ****   /* DMA1_Channel7_IRQn interrupt configuration */
 194:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 195:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 196:Core/Src/main.c **** 
 197:Core/Src/main.c **** }
 198:Core/Src/main.c **** 
 199:Core/Src/main.c **** /**
 200:Core/Src/main.c ****   * @brief GPIO Initialization Function
 201:Core/Src/main.c ****   * @param None
 202:Core/Src/main.c ****   * @retval None
 203:Core/Src/main.c ****   */
 204:Core/Src/main.c **** static void MX_GPIO_Init(void)
ARM GAS  /var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//ccvbzwOo.s 			page 5


 205:Core/Src/main.c **** {
  26              		.loc 1 205 1 view -0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 32
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30 0000 70B5     		push	{r4, r5, r6, lr}
  31              	.LCFI0:
  32              		.cfi_def_cfa_offset 16
  33              		.cfi_offset 4, -16
  34              		.cfi_offset 5, -12
  35              		.cfi_offset 6, -8
  36              		.cfi_offset 14, -4
  37 0002 88B0     		sub	sp, sp, #32
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 48
 206:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  40              		.loc 1 206 3 view .LVU1
  41              		.loc 1 206 20 is_stmt 0 view .LVU2
  42 0004 0024     		movs	r4, #0
  43 0006 0494     		str	r4, [sp, #16]
  44 0008 0594     		str	r4, [sp, #20]
  45 000a 0694     		str	r4, [sp, #24]
  46 000c 0794     		str	r4, [sp, #28]
 207:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 208:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_1 */
 209:Core/Src/main.c **** 
 210:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 211:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  47              		.loc 1 211 3 is_stmt 1 view .LVU3
  48              	.LBB4:
  49              		.loc 1 211 3 view .LVU4
  50              		.loc 1 211 3 view .LVU5
  51 000e 244B     		ldr	r3, .L3
  52 0010 9A69     		ldr	r2, [r3, #24]
  53 0012 42F01002 		orr	r2, r2, #16
  54 0016 9A61     		str	r2, [r3, #24]
  55              		.loc 1 211 3 view .LVU6
  56 0018 9A69     		ldr	r2, [r3, #24]
  57 001a 02F01002 		and	r2, r2, #16
  58 001e 0192     		str	r2, [sp, #4]
  59              		.loc 1 211 3 view .LVU7
  60 0020 019A     		ldr	r2, [sp, #4]
  61              	.LBE4:
  62              		.loc 1 211 3 view .LVU8
 212:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
  63              		.loc 1 212 3 view .LVU9
  64              	.LBB5:
  65              		.loc 1 212 3 view .LVU10
  66              		.loc 1 212 3 view .LVU11
  67 0022 9A69     		ldr	r2, [r3, #24]
  68 0024 42F02002 		orr	r2, r2, #32
  69 0028 9A61     		str	r2, [r3, #24]
  70              		.loc 1 212 3 view .LVU12
  71 002a 9A69     		ldr	r2, [r3, #24]
  72 002c 02F02002 		and	r2, r2, #32
  73 0030 0292     		str	r2, [sp, #8]
  74              		.loc 1 212 3 view .LVU13
ARM GAS  /var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//ccvbzwOo.s 			page 6


  75 0032 029A     		ldr	r2, [sp, #8]
  76              	.LBE5:
  77              		.loc 1 212 3 view .LVU14
 213:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  78              		.loc 1 213 3 view .LVU15
  79              	.LBB6:
  80              		.loc 1 213 3 view .LVU16
  81              		.loc 1 213 3 view .LVU17
  82 0034 9A69     		ldr	r2, [r3, #24]
  83 0036 42F00402 		orr	r2, r2, #4
  84 003a 9A61     		str	r2, [r3, #24]
  85              		.loc 1 213 3 view .LVU18
  86 003c 9B69     		ldr	r3, [r3, #24]
  87 003e 03F00403 		and	r3, r3, #4
  88 0042 0393     		str	r3, [sp, #12]
  89              		.loc 1 213 3 view .LVU19
  90 0044 039B     		ldr	r3, [sp, #12]
  91              	.LBE6:
  92              		.loc 1 213 3 view .LVU20
 214:Core/Src/main.c **** 
 215:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 216:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
  93              		.loc 1 216 3 view .LVU21
  94 0046 174E     		ldr	r6, .L3+4
  95 0048 2246     		mov	r2, r4
  96 004a 4FF46041 		mov	r1, #57344
  97 004e 3046     		mov	r0, r6
  98 0050 FFF7FEFF 		bl	HAL_GPIO_WritePin
  99              	.LVL0:
 217:Core/Src/main.c **** 
 218:Core/Src/main.c ****   /*Configure GPIO pins : PC13 PC14 PC15 */
 219:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 100              		.loc 1 219 3 view .LVU22
 101              		.loc 1 219 23 is_stmt 0 view .LVU23
 102 0054 4FF46043 		mov	r3, #57344
 103 0058 0493     		str	r3, [sp, #16]
 220:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 104              		.loc 1 220 3 is_stmt 1 view .LVU24
 105              		.loc 1 220 24 is_stmt 0 view .LVU25
 106 005a 0123     		movs	r3, #1
 107 005c 0593     		str	r3, [sp, #20]
 221:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 108              		.loc 1 221 3 is_stmt 1 view .LVU26
 109              		.loc 1 221 24 is_stmt 0 view .LVU27
 110 005e 0694     		str	r4, [sp, #24]
 222:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 111              		.loc 1 222 3 is_stmt 1 view .LVU28
 112              		.loc 1 222 25 is_stmt 0 view .LVU29
 113 0060 0225     		movs	r5, #2
 114 0062 0795     		str	r5, [sp, #28]
 223:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 115              		.loc 1 223 3 is_stmt 1 view .LVU30
 116 0064 04A9     		add	r1, sp, #16
 117 0066 3046     		mov	r0, r6
 118 0068 FFF7FEFF 		bl	HAL_GPIO_Init
 119              	.LVL1:
 224:Core/Src/main.c **** 
ARM GAS  /var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//ccvbzwOo.s 			page 7


 225:Core/Src/main.c ****   /*Configure GPIO pin : PA11 */
 226:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_11;
 120              		.loc 1 226 3 view .LVU31
 121              		.loc 1 226 23 is_stmt 0 view .LVU32
 122 006c 4FF40063 		mov	r3, #2048
 123 0070 0493     		str	r3, [sp, #16]
 227:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 124              		.loc 1 227 3 is_stmt 1 view .LVU33
 125              		.loc 1 227 24 is_stmt 0 view .LVU34
 126 0072 0594     		str	r4, [sp, #20]
 228:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 127              		.loc 1 228 3 is_stmt 1 view .LVU35
 128              		.loc 1 228 24 is_stmt 0 view .LVU36
 129 0074 0694     		str	r4, [sp, #24]
 229:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 130              		.loc 1 229 3 is_stmt 1 view .LVU37
 131 0076 04F18044 		add	r4, r4, #1073741824
 132 007a 04F58434 		add	r4, r4, #67584
 133 007e 04A9     		add	r1, sp, #16
 134 0080 2046     		mov	r0, r4
 135 0082 FFF7FEFF 		bl	HAL_GPIO_Init
 136              	.LVL2:
 230:Core/Src/main.c **** 
 231:Core/Src/main.c ****   /*Configure GPIO pin : PA12 */
 232:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_12;
 137              		.loc 1 232 3 view .LVU38
 138              		.loc 1 232 23 is_stmt 0 view .LVU39
 139 0086 4FF48053 		mov	r3, #4096
 140 008a 0493     		str	r3, [sp, #16]
 233:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 141              		.loc 1 233 3 is_stmt 1 view .LVU40
 142              		.loc 1 233 24 is_stmt 0 view .LVU41
 143 008c 0595     		str	r5, [sp, #20]
 234:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 144              		.loc 1 234 3 is_stmt 1 view .LVU42
 145              		.loc 1 234 25 is_stmt 0 view .LVU43
 146 008e 0323     		movs	r3, #3
 147 0090 0793     		str	r3, [sp, #28]
 235:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 148              		.loc 1 235 3 is_stmt 1 view .LVU44
 149 0092 04A9     		add	r1, sp, #16
 150 0094 2046     		mov	r0, r4
 151 0096 FFF7FEFF 		bl	HAL_GPIO_Init
 152              	.LVL3:
 236:Core/Src/main.c **** 
 237:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_2 */
 238:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_2 */
 239:Core/Src/main.c **** }
 153              		.loc 1 239 1 is_stmt 0 view .LVU45
 154 009a 08B0     		add	sp, sp, #32
 155              	.LCFI2:
 156              		.cfi_def_cfa_offset 16
 157              		@ sp needed
 158 009c 70BD     		pop	{r4, r5, r6, pc}
 159              	.L4:
 160 009e 00BF     		.align	2
 161              	.L3:
ARM GAS  /var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//ccvbzwOo.s 			page 8


 162 00a0 00100240 		.word	1073876992
 163 00a4 00100140 		.word	1073811456
 164              		.cfi_endproc
 165              	.LFE69:
 167              		.section	.text.MX_DMA_Init,"ax",%progbits
 168              		.align	1
 169              		.syntax unified
 170              		.thumb
 171              		.thumb_func
 173              	MX_DMA_Init:
 174              	.LFB68:
 187:Core/Src/main.c **** 
 175              		.loc 1 187 1 is_stmt 1 view -0
 176              		.cfi_startproc
 177              		@ args = 0, pretend = 0, frame = 8
 178              		@ frame_needed = 0, uses_anonymous_args = 0
 179 0000 00B5     		push	{lr}
 180              	.LCFI3:
 181              		.cfi_def_cfa_offset 4
 182              		.cfi_offset 14, -4
 183 0002 83B0     		sub	sp, sp, #12
 184              	.LCFI4:
 185              		.cfi_def_cfa_offset 16
 190:Core/Src/main.c **** 
 186              		.loc 1 190 3 view .LVU47
 187              	.LBB7:
 190:Core/Src/main.c **** 
 188              		.loc 1 190 3 view .LVU48
 190:Core/Src/main.c **** 
 189              		.loc 1 190 3 view .LVU49
 190 0004 0A4B     		ldr	r3, .L7
 191 0006 5A69     		ldr	r2, [r3, #20]
 192 0008 42F00102 		orr	r2, r2, #1
 193 000c 5A61     		str	r2, [r3, #20]
 190:Core/Src/main.c **** 
 194              		.loc 1 190 3 view .LVU50
 195 000e 5B69     		ldr	r3, [r3, #20]
 196 0010 03F00103 		and	r3, r3, #1
 197 0014 0193     		str	r3, [sp, #4]
 190:Core/Src/main.c **** 
 198              		.loc 1 190 3 view .LVU51
 199 0016 019B     		ldr	r3, [sp, #4]
 200              	.LBE7:
 190:Core/Src/main.c **** 
 201              		.loc 1 190 3 view .LVU52
 194:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 202              		.loc 1 194 3 view .LVU53
 203 0018 0022     		movs	r2, #0
 204 001a 1146     		mov	r1, r2
 205 001c 1120     		movs	r0, #17
 206 001e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 207              	.LVL4:
 195:Core/Src/main.c **** 
 208              		.loc 1 195 3 view .LVU54
 209 0022 1120     		movs	r0, #17
 210 0024 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 211              	.LVL5:
ARM GAS  /var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//ccvbzwOo.s 			page 9


 197:Core/Src/main.c **** 
 212              		.loc 1 197 1 is_stmt 0 view .LVU55
 213 0028 03B0     		add	sp, sp, #12
 214              	.LCFI5:
 215              		.cfi_def_cfa_offset 4
 216              		@ sp needed
 217 002a 5DF804FB 		ldr	pc, [sp], #4
 218              	.L8:
 219 002e 00BF     		.align	2
 220              	.L7:
 221 0030 00100240 		.word	1073876992
 222              		.cfi_endproc
 223              	.LFE68:
 225              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
 226              		.align	1
 227              		.global	HAL_TIM_PeriodElapsedCallback
 228              		.syntax unified
 229              		.thumb
 230              		.thumb_func
 232              	HAL_TIM_PeriodElapsedCallback:
 233              	.LVL6:
 234              	.LFB70:
 240:Core/Src/main.c **** 
 241:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 242:Core/Src/main.c **** 
 243:Core/Src/main.c **** /* USER CODE END 4 */
 244:Core/Src/main.c **** 
 245:Core/Src/main.c **** /**
 246:Core/Src/main.c ****   * @brief  Period elapsed callback in non blocking mode
 247:Core/Src/main.c ****   * @note   This function is called  when TIM1 interrupt took place, inside
 248:Core/Src/main.c ****   * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
 249:Core/Src/main.c ****   * a global variable "uwTick" used as application time base.
 250:Core/Src/main.c ****   * @param  htim : TIM handle
 251:Core/Src/main.c ****   * @retval None
 252:Core/Src/main.c ****   */
 253:Core/Src/main.c **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 254:Core/Src/main.c **** {
 235              		.loc 1 254 1 is_stmt 1 view -0
 236              		.cfi_startproc
 237              		@ args = 0, pretend = 0, frame = 0
 238              		@ frame_needed = 0, uses_anonymous_args = 0
 239              		.loc 1 254 1 is_stmt 0 view .LVU57
 240 0000 08B5     		push	{r3, lr}
 241              	.LCFI6:
 242              		.cfi_def_cfa_offset 8
 243              		.cfi_offset 3, -8
 244              		.cfi_offset 14, -4
 255:Core/Src/main.c ****   /* USER CODE BEGIN Callback 0 */
 256:Core/Src/main.c **** 
 257:Core/Src/main.c ****   /* USER CODE END Callback 0 */
 258:Core/Src/main.c ****   if (htim->Instance == TIM1) {
 245              		.loc 1 258 3 is_stmt 1 view .LVU58
 246              		.loc 1 258 11 is_stmt 0 view .LVU59
 247 0002 0268     		ldr	r2, [r0]
 248              		.loc 1 258 6 view .LVU60
 249 0004 034B     		ldr	r3, .L13
 250 0006 9A42     		cmp	r2, r3
ARM GAS  /var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//ccvbzwOo.s 			page 10


 251 0008 00D0     		beq	.L12
 252              	.LVL7:
 253              	.L9:
 259:Core/Src/main.c ****     HAL_IncTick();
 260:Core/Src/main.c ****   }
 261:Core/Src/main.c ****   /* USER CODE BEGIN Callback 1 */
 262:Core/Src/main.c **** 
 263:Core/Src/main.c ****   /* USER CODE END Callback 1 */
 264:Core/Src/main.c **** }
 254              		.loc 1 264 1 view .LVU61
 255 000a 08BD     		pop	{r3, pc}
 256              	.LVL8:
 257              	.L12:
 259:Core/Src/main.c ****     HAL_IncTick();
 258              		.loc 1 259 5 is_stmt 1 view .LVU62
 259 000c FFF7FEFF 		bl	HAL_IncTick
 260              	.LVL9:
 261              		.loc 1 264 1 is_stmt 0 view .LVU63
 262 0010 FBE7     		b	.L9
 263              	.L14:
 264 0012 00BF     		.align	2
 265              	.L13:
 266 0014 002C0140 		.word	1073818624
 267              		.cfi_endproc
 268              	.LFE70:
 270              		.section	.text.Error_Handler,"ax",%progbits
 271              		.align	1
 272              		.global	Error_Handler
 273              		.syntax unified
 274              		.thumb
 275              		.thumb_func
 277              	Error_Handler:
 278              	.LFB71:
 265:Core/Src/main.c **** 
 266:Core/Src/main.c **** /**
 267:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 268:Core/Src/main.c ****   * @retval None
 269:Core/Src/main.c ****   */
 270:Core/Src/main.c **** void Error_Handler(void)
 271:Core/Src/main.c **** {
 279              		.loc 1 271 1 is_stmt 1 view -0
 280              		.cfi_startproc
 281              		@ Volatile: function does not return.
 282              		@ args = 0, pretend = 0, frame = 0
 283              		@ frame_needed = 0, uses_anonymous_args = 0
 284              		@ link register save eliminated.
 272:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 273:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 274:Core/Src/main.c ****   __disable_irq();
 285              		.loc 1 274 3 view .LVU65
 286              	.LBB8:
 287              	.LBI8:
 288              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
ARM GAS  /var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//ccvbzwOo.s 			page 11


   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
ARM GAS  /var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//ccvbzwOo.s 			page 12


  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
ARM GAS  /var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//ccvbzwOo.s 			page 13


 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 289              		.loc 2 140 27 view .LVU66
 290              	.LBB9:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 291              		.loc 2 142 3 view .LVU67
 292              		.syntax unified
 293              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 294 0000 72B6     		cpsid i
 295              	@ 0 "" 2
 296              		.thumb
 297              		.syntax unified
 298              	.L16:
 299              	.LBE9:
 300              	.LBE8:
 275:Core/Src/main.c ****   while (1)
 301              		.loc 1 275 3 discriminator 1 view .LVU68
 276:Core/Src/main.c ****   {
 277:Core/Src/main.c ****   }
 302              		.loc 1 277 3 discriminator 1 view .LVU69
 275:Core/Src/main.c ****   while (1)
 303              		.loc 1 275 9 discriminator 1 view .LVU70
 304 0002 FEE7     		b	.L16
 305              		.cfi_endproc
 306              	.LFE71:
 308              		.section	.text.MX_USART2_UART_Init,"ax",%progbits
 309              		.align	1
 310              		.syntax unified
 311              		.thumb
 312              		.thumb_func
 314              	MX_USART2_UART_Init:
 315              	.LFB67:
 156:Core/Src/main.c **** 
 316              		.loc 1 156 1 view -0
 317              		.cfi_startproc
 318              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//ccvbzwOo.s 			page 14


 319              		@ frame_needed = 0, uses_anonymous_args = 0
 320 0000 08B5     		push	{r3, lr}
 321              	.LCFI7:
 322              		.cfi_def_cfa_offset 8
 323              		.cfi_offset 3, -8
 324              		.cfi_offset 14, -4
 165:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 325              		.loc 1 165 3 view .LVU72
 165:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 326              		.loc 1 165 19 is_stmt 0 view .LVU73
 327 0002 0A48     		ldr	r0, .L21
 328 0004 0A4B     		ldr	r3, .L21+4
 329 0006 0360     		str	r3, [r0]
 166:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 330              		.loc 1 166 3 is_stmt 1 view .LVU74
 166:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 331              		.loc 1 166 24 is_stmt 0 view .LVU75
 332 0008 4FF4E133 		mov	r3, #115200
 333 000c 4360     		str	r3, [r0, #4]
 167:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 334              		.loc 1 167 3 is_stmt 1 view .LVU76
 167:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 335              		.loc 1 167 26 is_stmt 0 view .LVU77
 336 000e 0023     		movs	r3, #0
 337 0010 8360     		str	r3, [r0, #8]
 168:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 338              		.loc 1 168 3 is_stmt 1 view .LVU78
 168:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 339              		.loc 1 168 24 is_stmt 0 view .LVU79
 340 0012 C360     		str	r3, [r0, #12]
 169:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 341              		.loc 1 169 3 is_stmt 1 view .LVU80
 169:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 342              		.loc 1 169 22 is_stmt 0 view .LVU81
 343 0014 0361     		str	r3, [r0, #16]
 170:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 344              		.loc 1 170 3 is_stmt 1 view .LVU82
 170:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 345              		.loc 1 170 20 is_stmt 0 view .LVU83
 346 0016 0C22     		movs	r2, #12
 347 0018 4261     		str	r2, [r0, #20]
 171:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 348              		.loc 1 171 3 is_stmt 1 view .LVU84
 171:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 349              		.loc 1 171 25 is_stmt 0 view .LVU85
 350 001a 8361     		str	r3, [r0, #24]
 172:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 351              		.loc 1 172 3 is_stmt 1 view .LVU86
 172:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 352              		.loc 1 172 28 is_stmt 0 view .LVU87
 353 001c C361     		str	r3, [r0, #28]
 173:Core/Src/main.c ****   {
 354              		.loc 1 173 3 is_stmt 1 view .LVU88
 173:Core/Src/main.c ****   {
 355              		.loc 1 173 7 is_stmt 0 view .LVU89
 356 001e FFF7FEFF 		bl	HAL_UART_Init
 357              	.LVL10:
ARM GAS  /var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//ccvbzwOo.s 			page 15


 173:Core/Src/main.c ****   {
 358              		.loc 1 173 6 view .LVU90
 359 0022 00B9     		cbnz	r0, .L20
 181:Core/Src/main.c **** 
 360              		.loc 1 181 1 view .LVU91
 361 0024 08BD     		pop	{r3, pc}
 362              	.L20:
 175:Core/Src/main.c ****   }
 363              		.loc 1 175 5 is_stmt 1 view .LVU92
 364 0026 FFF7FEFF 		bl	Error_Handler
 365              	.LVL11:
 366              	.L22:
 367 002a 00BF     		.align	2
 368              	.L21:
 369 002c 00000000 		.word	huart2
 370 0030 00440040 		.word	1073759232
 371              		.cfi_endproc
 372              	.LFE67:
 374              		.section	.text.SystemClock_Config,"ax",%progbits
 375              		.align	1
 376              		.global	SystemClock_Config
 377              		.syntax unified
 378              		.thumb
 379              		.thumb_func
 381              	SystemClock_Config:
 382              	.LFB66:
 116:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 383              		.loc 1 116 1 view -0
 384              		.cfi_startproc
 385              		@ args = 0, pretend = 0, frame = 64
 386              		@ frame_needed = 0, uses_anonymous_args = 0
 387 0000 00B5     		push	{lr}
 388              	.LCFI8:
 389              		.cfi_def_cfa_offset 4
 390              		.cfi_offset 14, -4
 391 0002 91B0     		sub	sp, sp, #68
 392              	.LCFI9:
 393              		.cfi_def_cfa_offset 72
 117:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 394              		.loc 1 117 3 view .LVU94
 117:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 395              		.loc 1 117 22 is_stmt 0 view .LVU95
 396 0004 2822     		movs	r2, #40
 397 0006 0021     		movs	r1, #0
 398 0008 06A8     		add	r0, sp, #24
 399 000a FFF7FEFF 		bl	memset
 400              	.LVL12:
 118:Core/Src/main.c **** 
 401              		.loc 1 118 3 is_stmt 1 view .LVU96
 118:Core/Src/main.c **** 
 402              		.loc 1 118 22 is_stmt 0 view .LVU97
 403 000e 0023     		movs	r3, #0
 404 0010 0193     		str	r3, [sp, #4]
 405 0012 0293     		str	r3, [sp, #8]
 406 0014 0393     		str	r3, [sp, #12]
 407 0016 0493     		str	r3, [sp, #16]
 408 0018 0593     		str	r3, [sp, #20]
ARM GAS  /var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//ccvbzwOo.s 			page 16


 123:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 409              		.loc 1 123 3 is_stmt 1 view .LVU98
 123:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 410              		.loc 1 123 36 is_stmt 0 view .LVU99
 411 001a 0122     		movs	r2, #1
 412 001c 0692     		str	r2, [sp, #24]
 124:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 413              		.loc 1 124 3 is_stmt 1 view .LVU100
 124:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 414              		.loc 1 124 30 is_stmt 0 view .LVU101
 415 001e 4FF48033 		mov	r3, #65536
 416 0022 0793     		str	r3, [sp, #28]
 125:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 417              		.loc 1 125 3 is_stmt 1 view .LVU102
 126:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 418              		.loc 1 126 3 view .LVU103
 126:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 419              		.loc 1 126 30 is_stmt 0 view .LVU104
 420 0024 0A92     		str	r2, [sp, #40]
 127:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 421              		.loc 1 127 3 is_stmt 1 view .LVU105
 127:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 422              		.loc 1 127 34 is_stmt 0 view .LVU106
 423 0026 0222     		movs	r2, #2
 424 0028 0D92     		str	r2, [sp, #52]
 128:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL4;
 425              		.loc 1 128 3 is_stmt 1 view .LVU107
 128:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL4;
 426              		.loc 1 128 35 is_stmt 0 view .LVU108
 427 002a 0E93     		str	r3, [sp, #56]
 129:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 428              		.loc 1 129 3 is_stmt 1 view .LVU109
 129:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 429              		.loc 1 129 32 is_stmt 0 view .LVU110
 430 002c 4FF40023 		mov	r3, #524288
 431 0030 0F93     		str	r3, [sp, #60]
 130:Core/Src/main.c ****   {
 432              		.loc 1 130 3 is_stmt 1 view .LVU111
 130:Core/Src/main.c ****   {
 433              		.loc 1 130 7 is_stmt 0 view .LVU112
 434 0032 06A8     		add	r0, sp, #24
 435 0034 FFF7FEFF 		bl	HAL_RCC_OscConfig
 436              	.LVL13:
 130:Core/Src/main.c ****   {
 437              		.loc 1 130 6 view .LVU113
 438 0038 80B9     		cbnz	r0, .L27
 137:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 439              		.loc 1 137 3 is_stmt 1 view .LVU114
 137:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 440              		.loc 1 137 31 is_stmt 0 view .LVU115
 441 003a 0F23     		movs	r3, #15
 442 003c 0193     		str	r3, [sp, #4]
 139:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 443              		.loc 1 139 3 is_stmt 1 view .LVU116
 139:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 444              		.loc 1 139 34 is_stmt 0 view .LVU117
 445 003e 0221     		movs	r1, #2
ARM GAS  /var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//ccvbzwOo.s 			page 17


 446 0040 0291     		str	r1, [sp, #8]
 140:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 447              		.loc 1 140 3 is_stmt 1 view .LVU118
 140:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 448              		.loc 1 140 35 is_stmt 0 view .LVU119
 449 0042 0023     		movs	r3, #0
 450 0044 0393     		str	r3, [sp, #12]
 141:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 451              		.loc 1 141 3 is_stmt 1 view .LVU120
 141:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 452              		.loc 1 141 36 is_stmt 0 view .LVU121
 453 0046 4FF48062 		mov	r2, #1024
 454 004a 0492     		str	r2, [sp, #16]
 142:Core/Src/main.c **** 
 455              		.loc 1 142 3 is_stmt 1 view .LVU122
 142:Core/Src/main.c **** 
 456              		.loc 1 142 36 is_stmt 0 view .LVU123
 457 004c 0593     		str	r3, [sp, #20]
 144:Core/Src/main.c ****   {
 458              		.loc 1 144 3 is_stmt 1 view .LVU124
 144:Core/Src/main.c ****   {
 459              		.loc 1 144 7 is_stmt 0 view .LVU125
 460 004e 01A8     		add	r0, sp, #4
 461 0050 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 462              	.LVL14:
 144:Core/Src/main.c ****   {
 463              		.loc 1 144 6 view .LVU126
 464 0054 20B9     		cbnz	r0, .L28
 148:Core/Src/main.c **** 
 465              		.loc 1 148 1 view .LVU127
 466 0056 11B0     		add	sp, sp, #68
 467              	.LCFI10:
 468              		.cfi_remember_state
 469              		.cfi_def_cfa_offset 4
 470              		@ sp needed
 471 0058 5DF804FB 		ldr	pc, [sp], #4
 472              	.L27:
 473              	.LCFI11:
 474              		.cfi_restore_state
 132:Core/Src/main.c ****   }
 475              		.loc 1 132 5 is_stmt 1 view .LVU128
 476 005c FFF7FEFF 		bl	Error_Handler
 477              	.LVL15:
 478              	.L28:
 146:Core/Src/main.c ****   }
 479              		.loc 1 146 5 view .LVU129
 480 0060 FFF7FEFF 		bl	Error_Handler
 481              	.LVL16:
 482              		.cfi_endproc
 483              	.LFE66:
 485              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 486              		.align	2
 487              	.LC0:
 488 0000 48656C6C 		.ascii	"Hello World!\015\012\000"
 488      6F20576F 
 488      726C6421 
 488      0D0A00
ARM GAS  /var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//ccvbzwOo.s 			page 18


 489              		.section	.text.main,"ax",%progbits
 490              		.align	1
 491              		.global	main
 492              		.syntax unified
 493              		.thumb
 494              		.thumb_func
 496              	main:
 497              	.LFB65:
  69:Core/Src/main.c **** 
 498              		.loc 1 69 1 view -0
 499              		.cfi_startproc
 500              		@ Volatile: function does not return.
 501              		@ args = 0, pretend = 0, frame = 0
 502              		@ frame_needed = 0, uses_anonymous_args = 0
 503 0000 08B5     		push	{r3, lr}
 504              	.LCFI12:
 505              		.cfi_def_cfa_offset 8
 506              		.cfi_offset 3, -8
 507              		.cfi_offset 14, -4
  78:Core/Src/main.c **** 
 508              		.loc 1 78 3 view .LVU131
 509 0002 FFF7FEFF 		bl	HAL_Init
 510              	.LVL17:
  85:Core/Src/main.c **** 
 511              		.loc 1 85 3 view .LVU132
 512 0006 FFF7FEFF 		bl	SystemClock_Config
 513              	.LVL18:
  92:Core/Src/main.c ****   MX_DMA_Init();
 514              		.loc 1 92 3 view .LVU133
 515 000a FFF7FEFF 		bl	MX_GPIO_Init
 516              	.LVL19:
  93:Core/Src/main.c ****   MX_USART2_UART_Init();
 517              		.loc 1 93 3 view .LVU134
 518 000e FFF7FEFF 		bl	MX_DMA_Init
 519              	.LVL20:
  94:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 520              		.loc 1 94 3 view .LVU135
 521 0012 FFF7FEFF 		bl	MX_USART2_UART_Init
 522              	.LVL21:
 523              	.L30:
 101:Core/Src/main.c ****   {
 524              		.loc 1 101 3 discriminator 1 view .LVU136
 104:Core/Src/main.c ****     HAL_Delay(1000);
 525              		.loc 1 104 5 discriminator 1 view .LVU137
 526 0016 0E22     		movs	r2, #14
 527 0018 0449     		ldr	r1, .L32
 528 001a 0548     		ldr	r0, .L32+4
 529 001c FFF7FEFF 		bl	HAL_UART_Transmit_DMA
 530              	.LVL22:
 105:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 531              		.loc 1 105 5 discriminator 1 view .LVU138
 532 0020 4FF47A70 		mov	r0, #1000
 533 0024 FFF7FEFF 		bl	HAL_Delay
 534              	.LVL23:
 101:Core/Src/main.c ****   {
 535              		.loc 1 101 9 discriminator 1 view .LVU139
 536 0028 F5E7     		b	.L30
ARM GAS  /var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//ccvbzwOo.s 			page 19


 537              	.L33:
 538 002a 00BF     		.align	2
 539              	.L32:
 540 002c 00000000 		.word	.LC0
 541 0030 00000000 		.word	huart2
 542              		.cfi_endproc
 543              	.LFE65:
 545              		.global	hdma_usart2_tx
 546              		.section	.bss.hdma_usart2_tx,"aw",%nobits
 547              		.align	2
 550              	hdma_usart2_tx:
 551 0000 00000000 		.space	68
 551      00000000 
 551      00000000 
 551      00000000 
 551      00000000 
 552              		.global	huart2
 553              		.section	.bss.huart2,"aw",%nobits
 554              		.align	2
 557              	huart2:
 558 0000 00000000 		.space	72
 558      00000000 
 558      00000000 
 558      00000000 
 558      00000000 
 559              		.text
 560              	.Letext0:
 561              		.file 3 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 562              		.file 4 "/opt/ST/STM32CubeCLT_1.16.0/GNU-tools-for-STM32/arm-none-eabi/include/machine/_default_ty
 563              		.file 5 "/opt/ST/STM32CubeCLT_1.16.0/GNU-tools-for-STM32/arm-none-eabi/include/sys/_stdint.h"
 564              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 565              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h"
 566              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h"
 567              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 568              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 569              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 570              		.file 12 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
 571              		.file 13 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
 572              		.file 14 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 573              		.file 15 "<built-in>"
ARM GAS  /var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//ccvbzwOo.s 			page 20


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
/var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//ccvbzwOo.s:19     .text.MX_GPIO_Init:00000000 $t
/var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//ccvbzwOo.s:24     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
/var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//ccvbzwOo.s:162    .text.MX_GPIO_Init:000000a0 $d
/var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//ccvbzwOo.s:168    .text.MX_DMA_Init:00000000 $t
/var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//ccvbzwOo.s:173    .text.MX_DMA_Init:00000000 MX_DMA_Init
/var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//ccvbzwOo.s:221    .text.MX_DMA_Init:00000030 $d
/var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//ccvbzwOo.s:226    .text.HAL_TIM_PeriodElapsedCallback:00000000 $t
/var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//ccvbzwOo.s:232    .text.HAL_TIM_PeriodElapsedCallback:00000000 HAL_TIM_PeriodElapsedCallback
/var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//ccvbzwOo.s:266    .text.HAL_TIM_PeriodElapsedCallback:00000014 $d
/var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//ccvbzwOo.s:271    .text.Error_Handler:00000000 $t
/var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//ccvbzwOo.s:277    .text.Error_Handler:00000000 Error_Handler
/var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//ccvbzwOo.s:309    .text.MX_USART2_UART_Init:00000000 $t
/var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//ccvbzwOo.s:314    .text.MX_USART2_UART_Init:00000000 MX_USART2_UART_Init
/var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//ccvbzwOo.s:369    .text.MX_USART2_UART_Init:0000002c $d
/var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//ccvbzwOo.s:557    .bss.huart2:00000000 huart2
/var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//ccvbzwOo.s:375    .text.SystemClock_Config:00000000 $t
/var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//ccvbzwOo.s:381    .text.SystemClock_Config:00000000 SystemClock_Config
/var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//ccvbzwOo.s:486    .rodata.main.str1.4:00000000 $d
/var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//ccvbzwOo.s:490    .text.main:00000000 $t
/var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//ccvbzwOo.s:496    .text.main:00000000 main
/var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//ccvbzwOo.s:540    .text.main:0000002c $d
/var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//ccvbzwOo.s:550    .bss.hdma_usart2_tx:00000000 hdma_usart2_tx
/var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//ccvbzwOo.s:547    .bss.hdma_usart2_tx:00000000 $d
/var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//ccvbzwOo.s:554    .bss.huart2:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_IncTick
HAL_UART_Init
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
HAL_UART_Transmit_DMA
HAL_Delay
