Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Mon Jun 26 14:55:29 2017
| Host         : DESKTOP-VFNDMQC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file locker_control_sets_placed.rpt
| Design       : locker
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    27 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              49 |           23 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              32 |            8 |
| Yes          | No                    | No                     |              31 |           13 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             101 |           26 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------+-------------------------+----------------------+------------------+----------------+
|   Clock Signal   |      Enable Signal      |   Set/Reset Signal   | Slice Load Count | Bel Load Count |
+------------------+-------------------------+----------------------+------------------+----------------+
| ~tclk_BUFG       |                         |                      |                3 |              4 |
|  clock_IBUF_BUFG | show/num0[6]_i_1_n_0    | show/num0[7]_i_1_n_0 |                4 |              5 |
|  tclk_BUFG       |                         |                      |                9 |             10 |
| ~tclk_BUFG       | in_reset/key_count_sum0 |                      |                3 |             12 |
|  clock_IBUF_BUFG | show/num0[6]_i_1_n_0    |                      |               10 |             19 |
| ~tclk_BUFG       | in_one/E[0]             | in_reset/SR[0]       |                6 |             32 |
| ~tclk_BUFG       | in_set/E[0]             | in_set/SR[0]         |                8 |             32 |
|  clock_IBUF_BUFG |                         | clear                |                8 |             32 |
|  clock_IBUF_BUFG | in_zero/time_out14_out  | in_zero/j            |                8 |             32 |
|  clock_IBUF_BUFG |                         |                      |               11 |             35 |
+------------------+-------------------------+----------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                     1 |
| 5      |                     1 |
| 10     |                     1 |
| 12     |                     1 |
| 16+    |                     6 |
+--------+-----------------------+


