// Generated by CIRCT e2b32a42e
module bsg_mesh_stitch_width_p130_x_max_p2_y_max_p2(	// 11237_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_mesh_stitch_width_p130_x_max_p2_y_max_p2.v.cleaned.mlir:2:3
  input  [2079:0] outs_i,	// 11237_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_mesh_stitch_width_p130_x_max_p2_y_max_p2.v.cleaned.mlir:2:62
  input  [519:0]  hor_i,	// 11237_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_mesh_stitch_width_p130_x_max_p2_y_max_p2.v.cleaned.mlir:2:82
                  ver_i,	// 11237_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_mesh_stitch_width_p130_x_max_p2_y_max_p2.v.cleaned.mlir:2:100
  output [2079:0] ins_o,	// 11237_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_mesh_stitch_width_p130_x_max_p2_y_max_p2.v.cleaned.mlir:2:119
  output [519:0]  hor_o,	// 11237_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_mesh_stitch_width_p130_x_max_p2_y_max_p2.v.cleaned.mlir:2:138
                  ver_o	// 11237_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_mesh_stitch_width_p130_x_max_p2_y_max_p2.v.cleaned.mlir:2:156
);

  assign ins_o =
    {ver_i[519:390],
     outs_i[1039:910],
     hor_i[519:390],
     outs_i[1299:1170],
     ver_i[389:260],
     outs_i[519:390],
     outs_i[1689:1560],
     hor_i[259:130],
     outs_i[1949:1820],
     ver_i[259:130],
     hor_i[389:260],
     outs_i[259:130],
     outs_i[1429:1300],
     ver_i[129:0],
     outs_i[649:520],
     hor_i[129:0]};	// 11237_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_mesh_stitch_width_p130_x_max_p2_y_max_p2.v.cleaned.mlir:13:11, :14:11, :15:11, :16:11, :17:11, :18:11, :19:11, :20:11, :21:11, :22:11, :23:11, :24:11, :25:11, :26:11, :27:11, :28:11, :29:11, :30:5
  assign hor_o = {outs_i[1819:1690], outs_i[779:650], outs_i[1169:1040], outs_i[129:0]};	// 11237_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_mesh_stitch_width_p130_x_max_p2_y_max_p2.v.cleaned.mlir:3:10, :4:10, :5:10, :6:10, :7:10, :30:5
  assign ver_o = {outs_i[2079:1950], outs_i[1559:1430], outs_i[909:780], outs_i[389:260]};	// 11237_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_mesh_stitch_width_p130_x_max_p2_y_max_p2.v.cleaned.mlir:8:10, :9:10, :10:10, :11:10, :12:10, :30:5
endmodule

