<html>
    <head>
        <style>
      body { font-family:arial; font-size:10pt; text-align:left; }
      h1, h2 {
          padding-top: 30px;
      }
      h3 {
          padding-top: 20px;
      }
      h4, h5, h6 {
          padding-top: 10px;
          font-size:12pt;
      }
      table {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          border-collapse:collapse;
      }
      table th, table td {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          padding: 4px;
      }
	  div.report
            {
            width: 1000px;
            margin: auto;
            text-align: left

            color:#003399;
            background-color: white;

            padding-top: 30px;
            padding-bottom: 30px;
            padding-left:30px;
            padding-right:30px;
            }
	  div.header{
            padding-top: 7px;
            padding-bottom: 7px;
            color:#003399;
            background-color: #D0D0D0;
            width=100%;
            font-family:arial;
            font-size:14pt;
            font-weight: bold;
            text-align: center;
	 }
      div.title{
            padding-top: 30px;
            margin: auto;
            color:#D0D0D0;
            background-color:#003399 ;

            text-align: center;
            width: 1000px;
            padding-left:30px;
            padding-right:30px;
	  }
	  div.content{
            padding-top: 10px;
            padding-left:10px;
            padding-right:10px;

            text-align: left;
            font-size: 13pt;
            font-weight: normal;
      }
	  div.copyright{
            text-align:right;
            font-size:9pt;
            font-style:italic;
            font-weight:normal;
 	  }
	  div.links{
            text-align:left;
      }
	  table.sect1{
            border-color: #B0B0B0;
            border-style:solid;
            border-width:1px;
            border-spacing:0px;
            border-collapse:collapse;
            width=75%;
            font-family:couriernew;
            font-size: 11pt;
            }
	  table.sect1 th
            {
            border-color: #B0B0B0;
            border-width:1px;
            color: darkslategray;
            font-weight:bold;
			text-align:center;
            }


	  table.sect1 td
            {
            text-align:center;
            }
	  div.label
			{ 
			padding-top: 10px;
            padding-left:10px;
            padding-right:10px;

            text-align: left;
            font-size: 13pt;
            font-weight: bold;
            }
	 div.sublabel
			{ 
			padding-top: 10px;
            padding-left:10px;
            padding-right:10px;

            text-align: left;
            font-size: 11pt;
            font-weight: normal;
            }
	  table.sect2{
            border-color: #B0B0B0;
            border-style:solid;
            border-width:1px;
            border-spacing:0px;
            border-collapse:collapse;
            width=75%;
            font-family:couriernew;
            font-size: 11pt;
            }
	  table.sect2 th
            {
            border-color: #B0B0B0;
            border-width:1px;
            color: darkslategray;
            font-weight:bold;
			text-align:center;
            }


	  table.sect2 td
            {
            text-align:center;
            }
     </style>
    </head>
    <body>
        <a name="top"/>
        <div>
            <h1 align="center">System Builder Log</h1>
        </div>
        <div class="report">
            <div>
                <div class="header">Table of Contents</div>
                <div class="content">
                    <a href="#sect1">Device Selection</a>
                    <br/>
                    <a href="#sect2">User Configuration</a>
                    <br/>
                    <a href="#sect3">Rules</a>
                    <br/>
                    <a href="#sect4">To Do</a>
                    <br/>
                    <a href="#sect5">Top Level Ports</a>
                    <br/>
                </div>
            </div>
            <div>
                <p>
                    <a name="sect1"/>
                    <div class="header">Device Selection</div>
                </p>
                <table class="sect1" align="center" border="1" width="75%" cellspacing="0" cellpadding="4">
                    <tr/>
                    <tr>
                        <td>Family</td>
                        <td>SmartFusion2</td>
                    </tr>
                    <tr>
                        <td>Device</td>
                        <td>M2S010</td>
                    </tr>
                    <tr>
                        <td>Package</td>
                        <td>256 VF</td>
                    </tr>
                    <tr>
                        <td>Speed Grade</td>
                        <td>STD</td>
                    </tr>
                </table>
                <a href="#top">top of page</a>
            </div>
            <div>
                <p>
                    <a name="sect2"/>
                    <div class="header">User Configuration</div>
                </p>
                <div class="label">Device Features</div>
                <table class="sect2">
                    <tr>
                        <th>Parameter</th>
                        <th>Value</th>
                    </tr>
                    <tr>
                        <td>USE_ENVM</td>
                        <td>1</td>
                    </tr>
                    <tr>
                        <td>USE_FABRIC_DDR</td>
                        <td>0</td>
                    </tr>
                    <tr>
                        <td>USE_MSS_DDR_SDR</td>
                        <td>1</td>
                    </tr>
                    <tr>
                        <td>USE_MSS_EXTMEM</td>
                        <td>0</td>
                    </tr>
                    <tr>
                        <td>USE_PDMA</td>
                        <td>1</td>
                    </tr>
                    <tr>
                        <td>USE_RTC</td>
                        <td>0</td>
                    </tr>
                    <tr>
                        <td>USE_SERDESIF0</td>
                        <td>0</td>
                    </tr>
                    <tr>
                        <td>USE_SERDESIF0_PCIE</td>
                        <td>0</td>
                    </tr>
                    <tr>
                        <td>USE_SERDESIF1</td>
                        <td>0</td>
                    </tr>
                    <tr>
                        <td>USE_SERDESIF1_PCIE</td>
                        <td>0</td>
                    </tr>
                    <tr>
                        <td>USE_SERDESIF2</td>
                        <td>0</td>
                    </tr>
                    <tr>
                        <td>USE_SERDESIF2_PCIE</td>
                        <td>0</td>
                    </tr>
                    <tr>
                        <td>USE_SERDESIF3</td>
                        <td>0</td>
                    </tr>
                    <tr>
                        <td>USE_SERDESIF3_PCIE</td>
                        <td>0</td>
                    </tr>
                    <tr>
                        <td>USE_WATCHDOG</td>
                        <td>0</td>
                    </tr>
                </table>
                <br/>
                <div class="label">Memories</div>
                <table class="sect2">
                    <tr>
                        <th>Parameter</th>
                        <th>Value</th>
                    </tr>
                    <tr>
                        <td>FABRIC_DDR_MEMORY_ECC</td>
                        <td>0</td>
                    </tr>
                    <tr>
                        <td>FABRIC_DDR_MEMORY_WIDTH</td>
                        <td>16</td>
                    </tr>
                    <tr>
                        <td>FABRIC_DDR_RATE_TYPE</td>
                        <td>DDR2</td>
                    </tr>
                    <tr>
                        <td>FABRIC_DDR_REGISTER_FILE</td>
                        <td/>
                    </tr>
                    <tr>
                        <td>FABRIC_DDR_SETTLING_TIME</td>
                        <td>200</td>
                    </tr>
                    <tr>
                        <td>MSS_DDR_FROM_FABRIC</td>
                        <td>0</td>
                    </tr>
                    <tr>
                        <td>MSS_DDR_MEMORY_ECC</td>
                        <td>0</td>
                    </tr>
                    <tr>
                        <td>MSS_DDR_MEMORY_WIDTH</td>
                        <td>16</td>
                    </tr>
                    <tr>
                        <td>MSS_DDR_RATE_TYPE</td>
                        <td>DDR2</td>
                    </tr>
                    <tr>
                        <td>MSS_DDR_REGISTER_FILE</td>
                        <td/>
                    </tr>
                    <tr>
                        <td>MSS_DDR_SETTLING_TIME</td>
                        <td>200</td>
                    </tr>
                    <tr>
                        <td>MSS_RATE_TYPE</td>
                        <td>DDR</td>
                    </tr>
                    <tr>
                        <td>VERSION</td>
                        <td>2</td>
                    </tr>
                </table>
                <br/>
                <div class="label">MDDR</div>
                <table class="sect2">
                    <tr>
                        <th>Parameter</th>
                        <th>Value</th>
                    </tr>
                    <tr>
                        <td>DDRC_ADDR_MAP_BANK_CR</td>
                        <td>0x888</td>
                    </tr>
                    <tr>
                        <td>DDRC_ADDR_MAP_COL_1_CR</td>
                        <td>0x333F</td>
                    </tr>
                    <tr>
                        <td>DDRC_ADDR_MAP_COL_2_CR</td>
                        <td>0xFFFF</td>
                    </tr>
                    <tr>
                        <td>DDRC_ADDR_MAP_COL_3_CR</td>
                        <td>0x3300</td>
                    </tr>
                    <tr>
                        <td>DDRC_ADDR_MAP_ROW_1_CR</td>
                        <td>0x7777</td>
                    </tr>
                    <tr>
                        <td>DDRC_ADDR_MAP_ROW_2_CR</td>
                        <td>0x777</td>
                    </tr>
                    <tr>
                        <td>DDRC_AXI_FABRIC_PRI_ID_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_CKE_RSTN_CYCLES_1_CR</td>
                        <td>0x423b</td>
                    </tr>
                    <tr>
                        <td>DDRC_CKE_RSTN_CYCLES_2_CR</td>
                        <td>0x8</td>
                    </tr>
                    <tr>
                        <td>DDRC_DEBUG_CR</td>
                        <td>0x3300</td>
                    </tr>
                    <tr>
                        <td>DDRC_DFI_CTRLUPD_TIME_INTERVAL_CR</td>
                        <td>0x309</td>
                    </tr>
                    <tr>
                        <td>DDRC_DFI_MAX_CTRLUPD_TIMING_CR</td>
                        <td>0x40</td>
                    </tr>
                    <tr>
                        <td>DDRC_DFI_MIN_CTRLUPD_TIMING_CR</td>
                        <td>0x3</td>
                    </tr>
                    <tr>
                        <td>DDRC_DFI_RDDATA_EN_CR</td>
                        <td>0x4</td>
                    </tr>
                    <tr>
                        <td>DDRC_DFI_RD_LVL_CONTROL_1_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_DFI_RD_LVL_CONTROL_2_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_DFI_WR_LVL_CONTROL_1_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_DFI_WR_LVL_CONTROL_2_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_DOUBLE_ERR_CNT_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_DRAM_BANK_ACT_TIMING_CR</td>
                        <td>0x15c5</td>
                    </tr>
                    <tr>
                        <td>DDRC_DRAM_BANK_TIMING_PARAM_CR</td>
                        <td>0x3c9</td>
                    </tr>
                    <tr>
                        <td>DDRC_DRAM_MR_TIMING_PARAM_CR</td>
                        <td>0x64</td>
                    </tr>
                    <tr>
                        <td>DDRC_DRAM_RAS_TIMING_CR</td>
                        <td>0x2ab</td>
                    </tr>
                    <tr>
                        <td>DDRC_DRAM_RD_WR_LATENCY_CR</td>
                        <td>0x85</td>
                    </tr>
                    <tr>
                        <td>DDRC_DRAM_RD_WR_PRE_CR</td>
                        <td>0x235</td>
                    </tr>
                    <tr>
                        <td>DDRC_DRAM_RD_WR_TRNARND_TIME_CR</td>
                        <td>0x178</td>
                    </tr>
                    <tr>
                        <td>DDRC_DRAM_T_PD_CR</td>
                        <td>0x33</td>
                    </tr>
                    <tr>
                        <td>DDRC_DYN_DEBUG_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_DYN_POWERDOWN_CR</td>
                        <td>0x2</td>
                    </tr>
                    <tr>
                        <td>DDRC_DYN_REFRESH_1_CR</td>
                        <td>0x1e5e</td>
                    </tr>
                    <tr>
                        <td>DDRC_DYN_REFRESH_2_CR</td>
                        <td>0x257</td>
                    </tr>
                    <tr>
                        <td>DDRC_DYN_SOFT_RESET_ALIAS_CR</td>
                        <td>0x1</td>
                    </tr>
                    <tr>
                        <td>DDRC_DYN_SOFT_RESET_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_ECC_DATA_MASK_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_ECC_INT_CLR_REG</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_ECC_INT_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_ECC_OUTPUT_DATA_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_HPR_QUEUE_PARAM_1_CR</td>
                        <td>0x80F8</td>
                    </tr>
                    <tr>
                        <td>DDRC_HPR_QUEUE_PARAM_2_CR</td>
                        <td>0x7</td>
                    </tr>
                    <tr>
                        <td>DDRC_INIT_1_CR</td>
                        <td>0x1</td>
                    </tr>
                    <tr>
                        <td>DDRC_INIT_EMR2_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_INIT_EMR3_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_INIT_EMR_CR</td>
                        <td>0x44</td>
                    </tr>
                    <tr>
                        <td>DDRC_INIT_MR_CR</td>
                        <td>0x310</td>
                    </tr>
                    <tr>
                        <td>DDRC_LCB_MASK_1_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_LCB_MASK_2_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_LCB_MASK_3_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_LCB_MASK_4_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_LCB_NUMBER_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_LCE_ADDRESS_1_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_LCE_ADDRESS_2_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_LCE_SYNDROME_1_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_LCE_SYNDROME_2_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_LCE_SYNDROME_3_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_LCE_SYNDROME_4_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_LCE_SYNDROME_5_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_LPR_QUEUE_PARAM_1_CR</td>
                        <td>0x80F8</td>
                    </tr>
                    <tr>
                        <td>DDRC_LPR_QUEUE_PARAM_2_CR</td>
                        <td>0x7</td>
                    </tr>
                    <tr>
                        <td>DDRC_LUE_ADDRESS_1_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_LUE_ADDRESS_2_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_LUE_SYNDROME_1_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_LUE_SYNDROME_2_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_LUE_SYNDROME_3_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_LUE_SYNDROME_4_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_LUE_SYNDROME_5_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_MODE_CR</td>
                        <td>0x102</td>
                    </tr>
                    <tr>
                        <td>DDRC_MODE_REG_DATA_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_MODE_REG_RD_WR_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_ODT_PARAM_1_CR</td>
                        <td>0x14</td>
                    </tr>
                    <tr>
                        <td>DDRC_ODT_PARAM_2_CR</td>
                        <td>0x18</td>
                    </tr>
                    <tr>
                        <td>DDRC_PERF_PARAM_1_CR</td>
                        <td>0x4000</td>
                    </tr>
                    <tr>
                        <td>DDRC_PERF_PARAM_2_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_PERF_PARAM_3_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_PWR_SAVE_1_CR</td>
                        <td>0x406</td>
                    </tr>
                    <tr>
                        <td>DDRC_PWR_SAVE_2_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_RESERVED0</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_SINGLE_ERR_CNT_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_WR_QUEUE_PARAM_CR</td>
                        <td>0x200</td>
                    </tr>
                    <tr>
                        <td>DDRC_ZQ_LONG_TIME_CR</td>
                        <td>0x200</td>
                    </tr>
                    <tr>
                        <td>DDRC_ZQ_SHORT_INT_REFRESH_MARGIN_1_CR</td>
                        <td>0x12</td>
                    </tr>
                    <tr>
                        <td>DDRC_ZQ_SHORT_INT_REFRESH_MARGIN_2_CR</td>
                        <td>0x2</td>
                    </tr>
                    <tr>
                        <td>DDRC_ZQ_SHORT_TIME_CR</td>
                        <td>0x40</td>
                    </tr>
                    <tr>
                        <td>DDR_FIC_ERR_INT_ENABLE_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDR_FIC_HPB_ERR_ADDR_1_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDR_FIC_HPB_ERR_ADDR_2_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDR_FIC_HPD_SW_RW_EN_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDR_FIC_HPD_SW_RW_INVAL_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDR_FIC_HPD_SW_WRB_EMPTY_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDR_FIC_LOCK_TIMEOUTVAL_1_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDR_FIC_LOCK_TIMEOUTVAL_2_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDR_FIC_LOCK_TIMEOUT_EN_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDR_FIC_NBRWB_SIZE_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDR_FIC_NB_ADDR_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDR_FIC_NUM_AHB_MASTERS_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDR_FIC_RDWR_ERR_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDR_FIC_SW_ERR_ADDR_1_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDR_FIC_SW_ERR_ADDR_2_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDR_FIC_SW_HPB_LOCKOUT_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDR_FIC_SW_HPD_WERR_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDR_FIC_SW_WR_ERCLR_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDR_FIC_WB_TIMEOUT_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DM_WIDTH</td>
                        <td>0</td>
                    </tr>
                    <tr>
                        <td>DQS_WIDTH</td>
                        <td>0</td>
                    </tr>
                    <tr>
                        <td>DQ_ECC_WIDTH</td>
                        <td>0</td>
                    </tr>
                    <tr>
                        <td>DQ_WIDTH</td>
                        <td>7</td>
                    </tr>
                    <tr>
                        <td>FAMILY</td>
                        <td>19</td>
                    </tr>
                    <tr>
                        <td>MEMORY_ECC</td>
                        <td>NO</td>
                    </tr>
                    <tr>
                        <td>MEMORY_TYPE</td>
                        <td>DDR3</td>
                    </tr>
                    <tr>
                        <td>MEMORY_WIDTH</td>
                        <td>8</td>
                    </tr>
                    <tr>
                        <td>MODE</td>
                        <td>MODE_DDR</td>
                    </tr>
                    <tr>
                        <td>NUMBER_OF_BANK_BITS</td>
                        <td>3</td>
                    </tr>
                    <tr>
                        <td>NUMBER_OF_COLUMN_BITS</td>
                        <td>10</td>
                    </tr>
                    <tr>
                        <td>NUMBER_OF_ROW_BITS</td>
                        <td>16</td>
                    </tr>
                    <tr>
                        <td>PARAM_IS_FALSE</td>
                        <td>false</td>
                    </tr>
                    <tr>
                        <td>PHY_BIST_ERROR_1_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_BIST_ERROR_2_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_BIST_ERROR_3_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_BIST_TEST_SHIFT_PATTERN_1_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_BIST_TEST_SHIFT_PATTERN_2_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_BIST_TEST_SHIFT_PATTERN_3_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_BOARD_LOOPBACK_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_CTRL_OF_OUTPUT_DELAY_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_CTRL_OUTPUT_FILTER_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_CTRL_SLAVE_DELAY_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_CTRL_SLAVE_DLL_VAL_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_CTRL_SLAVE_FORCE_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_CTRL_SLAVE_RATIO_CR</td>
                        <td>0x80</td>
                    </tr>
                    <tr>
                        <td>PHY_DATA_SLICE_IN_USE_CR</td>
                        <td>0x3</td>
                    </tr>
                    <tr>
                        <td>PHY_DIS_CALIB_RST_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_DLL_LOCK_AND_SLAVE_VAL_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_DLL_LOCK_DIFF_CR</td>
                        <td>0xB</td>
                    </tr>
                    <tr>
                        <td>PHY_DLL_SLAVE_VALUE_1_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_DLL_SLAVE_VALUE_2_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_DQ_OFFSET_1_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_DQ_OFFSET_2_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_DQ_OFFSET_3_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_DYN_BIST_TEST_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_DYN_BIST_TEST_ERRCLR_1_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_DYN_BIST_TEST_ERRCLR_2_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_DYN_BIST_TEST_ERRCLR_3_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_DYN_CONFIG_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_DYN_RESET_CR</td>
                        <td>0x1</td>
                    </tr>
                    <tr>
                        <td>PHY_FIFO_1_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_FIFO_2_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_FIFO_3_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_FIFO_4_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_FIFO_WE_IN_DELAY_1_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_FIFO_WE_IN_DELAY_2_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_FIFO_WE_IN_DELAY_3_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_FIFO_WE_IN_FORCE_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_FIFO_WE_SLAVE_DLL_VAL_1_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_FIFO_WE_SLAVE_DLL_VAL_2_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_FIFO_WE_SLAVE_DLL_VAL_3_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_FIFO_WE_SLAVE_RATIO_1_CR</td>
                        <td>0x80</td>
                    </tr>
                    <tr>
                        <td>PHY_FIFO_WE_SLAVE_RATIO_2_CR</td>
                        <td>0x2004</td>
                    </tr>
                    <tr>
                        <td>PHY_FIFO_WE_SLAVE_RATIO_3_CR</td>
                        <td>0x100</td>
                    </tr>
                    <tr>
                        <td>PHY_FIFO_WE_SLAVE_RATIO_4_CR</td>
                        <td>0x8</td>
                    </tr>
                    <tr>
                        <td>PHY_GATELVL_INIT_MODE_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_GATELVL_INIT_RATIO_1_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_GATELVL_INIT_RATIO_2_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_GATELVL_INIT_RATIO_3_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_GATELVL_INIT_RATIO_4_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_INVERT_CLKOUT_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_LEVELLING_FAILURE_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_LOCAL_ODT_CR</td>
                        <td>0x1</td>
                    </tr>
                    <tr>
                        <td>PHY_LOOPBACK_TEST_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_LVL_NUM_OF_DQ0_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_MASTER_DLL_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_RDC_FIFO_RST_ERR_CNT_CLR_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_RDC_WE_TO_RE_DELAY_CR</td>
                        <td>0x3</td>
                    </tr>
                    <tr>
                        <td>PHY_RDLVL_DQS_RATIO_1_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_RDLVL_DQS_RATIO_2_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_RDLVL_DQS_RATIO_3_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_RDLVL_DQS_RATIO_4_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_RD_DQS_SLAVE_DELAY_1_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_RD_DQS_SLAVE_DELAY_2_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_RD_DQS_SLAVE_DELAY_3_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_RD_DQS_SLAVE_DLL_VAL_1_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_RD_DQS_SLAVE_DLL_VAL_2_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_RD_DQS_SLAVE_DLL_VAL_3_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_RD_DQS_SLAVE_FORCE_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_RD_DQS_SLAVE_RATIO_1_CR</td>
                        <td>0x4050</td>
                    </tr>
                    <tr>
                        <td>PHY_RD_DQS_SLAVE_RATIO_2_CR</td>
                        <td>0x501</td>
                    </tr>
                    <tr>
                        <td>PHY_RD_DQS_SLAVE_RATIO_3_CR</td>
                        <td>0x5014</td>
                    </tr>
                    <tr>
                        <td>PHY_RD_DQS_SLAVE_RATIO_4_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_RD_WR_GATE_LVL_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_STATUS_OF_IN_DELAY_VAL_1_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_STATUS_OF_IN_DELAY_VAL_2_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_STATUS_OF_OUT_DELAY_VAL_1_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_STATUS_OF_OUT_DELAY_VAL_2_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_USE_FIXED_RE_CR</td>
                        <td>0x1</td>
                    </tr>
                    <tr>
                        <td>PHY_USE_LVL_TRNG_LEVEL_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_USE_RANK0_DELAYS_CR</td>
                        <td>0x1</td>
                    </tr>
                    <tr>
                        <td>PHY_WRLVL_DQS_RATIO_1_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_WRLVL_DQS_RATIO_2_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_WRLVL_DQS_RATIO_3_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_WRLVL_DQS_RATIO_4_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_WRLVL_DQ_RATIO_1_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_WRLVL_DQ_RATIO_2_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_WRLVL_DQ_RATIO_3_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_WRLVL_DQ_RATIO_4_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_WRLVL_INIT_MODE_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_WRLVL_INIT_RATIO_1_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_WRLVL_INIT_RATIO_2_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_WRLVL_INIT_RATIO_3_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_WRLVL_INIT_RATIO_4_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_WR_DATA_SLAVE_DELAY_1_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_WR_DATA_SLAVE_DELAY_2_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_WR_DATA_SLAVE_DELAY_3_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_WR_DATA_SLAVE_DLL_VAL_1_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_WR_DATA_SLAVE_DLL_VAL_2_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_WR_DATA_SLAVE_DLL_VAL_3_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_WR_DATA_SLAVE_FORCE_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_WR_DATA_SLAVE_RATIO_1_CR</td>
                        <td>0x50</td>
                    </tr>
                    <tr>
                        <td>PHY_WR_DATA_SLAVE_RATIO_2_CR</td>
                        <td>0x501</td>
                    </tr>
                    <tr>
                        <td>PHY_WR_DATA_SLAVE_RATIO_3_CR</td>
                        <td>0x5010</td>
                    </tr>
                    <tr>
                        <td>PHY_WR_DATA_SLAVE_RATIO_4_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_WR_DQS_SLAVE_DELAY_1_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_WR_DQS_SLAVE_DELAY_2_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_WR_DQS_SLAVE_DELAY_3_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_WR_DQS_SLAVE_DLL_VAL_1_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_WR_DQS_SLAVE_DLL_VAL_2_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_WR_DQS_SLAVE_DLL_VAL_3_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_WR_DQS_SLAVE_FORCE_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_WR_DQS_SLAVE_RATIO_1_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_WR_DQS_SLAVE_RATIO_2_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_WR_DQS_SLAVE_RATIO_3_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_WR_DQS_SLAVE_RATIO_4_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_WR_RD_RL_CR</td>
                        <td>0x43</td>
                    </tr>
                </table>
                <br/>
                <div class="label">FDDR</div>
                <table class="sect2">
                    <tr>
                        <th>Parameter</th>
                        <th>Value</th>
                    </tr>
                    <tr>
                        <td>DDRC_ADDR_MAP_BANK_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_ADDR_MAP_COL_1_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_ADDR_MAP_COL_2_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_ADDR_MAP_COL_3_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_ADDR_MAP_ROW_1_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_ADDR_MAP_ROW_2_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_AXI_FABRIC_PRI_ID_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_CKE_RSTN_CYCLES_1_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_CKE_RSTN_CYCLES_2_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_DEBUG_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_DFI_CTRLUPD_TIME_INTERVAL_CR</td>
                        <td>0x1016</td>
                    </tr>
                    <tr>
                        <td>DDRC_DFI_MAX_CTRLUPD_TIMING_CR</td>
                        <td>0x40</td>
                    </tr>
                    <tr>
                        <td>DDRC_DFI_MIN_CTRLUPD_TIMING_CR</td>
                        <td>0x3</td>
                    </tr>
                    <tr>
                        <td>DDRC_DFI_RDDATA_EN_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_DFI_RD_LVL_CONTROL_1_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_DFI_RD_LVL_CONTROL_2_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_DFI_WR_LVL_CONTROL_1_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_DFI_WR_LVL_CONTROL_2_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_DOUBLE_ERR_CNT_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_DRAM_BANK_ACT_TIMING_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_DRAM_BANK_TIMING_PARAM_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_DRAM_MR_TIMING_PARAM_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_DRAM_RAS_TIMING_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_DRAM_RD_WR_LATENCY_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_DRAM_RD_WR_PRE_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_DRAM_RD_WR_TRNARND_TIME_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_DRAM_T_PD_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_DYN_DEBUG_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_DYN_POWERDOWN_CR</td>
                        <td>0x2</td>
                    </tr>
                    <tr>
                        <td>DDRC_DYN_REFRESH_1_CR</td>
                        <td>0x1188</td>
                    </tr>
                    <tr>
                        <td>DDRC_DYN_REFRESH_2_CR</td>
                        <td>0x290</td>
                    </tr>
                    <tr>
                        <td>DDRC_DYN_SOFT_RESET_ALIAS_CR</td>
                        <td>0x4</td>
                    </tr>
                    <tr>
                        <td>DDRC_DYN_SOFT_RESET_CR</td>
                        <td>0x4</td>
                    </tr>
                    <tr>
                        <td>DDRC_ECC_DATA_MASK_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_ECC_INT_CLR_REG</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_ECC_INT_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_ECC_OUTPUT_DATA_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_HPR_QUEUE_PARAM_1_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_HPR_QUEUE_PARAM_2_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_INIT_1_CR</td>
                        <td>0x1</td>
                    </tr>
                    <tr>
                        <td>DDRC_INIT_EMR2_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_INIT_EMR3_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_INIT_EMR_CR</td>
                        <td>0x402</td>
                    </tr>
                    <tr>
                        <td>DDRC_INIT_MR_CR</td>
                        <td>0x95A</td>
                    </tr>
                    <tr>
                        <td>DDRC_LCB_MASK_1_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_LCB_MASK_2_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_LCB_MASK_3_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_LCB_MASK_4_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_LCB_NUMBER_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_LCE_ADDRESS_1_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_LCE_ADDRESS_2_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_LCE_SYNDROME_1_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_LCE_SYNDROME_2_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_LCE_SYNDROME_3_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_LCE_SYNDROME_4_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_LCE_SYNDROME_5_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_LPR_QUEUE_PARAM_1_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_LPR_QUEUE_PARAM_2_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_LUE_ADDRESS_1_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_LUE_ADDRESS_2_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_LUE_SYNDROME_1_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_LUE_SYNDROME_2_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_LUE_SYNDROME_3_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_LUE_SYNDROME_4_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_LUE_SYNDROME_5_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_MODE_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_MODE_REG_DATA_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_MODE_REG_RD_WR_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_ODT_PARAM_1_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_ODT_PARAM_2_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_PERF_PARAM_1_CR</td>
                        <td>0x83</td>
                    </tr>
                    <tr>
                        <td>DDRC_PERF_PARAM_2_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_PERF_PARAM_3_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_PWR_SAVE_1_CR</td>
                        <td>0x40C</td>
                    </tr>
                    <tr>
                        <td>DDRC_PWR_SAVE_2_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_RESERVED0</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_SINGLE_ERR_CNT_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_WR_QUEUE_PARAM_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_ZQ_LONG_TIME_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_ZQ_SHORT_INT_REFRESH_MARGIN_1_CR</td>
                        <td>0x2</td>
                    </tr>
                    <tr>
                        <td>DDRC_ZQ_SHORT_INT_REFRESH_MARGIN_2_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDRC_ZQ_SHORT_TIME_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDR_FIC_ERR_INT_ENABLE_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDR_FIC_HPB_ERR_ADDR_1_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDR_FIC_HPB_ERR_ADDR_2_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDR_FIC_HPD_SW_RW_EN_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDR_FIC_HPD_SW_RW_INVAL_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDR_FIC_HPD_SW_WRB_EMPTY_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDR_FIC_LOCK_TIMEOUTVAL_1_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDR_FIC_LOCK_TIMEOUTVAL_2_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDR_FIC_LOCK_TIMEOUT_EN_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDR_FIC_NBRWB_SIZE_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDR_FIC_NB_ADDR_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDR_FIC_NUM_AHB_MASTERS_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDR_FIC_RDWR_ERR_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDR_FIC_SW_ERR_ADDR_1_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDR_FIC_SW_ERR_ADDR_2_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDR_FIC_SW_HPB_LOCKOUT_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDR_FIC_SW_HPD_WERR_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDR_FIC_SW_WR_ERCLR_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DDR_FIC_WB_TIMEOUT_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>DM_WIDTH</td>
                        <td>3</td>
                    </tr>
                    <tr>
                        <td>DQS_WIDTH</td>
                        <td>3</td>
                    </tr>
                    <tr>
                        <td>DQ_ECC_WIDTH</td>
                        <td>3</td>
                    </tr>
                    <tr>
                        <td>DQ_WIDTH</td>
                        <td>31</td>
                    </tr>
                    <tr>
                        <td>ENABLE_INTERRUPTS</td>
                        <td>false</td>
                    </tr>
                    <tr>
                        <td>FAB_PLL_LOCK_USED</td>
                        <td>false</td>
                    </tr>
                    <tr>
                        <td>FAMILY</td>
                        <td>19</td>
                    </tr>
                    <tr>
                        <td>MEMORY_ECC</td>
                        <td>NO</td>
                    </tr>
                    <tr>
                        <td>MEMORY_TYPE</td>
                        <td>DDR2</td>
                    </tr>
                    <tr>
                        <td>MEMORY_WIDTH</td>
                        <td>32</td>
                    </tr>
                    <tr>
                        <td>MODE</td>
                        <td>MODE_AXI64</td>
                    </tr>
                    <tr>
                        <td>NUMBER_OF_BANK_BITS</td>
                        <td>3</td>
                    </tr>
                    <tr>
                        <td>NUMBER_OF_COLUMN_BITS</td>
                        <td>10</td>
                    </tr>
                    <tr>
                        <td>NUMBER_OF_ROW_BITS</td>
                        <td>16</td>
                    </tr>
                    <tr>
                        <td>PARAM_IS_FALSE</td>
                        <td>false</td>
                    </tr>
                    <tr>
                        <td>PHY_BIST_ERROR_1_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_BIST_ERROR_2_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_BIST_ERROR_3_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_BIST_TEST_SHIFT_PATTERN_1_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_BIST_TEST_SHIFT_PATTERN_2_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_BIST_TEST_SHIFT_PATTERN_3_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_BOARD_LOOPBACK_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_CTRL_OF_OUTPUT_DELAY_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_CTRL_OUTPUT_FILTER_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_CTRL_SLAVE_DELAY_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_CTRL_SLAVE_DLL_VAL_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_CTRL_SLAVE_FORCE_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_CTRL_SLAVE_RATIO_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_DATA_SLICE_IN_USE_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_DIS_CALIB_RST_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_DLL_LOCK_AND_SLAVE_VAL_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_DLL_LOCK_DIFF_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_DLL_SLAVE_VALUE_1_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_DLL_SLAVE_VALUE_2_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_DQ_OFFSET_1_CR</td>
                        <td>0x240</td>
                    </tr>
                    <tr>
                        <td>PHY_DQ_OFFSET_2_CR</td>
                        <td>0x4081</td>
                    </tr>
                    <tr>
                        <td>PHY_DQ_OFFSET_3_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_DYN_BIST_TEST_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_DYN_BIST_TEST_ERRCLR_1_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_DYN_BIST_TEST_ERRCLR_2_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_DYN_BIST_TEST_ERRCLR_3_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_DYN_CONFIG_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_DYN_RESET_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_FIFO_1_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_FIFO_2_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_FIFO_3_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_FIFO_4_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_FIFO_WE_IN_DELAY_1_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_FIFO_WE_IN_DELAY_2_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_FIFO_WE_IN_DELAY_3_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_FIFO_WE_IN_FORCE_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_FIFO_WE_SLAVE_DLL_VAL_1_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_FIFO_WE_SLAVE_DLL_VAL_2_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_FIFO_WE_SLAVE_DLL_VAL_3_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_FIFO_WE_SLAVE_RATIO_1_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_FIFO_WE_SLAVE_RATIO_2_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_FIFO_WE_SLAVE_RATIO_3_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_FIFO_WE_SLAVE_RATIO_4_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_GATELVL_INIT_MODE_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_GATELVL_INIT_RATIO_1_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_GATELVL_INIT_RATIO_2_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_GATELVL_INIT_RATIO_3_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_GATELVL_INIT_RATIO_4_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_INVERT_CLKOUT_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_LEVELLING_FAILURE_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_LOCAL_ODT_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_LOOPBACK_TEST_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_LVL_NUM_OF_DQ0_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_MASTER_DLL_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_RDC_FIFO_RST_ERR_CNT_CLR_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_RDC_WE_TO_RE_DELAY_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_RDLVL_DQS_RATIO_1_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_RDLVL_DQS_RATIO_2_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_RDLVL_DQS_RATIO_3_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_RDLVL_DQS_RATIO_4_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_RD_DQS_SLAVE_DELAY_1_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_RD_DQS_SLAVE_DELAY_2_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_RD_DQS_SLAVE_DELAY_3_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_RD_DQS_SLAVE_DLL_VAL_1_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_RD_DQS_SLAVE_DLL_VAL_2_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_RD_DQS_SLAVE_DLL_VAL_3_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_RD_DQS_SLAVE_FORCE_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_RD_DQS_SLAVE_RATIO_1_CR</td>
                        <td>0x40</td>
                    </tr>
                    <tr>
                        <td>PHY_RD_DQS_SLAVE_RATIO_2_CR</td>
                        <td>0x401</td>
                    </tr>
                    <tr>
                        <td>PHY_RD_DQS_SLAVE_RATIO_3_CR</td>
                        <td>0x4010</td>
                    </tr>
                    <tr>
                        <td>PHY_RD_DQS_SLAVE_RATIO_4_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_RD_WR_GATE_LVL_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_STATUS_OF_IN_DELAY_VAL_1_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_STATUS_OF_IN_DELAY_VAL_2_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_STATUS_OF_OUT_DELAY_VAL_1_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_STATUS_OF_OUT_DELAY_VAL_2_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_USE_FIXED_RE_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_USE_LVL_TRNG_LEVEL_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_USE_RANK0_DELAYS_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_WRLVL_DQS_RATIO_1_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_WRLVL_DQS_RATIO_2_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_WRLVL_DQS_RATIO_3_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_WRLVL_DQS_RATIO_4_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_WRLVL_DQ_RATIO_1_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_WRLVL_DQ_RATIO_2_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_WRLVL_DQ_RATIO_3_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_WRLVL_DQ_RATIO_4_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_WRLVL_INIT_MODE_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_WRLVL_INIT_RATIO_1_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_WRLVL_INIT_RATIO_2_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_WRLVL_INIT_RATIO_3_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_WRLVL_INIT_RATIO_4_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_WR_DATA_SLAVE_DELAY_1_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_WR_DATA_SLAVE_DELAY_2_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_WR_DATA_SLAVE_DELAY_3_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_WR_DATA_SLAVE_DLL_VAL_1_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_WR_DATA_SLAVE_DLL_VAL_2_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_WR_DATA_SLAVE_DLL_VAL_3_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_WR_DATA_SLAVE_FORCE_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_WR_DATA_SLAVE_RATIO_1_CR</td>
                        <td>0x40</td>
                    </tr>
                    <tr>
                        <td>PHY_WR_DATA_SLAVE_RATIO_2_CR</td>
                        <td>0x401</td>
                    </tr>
                    <tr>
                        <td>PHY_WR_DATA_SLAVE_RATIO_3_CR</td>
                        <td>0x401</td>
                    </tr>
                    <tr>
                        <td>PHY_WR_DATA_SLAVE_RATIO_4_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_WR_DQS_SLAVE_DELAY_1_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_WR_DQS_SLAVE_DELAY_2_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_WR_DQS_SLAVE_DELAY_3_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_WR_DQS_SLAVE_DLL_VAL_1_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_WR_DQS_SLAVE_DLL_VAL_2_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_WR_DQS_SLAVE_DLL_VAL_3_SR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_WR_DQS_SLAVE_FORCE_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_WR_DQS_SLAVE_RATIO_1_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_WR_DQS_SLAVE_RATIO_2_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_WR_DQS_SLAVE_RATIO_3_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_WR_DQS_SLAVE_RATIO_4_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PHY_WR_RD_RL_CR</td>
                        <td>0x0</td>
                    </tr>
                    <tr>
                        <td>PLL_CLK_FDDR_FREQ</td>
                        <td>100</td>
                    </tr>
                    <tr>
                        <td>PLL_CLK_FIC64_DIV</td>
                        <td>1</td>
                    </tr>
                    <tr>
                        <td>PLL_LOCK_DELAY</td>
                        <td>1024</td>
                    </tr>
                    <tr>
                        <td>PLL_LOCK_WINDOW</td>
                        <td>8000</td>
                    </tr>
                    <tr>
                        <td>PLL_SUPPLY_VOLTAGE</td>
                        <td>25_V</td>
                    </tr>
                </table>
                <br/>
                <div class="label">Clocks</div>
                <table class="sect2">
                    <tr>
                        <th>Parameter</th>
                        <th>Value</th>
                    </tr>
                    <tr>
                        <td>APB0CLK_RATIO</td>
                        <td>1</td>
                    </tr>
                    <tr>
                        <td>APB1CLK_RATIO</td>
                        <td>1</td>
                    </tr>
                    <tr>
                        <td>FDDR_CLK_DIVISOR</td>
                        <td>1</td>
                    </tr>
                    <tr>
                        <td>FDDR_CLK_FREQUENCY</td>
                        <td>100</td>
                    </tr>
                    <tr>
                        <td>FIC0CLK_RATIO</td>
                        <td>1</td>
                    </tr>
                    <tr>
                        <td>FIC0_AHBL_BYPASS</td>
                        <td>0</td>
                    </tr>
                    <tr>
                        <td>FIC1CLK_RATIO</td>
                        <td>1</td>
                    </tr>
                    <tr>
                        <td>FIC1_AHBL_BYPASS</td>
                        <td>0</td>
                    </tr>
                    <tr>
                        <td>FIC64CLK_RATIO</td>
                        <td>1</td>
                    </tr>
                    <tr>
                        <td>GL0_IS_USED</td>
                        <td>1</td>
                    </tr>
                    <tr>
                        <td>GL0_OUT_0_FREQ</td>
                        <td>102</td>
                    </tr>
                    <tr>
                        <td>GL1_IS_USED</td>
                        <td>0</td>
                    </tr>
                    <tr>
                        <td>GL1_OUT_0_FREQ</td>
                        <td/>
                    </tr>
                    <tr>
                        <td>GL2_IS_USED</td>
                        <td>0</td>
                    </tr>
                    <tr>
                        <td>GL2_OUT_0_FREQ</td>
                        <td/>
                    </tr>
                    <tr>
                        <td>GL3_IS_USED</td>
                        <td>0</td>
                    </tr>
                    <tr>
                        <td>GL3_OUT_0_FREQ</td>
                        <td/>
                    </tr>
                    <tr>
                        <td>M3CLK_FREQUENCY</td>
                        <td>102</td>
                    </tr>
                    <tr>
                        <td>MDDRCLK_RATIO</td>
                        <td>3</td>
                    </tr>
                    <tr>
                        <td>PLL_LOCK_USED</td>
                        <td>1</td>
                    </tr>
                    <tr>
                        <td>RCOSC_1MHZ_DRIVES_CCC</td>
                        <td>0</td>
                    </tr>
                    <tr>
                        <td>RCOSC_1MHZ_DRIVES_FAB</td>
                        <td>0</td>
                    </tr>
                    <tr>
                        <td>RCOSC_1MHZ_IS_USED</td>
                        <td>0</td>
                    </tr>
                    <tr>
                        <td>RCOSC_25_50MHZ_DRIVES_CCC</td>
                        <td>0</td>
                    </tr>
                    <tr>
                        <td>RCOSC_25_50MHZ_DRIVES_FAB</td>
                        <td>0</td>
                    </tr>
                    <tr>
                        <td>RCOSC_25_50MHZ_IS_USED</td>
                        <td>0</td>
                    </tr>
                    <tr>
                        <td>SYSCLK_FREQUENCY</td>
                        <td>102</td>
                    </tr>
                    <tr>
                        <td>SYSCLK_SOURCE</td>
                        <td>CORE</td>
                    </tr>
                    <tr>
                        <td>XTLOSC_DRIVES_CCC</td>
                        <td>1</td>
                    </tr>
                    <tr>
                        <td>XTLOSC_DRIVES_FAB</td>
                        <td>1</td>
                    </tr>
                    <tr>
                        <td>XTLOSC_FREQ</td>
                        <td>1.0</td>
                    </tr>
                    <tr>
                        <td>XTLOSC_IS_USED</td>
                        <td>0</td>
                    </tr>
                    <tr>
                        <td>XTLOSC_SRC</td>
                        <td>CRYSTAL</td>
                    </tr>
                </table>
                <br/>
                <div class="label">Microcontroller</div>
                <table class="sect2">
                    <tr>
                        <th>Parameter</th>
                        <th>Value</th>
                    </tr>
                </table>
                <br/>
                <div class="label">Watchdog Timer</div>
                <table class="sect2">
                    <tr>
                        <th>Parameter</th>
                        <th>Value</th>
                    </tr>
                    <tr>
                        <td>FAMILY</td>
                        <td>19</td>
                    </tr>
                    <tr>
                        <td>PARAM_IS_FALSE</td>
                        <td>false</td>
                    </tr>
                    <tr>
                        <td>WDOGTIMEOUT_USED</td>
                        <td>false</td>
                    </tr>
                    <tr>
                        <td>WDOG_LOAD</td>
                        <td>0x1800000</td>
                    </tr>
                    <tr>
                        <td>WDOG_MODE</td>
                        <td>MODE_RESET</td>
                    </tr>
                    <tr>
                        <td>WDOG_MVRP</td>
                        <td>0xFFFFFFFF</td>
                    </tr>
                </table>
                <br/>
                <div class="label">Real Time Counter</div>
                <table class="sect2">
                    <tr>
                        <th>Parameter</th>
                        <th>Value</th>
                    </tr>
                    <tr>
                        <td>CLK_SEL</td>
                        <td>RTC_CLK_SEL_XTAL</td>
                    </tr>
                    <tr>
                        <td>FAMILY</td>
                        <td>19</td>
                    </tr>
                    <tr>
                        <td>MAIN_XTLOSC_FREQ</td>
                        <td>20.00</td>
                    </tr>
                    <tr>
                        <td>PARAM_IS_FALSE</td>
                        <td>false</td>
                    </tr>
                    <tr>
                        <td>RTC_MATCH_USED</td>
                        <td>false</td>
                    </tr>
                    <tr>
                        <td>RTC_WAKEUP_FAB</td>
                        <td>false</td>
                    </tr>
                    <tr>
                        <td>RTC_WAKEUP_M3</td>
                        <td>false</td>
                    </tr>
                </table>
                <br/>
                <div class="label">Peripheral DMA</div>
                <table class="sect2">
                    <tr>
                        <th>Parameter</th>
                        <th>Value</th>
                    </tr>
                    <tr>
                        <td>F2_DMAREADY_USED</td>
                        <td>false</td>
                    </tr>
                    <tr>
                        <td>FAMILY</td>
                        <td>19</td>
                    </tr>
                    <tr>
                        <td>F_DMAREADY_USED</td>
                        <td>false</td>
                    </tr>
                    <tr>
                        <td>PARAM_IS_FALSE</td>
                        <td>false</td>
                    </tr>
                </table>
                <br/>
                <div class="label">Cortex-M3</div>
                <table class="sect2">
                    <tr>
                        <th>Parameter</th>
                        <th>Value</th>
                    </tr>
                    <tr>
                        <td>FAMILY</td>
                        <td>19</td>
                    </tr>
                    <tr>
                        <td>MPU_USED</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>PARAM_IS_FALSE</td>
                        <td>false</td>
                    </tr>
                    <tr>
                        <td>RX_EV_USED</td>
                        <td>false</td>
                    </tr>
                    <tr>
                        <td>SLEEPDEEP_USED</td>
                        <td>false</td>
                    </tr>
                    <tr>
                        <td>SLEEPHOLD_USED</td>
                        <td>false</td>
                    </tr>
                    <tr>
                        <td>SLEEPING_USED</td>
                        <td>false</td>
                    </tr>
                    <tr>
                        <td>STCALIB</td>
                        <td>0x2000000</td>
                    </tr>
                    <tr>
                        <td>STCLK_DIVISOR</td>
                        <td>STCLK_DIVISOR_32</td>
                    </tr>
                    <tr>
                        <td>TRACECLK_DIV2_SEL</td>
                        <td>false</td>
                    </tr>
                    <tr>
                        <td>TRACE_USED</td>
                        <td>false</td>
                    </tr>
                    <tr>
                        <td>TX_EV_USED</td>
                        <td>false</td>
                    </tr>
                </table>
                <br/>
                <div class="label">Cache Controller</div>
                <table class="sect2">
                    <tr>
                        <th>Parameter</th>
                        <th>Value</th>
                    </tr>
                    <tr>
                        <td>CACHE_ENABLED</td>
                        <td>false</td>
                    </tr>
                    <tr>
                        <td>CC_CACHE_REGION</td>
                        <td>128MB_0001</td>
                    </tr>
                    <tr>
                        <td>FAMILY</td>
                        <td>19</td>
                    </tr>
                </table>
                <br/>
                <div class="label">AHB Bus Matrix</div>
                <table class="sect2">
                    <tr>
                        <th>Parameter</th>
                        <th>Value</th>
                    </tr>
                    <tr>
                        <td>CORTEXM3_REMAP</td>
                        <td>ENVM</td>
                    </tr>
                    <tr>
                        <td>ENVM_REMAP_BASE_ADDRESS</td>
                        <td>0x00000000</td>
                    </tr>
                    <tr>
                        <td>ENVM_REMAP_FABRIC_BASE_ADDRESS</td>
                        <td>0x00000000</td>
                    </tr>
                    <tr>
                        <td>ENVM_REMAP_FABRIC_IS_USED</td>
                        <td>false</td>
                    </tr>
                    <tr>
                        <td>ENVM_REMAP_REGION_SIZE</td>
                        <td>256</td>
                    </tr>
                    <tr>
                        <td>ESRAM_MAX_LAT_SW_MAX_LATENCY_ESRAM0</td>
                        <td>8</td>
                    </tr>
                    <tr>
                        <td>ESRAM_MAX_LAT_SW_MAX_LATENCY_ESRAM1</td>
                        <td>8</td>
                    </tr>
                    <tr>
                        <td>FAMILY</td>
                        <td>19</td>
                    </tr>
                    <tr>
                        <td>PARAM_IS_FALSE</td>
                        <td>false</td>
                    </tr>
                    <tr>
                        <td>SW_WEIGHT_FAB_0</td>
                        <td>1</td>
                    </tr>
                    <tr>
                        <td>SW_WEIGHT_FAB_1</td>
                        <td>1</td>
                    </tr>
                    <tr>
                        <td>SW_WEIGHT_G</td>
                        <td>1</td>
                    </tr>
                    <tr>
                        <td>SW_WEIGHT_GIGE</td>
                        <td>1</td>
                    </tr>
                    <tr>
                        <td>SW_WEIGHT_HPDMA</td>
                        <td>1</td>
                    </tr>
                    <tr>
                        <td>SW_WEIGHT_IC</td>
                        <td>1</td>
                    </tr>
                    <tr>
                        <td>SW_WEIGHT_PDMA</td>
                        <td>1</td>
                    </tr>
                    <tr>
                        <td>SW_WEIGHT_S</td>
                        <td>1</td>
                    </tr>
                    <tr>
                        <td>SW_WEIGHT_USB</td>
                        <td>1</td>
                    </tr>
                </table>
                <br/>
                <div class="label">SECDED</div>
                <table class="sect2">
                    <tr>
                        <th>Parameter</th>
                        <th>Value</th>
                    </tr>
                </table>
                <br/>
                <div class="label">SECDED</div>
                <table class="sect2">
                    <tr>
                        <th>Parameter</th>
                        <th>Value</th>
                    </tr>
                    <tr>
                        <td>EDAC_ENABLE_CAN_EDAC_EN</td>
                        <td>false</td>
                    </tr>
                    <tr>
                        <td>EDAC_ENABLE_CC_EDAC_EN</td>
                        <td>false</td>
                    </tr>
                    <tr>
                        <td>EDAC_ENABLE_ESRAM0_EDAC_EN</td>
                        <td>false</td>
                    </tr>
                    <tr>
                        <td>EDAC_ENABLE_ESRAM1_EDAC_EN</td>
                        <td>false</td>
                    </tr>
                    <tr>
                        <td>EDAC_ENABLE_MAC_EDACRX_EN</td>
                        <td>false</td>
                    </tr>
                    <tr>
                        <td>EDAC_ENABLE_MAC_EDACTX_EN</td>
                        <td>false</td>
                    </tr>
                    <tr>
                        <td>EDAC_ENABLE_USB_EDAC_EN</td>
                        <td>false</td>
                    </tr>
                    <tr>
                        <td>EDAC_INT_ENABLE_CAN</td>
                        <td>DISABLE_ALL</td>
                    </tr>
                    <tr>
                        <td>EDAC_INT_ENABLE_CC</td>
                        <td>DISABLE_ALL</td>
                    </tr>
                    <tr>
                        <td>EDAC_INT_ENABLE_ESRAM0</td>
                        <td>ENABLE_1E_2E</td>
                    </tr>
                    <tr>
                        <td>EDAC_INT_ENABLE_ESRAM1</td>
                        <td>ENABLE_1E_2E</td>
                    </tr>
                    <tr>
                        <td>EDAC_INT_ENABLE_MAC_EDACRX</td>
                        <td>DISABLE_ALL</td>
                    </tr>
                    <tr>
                        <td>EDAC_INT_ENABLE_MAC_EDACTX</td>
                        <td>DISABLE_ALL</td>
                    </tr>
                    <tr>
                        <td>EDAC_INT_ENABLE_MDDR_ECC_INT_EN</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>EDAC_INT_ENABLE_USB</td>
                        <td>DISABLE_ALL</td>
                    </tr>
                    <tr>
                        <td>EXPOSE_EDAC_ERROR</td>
                        <td>false</td>
                    </tr>
                    <tr>
                        <td>FAMILY</td>
                        <td>19</td>
                    </tr>
                </table>
                <br/>
                <div class="label">Security</div>
                <table class="sect2">
                    <tr>
                        <th>Parameter</th>
                        <th>Value</th>
                    </tr>
                    <tr>
                        <td>CC_CACHEREGION_OVERRIDE</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>CC_CONFIG_OVERRIDE</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>CC_FLUSHINDX_OVERRIDE</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>CC_LOCKBASEADDR_OVERRIDE</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>DDRB_BUF_TIMER_OVERRIDE</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>DDRB_CONFIG_OVERRIDE</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>DDRB_NB_ADR_OVERRIDE</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>DDRB_NB_SIZE_OVERRIDE</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>DDR_CONFIG_OVERRIDE</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>EDAC_ENABLE_OVERRIDE</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>EDAC_INT_ENABLE_OVERRIDE</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>ENVM_CONFIG_OVERRIDE</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>ENVM_FAB_REMAP_OVERRIDE</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>ENVM_REMAP_BASE_OVERRIDE</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>ESRAM_CONFIG_OVERRIDE</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>ESRAM_MAX_LAT_OVERRIDE</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>ESRAM_PIPELINE_CONFIG_OVERRIDE</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>FABRIC_MEMPROT_BASE_ADDRESS</td>
                        <td>0x00000000</td>
                    </tr>
                    <tr>
                        <td>FABRIC_MEMPROT_IS_USED</td>
                        <td>false</td>
                    </tr>
                    <tr>
                        <td>FABRIC_MEMPROT_REGION_SIZE</td>
                        <td>8MB</td>
                    </tr>
                    <tr>
                        <td>FAB_IF_OVERRIDE</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>FAMILY</td>
                        <td>19</td>
                    </tr>
                    <tr>
                        <td>GPIN_SRC_SEL_OVERRIDE</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>GPIO_SYSRESET_SEL_OVERRIDE</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>LOOPBACK_CTRL_OVERRIDE</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>M3_CONFIG_OVERRIDE</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>MAC_CONFIG_OVERRIDE</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>MASTER_WEIGHT_CONFIG0_OVERRIDE</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>MASTER_WEIGHT_CONFIG1_OVERRIDE</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>MDDR_CONFIG_OVERRIDE</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>MDDR_IO_CALIB_OVERRIDE</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>MM0_1_2_MS0_ALLOWED_R</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>MM0_1_2_MS0_ALLOWED_W</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>MM0_1_2_MS1_ALLOWED_R</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>MM0_1_2_MS1_ALLOWED_W</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>MM0_1_2_MS2_ALLOWED_R</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>MM0_1_2_MS2_ALLOWED_W</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>MM0_1_2_MS3_ALLOWED_R</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>MM0_1_2_MS3_ALLOWED_W</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>MM0_1_2_MS6_ALLOWED_R</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>MM0_1_2_MS6_ALLOWED_W</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>MM3_6_7_8_MS0_ALLOWED_R</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>MM3_6_7_8_MS0_ALLOWED_W</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>MM3_6_7_8_MS1_ALLOWED_R</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>MM3_6_7_8_MS1_ALLOWED_W</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>MM3_6_7_8_MS2_ALLOWED_R</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>MM3_6_7_8_MS2_ALLOWED_W</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>MM3_6_7_8_MS3_ALLOWED_R</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>MM3_6_7_8_MS3_ALLOWED_W</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>MM3_6_7_8_MS6_ALLOWED_R</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>MM3_6_7_8_MS6_ALLOWED_W</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>MM4_5_FIC64_MS0_ALLOWED_R</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>MM4_5_FIC64_MS0_ALLOWED_W</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>MM4_5_FIC64_MS1_ALLOWED_R</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>MM4_5_FIC64_MS1_ALLOWED_W</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>MM4_5_FIC64_MS2_ALLOWED_R</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>MM4_5_FIC64_MS2_ALLOWED_W</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>MM4_5_FIC64_MS3_ALLOWED_R</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>MM4_5_FIC64_MS3_ALLOWED_W</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>MM4_5_FIC64_MS6_ALLOWED_R</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>MM4_5_FIC64_MS6_ALLOWED_W</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>MM9_MS0_ALLOWED_R</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>MM9_MS0_ALLOWED_W</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>MM9_MS1_ALLOWED_R</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>MM9_MS1_ALLOWED_W</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>MM9_MS2_ALLOWED_R</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>MM9_MS2_ALLOWED_W</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>MM9_MS3_ALLOWED_R</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>MM9_MS3_ALLOWED_W</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>MM9_MS6_ALLOWED_R</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>MM9_MS6_ALLOWED_W</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>MSSDDR_CLK_CALIB_CONFIG_OVERRIDE</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>MSSDDR_FACC_CONFIG_1_OVERRIDE</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>MSSDDR_FACC_CONFIG_2_OVERRIDE</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>MSSDDR_PLL_STATUS_HIGH_OVERRIDE</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>MSSDDR_PLL_STATUS_LOW_OVERRIDE</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>MSS_INTERRUPT_ENABLE_OVERRIDE</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>NVM0_LOWER_ALLOWED</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>NVM0_LOWER_FABRIC_ACCESS</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>NVM0_LOWER_M3ACCESS</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>NVM0_LOWER_OTHERS_ACCESS</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>NVM0_UPPER_ALLOWED</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>NVM0_UPPER_FABRIC_ACCESS</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>NVM0_UPPER_M3ACCESS</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>NVM0_UPPER_OTHERS_ACCESS</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>NVM1_LOWER_ALLOWED</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>NVM1_LOWER_FABRIC_ACCESS</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>NVM1_LOWER_M3ACCESS</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>NVM1_LOWER_OTHERS_ACCESS</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>NVM1_UPPER_ALLOWED</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>NVM1_UPPER_FABRIC_ACCESS</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>NVM1_UPPER_M3ACCESS</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>NVM1_UPPER_OTHERS_ACCESS</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>PERIPH_CLOCK_MUX_SEL_OVERRIDE</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>PLL_LOCK_EN_OVERRIDE</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>RTC_WAKEUP_CONFIG_OVERRIDE</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>SOFTRESET_CAN_SOFTRESET_OVERRIDE</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>SOFTRESET_COMBLK_SOFTRESET_OVERRIDE</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>SOFTRESET_ENVM0_SOFTRESET_OVERRIDE</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>SOFTRESET_ENVM1_SOFTRESET_OVERRIDE</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>SOFTRESET_ESRAM0_SOFTRESET_OVERRIDE</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>SOFTRESET_ESRAM1_SOFTRESET_OVERRIDE</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>SOFTRESET_FIC32_0_SOFTRESET_OVERRIDE</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>SOFTRESET_FIC32_1_SOFTRESET_OVERRIDE</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>SOFTRESET_FPGA_SOFTRESET_OVERRIDE</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>SOFTRESET_G4SPI0_SOFTRESET_OVERRIDE</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>SOFTRESET_G4SPI1_SOFTRESET_OVERRIDE</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>SOFTRESET_HPDMA_SOFTRESET_OVERRIDE</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>SOFTRESET_I2C0_SOFTRESET_OVERRIDE</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>SOFTRESET_I2C1_SOFTRESET_OVERRIDE</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>SOFTRESET_MAC_SOFTRESET_OVERRIDE</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>SOFTRESET_MDDR_CTLR_SOFTRESET_OVERRIDE</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>SOFTRESET_MDDR_FIC64_SOFTRESET_OVERRIDE</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>SOFTRESET_MMUART0_SOFTRESET_OVERRIDE</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>SOFTRESET_MMUART1_SOFTRESET_OVERRIDE</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>SOFTRESET_MSS_GPIO_SOFTRESET_OVERRIDE</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>SOFTRESET_MSS_GPOUT_15_8_SOFT_RESET_OVERRIDE</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>SOFTRESET_MSS_GPOUT_23_16_SOFT_RESET_OVERRIDE</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>SOFTRESET_MSS_GPOUT_31_24_SOFT_RESET_OVERRIDE</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>SOFTRESET_MSS_GPOUT_7_0_SOFT_RESET_OVERRIDE</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>SOFTRESET_PDMA_SOFTRESET_OVERRIDE</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>SOFTRESET_TIMER_SOFTRESET_OVERRIDE</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>SOFTRESET_USB_SOFTRESET_OVERRIDE</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>SOFT_INTERRUPT_OVERRIDE</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>SPARE_OUT_OVERRIDE</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>USB_CONFIG_OVERRIDE</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>USB_IO_INPUT_SEL_OVERRIDE</td>
                        <td>true</td>
                    </tr>
                    <tr>
                        <td>WDOGCONFIG_OVERRIDE</td>
                        <td>true</td>
                    </tr>
                </table>
                <br/>
                <div class="label">Memory Map</div>
                <table class="sect2">
                    <tr>
                        <th>Parameter</th>
                        <th>Value</th>
                    </tr>
                </table>
                <br/>
                <div class="label">AMBA_SLAVE_0</div>
                <table class="sect2">
                    <tr>
                        <th>Name</th>
                        <th>Subsystem</th>
                        <th>Vendor</th>
                        <th>Version</th>
                    </tr>
                    <tr>
                        <td>AMBA_SLAVE</td>
                        <td>MSS FIC_0 - MSS Master Subsystem</td>
                        <td>Actel</td>
                        <td>0.0.102</td>
                    </tr>
                </table>
                <div class="sublabel">Configuration</div>
                <table class="sect2">
                    <tr>
                        <th>Parameter</th>
                        <th>Value</th>
                    </tr>
                    <tr>
                        <td>AMBA_INTERFACE_TYPE</td>
                        <td>APB3</td>
                    </tr>
                    <tr>
                        <td>NUM_OF_INTERRUPTS</td>
                        <td>0</td>
                    </tr>
                </table>
                <br/>
                <div class="label">Interrupt Configuration</div>
                <table class="sect2">
                    <tr>
                        <th>Interrupt</th>
                        <th>Instance Name</th>
                        <th>Instance Pins</th>
                    </tr>
                </table>
                <br/>
                <a href="#top">top of page</a>
            </div>
            <div>
                <p>
                    <a name="sect3"/>
                    <div class="header">Rules</div>
                </p> This section describes the rules that were followed for creating this system<br/>
                <br/>
                <table class="sect4" align="center" border="1" width="75%" cellspacing="0" cellpadding="4">
                    <tr>
                        <th>Rule</th>
                        <th>Detail</th>
                        <th>More Info</th>
                    </tr>
                </table>
                <br/>
                <a href="#top">top of page</a>
            </div>
            <div>
                <p>
                    <a name="sect4"/>
                    <div class="header">To Do</div>
                </p> This section describes the next steps you need to take to complete this design<br/>
                <br/>
                <table class="sect4" align="center" border="1" width="75%" cellspacing="0" cellpadding="4">
                    <tr>
                        <th>Task</th>
                        <th>Description</th>
                    </tr>
                    <tr>
                        <td>Connect Generic User Slave Peripheral</td>
                        <td>AMBA_SLAVE_0 is a slave on FIC0_Master_Subsystem subsystem.
Connect your peripheral to AMBA_SLAVE_0 bus interface pin in the top design.</td>
                    </tr>
                </table>
                <br/>
                <a href="#top">top of page</a>
            </div>
            <div>
                <p>
                    <a name="sect5"/>
                    <div class="header">Top Level Ports</div>
                </p>
                <table class="sect2" align="center">
                    <tr>
                        <th>Port Name</th>
                        <th>Direction</th>
                        <th>Description</th>
                    </tr>
                    <tr>
                        <td>POWER_ON_RESET_N</td>
                        <td>OUT</td>
                        <td>-</td>
                    </tr>
                    <tr>
                        <td>FAB_RESET_N</td>
                        <td>IN</td>
                        <td>-</td>
                    </tr>
                    <tr>
                        <td>INIT_DONE</td>
                        <td>OUT</td>
                        <td>-</td>
                    </tr>
                    <tr>
                        <td>AMBA_SLAVE_0</td>
                        <td>MIRROREDSLAVE</td>
                        <td>Slave bus interface pin on  FIC0_Master_Subsystem</td>
                    </tr>
                    <tr>
                        <td>FIC_0_CLK</td>
                        <td>OUT</td>
                        <td>-</td>
                    </tr>
                    <tr>
                        <td>FIC_0_LOCK</td>
                        <td>OUT</td>
                        <td>Use this clock to drive peripherals in the FIC0_Slave_Subsystem or FIC0_Master_Subsystem</td>
                    </tr>
                    <tr>
                        <td>MSS_READY</td>
                        <td>OUT</td>
                        <td>-</td>
                    </tr>
                    <tr>
                        <td>DEVRST_N</td>
                        <td>IN</td>
                        <td>-</td>
                    </tr>
                    <tr>
                        <td>CLK0</td>
                        <td>IN</td>
                        <td>-</td>
                    </tr>
                </table>
                <br/>
                <br/>
                <a href="#top">top of page</a>
            </div>
        </div>
    </body>
</html>
