Reading timing models for corner nom_tt_025C_1v80…
Reading cell library for the 'nom_tt_025C_1v80' corner at '/home/vscode/ttsetup/pdk/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading top-level netlist at '/workspaces/tt25a_openram_testchip/runs/wokwi/06-yosys-synthesis/tt_um_openram_top.nl.v'…
Linking design 'tt_um_openram_top' from netlist…
Warning: /workspaces/tt25a_openram_testchip/runs/wokwi/06-yosys-synthesis/tt_um_openram_top.nl.v line 2884, module sky130_sram_256B_1rw_32x64 not found. Creating black box for SRAM.
Reading design constraints file at 'src/project.sdc'…
Warning: project.sdc line 17, set_input_delay relative to a clock defined on the same port/pin not allowed.
Warning: project.sdc line 24, set_input_delay relative to a clock defined on the same port/pin not allowed.
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
