// Seed: 1869117112
module module_0 (
    output wand  id_0
    , id_6,
    output uwire id_1,
    input  tri0  id_2,
    output tri0  id_3,
    input  tri0  id_4
);
  logic id_7, id_8;
  wor  id_9 = -1;
  wire id_10;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    input supply1 id_1,
    input tri0 id_2,
    output supply1 id_3,
    output tri0 id_4,
    input tri id_5,
    input tri1 id_6,
    output wor id_7,
    output tri1 id_8,
    output supply1 id_9,
    input wand id_10
);
  assign id_8 = -1'b0 && 1;
  assign id_9 = id_10 ? -1 : id_5 ? id_5 : 1 > 1;
  module_0 modCall_1 (
      id_0,
      id_7,
      id_1,
      id_9,
      id_2
  );
endmodule
