{
  "module_name": "sh-sci.h",
  "hash_id": "5408534223085657bad4c41d1ad15d4afb8be6e9aafed7f088c9db151492a7e6",
  "original_prompt": "Ingested from linux-6.6.14/drivers/tty/serial/sh-sci.h",
  "human_readable_source": " \n#include <linux/bitops.h>\n#include <linux/serial_core.h>\n#include <linux/io.h>\n\n#define SCI_MAJOR\t\t204\n#define SCI_MINOR_START\t\t8\n\n\n \nenum {\n\tSCSMR,\t\t\t\t \n\tSCBRR,\t\t\t\t \n\tSCSCR,\t\t\t\t \n\tSCxSR,\t\t\t\t \n\tSCFCR,\t\t\t\t \n\tSCFDR,\t\t\t\t \n\tSCxTDR,\t\t\t\t \n\tSCxRDR,\t\t\t\t \n\tSCLSR,\t\t\t\t \n\tSCTFDR,\t\t\t\t \n\tSCRFDR,\t\t\t\t \n\tSCSPTR,\t\t\t\t \n\tHSSRR,\t\t\t\t \n\tSCPCR,\t\t\t\t \n\tSCPDR,\t\t\t\t \n\tSCDL,\t\t\t\t \n\tSCCKS,\t\t\t\t \n\tHSRTRGR,\t\t\t \n\tHSTTRGR,\t\t\t \n\tSEMR,\t\t\t\t \n\n\tSCIx_NR_REGS,\n};\n\n\n \n#define SCSMR_C_A\tBIT(7)\t \n#define SCSMR_CSYNC\tBIT(7)\t \n#define SCSMR_ASYNC\t0\t \n#define SCSMR_CHR\tBIT(6)\t \n#define SCSMR_PE\tBIT(5)\t \n#define SCSMR_ODD\tBIT(4)\t \n#define SCSMR_STOP\tBIT(3)\t \n#define SCSMR_CKS\t0x0003\t \n\n \n#define SCSMR_CKEDG\tBIT(12)\t \n#define SCSMR_SRC_MASK\t0x0700\t \n#define SCSMR_SRC_16\t0x0000\t \n#define SCSMR_SRC_5\t0x0100\t \n#define SCSMR_SRC_7\t0x0200\t \n#define SCSMR_SRC_11\t0x0300\t \n#define SCSMR_SRC_13\t0x0400\t \n#define SCSMR_SRC_17\t0x0500\t \n#define SCSMR_SRC_19\t0x0600\t \n#define SCSMR_SRC_27\t0x0700\t \n\n \n#define SCSCR_TEIE\tBIT(2)   \n\n \n#define SCSCR_TDRQE\tBIT(15)\t \n#define SCSCR_RDRQE\tBIT(14)\t \n\n \n#define HSSCR_TOT_SHIFT\t14\n\n \n#define SCI_TDRE\tBIT(7)\t \n#define SCI_RDRF\tBIT(6)\t \n#define SCI_ORER\tBIT(5)\t \n#define SCI_FER\t\tBIT(4)\t \n#define SCI_PER\t\tBIT(3)\t \n#define SCI_TEND\tBIT(2)\t \n#define SCI_RESERVED\t0x03\t \n\n#define SCI_DEFAULT_ERROR_MASK (SCI_PER | SCI_FER)\n\n#define SCI_RDxF_CLEAR\t(u32)(~(SCI_RESERVED | SCI_RDRF))\n#define SCI_ERROR_CLEAR\t(u32)(~(SCI_RESERVED | SCI_PER | SCI_FER | SCI_ORER))\n#define SCI_TDxE_CLEAR\t(u32)(~(SCI_RESERVED | SCI_TEND | SCI_TDRE))\n#define SCI_BREAK_CLEAR\t(u32)(~(SCI_RESERVED | SCI_PER | SCI_FER | SCI_ORER))\n\n \n#define SCIF_ER\t\tBIT(7)\t \n#define SCIF_TEND\tBIT(6)\t \n#define SCIF_TDFE\tBIT(5)\t \n#define SCIF_BRK\tBIT(4)\t \n#define SCIF_FER\tBIT(3)\t \n#define SCIF_PER\tBIT(2)\t \n#define SCIF_RDF\tBIT(1)\t \n#define SCIF_DR\t\tBIT(0)\t \n \n#define SCIF_PERC\t0xf000\t \n#define SCIF_FERC\t0x0f00\t \n \n#define SCIFA_ORER\tBIT(9)\t \n\n#define SCIF_DEFAULT_ERROR_MASK (SCIF_PER | SCIF_FER | SCIF_BRK | SCIF_ER)\n\n#define SCIF_RDxF_CLEAR\t\t(u32)(~(SCIF_DR | SCIF_RDF))\n#define SCIF_ERROR_CLEAR\t(u32)(~(SCIF_PER | SCIF_FER | SCIF_ER))\n#define SCIF_TDxE_CLEAR\t\t(u32)(~(SCIF_TDFE))\n#define SCIF_BREAK_CLEAR\t(u32)(~(SCIF_PER | SCIF_FER | SCIF_BRK))\n\n \n#define SCFCR_RTRG1\tBIT(7)\t \n#define SCFCR_RTRG0\tBIT(6)\n#define SCFCR_TTRG1\tBIT(5)\t \n#define SCFCR_TTRG0\tBIT(4)\n#define SCFCR_MCE\tBIT(3)\t \n#define SCFCR_TFRST\tBIT(2)\t \n#define SCFCR_RFRST\tBIT(1)\t \n#define SCFCR_LOOP\tBIT(0)\t \n\n \n#define SCLSR_TO\tBIT(2)\t \n#define SCLSR_ORER\tBIT(0)\t \n\n \n#define SCSPTR_RTSIO\tBIT(7)\t \n#define SCSPTR_RTSDT\tBIT(6)\t \n#define SCSPTR_CTSIO\tBIT(5)\t \n#define SCSPTR_CTSDT\tBIT(4)\t \n#define SCSPTR_SCKIO\tBIT(3)\t \n#define SCSPTR_SCKDT\tBIT(2)\t \n#define SCSPTR_SPB2IO\tBIT(1)\t \n#define SCSPTR_SPB2DT\tBIT(0)\t \n\n \n#define HSCIF_SRE\tBIT(15)\t \n#define HSCIF_SRDE\tBIT(14)  \n\n#define HSCIF_SRHP_SHIFT\t8\n#define HSCIF_SRHP_MASK\t\t0x0f00\n\n \n#define SCPCR_RTSC\tBIT(4)\t \n#define SCPCR_CTSC\tBIT(3)\t \n#define SCPCR_SCKC\tBIT(2)\t \n#define SCPCR_RXDC\tBIT(1)\t \n#define SCPCR_TXDC\tBIT(0)\t \n\n \n#define SCPDR_RTSD\tBIT(4)\t \n#define SCPDR_CTSD\tBIT(3)\t \n#define SCPDR_SCKD\tBIT(2)\t \n#define SCPDR_RXDD\tBIT(1)\t \n#define SCPDR_TXDD\tBIT(0)\t \n\n \n#define SCCKS_CKS\tBIT(15)\t \n#define SCCKS_XIN\tBIT(14)\t \n\n#define SCxSR_TEND(port)\t(((port)->type == PORT_SCI) ? SCI_TEND   : SCIF_TEND)\n#define SCxSR_RDxF(port)\t(((port)->type == PORT_SCI) ? SCI_RDRF   : SCIF_DR | SCIF_RDF)\n#define SCxSR_TDxE(port)\t(((port)->type == PORT_SCI) ? SCI_TDRE   : SCIF_TDFE)\n#define SCxSR_FER(port)\t\t(((port)->type == PORT_SCI) ? SCI_FER    : SCIF_FER)\n#define SCxSR_PER(port)\t\t(((port)->type == PORT_SCI) ? SCI_PER    : SCIF_PER)\n#define SCxSR_BRK(port)\t\t(((port)->type == PORT_SCI) ? 0x00       : SCIF_BRK)\n\n#define SCxSR_ERRORS(port)\t(to_sci_port(port)->params->error_mask)\n\n#define SCxSR_RDxF_CLEAR(port) \\\n\t(((port)->type == PORT_SCI) ? SCI_RDxF_CLEAR : SCIF_RDxF_CLEAR)\n#define SCxSR_ERROR_CLEAR(port) \\\n\t(to_sci_port(port)->params->error_clear)\n#define SCxSR_TDxE_CLEAR(port) \\\n\t(((port)->type == PORT_SCI) ? SCI_TDxE_CLEAR : SCIF_TDxE_CLEAR)\n#define SCxSR_BREAK_CLEAR(port) \\\n\t(((port)->type == PORT_SCI) ? SCI_BREAK_CLEAR : SCIF_BREAK_CLEAR)\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}