module da1_test(clk,mst_rst,d,a,wrb,io_ud);

input clk;
output reg mst_rst,[7:0]d,[5:0]a,wrb,io_ud);
reg [7:0]data_tmp=0,[5:0]address_tmp=0,cl=1,[5:0]count=0,[5:0]dount=0,[31:0]count_clk=0;
assign cl<=count_clk(19);
