module Mux21_32 (
  input wire [31:0] data0,
  input wire [31:0] data1,
  input wire select,
  output reg [31:0] output_data
);

always @(posedge select)
begin
  if (select)
    output_data <= data1;
  else
    output_data <= data0;
end

endmodule