// Seed: 1914003434
module module_0 (
    output wand id_0,
    input  tri0 id_1,
    input  tri0 id_2,
    output wand id_3,
    output tri0 id_4
);
  assign id_0 = 1 == 1;
  assign module_1.id_16 = 0;
endmodule
module module_1 (
    input tri id_0,
    input wor id_1,
    input wand id_2,
    output uwire id_3,
    output supply0 id_4,
    input supply0 id_5,
    input tri1 id_6,
    output tri1 id_7,
    output supply1 id_8,
    input tri1 id_9,
    input uwire id_10,
    input supply1 id_11,
    input tri1 id_12,
    input tri1 id_13,
    input tri id_14,
    output supply0 id_15,
    output tri0 id_16,
    input wire id_17,
    input tri0 id_18,
    output tri id_19,
    input wand id_20,
    output tri0 id_21,
    input uwire id_22,
    input tri0 id_23,
    input wor id_24,
    output tri0 id_25,
    output uwire id_26,
    input tri1 id_27,
    input supply0 id_28,
    input wire id_29,
    input wand id_30,
    output supply0 id_31,
    input supply1 id_32,
    input uwire id_33,
    output wand id_34,
    input wor id_35,
    input tri0 id_36,
    input wand id_37,
    input wire id_38,
    input uwire id_39,
    input supply1 id_40,
    output tri1 id_41,
    output logic id_42
    , id_72,
    output supply0 id_43,
    input wor id_44,
    output wor id_45,
    input supply0 id_46,
    input wor id_47,
    input wor id_48,
    input wire id_49,
    input tri0 id_50,
    input wand id_51,
    output wor id_52,
    input tri0 id_53,
    output tri0 id_54,
    input tri0 id_55,
    input wand id_56,
    input uwire id_57,
    output wire id_58,
    input tri id_59,
    output wor id_60,
    output tri1 id_61,
    input supply0 id_62,
    output tri0 id_63,
    output tri0 id_64,
    output wand id_65,
    input tri1 id_66,
    output wand id_67,
    input tri0 id_68,
    input wand id_69,
    output tri id_70
);
  assign id_52 = 1 ? 1 : 1;
  wire id_73;
  assign id_45 = id_12 == id_30 * (1'b0);
  wire id_74;
  wire id_75;
  module_0 modCall_1 (
      id_7,
      id_51,
      id_39,
      id_8,
      id_70
  );
  always id_42 = #1 1 - id_49;
endmodule
