--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/afs/athena.mit.edu/user/k/i/kiarash/Documents/6.111/Lab4/PP/PP.ise -intstyle
ise -v 3 -s 4 -xml labkit labkit.ncd -o labkit.twr labkit.pcf -ucf labkit.ucf

Design file:              labkit.ncd
Physical constraint file: labkit.pcf
Device,package,speed:     xc2v6000,bf957,-4 (PRODUCTION 1.121 2008-07-25, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock_27mhz
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
button0     |    3.636(R)|   -1.570(R)|clock_27mhz_IBUF  |   0.000|
button1     |    3.833(R)|   -2.186(R)|clock_27mhz_IBUF  |   0.000|
button2     |    3.134(R)|   -1.693(R)|clock_27mhz_IBUF  |   0.000|
button3     |    2.833(R)|   -2.009(R)|clock_27mhz_IBUF  |   0.000|
button_down |    4.497(R)|   -3.007(R)|clock_27mhz_IBUF  |   0.000|
button_enter|    3.466(R)|   -1.963(R)|clock_27mhz_IBUF  |   0.000|
switch<0>   |    1.967(R)|   -1.695(R)|clock_27mhz_IBUF  |   0.000|
switch<1>   |    1.756(R)|   -1.484(R)|clock_27mhz_IBUF  |   0.000|
switch<2>   |    1.905(R)|   -1.633(R)|clock_27mhz_IBUF  |   0.000|
switch<3>   |    1.445(R)|   -1.173(R)|clock_27mhz_IBUF  |   0.000|
------------+------------+------------+------------------+--------+

Clock clock_27mhz to Pad
------------------+------------+------------------+--------+
                  | clk (edge) |                  | Clock  |
Destination       |   to PAD   |Internal Clock(s) | Phase  |
------------------+------------+------------------+--------+
analyzer3_data<2> |   15.378(R)|clock_27mhz_IBUF  |   0.000|
analyzer3_data<3> |   14.274(R)|clock_27mhz_IBUF  |   0.000|
analyzer3_data<4> |   15.277(R)|clock_27mhz_IBUF  |   0.000|
analyzer3_data<5> |   14.640(R)|clock_27mhz_IBUF  |   0.000|
analyzer3_data<6> |   13.985(R)|clock_27mhz_IBUF  |   0.000|
analyzer3_data<7> |   14.126(R)|clock_27mhz_IBUF  |   0.000|
analyzer3_data<9> |   15.156(R)|clock_27mhz_IBUF  |   0.000|
analyzer3_data<12>|   17.071(R)|clock_27mhz_IBUF  |   0.000|
analyzer3_data<13>|   18.463(R)|clock_27mhz_IBUF  |   0.000|
analyzer3_data<14>|   16.026(R)|clock_27mhz_IBUF  |   0.000|
disp_clock        |    9.839(R)|clock_27mhz_IBUF  |   0.000|
led<0>            |   17.110(R)|clock_27mhz_IBUF  |   0.000|
led<1>            |   13.676(R)|clock_27mhz_IBUF  |   0.000|
led<6>            |   14.278(R)|clock_27mhz_IBUF  |   0.000|
user1<0>          |   19.986(R)|clock_27mhz_IBUF  |   0.000|
------------------+------------+------------------+--------+

Clock switch<7> to Pad
------------------+------------+------------------------+--------+
                  | clk (edge) |                        | Clock  |
Destination       |   to PAD   |Internal Clock(s)       | Phase  |
------------------+------------+------------------------+--------+
analyzer3_data<1> |   16.790(F)|fsm1/start_timer_not0001|   0.000|
analyzer3_data<10>|   18.172(F)|fsm1/interval_not0001   |   0.000|
analyzer3_data<11>|   18.177(F)|fsm1/interval_not0001   |   0.000|
------------------+------------+------------------------+--------+

Clock to Setup on destination clock clock_27mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock_27mhz    |    6.050|         |         |         |
switch<7>      |    9.906|    9.906|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock switch<7>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock_27mhz    |         |         |   11.688|         |
switch<7>      |         |         |    1.438|    1.438|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+-----------------+---------+
Source Pad     |Destination Pad  |  Delay  |
---------------+-----------------+---------+
clock_27mhz    |analyzer3_data<0>|   12.862|
switch<7>      |analyzer3_data<8>|   11.500|
switch<7>      |led<1>           |   21.058|
---------------+-----------------+---------+


Analysis completed Thu Oct 18 19:59:00 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 349 MB



