// Seed: 1499948386
module module_0;
  id_1(
      id_2, id_3, id_3, 1, id_2
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = id_2;
  module_0();
endmodule
module module_2 (
    input supply0 id_0,
    output tri id_1,
    input tri id_2,
    output uwire id_3,
    input tri id_4,
    input tri1 id_5,
    input uwire id_6
    , id_9,
    input tri1 id_7
);
  wire id_10;
  nand (id_1, id_10, id_2, id_4, id_5, id_6, id_7, id_9);
  module_0();
  wire id_11;
endmodule
