(---------------------------------------------------------------------)
(                                                                     )
(    Allegro Netrev Import Logic                                      )
(                                                                     )
(    Drawing          : board6DFfils8Fini.brd                         )
(    Software Version : 16.6S021                                      )
(    Date/Time        : Wed Apr 09 20:41:50 2014                      )
(                                                                     )
(---------------------------------------------------------------------)


------ Directives ------

RIPUP_ETCH FALSE;
RIPUP_DELETE_FIRST_SEGMENT FALSE;
RIPUP_RETAIN_BONDWIRE FALSE;
RIPUP_SYMBOLS ALWAYS;
Missing symbol has error FALSE;
SCHEMATIC_DIRECTORY 'E:/cegep/cours/1Hiver_2014/Projet/pcb';
BOARD_DIRECTORY '';
OLD_BOARD_NAME 'E:/cegep/cours/1Hiver_2014/Projet/pcb/board6DFfils8Fini.brd';
NEW_BOARD_NAME 'E:/cegep/cours/1Hiver_2014/Projet/pcb/board6DFfils8Fini.brd';

CmdLine: netrev -$ -i E:/cegep/cours/1Hiver_2014/Projet/pcb -y 1 -q netrev_constraint_report.xml E:/cegep/cours/1Hiver_2014/Projet/pcb/#Taaaaas04912.tmp

------ Preparing to read pst files ------

Starting to read E:/cegep/cours/1Hiver_2014/Projet/pcb/pstchip.dat 
   Finished reading E:/cegep/cours/1Hiver_2014/Projet/pcb/pstchip.dat (00:00:00.04)
Starting to read E:/cegep/cours/1Hiver_2014/Projet/pcb/pstxprt.dat 
   Finished reading E:/cegep/cours/1Hiver_2014/Projet/pcb/pstxprt.dat (00:00:00.00)
Starting to read E:/cegep/cours/1Hiver_2014/Projet/pcb/pstxnet.dat 
   Finished reading E:/cegep/cours/1Hiver_2014/Projet/pcb/pstxnet.dat (00:00:00.00)

------ Oversights/Warnings/Errors ------


------ Library Paths ------
MODULEPATH =  . 
           C:/Cadence/SPB_16.6/share/local/pcb/modules 
           I:/ORCAD 16_5/SPB_Data_TGE/ 
           E:/cegep/cours/1Hiver_2014/Projet/pcb/ 
           E:/MAP/footprints 

PSMPATH =  . 
           symbols 
           .. 
           ../symbols 
           C:/Cadence/SPB_16.6/share/local/pcb/symbols 
           C:/Cadence/SPB_16.6/share/pcb/pcb_lib/symbols 
           C:/Cadence/SPB_16.6/share/pcb/allegrolib/symbols 
           I:/ORCAD 16_5/SPB_Data_TGE/ 
           E:/cegep/cours/1Hiver_2014/Projet/pcb/ 
           E:/MAP/footprints 

PADPATH =  . 
           symbols 
           .. 
           ../symbols 
           C:/Cadence/SPB_16.6/share/local/pcb/padstacks 
           C:/Cadence/SPB_16.6/share/pcb/pcb_lib/symbols 
           C:/Cadence/SPB_16.6/share/pcb/allegrolib/symbols 
           I:/ORCAD 16_5/SPB_Data_TGE/ 
           E:/cegep/cours/1Hiver_2014/Projet/pcb/ 
           E:/MAP/footprints 


------ Summary Statistics ------


netrev run on Apr 9 20:41:50 2014
   DESIGN NAME : 'SCHEMAPIC'
   PACKAGING ON Oct 28 2013 13:12:55

   COMPILE 'logic'
   CHECK_PIN_NAMES OFF
   CROSS_REFERENCE OFF
   FEEDBACK OFF
   INCREMENTAL OFF
   INTERFACE_TYPE PHYSICAL
   MAX_ERRORS 500
   MERGE_MINIMUM 5
   NET_NAME_CHARS '#%&()*+-./:=>?@[]^_`|'
   NET_NAME_LENGTH 24
   OVERSIGHTS ON
   REPLACE_CHECK OFF
   SINGLE_NODE_NETS ON
   SPLIT_MINIMUM 0
   SUPPRESS   20
   WARNINGS ON

 No error detected
 No oversight detected
 No warning detected

cpu time      0:00:39
elapsed time  0:00:00

