# 2.4 GHz LNA Design (Cascode Common-Gate, gpdk 90 nm)

This project implements a **2.4 GHz Low Noise Amplifier (LNA)** using the **cascode common-gate (CG) topology** in **gpdk 90 nm CMOS technology**.  
The design is optimized for Wi-Fi / ISM band applications with emphasis on **low noise figure, high gain, and good input matching**.

---

## Specifications at 2.4 GHz

| Parameter         | Value              |
|-------------------|--------------------|
| Supply Voltage    | 1 V                |
| Voltage Gain      | 24 dB              |
| Noise Figure (NF) | < 3.5 dB           |
| Input Return Loss (S11) | < -24 dB   |

---

## Schematic

The LNA schematic designed in **Cadence Virtuoso**:

![Schematic](results/schematic.png)

---

## Results

All simulation results are located in the **`results/`** folder.

### Gain
![Gain](results/gain.png)

### Noise Figure (NF)
![Noise Figure](results/nf.png)

### Input Return Loss (S11)
![S11](results/s11.png)

### Input Impedance (Zin)
![Input Impedance](results/zin.png)

### Input Matching
![Input Matching](results/input_matching.png)

---

## Project Notes

- **Technology**: gpdk 90 nm CMOS  
- **Topology**: Cascode Common-Gate (CG) LNA  
- **Biasing**: Optimized for 1 V low-power operation  
- **Target Application**: 2.4 GHz ISM band (e.g., Wi-Fi, Bluetooth, IoT)

---

## Folder Structure

