package:
  name: ariane-soc
  authors:
    - "Luca Valente"

dependencies:
  axi_riscv_atomics: { path: "deps/axi_riscv_atomics" }
  clint: { path: "deps/clint" }
  rv_plic: { path: "deps/rv_plic" }
  util: { path: "deps/util" }
  alsaqr_padframe: { path: "deps/alsaqr_periph_padframe" }
  alsaqr_fpga_padframe: { path: "deps/alsaqr_periph_fpga_padframe" }
  apb_host_control: { path: "deps/apb_host_control_regs" }
  apb_uart: { path: "../fpga/src/apb_uart" }
  axi_tlb: { path: "deps/axi_tlb"}
  cva6: { git: "git@github.com:Alsaqr-platform/cva6.git", rev: "16557223688fb9ecd15ab8adcde5cb5cfedc95cd" }
  ace: { git: "https://github.com/alsaqr-platform/ace.git", rev: "69f9319d7788044c8ecdbb19870a04d0b0e2b8cd" }
  riscv-dbg: { git: "https://github.com/pulp-platform/riscv-dbg", version: 0.8.0  }
  axi: { git: "https://github.com/pulp-platform/axi.git", version: 0.39.1-beta }
  axi_llc: { git: "https://github.com/AlSaqr-platform/axi_llc.git", rev: "29fd76fb438c91c692108c1f93ab221931653c5d" }
  fpnew: { git: "https://github.com/pulp-platform/cvfpu.git", rev: pulp-v0.1.3 }
  tcdm_interconnect: { git: "https://github.com/pulp-platform/cluster_interconnect.git", version: "1.1.2" }
  axi2tcdm: { git: "https://github.com/AlSaqr-platform/axi2mem.git", rev: "master" }
  apb: { git: "https://github.com/pulp-platform/apb.git", version: 0.2.1 }
  udma_core: { git: "https://github.com/Alsaqr-platform/udma_core.git", version: 2.0.0 }
  udma_uart: { git: "https://github.com/Alsaqr-platform/udma_uart.git", rev: "b24d96dc38829005ae165053a8145b1be3683f0b" }
  udma_i2c: { git: "https://github.com/Alsaqr-platform/udma_i2c.git", rev: "a0713d439e11b3b85f0071dc6b59d9fb758633ca" }
  udma_qspi: { git: "https://github.com/Alsaqr-platform/udma_qspi.git", rev: "2d0f67acfcdc5a3ee1c0a925db745f0daffb33cb" }
  udma_sdio: { git: "https://github.com/AlSaqr-platform/udma_sdio.git", rev: "29abf42eeb9d1b793e4f27b8b98da0331eac7f42"}
  udma_camera: { git: "https://github.com/Alsaqr-platform/udma_camera.git", rev: "0339ff06f0b62310d9c6c4b095d46b83064e0a23" }
  udma_filter: { git: "https://github.com/Alsaqr-platform/udma_filter.git", rev: "3e1fe269bcb70a7eef115ca8dc7e668229f04b46" }
  udma_external_per: { git: "https://github.com/Alsaqr-platform/udma_external_per.git", rev: "2b43a6a5b1c6d11dc7a6a6ada5233682adb76447" }
  tech_cells_generic: { git: "https://github.com/pulp-platform/tech_cells_generic.git", version: 0.2.11 }
  common_cells: { git: "https://github.com/pulp-platform/common_cells.git", version: 1.30.0 }
  apb_node: { git: "https://github.com/pulp-platform/apb_node.git", rev: "d436ab3dad8260eadc1288bdc543c79b4d7462c7" }
  apb_gpio: { git: "https://github.com/pulp-platform/apb_gpio.git", rev: "0e9f142f2f11278445c953ad011fce1c7ed85b66" }
  hyperbus_udma: { git: "git@github.com:AlSaqr-platform/hyperbus.git", rev: "717d256ded517b8f94925d3340f423f838b0bb8f" } # branch sm/cdc_sync_stage
  apb_fll_if: { git: "git@github.com:AlSaqr-platform/apb_fll_if.git", version: 1.0.1 }
  register_interface: { git: "git@github.com:AlSaqr-platform/register_interface.git",   version:  0.3.2 }
  apb_adv_timer: { git: "https://github.com/pulp-platform/apb_adv_timer.git", version: 1.0.4 }
  pulp_cluster: { git: "git@github.com:AlSaqr-platform/pulp_cluster.git", rev: "eb04acfcab0914ef6bf497898b0c0d84e9bc8e81" } #branch  sm/sync_stages_intf from redmule
  can_bus: { git: "git@github.com:alsaqr-platform/can_bus.git", rev: "0ec0bf8b7dab6d5e4b3f7ec58338a8efee066379" }
  common_pads: { git: "git@github.com:AlSaqr-platform/common_pads.git", version: 0.0.4 }
  opentitan: { git: "https://github.com/AlSaqr-platform/opentitan.git", rev: "7972faa1eb22b4a16a5f08aa72f11d881a12be12" }
  axi_scmi_mailbox: { git: "git@github.com:AlSaqr-platform/axi_scmi_mailbox.git", rev: "96650c4c39dcfc683e48015abb1453d182c1d837" }
  ethernet: { git: "git@github.com:AlSaqr-platform/ethernet.git", rev: "8d69a9283849e7a504f3900709492f5ef77ab69b" }


export_include_dirs:
  - include/

sources:
  - include/ariane_soc_pkg.sv
  - include/apb_soc_pkg.sv
  - include/pulp_interfaces.sv
  - include/ariane_axi_soc_pkg.sv
  - include/udma_subsystem_pkg.sv
  - include/gpio_pkg.sv
  - include/tcdm_macros.sv
  - host/axi2tcdm_wrap.sv
  - host/ariane_peripherals.sv
  - host/udma_subsystem.sv
  - ../fpga/src/axi2apb/src/axi2apb.sv
  - ../fpga/src/axi2apb/src/axi2apb_64_32.sv
  - ../fpga/src/axi2apb/src/axi2apb_wrap.sv
  - ../fpga/src/axi_slice/src/axi_w_buffer.sv
  - ../fpga/src/axi_slice/src/axi_b_buffer.sv
  - ../fpga/src/axi_slice/src/axi_slice_wrap.sv
  - ../fpga/src/axi_slice/src/axi_slice.sv
  - ../fpga/src/axi_slice/src/axi_single_slice.sv
  - ../fpga/src/axi_slice/src/axi_ar_buffer.sv
  - ../fpga/src/axi_slice/src/axi_r_buffer.sv
  - ../fpga/src/axi_slice/src/axi_aw_buffer.sv
  - ../fpga/src/apb_timer/apb_timer.sv
  - ../fpga/src/apb_timer/timer.sv
  - host/periph_bus_wrap.sv
  - host/freqmeter.sv
  - host/fll_dummy.sv
  - host/alsaqr_clk_rst_gen.sv
  - host/apb_soc_control.sv
  - host/apb_subsystem.sv
  - host/gpio2padframe.sv
  - host/cva6_synth_wrap.sv
  - host/l3_onchip_subsystem.sv
  - host/cva6_subsystem.sv
  - host/l2_subsystem.sv
  - host/clk_gen_hyper.sv
  - host/axi_lite_subsystem.sv
  - host/host_domain.sv
  - host/pad_frame.sv
  - host/al_saqr.sv

  - target: all(fpga, xilinx, ddr, not(asic))
    defines:
      XILINX_DDR: ~
      FPGA_TARGET_XILINX: ~
      WT_DCACHE: ~
      FPGA_EMUL: ~
      PULP_FPGA_EMUL: ~
    files:
      - ../fpga/src/pad_functional_xilinx/pad_functional_xilinx.sv
      - ./fpga/ddr/fpga_clk_gen.sv
      - ./fpga/ddr/boot_rom.sv
      - ./fpga/ddr/axi_flat.sv
      - ./fpga/ddr/alsaqr_xilinx.sv

  - target: all(fpga,xilinx, not(asic), not(ddr))
    defines:
      FPGA_TARGET_XILINX: ~
      WT_DCACHE: ~
      FPGA_EMUL: ~
      PULP_FPGA_EMUL: ~
      EXCLUDE_DDR: ~
    files:
      - ../fpga/src/pad_functional_xilinx/pad_functional_xilinx.sv
      - ./fpga/ddr/fpga_clk_gen.sv
      - ./fpga/ddr/boot_rom.sv
      - ./fpga/alsaqr_xilinx.sv

  - target: all(asic, not(all(fpga, xilinx)))
    defines:
      WT_DCACHE: ~
    files:
      - ../fpga/src/bootrom/bootrom.sv
      - gf22/macro_wrap/memwrap_gf22.sv
      - gf22/macro_wrap/tc_sram_gf22.sv
      - gf22/macro_wrap/tc_clk_gf22.sv

  - target: macro
    defines:
      WT_DCACHE: ~
      GF22_FLL:  ~
      TARGET_ASIC: ~
    files:
      - ../fpga/src/bootrom/bootrom.sv
      - gf22/macro_wrap/memwrap_gf22.sv
      - gf22/macro_wrap/tc_sram_gf22.sv
      - gf22/macro_wrap/tc_clk_gf22.sv
      - gf22/macro_wrap/fllsynopsys.sv

  - target: top_post_synth_sim
    files:
      - gf22/innovus/hyperbus/out/hyperbus_async_macro.v
      - gf22/innovus/cva6/out/cva6_synth_wrap.v
      - gf22/innovus/cluster/out/pulp_cluster.v
      - gf22/innovus/trial_hier/out/alsaqr_chip.v

  - target: vip
    files:
      - tb/vip/hyperflash_model/s26ks512s.v
      - tb/vip/hyperram_model/s27ks0641.v
      - tb/vip/i2c_eeprom/24FC1025.v
      - tb/vip/spi_flash/S25fs256s/model/s25fs256s.v
      - tb/vip/camera/cam_vip.sv
      - tb/vip/sdio/sdModel.v


  - target: test
    files:
      - tb/common/uart.sv
      - tb/common/SimDTM.sv
      - tb/common/SimJTAG.sv
      - ../fpga/src/bootrom/bootrom.sv
      - tb/common/jtag_pkg.sv
      - tb/common/jtag_intf.sv
      - tb/common/mock_uart.sv
      - tb/ariane_tb.sv

