;redcode
;assert 1
	SPL 0, <365
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD @271, 0
	SPL 0, <332
	SUB 12, @0
	JMN 12, #200
	SLT <300, 90
	SUB #72, @200
	SLT <300, 90
	SLT <300, 90
	ADD -417, <-220
	SUB 0, @22
	SUB -13, @10
	MOV @-127, 100
	MOV 0, 332
	SPL 0, -33
	ADD <-30, 9
	SUB -13, @10
	JMN 0, -33
	DJN 0, <22
	SPL 0, <332
	CMP <-30, 9
	SUB #13, @100
	SPL 0, <332
	JMP -30, 9
	JMN 0, <332
	SUB -13, @10
	JMN 121, 106
	JMN 12, <10
	SUB -13, @10
	SPL -13, #10
	SUB -13, @10
	SUB -13, @10
	SUB #13, @100
	ADD #13, @100
	JMN -417, @-220
	MOV @-127, 100
	ADD 3, 650
	ADD <-30, 9
	SUB #72, @260
	SLT <300, 90
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	MOV -7, <-20
	DJN -1, @-20
	ADD @271, 0
	ADD 210, 60
