// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4.op
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="dram_read_delay_unit,hls_ip_2017_4_op,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu9p-flgb2104-2-i,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=2.829250,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=1020,HLS_SYN_LUT=887}" *)

module dram_read_delay_unit (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
ap_continue,
        ap_idle,
        ap_ready,
        device_read_delay_cycle_cnts_V_dout,
        device_read_delay_cycle_cnts_V_empty_n,
        device_read_delay_cycle_cnts_V_read,
        before_delay_host_dram_read_req_with_time_V_req_num_dout,
        before_delay_host_dram_read_req_with_time_V_req_num_empty_n,
        before_delay_host_dram_read_req_with_time_V_req_num_read,
        before_delay_host_dram_read_req_with_time_V_req_addr_dout,
        before_delay_host_dram_read_req_with_time_V_req_addr_empty_n,
        before_delay_host_dram_read_req_with_time_V_req_addr_read,
        before_delay_host_dram_read_req_with_time_V_time_dout,
        before_delay_host_dram_read_req_with_time_V_time_empty_n,
        before_delay_host_dram_read_req_with_time_V_time_read,
        after_delay_host_dram_read_req_V_num_din,
        after_delay_host_dram_read_req_V_num_full_n,
        after_delay_host_dram_read_req_V_num_write,
        after_delay_host_dram_read_req_V_addr_din,
        after_delay_host_dram_read_req_V_addr_full_n,
        after_delay_host_dram_read_req_V_addr_write,
        before_delay_device_dram_read_req_with_time_V_req_num_dout,
        before_delay_device_dram_read_req_with_time_V_req_num_empty_n,
        before_delay_device_dram_read_req_with_time_V_req_num_read,
        before_delay_device_dram_read_req_with_time_V_req_addr_dout,
        before_delay_device_dram_read_req_with_time_V_req_addr_empty_n,
        before_delay_device_dram_read_req_with_time_V_req_addr_read,
        before_delay_device_dram_read_req_with_time_V_time_dout,
        before_delay_device_dram_read_req_with_time_V_time_empty_n,
        before_delay_device_dram_read_req_with_time_V_time_read,
        after_delay_device_dram_read_req_V_num_din,
        after_delay_device_dram_read_req_V_num_full_n,
        after_delay_device_dram_read_req_V_num_write,
        after_delay_device_dram_read_req_V_addr_din,
        after_delay_device_dram_read_req_V_addr_full_n,
        after_delay_device_dram_read_req_V_addr_write
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output ap_ready; output ap_continue;
input  [31:0] device_read_delay_cycle_cnts_V_dout;
input   device_read_delay_cycle_cnts_V_empty_n;
output   device_read_delay_cycle_cnts_V_read;
input  [7:0] before_delay_host_dram_read_req_with_time_V_req_num_dout;
input   before_delay_host_dram_read_req_with_time_V_req_num_empty_n;
output   before_delay_host_dram_read_req_with_time_V_req_num_read;
input  [63:0] before_delay_host_dram_read_req_with_time_V_req_addr_dout;
input   before_delay_host_dram_read_req_with_time_V_req_addr_empty_n;
output   before_delay_host_dram_read_req_with_time_V_req_addr_read;
input  [63:0] before_delay_host_dram_read_req_with_time_V_time_dout;
input   before_delay_host_dram_read_req_with_time_V_time_empty_n;
output   before_delay_host_dram_read_req_with_time_V_time_read;
output  [7:0] after_delay_host_dram_read_req_V_num_din;
input   after_delay_host_dram_read_req_V_num_full_n;
output   after_delay_host_dram_read_req_V_num_write;
output  [63:0] after_delay_host_dram_read_req_V_addr_din;
input   after_delay_host_dram_read_req_V_addr_full_n;
output   after_delay_host_dram_read_req_V_addr_write;
input  [7:0] before_delay_device_dram_read_req_with_time_V_req_num_dout;
input   before_delay_device_dram_read_req_with_time_V_req_num_empty_n;
output   before_delay_device_dram_read_req_with_time_V_req_num_read;
input  [63:0] before_delay_device_dram_read_req_with_time_V_req_addr_dout;
input   before_delay_device_dram_read_req_with_time_V_req_addr_empty_n;
output   before_delay_device_dram_read_req_with_time_V_req_addr_read;
input  [63:0] before_delay_device_dram_read_req_with_time_V_time_dout;
input   before_delay_device_dram_read_req_with_time_V_time_empty_n;
output   before_delay_device_dram_read_req_with_time_V_time_read;
output  [7:0] after_delay_device_dram_read_req_V_num_din;
input   after_delay_device_dram_read_req_V_num_full_n;
output   after_delay_device_dram_read_req_V_num_write;
output  [63:0] after_delay_device_dram_read_req_V_addr_din;
input   after_delay_device_dram_read_req_V_addr_full_n;
output   after_delay_device_dram_read_req_V_addr_write;

reg ap_idle;
reg device_read_delay_cycle_cnts_V_read;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [63:0] p_010_1_s_reg_248;
reg   [63:0] p_010_0_1_s_reg_260;
reg   [7:0] p_010_0_0_s_reg_272;
reg   [63:0] p_011_1_s_reg_284;
reg   [63:0] p_011_0_1_s_reg_296;
reg   [7:0] p_011_0_0_s_reg_308;
reg   [63:0] delay_cycle_cnt_reg_320;
reg   [0:0] valid_host_read_req_with_time_reg_331;
reg   [0:0] valid_device_read_req_with_time_reg_343;
reg   [63:0] time_reg_355;
wire   [63:0] delay_cycle_cnt_1_fu_580_p3;
reg   [63:0] delay_cycle_cnt_1_reg_674;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] empty_n_5_fu_588_p1;
reg   [0:0] empty_n_5_reg_681;
reg   [0:0] ap_phi_mux_valid_host_read_req_with_time_phi_fu_335_p4;
wire   [0:0] empty_n_6_fu_604_p1;
reg   [0:0] empty_n_6_reg_705;
reg   [0:0] ap_phi_mux_valid_device_read_req_with_time_phi_fu_347_p4;
wire   [63:0] time_1_fu_620_p2;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0_subdone;
reg   [63:0] ap_phi_mux_p_010_1_2_phi_fu_513_p6;
reg   [63:0] ap_phi_mux_p_010_1_s_phi_fu_252_p4;
wire    ap_block_pp0_stage0;
reg   [63:0] ap_phi_mux_p_010_0_1_2_phi_fu_528_p6;
reg   [63:0] ap_phi_mux_p_010_0_1_s_phi_fu_264_p4;
reg   [7:0] ap_phi_mux_p_010_0_0_2_phi_fu_543_p6;
reg   [7:0] ap_phi_mux_p_010_0_0_s_phi_fu_276_p4;
reg   [63:0] ap_phi_mux_p_011_1_2_phi_fu_412_p6;
reg   [63:0] ap_phi_mux_p_011_1_s_phi_fu_288_p4;
reg   [63:0] ap_phi_mux_p_011_0_1_2_phi_fu_427_p6;
reg   [63:0] ap_phi_mux_p_011_0_1_s_phi_fu_300_p4;
reg   [7:0] ap_phi_mux_p_011_0_0_2_phi_fu_442_p6;
reg   [7:0] ap_phi_mux_p_011_0_0_s_phi_fu_312_p4;
reg   [63:0] ap_phi_mux_delay_cycle_cnt_phi_fu_324_p4;
reg   [0:0] ap_phi_mux_valid_host_read_req_with_time_4_phi_fu_457_p6;
reg   [0:0] ap_phi_mux_valid_device_read_req_with_time_4_phi_fu_558_p6;
wire   [63:0] ap_phi_reg_pp0_iter0_p_011_1_1_reg_366;
reg   [63:0] ap_phi_reg_pp0_iter1_p_011_1_1_reg_366;
wire   [63:0] ap_phi_reg_pp0_iter0_tmp_addr_reg_376;
reg   [63:0] ap_phi_reg_pp0_iter1_tmp_addr_reg_376;
wire   [7:0] ap_phi_reg_pp0_iter0_tmp_num_reg_387;
reg   [7:0] ap_phi_reg_pp0_iter1_tmp_num_reg_387;
wire   [0:0] ap_phi_reg_pp0_iter0_valid_host_read_req_with_time_1_reg_398;
reg   [0:0] ap_phi_reg_pp0_iter1_valid_host_read_req_with_time_1_reg_398;
reg   [63:0] ap_phi_reg_pp0_iter1_p_011_1_2_reg_408;
wire   [0:0] tmp_4_fu_631_p2;
wire   [63:0] ap_phi_reg_pp0_iter0_p_011_1_2_reg_408;
reg   [63:0] ap_phi_reg_pp0_iter1_p_011_0_1_2_reg_423;
wire   [63:0] ap_phi_reg_pp0_iter0_p_011_0_1_2_reg_423;
reg   [7:0] ap_phi_reg_pp0_iter1_p_011_0_0_2_reg_438;
wire   [7:0] ap_phi_reg_pp0_iter0_p_011_0_0_2_reg_438;
wire   [0:0] p_valid_host_read_req_with_time_1_fu_643_p2;
reg   [0:0] ap_phi_reg_pp0_iter1_valid_host_read_req_with_time_4_reg_453;
wire   [0:0] ap_phi_reg_pp0_iter0_valid_host_read_req_with_time_4_reg_453;
wire   [63:0] ap_phi_reg_pp0_iter0_p_010_1_1_reg_467;
reg   [63:0] ap_phi_reg_pp0_iter1_p_010_1_1_reg_467;
wire   [63:0] ap_phi_reg_pp0_iter0_tmp_addr_1_reg_477;
reg   [63:0] ap_phi_reg_pp0_iter1_tmp_addr_1_reg_477;
wire   [7:0] ap_phi_reg_pp0_iter0_tmp_num_1_reg_488;
reg   [7:0] ap_phi_reg_pp0_iter1_tmp_num_1_reg_488;
wire   [0:0] ap_phi_reg_pp0_iter0_valid_device_read_req_with_time_1_reg_499;
reg   [0:0] ap_phi_reg_pp0_iter1_valid_device_read_req_with_time_1_reg_499;
reg   [63:0] ap_phi_reg_pp0_iter1_p_010_1_2_reg_509;
wire   [0:0] tmp_8_fu_655_p2;
wire   [63:0] ap_phi_reg_pp0_iter0_p_010_1_2_reg_509;
reg   [63:0] ap_phi_reg_pp0_iter1_p_010_0_1_2_reg_524;
wire   [63:0] ap_phi_reg_pp0_iter0_p_010_0_1_2_reg_524;
reg   [7:0] ap_phi_reg_pp0_iter1_p_010_0_0_2_reg_539;
wire   [7:0] ap_phi_reg_pp0_iter0_p_010_0_0_2_reg_539;
wire   [0:0] p_valid_device_read_req_with_time_1_fu_667_p2;
reg   [0:0] ap_phi_reg_pp0_iter1_valid_device_read_req_with_time_4_reg_554;
wire   [0:0] ap_phi_reg_pp0_iter0_valid_device_read_req_with_time_4_reg_554;
reg    before_delay_host_dram_read_req_with_time_V_time0_update;
wire   [0:0] empty_n_3_nbread_fu_208_p4_0;
reg    before_delay_device_dram_read_req_with_time_V_time0_update;
wire   [0:0] empty_n_4_nbread_fu_218_p4_0;
reg    after_delay_host_dram_read_req_V_num1_update;
wire   [0:0] full_n_nbwrite_fu_228_p5;
wire    ap_block_pp0_stage0_01001;
reg    after_delay_device_dram_read_req_V_num1_update;
wire   [0:0] full_n_1_nbwrite_fu_238_p5;
wire   [0:0] delay_cycle_cnt_1_fu_580_p0;
wire   [63:0] delay_cycle_cnt_2_fu_576_p1;
wire   [63:0] tmp_3_fu_626_p2;
wire   [0:0] not_full_n_i_fu_637_p2;
wire   [63:0] tmp_7_fu_650_p2;
wire   [0:0] not_full_n_i7_fu_661_p2;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_262;
reg    ap_condition_272;
reg    ap_condition_175;
reg    ap_condition_216;
reg    ap_condition_226;
reg    ap_condition_134;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_134)) begin
        if (((ap_phi_mux_valid_device_read_req_with_time_phi_fu_347_p4 == 1'd0) & (empty_n_6_fu_604_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_p_010_0_0_2_reg_539 <= before_delay_device_dram_read_req_with_time_V_req_num_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_010_0_0_2_reg_539 <= ap_phi_reg_pp0_iter0_p_010_0_0_2_reg_539;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_134)) begin
        if (((ap_phi_mux_valid_device_read_req_with_time_phi_fu_347_p4 == 1'd0) & (empty_n_6_fu_604_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_p_010_0_1_2_reg_524 <= before_delay_device_dram_read_req_with_time_V_req_addr_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_010_0_1_2_reg_524 <= ap_phi_reg_pp0_iter0_p_010_0_1_2_reg_524;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_134)) begin
        if (((empty_n_6_fu_604_p1 == 1'd1) & (ap_phi_mux_valid_device_read_req_with_time_phi_fu_347_p4 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_p_010_1_1_reg_467 <= before_delay_device_dram_read_req_with_time_V_time_dout;
        end else if ((ap_phi_mux_valid_device_read_req_with_time_phi_fu_347_p4 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_010_1_1_reg_467 <= ap_phi_mux_p_010_1_s_phi_fu_252_p4;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_010_1_1_reg_467 <= ap_phi_reg_pp0_iter0_p_010_1_1_reg_467;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_134)) begin
        if (((ap_phi_mux_valid_device_read_req_with_time_phi_fu_347_p4 == 1'd0) & (empty_n_6_fu_604_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_p_010_1_2_reg_509 <= before_delay_device_dram_read_req_with_time_V_time_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_010_1_2_reg_509 <= ap_phi_reg_pp0_iter0_p_010_1_2_reg_509;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_134)) begin
        if (((ap_phi_mux_valid_host_read_req_with_time_phi_fu_335_p4 == 1'd0) & (empty_n_5_fu_588_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_p_011_0_0_2_reg_438 <= before_delay_host_dram_read_req_with_time_V_req_num_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_011_0_0_2_reg_438 <= ap_phi_reg_pp0_iter0_p_011_0_0_2_reg_438;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_134)) begin
        if (((ap_phi_mux_valid_host_read_req_with_time_phi_fu_335_p4 == 1'd0) & (empty_n_5_fu_588_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_p_011_0_1_2_reg_423 <= before_delay_host_dram_read_req_with_time_V_req_addr_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_011_0_1_2_reg_423 <= ap_phi_reg_pp0_iter0_p_011_0_1_2_reg_423;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_134)) begin
        if (((ap_phi_mux_valid_host_read_req_with_time_phi_fu_335_p4 == 1'd0) & (empty_n_5_fu_588_p1 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_p_011_1_1_reg_366 <= before_delay_host_dram_read_req_with_time_V_time_dout;
        end else if ((ap_phi_mux_valid_host_read_req_with_time_phi_fu_335_p4 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_011_1_1_reg_366 <= ap_phi_mux_p_011_1_s_phi_fu_288_p4;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_011_1_1_reg_366 <= ap_phi_reg_pp0_iter0_p_011_1_1_reg_366;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_134)) begin
        if (((ap_phi_mux_valid_host_read_req_with_time_phi_fu_335_p4 == 1'd0) & (empty_n_5_fu_588_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_p_011_1_2_reg_408 <= before_delay_host_dram_read_req_with_time_V_time_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_011_1_2_reg_408 <= ap_phi_reg_pp0_iter0_p_011_1_2_reg_408;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_134)) begin
        if (((empty_n_6_fu_604_p1 == 1'd1) & (ap_phi_mux_valid_device_read_req_with_time_phi_fu_347_p4 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_tmp_addr_1_reg_477 <= before_delay_device_dram_read_req_with_time_V_req_addr_dout;
        end else if ((ap_phi_mux_valid_device_read_req_with_time_phi_fu_347_p4 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_tmp_addr_1_reg_477 <= ap_phi_mux_p_010_0_1_s_phi_fu_264_p4;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_tmp_addr_1_reg_477 <= ap_phi_reg_pp0_iter0_tmp_addr_1_reg_477;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_134)) begin
        if (((ap_phi_mux_valid_host_read_req_with_time_phi_fu_335_p4 == 1'd0) & (empty_n_5_fu_588_p1 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_tmp_addr_reg_376 <= before_delay_host_dram_read_req_with_time_V_req_addr_dout;
        end else if ((ap_phi_mux_valid_host_read_req_with_time_phi_fu_335_p4 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_tmp_addr_reg_376 <= ap_phi_mux_p_011_0_1_s_phi_fu_300_p4;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_tmp_addr_reg_376 <= ap_phi_reg_pp0_iter0_tmp_addr_reg_376;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_134)) begin
        if (((empty_n_6_fu_604_p1 == 1'd1) & (ap_phi_mux_valid_device_read_req_with_time_phi_fu_347_p4 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_tmp_num_1_reg_488 <= before_delay_device_dram_read_req_with_time_V_req_num_dout;
        end else if ((ap_phi_mux_valid_device_read_req_with_time_phi_fu_347_p4 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_tmp_num_1_reg_488 <= ap_phi_mux_p_010_0_0_s_phi_fu_276_p4;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_tmp_num_1_reg_488 <= ap_phi_reg_pp0_iter0_tmp_num_1_reg_488;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_134)) begin
        if (((ap_phi_mux_valid_host_read_req_with_time_phi_fu_335_p4 == 1'd0) & (empty_n_5_fu_588_p1 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_tmp_num_reg_387 <= before_delay_host_dram_read_req_with_time_V_req_num_dout;
        end else if ((ap_phi_mux_valid_host_read_req_with_time_phi_fu_335_p4 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_tmp_num_reg_387 <= ap_phi_mux_p_011_0_0_s_phi_fu_312_p4;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_tmp_num_reg_387 <= ap_phi_reg_pp0_iter0_tmp_num_reg_387;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_134)) begin
        if (((empty_n_6_fu_604_p1 == 1'd1) & (ap_phi_mux_valid_device_read_req_with_time_phi_fu_347_p4 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_valid_device_read_req_with_time_1_reg_499 <= empty_n_4_nbread_fu_218_p4_0;
        end else if ((ap_phi_mux_valid_device_read_req_with_time_phi_fu_347_p4 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_valid_device_read_req_with_time_1_reg_499 <= ap_phi_mux_valid_device_read_req_with_time_phi_fu_347_p4;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_valid_device_read_req_with_time_1_reg_499 <= ap_phi_reg_pp0_iter0_valid_device_read_req_with_time_1_reg_499;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_134)) begin
        if (((ap_phi_mux_valid_device_read_req_with_time_phi_fu_347_p4 == 1'd0) & (empty_n_6_fu_604_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_valid_device_read_req_with_time_4_reg_554 <= empty_n_4_nbread_fu_218_p4_0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_valid_device_read_req_with_time_4_reg_554 <= ap_phi_reg_pp0_iter0_valid_device_read_req_with_time_4_reg_554;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_134)) begin
        if (((ap_phi_mux_valid_host_read_req_with_time_phi_fu_335_p4 == 1'd0) & (empty_n_5_fu_588_p1 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_valid_host_read_req_with_time_1_reg_398 <= empty_n_3_nbread_fu_208_p4_0;
        end else if ((ap_phi_mux_valid_host_read_req_with_time_phi_fu_335_p4 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_valid_host_read_req_with_time_1_reg_398 <= ap_phi_mux_valid_host_read_req_with_time_phi_fu_335_p4;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_valid_host_read_req_with_time_1_reg_398 <= ap_phi_reg_pp0_iter0_valid_host_read_req_with_time_1_reg_398;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_134)) begin
        if (((ap_phi_mux_valid_host_read_req_with_time_phi_fu_335_p4 == 1'd0) & (empty_n_5_fu_588_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_valid_host_read_req_with_time_4_reg_453 <= empty_n_3_nbread_fu_208_p4_0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_valid_host_read_req_with_time_4_reg_453 <= ap_phi_reg_pp0_iter0_valid_host_read_req_with_time_4_reg_453;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        delay_cycle_cnt_reg_320 <= delay_cycle_cnt_1_reg_674;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        delay_cycle_cnt_reg_320 <= 64'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        time_reg_355 <= time_1_fu_620_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        time_reg_355 <= 64'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        valid_device_read_req_with_time_reg_343 <= ap_phi_mux_valid_device_read_req_with_time_4_phi_fu_558_p6;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        valid_device_read_req_with_time_reg_343 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        valid_host_read_req_with_time_reg_331 <= ap_phi_mux_valid_host_read_req_with_time_4_phi_fu_457_p6;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        valid_host_read_req_with_time_reg_331 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        delay_cycle_cnt_1_reg_674 <= delay_cycle_cnt_1_fu_580_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_phi_mux_valid_host_read_req_with_time_phi_fu_335_p4 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        empty_n_5_reg_681 <= empty_n_3_nbread_fu_208_p4_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_phi_mux_valid_device_read_req_with_time_phi_fu_347_p4 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        empty_n_6_reg_705 <= empty_n_4_nbread_fu_218_p4_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_010_0_0_s_reg_272 <= ap_phi_mux_p_010_0_0_2_phi_fu_543_p6;
        p_010_0_1_s_reg_260 <= ap_phi_mux_p_010_0_1_2_phi_fu_528_p6;
        p_010_1_s_reg_248 <= ap_phi_mux_p_010_1_2_phi_fu_513_p6;
        p_011_0_0_s_reg_308 <= ap_phi_mux_p_011_0_0_2_phi_fu_442_p6;
        p_011_0_1_s_reg_296 <= ap_phi_mux_p_011_0_1_2_phi_fu_427_p6;
        p_011_1_s_reg_284 <= ap_phi_mux_p_011_1_2_phi_fu_412_p6;
    end
end

always @ (*) begin
    if ((((after_delay_device_dram_read_req_V_num_full_n & after_delay_device_dram_read_req_V_addr_full_n) == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((empty_n_6_reg_705 == 1'd1) & (tmp_8_fu_655_p2 == 1'd0)) | ((valid_device_read_req_with_time_reg_343 == 1'd1) & (tmp_8_fu_655_p2 == 1'd0))))) begin
        after_delay_device_dram_read_req_V_num1_update = 1'b1;
    end else begin
        after_delay_device_dram_read_req_V_num1_update = 1'b0;
    end
end

always @ (*) begin
    if ((((after_delay_host_dram_read_req_V_num_full_n & after_delay_host_dram_read_req_V_addr_full_n) == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((tmp_4_fu_631_p2 == 1'd0) & (empty_n_5_reg_681 == 1'd1)) | ((valid_host_read_req_with_time_reg_331 == 1'd1) & (tmp_4_fu_631_p2 == 1'd0))))) begin
        after_delay_host_dram_read_req_V_num1_update = 1'b1;
    end else begin
        after_delay_host_dram_read_req_V_num1_update = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_delay_cycle_cnt_phi_fu_324_p4 = delay_cycle_cnt_1_reg_674;
    end else begin
        ap_phi_mux_delay_cycle_cnt_phi_fu_324_p4 = delay_cycle_cnt_reg_320;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (((tmp_8_fu_655_p2 == 1'd1) & (empty_n_6_reg_705 == 1'd1)) | ((valid_device_read_req_with_time_reg_343 == 1'd1) & (tmp_8_fu_655_p2 == 1'd1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (((empty_n_6_reg_705 == 1'd1) & (tmp_8_fu_655_p2 == 1'd0)) | ((valid_device_read_req_with_time_reg_343 == 1'd1) & (tmp_8_fu_655_p2 == 1'd0)))))) begin
        ap_phi_mux_p_010_0_0_2_phi_fu_543_p6 = ap_phi_reg_pp0_iter1_tmp_num_1_reg_488;
    end else begin
        ap_phi_mux_p_010_0_0_2_phi_fu_543_p6 = ap_phi_reg_pp0_iter1_p_010_0_0_2_reg_539;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_p_010_0_0_s_phi_fu_276_p4 = ap_phi_mux_p_010_0_0_2_phi_fu_543_p6;
    end else begin
        ap_phi_mux_p_010_0_0_s_phi_fu_276_p4 = p_010_0_0_s_reg_272;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (((tmp_8_fu_655_p2 == 1'd1) & (empty_n_6_reg_705 == 1'd1)) | ((valid_device_read_req_with_time_reg_343 == 1'd1) & (tmp_8_fu_655_p2 == 1'd1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (((empty_n_6_reg_705 == 1'd1) & (tmp_8_fu_655_p2 == 1'd0)) | ((valid_device_read_req_with_time_reg_343 == 1'd1) & (tmp_8_fu_655_p2 == 1'd0)))))) begin
        ap_phi_mux_p_010_0_1_2_phi_fu_528_p6 = ap_phi_reg_pp0_iter1_tmp_addr_1_reg_477;
    end else begin
        ap_phi_mux_p_010_0_1_2_phi_fu_528_p6 = ap_phi_reg_pp0_iter1_p_010_0_1_2_reg_524;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_p_010_0_1_s_phi_fu_264_p4 = ap_phi_mux_p_010_0_1_2_phi_fu_528_p6;
    end else begin
        ap_phi_mux_p_010_0_1_s_phi_fu_264_p4 = p_010_0_1_s_reg_260;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (((tmp_8_fu_655_p2 == 1'd1) & (empty_n_6_reg_705 == 1'd1)) | ((valid_device_read_req_with_time_reg_343 == 1'd1) & (tmp_8_fu_655_p2 == 1'd1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (((empty_n_6_reg_705 == 1'd1) & (tmp_8_fu_655_p2 == 1'd0)) | ((valid_device_read_req_with_time_reg_343 == 1'd1) & (tmp_8_fu_655_p2 == 1'd0)))))) begin
        ap_phi_mux_p_010_1_2_phi_fu_513_p6 = ap_phi_reg_pp0_iter1_p_010_1_1_reg_467;
    end else begin
        ap_phi_mux_p_010_1_2_phi_fu_513_p6 = ap_phi_reg_pp0_iter1_p_010_1_2_reg_509;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_p_010_1_s_phi_fu_252_p4 = ap_phi_mux_p_010_1_2_phi_fu_513_p6;
    end else begin
        ap_phi_mux_p_010_1_s_phi_fu_252_p4 = p_010_1_s_reg_248;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (((tmp_4_fu_631_p2 == 1'd1) & (empty_n_5_reg_681 == 1'd1)) | ((valid_host_read_req_with_time_reg_331 == 1'd1) & (tmp_4_fu_631_p2 == 1'd1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (((tmp_4_fu_631_p2 == 1'd0) & (empty_n_5_reg_681 == 1'd1)) | ((valid_host_read_req_with_time_reg_331 == 1'd1) & (tmp_4_fu_631_p2 == 1'd0)))))) begin
        ap_phi_mux_p_011_0_0_2_phi_fu_442_p6 = ap_phi_reg_pp0_iter1_tmp_num_reg_387;
    end else begin
        ap_phi_mux_p_011_0_0_2_phi_fu_442_p6 = ap_phi_reg_pp0_iter1_p_011_0_0_2_reg_438;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_p_011_0_0_s_phi_fu_312_p4 = ap_phi_mux_p_011_0_0_2_phi_fu_442_p6;
    end else begin
        ap_phi_mux_p_011_0_0_s_phi_fu_312_p4 = p_011_0_0_s_reg_308;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (((tmp_4_fu_631_p2 == 1'd1) & (empty_n_5_reg_681 == 1'd1)) | ((valid_host_read_req_with_time_reg_331 == 1'd1) & (tmp_4_fu_631_p2 == 1'd1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (((tmp_4_fu_631_p2 == 1'd0) & (empty_n_5_reg_681 == 1'd1)) | ((valid_host_read_req_with_time_reg_331 == 1'd1) & (tmp_4_fu_631_p2 == 1'd0)))))) begin
        ap_phi_mux_p_011_0_1_2_phi_fu_427_p6 = ap_phi_reg_pp0_iter1_tmp_addr_reg_376;
    end else begin
        ap_phi_mux_p_011_0_1_2_phi_fu_427_p6 = ap_phi_reg_pp0_iter1_p_011_0_1_2_reg_423;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_p_011_0_1_s_phi_fu_300_p4 = ap_phi_mux_p_011_0_1_2_phi_fu_427_p6;
    end else begin
        ap_phi_mux_p_011_0_1_s_phi_fu_300_p4 = p_011_0_1_s_reg_296;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (((tmp_4_fu_631_p2 == 1'd1) & (empty_n_5_reg_681 == 1'd1)) | ((valid_host_read_req_with_time_reg_331 == 1'd1) & (tmp_4_fu_631_p2 == 1'd1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (((tmp_4_fu_631_p2 == 1'd0) & (empty_n_5_reg_681 == 1'd1)) | ((valid_host_read_req_with_time_reg_331 == 1'd1) & (tmp_4_fu_631_p2 == 1'd0)))))) begin
        ap_phi_mux_p_011_1_2_phi_fu_412_p6 = ap_phi_reg_pp0_iter1_p_011_1_1_reg_366;
    end else begin
        ap_phi_mux_p_011_1_2_phi_fu_412_p6 = ap_phi_reg_pp0_iter1_p_011_1_2_reg_408;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_p_011_1_s_phi_fu_288_p4 = ap_phi_mux_p_011_1_2_phi_fu_412_p6;
    end else begin
        ap_phi_mux_p_011_1_s_phi_fu_288_p4 = p_011_1_s_reg_284;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_175)) begin
        if ((1'b1 == ap_condition_272)) begin
            ap_phi_mux_valid_device_read_req_with_time_4_phi_fu_558_p6 = ap_phi_reg_pp0_iter1_valid_device_read_req_with_time_1_reg_499;
        end else if ((1'b1 == ap_condition_262)) begin
            ap_phi_mux_valid_device_read_req_with_time_4_phi_fu_558_p6 = p_valid_device_read_req_with_time_1_fu_667_p2;
        end else begin
            ap_phi_mux_valid_device_read_req_with_time_4_phi_fu_558_p6 = ap_phi_reg_pp0_iter1_valid_device_read_req_with_time_4_reg_554;
        end
    end else begin
        ap_phi_mux_valid_device_read_req_with_time_4_phi_fu_558_p6 = ap_phi_reg_pp0_iter1_valid_device_read_req_with_time_4_reg_554;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_valid_device_read_req_with_time_phi_fu_347_p4 = ap_phi_mux_valid_device_read_req_with_time_4_phi_fu_558_p6;
    end else begin
        ap_phi_mux_valid_device_read_req_with_time_phi_fu_347_p4 = valid_device_read_req_with_time_reg_343;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_175)) begin
        if ((1'b1 == ap_condition_226)) begin
            ap_phi_mux_valid_host_read_req_with_time_4_phi_fu_457_p6 = ap_phi_reg_pp0_iter1_valid_host_read_req_with_time_1_reg_398;
        end else if ((1'b1 == ap_condition_216)) begin
            ap_phi_mux_valid_host_read_req_with_time_4_phi_fu_457_p6 = p_valid_host_read_req_with_time_1_fu_643_p2;
        end else begin
            ap_phi_mux_valid_host_read_req_with_time_4_phi_fu_457_p6 = ap_phi_reg_pp0_iter1_valid_host_read_req_with_time_4_reg_453;
        end
    end else begin
        ap_phi_mux_valid_host_read_req_with_time_4_phi_fu_457_p6 = ap_phi_reg_pp0_iter1_valid_host_read_req_with_time_4_reg_453;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_valid_host_read_req_with_time_phi_fu_335_p4 = ap_phi_mux_valid_host_read_req_with_time_4_phi_fu_457_p6;
    end else begin
        ap_phi_mux_valid_host_read_req_with_time_phi_fu_335_p4 = valid_host_read_req_with_time_reg_331;
    end
end

always @ (*) begin
    if ((((before_delay_device_dram_read_req_with_time_V_time_empty_n & before_delay_device_dram_read_req_with_time_V_req_num_empty_n & before_delay_device_dram_read_req_with_time_V_req_addr_empty_n) == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_phi_mux_valid_device_read_req_with_time_phi_fu_347_p4 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        before_delay_device_dram_read_req_with_time_V_time0_update = 1'b1;
    end else begin
        before_delay_device_dram_read_req_with_time_V_time0_update = 1'b0;
    end
end

always @ (*) begin
    if ((((before_delay_host_dram_read_req_with_time_V_time_empty_n & before_delay_host_dram_read_req_with_time_V_req_num_empty_n & before_delay_host_dram_read_req_with_time_V_req_addr_empty_n) == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_phi_mux_valid_host_read_req_with_time_phi_fu_335_p4 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        before_delay_host_dram_read_req_with_time_V_time0_update = 1'b1;
    end else begin
        before_delay_host_dram_read_req_with_time_V_time0_update = 1'b0;
    end
end

always @ (*) begin
    if (((device_read_delay_cycle_cnts_V_empty_n == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        device_read_delay_cycle_cnts_V_read = 1'b1;
    end else begin
        device_read_delay_cycle_cnts_V_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign after_delay_device_dram_read_req_V_addr_din = ap_phi_reg_pp0_iter1_tmp_addr_1_reg_477;

assign after_delay_device_dram_read_req_V_addr_write = after_delay_device_dram_read_req_V_num1_update;

assign after_delay_device_dram_read_req_V_num_din = ap_phi_reg_pp0_iter1_tmp_num_1_reg_488;

assign after_delay_device_dram_read_req_V_num_write = after_delay_device_dram_read_req_V_num1_update;

assign after_delay_host_dram_read_req_V_addr_din = ap_phi_reg_pp0_iter1_tmp_addr_reg_376;

assign after_delay_host_dram_read_req_V_addr_write = after_delay_host_dram_read_req_V_num1_update;

assign after_delay_host_dram_read_req_V_num_din = ap_phi_reg_pp0_iter1_tmp_num_reg_387;

assign after_delay_host_dram_read_req_V_num_write = after_delay_host_dram_read_req_V_num1_update;

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_134 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_175 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_216 = (((tmp_4_fu_631_p2 == 1'd0) & (empty_n_5_reg_681 == 1'd1)) | ((valid_host_read_req_with_time_reg_331 == 1'd1) & (tmp_4_fu_631_p2 == 1'd0)));
end

always @ (*) begin
    ap_condition_226 = (((tmp_4_fu_631_p2 == 1'd1) & (empty_n_5_reg_681 == 1'd1)) | ((valid_host_read_req_with_time_reg_331 == 1'd1) & (tmp_4_fu_631_p2 == 1'd1)));
end

always @ (*) begin
    ap_condition_262 = (((empty_n_6_reg_705 == 1'd1) & (tmp_8_fu_655_p2 == 1'd0)) | ((valid_device_read_req_with_time_reg_343 == 1'd1) & (tmp_8_fu_655_p2 == 1'd0)));
end

always @ (*) begin
    ap_condition_272 = (((tmp_8_fu_655_p2 == 1'd1) & (empty_n_6_reg_705 == 1'd1)) | ((valid_device_read_req_with_time_reg_343 == 1'd1) & (tmp_8_fu_655_p2 == 1'd1)));
end

assign ap_done = 1'b0;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_p_010_0_0_2_reg_539 = 'bx;

assign ap_phi_reg_pp0_iter0_p_010_0_1_2_reg_524 = 'bx;

assign ap_phi_reg_pp0_iter0_p_010_1_1_reg_467 = 'bx;

assign ap_phi_reg_pp0_iter0_p_010_1_2_reg_509 = 'bx;

assign ap_phi_reg_pp0_iter0_p_011_0_0_2_reg_438 = 'bx;

assign ap_phi_reg_pp0_iter0_p_011_0_1_2_reg_423 = 'bx;

assign ap_phi_reg_pp0_iter0_p_011_1_1_reg_366 = 'bx;

assign ap_phi_reg_pp0_iter0_p_011_1_2_reg_408 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_addr_1_reg_477 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_addr_reg_376 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_num_1_reg_488 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_num_reg_387 = 'bx;

assign ap_phi_reg_pp0_iter0_valid_device_read_req_with_time_1_reg_499 = 'bx;

assign ap_phi_reg_pp0_iter0_valid_device_read_req_with_time_4_reg_554 = 'bx;

assign ap_phi_reg_pp0_iter0_valid_host_read_req_with_time_1_reg_398 = 'bx;

assign ap_phi_reg_pp0_iter0_valid_host_read_req_with_time_4_reg_453 = 'bx;

assign ap_ready = 1'b0;

assign before_delay_device_dram_read_req_with_time_V_req_addr_read = before_delay_device_dram_read_req_with_time_V_time0_update;

assign before_delay_device_dram_read_req_with_time_V_req_num_read = before_delay_device_dram_read_req_with_time_V_time0_update;

assign before_delay_device_dram_read_req_with_time_V_time_read = before_delay_device_dram_read_req_with_time_V_time0_update;

assign before_delay_host_dram_read_req_with_time_V_req_addr_read = before_delay_host_dram_read_req_with_time_V_time0_update;

assign before_delay_host_dram_read_req_with_time_V_req_num_read = before_delay_host_dram_read_req_with_time_V_time0_update;

assign before_delay_host_dram_read_req_with_time_V_time_read = before_delay_host_dram_read_req_with_time_V_time0_update;

assign delay_cycle_cnt_1_fu_580_p0 = device_read_delay_cycle_cnts_V_empty_n;

assign delay_cycle_cnt_1_fu_580_p3 = ((delay_cycle_cnt_1_fu_580_p0[0:0] === 1'b1) ? delay_cycle_cnt_2_fu_576_p1 : ap_phi_mux_delay_cycle_cnt_phi_fu_324_p4);

assign delay_cycle_cnt_2_fu_576_p1 = device_read_delay_cycle_cnts_V_dout;

assign empty_n_3_nbread_fu_208_p4_0 = (before_delay_host_dram_read_req_with_time_V_time_empty_n & before_delay_host_dram_read_req_with_time_V_req_num_empty_n & before_delay_host_dram_read_req_with_time_V_req_addr_empty_n);

assign empty_n_4_nbread_fu_218_p4_0 = (before_delay_device_dram_read_req_with_time_V_time_empty_n & before_delay_device_dram_read_req_with_time_V_req_num_empty_n & before_delay_device_dram_read_req_with_time_V_req_addr_empty_n);

assign empty_n_5_fu_588_p1 = empty_n_3_nbread_fu_208_p4_0;

assign empty_n_6_fu_604_p1 = empty_n_4_nbread_fu_218_p4_0;

assign full_n_1_nbwrite_fu_238_p5 = (after_delay_device_dram_read_req_V_num_full_n & after_delay_device_dram_read_req_V_addr_full_n);

assign full_n_nbwrite_fu_228_p5 = (after_delay_host_dram_read_req_V_num_full_n & after_delay_host_dram_read_req_V_addr_full_n);

assign not_full_n_i7_fu_661_p2 = (full_n_1_nbwrite_fu_238_p5 ^ 1'd1);

assign not_full_n_i_fu_637_p2 = (full_n_nbwrite_fu_228_p5 ^ 1'd1);

assign p_valid_device_read_req_with_time_1_fu_667_p2 = (not_full_n_i7_fu_661_p2 & ap_phi_reg_pp0_iter1_valid_device_read_req_with_time_1_reg_499);

assign p_valid_host_read_req_with_time_1_fu_643_p2 = (not_full_n_i_fu_637_p2 & ap_phi_reg_pp0_iter1_valid_host_read_req_with_time_1_reg_398);

assign time_1_fu_620_p2 = (time_reg_355 + 64'd1);

assign tmp_3_fu_626_p2 = (ap_phi_reg_pp0_iter1_p_011_1_1_reg_366 + delay_cycle_cnt_1_reg_674);

assign tmp_4_fu_631_p2 = ((tmp_3_fu_626_p2 > time_reg_355) ? 1'b1 : 1'b0);

assign tmp_7_fu_650_p2 = (ap_phi_reg_pp0_iter1_p_010_1_1_reg_467 + delay_cycle_cnt_1_reg_674);

assign tmp_8_fu_655_p2 = ((tmp_7_fu_650_p2 > time_reg_355) ? 1'b1 : 1'b0);

endmodule //dram_read_delay_unit
