// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _myip_v1_0_HLS_HH_
#define _myip_v1_0_HLS_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "myip_v1_0_HLS_faddEe.h"
#include "myip_v1_0_HLS_fmueOg.h"
#include "myip_v1_0_HLS_fcmfYi.h"
#include "myip_v1_0_HLS_weibkb.h"
#include "myip_v1_0_HLS_bias1.h"
#include "myip_v1_0_HLS_weicud.h"
#include "myip_v1_0_HLS_bias2.h"
#include "myip_v1_0_HLS_v.h"
#include "myip_v1_0_HLS_v2.h"
#include "myip_v1_0_HLS_input.h"

namespace ap_rtl {

struct myip_v1_0_HLS : public sc_module {
    // Port declarations 10
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_lv<32> > S_AXIS_TDATA;
    sc_in< sc_logic > S_AXIS_TVALID;
    sc_out< sc_logic > S_AXIS_TREADY;
    sc_in< sc_logic > S_AXIS_TLAST;
    sc_out< sc_lv<32> > M_AXIS_TDATA;
    sc_out< sc_logic > M_AXIS_TVALID;
    sc_in< sc_logic > M_AXIS_TREADY;
    sc_out< sc_logic > M_AXIS_TLAST;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<32> > ap_var_for_const1;
    sc_signal< sc_lv<5> > ap_var_for_const2;


    // Module declarations
    myip_v1_0_HLS(sc_module_name name);
    SC_HAS_PROCESS(myip_v1_0_HLS);

    ~myip_v1_0_HLS();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    myip_v1_0_HLS_weibkb* weights1_U;
    myip_v1_0_HLS_bias1* bias1_U;
    myip_v1_0_HLS_weicud* weights2_U;
    myip_v1_0_HLS_bias2* bias2_U;
    myip_v1_0_HLS_v* v_U;
    myip_v1_0_HLS_v2* v2_U;
    myip_v1_0_HLS_input* input_U;
    myip_v1_0_HLS_faddEe<1,4,32,32,32>* myip_v1_0_HLS_faddEe_U1;
    myip_v1_0_HLS_fmueOg<1,3,32,32,32>* myip_v1_0_HLS_fmueOg_U2;
    myip_v1_0_HLS_fcmfYi<1,2,32,32,1>* myip_v1_0_HLS_fcmfYi_U3;
    regslice_both<32>* regslice_both_S_AXIS_V_data_U;
    regslice_both_w1<1>* regslice_both_w1_S_AXIS_V_last_U;
    regslice_both<32>* regslice_both_M_AXIS_V_data_U;
    regslice_both_w1<1>* regslice_both_w1_M_AXIS_V_last_U;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_lv<8> > weights1_address0;
    sc_signal< sc_logic > weights1_ce0;
    sc_signal< sc_lv<32> > weights1_q0;
    sc_signal< sc_lv<3> > bias1_address0;
    sc_signal< sc_logic > bias1_ce0;
    sc_signal< sc_lv<32> > bias1_q0;
    sc_signal< sc_lv<5> > weights2_address0;
    sc_signal< sc_logic > weights2_ce0;
    sc_signal< sc_lv<32> > weights2_q0;
    sc_signal< sc_lv<3> > bias2_address0;
    sc_signal< sc_logic > bias2_ce0;
    sc_signal< sc_lv<32> > bias2_q0;
    sc_signal< sc_logic > S_AXIS_TDATA_blk_n;
    sc_signal< sc_lv<39> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<1> > icmp_ln43_fu_363_p2;
    sc_signal< sc_logic > M_AXIS_TDATA_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state38;
    sc_signal< sc_logic > ap_CS_fsm_state39;
    sc_signal< sc_lv<32> > grp_fu_338_p2;
    sc_signal< sc_lv<32> > reg_347;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_logic > ap_CS_fsm_state25;
    sc_signal< sc_lv<32> > grp_fu_332_p2;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_logic > ap_CS_fsm_state29;
    sc_signal< sc_lv<32> > reg_358;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< sc_logic > ap_CS_fsm_state34;
    sc_signal< sc_lv<6> > word_cnt_fu_369_p2;
    sc_signal< bool > ap_block_state2;
    sc_signal< sc_lv<3> > word_cnt_4_fu_391_p2;
    sc_signal< sc_lv<3> > word_cnt_4_reg_663;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<64> > zext_ln51_fu_397_p1;
    sc_signal< sc_lv<64> > zext_ln51_reg_668;
    sc_signal< sc_lv<1> > icmp_ln48_fu_385_p2;
    sc_signal< sc_lv<9> > zext_ln50_fu_401_p1;
    sc_signal< sc_lv<9> > zext_ln50_reg_674;
    sc_signal< sc_lv<6> > i_fu_411_p2;
    sc_signal< sc_lv<6> > i_reg_682;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<1> > icmp_ln50_fu_405_p2;
    sc_signal< sc_lv<32> > weights1_load_reg_702;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<32> > input_q0;
    sc_signal< sc_lv<32> > input_load_reg_707;
    sc_signal< sc_lv<32> > bias1_load_reg_712;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_lv<3> > word_cnt_6_fu_511_p2;
    sc_signal< sc_lv<3> > word_cnt_6_reg_720;
    sc_signal< sc_logic > ap_CS_fsm_state20;
    sc_signal< sc_lv<64> > zext_ln67_fu_517_p1;
    sc_signal< sc_lv<64> > zext_ln67_reg_725;
    sc_signal< sc_lv<1> > icmp_ln64_fu_505_p2;
    sc_signal< sc_lv<6> > zext_ln66_fu_521_p1;
    sc_signal< sc_lv<6> > zext_ln66_reg_731;
    sc_signal< sc_lv<3> > x_fu_531_p2;
    sc_signal< sc_lv<3> > x_reg_739;
    sc_signal< sc_logic > ap_CS_fsm_state21;
    sc_signal< sc_lv<1> > icmp_ln66_fu_525_p2;
    sc_signal< sc_lv<32> > weights2_load_reg_759;
    sc_signal< sc_logic > ap_CS_fsm_state22;
    sc_signal< sc_lv<32> > v_q0;
    sc_signal< sc_lv<32> > v_load_reg_764;
    sc_signal< sc_lv<32> > bias2_load_reg_769;
    sc_signal< sc_logic > ap_CS_fsm_state30;
    sc_signal< sc_lv<3> > word_cnt_5_fu_635_p2;
    sc_signal< sc_lv<3> > word_cnt_5_reg_777;
    sc_signal< sc_logic > ap_CS_fsm_state37;
    sc_signal< sc_logic > regslice_both_M_AXIS_V_data_U_apdone_blk;
    sc_signal< sc_lv<1> > icmp_ln82_fu_629_p2;
    sc_signal< sc_lv<1> > tmp_last_fu_646_p2;
    sc_signal< sc_lv<1> > tmp_last_reg_787;
    sc_signal< sc_lv<32> > v2_q0;
    sc_signal< sc_lv<3> > v_address0;
    sc_signal< sc_logic > v_ce0;
    sc_signal< sc_logic > v_we0;
    sc_signal< sc_lv<32> > v_d0;
    sc_signal< sc_lv<3> > v2_address0;
    sc_signal< sc_logic > v2_ce0;
    sc_signal< sc_logic > v2_we0;
    sc_signal< sc_lv<32> > v2_d0;
    sc_signal< sc_lv<6> > input_address0;
    sc_signal< sc_logic > input_ce0;
    sc_signal< sc_logic > input_we0;
    sc_signal< sc_lv<6> > word_cnt_0_reg_242;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<3> > word_cnt_1_reg_253;
    sc_signal< sc_logic > ap_CS_fsm_state19;
    sc_signal< sc_lv<32> > sum_0_reg_264;
    sc_signal< sc_lv<6> > i_0_reg_276;
    sc_signal< sc_lv<3> > word_cnt_2_reg_287;
    sc_signal< sc_logic > ap_CS_fsm_state36;
    sc_signal< sc_lv<32> > sum2_0_reg_298;
    sc_signal< sc_lv<3> > x_0_reg_310;
    sc_signal< sc_lv<3> > word_cnt_3_reg_321;
    sc_signal< sc_lv<64> > zext_ln45_fu_380_p1;
    sc_signal< sc_lv<64> > zext_ln51_4_fu_449_p1;
    sc_signal< sc_lv<64> > zext_ln51_1_fu_417_p1;
    sc_signal< sc_lv<64> > sext_ln67_fu_573_p1;
    sc_signal< sc_lv<64> > zext_ln67_1_fu_537_p1;
    sc_signal< sc_lv<64> > zext_ln84_fu_641_p1;
    sc_signal< sc_lv<32> > grp_fu_332_p0;
    sc_signal< sc_lv<32> > grp_fu_332_p1;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_logic > ap_CS_fsm_state26;
    sc_signal< sc_logic > ap_CS_fsm_state31;
    sc_signal< sc_lv<32> > grp_fu_338_p0;
    sc_signal< sc_lv<32> > grp_fu_338_p1;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_logic > ap_CS_fsm_state23;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< sc_logic > ap_CS_fsm_state35;
    sc_signal< sc_lv<8> > tmp_7_fu_426_p3;
    sc_signal< sc_lv<9> > zext_ln51_2_fu_422_p1;
    sc_signal< sc_lv<9> > zext_ln51_3_fu_434_p1;
    sc_signal< sc_lv<9> > add_ln51_fu_438_p2;
    sc_signal< sc_lv<9> > add_ln51_1_fu_444_p2;
    sc_signal< sc_lv<32> > bitcast_ln56_fu_454_p1;
    sc_signal< sc_lv<8> > tmp_2_fu_458_p4;
    sc_signal< sc_lv<23> > trunc_ln56_fu_468_p1;
    sc_signal< sc_lv<1> > icmp_ln56_1_fu_478_p2;
    sc_signal< sc_lv<1> > icmp_ln56_fu_472_p2;
    sc_signal< sc_lv<1> > or_ln56_fu_484_p2;
    sc_signal< sc_lv<1> > grp_fu_342_p2;
    sc_signal< sc_lv<1> > and_ln56_fu_490_p2;
    sc_signal< sc_lv<4> > tmp_s_fu_550_p3;
    sc_signal< sc_lv<6> > tmp_9_fu_542_p3;
    sc_signal< sc_lv<6> > zext_ln67_2_fu_558_p1;
    sc_signal< sc_lv<6> > sub_ln67_fu_562_p2;
    sc_signal< sc_lv<6> > add_ln67_fu_568_p2;
    sc_signal< sc_lv<32> > bitcast_ln72_fu_578_p1;
    sc_signal< sc_lv<8> > tmp_5_fu_582_p4;
    sc_signal< sc_lv<23> > trunc_ln72_fu_592_p1;
    sc_signal< sc_lv<1> > icmp_ln72_1_fu_602_p2;
    sc_signal< sc_lv<1> > icmp_ln72_fu_596_p2;
    sc_signal< sc_lv<1> > or_ln72_fu_608_p2;
    sc_signal< sc_lv<1> > and_ln72_fu_614_p2;
    sc_signal< sc_lv<39> > ap_NS_fsm;
    sc_signal< sc_logic > regslice_both_S_AXIS_V_data_U_apdone_blk;
    sc_signal< sc_lv<32> > S_AXIS_TDATA_int;
    sc_signal< sc_logic > S_AXIS_TVALID_int;
    sc_signal< sc_logic > S_AXIS_TREADY_int;
    sc_signal< sc_logic > regslice_both_S_AXIS_V_data_U_ack_in;
    sc_signal< sc_logic > regslice_both_w1_S_AXIS_V_last_U_apdone_blk;
    sc_signal< sc_logic > S_AXIS_TLAST_int;
    sc_signal< sc_logic > regslice_both_w1_S_AXIS_V_last_U_vld_out;
    sc_signal< sc_logic > regslice_both_w1_S_AXIS_V_last_U_ack_in;
    sc_signal< sc_logic > M_AXIS_TVALID_int;
    sc_signal< sc_logic > M_AXIS_TREADY_int;
    sc_signal< sc_logic > regslice_both_M_AXIS_V_data_U_vld_out;
    sc_signal< sc_logic > regslice_both_w1_M_AXIS_V_last_U_apdone_blk;
    sc_signal< sc_logic > M_AXIS_TLAST_int;
    sc_signal< sc_logic > regslice_both_w1_M_AXIS_V_last_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_w1_M_AXIS_V_last_U_vld_out;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<39> ap_ST_fsm_state1;
    static const sc_lv<39> ap_ST_fsm_state2;
    static const sc_lv<39> ap_ST_fsm_state3;
    static const sc_lv<39> ap_ST_fsm_state4;
    static const sc_lv<39> ap_ST_fsm_state5;
    static const sc_lv<39> ap_ST_fsm_state6;
    static const sc_lv<39> ap_ST_fsm_state7;
    static const sc_lv<39> ap_ST_fsm_state8;
    static const sc_lv<39> ap_ST_fsm_state9;
    static const sc_lv<39> ap_ST_fsm_state10;
    static const sc_lv<39> ap_ST_fsm_state11;
    static const sc_lv<39> ap_ST_fsm_state12;
    static const sc_lv<39> ap_ST_fsm_state13;
    static const sc_lv<39> ap_ST_fsm_state14;
    static const sc_lv<39> ap_ST_fsm_state15;
    static const sc_lv<39> ap_ST_fsm_state16;
    static const sc_lv<39> ap_ST_fsm_state17;
    static const sc_lv<39> ap_ST_fsm_state18;
    static const sc_lv<39> ap_ST_fsm_state19;
    static const sc_lv<39> ap_ST_fsm_state20;
    static const sc_lv<39> ap_ST_fsm_state21;
    static const sc_lv<39> ap_ST_fsm_state22;
    static const sc_lv<39> ap_ST_fsm_state23;
    static const sc_lv<39> ap_ST_fsm_state24;
    static const sc_lv<39> ap_ST_fsm_state25;
    static const sc_lv<39> ap_ST_fsm_state26;
    static const sc_lv<39> ap_ST_fsm_state27;
    static const sc_lv<39> ap_ST_fsm_state28;
    static const sc_lv<39> ap_ST_fsm_state29;
    static const sc_lv<39> ap_ST_fsm_state30;
    static const sc_lv<39> ap_ST_fsm_state31;
    static const sc_lv<39> ap_ST_fsm_state32;
    static const sc_lv<39> ap_ST_fsm_state33;
    static const sc_lv<39> ap_ST_fsm_state34;
    static const sc_lv<39> ap_ST_fsm_state35;
    static const sc_lv<39> ap_ST_fsm_state36;
    static const sc_lv<39> ap_ST_fsm_state37;
    static const sc_lv<39> ap_ST_fsm_state38;
    static const sc_lv<39> ap_ST_fsm_state39;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_25;
    static const sc_lv<32> ap_const_lv32_26;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_21;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<32> ap_const_lv32_24;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<32> ap_const_lv32_23;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_22;
    static const sc_lv<6> ap_const_lv6_24;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<3> ap_const_lv3_5;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<23> ap_const_lv23_0;
    static const sc_lv<3> ap_const_lv3_6;
    static const sc_lv<5> ap_const_lv5_1;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_clk_no_reset_();
    void thread_M_AXIS_TDATA_blk_n();
    void thread_M_AXIS_TLAST_int();
    void thread_M_AXIS_TVALID();
    void thread_M_AXIS_TVALID_int();
    void thread_S_AXIS_TDATA_blk_n();
    void thread_S_AXIS_TREADY();
    void thread_S_AXIS_TREADY_int();
    void thread_add_ln51_1_fu_444_p2();
    void thread_add_ln51_fu_438_p2();
    void thread_add_ln67_fu_568_p2();
    void thread_and_ln56_fu_490_p2();
    void thread_and_ln72_fu_614_p2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state19();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state20();
    void thread_ap_CS_fsm_state21();
    void thread_ap_CS_fsm_state22();
    void thread_ap_CS_fsm_state23();
    void thread_ap_CS_fsm_state25();
    void thread_ap_CS_fsm_state26();
    void thread_ap_CS_fsm_state29();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state30();
    void thread_ap_CS_fsm_state31();
    void thread_ap_CS_fsm_state34();
    void thread_ap_CS_fsm_state35();
    void thread_ap_CS_fsm_state36();
    void thread_ap_CS_fsm_state37();
    void thread_ap_CS_fsm_state38();
    void thread_ap_CS_fsm_state39();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_state2();
    void thread_ap_rst_n_inv();
    void thread_bias1_address0();
    void thread_bias1_ce0();
    void thread_bias2_address0();
    void thread_bias2_ce0();
    void thread_bitcast_ln56_fu_454_p1();
    void thread_bitcast_ln72_fu_578_p1();
    void thread_grp_fu_332_p0();
    void thread_grp_fu_332_p1();
    void thread_grp_fu_338_p0();
    void thread_grp_fu_338_p1();
    void thread_i_fu_411_p2();
    void thread_icmp_ln43_fu_363_p2();
    void thread_icmp_ln48_fu_385_p2();
    void thread_icmp_ln50_fu_405_p2();
    void thread_icmp_ln56_1_fu_478_p2();
    void thread_icmp_ln56_fu_472_p2();
    void thread_icmp_ln64_fu_505_p2();
    void thread_icmp_ln66_fu_525_p2();
    void thread_icmp_ln72_1_fu_602_p2();
    void thread_icmp_ln72_fu_596_p2();
    void thread_icmp_ln82_fu_629_p2();
    void thread_input_address0();
    void thread_input_ce0();
    void thread_input_we0();
    void thread_or_ln56_fu_484_p2();
    void thread_or_ln72_fu_608_p2();
    void thread_sext_ln67_fu_573_p1();
    void thread_sub_ln67_fu_562_p2();
    void thread_tmp_2_fu_458_p4();
    void thread_tmp_5_fu_582_p4();
    void thread_tmp_7_fu_426_p3();
    void thread_tmp_9_fu_542_p3();
    void thread_tmp_last_fu_646_p2();
    void thread_tmp_s_fu_550_p3();
    void thread_trunc_ln56_fu_468_p1();
    void thread_trunc_ln72_fu_592_p1();
    void thread_v2_address0();
    void thread_v2_ce0();
    void thread_v2_d0();
    void thread_v2_we0();
    void thread_v_address0();
    void thread_v_ce0();
    void thread_v_d0();
    void thread_v_we0();
    void thread_weights1_address0();
    void thread_weights1_ce0();
    void thread_weights2_address0();
    void thread_weights2_ce0();
    void thread_word_cnt_4_fu_391_p2();
    void thread_word_cnt_5_fu_635_p2();
    void thread_word_cnt_6_fu_511_p2();
    void thread_word_cnt_fu_369_p2();
    void thread_x_fu_531_p2();
    void thread_zext_ln45_fu_380_p1();
    void thread_zext_ln50_fu_401_p1();
    void thread_zext_ln51_1_fu_417_p1();
    void thread_zext_ln51_2_fu_422_p1();
    void thread_zext_ln51_3_fu_434_p1();
    void thread_zext_ln51_4_fu_449_p1();
    void thread_zext_ln51_fu_397_p1();
    void thread_zext_ln66_fu_521_p1();
    void thread_zext_ln67_1_fu_537_p1();
    void thread_zext_ln67_2_fu_558_p1();
    void thread_zext_ln67_fu_517_p1();
    void thread_zext_ln84_fu_641_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
