git clone --depth 1 --no-tags https://github.com/yuanjin0928/fpgaStudy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606450450
git clone --depth 1 --no-tags https://github.com/mathai-rg/lr_3_to_8_bin_decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606475239
git clone --depth 1 --no-tags https://github.com/17Adi/Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606487993
git clone --depth 1 --no-tags https://github.com/karthdjd/VERILOG-TEST_SOLUTION.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606989249
git clone --depth 1 --no-tags https://github.com/ahmetbozbay/Arithmetic-Logic-Unit-with-Gates.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610201346
git clone --depth 1 --no-tags https://github.com/TimothyGeissler/verilog-behavioural-multdiv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610568663
git clone --depth 1 --no-tags https://github.com/dxlnr/fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610455243
git clone --depth 1 --no-tags https://github.com/gzadkiel/rand_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/608354015
git clone --depth 1 --no-tags https://github.com/XuanDuc0308/BTL_Kien_truc_may_tinh.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/609181920
git clone --depth 1 --no-tags https://github.com/slimzwq/HDMI_PASS_THROUGH.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606835727
git clone --depth 1 --no-tags https://github.com/anishakumari123/fault-detection.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/608294952
git clone --depth 1 --no-tags https://github.com/curlymess/ee108.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607825197
git clone --depth 1 --no-tags https://github.com/rahultanwar10/WallaceMultiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/608139901
git clone --depth 1 --no-tags https://github.com/EvanLu0815/zcu102_problem_SMAPort.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/608048650
git clone --depth 1 --no-tags https://github.com/kutlayozger/countrycodes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/608869082
git clone --depth 1 --no-tags https://github.com/TsungYu314159/IC_LAB_2022_FALL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/608936489
git clone --depth 1 --no-tags https://github.com/Agustangel/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611418594
git clone --depth 1 --no-tags https://github.com/MuhammadMajiid/Image-Processing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610971634
git clone --depth 1 --no-tags https://github.com/inipro/verilog_quartus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611080226
git clone --depth 1 --no-tags https://github.com/Shubham-codebench/ahb-to-apb-bridge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611597704
git clone --depth 1 --no-tags https://github.com/OmidPanakari/ARM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610099902
git clone --depth 1 --no-tags https://github.com/dinokang/Verilog-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610523374
git clone --depth 1 --no-tags https://github.com/anky19le/CompArch-Proj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/609663764
git clone --depth 1 --no-tags https://github.com/patricab/sap-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610449493
git clone --depth 1 --no-tags https://github.com/clash-lang/clash-vexriscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/608068483
git clone --depth 1 --no-tags https://github.com/NoahRobit72/Verilog-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604725310
git clone --depth 1 --no-tags https://github.com/Abhijeet07Singh/Car-Parking-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607860884
git clone --depth 1 --no-tags https://github.com/AbdullahKhan286/MIPS-Verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/608629129
git clone --depth 1 --no-tags https://github.com/Perinze/washing-register-machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/608648273
git clone --depth 1 --no-tags https://github.com/bongcang/Single-Cycle-RISC-V-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/608652638
git clone --depth 1 --no-tags https://github.com/ZainabKhalid111/Semester_Data.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607210325
git clone --depth 1 --no-tags https://github.com/namu00/verilog_arithmetic_module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607640393
git clone --depth 1 --no-tags https://github.com/KATTA-00/CO224-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607828616
git clone --depth 1 --no-tags https://github.com/yes3421/TE2002B.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607695590
git clone --depth 1 --no-tags https://github.com/GVTK7/Seven-Segment-DIsplay-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607703566
git clone --depth 1 --no-tags https://github.com/EnesErcin/Uart_hardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/609129048
git clone --depth 1 --no-tags https://github.com/vaishaliyadav06/AHB2APB-bridge-design-using-Verilog-HDL..git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/609195757
git clone --depth 1 --no-tags https://github.com/mohamedkhaledalahmady/RISCV-32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/608376142
git clone --depth 1 --no-tags https://github.com/Myrausman/Verilog-practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/609505289
git clone --depth 1 --no-tags https://github.com/sicajc/Hardware_templates_and_notes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610135693
git clone --depth 1 --no-tags https://github.com/arkeldi/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604864059
git clone --depth 1 --no-tags https://github.com/henriquedaponte/MIPSMulticycleProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604398720
git clone --depth 1 --no-tags https://github.com/yuanjin0928/riscv-base.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604693694
git clone --depth 1 --no-tags https://github.com/Edmond1218/BPSK-Transceiver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/605826584
git clone --depth 1 --no-tags https://github.com/CarlosHdez02/Verilog-codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/605839753
git clone --depth 1 --no-tags https://github.com/ATalaei/FPGA_proj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606010666
git clone --depth 1 --no-tags https://github.com/chuiyugin/FPGA_Vga_Control.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606347191
git clone --depth 1 --no-tags https://github.com/karthdjd/VERILOG-TEST.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606296692
git clone --depth 1 --no-tags https://github.com/XuerZeng/ECE241-Lab7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/605229070
git clone --depth 1 --no-tags https://github.com/Priyanshu5437/iiitb_pipo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606158049
git clone --depth 1 --no-tags https://github.com/supercfx/1111111.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/605849224
git clone --depth 1 --no-tags https://github.com/SharmaPrateek18/Array_Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606870927
git clone --depth 1 --no-tags https://github.com/Lavanyamurugan2001/VERILOG-TEST.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607097718
git clone --depth 1 --no-tags https://github.com/LPT0317/Alarm-clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610545646
git clone --depth 1 --no-tags https://github.com/achakladar/vending_machine_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610268385
git clone --depth 1 --no-tags https://github.com/patricab/oss-vhdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610437756
git clone --depth 1 --no-tags https://github.com/cedarmax/ECEN_350_Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610369216
git clone --depth 1 --no-tags https://github.com/joonsss99/panic-test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/609532449
git clone --depth 1 --no-tags https://github.com/AntalDaniel-Rares/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/609848470
git clone --depth 1 --no-tags https://github.com/mwael2002/RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611811548
git clone --depth 1 --no-tags https://github.com/algofoogle/solo_squash.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611693003
git clone --depth 1 --no-tags https://github.com/Fran-cio/mipsDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607797209
git clone --depth 1 --no-tags https://github.com/canoe4/IC-Experiment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/605648910
git clone --depth 1 --no-tags https://github.com/riya-deokar/EC413.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604784752
git clone --depth 1 --no-tags https://github.com/daviddeng8/CSM152A-Lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604417626
git clone --depth 1 --no-tags https://github.com/orbitstabilizer/cmpe240.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/605442824
git clone --depth 1 --no-tags https://github.com/mathai-rg/lr_n_bit_adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606469073
git clone --depth 1 --no-tags https://github.com/Niveath/CS2600-CS2610.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607135006
git clone --depth 1 --no-tags https://github.com/yeoni1234/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610794532
git clone --depth 1 --no-tags https://github.com/SaifBattah/verilog-simple-cpu-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/609852069
git clone --depth 1 --no-tags https://github.com/MEslamM/RTL-to-GDS-Implementation-of-Low-Power-Configurable-Multi-Clock-Digital-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/609889903
git clone --depth 1 --no-tags https://github.com/ha-zhuzhu/wujian100_basys3_base.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/609794426
git clone --depth 1 --no-tags https://github.com/mani166598/Verilog_code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/609945919
git clone --depth 1 --no-tags https://github.com/Abcd1122112/Kien_truc_may_tinh.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/609609947
git clone --depth 1 --no-tags https://github.com/Bacteriophage-03/Computer-Architecture-CS-F342.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/609157377
git clone --depth 1 --no-tags https://github.com/Verilag/Project_Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610085113
git clone --depth 1 --no-tags https://github.com/ShankarSNP/testEfab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/609425079
git clone --depth 1 --no-tags https://github.com/sjpark1120/Experiments-on-Digital-Circuits-2022-2-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606504740
git clone --depth 1 --no-tags https://github.com/SukanyaMore11/Automation-Synthesis_and_Implementation_in_vivado.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606404417
git clone --depth 1 --no-tags https://github.com/Rider-zephyrzhang/HDMI-FHD-60Hz.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606360518
git clone --depth 1 --no-tags https://github.com/Vaibhav-Makkar/Round_Robin_Arbiter_Design_Verify.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/605695397
git clone --depth 1 --no-tags https://github.com/peeeeggy/logic-design-experiment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607561873
git clone --depth 1 --no-tags https://github.com/GVTK7/16_point-DFT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607698210
git clone --depth 1 --no-tags https://github.com/SharmaPrateek18/Sequence_Detector_Mealy_0011.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606878827
git clone --depth 1 --no-tags https://github.com/abeyene/eecs4612-proj2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611943616
git clone --depth 1 --no-tags https://github.com/Paolaaaaaa/PRJ0_RegGENERAL_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611290536
git clone --depth 1 --no-tags https://github.com/JF-Tan/Xray3D.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611579050
git clone --depth 1 --no-tags https://github.com/Fran-cio/Modulo-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607789652
git clone --depth 1 --no-tags https://github.com/anik187/FPGA_BASED_HEALTH_MONITORING_SYSTEM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607986928
git clone --depth 1 --no-tags https://github.com/Binh20182382/matmul.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/608039391
git clone --depth 1 --no-tags https://github.com/AndyWuu1/HW3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/608390287
git clone --depth 1 --no-tags https://github.com/EIDOSDATA/MAX_II_CPLD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604399574
git clone --depth 1 --no-tags https://github.com/ajinwon1212/MIPS_MEMORY.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611602491
git clone --depth 1 --no-tags https://github.com/mamenicaSPA/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607588214
