#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1067340 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x10674d0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x10592d0 .functor NOT 1, L_0x10bcb00, C4<0>, C4<0>, C4<0>;
L_0x10bc8e0 .functor XOR 2, L_0x10bc780, L_0x10bc840, C4<00>, C4<00>;
L_0x10bc9f0 .functor XOR 2, L_0x10bc8e0, L_0x10bc950, C4<00>, C4<00>;
v0x10b6330_0 .net *"_ivl_10", 1 0, L_0x10bc950;  1 drivers
v0x10b6430_0 .net *"_ivl_12", 1 0, L_0x10bc9f0;  1 drivers
v0x10b6510_0 .net *"_ivl_2", 1 0, L_0x10b96f0;  1 drivers
v0x10b65d0_0 .net *"_ivl_4", 1 0, L_0x10bc780;  1 drivers
v0x10b66b0_0 .net *"_ivl_6", 1 0, L_0x10bc840;  1 drivers
v0x10b67e0_0 .net *"_ivl_8", 1 0, L_0x10bc8e0;  1 drivers
v0x10b68c0_0 .net "a", 0 0, v0x10b23c0_0;  1 drivers
v0x10b6960_0 .net "b", 0 0, v0x10b2460_0;  1 drivers
v0x10b6a00_0 .net "c", 0 0, v0x10b2500_0;  1 drivers
v0x10b6aa0_0 .var "clk", 0 0;
v0x10b6b40_0 .net "d", 0 0, v0x10b2640_0;  1 drivers
v0x10b6be0_0 .net "out_pos_dut", 0 0, L_0x10bc460;  1 drivers
v0x10b6c80_0 .net "out_pos_ref", 0 0, L_0x10b81b0;  1 drivers
v0x10b6d20_0 .net "out_sop_dut", 0 0, L_0x10b9110;  1 drivers
v0x10b6dc0_0 .net "out_sop_ref", 0 0, L_0x108cb70;  1 drivers
v0x10b6e60_0 .var/2u "stats1", 223 0;
v0x10b6f00_0 .var/2u "strobe", 0 0;
v0x10b6fa0_0 .net "tb_match", 0 0, L_0x10bcb00;  1 drivers
v0x10b7070_0 .net "tb_mismatch", 0 0, L_0x10592d0;  1 drivers
v0x10b7110_0 .net "wavedrom_enable", 0 0, v0x10b2910_0;  1 drivers
v0x10b71e0_0 .net "wavedrom_title", 511 0, v0x10b29b0_0;  1 drivers
L_0x10b96f0 .concat [ 1 1 0 0], L_0x10b81b0, L_0x108cb70;
L_0x10bc780 .concat [ 1 1 0 0], L_0x10b81b0, L_0x108cb70;
L_0x10bc840 .concat [ 1 1 0 0], L_0x10bc460, L_0x10b9110;
L_0x10bc950 .concat [ 1 1 0 0], L_0x10b81b0, L_0x108cb70;
L_0x10bcb00 .cmp/eeq 2, L_0x10b96f0, L_0x10bc9f0;
S_0x1067660 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x10674d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x10596b0 .functor AND 1, v0x10b2500_0, v0x10b2640_0, C4<1>, C4<1>;
L_0x1059a90 .functor NOT 1, v0x10b23c0_0, C4<0>, C4<0>, C4<0>;
L_0x1059e70 .functor NOT 1, v0x10b2460_0, C4<0>, C4<0>, C4<0>;
L_0x105a0f0 .functor AND 1, L_0x1059a90, L_0x1059e70, C4<1>, C4<1>;
L_0x1071fe0 .functor AND 1, L_0x105a0f0, v0x10b2500_0, C4<1>, C4<1>;
L_0x108cb70 .functor OR 1, L_0x10596b0, L_0x1071fe0, C4<0>, C4<0>;
L_0x10b7630 .functor NOT 1, v0x10b2460_0, C4<0>, C4<0>, C4<0>;
L_0x10b76a0 .functor OR 1, L_0x10b7630, v0x10b2640_0, C4<0>, C4<0>;
L_0x10b77b0 .functor AND 1, v0x10b2500_0, L_0x10b76a0, C4<1>, C4<1>;
L_0x10b7870 .functor NOT 1, v0x10b23c0_0, C4<0>, C4<0>, C4<0>;
L_0x10b7940 .functor OR 1, L_0x10b7870, v0x10b2460_0, C4<0>, C4<0>;
L_0x10b79b0 .functor AND 1, L_0x10b77b0, L_0x10b7940, C4<1>, C4<1>;
L_0x10b7b30 .functor NOT 1, v0x10b2460_0, C4<0>, C4<0>, C4<0>;
L_0x10b7ba0 .functor OR 1, L_0x10b7b30, v0x10b2640_0, C4<0>, C4<0>;
L_0x10b7ac0 .functor AND 1, v0x10b2500_0, L_0x10b7ba0, C4<1>, C4<1>;
L_0x10b7d30 .functor NOT 1, v0x10b23c0_0, C4<0>, C4<0>, C4<0>;
L_0x10b7e30 .functor OR 1, L_0x10b7d30, v0x10b2640_0, C4<0>, C4<0>;
L_0x10b7ef0 .functor AND 1, L_0x10b7ac0, L_0x10b7e30, C4<1>, C4<1>;
L_0x10b80a0 .functor XNOR 1, L_0x10b79b0, L_0x10b7ef0, C4<0>, C4<0>;
v0x1058c00_0 .net *"_ivl_0", 0 0, L_0x10596b0;  1 drivers
v0x1059000_0 .net *"_ivl_12", 0 0, L_0x10b7630;  1 drivers
v0x10593e0_0 .net *"_ivl_14", 0 0, L_0x10b76a0;  1 drivers
v0x10597c0_0 .net *"_ivl_16", 0 0, L_0x10b77b0;  1 drivers
v0x1059ba0_0 .net *"_ivl_18", 0 0, L_0x10b7870;  1 drivers
v0x1059f80_0 .net *"_ivl_2", 0 0, L_0x1059a90;  1 drivers
v0x105a200_0 .net *"_ivl_20", 0 0, L_0x10b7940;  1 drivers
v0x10b0930_0 .net *"_ivl_24", 0 0, L_0x10b7b30;  1 drivers
v0x10b0a10_0 .net *"_ivl_26", 0 0, L_0x10b7ba0;  1 drivers
v0x10b0af0_0 .net *"_ivl_28", 0 0, L_0x10b7ac0;  1 drivers
v0x10b0bd0_0 .net *"_ivl_30", 0 0, L_0x10b7d30;  1 drivers
v0x10b0cb0_0 .net *"_ivl_32", 0 0, L_0x10b7e30;  1 drivers
v0x10b0d90_0 .net *"_ivl_36", 0 0, L_0x10b80a0;  1 drivers
L_0x7f0a76cf9018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x10b0e50_0 .net *"_ivl_38", 0 0, L_0x7f0a76cf9018;  1 drivers
v0x10b0f30_0 .net *"_ivl_4", 0 0, L_0x1059e70;  1 drivers
v0x10b1010_0 .net *"_ivl_6", 0 0, L_0x105a0f0;  1 drivers
v0x10b10f0_0 .net *"_ivl_8", 0 0, L_0x1071fe0;  1 drivers
v0x10b11d0_0 .net "a", 0 0, v0x10b23c0_0;  alias, 1 drivers
v0x10b1290_0 .net "b", 0 0, v0x10b2460_0;  alias, 1 drivers
v0x10b1350_0 .net "c", 0 0, v0x10b2500_0;  alias, 1 drivers
v0x10b1410_0 .net "d", 0 0, v0x10b2640_0;  alias, 1 drivers
v0x10b14d0_0 .net "out_pos", 0 0, L_0x10b81b0;  alias, 1 drivers
v0x10b1590_0 .net "out_sop", 0 0, L_0x108cb70;  alias, 1 drivers
v0x10b1650_0 .net "pos0", 0 0, L_0x10b79b0;  1 drivers
v0x10b1710_0 .net "pos1", 0 0, L_0x10b7ef0;  1 drivers
L_0x10b81b0 .functor MUXZ 1, L_0x7f0a76cf9018, L_0x10b79b0, L_0x10b80a0, C4<>;
S_0x10b1890 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x10674d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x10b23c0_0 .var "a", 0 0;
v0x10b2460_0 .var "b", 0 0;
v0x10b2500_0 .var "c", 0 0;
v0x10b25a0_0 .net "clk", 0 0, v0x10b6aa0_0;  1 drivers
v0x10b2640_0 .var "d", 0 0;
v0x10b2730_0 .var/2u "fail", 0 0;
v0x10b27d0_0 .var/2u "fail1", 0 0;
v0x10b2870_0 .net "tb_match", 0 0, L_0x10bcb00;  alias, 1 drivers
v0x10b2910_0 .var "wavedrom_enable", 0 0;
v0x10b29b0_0 .var "wavedrom_title", 511 0;
E_0x1065cb0/0 .event negedge, v0x10b25a0_0;
E_0x1065cb0/1 .event posedge, v0x10b25a0_0;
E_0x1065cb0 .event/or E_0x1065cb0/0, E_0x1065cb0/1;
S_0x10b1bc0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x10b1890;
 .timescale -12 -12;
v0x10b1e00_0 .var/2s "i", 31 0;
E_0x1065b50 .event posedge, v0x10b25a0_0;
S_0x10b1f00 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x10b1890;
 .timescale -12 -12;
v0x10b2100_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x10b21e0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x10b1890;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x10b2b90 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x10674d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x10b8360 .functor NOT 1, v0x10b23c0_0, C4<0>, C4<0>, C4<0>;
L_0x10b83f0 .functor NOT 1, v0x10b2460_0, C4<0>, C4<0>, C4<0>;
L_0x10b8590 .functor AND 1, L_0x10b8360, L_0x10b83f0, C4<1>, C4<1>;
L_0x10b86a0 .functor AND 1, L_0x10b8590, v0x10b2500_0, C4<1>, C4<1>;
L_0x10b88a0 .functor NOT 1, v0x10b2640_0, C4<0>, C4<0>, C4<0>;
L_0x10b8a20 .functor AND 1, L_0x10b86a0, L_0x10b88a0, C4<1>, C4<1>;
L_0x10b8b70 .functor NOT 1, v0x10b23c0_0, C4<0>, C4<0>, C4<0>;
L_0x10b8cf0 .functor AND 1, L_0x10b8b70, v0x10b2460_0, C4<1>, C4<1>;
L_0x10b8e00 .functor AND 1, L_0x10b8cf0, v0x10b2500_0, C4<1>, C4<1>;
L_0x10b8ec0 .functor AND 1, L_0x10b8e00, v0x10b2640_0, C4<1>, C4<1>;
L_0x10b8fe0 .functor OR 1, L_0x10b8a20, L_0x10b8ec0, C4<0>, C4<0>;
L_0x10b90a0 .functor AND 1, v0x10b23c0_0, v0x10b2460_0, C4<1>, C4<1>;
L_0x10b9180 .functor AND 1, L_0x10b90a0, v0x10b2500_0, C4<1>, C4<1>;
L_0x10b9240 .functor AND 1, L_0x10b9180, v0x10b2640_0, C4<1>, C4<1>;
L_0x10b9110 .functor OR 1, L_0x10b8fe0, L_0x10b9240, C4<0>, C4<0>;
L_0x10b9470 .functor NOT 1, v0x10b23c0_0, C4<0>, C4<0>, C4<0>;
L_0x10b9570 .functor NOT 1, v0x10b2460_0, C4<0>, C4<0>, C4<0>;
L_0x10b95e0 .functor OR 1, L_0x10b9470, L_0x10b9570, C4<0>, C4<0>;
L_0x10b9790 .functor NOT 1, v0x10b2500_0, C4<0>, C4<0>, C4<0>;
L_0x10b9800 .functor OR 1, L_0x10b95e0, L_0x10b9790, C4<0>, C4<0>;
L_0x10b99c0 .functor OR 1, L_0x10b9800, v0x10b2640_0, C4<0>, C4<0>;
L_0x10b9a80 .functor NOT 1, v0x10b23c0_0, C4<0>, C4<0>, C4<0>;
L_0x10b9bb0 .functor OR 1, L_0x10b9a80, v0x10b2460_0, C4<0>, C4<0>;
L_0x10b9c70 .functor NOT 1, v0x10b2500_0, C4<0>, C4<0>, C4<0>;
L_0x10b9db0 .functor OR 1, L_0x10b9bb0, L_0x10b9c70, C4<0>, C4<0>;
L_0x10b9ec0 .functor NOT 1, v0x10b2640_0, C4<0>, C4<0>, C4<0>;
L_0x10ba010 .functor OR 1, L_0x10b9db0, L_0x10b9ec0, C4<0>, C4<0>;
L_0x10ba120 .functor AND 1, L_0x10b99c0, L_0x10ba010, C4<1>, C4<1>;
L_0x10ba320 .functor NOT 1, v0x10b2460_0, C4<0>, C4<0>, C4<0>;
L_0x10ba390 .functor OR 1, v0x10b23c0_0, L_0x10ba320, C4<0>, C4<0>;
L_0x10ba550 .functor OR 1, L_0x10ba390, v0x10b2500_0, C4<0>, C4<0>;
L_0x10ba610 .functor NOT 1, v0x10b2640_0, C4<0>, C4<0>, C4<0>;
L_0x10ba790 .functor OR 1, L_0x10ba550, L_0x10ba610, C4<0>, C4<0>;
L_0x10ba8a0 .functor AND 1, L_0x10ba120, L_0x10ba790, C4<1>, C4<1>;
L_0x10baad0 .functor NOT 1, v0x10b2460_0, C4<0>, C4<0>, C4<0>;
L_0x10bab40 .functor OR 1, v0x10b23c0_0, L_0x10baad0, C4<0>, C4<0>;
L_0x10bad30 .functor NOT 1, v0x10b2500_0, C4<0>, C4<0>, C4<0>;
L_0x10bada0 .functor OR 1, L_0x10bab40, L_0x10bad30, C4<0>, C4<0>;
L_0x10bac00 .functor OR 1, L_0x10bada0, v0x10b2640_0, C4<0>, C4<0>;
L_0x10bacc0 .functor AND 1, L_0x10ba8a0, L_0x10bac00, C4<1>, C4<1>;
L_0x10bb1e0 .functor OR 1, v0x10b23c0_0, v0x10b2460_0, C4<0>, C4<0>;
L_0x10bb250 .functor NOT 1, v0x10b2500_0, C4<0>, C4<0>, C4<0>;
L_0x10bb420 .functor OR 1, L_0x10bb1e0, L_0x10bb250, C4<0>, C4<0>;
L_0x10bb530 .functor OR 1, L_0x10bb420, v0x10b2640_0, C4<0>, C4<0>;
L_0x10bb760 .functor AND 1, L_0x10bacc0, L_0x10bb530, C4<1>, C4<1>;
L_0x10bb870 .functor OR 1, v0x10b23c0_0, v0x10b2460_0, C4<0>, C4<0>;
L_0x10bbc70 .functor OR 1, L_0x10bb870, v0x10b2500_0, C4<0>, C4<0>;
L_0x10bbf40 .functor NOT 1, v0x10b2640_0, C4<0>, C4<0>, C4<0>;
L_0x10bc350 .functor OR 1, L_0x10bbc70, L_0x10bbf40, C4<0>, C4<0>;
L_0x10bc460 .functor AND 1, L_0x10bb760, L_0x10bc350, C4<1>, C4<1>;
v0x10b2d50_0 .net *"_ivl_0", 0 0, L_0x10b8360;  1 drivers
v0x10b2e30_0 .net *"_ivl_10", 0 0, L_0x10b8a20;  1 drivers
v0x10b2f10_0 .net *"_ivl_12", 0 0, L_0x10b8b70;  1 drivers
v0x10b3000_0 .net *"_ivl_14", 0 0, L_0x10b8cf0;  1 drivers
v0x10b30e0_0 .net *"_ivl_16", 0 0, L_0x10b8e00;  1 drivers
v0x10b3210_0 .net *"_ivl_18", 0 0, L_0x10b8ec0;  1 drivers
v0x10b32f0_0 .net *"_ivl_2", 0 0, L_0x10b83f0;  1 drivers
v0x10b33d0_0 .net *"_ivl_20", 0 0, L_0x10b8fe0;  1 drivers
v0x10b34b0_0 .net *"_ivl_22", 0 0, L_0x10b90a0;  1 drivers
v0x10b3620_0 .net *"_ivl_24", 0 0, L_0x10b9180;  1 drivers
v0x10b3700_0 .net *"_ivl_26", 0 0, L_0x10b9240;  1 drivers
v0x10b37e0_0 .net *"_ivl_30", 0 0, L_0x10b9470;  1 drivers
v0x10b38c0_0 .net *"_ivl_32", 0 0, L_0x10b9570;  1 drivers
v0x10b39a0_0 .net *"_ivl_34", 0 0, L_0x10b95e0;  1 drivers
v0x10b3a80_0 .net *"_ivl_36", 0 0, L_0x10b9790;  1 drivers
v0x10b3b60_0 .net *"_ivl_38", 0 0, L_0x10b9800;  1 drivers
v0x10b3c40_0 .net *"_ivl_4", 0 0, L_0x10b8590;  1 drivers
v0x10b3e30_0 .net *"_ivl_40", 0 0, L_0x10b99c0;  1 drivers
v0x10b3f10_0 .net *"_ivl_42", 0 0, L_0x10b9a80;  1 drivers
v0x10b3ff0_0 .net *"_ivl_44", 0 0, L_0x10b9bb0;  1 drivers
v0x10b40d0_0 .net *"_ivl_46", 0 0, L_0x10b9c70;  1 drivers
v0x10b41b0_0 .net *"_ivl_48", 0 0, L_0x10b9db0;  1 drivers
v0x10b4290_0 .net *"_ivl_50", 0 0, L_0x10b9ec0;  1 drivers
v0x10b4370_0 .net *"_ivl_52", 0 0, L_0x10ba010;  1 drivers
v0x10b4450_0 .net *"_ivl_54", 0 0, L_0x10ba120;  1 drivers
v0x10b4530_0 .net *"_ivl_56", 0 0, L_0x10ba320;  1 drivers
v0x10b4610_0 .net *"_ivl_58", 0 0, L_0x10ba390;  1 drivers
v0x10b46f0_0 .net *"_ivl_6", 0 0, L_0x10b86a0;  1 drivers
v0x10b47d0_0 .net *"_ivl_60", 0 0, L_0x10ba550;  1 drivers
v0x10b48b0_0 .net *"_ivl_62", 0 0, L_0x10ba610;  1 drivers
v0x10b4990_0 .net *"_ivl_64", 0 0, L_0x10ba790;  1 drivers
v0x10b4a70_0 .net *"_ivl_66", 0 0, L_0x10ba8a0;  1 drivers
v0x10b4b50_0 .net *"_ivl_68", 0 0, L_0x10baad0;  1 drivers
v0x10b4e40_0 .net *"_ivl_70", 0 0, L_0x10bab40;  1 drivers
v0x10b4f20_0 .net *"_ivl_72", 0 0, L_0x10bad30;  1 drivers
v0x10b5000_0 .net *"_ivl_74", 0 0, L_0x10bada0;  1 drivers
v0x10b50e0_0 .net *"_ivl_76", 0 0, L_0x10bac00;  1 drivers
v0x10b51c0_0 .net *"_ivl_78", 0 0, L_0x10bacc0;  1 drivers
v0x10b52a0_0 .net *"_ivl_8", 0 0, L_0x10b88a0;  1 drivers
v0x10b5380_0 .net *"_ivl_80", 0 0, L_0x10bb1e0;  1 drivers
v0x10b5460_0 .net *"_ivl_82", 0 0, L_0x10bb250;  1 drivers
v0x10b5540_0 .net *"_ivl_84", 0 0, L_0x10bb420;  1 drivers
v0x10b5620_0 .net *"_ivl_86", 0 0, L_0x10bb530;  1 drivers
v0x10b5700_0 .net *"_ivl_88", 0 0, L_0x10bb760;  1 drivers
v0x10b57e0_0 .net *"_ivl_90", 0 0, L_0x10bb870;  1 drivers
v0x10b58c0_0 .net *"_ivl_92", 0 0, L_0x10bbc70;  1 drivers
v0x10b59a0_0 .net *"_ivl_94", 0 0, L_0x10bbf40;  1 drivers
v0x10b5a80_0 .net *"_ivl_96", 0 0, L_0x10bc350;  1 drivers
v0x10b5b60_0 .net "a", 0 0, v0x10b23c0_0;  alias, 1 drivers
v0x10b5c00_0 .net "b", 0 0, v0x10b2460_0;  alias, 1 drivers
v0x10b5cf0_0 .net "c", 0 0, v0x10b2500_0;  alias, 1 drivers
v0x10b5de0_0 .net "d", 0 0, v0x10b2640_0;  alias, 1 drivers
v0x10b5ed0_0 .net "out_pos", 0 0, L_0x10bc460;  alias, 1 drivers
v0x10b5f90_0 .net "out_sop", 0 0, L_0x10b9110;  alias, 1 drivers
S_0x10b6110 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x10674d0;
 .timescale -12 -12;
E_0x104e9f0 .event anyedge, v0x10b6f00_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x10b6f00_0;
    %nor/r;
    %assign/vec4 v0x10b6f00_0, 0;
    %wait E_0x104e9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x10b1890;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10b2730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10b27d0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x10b1890;
T_4 ;
    %wait E_0x1065cb0;
    %load/vec4 v0x10b2870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x10b2730_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x10b1890;
T_5 ;
    %wait E_0x1065b50;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x10b2640_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10b2500_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10b2460_0, 0;
    %assign/vec4 v0x10b23c0_0, 0;
    %wait E_0x1065b50;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x10b2640_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10b2500_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10b2460_0, 0;
    %assign/vec4 v0x10b23c0_0, 0;
    %wait E_0x1065b50;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x10b2640_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10b2500_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10b2460_0, 0;
    %assign/vec4 v0x10b23c0_0, 0;
    %wait E_0x1065b50;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x10b2640_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10b2500_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10b2460_0, 0;
    %assign/vec4 v0x10b23c0_0, 0;
    %wait E_0x1065b50;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x10b2640_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10b2500_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10b2460_0, 0;
    %assign/vec4 v0x10b23c0_0, 0;
    %wait E_0x1065b50;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x10b2640_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10b2500_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10b2460_0, 0;
    %assign/vec4 v0x10b23c0_0, 0;
    %wait E_0x1065b50;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x10b2640_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10b2500_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10b2460_0, 0;
    %assign/vec4 v0x10b23c0_0, 0;
    %wait E_0x1065b50;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x10b2640_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10b2500_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10b2460_0, 0;
    %assign/vec4 v0x10b23c0_0, 0;
    %wait E_0x1065b50;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x10b2640_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10b2500_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10b2460_0, 0;
    %assign/vec4 v0x10b23c0_0, 0;
    %wait E_0x1065b50;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x10b2640_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10b2500_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10b2460_0, 0;
    %assign/vec4 v0x10b23c0_0, 0;
    %wait E_0x1065b50;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x10b2640_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10b2500_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10b2460_0, 0;
    %assign/vec4 v0x10b23c0_0, 0;
    %wait E_0x1065b50;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x10b2640_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10b2500_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10b2460_0, 0;
    %assign/vec4 v0x10b23c0_0, 0;
    %wait E_0x1065b50;
    %load/vec4 v0x10b2730_0;
    %store/vec4 v0x10b27d0_0, 0, 1;
    %fork t_1, S_0x10b1bc0;
    %jmp t_0;
    .scope S_0x10b1bc0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x10b1e00_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x10b1e00_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1065b50;
    %load/vec4 v0x10b1e00_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x10b2640_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10b2500_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10b2460_0, 0;
    %assign/vec4 v0x10b23c0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x10b1e00_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x10b1e00_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x10b1890;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1065cb0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x10b2640_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10b2500_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10b2460_0, 0;
    %assign/vec4 v0x10b23c0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x10b2730_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x10b27d0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x10674d0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10b6aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10b6f00_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x10674d0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x10b6aa0_0;
    %inv;
    %store/vec4 v0x10b6aa0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x10674d0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x10b25a0_0, v0x10b7070_0, v0x10b68c0_0, v0x10b6960_0, v0x10b6a00_0, v0x10b6b40_0, v0x10b6dc0_0, v0x10b6d20_0, v0x10b6c80_0, v0x10b6be0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x10674d0;
T_9 ;
    %load/vec4 v0x10b6e60_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x10b6e60_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x10b6e60_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x10b6e60_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x10b6e60_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x10b6e60_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x10b6e60_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x10b6e60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x10b6e60_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x10b6e60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x10674d0;
T_10 ;
    %wait E_0x1065cb0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x10b6e60_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10b6e60_0, 4, 32;
    %load/vec4 v0x10b6fa0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x10b6e60_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10b6e60_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x10b6e60_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10b6e60_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x10b6dc0_0;
    %load/vec4 v0x10b6dc0_0;
    %load/vec4 v0x10b6d20_0;
    %xor;
    %load/vec4 v0x10b6dc0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x10b6e60_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10b6e60_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x10b6e60_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10b6e60_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x10b6c80_0;
    %load/vec4 v0x10b6c80_0;
    %load/vec4 v0x10b6be0_0;
    %xor;
    %load/vec4 v0x10b6c80_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x10b6e60_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10b6e60_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x10b6e60_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10b6e60_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth10/machine/ece241_2013_q2/iter3/response4/top_module.sv";
