$date
	Sun Oct 23 07:54:09 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#360001
b10 !
1"
#360002
b10 &
b10 %
1$
#360003
0"
#360006
b1 &
1#
b1 %
#360010
b0 &
b0 %
0#
0$
#1350987
b1100 !
1"
#1350990
b1100 &
b1100 %
1$
#1350991
0"
#1350994
b110 &
b110 %
#1350998
b11 &
b11 %
#1351002
b1010 &
b1010 %
#1351006
b101 &
b101 %
#1351010
b10000 &
b10000 %
#1351014
b1000 &
b1000 %
#1351018
b100 &
b100 %
#1351022
b10 &
b10 %
#1351026
b1 &
b1 %
1#
#1351030
b0 &
0#
b0 %
0$
#2331361
b10011 !
1"
#2331362
b10011 &
b10011 %
1$
#2331363
0"
#2331366
b111010 &
b111010 %
#2331370
b11101 &
b11101 %
#2331374
b1011000 &
b1011000 %
#2331378
b101100 &
b101100 %
#2331382
b10110 &
b10110 %
#2331386
b1011 &
b1011 %
#2331390
b100010 &
b100010 %
#2331394
b10001 &
b10001 %
#2331398
b110100 &
b110100 %
#2331402
b11010 &
b11010 %
#2331406
b1101 &
b1101 %
#2331410
b101000 &
b101000 %
#2331414
b10100 &
b10100 %
#2331418
b1010 &
b1010 %
#2331422
b101 &
b101 %
#2331426
b10000 &
b10000 %
#2331430
b1000 &
b1000 %
#2331434
b100 &
b100 %
#2331438
b10 &
b10 %
#2331442
b1 &
b1 %
1#
#2331446
b0 &
0#
b0 %
0$
#4500012
