============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = F:/td/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     ASUS
   Run Date =   Sun Oct  1 20:03:33 2023

   Run on =     DESKTOP-BICF4SF
============================================================
RUN-1002 : start command "open_project CortexM0_SOC.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../../../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../../../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../../../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../../../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/final/td/rtl/global_def.v in ../../../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../../../rtl/CortexM0_SoC.v' in ../../../rtl/CortexM0_SoC.v(1)
HDL-1007 : undeclared symbol 'clk', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(71)
HDL-1007 : undeclared symbol 'row_beep', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(74)
HDL-1007 : undeclared symbol 'data', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(97)
HDL-7007 CRITICAL-WARNING: 'data' is already implicitly declared on line 97 in ../../../rtl/CortexM0_SoC.v(137)
HDL-7007 CRITICAL-WARNING: 'clk' is already implicitly declared on line 71 in ../../../rtl/CortexM0_SoC.v(217)
HDL-1007 : undeclared symbol 'HSEL_P12', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(710)
HDL-1007 : undeclared symbol 'HADDR_P12', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(711)
HDL-1007 : undeclared symbol 'HBURST_P12', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(712)
HDL-1007 : undeclared symbol 'HMASTLOCK_P12', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(713)
HDL-1007 : undeclared symbol 'HPROT_P12', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(714)
HDL-1007 : undeclared symbol 'HSIZE_P12', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(715)
HDL-1007 : undeclared symbol 'HTRANS_P12', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(716)
HDL-1007 : undeclared symbol 'HWDATA_P12', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(717)
HDL-1007 : undeclared symbol 'HWRITE_P12', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(718)
HDL-1007 : undeclared symbol 'HREADY_P12', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(719)
HDL-1007 : undeclared symbol 'HREADYOUT_P12', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(720)
HDL-1007 : undeclared symbol 'HRDATA_P12', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(721)
HDL-1007 : undeclared symbol 'HRESP_P12', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(722)
HDL-1007 : undeclared symbol 'interrupt_UART1', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(1008)
HDL-1007 : undeclared symbol 'interrupt_UART2', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(1034)
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../../../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../../../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../../../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../../../rtl/FIFO.v
HDL-1007 : analyze verilog file ../../../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../../../rtl/out/AND.v
HDL-1007 : analyze verilog file ../../../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../../../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../../../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../../../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../../../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../../../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../../../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../../../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file ../../key_16.v
HDL-1007 : analyze verilog file ../../../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../../../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../../../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../../../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../../../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../../../lcd/WriteCtrl.v
HDL-1007 : analyze verilog file ../../AHBlite_GPIO.v
HDL-1007 : analyze verilog file ../../../rtl/Keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/PLL.v(96)
RUN-1001 : Project manager successfully analyzed 38 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/CortexM0_SOC_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/CortexM0_SOC_gate.db" in  1.685014s wall, 1.640625s user + 0.031250s system = 1.671875s CPU (99.2%)

RUN-1004 : used memory is 210 MB, reserved memory is 186 MB, peak memory is 213 MB
RUN-1002 : start command "read_sdc ../../../Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/td/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net CLK_gen/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net QN_REF24MHz_dup_1 is clkc1 of pll CLK_gen/pll_inst.
SYN-4027 : Net kb/HCLK is clkc4 of pll CLK_gen/pll_inst.
SYN-4019 : Net System_clk_dup_4 is refclk of pll CLK_gen/pll_inst.
SYN-4020 : Net System_clk_dup_4 is fbclk of pll CLK_gen/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4024 : Net "LED_Interface/light_clk" drives clk pins.
SYN-4024 : Net "keyboard/scan_clk" drives clk pins.
SYN-4025 : Tag rtl::Net CLK_gen/clk0_out as clock net
SYN-4025 : Tag rtl::Net LED_Interface/light_clk as clock net
SYN-4025 : Tag rtl::Net QN_REF24MHz_dup_1 as clock net
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net System_clk_dup_4 as clock net
SYN-4025 : Tag rtl::Net kb/HCLK as clock net
SYN-4025 : Tag rtl::Net keyboard/scan_clk as clock net
SYN-4026 : Tagged 7 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net SWCLK_dup_1 to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net LED_Interface/light_clk to drive 20 clock pins.
SYN-4015 : Create BUFG instance for clk Net keyboard/scan_clk to drive 5 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 8020 instances
RUN-0007 : 6100 luts, 1637 seqs, 115 mslices, 62 lslices, 82 pads, 13 brams, 3 dsps
RUN-1001 : There are total 8589 nets
RUN-1001 : 4496 nets have 2 pins
RUN-1001 : 3008 nets have [3 - 5] pins
RUN-1001 : 670 nets have [6 - 10] pins
RUN-1001 : 229 nets have [11 - 20] pins
RUN-1001 : 169 nets have [21 - 99] pins
RUN-1001 : 17 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     275     
RUN-1001 :   No   |  No   |  Yes  |     424     
RUN-1001 :   No   |  Yes  |  No   |      8      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     159     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    6    |  39   |     6      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 51
PHY-3001 : Initial placement ...
PHY-3001 : design contains 8018 instances, 6100 luts, 1637 seqs, 177 slices, 25 macros(177 instances: 115 mslices 62 lslices)
PHY-0007 : Cell area utilization is 32%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 38, tpin num: 38058, tnet num: 8543, tinst num: 8018, tnode num: 43150, tedge num: 61421.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.069721s wall, 1.062500s user + 0.000000s system = 1.062500s CPU (99.3%)

RUN-1004 : used memory is 296 MB, reserved memory is 274 MB, peak memory is 296 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 8543 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.436284s wall, 1.406250s user + 0.031250s system = 1.437500s CPU (100.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.06273e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 8018.
PHY-3001 : Level 1 #clusters 1200.
PHY-3001 : End clustering;  0.144013s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (86.8%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 32%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 704111, overlap = 213.281
PHY-3002 : Step(2): len = 590511, overlap = 246.969
PHY-3002 : Step(3): len = 439091, overlap = 313.406
PHY-3002 : Step(4): len = 372505, overlap = 375.906
PHY-3002 : Step(5): len = 299006, overlap = 428.062
PHY-3002 : Step(6): len = 263314, overlap = 453.094
PHY-3002 : Step(7): len = 220634, overlap = 498.188
PHY-3002 : Step(8): len = 193770, overlap = 528.656
PHY-3002 : Step(9): len = 168965, overlap = 562.781
PHY-3002 : Step(10): len = 153195, overlap = 578.281
PHY-3002 : Step(11): len = 138806, overlap = 608.906
PHY-3002 : Step(12): len = 123528, overlap = 619.969
PHY-3002 : Step(13): len = 107441, overlap = 624.656
PHY-3002 : Step(14): len = 100188, overlap = 639.094
PHY-3002 : Step(15): len = 91751.3, overlap = 653.031
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.68323e-06
PHY-3002 : Step(16): len = 95668.7, overlap = 648.156
PHY-3002 : Step(17): len = 115165, overlap = 635.219
PHY-3002 : Step(18): len = 120200, overlap = 617.312
PHY-3002 : Step(19): len = 122563, overlap = 611.25
PHY-3002 : Step(20): len = 119534, overlap = 600.188
PHY-3002 : Step(21): len = 118492, overlap = 596.062
PHY-3002 : Step(22): len = 118118, overlap = 596.5
PHY-3002 : Step(23): len = 118171, overlap = 584.625
PHY-3002 : Step(24): len = 118481, overlap = 578.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.36646e-06
PHY-3002 : Step(25): len = 139170, overlap = 557.844
PHY-3002 : Step(26): len = 159298, overlap = 519.188
PHY-3002 : Step(27): len = 171433, overlap = 488.438
PHY-3002 : Step(28): len = 176995, overlap = 484.938
PHY-3002 : Step(29): len = 176569, overlap = 473.25
PHY-3002 : Step(30): len = 174222, overlap = 477
PHY-3002 : Step(31): len = 171606, overlap = 489.719
PHY-3002 : Step(32): len = 168853, overlap = 506.594
PHY-3002 : Step(33): len = 167903, overlap = 494.219
PHY-3002 : Step(34): len = 166320, overlap = 503.594
PHY-3002 : Step(35): len = 164317, overlap = 510.656
PHY-3002 : Step(36): len = 164001, overlap = 519.812
PHY-3002 : Step(37): len = 162874, overlap = 516.188
PHY-3002 : Step(38): len = 162096, overlap = 509.906
PHY-3002 : Step(39): len = 160490, overlap = 518
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.73291e-06
PHY-3002 : Step(40): len = 178939, overlap = 501.625
PHY-3002 : Step(41): len = 193597, overlap = 470.844
PHY-3002 : Step(42): len = 200309, overlap = 447.219
PHY-3002 : Step(43): len = 201782, overlap = 432.906
PHY-3002 : Step(44): len = 201025, overlap = 428.062
PHY-3002 : Step(45): len = 199676, overlap = 432.531
PHY-3002 : Step(46): len = 197813, overlap = 441.969
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.34658e-05
PHY-3002 : Step(47): len = 223594, overlap = 415.562
PHY-3002 : Step(48): len = 246508, overlap = 378.969
PHY-3002 : Step(49): len = 257131, overlap = 333.375
PHY-3002 : Step(50): len = 258521, overlap = 323.688
PHY-3002 : Step(51): len = 255690, overlap = 328.906
PHY-3002 : Step(52): len = 252322, overlap = 329.688
PHY-3002 : Step(53): len = 248909, overlap = 334.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.69316e-05
PHY-3002 : Step(54): len = 279906, overlap = 251.781
PHY-3002 : Step(55): len = 306339, overlap = 202.031
PHY-3002 : Step(56): len = 320790, overlap = 183.281
PHY-3002 : Step(57): len = 324591, overlap = 170.312
PHY-3002 : Step(58): len = 321333, overlap = 179.969
PHY-3002 : Step(59): len = 317473, overlap = 175.562
PHY-3002 : Step(60): len = 313109, overlap = 178.5
PHY-3002 : Step(61): len = 311444, overlap = 181.312
PHY-3002 : Step(62): len = 310073, overlap = 178.125
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 5.38633e-05
PHY-3002 : Step(63): len = 341295, overlap = 141.312
PHY-3002 : Step(64): len = 360229, overlap = 111.625
PHY-3002 : Step(65): len = 366420, overlap = 110.438
PHY-3002 : Step(66): len = 369280, overlap = 117.25
PHY-3002 : Step(67): len = 370650, overlap = 95.7188
PHY-3002 : Step(68): len = 370595, overlap = 92.0938
PHY-3002 : Step(69): len = 368414, overlap = 98.4688
PHY-3002 : Step(70): len = 367810, overlap = 99.625
PHY-3002 : Step(71): len = 367635, overlap = 101.312
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000107727
PHY-3002 : Step(72): len = 392760, overlap = 91.4688
PHY-3002 : Step(73): len = 411623, overlap = 73.1562
PHY-3002 : Step(74): len = 417716, overlap = 73.625
PHY-3002 : Step(75): len = 420528, overlap = 72.7188
PHY-3002 : Step(76): len = 420634, overlap = 71.75
PHY-3002 : Step(77): len = 419878, overlap = 70.875
PHY-3002 : Step(78): len = 418119, overlap = 71.5312
PHY-3002 : Step(79): len = 418748, overlap = 63.9688
PHY-3002 : Step(80): len = 420549, overlap = 65.4062
PHY-3002 : Step(81): len = 422187, overlap = 68.6875
PHY-3002 : Step(82): len = 421621, overlap = 67.8438
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000214986
PHY-3002 : Step(83): len = 441001, overlap = 62.25
PHY-3002 : Step(84): len = 454636, overlap = 59.1875
PHY-3002 : Step(85): len = 457904, overlap = 59.875
PHY-3002 : Step(86): len = 461601, overlap = 57.1562
PHY-3002 : Step(87): len = 466206, overlap = 58.8438
PHY-3002 : Step(88): len = 469387, overlap = 53.4688
PHY-3002 : Step(89): len = 467734, overlap = 57.5938
PHY-3002 : Step(90): len = 467610, overlap = 51.5312
PHY-3002 : Step(91): len = 468539, overlap = 56.1562
PHY-3002 : Step(92): len = 469374, overlap = 53.7188
PHY-3002 : Step(93): len = 469182, overlap = 54.25
PHY-3002 : Step(94): len = 469019, overlap = 51.6875
PHY-3002 : Step(95): len = 468762, overlap = 48.6875
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000429972
PHY-3002 : Step(96): len = 480255, overlap = 50.3125
PHY-3002 : Step(97): len = 489666, overlap = 45.625
PHY-3002 : Step(98): len = 494380, overlap = 44.5625
PHY-3002 : Step(99): len = 496004, overlap = 44.5625
PHY-3002 : Step(100): len = 497676, overlap = 47.5625
PHY-3002 : Step(101): len = 499037, overlap = 45.3125
PHY-3002 : Step(102): len = 499281, overlap = 44.5
PHY-3002 : Step(103): len = 500108, overlap = 44.5
PHY-3002 : Step(104): len = 501289, overlap = 47.125
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000859944
PHY-3002 : Step(105): len = 509302, overlap = 45.0312
PHY-3002 : Step(106): len = 519125, overlap = 39.9375
PHY-3002 : Step(107): len = 522433, overlap = 43.3125
PHY-3002 : Step(108): len = 523908, overlap = 44.0625
PHY-3002 : Step(109): len = 525366, overlap = 43.8125
PHY-3002 : Step(110): len = 526481, overlap = 39.3125
PHY-3002 : Step(111): len = 527173, overlap = 39.3125
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00164152
PHY-3002 : Step(112): len = 532255, overlap = 34.8125
PHY-3002 : Step(113): len = 538123, overlap = 35.4375
PHY-3002 : Step(114): len = 539702, overlap = 36.75
PHY-3002 : Step(115): len = 541145, overlap = 41.5
PHY-3002 : Step(116): len = 543397, overlap = 36.5625
PHY-3002 : Step(117): len = 544878, overlap = 36.3125
PHY-3002 : Step(118): len = 545001, overlap = 36.3125
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00286004
PHY-3002 : Step(119): len = 547696, overlap = 36.3125
PHY-3002 : Step(120): len = 551050, overlap = 36
PHY-3002 : Step(121): len = 553016, overlap = 36
PHY-3002 : Step(122): len = 555387, overlap = 35.375
PHY-3002 : Step(123): len = 557277, overlap = 31.5
PHY-3002 : Step(124): len = 558119, overlap = 33.75
PHY-3002 : Step(125): len = 558095, overlap = 33.75
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.00521916
PHY-3002 : Step(126): len = 559930, overlap = 33.75
PHY-3002 : Step(127): len = 562075, overlap = 34.5625
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.015323s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (102.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 39%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/8589.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 698904, over cnt = 1233(3%), over = 5401, worst = 23
PHY-1001 : End global iterations;  0.856758s wall, 1.171875s user + 0.046875s system = 1.218750s CPU (142.3%)

PHY-1001 : Congestion index: top1 = 79.85, top5 = 59.90, top10 = 50.56, top15 = 44.61.
PHY-3001 : End congestion estimation;  1.125636s wall, 1.343750s user + 0.062500s system = 1.406250s CPU (124.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8543 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.480953s wall, 0.421875s user + 0.015625s system = 0.437500s CPU (91.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000411282
PHY-3002 : Step(128): len = 589306, overlap = 4.28125
PHY-3002 : Step(129): len = 588084, overlap = 3.90625
PHY-3002 : Step(130): len = 587244, overlap = 3.53125
PHY-3002 : Step(131): len = 585921, overlap = 3.375
PHY-3002 : Step(132): len = 584926, overlap = 3.375
PHY-3002 : Step(133): len = 583763, overlap = 3.46875
PHY-3002 : Step(134): len = 581965, overlap = 3.375
PHY-3002 : Step(135): len = 579854, overlap = 3.375
PHY-3002 : Step(136): len = 579018, overlap = 3.375
PHY-3002 : Step(137): len = 578369, overlap = 3.375
PHY-3002 : Step(138): len = 577157, overlap = 3.375
PHY-3002 : Step(139): len = 575377, overlap = 3.46875
PHY-3002 : Step(140): len = 573977, overlap = 3.5625
PHY-3002 : Step(141): len = 572850, overlap = 3.5625
PHY-3002 : Step(142): len = 571369, overlap = 3.5625
PHY-3002 : Step(143): len = 569391, overlap = 3.3125
PHY-3002 : Step(144): len = 568109, overlap = 3.25
PHY-3002 : Step(145): len = 566999, overlap = 3.625
PHY-3002 : Step(146): len = 565700, overlap = 3.75
PHY-3002 : Step(147): len = 564756, overlap = 2.25
PHY-3002 : Step(148): len = 564768, overlap = 1.375
PHY-3002 : Step(149): len = 563696, overlap = 0.9375
PHY-3002 : Step(150): len = 563196, overlap = 0.9375
PHY-3002 : Step(151): len = 562147, overlap = 0.875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 39%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 20/8589.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 680112, over cnt = 1575(4%), over = 4822, worst = 29
PHY-1001 : End global iterations;  1.223187s wall, 2.078125s user + 0.015625s system = 2.093750s CPU (171.2%)

PHY-1001 : Congestion index: top1 = 66.31, top5 = 52.62, top10 = 46.36, top15 = 42.57.
PHY-3001 : End congestion estimation;  1.435571s wall, 2.281250s user + 0.031250s system = 2.312500s CPU (161.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8543 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.496804s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (100.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000414827
PHY-3002 : Step(152): len = 560098, overlap = 17.5938
PHY-3002 : Step(153): len = 555619, overlap = 10
PHY-3002 : Step(154): len = 550488, overlap = 8.28125
PHY-3002 : Step(155): len = 543055, overlap = 8.53125
PHY-3002 : Step(156): len = 535790, overlap = 9.34375
PHY-3002 : Step(157): len = 528701, overlap = 8.875
PHY-3002 : Step(158): len = 521741, overlap = 10.7188
PHY-3002 : Step(159): len = 515844, overlap = 10.7188
PHY-3002 : Step(160): len = 510619, overlap = 12.4375
PHY-3002 : Step(161): len = 507299, overlap = 14.0312
PHY-3002 : Step(162): len = 503318, overlap = 13.375
PHY-3002 : Step(163): len = 500182, overlap = 13.6562
PHY-3002 : Step(164): len = 497893, overlap = 13.9375
PHY-3002 : Step(165): len = 495854, overlap = 13.1562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000829654
PHY-3002 : Step(166): len = 501954, overlap = 8.75
PHY-3002 : Step(167): len = 511837, overlap = 7.8125
PHY-3002 : Step(168): len = 518398, overlap = 7.0625
PHY-3002 : Step(169): len = 520724, overlap = 7.59375
PHY-3002 : Step(170): len = 522929, overlap = 7.125
PHY-3002 : Step(171): len = 524159, overlap = 6.375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00165115
PHY-3002 : Step(172): len = 529558, overlap = 5.875
PHY-3002 : Step(173): len = 537146, overlap = 5.71875
PHY-3002 : Step(174): len = 541342, overlap = 4.71875
PHY-3002 : Step(175): len = 546339, overlap = 5.65625
PHY-3002 : Step(176): len = 549938, overlap = 4.9375
PHY-3002 : Step(177): len = 553401, overlap = 4.03125
PHY-3002 : Step(178): len = 555668, overlap = 3.65625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00303759
PHY-3002 : Step(179): len = 558266, overlap = 2.90625
PHY-3002 : Step(180): len = 564331, overlap = 2.9375
PHY-3002 : Step(181): len = 567471, overlap = 2.6875
PHY-3002 : Step(182): len = 569388, overlap = 2.65625
PHY-3002 : Step(183): len = 572837, overlap = 2.25
PHY-3002 : Step(184): len = 576275, overlap = 2.90625
PHY-3002 : Step(185): len = 579665, overlap = 2.75
PHY-3002 : Step(186): len = 580694, overlap = 2.90625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00575223
PHY-3002 : Step(187): len = 582514, overlap = 2.625
PHY-3002 : Step(188): len = 584285, overlap = 2.28125
PHY-3002 : Step(189): len = 587024, overlap = 1.875
PHY-3002 : Step(190): len = 592122, overlap = 1.84375
PHY-3002 : Step(191): len = 594847, overlap = 1.75
PHY-3002 : Step(192): len = 596852, overlap = 2.25
PHY-3002 : Step(193): len = 597672, overlap = 2.1875
PHY-3002 : Step(194): len = 598570, overlap = 2.5625
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 38, tpin num: 38058, tnet num: 8543, tinst num: 8018, tnode num: 43150, tedge num: 61421.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.278155s wall, 1.234375s user + 0.031250s system = 1.265625s CPU (99.0%)

RUN-1004 : used memory is 339 MB, reserved memory is 320 MB, peak memory is 395 MB
OPT-1001 : Total overflow 103.03 peak overflow 1.22
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 217/8589.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 727432, over cnt = 1553(4%), over = 4038, worst = 20
PHY-1001 : End global iterations;  1.269694s wall, 2.125000s user + 0.062500s system = 2.187500s CPU (172.3%)

PHY-1001 : Congestion index: top1 = 61.70, top5 = 49.49, top10 = 44.00, top15 = 40.65.
PHY-1001 : End incremental global routing;  1.487067s wall, 2.343750s user + 0.062500s system = 2.406250s CPU (161.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8543 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.462430s wall, 0.437500s user + 0.015625s system = 0.453125s CPU (98.0%)

OPT-1001 : 21 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 82 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 7909 has valid locations, 140 needs to be replaced
PHY-3001 : design contains 8137 instances, 6115 luts, 1741 seqs, 177 slices, 25 macros(177 instances: 115 mslices 62 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 615629
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 39%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7912/8708.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 738888, over cnt = 1564(4%), over = 4042, worst = 20
PHY-1001 : End global iterations;  0.276999s wall, 0.343750s user + 0.031250s system = 0.375000s CPU (135.4%)

PHY-1001 : Congestion index: top1 = 61.62, top5 = 49.72, top10 = 44.32, top15 = 40.95.
PHY-3001 : End congestion estimation;  0.515594s wall, 0.593750s user + 0.031250s system = 0.625000s CPU (121.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 38, tpin num: 38496, tnet num: 8662, tinst num: 8137, tnode num: 43839, tedge num: 62059.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.482987s wall, 1.468750s user + 0.015625s system = 1.484375s CPU (100.1%)

RUN-1004 : used memory is 360 MB, reserved memory is 345 MB, peak memory is 402 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8662 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.046179s wall, 2.031250s user + 0.015625s system = 2.046875s CPU (100.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(195): len = 614975, overlap = 0
PHY-3002 : Step(196): len = 614219, overlap = 0
PHY-3002 : Step(197): len = 613882, overlap = 0
PHY-3002 : Step(198): len = 613572, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 39%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 7983/8708.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 736840, over cnt = 1562(4%), over = 4049, worst = 20
PHY-1001 : End global iterations;  0.204744s wall, 0.234375s user + 0.031250s system = 0.265625s CPU (129.7%)

PHY-1001 : Congestion index: top1 = 61.98, top5 = 49.75, top10 = 44.28, top15 = 40.87.
PHY-3001 : End congestion estimation;  0.414258s wall, 0.437500s user + 0.031250s system = 0.468750s CPU (113.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8662 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.554735s wall, 0.515625s user + 0.031250s system = 0.546875s CPU (98.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00295729
PHY-3002 : Step(199): len = 613602, overlap = 2.53125
PHY-3002 : Step(200): len = 613826, overlap = 2.5
PHY-3001 : Final: Len = 613826, Over = 2.5
PHY-3001 : End incremental placement;  4.086798s wall, 4.296875s user + 0.218750s system = 4.515625s CPU (110.5%)

OPT-1001 : Total overflow 104.09 peak overflow 1.22
OPT-1001 : End high-fanout net optimization;  6.528896s wall, 7.625000s user + 0.296875s system = 7.921875s CPU (121.3%)

OPT-1001 : Current memory(MB): used = 400, reserve = 383, peak = 408.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7996/8708.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 736712, over cnt = 1533(4%), over = 3827, worst = 20
PHY-1002 : len = 750024, over cnt = 744(2%), over = 1510, worst = 16
PHY-1002 : len = 755936, over cnt = 359(1%), over = 725, worst = 16
PHY-1002 : len = 758112, over cnt = 165(0%), over = 310, worst = 7
PHY-1002 : len = 760512, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.155818s wall, 1.640625s user + 0.000000s system = 1.640625s CPU (141.9%)

PHY-1001 : Congestion index: top1 = 51.34, top5 = 44.42, top10 = 40.75, top15 = 38.41.
OPT-1001 : End congestion update;  1.409813s wall, 1.890625s user + 0.000000s system = 1.890625s CPU (134.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8662 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.384209s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (101.7%)

OPT-0007 : Start: WNS 2136 TNS 0 NUM_FEPS 0
OPT-0007 : Iter 1: improved WNS 2503 TNS 0 NUM_FEPS 0 with 19 cells processed and 2750 slack improved
OPT-0007 : Iter 2: improved WNS 2503 TNS 0 NUM_FEPS 0 with 7 cells processed and 1600 slack improved
OPT-0007 : Iter 3: improved WNS 2557 TNS 0 NUM_FEPS 0 with 8 cells processed and 1000 slack improved
OPT-0007 : Iter 4: improved WNS 2557 TNS 0 NUM_FEPS 0 with 3 cells processed and 100 slack improved
OPT-1001 : End global optimization;  1.937579s wall, 2.375000s user + 0.000000s system = 2.375000s CPU (122.6%)

OPT-1001 : Current memory(MB): used = 401, reserve = 383, peak = 408.
OPT-1001 : End physical optimization;  10.436546s wall, 11.812500s user + 0.343750s system = 12.156250s CPU (116.5%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 6115 LUT to BLE ...
SYN-4008 : Packed 6115 LUT and 791 SEQ to BLE.
SYN-4003 : Packing 950 remaining SEQ's ...
SYN-4005 : Packed 909 SEQ with LUT/SLICE
SYN-4006 : 4427 single LUT's are left
SYN-4006 : 41 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 6156/6439 primitive instances ...
PHY-3001 : End packing;  0.980272s wall, 0.890625s user + 0.000000s system = 0.890625s CPU (90.9%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 3890 instances
RUN-1001 : 1892 mslices, 1892 lslices, 82 pads, 13 brams, 3 dsps
RUN-1001 : There are total 8064 nets
RUN-1001 : 3312 nets have 2 pins
RUN-1001 : 3376 nets have [3 - 5] pins
RUN-1001 : 798 nets have [6 - 10] pins
RUN-1001 : 306 nets have [11 - 20] pins
RUN-1001 : 270 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 3888 instances, 3784 slices, 25 macros(177 instances: 115 mslices 62 lslices)
PHY-3001 : Cell area utilization is 45%
PHY-3001 : After packing: Len = 624191, Over = 44.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4309/8064.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 759624, over cnt = 851(2%), over = 1156, worst = 7
PHY-1002 : len = 761472, over cnt = 490(1%), over = 627, worst = 5
PHY-1002 : len = 764992, over cnt = 203(0%), over = 250, worst = 5
PHY-1002 : len = 766616, over cnt = 47(0%), over = 52, worst = 2
PHY-1002 : len = 767024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.401914s wall, 2.078125s user + 0.031250s system = 2.109375s CPU (150.5%)

PHY-1001 : Congestion index: top1 = 53.81, top5 = 45.79, top10 = 41.60, top15 = 38.84.
PHY-3001 : End congestion estimation;  1.702169s wall, 2.390625s user + 0.031250s system = 2.421875s CPU (142.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 38, tpin num: 39194, tnet num: 8018, tinst num: 3888, tnode num: 43938, tedge num: 65750.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.727546s wall, 1.703125s user + 0.015625s system = 1.718750s CPU (99.5%)

RUN-1004 : used memory is 378 MB, reserved memory is 362 MB, peak memory is 408 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8018 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.233716s wall, 2.218750s user + 0.015625s system = 2.234375s CPU (100.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000125022
PHY-3002 : Step(201): len = 607966, overlap = 37
PHY-3002 : Step(202): len = 597532, overlap = 35.25
PHY-3002 : Step(203): len = 590264, overlap = 38.5
PHY-3002 : Step(204): len = 582268, overlap = 45
PHY-3002 : Step(205): len = 575631, overlap = 44.25
PHY-3002 : Step(206): len = 572103, overlap = 46.5
PHY-3002 : Step(207): len = 566318, overlap = 51.25
PHY-3002 : Step(208): len = 563933, overlap = 50
PHY-3002 : Step(209): len = 561783, overlap = 50
PHY-3002 : Step(210): len = 559193, overlap = 50.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000250044
PHY-3002 : Step(211): len = 572187, overlap = 36
PHY-3002 : Step(212): len = 579079, overlap = 31.25
PHY-3002 : Step(213): len = 582392, overlap = 29.75
PHY-3002 : Step(214): len = 585227, overlap = 31.75
PHY-3002 : Step(215): len = 587351, overlap = 28.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000496636
PHY-3002 : Step(216): len = 597816, overlap = 21.25
PHY-3002 : Step(217): len = 603772, overlap = 17.75
PHY-3002 : Step(218): len = 612461, overlap = 14.5
PHY-3002 : Step(219): len = 614578, overlap = 12.5
PHY-3002 : Step(220): len = 615601, overlap = 16
PHY-3002 : Step(221): len = 616087, overlap = 16.75
PHY-3002 : Step(222): len = 618227, overlap = 16.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000911797
PHY-3002 : Step(223): len = 624487, overlap = 14
PHY-3002 : Step(224): len = 629074, overlap = 13
PHY-3002 : Step(225): len = 634642, overlap = 12.5
PHY-3002 : Step(226): len = 637060, overlap = 13
PHY-3002 : Step(227): len = 638116, overlap = 11.75
PHY-3002 : Step(228): len = 638660, overlap = 13.25
PHY-3002 : Step(229): len = 640132, overlap = 13
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00178667
PHY-3002 : Step(230): len = 644416, overlap = 12.25
PHY-3002 : Step(231): len = 647132, overlap = 12.5
PHY-3002 : Step(232): len = 649601, overlap = 11.25
PHY-3002 : Step(233): len = 651561, overlap = 10.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.594365s wall, 1.468750s user + 2.921875s system = 4.390625s CPU (275.4%)

PHY-3001 : Trial Legalized: Len = 663627
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 193/8064.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 788544, over cnt = 1043(2%), over = 1551, worst = 7
PHY-1002 : len = 792392, over cnt = 542(1%), over = 736, worst = 6
PHY-1002 : len = 796768, over cnt = 173(0%), over = 245, worst = 4
PHY-1002 : len = 798264, over cnt = 43(0%), over = 59, worst = 4
PHY-1002 : len = 798632, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.866259s wall, 3.265625s user + 0.078125s system = 3.343750s CPU (179.2%)

PHY-1001 : Congestion index: top1 = 60.62, top5 = 50.82, top10 = 45.47, top15 = 42.29.
PHY-3001 : End congestion estimation;  2.157573s wall, 3.562500s user + 0.078125s system = 3.640625s CPU (168.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8018 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.498037s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (100.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000343307
PHY-3002 : Step(234): len = 643045, overlap = 6.5
PHY-3002 : Step(235): len = 633203, overlap = 9
PHY-3002 : Step(236): len = 624584, overlap = 14.75
PHY-3002 : Step(237): len = 617985, overlap = 20
PHY-3002 : Step(238): len = 613577, overlap = 25.25
PHY-3002 : Step(239): len = 611277, overlap = 24.5
PHY-3002 : Step(240): len = 609812, overlap = 24.75
PHY-3002 : Step(241): len = 609232, overlap = 24.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000682982
PHY-3002 : Step(242): len = 619722, overlap = 20.5
PHY-3002 : Step(243): len = 623939, overlap = 17.75
PHY-3002 : Step(244): len = 628097, overlap = 18
PHY-3002 : Step(245): len = 630139, overlap = 16.75
PHY-3002 : Step(246): len = 630735, overlap = 17.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.043063s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (72.6%)

PHY-3001 : Legalized: Len = 636414, Over = 0
PHY-3001 : Spreading special nets. 9 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.031251s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (100.0%)

PHY-3001 : 9 instances has been re-located, deltaX = 1, deltaY = 7, maxDist = 1.
PHY-3001 : Final: Len = 636480, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 38, tpin num: 39194, tnet num: 8018, tinst num: 3888, tnode num: 43938, tedge num: 65750.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.909611s wall, 1.875000s user + 0.031250s system = 1.906250s CPU (99.8%)

RUN-1004 : used memory is 393 MB, reserved memory is 385 MB, peak memory is 432 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1347/8064.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 766536, over cnt = 977(2%), over = 1441, worst = 5
PHY-1002 : len = 770216, over cnt = 514(1%), over = 714, worst = 4
PHY-1002 : len = 774552, over cnt = 170(0%), over = 232, worst = 4
PHY-1002 : len = 776472, over cnt = 19(0%), over = 27, worst = 4
PHY-1002 : len = 776672, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End global iterations;  1.738750s wall, 2.890625s user + 0.062500s system = 2.953125s CPU (169.8%)

PHY-1001 : Congestion index: top1 = 53.84, top5 = 46.50, top10 = 42.40, top15 = 39.73.
PHY-1001 : End incremental global routing;  2.035261s wall, 3.187500s user + 0.062500s system = 3.250000s CPU (159.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8018 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.536219s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (99.1%)

OPT-1001 : 3 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 82 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3797 has valid locations, 13 needs to be replaced
PHY-3001 : design contains 3898 instances, 3794 slices, 25 macros(177 instances: 115 mslices 62 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 639228
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7649/8072.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 779760, over cnt = 48(0%), over = 53, worst = 4
PHY-1002 : len = 779880, over cnt = 13(0%), over = 13, worst = 1
PHY-1002 : len = 779936, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 780000, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 780000, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.540945s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (104.0%)

PHY-1001 : Congestion index: top1 = 54.14, top5 = 46.61, top10 = 42.47, top15 = 39.82.
PHY-3001 : End congestion estimation;  0.814377s wall, 0.828125s user + 0.000000s system = 0.828125s CPU (101.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 38, tpin num: 39285, tnet num: 8026, tinst num: 3898, tnode num: 44038, tedge num: 65876.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.867303s wall, 1.875000s user + 0.000000s system = 1.875000s CPU (100.4%)

RUN-1004 : used memory is 416 MB, reserved memory is 404 MB, peak memory is 438 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8026 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.369531s wall, 2.375000s user + 0.000000s system = 2.375000s CPU (100.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(247): len = 638236, overlap = 0
PHY-3002 : Step(248): len = 638006, overlap = 0
PHY-3002 : Step(249): len = 637696, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 7645/8072.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 778144, over cnt = 32(0%), over = 48, worst = 6
PHY-1002 : len = 778344, over cnt = 9(0%), over = 9, worst = 1
PHY-1002 : len = 778416, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 778416, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.438957s wall, 0.453125s user + 0.031250s system = 0.484375s CPU (110.3%)

PHY-1001 : Congestion index: top1 = 53.88, top5 = 46.76, top10 = 42.61, top15 = 39.91.
PHY-3001 : End congestion estimation;  0.677654s wall, 0.703125s user + 0.031250s system = 0.734375s CPU (108.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8026 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.493606s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (98.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000207811
PHY-3002 : Step(250): len = 637836, overlap = 0.25
PHY-3002 : Step(251): len = 637836, overlap = 0.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010562s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 637858, Over = 0
PHY-3001 : End spreading;  0.027623s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (113.1%)

PHY-3001 : Final: Len = 637858, Over = 0
PHY-3001 : End incremental placement;  4.742889s wall, 4.750000s user + 0.078125s system = 4.828125s CPU (101.8%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  7.664930s wall, 8.906250s user + 0.140625s system = 9.046875s CPU (118.0%)

OPT-1001 : Current memory(MB): used = 443, reserve = 430, peak = 444.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7647/8072.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 778648, over cnt = 17(0%), over = 22, worst = 3
PHY-1002 : len = 778776, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 778784, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.341493s wall, 0.375000s user + 0.031250s system = 0.406250s CPU (119.0%)

PHY-1001 : Congestion index: top1 = 53.66, top5 = 46.63, top10 = 42.54, top15 = 39.84.
OPT-1001 : End congestion update;  0.610477s wall, 0.640625s user + 0.031250s system = 0.671875s CPU (110.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8026 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.400542s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (97.5%)

OPT-0007 : Start: WNS 2555 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 82 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3810 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3898 instances, 3794 slices, 25 macros(177 instances: 115 mslices 62 lslices)
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Initial: Len = 644472, Over = 0
PHY-3001 : End spreading;  0.031005s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (100.8%)

PHY-3001 : Final: Len = 644472, Over = 0
PHY-3001 : End incremental legalization;  0.287383s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (103.3%)

OPT-0007 : Iter 1: improved WNS 2766 TNS 0 NUM_FEPS 0 with 14 cells processed and 1400 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 82 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3810 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3898 instances, 3794 slices, 25 macros(177 instances: 115 mslices 62 lslices)
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Initial: Len = 648010, Over = 0
PHY-3001 : End spreading;  0.026763s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (116.8%)

PHY-3001 : Final: Len = 648010, Over = 0
PHY-3001 : End incremental legalization;  0.298846s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (104.6%)

OPT-0007 : Iter 2: improved WNS 3005 TNS 0 NUM_FEPS 0 with 12 cells processed and 1246 slack improved
OPT-1001 : End path based optimization;  2.709945s wall, 2.734375s user + 0.046875s system = 2.781250s CPU (102.6%)

OPT-1001 : Current memory(MB): used = 444, reserve = 431, peak = 445.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8026 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.403357s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (96.8%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7584/8072.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 789904, over cnt = 51(0%), over = 65, worst = 6
PHY-1002 : len = 790152, over cnt = 19(0%), over = 19, worst = 1
PHY-1002 : len = 790232, over cnt = 8(0%), over = 8, worst = 1
PHY-1002 : len = 790248, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.499067s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (100.2%)

PHY-1001 : Congestion index: top1 = 53.79, top5 = 47.06, top10 = 42.94, top15 = 40.17.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8026 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.392495s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (99.5%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 3005 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 53.310345
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack 3005ps with logic level 17 
RUN-1001 :       #2 path slack 3005ps with logic level 17 
RUN-1001 :       #3 path slack 3021ps with logic level 16 
RUN-1001 :       #4 path slack 3021ps with logic level 16 
RUN-1001 :       #5 path slack 3055ps with logic level 17 
RUN-1001 :       #6 path slack 3055ps with logic level 17 
OPT-1001 : End physical optimization;  13.979807s wall, 15.187500s user + 0.234375s system = 15.421875s CPU (110.3%)

RUN-1003 : finish command "place" in  52.622025s wall, 88.078125s user + 9.625000s system = 97.703125s CPU (185.7%)

RUN-1004 : used memory is 387 MB, reserved memory is 378 MB, peak memory is 445 MB
RUN-1002 : start command "export_db CortexM0_SOC_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db CortexM0_SOC_place.db" in  1.681123s wall, 2.906250s user + 0.000000s system = 2.906250s CPU (172.9%)

RUN-1004 : used memory is 387 MB, reserved memory is 378 MB, peak memory is 445 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/td/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 3900 instances
RUN-1001 : 1892 mslices, 1902 lslices, 82 pads, 13 brams, 3 dsps
RUN-1001 : There are total 8072 nets
RUN-1001 : 3312 nets have 2 pins
RUN-1001 : 3368 nets have [3 - 5] pins
RUN-1001 : 803 nets have [6 - 10] pins
RUN-1001 : 314 nets have [11 - 20] pins
RUN-1001 : 273 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 38, tpin num: 39285, tnet num: 8026, tinst num: 3898, tnode num: 44038, tedge num: 65876.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.676728s wall, 1.687500s user + 0.000000s system = 1.687500s CPU (100.6%)

RUN-1004 : used memory is 384 MB, reserved memory is 368 MB, peak memory is 445 MB
PHY-1001 : 1892 mslices, 1902 lslices, 82 pads, 13 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8026 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 770352, over cnt = 994(2%), over = 1518, worst = 7
PHY-1002 : len = 775144, over cnt = 523(1%), over = 732, worst = 6
PHY-1002 : len = 778384, over cnt = 276(0%), over = 375, worst = 6
PHY-1002 : len = 781888, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 781928, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.772213s wall, 3.125000s user + 0.093750s system = 3.218750s CPU (181.6%)

PHY-1001 : Congestion index: top1 = 55.17, top5 = 47.27, top10 = 42.97, top15 = 40.19.
PHY-1001 : End global routing;  2.065784s wall, 3.390625s user + 0.093750s system = 3.484375s CPU (168.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 433, reserve = 423, peak = 445.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance Col[0]_syn_4 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net QN_REF24MHz_dup_1 will be routed on clock mesh
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net System_clk_dup_4 will be routed on clock mesh
PHY-1001 : clock net CLK_gen/clk0_out will be merged with clock CLK_gen/clk0_buf
PHY-1001 : clock net LED_Interface/light_clk_syn_4 will be merged with clock LED_Interface/light_clk
PHY-1001 : net kb/HCLK will be routed on clock mesh
PHY-1001 : clock net keyboard/scan_clk_syn_4 will be merged with clock keyboard/scan_clk
PHY-1001 : Current memory(MB): used = 690, reserve = 682, peak = 690.
PHY-1001 : End build detailed router design. 6.593245s wall, 6.078125s user + 0.078125s system = 6.156250s CPU (93.4%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 83040, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 2.493832s wall, 2.453125s user + 0.000000s system = 2.453125s CPU (98.4%)

PHY-1001 : Current memory(MB): used = 724, reserve = 717, peak = 724.
PHY-1001 : End phase 1; 2.500203s wall, 2.453125s user + 0.000000s system = 2.453125s CPU (98.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 69% nets.
PHY-1001 : Routed 96% nets.
PHY-1022 : len = 1.97446e+06, over cnt = 255(0%), over = 255, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 732, reserve = 723, peak = 732.
PHY-1001 : End initial routed; 69.094014s wall, 140.843750s user + 0.531250s system = 141.375000s CPU (204.6%)

PHY-1001 : Update timing.....
PHY-1001 : 761/7800(9%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -2.354   |  -300.552  |  457  
RUN-1001 :   Hold   |  -0.746   |   -0.905   |   2   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 3.549919s wall, 3.437500s user + 0.015625s system = 3.453125s CPU (97.3%)

PHY-1001 : Current memory(MB): used = 739, reserve = 730, peak = 739.
PHY-1001 : End phase 2; 72.644017s wall, 144.281250s user + 0.546875s system = 144.828125s CPU (199.4%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 117 pins with SWNS -0.970ns STNS -54.620ns FEP 218.
PHY-1001 : End OPT Iter 1; 7.255536s wall, 7.218750s user + 0.000000s system = 7.218750s CPU (99.5%)

PHY-1022 : len = 1.97516e+06, over cnt = 356(0%), over = 358, worst = 2, crit = 0
PHY-1001 : End optimize timing; 7.416606s wall, 7.390625s user + 0.000000s system = 7.390625s CPU (99.6%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.9673e+06, over cnt = 69(0%), over = 69, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.748266s wall, 1.265625s user + 0.000000s system = 1.265625s CPU (169.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.9661e+06, over cnt = 10(0%), over = 10, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.261770s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (101.5%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.9656e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.143878s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (97.7%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.96549e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.126789s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (98.6%)

PHY-1001 : Update timing.....
PHY-1001 : 488/7800(6%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -1.746   |  -60.545  |  222  
RUN-1001 :   Hold   |  -0.746   |  -0.905   |   2   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 3.888372s wall, 3.843750s user + 0.015625s system = 3.859375s CPU (99.3%)

PHY-1001 : Commit to database.....
PHY-1001 : 76 feed throughs used by 65 nets
PHY-1001 : End commit to database; 3.789000s wall, 3.625000s user + 0.046875s system = 3.671875s CPU (96.9%)

PHY-1001 : Current memory(MB): used = 806, reserve = 799, peak = 806.
PHY-1001 : End phase 3; 16.816347s wall, 17.046875s user + 0.062500s system = 17.109375s CPU (101.7%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 34 pins with SWNS -0.958ns STNS -55.774ns FEP 222.
PHY-1001 : End OPT Iter 1; 2.642027s wall, 2.625000s user + 0.000000s system = 2.625000s CPU (99.4%)

PHY-1022 : len = 1.96546e+06, over cnt = 9(0%), over = 9, worst = 1, crit = 0
PHY-1001 : End optimize timing; 2.799926s wall, 2.781250s user + 0.000000s system = 2.781250s CPU (99.3%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-0.958ns, -55.774ns, 222}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.96538e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.143483s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (98.0%)

PHY-1001 : Update timing.....
PHY-1001 : 468/7800(6%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -1.386   |  -58.321  |  222  
RUN-1001 :   Hold   |  -0.746   |  -0.905   |   2   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 3.540834s wall, 3.515625s user + 0.015625s system = 3.531250s CPU (99.7%)

PHY-1001 : Commit to database.....
PHY-1001 : 76 feed throughs used by 65 nets
PHY-1001 : End commit to database; 2.721851s wall, 2.734375s user + 0.000000s system = 2.734375s CPU (100.5%)

PHY-1001 : Current memory(MB): used = 812, reserve = 806, peak = 812.
PHY-1001 : End phase 4; 9.238751s wall, 9.218750s user + 0.015625s system = 9.234375s CPU (100.0%)

PHY-1003 : Routed, final wirelength = 1.96538e+06
PHY-1001 : Current memory(MB): used = 815, reserve = 809, peak = 815.
PHY-1001 : End export database. 0.042687s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (73.2%)

PHY-1001 : End detail routing;  108.365394s wall, 179.546875s user + 0.703125s system = 180.250000s CPU (166.3%)

RUN-1003 : finish command "route" in  112.802658s wall, 185.250000s user + 0.796875s system = 186.046875s CPU (164.9%)

RUN-1004 : used memory is 771 MB, reserved memory is 762 MB, peak memory is 815 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        90
  #input                   22
  #output                  49
  #inout                   19

Utilization Statistics
#lut                     7172   out of  19600   36.59%
#reg                     1775   out of  19600    9.06%
#le                      7213
  #lut only              5438   out of   7213   75.39%
  #reg only                41   out of   7213    0.57%
  #lut&reg               1734   out of   7213   24.04%
#dsp                        3   out of     29   10.34%
#bram                       5   out of     64    7.81%
  #bram9k                   5
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       82   out of    188   43.62%
  #ireg                     3
  #oreg                    22
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       4   out of     16   25.00%

Clock Resource Statistics
Index     ClockNet                   Type               DriverType         Driver                                  Fanout
#1        System_clk_dup_4           GCLK               io                 System_clk_syn_5.di                     1371
#2        SWCLK_dup_1                GCLK               io                 SWCLK_syn_2.di                          83
#3        kb/HCLK                    GCLK               pll                CLK_gen/pll_inst.clkc4                  40
#4        LED_Interface/light_clk    GCLK               lslice             LED_Interface/light_clk_reg_syn_9.q1    15
#5        keyboard/scan_clk          GCLK               mslice             keyboard/scan_clk_reg_syn_9.q1          3
#6        CLK_gen/clk0_buf           GCLK               pll                CLK_gen/pll_inst.clkc0                  0
#7        QN_REF24MHz_dup_1          GCLK               pll                CLK_gen/pll_inst.clkc1                  0


Detailed IO Report

      Name         Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[3]          INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
     Col[2]          INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
     Col[1]          INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
     Col[0]          INPUT        E11        LVCMOS33          N/A          PULLUP      IREG    
      RSTn           INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
      RXD_1          INPUT         R5        LVCMOS33          N/A          PULLUP      IREG    
      RXD_2          INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
     SPI_IRQ         INPUT        H14        LVCMOS33          N/A          PULLUP      NONE    
    SPI_MISO         INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
      SWCLK          INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
       en1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
       en2           INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
       en3           INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
     key[7]          INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
     key[6]          INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
     key[5]          INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
     key[4]          INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
   LCD_BL_CTR       OUTPUT        M11        LVCMOS33           8            NONE       NONE    
     LCD_CS         OUTPUT        K12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[15]      OUTPUT        L12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[14]      OUTPUT        M15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[13]      OUTPUT        P15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[12]      OUTPUT        M13        LVCMOS33           8            NONE       NONE    
  LCD_DATA[11]      OUTPUT        P16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[10]      OUTPUT        K11        LVCMOS33           8            NONE       NONE    
   LCD_DATA[9]      OUTPUT        N14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[8]      OUTPUT        L14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[7]      OUTPUT        N16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[6]      OUTPUT        K14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[5]      OUTPUT        M16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[4]      OUTPUT        J14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[3]      OUTPUT        L16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[2]      OUTPUT        K15        LVCMOS33           8            NONE       NONE    
   LCD_DATA[1]      OUTPUT        P14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[0]      OUTPUT        J11        LVCMOS33           8            NONE       NONE    
     LCD_RD         OUTPUT        H15        LVCMOS33           8            NONE       NONE    
     LCD_RS         OUTPUT        H13        LVCMOS33           8            NONE       NONE    
     LCD_RST        OUTPUT        M14        LVCMOS33           8            NONE       NONE    
     LCD_WR         OUTPUT        L13        LVCMOS33           8            NONE       NONE    
     LED[7]         OUTPUT         B1        LVCMOS33           8            N/A        NONE    
     LED[6]         OUTPUT         K1        LVCMOS33           8            N/A        NONE    
     LED[5]         OUTPUT         P7        LVCMOS33           8            N/A        NONE    
     LED[4]         OUTPUT         F6        LVCMOS33           8            N/A        NONE    
     LED[3]         OUTPUT        M10        LVCMOS33           8            N/A        NONE    
     LED[2]         OUTPUT         M9        LVCMOS33           8            N/A        NONE    
     LED[1]         OUTPUT         E4        LVCMOS33           8            N/A        NONE    
     LED[0]         OUTPUT         K3        LVCMOS33           8            N/A        NONE    
   PAJ_IIC_SCL      OUTPUT         D3        LVCMOS33           8            NONE       OREG    
   QN_IIC_SCL       OUTPUT         T5        LVCMOS33           8            NONE       OREG    
   QN_REF24MHz      OUTPUT        D12        LVCMOS33           8            N/A        NONE    
     Row[3]         OUTPUT         D9        LVCMOS33           8            NONE       OREG    
     Row[2]         OUTPUT         F9        LVCMOS33           8            NONE       OREG    
     Row[1]         OUTPUT        C10        LVCMOS33           8            NONE       OREG    
     Row[0]         OUTPUT        E10        LVCMOS33           8            NONE       OREG    
     SPI_CLK        OUTPUT        D14        LVCMOS33           8            NONE       OREG    
     SPI_CS         OUTPUT        E15        LVCMOS33           8            NONE       OREG    
    SPI_MOSI        OUTPUT        F14        LVCMOS33           8            NONE       OREG    
      TXD_1         OUTPUT         T4        LVCMOS33           8            NONE       OREG    
      TXD_2         OUTPUT         T8        LVCMOS33           8            NONE       NONE    
      beep          OUTPUT        H11        LVCMOS33           8            NONE       OREG    
    led_test        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
  led_test_mode     OUTPUT        B15        LVCMOS33           8            NONE       OREG    
      IO[7]          INOUT        F16        LVCMOS33           8           PULLUP      OREG    
      IO[6]          INOUT        E16        LVCMOS33           8           PULLUP      OREG    
      IO[5]          INOUT        E13        LVCMOS33           8           PULLUP      OREG    
      IO[4]          INOUT        C16        LVCMOS33           8           PULLUP      OREG    
      IO[3]          INOUT        C15        LVCMOS33           8           PULLUP      OREG    
      IO[2]          INOUT        B16        LVCMOS33           8           PULLUP      OREG    
      IO[1]          INOUT        F15        LVCMOS33           8           PULLUP      OREG    
      IO[0]          INOUT        D16        LVCMOS33           8           PULLUP      OREG    
   IO_READ[7]        INOUT        H16        LVCMOS25           8            N/A        NONE    
   IO_READ[6]        INOUT        J16        LVCMOS25           8            N/A        NONE    
   IO_READ[5]        INOUT        G12        LVCMOS25           8            N/A        NONE    
   IO_READ[4]        INOUT         C8        LVCMOS25           8            N/A        NONE    
   IO_READ[3]        INOUT         E6        LVCMOS25           8            N/A        NONE    
   IO_READ[2]        INOUT         P4        LVCMOS33           8           PULLUP      NONE    
   IO_READ[1]        INOUT         M1        LVCMOS33           8           PULLUP      NONE    
   IO_READ[0]        INOUT         N1        LVCMOS33           8           PULLUP      NONE    
   PAJ_IIC_SDA       INOUT         C2        LVCMOS33           8           PULLUP      OREG    
   QN_IIC_SDA        INOUT         T6        LVCMOS33           8           PULLUP      OREG    
      SWDIO          INOUT         P2        LVCMOS33           8           PULLUP      IREG    

Report Hierarchy Area:
+--------------------------------------------------------------------------------------------------+
|Instance               |Module               |le     |lut     |ripple  |seq     |bram    |dsp     |
+--------------------------------------------------------------------------------------------------+
|top                    |CortexM0_SoC         |7213   |7007    |165     |1800    |13      |3       |
|  BlockROM1            |BlockROM1            |0      |0       |0       |0       |1       |0       |
|  BlockROM2            |BlockROM2            |0      |0       |0       |0       |1       |0       |
|  BlockROM3            |BlockROM3            |0      |0       |0       |0       |1       |0       |
|  CLK_gen              |PLL                  |0      |0       |0       |0       |0       |0       |
|  GPIO_Interface       |AHBlite_GPIO         |18     |18      |0       |5       |0       |0       |
|  Interconncet         |AHBlite_Interconnect |38     |38      |0       |12      |0       |0       |
|    Decoder            |AHBlite_Decoder      |18     |18      |0       |2       |0       |0       |
|    SlaveMUX           |AHBlite_SlaveMUX     |20     |20      |0       |10      |0       |0       |
|  LCD_INI              |LCD_INI              |74     |43      |31      |20      |2       |0       |
|    AddrIni            |AddrIni              |62     |31      |31      |17      |0       |0       |
|    BlockROM_Data      |BlockROM16           |0      |0       |0       |0       |1       |0       |
|    BlockROM_Flag      |BlockROM9            |0      |0       |0       |0       |1       |0       |
|    WriteCtrl          |WriteCtrl            |6      |6       |0       |3       |0       |0       |
|  LCD_Interface        |AHBlite_LCD          |68     |68      |0       |28      |0       |0       |
|  LED_Interface        |AHBlite_LED          |99     |89      |9       |55      |0       |0       |
|  Matrix_Key_Interface |AHBlite_Matrix_Key   |6      |6       |0       |1       |0       |0       |
|  PAJ_IIC_Interface    |AHBlite_PAJ_IIC      |17     |17      |0       |4       |0       |0       |
|  QN8027_IIC_Interface |AHBlite_QN8027_IIC   |14     |14      |0       |4       |0       |0       |
|  RAMCODE_Interface    |AHBlite_Block_RAM    |36     |36      |0       |9       |0       |0       |
|  RAMDATA_Interface    |AHBlite_Block_RAM    |37     |35      |0       |17      |0       |0       |
|  RAM_CODE             |Block_RAM            |8      |8       |0       |1       |4       |0       |
|  RAM_DATA             |Block_RAM            |3      |3       |0       |0       |4       |0       |
|  SPI_Interface        |AHBlite_SPI          |40     |33      |7       |14      |0       |0       |
|  UART1_RX             |UART_RX              |32     |32      |0       |16      |0       |0       |
|  UART1_TX             |UART_TX              |84     |84      |0       |18      |0       |0       |
|    FIFO               |FIFO                 |57     |57      |0       |12      |0       |0       |
|  UART_Interface       |AHBlite_UART         |43     |43      |0       |6       |0       |0       |
|  addr_cnt             |addr_cnt             |16     |11      |5       |7       |0       |0       |
|  beat_cnt             |beat_cnt             |43     |35      |8       |27      |0       |0       |
|  bzmusic_ctrl         |bzmusic_ctrl         |74     |74      |0       |6       |0       |0       |
|  clkuart1_pwm         |clkuart_pwm          |48     |33      |15      |14      |0       |0       |
|  keyboard             |key_16               |85     |55      |20      |53      |0       |0       |
|  tune_pwm             |tune_pwm             |120    |109     |11      |25      |0       |0       |
|  u_logic              |cortexm0ds_logic     |6173   |6086    |59      |1428    |0       |3       |
+--------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       3228  
    #2         2       1963  
    #3         3       877   
    #4         4       527   
    #5        5-10     854   
    #6       11-50     517   
    #7       51-100     14   
  Average     3.72           

RUN-1002 : start command "export_db CortexM0_SOC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db CortexM0_SOC_pr.db" in  2.095086s wall, 3.468750s user + 0.031250s system = 3.500000s CPU (167.1%)

RUN-1004 : used memory is 772 MB, reserved memory is 763 MB, peak memory is 825 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 38, tpin num: 39285, tnet num: 8026, tinst num: 3898, tnode num: 44038, tedge num: 65876.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.929825s wall, 1.875000s user + 0.000000s system = 1.875000s CPU (97.2%)

RUN-1004 : used memory is 774 MB, reserved memory is 765 MB, peak memory is 825 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file CortexM0_SOC_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 8026 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 2. Number of clock nets = 7 (5 unconstrainted).
TMR-5009 WARNING: No clock constraint on 5 clock net(s): 
		CLK_gen/clk0_out
		LED_Interface/light_clk_syn_4
		QN_REF24MHz_dup_1
		SWCLK_syn_4
		keyboard/scan_clk_syn_4
USR-6122 CRITICAL-WARNING: No clock constraint on PLL CLK_gen/pll_inst
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in CortexM0_SOC_phy.timing, timing summary in CortexM0_SOC_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -rpt_autogen true -file CortexM0_SOC_phy.timing" in  1.837396s wall, 1.656250s user + 0.031250s system = 1.687500s CPU (91.8%)

RUN-1004 : used memory is 777 MB, reserved memory is 768 MB, peak memory is 825 MB
RUN-1002 : start command "export_bid CortexM0_SOC_inst.bid"
PRG-1000 : <!-- HMAC is: 11bc7c323afab1d7e114d7e7edd9ebf5577451e27f34aa74fd59c14c344b2a0a -->
RUN-1002 : start command "bitgen -bit CortexM0_SOC.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 3898
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 8072, pip num: 112998
BIT-1002 : Init feedthrough with 8 threads.
BIT-1002 : Init feedthrough completely, num: 76
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 3083 valid insts, and 291192 bits set as '1'.
BIT-1004 : the usercode register value: 00000000010001010000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file CortexM0_SOC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SOC.bit" in  21.900666s wall, 114.515625s user + 0.625000s system = 115.140625s CPU (525.7%)

RUN-1004 : used memory is 829 MB, reserved memory is 827 MB, peak memory is 987 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20231001_200333.log"
