library ieee;
use ieee.std_logic_1164.all;
entity DUT is
   port(input_vector: in std_logic_vector(15 downto 0);
       	output_vector: out std_logic_vector(15 downto 0));
end entity;

architecture DutWrap of DUT is
	entity Main  is
		port (A, B: in std_logic_vector(7 downto 0); Z: out std_logic_vector(15 downto 0));
	end entity Main;
begin
   add_instance: Main
			port map (
					-- order of inputs A(7) to A(0), B(7) to B(0)
					A(7)	=> input_vector(15),
					A(6)	=> input_vector(14),
					A(5)	=> input_vector(13),
					A(4)	=> input_vector(12),
					A(3)	=> input_vector(11),
					A(2)	=> input_vector(10),
					A(1)	=> input_vector(9),
					A(0)	=> input_vector(8),
					B(7)	=> input_vector(7),
					B(6)	=> input_vector(6),
					B(5)	=> input_vector(5),
					B(4)	=> input_vector(4),
					B(3)	=> input_vector(3),
					B(2)	=> input_vector(2),
					B(1)	=> input_vector(1),
					B(0)	=> input_vector(0),
					-- order of outputs S(15) to S(0)
					S(15)	=> input_vector(15),
					S(14)	=> input_vector(14),
					S(13)	=> input_vector(13),
					S(12)	=> input_vector(12),
					S(11)	=> input_vector(11),
					S(10)	=> input_vector(10),
					S(9)	=> input_vector(9),
					S(8)	=> input_vector(8),
					S(7)	=> input_vector(7),
					S(6)	=> input_vector(6),
					S(5)	=> input_vector(5),
					S(4)	=> input_vector(4),
					S(3)	=> input_vector(3),
					S(2)	=> input_vector(2),
					S(1)	=> input_vector(1),
					S(0)	=> input_vector(0),
			);
end DutWrap;

