
AVRASM ver. 1.52  pwm.asm Mon Sep 22 12:00:09 2008


         ;CodeVisionAVR C Compiler V1.24.6 Standard
         ;(C) Copyright 1998-2005 Pavel Haiduc, HP InfoTech s.r.l.
         ;http://www.hpinfotech.com
         ;e-mail:office@hpinfotech.com
         
         ;Chip type              : ATmega8
         ;Program type           : Application
         ;Clock frequency        : 8,000000 MHz
         ;Memory model           : Small
         ;Optimize for           : Size
         ;(s)printf features     : int, width
         ;(s)scanf features      : int, width
         ;External SRAM size     : 0
         ;Data Stack size        : 256 byte(s)
         ;Heap size              : 0 byte(s)
         ;Promote char to int    : No
         ;char is unsigned       : Yes
         ;8 bit enums            : Yes
         ;Word align FLASH struct: No
         ;Enhanced core instructions    : On
         ;Automatic register allocation : On
         
          	.EQU UDRE=0x5
          	.EQU RXC=0x7
          	.EQU USR=0xB
          	.EQU UDR=0xC
          	.EQU SPSR=0xE
          	.EQU SPDR=0xF
          	.EQU EERE=0x0
          	.EQU EEWE=0x1
          	.EQU EEMWE=0x2
          	.EQU EECR=0x1C
          	.EQU EEDR=0x1D
          	.EQU EEARL=0x1E
          	.EQU EEARH=0x1F
          	.EQU WDTCR=0x21
          	.EQU MCUCR=0x35
          	.EQU GICR=0x3B
          	.EQU SPL=0x3D
          	.EQU SPH=0x3E
          	.EQU SREG=0x3F
         
          	.DEF R0X0=R0
          	.DEF R0X1=R1
          	.DEF R0X2=R2
          	.DEF R0X3=R3
          	.DEF R0X4=R4
          	.DEF R0X5=R5
          	.DEF R0X6=R6
          	.DEF R0X7=R7
          	.DEF R0X8=R8
          	.DEF R0X9=R9
          	.DEF R0XA=R10
          	.DEF R0XB=R11
          	.DEF R0XC=R12
          	.DEF R0XD=R13
          	.DEF R0XE=R14
          	.DEF R0XF=R15
          	.DEF R0X10=R16
          	.DEF R0X11=R17
          	.DEF R0X12=R18
          	.DEF R0X13=R19
          	.DEF R0X14=R20
          	.DEF R0X15=R21
          	.DEF R0X16=R22
          	.DEF R0X17=R23
          	.DEF R0X18=R24
          	.DEF R0X19=R25
          	.DEF R0X1A=R26
          	.DEF R0X1B=R27
          	.DEF R0X1C=R28
          	.DEF R0X1D=R29
          	.DEF R0X1E=R30
          	.DEF R0X1F=R31
         
          	.EQU __se_bit=0x80
          	.EQU __sm_mask=0x70
          	.EQU __sm_adc_noise_red=0x10
          	.EQU __sm_powerdown=0x20
          	.EQU __sm_powersave=0x30
          	.EQU __sm_standby=0x60
          	.EQU __sm_ext_standby=0x70
         
          	.MACRO __CPD1N
          	CPI  R30,LOW(@0)
          	LDI  R26,HIGH(@0)
          	CPC  R31,R26
          	LDI  R26,BYTE3(@0)
          	CPC  R22,R26
          	LDI  R26,BYTE4(@0)
          	CPC  R23,R26
          	.ENDM
         
          	.MACRO __CPD2N
          	CPI  R26,LOW(@0)
          	LDI  R30,HIGH(@0)
          	CPC  R27,R30
          	LDI  R30,BYTE3(@0)
          	CPC  R24,R30
          	LDI  R30,BYTE4(@0)
          	CPC  R25,R30
          	.ENDM
         
          	.MACRO __CPWRR
          	CP   R@0,R@2
          	CPC  R@1,R@3
          	.ENDM
         
          	.MACRO __CPWRN
          	CPI  R@0,LOW(@2)
          	LDI  R30,HIGH(@2)
          	CPC  R@1,R30
          	.ENDM
         
          	.MACRO __ADDD1N
          	SUBI R30,LOW(-@0)
          	SBCI R31,HIGH(-@0)
          	SBCI R22,BYTE3(-@0)
          	SBCI R23,BYTE4(-@0)
          	.ENDM
         
          	.MACRO __ADDD2N
          	SUBI R26,LOW(-@0)
          	SBCI R27,HIGH(-@0)
          	SBCI R24,BYTE3(-@0)
          	SBCI R25,BYTE4(-@0)
          	.ENDM
         
          	.MACRO __SUBD1N
          	SUBI R30,LOW(@0)
          	SBCI R31,HIGH(@0)
          	SBCI R22,BYTE3(@0)
          	SBCI R23,BYTE4(@0)
          	.ENDM
         
          	.MACRO __SUBD2N
          	SUBI R26,LOW(@0)
          	SBCI R27,HIGH(@0)
          	SBCI R24,BYTE3(@0)
          	SBCI R25,BYTE4(@0)
          	.ENDM
         
          	.MACRO __ANDD1N
          	ANDI R30,LOW(@0)
          	ANDI R31,HIGH(@0)
          	ANDI R22,BYTE3(@0)
          	ANDI R23,BYTE4(@0)
          	.ENDM
         
          	.MACRO __ORD1N
          	ORI  R30,LOW(@0)
          	ORI  R31,HIGH(@0)
          	ORI  R22,BYTE3(@0)
          	ORI  R23,BYTE4(@0)
          	.ENDM
         
          	.MACRO __DELAY_USB
          	LDI  R24,LOW(@0)
          __DELAY_USB_LOOP:
          	DEC  R24
          	BRNE __DELAY_USB_LOOP
          	.ENDM
         
          	.MACRO __DELAY_USW
          	LDI  R24,LOW(@0)
          	LDI  R25,HIGH(@0)
          __DELAY_USW_LOOP:
          	SBIW R24,1
          	BRNE __DELAY_USW_LOOP
          	.ENDM
         
          	.MACRO __CLRD1S
          	LDI  R30,0
          	STD  Y+@0,R30
          	STD  Y+@0+1,R30
          	STD  Y+@0+2,R30
          	STD  Y+@0+3,R30
          	.ENDM
         
          	.MACRO __GETD1S
          	LDD  R30,Y+@0
          	LDD  R31,Y+@0+1
          	LDD  R22,Y+@0+2
          	LDD  R23,Y+@0+3
          	.ENDM
         
          	.MACRO __PUTD1S
          	STD  Y+@0,R30
          	STD  Y+@0+1,R31
          	STD  Y+@0+2,R22
          	STD  Y+@0+3,R23
          	.ENDM
         
          	.MACRO __POINTB1MN
          	LDI  R30,LOW(@0+@1)
          	.ENDM
         
          	.MACRO __POINTW1MN
          	LDI  R30,LOW(@0+@1)
          	LDI  R31,HIGH(@0+@1)
          	.ENDM
         
          	.MACRO __POINTW1FN
          	LDI  R30,LOW(2*@0+@1)
          	LDI  R31,HIGH(2*@0+@1)
          	.ENDM
         
          	.MACRO __POINTB2MN
          	LDI  R26,LOW(@0+@1)
          	.ENDM
         
          	.MACRO __POINTW2MN
          	LDI  R26,LOW(@0+@1)
          	LDI  R27,HIGH(@0+@1)
          	.ENDM
         
          	.MACRO __POINTBRM
          	LDI  R@0,LOW(@1)
          	.ENDM
         
          	.MACRO __POINTWRM
          	LDI  R@0,LOW(@2)
          	LDI  R@1,HIGH(@2)
          	.ENDM
         
          	.MACRO __POINTBRMN
          	LDI  R@0,LOW(@1+@2)
          	.ENDM
         
          	.MACRO __POINTWRMN
          	LDI  R@0,LOW(@2+@3)
          	LDI  R@1,HIGH(@2+@3)
          	.ENDM
         
          	.MACRO __GETD1N
          	LDI  R30,LOW(@0)
          	LDI  R31,HIGH(@0)
          	LDI  R22,BYTE3(@0)
          	LDI  R23,BYTE4(@0)
          	.ENDM
         
          	.MACRO __GETD2N
          	LDI  R26,LOW(@0)
          	LDI  R27,HIGH(@0)
          	LDI  R24,BYTE3(@0)
          	LDI  R25,BYTE4(@0)
          	.ENDM
         
          	.MACRO __GETD2S
          	LDD  R26,Y+@0
          	LDD  R27,Y+@0+1
          	LDD  R24,Y+@0+2
          	LDD  R25,Y+@0+3
          	.ENDM
         
          	.MACRO __GETB1MN
          	LDS  R30,@0+@1
          	.ENDM
         
          	.MACRO __GETW1MN
          	LDS  R30,@0+@1
          	LDS  R31,@0+@1+1
          	.ENDM
         
          	.MACRO __GETD1MN
          	LDS  R30,@0+@1
          	LDS  R31,@0+@1+1
          	LDS  R22,@0+@1+2
          	LDS  R23,@0+@1+3
          	.ENDM
         
          	.MACRO __GETBRMN
          	LDS  R@0,@1+@2
          	.ENDM
         
          	.MACRO __GETWRMN
          	LDS  R@0,@2+@3
          	LDS  R@1,@2+@3+1
          	.ENDM
         
          	.MACRO __GETWRZ
          	LDD  R@0,Z+@2
          	LDD  R@1,Z+@2+1
          	.ENDM
         
          	.MACRO __GETD2Z
          	LDD  R26,Z+@0
          	LDD  R27,Z+@0+1
          	LDD  R24,Z+@0+2
          	LDD  R25,Z+@0+3
          	.ENDM
         
          	.MACRO __GETB2MN
          	LDS  R26,@0+@1
          	.ENDM
         
          	.MACRO __GETW2MN
          	LDS  R26,@0+@1
          	LDS  R27,@0+@1+1
          	.ENDM
         
          	.MACRO __GETD2MN
          	LDS  R26,@0+@1
          	LDS  R27,@0+@1+1
          	LDS  R24,@0+@1+2
          	LDS  R25,@0+@1+3
          	.ENDM
         
          	.MACRO __PUTB1MN
          	STS  @0+@1,R30
          	.ENDM
         
          	.MACRO __PUTW1MN
          	STS  @0+@1,R30
          	STS  @0+@1+1,R31
          	.ENDM
         
          	.MACRO __PUTD1MN
          	STS  @0+@1,R30
          	STS  @0+@1+1,R31
          	STS  @0+@1+2,R22
          	STS  @0+@1+3,R23
          	.ENDM
         
          	.MACRO __PUTDZ2
          	STD  Z+@0,R26
          	STD  Z+@0+1,R27
          	STD  Z+@0+2,R24
          	STD  Z+@0+3,R25
          	.ENDM
         
          	.MACRO __PUTBMRN
          	STS  @0+@1,R@2
          	.ENDM
         
          	.MACRO __PUTWMRN
          	STS  @0+@1,R@2
          	STS  @0+@1+1,R@3
          	.ENDM
         
          	.MACRO __PUTBZR
          	STD  Z+@1,R@0
          	.ENDM
         
          	.MACRO __PUTWZR
          	STD  Z+@2,R@0
          	STD  Z+@2+1,R@1
          	.ENDM
         
          	.MACRO __GETW1R
          	MOV  R30,R@0
          	MOV  R31,R@1
          	.ENDM
         
          	.MACRO __GETW2R
          	MOV  R26,R@0
          	MOV  R27,R@1
          	.ENDM
         
          	.MACRO __GETWRN
          	LDI  R@0,LOW(@2)
          	LDI  R@1,HIGH(@2)
          	.ENDM
         
          	.MACRO __PUTW1R
          	MOV  R@0,R30
          	MOV  R@1,R31
          	.ENDM
         
          	.MACRO __PUTW2R
          	MOV  R@0,R26
          	MOV  R@1,R27
          	.ENDM
         
          	.MACRO __ADDWRN
          	SUBI R@0,LOW(-@2)
          	SBCI R@1,HIGH(-@2)
          	.ENDM
         
          	.MACRO __ADDWRR
          	ADD  R@0,R@2
          	ADC  R@1,R@3
          	.ENDM
         
          	.MACRO __SUBWRN
          	SUBI R@0,LOW(@2)
          	SBCI R@1,HIGH(@2)
          	.ENDM
         
          	.MACRO __SUBWRR
          	SUB  R@0,R@2
          	SBC  R@1,R@3
          	.ENDM
         
          	.MACRO __ANDWRN
          	ANDI R@0,LOW(@2)
          	ANDI R@1,HIGH(@2)
          	.ENDM
         
          	.MACRO __ANDWRR
          	AND  R@0,R@2
          	AND  R@1,R@3
          	.ENDM
         
          	.MACRO __ORWRN
          	ORI  R@0,LOW(@2)
          	ORI  R@1,HIGH(@2)
          	.ENDM
         
          	.MACRO __ORWRR
          	OR   R@0,R@2
          	OR   R@1,R@3
          	.ENDM
         
          	.MACRO __EORWRR
          	EOR  R@0,R@2
          	EOR  R@1,R@3
          	.ENDM
         
          	.MACRO __GETWRS
          	LDD  R@0,Y+@2
          	LDD  R@1,Y+@2+1
          	.ENDM
         
          	.MACRO __PUTWSR
          	STD  Y+@2,R@0
          	STD  Y+@2+1,R@1
          	.ENDM
         
          	.MACRO __MOVEWRR
          	MOV  R@0,R@2
          	MOV  R@1,R@3
          	.ENDM
         
          	.MACRO __INWR
          	IN   R@0,@2
          	IN   R@1,@2+1
          	.ENDM
         
          	.MACRO __OUTWR
          	OUT  @2+1,R@1
          	OUT  @2,R@0
          	.ENDM
         
          	.MACRO __CALL1MN
          	LDS  R30,@0+@1
          	LDS  R31,@0+@1+1
          	ICALL
          	.ENDM
         
         
          	.MACRO __CALL1FN
          	LDI  R30,LOW(2*@0+@1)
          	LDI  R31,HIGH(2*@0+@1)
          	RCALL __GETW1PF
          	ICALL
          	.ENDM
         
         
          	.MACRO __CALL2EN
          	LDI  R26,LOW(@0+@1)
          	LDI  R27,HIGH(@0+@1)
          	RCALL __EEPROMRDW
          	ICALL
          	.ENDM
         
         
          	.MACRO __GETW1STACK
          	IN   R26,SPL
          	IN   R27,SPH
          	ADIW R26,@0+1
          	LD   R30,X+
          	LD   R31,X
          	.ENDM
         
          	.MACRO __NBST
          	BST  R@0,@1
          	IN   R30,SREG
          	LDI  R31,0x40
          	EOR  R30,R31
          	OUT  SREG,R30
          	.ENDM
         
         
          	.MACRO __PUTB1SN
          	LDD  R26,Y+@0
          	LDD  R27,Y+@0+1
          	SUBI R26,LOW(-@1)
          	SBCI R27,HIGH(-@1)
          	ST   X,R30
          	.ENDM
         
          	.MACRO __PUTW1SN
          	LDD  R26,Y+@0
          	LDD  R27,Y+@0+1
          	SUBI R26,LOW(-@1)
          	SBCI R27,HIGH(-@1)
          	ST   X+,R30
          	ST   X,R31
          	.ENDM
         
          	.MACRO __PUTD1SN
          	LDD  R26,Y+@0
          	LDD  R27,Y+@0+1
          	SUBI R26,LOW(-@1)
          	SBCI R27,HIGH(-@1)
          	RCALL __PUTDP1
          	.ENDM
         
          	.MACRO __PUTB1SNS
          	LDD  R26,Y+@0
          	LDD  R27,Y+@0+1
          	ADIW R26,@1
          	ST   X,R30
          	.ENDM
         
          	.MACRO __PUTW1SNS
          	LDD  R26,Y+@0
          	LDD  R27,Y+@0+1
          	ADIW R26,@1
          	ST   X+,R30
          	ST   X,R31
          	.ENDM
         
          	.MACRO __PUTD1SNS
          	LDD  R26,Y+@0
          	LDD  R27,Y+@0+1
          	ADIW R26,@1
          	RCALL __PUTDP1
          	.ENDM
         
          	.MACRO __PUTB1PMN
          	LDS  R26,@0
          	LDS  R27,@0+1
          	SUBI R26,LOW(-@1)
          	SBCI R27,HIGH(-@1)
          	ST   X,R30
          	.ENDM
         
          	.MACRO __PUTW1PMN
          	LDS  R26,@0
          	LDS  R27,@0+1
          	SUBI R26,LOW(-@1)
          	SBCI R27,HIGH(-@1)
          	ST   X+,R30
          	ST   X,R31
          	.ENDM
         
          	.MACRO __PUTD1PMN
          	LDS  R26,@0
          	LDS  R27,@0+1
          	SUBI R26,LOW(-@1)
          	SBCI R27,HIGH(-@1)
          	RCALL __PUTDP1
          	.ENDM
         
          	.MACRO __PUTB1PMNS
          	LDS  R26,@0
          	LDS  R27,@0+1
          	ADIW R26,@1
          	ST   X,R30
          	.ENDM
         
          	.MACRO __PUTW1PMNS
          	LDS  R26,@0
          	LDS  R27,@0+1
          	ADIW R26,@1
          	ST   X+,R30
          	ST   X,R31
          	.ENDM
         
          	.MACRO __PUTD1PMNS
          	LDS  R26,@0
          	LDS  R27,@0+1
          	ADIW R26,@1
          	RCALL __PUTDP1
          	.ENDM
         
          	.MACRO __PUTB1RN
          	MOVW R26,R@0
          	SUBI R26,LOW(-@1)
          	SBCI R27,HIGH(-@1)
          	ST   X,R30
          	.ENDM
         
          	.MACRO __PUTW1RN
          	MOVW R26,R@0
          	SUBI R26,LOW(-@1)
          	SBCI R27,HIGH(-@1)
          	ST   X+,R30
          	ST   X,R31
          	.ENDM
         
          	.MACRO __PUTD1RN
          	MOVW R26,R@0
          	SUBI R26,LOW(-@1)
          	SBCI R27,HIGH(-@1)
          	RCALL __PUTDP1
          	.ENDM
         
          	.MACRO __PUTB1RNS
          	MOVW R26,R@0
          	ADIW R26,@1
          	ST   X,R30
          	.ENDM
         
          	.MACRO __PUTW1RNS
          	MOVW R26,R@0
          	ADIW R26,@1
          	ST   X+,R30
          	ST   X,R31
          	.ENDM
         
          	.MACRO __PUTD1RNS
          	MOVW R26,R@0
          	ADIW R26,@1
          	RCALL __PUTDP1
          	.ENDM
         
          	.MACRO __PUTB1RON
          	MOV  R26,R@0
          	MOV  R27,R@1
          	SUBI R26,LOW(-@2)
          	SBCI R27,HIGH(-@2)
          	ST   X,R30
          	.ENDM
         
          	.MACRO __PUTW1RON
          	MOV  R26,R@0
          	MOV  R27,R@1
          	SUBI R26,LOW(-@2)
          	SBCI R27,HIGH(-@2)
          	ST   X+,R30
          	ST   X,R31
          	.ENDM
         
          	.MACRO __PUTD1RON
          	MOV  R26,R@0
          	MOV  R27,R@1
          	SUBI R26,LOW(-@2)
          	SBCI R27,HIGH(-@2)
          	RCALL __PUTDP1
          	.ENDM
         
          	.MACRO __PUTB1RONS
          	MOV  R26,R@0
          	MOV  R27,R@1
          	ADIW R26,@2
          	ST   X,R30
          	.ENDM
         
          	.MACRO __PUTW1RONS
          	MOV  R26,R@0
          	MOV  R27,R@1
          	ADIW R26,@2
          	ST   X+,R30
          	ST   X,R31
          	.ENDM
         
          	.MACRO __PUTD1RONS
          	MOV  R26,R@0
          	MOV  R27,R@1
          	ADIW R26,@2
          	RCALL __PUTDP1
          	.ENDM
         
         
          	.MACRO __GETB1SX
          	MOVW R30,R28
          	SUBI R30,LOW(-@0)
          	SBCI R31,HIGH(-@0)
          	LD   R30,Z
          	.ENDM
         
          	.MACRO __GETW1SX
          	MOVW R30,R28
          	SUBI R30,LOW(-@0)
          	SBCI R31,HIGH(-@0)
          	LD   R0,Z+
          	LD   R31,Z
          	MOV  R30,R0
          	.ENDM
         
          	.MACRO __GETD1SX
          	MOVW R30,R28
          	SUBI R30,LOW(-@0)
          	SBCI R31,HIGH(-@0)
          	LD   R0,Z+
          	LD   R1,Z+
          	LD   R22,Z+
          	LD   R23,Z
          	MOVW R30,R0
          	.ENDM
         
          	.MACRO __GETB2SX
          	MOVW R26,R28
          	SUBI R26,LOW(-@0)
          	SBCI R27,HIGH(-@0)
          	LD   R26,X
          	.ENDM
         
          	.MACRO __GETW2SX
          	MOVW R26,R28
          	SUBI R26,LOW(-@0)
          	SBCI R27,HIGH(-@0)
          	LD   R0,X+
          	LD   R27,X
          	MOV  R26,R0
          	.ENDM
         
          	.MACRO __GETD2SX
          	MOVW R26,R28
          	SUBI R26,LOW(-@0)
          	SBCI R27,HIGH(-@0)
          	LD   R0,X+
          	LD   R1,X+
          	LD   R24,X+
          	LD   R25,X
          	MOVW R26,R0
          	.ENDM
         
          	.MACRO __GETBRSX
          	MOVW R30,R28
          	SUBI R30,LOW(-@1)
          	SBCI R31,HIGH(-@1)
          	LD   R@0,Z
          	.ENDM
         
          	.MACRO __GETWRSX
          	MOVW R30,R28
          	SUBI R30,LOW(-@2)
          	SBCI R31,HIGH(-@2)
          	LD   R@0,Z+
          	LD   R@1,Z
          	.ENDM
         
          	.MACRO __LSLW8SX
          	MOVW R30,R28
          	SUBI R30,LOW(-@0)
          	SBCI R31,HIGH(-@0)
          	LD   R31,Z
          	CLR  R30
          	.ENDM
         
          	.MACRO __PUTB1SX
          	MOVW R26,R28
          	SUBI R26,LOW(-@0)
          	SBCI R27,HIGH(-@0)
          	ST   X,R30
          	.ENDM
         
          	.MACRO __PUTW1SX
          	MOVW R26,R28
          	SUBI R26,LOW(-@0)
          	SBCI R27,HIGH(-@0)
          	ST   X+,R30
          	ST   X,R31
          	.ENDM
         
          	.MACRO __PUTD1SX
          	MOVW R26,R28
          	SUBI R26,LOW(-@0)
          	SBCI R27,HIGH(-@0)
          	ST   X+,R30
          	ST   X+,R31
          	ST   X+,R22
          	ST   X,R23
          	.ENDM
         
          	.MACRO __CLRW1SX
          	MOVW R30,R28
          	SUBI R30,LOW(-@0)
          	SBCI R31,HIGH(-@0)
          	CLR  R0
          	ST   Z+,R0
          	ST   Z,R0
          	.ENDM
         
          	.MACRO __CLRD1SX
          	MOVW R30,R28
          	SUBI R30,LOW(-@0)
          	SBCI R31,HIGH(-@0)
          	CLR  R0
          	ST   Z+,R0
          	ST   Z+,R0
          	ST   Z+,R0
          	ST   Z,R0
          	.ENDM
         
          	.MACRO __PUTB2SX
          	MOVW R30,R28
          	SUBI R30,LOW(-@0)
          	SBCI R31,HIGH(-@0)
          	ST   Z,R26
          	.ENDM
         
          	.MACRO __PUTW2SX
          	MOVW R30,R28
          	SUBI R30,LOW(-@0)
          	SBCI R31,HIGH(-@0)
          	ST   Z+,R26
          	ST   Z,R27
          	.ENDM
         
          	.MACRO __PUTBSRX
          	MOVW R30,R28
          	SUBI R30,LOW(-@0)
          	SBCI R31,HIGH(-@0)
          	ST   Z,R@1
          	.ENDM
         
          	.MACRO __PUTWSRX
          	MOVW R30,R28
          	SUBI R30,LOW(-@2)
          	SBCI R31,HIGH(-@2)
          	ST   Z+,R@0
          	ST   Z,R@1
          	.ENDM
         
          	.MACRO __PUTB1SNX
          	MOVW R26,R28
          	SUBI R26,LOW(-@0)
          	SBCI R27,HIGH(-@0)
          	LD   R0,X+
          	LD   R27,X
          	MOV  R26,R0
          	SUBI R26,LOW(-@1)
          	SBCI R27,HIGH(-@1)
          	ST   X,R30
          	.ENDM
         
          	.MACRO __PUTW1SNX
          	MOVW R26,R28
          	SUBI R26,LOW(-@0)
          	SBCI R27,HIGH(-@0)
          	LD   R0,X+
          	LD   R27,X
          	MOV  R26,R0
          	SUBI R26,LOW(-@1)
          	SBCI R27,HIGH(-@1)
          	ST   X+,R30
          	ST   X,R31
          	.ENDM
         
          	.MACRO __PUTD1SNX
          	MOVW R26,R28
          	SUBI R26,LOW(-@0)
          	SBCI R27,HIGH(-@0)
          	LD   R0,X+
          	LD   R27,X
          	MOV  R26,R0
          	SUBI R26,LOW(-@1)
          	SBCI R27,HIGH(-@1)
          	ST   X+,R30
          	ST   X+,R31
          	ST   X+,R22
          	ST   X,R23
          	.ENDM
         
          	.MACRO __MULBRR
          	MULS R@0,R@1
          	MOV  R30,R0
          	.ENDM
         
          	.MACRO __MULBRRU
          	MUL  R@0,R@1
          	MOV  R30,R0
          	.ENDM
         
          	.CSEG
          	.ORG 0
         
          	.INCLUDE "pwm.vec"
         
         ;INTERRUPT VECTORS
000000 c025      	RJMP __RESET
000001 cffe      	RJMP 0x00
000002 cffd      	RJMP 0x00
000003 cffc      	RJMP 0x00
000004 cffb      	RJMP 0x00
000005 cffa      	RJMP 0x00
000006 cff9      	RJMP 0x00
000007 cff8      	RJMP 0x00
000008 cff7      	RJMP 0x00
000009 cff6      	RJMP 0x00
00000a cff5      	RJMP 0x00
00000b cff4      	RJMP 0x00
00000c cff3      	RJMP 0x00
00000d cff2      	RJMP 0x00
00000e cff1      	RJMP 0x00
00000f cff0      	RJMP 0x00
000010 cfef      	RJMP 0x00
000011 cfee      	RJMP 0x00
000012 cfed      	RJMP 0x00
         
          	.INCLUDE "pwm.inc"
          	.DEF _fes=R4
          	.DEF _pwm=R5
          _10:
          	.DB  0x80,0xC0
000013 c080
          	.DEF __lcd_x=R7
          	.DEF __lcd_y=R8
          	.DEF __lcd_maxx=R9
          _tbl10_G4:
          	.DB  0x10,0x27,0xE8,0x3,0x64,0x0,0xA,0x0
000014 2710
000015 03e8
000016 0064
000017 000a
          	.DB  0x1,0x0
000018 0001
          _tbl16_G4:
          	.DB  0x0,0x10,0x0,0x1,0x10,0x0,0x1,0x0
000019 1000
00001a 0100
00001b 0010
00001c 0001
          _0:
          	.DB  0x50,0x57,0x4D,0x3A,0x25,0x75,0x25,0x63
00001d 5750
00001e 3a4d
00001f 7525
000020 6325
          	.DB  0x0
000021 0000
         
          __GLOBAL_INI_TBL:
          	.DW  0x02
000022 0002
          	.DW  __base_y_G2
000023 017e
          	.DW  _10*2
000024 0026
         
          	.DW  0
000025 0000
         
          __RESET:
000026 94f8      	CLI
000027 27ee      	CLR  R30
000028 bbec      	OUT  EECR,R30
         
         ;INTERRUPT VECTORS ARE PLACED
         ;AT THE START OF FLASH
000029 e0f1      	LDI  R31,1
00002a bffb      	OUT  GICR,R31
00002b bfeb      	OUT  GICR,R30
00002c bfe5      	OUT  MCUCR,R30
         
         ;DISABLE WATCHDOG
00002d e1f8      	LDI  R31,0x18
00002e bdf1      	OUT  WDTCR,R31
00002f bde1      	OUT  WDTCR,R30
         
         ;CLEAR R2-R14
000030 e08d      	LDI  R24,13
000031 e0a2      	LDI  R26,2
000032 27bb      	CLR  R27
          __CLEAR_REG:
000033 93ed      	ST   X+,R30
000034 958a      	DEC  R24
000035 f7e9      	BRNE __CLEAR_REG
         
         ;CLEAR SRAM
000036 e080      	LDI  R24,LOW(0x400)
000037 e094      	LDI  R25,HIGH(0x400)
000038 e6a0      	LDI  R26,0x60
          __CLEAR_SRAM:
000039 93ed      	ST   X+,R30
00003a 9701      	SBIW R24,1
00003b f7e9      	BRNE __CLEAR_SRAM
         
         ;GLOBAL VARIABLES INITIALIZATION
00003c e4e4      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
00003d e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
          __GLOBAL_INI_NEXT:
00003e 9185      	LPM  R24,Z+
00003f 9195      	LPM  R25,Z+
000040 9700      	SBIW R24,0
000041 f061      	BREQ __GLOBAL_INI_END
000042 91a5      	LPM  R26,Z+
000043 91b5      	LPM  R27,Z+
000044 9005      	LPM  R0,Z+
000045 9015      	LPM  R1,Z+
000046 01bf      	MOVW R22,R30
000047 01f0      	MOVW R30,R0
          __GLOBAL_INI_LOOP:
000048 9005      	LPM  R0,Z+
000049 920d      	ST   X+,R0
00004a 9701      	SBIW R24,1
00004b f7e1      	BRNE __GLOBAL_INI_LOOP
00004c 01fb      	MOVW R30,R22
00004d cff0      	RJMP __GLOBAL_INI_NEXT
          __GLOBAL_INI_END:
         
         ;STACK POINTER INITIALIZATION
00004e e5ef      	LDI  R30,LOW(0x45F)
00004f bfed      	OUT  SPL,R30
000050 e0e4      	LDI  R30,HIGH(0x45F)
000051 bfee      	OUT  SPH,R30
         
         ;DATA STACK POINTER INITIALIZATION
000052 e6c0      	LDI  R28,LOW(0x160)
000053 e0d1      	LDI  R29,HIGH(0x160)
         
000054 c00a      	RJMP _main
         
          	.ESEG
          	.ORG 0
         
          	.DSEG
          	.ORG 0x160
         ;       1 /*****************************************************
         ;       2 This program was produced by the
         ;       3 CodeWizardAVR V1.24.6 Standard
         ;       4 Automatic Program Generator
         ;       5 © Copyright 1998-2005 Pavel Haiduc, HP InfoTech s.r.l.
         ;       6 http://www.hpinfotech.com
         ;       7 e-mail:office@hpinfotech.com
         ;       8 
         ;       9 Project : 
         ;      10 Version : 
         ;      11 Date    : 2008.09.21.
         ;      12 Author  : STEFFY                          
         ;      13 Company : HOME                            
         ;      14 Comments: 
         ;      15 
         ;      16 
         ;      17 Chip type           : ATmega32
         ;      18 Program type        : Application
         ;      19 Clock frequency     : 8,000000 MHz
         ;      20 Memory model        : Small
         ;      21 External SRAM size  : 0
         ;      22 Data Stack size     : 512
         ;      23 *****************************************************/
         ;      24 #include <mega8.h>
         ;      25 
         ;      26 // Alphanumeric LCD Module functions
         ;      27 #asm
         ;      28    .equ __lcd_port=0x12 ;PORTD
             .equ __lcd_port=0x12 ;PORTD
         ;      29 #endasm
         ;      30 #include <lcd.h>
         ;      31 #include <delay.h>                  //IDÖZITÖ RUTIN
         ;      32 #include <math.h>                   //MATEMATIKAI RURTIN
         ;      33 #include <stdio.h>                  //KARAKTER KONVERTÁLO RUTIN sprintf
         ;      34 #define ADC_VREF_TYPE 0x60
         ;      35 
         ;      36 // Read the 8 most significant bits
         ;      37 // of the AD conversion result
         ;      38 unsigned char read_adc(unsigned char adc_input)
         ;      39 {
         
          	.CSEG
          _read_adc:
         ;      40 ADMUX=adc_input|ADC_VREF_TYPE;
000055 81e8      	LD   R30,Y
000056 66e0      	ORI  R30,LOW(0x60)
000057 b9e7      	OUT  0x7,R30
         ;      41 // Start the AD conversion
         ;      42 ADCSRA|=0x40;
000058 9a36      	SBI  0x6,6
         ;      43 // Wait for the AD conversion to complete
         ;      44 while ((ADCSRA & 0x10)==0);
          _0x3:
000059 9b34      	SBIS 0x6,4
00005a cffe      	RJMP _0x3
         ;      45 ADCSRA|=0x10;
00005b 9a34      	SBI  0x6,4
         ;      46 return ADCH;
00005c b1e5      	IN   R30,0x5
00005d 9621      	ADIW R28,1
00005e 9508      	RET
         ;      47 }
         ;      48 
         ;      49 // Declare your global variables here
         ;      50 char lcd_buffer[30];                                      //LCD buffer 30 karakter
         
          	.DSEG
          _lcd_buffer:
000160      	.BYTE 0x1E
         ;      51 unsigned char fes; 
         ;      52 int pwm;
         ;      53 void main(void)
         ;      54 {
         
          	.CSEG
          _main:
         ;      55 // Declare your local variables here
         ;      56 
         ;      57 // Input/Output Ports initialization
         ;      58 // Port B initialization
         ;      59 // Func7=Out Func6=Out Func5=Out Func4=Out Func3=Out Func2=Out Func1=Out Func0=Out 
         ;      60 // State7=0 State6=0 State5=0 State4=0 State3=0 State2=0 State1=0 State0=0 
         ;      61 PORTB=0x00;
00005f e0e0      	LDI  R30,LOW(0)
000060 bbe8      	OUT  0x18,R30
         ;      62 DDRB=0xFF;
000061 efef      	LDI  R30,LOW(255)
000062 bbe7      	OUT  0x17,R30
         ;      63 
         ;      64 // Port C initialization
         ;      65 // Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In 
         ;      66 // State6=T State5=T State4=T State3=T State2=T State1=T State0=T 
         ;      67 PORTC=0x00;
000063 e0e0      	LDI  R30,LOW(0)
000064 bbe5      	OUT  0x15,R30
         ;      68 DDRC=0x00;
000065 bbe4      	OUT  0x14,R30
         ;      69 
         ;      70 // Port D initialization
         ;      71 // Func7=Out Func6=Out Func5=Out Func4=Out Func3=Out Func2=Out Func1=Out Func0=Out 
         ;      72 // State7=0 State6=0 State5=0 State4=0 State3=0 State2=0 State1=0 State0=0 
         ;      73 PORTD=0x00;
000066 bbe2      	OUT  0x12,R30
         ;      74 DDRD=0xFF;
000067 efef      	LDI  R30,LOW(255)
000068 bbe1      	OUT  0x11,R30
         ;      75 
         ;      76 // Timer/Counter 0 initialization
         ;      77 // Clock source: System Clock
         ;      78 // Clock value: Timer 0 Stopped
         ;      79 TCCR0=0x00;
000069 e0e0      	LDI  R30,LOW(0)
00006a bfe3      	OUT  0x33,R30
         ;      80 TCNT0=0x00; 
00006b bfe2      	OUT  0x32,R30
         ;      81   
         ;      82 // Timer/Counter 1 initialization
         ;      83 // Clock source: System Clock
         ;      84 // Clock value: 1000,000 kHz
         ;      85 // Mode: Fast PWM top=00FFh
         ;      86 // OC1A output: Non-Inv.
         ;      87 // OC1B output: Inverted
         ;      88 // Noise Canceler: Off
         ;      89 // Input Capture on Falling Edge
         ;      90 // Timer 1 Overflow Interrupt: Off
         ;      91 // Input Capture Interrupt: Off
         ;      92 // Compare A Match Interrupt: Off
         ;      93 // Compare B Match Interrupt: Off  
         ;      94 TCCR1A=0xB1;
00006c ebe1      	LDI  R30,LOW(177)
00006d bdef      	OUT  0x2F,R30
         ;      95 TCCR1B=0x0A;
00006e e0ea      	LDI  R30,LOW(10)
00006f bdee      	OUT  0x2E,R30
         ;      96 TCNT1H=0x00;
000070 e0e0      	LDI  R30,LOW(0)
000071 bded      	OUT  0x2D,R30
         ;      97 TCNT1L=0x00;
000072 bdec      	OUT  0x2C,R30
         ;      98 ICR1H=0x00;
000073 bde7      	OUT  0x27,R30
         ;      99 ICR1L=0x00;
000074 bde6      	OUT  0x26,R30
         ;     100 OCR1AH=0x00;
000075 bdeb      	OUT  0x2B,R30
         ;     101 OCR1AL=0x00;
000076 bdea      	OUT  0x2A,R30
         ;     102 OCR1BH=0x00;
000077 bde9      	OUT  0x29,R30
         ;     103 OCR1BL=0x00;
000078 bde8      	OUT  0x28,R30
         ;     104              
         ;     105 // Timer/Counter 2 initialization
         ;     106 // Clock source: System Clock
         ;     107 // Clock value: Timer 2 Stopped
         ;     108 // Mode: Normal top=FFh
         ;     109 // OC2 output: Disconnected
         ;     110 ASSR=0x00;
000079 bde2      	OUT  0x22,R30
         ;     111 TCCR2=0x06;
00007a e0e6      	LDI  R30,LOW(6)
00007b bde5      	OUT  0x25,R30
         ;     112 TCNT2=0x00;
00007c e0e0      	LDI  R30,LOW(0)
00007d bde4      	OUT  0x24,R30
         ;     113 OCR2=128;
00007e e8e0      	LDI  R30,LOW(128)
00007f bde3      	OUT  0x23,R30
         ;     114 
         ;     115 // External Interrupt(s) initialization
         ;     116 // INT0: Off
         ;     117 // INT1: Off
         ;     118 MCUCR=0x00;
000080 e0e0      	LDI  R30,LOW(0)
000081 bfe5      	OUT  0x35,R30
         ;     119 
         ;     120 // Timer(s)/Counter(s) Interrupt(s) initialization
         ;     121 TIMSK=0x00;
000082 bfe9      	OUT  0x39,R30
         ;     122 
         ;     123 // Analog Comparator initialization
         ;     124 // Analog Comparator: Off
         ;     125 // Analog Comparator Input Capture by Timer/Counter 1: Off
         ;     126 ACSR=0x80;
000083 e8e0      	LDI  R30,LOW(128)
000084 b9e8      	OUT  0x8,R30
         ;     127 SFIOR=0x00;
000085 e0e0      	LDI  R30,LOW(0)
000086 bfe0      	OUT  0x30,R30
         ;     128 
         ;     129 // ADC initialization
         ;     130 // ADC Clock frequency: 125,000 kHz
         ;     131 // ADC Voltage Reference: AVCC pin
         ;     132 // Only the 8 most significant bits of
         ;     133 // the AD conversion result are used
         ;     134 ADMUX=ADC_VREF_TYPE;
000087 e6e0      	LDI  R30,LOW(96)
000088 b9e7      	OUT  0x7,R30
         ;     135 ADCSRA=0x86;
000089 e8e6      	LDI  R30,LOW(134)
00008a b9e6      	OUT  0x6,R30
         ;     136 
         ;     137 // LCD module initialization
         ;     138 lcd_init(16);
00008b e1e0      	LDI  R30,LOW(16)
00008c 93ea      	ST   -Y,R30
00008d d0b7      	RCALL _lcd_init
         ;     139     
         ;     140 while (1)
          _0x6:
         ;     141       {
         ;     142       // Place your code here
         ;     143       fes=read_adc(0);
00008e d230      	RCALL SUBOPT_0x0
00008f dfc5      	RCALL _read_adc
000090 2e4e      	MOV  R4,R30
         ;     144       //OCR1B=fes;
         ;     145       OCR1A=fes;
000091 2de4      	MOV  R30,R4
000092 e0f0      	LDI  R31,0
000093 bdfb      	OUT  0x2A+1,R31
000094 bdea      	OUT  0x2A,R30
         ;     146       pwm=fes/2.55;
000095 2de4      	MOV  R30,R4
000096 01df      	MOVW R26,R30
000097 01cb      	MOVW R24,R22
000098 27bb      	CLR  R27
000099 2788      	CLR  R24
00009a 2799      	CLR  R25
00009b d2a6      	RCALL __CDF2
00009c   +  	__GETD1N 0x40233333
0000a0 d335      	RCALL __DIVF21
0000a1 d2d3      	RCALL __CFD1
0000a2   +  	__PUTW1R 5,6
         ;     147       sprintf(lcd_buffer,"PWM:%u%c",pwm,37);
0000a4 d21d      	RCALL SUBOPT_0x1
0000a5   +  	__POINTW1FN _0,0
0000a7 93fa      	ST   -Y,R31
0000a8 93ea      	ST   -Y,R30
0000a9   +  	__GETW1R 5,6
0000ab d27c      	RCALL __CWD1
0000ac d28e      	RCALL __PUTPARD1
0000ad   +  	__GETD1N 0x25
0000b1 d289      	RCALL __PUTPARD1
0000b2 e088      	LDI  R24,8
0000b3 d1ea      	RCALL _sprintf
0000b4 962c      	ADIW R28,12
         ;     148       lcd_clear();
0000b5 d050      	RCALL _lcd_clear
         ;     149       lcd_puts(lcd_buffer);
0000b6 d20b      	RCALL SUBOPT_0x1
0000b7 d073      	RCALL _lcd_puts
         ;     150       delay_ms(200); 
0000b8 ece8      	LDI  R30,LOW(200)
0000b9 e0f0      	LDI  R31,HIGH(200)
0000ba 93fa      	ST   -Y,R31
0000bb 93ea      	ST   -Y,R30
0000bc d24e      	RCALL _delay_ms
         ;     151       };               
0000bd cfd0      	RJMP _0x6
         ;     152       
         ;     153 }
          _0x9:
0000be cfff      	RJMP _0x9
         
              .equ __lcd_direction=__lcd_port-1
              .equ __lcd_pin=__lcd_port-2
              .equ __lcd_rs=0
              .equ __lcd_rd=1
              .equ __lcd_enable=2
              .equ __lcd_busy_flag=7
         
          	.DSEG
          __base_y_G2:
00017e      	.BYTE 0x4
         
          	.CSEG
          __lcd_delay_G2:
0000bf e0ff          ldi   r31,15
          __lcd_delay0:
0000c0 95fa          dec   r31
0000c1 f7f1          brne  __lcd_delay0
0000c2 9508      	RET
          __lcd_ready:
0000c3 b3a1          in    r26,__lcd_direction
0000c4 70af          andi  r26,0xf                 ;set as input
0000c5 bba1          out   __lcd_direction,r26
0000c6 9a91          sbi   __lcd_port,__lcd_rd     ;RD=1
0000c7 9890          cbi   __lcd_port,__lcd_rs     ;RS=0
          __lcd_busy:
0000c8 dff6      	RCALL __lcd_delay_G2
0000c9 9a92          sbi   __lcd_port,__lcd_enable ;EN=1
0000ca dff4      	RCALL __lcd_delay_G2
0000cb b3a0          in    r26,__lcd_pin
0000cc 9892          cbi   __lcd_port,__lcd_enable ;EN=0
0000cd dff1      	RCALL __lcd_delay_G2
0000ce 9a92          sbi   __lcd_port,__lcd_enable ;EN=1
0000cf dfef      	RCALL __lcd_delay_G2
0000d0 9892          cbi   __lcd_port,__lcd_enable ;EN=0
0000d1 fda7          sbrc  r26,__lcd_busy_flag
0000d2 cff5          rjmp  __lcd_busy
0000d3 9508      	RET
          __lcd_write_nibble_G2:
0000d4 7fa0          andi  r26,0xf0
0000d5 2bab          or    r26,r27
0000d6 bba2          out   __lcd_port,r26          ;write
0000d7 9a92          sbi   __lcd_port,__lcd_enable ;EN=1
0000d8 dfe6      	RCALL __lcd_delay_G2
0000d9 9892          cbi   __lcd_port,__lcd_enable ;EN=0
0000da dfe4      	RCALL __lcd_delay_G2
0000db 9508      	RET
          __lcd_write_data:
0000dc 9891          cbi  __lcd_port,__lcd_rd 	  ;RD=0
0000dd b3a1          in    r26,__lcd_direction
0000de 6fa7          ori   r26,0xf0 | (1<<__lcd_rs) | (1<<__lcd_rd) | (1<<__lcd_enable) ;set as output    
0000df bba1          out   __lcd_direction,r26
0000e0 b3b2          in    r27,__lcd_port
0000e1 70bf          andi  r27,0xf
0000e2 81a8          ld    r26,y
0000e3 dff0      	RCALL __lcd_write_nibble_G2
0000e4 81a8          ld    r26,y
0000e5 95a2          swap  r26
0000e6 dfed      	RCALL __lcd_write_nibble_G2
0000e7 9a91          sbi   __lcd_port,__lcd_rd     ;RD=1
0000e8 9621      	ADIW R28,1
0000e9 9508      	RET
          __lcd_read_nibble_G2:
0000ea 9a92          sbi   __lcd_port,__lcd_enable ;EN=1
0000eb dfd3      	RCALL __lcd_delay_G2
0000ec b3e0          in    r30,__lcd_pin           ;read
0000ed 9892          cbi   __lcd_port,__lcd_enable ;EN=0
0000ee dfd0      	RCALL __lcd_delay_G2
0000ef 7fe0          andi  r30,0xf0
0000f0 9508      	RET
          _lcd_read_byte0_G2:
0000f1 dfcd      	RCALL __lcd_delay_G2
0000f2 dff7      	RCALL __lcd_read_nibble_G2
0000f3 2fae          mov   r26,r30
0000f4 dff5      	RCALL __lcd_read_nibble_G2
0000f5 9891          cbi   __lcd_port,__lcd_rd     ;RD=0
0000f6 95e2          swap  r30
0000f7 2bea          or    r30,r26
0000f8 9508      	RET
          _lcd_gotoxy:
0000f9 dfc9      	RCALL __lcd_ready
0000fa 81e8      	LD   R30,Y
0000fb e0f0      	LDI  R31,0
0000fc 58e2      	SUBI R30,LOW(-__base_y_G2)
0000fd 4ffe      	SBCI R31,HIGH(-__base_y_G2)
0000fe 81e0      	LD   R30,Z
0000ff 81a9      	LDD  R26,Y+1
000100 0fea      	ADD  R30,R26
000101 d1c5      	RCALL SUBOPT_0x2
000102 8079      	LDD  R7,Y+1
000103 8088      	LDD  R8,Y+0
000104 9622      	ADIW R28,2
000105 9508      	RET
          _lcd_clear:
000106 dfbc      	RCALL __lcd_ready
000107 e0e2      	LDI  R30,LOW(2)
000108 d1be      	RCALL SUBOPT_0x2
000109 dfb9      	RCALL __lcd_ready
00010a e0ec      	LDI  R30,LOW(12)
00010b d1bb      	RCALL SUBOPT_0x2
00010c dfb6      	RCALL __lcd_ready
00010d e0e1      	LDI  R30,LOW(1)
00010e d1b8      	RCALL SUBOPT_0x2
00010f e0e0      	LDI  R30,LOW(0)
000110 2e8e      	MOV  R8,R30
000111 2e7e      	MOV  R7,R30
000112 9508      	RET
          _lcd_putchar:
000113 93ef          push r30
000114 93ff          push r31
000115 81a8          ld   r26,y
000116 9468          set
000117 30aa          cpi  r26,10
000118 f021          breq __lcd_putchar1
000119 94e8          clt
00011a 9473      	INC  R7
00011b 1497      	CP   R9,R7
00011c f428      	BRSH _0xB
          	__lcd_putchar1:
00011d 9483      	INC  R8
00011e d1a0      	RCALL SUBOPT_0x0
00011f 928a      	ST   -Y,R8
000120 dfd8      	RCALL _lcd_gotoxy
000121 f02e      	brts __lcd_putchar0
          _0xB:
000122 dfa0          rcall __lcd_ready
000123 9a90          sbi  __lcd_port,__lcd_rs ;RS=1
000124 81a8          ld   r26,y
000125 93aa          st   -y,r26
000126 dfb5          rcall __lcd_write_data
          __lcd_putchar0:
000127 91ff          pop  r31
000128 91ef          pop  r30
000129 9621      	ADIW R28,1
00012a 9508      	RET
          _lcd_puts:
00012b 81f9          ldd  r31,y+1
00012c 81e8          ld   r30,y
          __lcd_puts0:
00012d 91a1          ld   r26,z+
00012e 23aa          tst  r26
00012f f019          breq __lcd_puts1
000130 93aa          st   -y,r26    
000131 dfe1          rcall _lcd_putchar
000132 cffa          rjmp __lcd_puts0
          __lcd_puts1:
000133 9622      	ADIW R28,2
000134 9508      	RET
          __long_delay_G2:
000135 27aa          clr   r26
000136 27bb          clr   r27
          __long_delay0:
000137 9711          sbiw  r26,1         ;2 cycles
000138 f7f1          brne  __long_delay0 ;2 cycles
000139 9508      	RET
          __lcd_init_write_G2:
00013a 9891          cbi  __lcd_port,__lcd_rd 	  ;RD=0
00013b b3a1          in    r26,__lcd_direction
00013c 6fa7          ori   r26,0xf7                ;set as output
00013d bba1          out   __lcd_direction,r26
00013e b3b2          in    r27,__lcd_port
00013f 70bf          andi  r27,0xf
000140 81a8          ld    r26,y
000141 df92      	RCALL __lcd_write_nibble_G2
000142 9a91          sbi   __lcd_port,__lcd_rd     ;RD=1
000143 9621      	ADIW R28,1
000144 9508      	RET
          _lcd_init:
000145 9892          cbi   __lcd_port,__lcd_enable ;EN=0
000146 9890          cbi   __lcd_port,__lcd_rs     ;RS=0
000147 8098      	LDD  R9,Y+0
000148 81e8      	LD   R30,Y
000149 58e0      	SUBI R30,-LOW(128)
00014a   +  	__PUTB1MN __base_y_G2,2
00014c 81e8      	LD   R30,Y
00014d 54e0      	SUBI R30,-LOW(192)
00014e   +  	__PUTB1MN __base_y_G2,3
000150 d178      	RCALL SUBOPT_0x3
000151 d177      	RCALL SUBOPT_0x3
000152 d176      	RCALL SUBOPT_0x3
000153 dfe1      	RCALL __long_delay_G2
000154 d178      	RCALL SUBOPT_0x4
000155 dfe4      	RCALL __lcd_init_write_G2
000156 dfde      	RCALL __long_delay_G2
000157 e2e8      	LDI  R30,LOW(40)
000158 d16e      	RCALL SUBOPT_0x2
000159 dfdb      	RCALL __long_delay_G2
00015a e0e4      	LDI  R30,LOW(4)
00015b d16b      	RCALL SUBOPT_0x2
00015c dfd8      	RCALL __long_delay_G2
00015d e8e5      	LDI  R30,LOW(133)
00015e d168      	RCALL SUBOPT_0x2
00015f dfd5      	RCALL __long_delay_G2
000160 b3a1          in    r26,__lcd_direction
000161 70af          andi  r26,0xf                 ;set as input
000162 bba1          out   __lcd_direction,r26
000163 9a91          sbi   __lcd_port,__lcd_rd     ;RD=1
000164 df8c      	RCALL _lcd_read_byte0_G2
000165 30e5      	CPI  R30,LOW(0x5)
000166 f011      	BREQ _0xC
000167 e0e0      	LDI  R30,LOW(0)
000168 c005      	RJMP _0x68
          _0xC:
000169 df59      	RCALL __lcd_ready
00016a e0e6      	LDI  R30,LOW(6)
00016b d15b      	RCALL SUBOPT_0x2
00016c df99      	RCALL _lcd_clear
00016d e0e1      	LDI  R30,LOW(1)
          _0x68:
00016e 9621      	ADIW R28,1
00016f 9508      	RET
          _getchar:
000170 9b5f           sbis usr,rxc
000171 cffe           rjmp _getchar
000172 b1ec           in   r30,udr
000173 9508      	RET
          _putchar:
000174 9b5d           sbis usr,udre
000175 cffe           rjmp _putchar
000176 81e8           ld   r30,y
000177 b9ec           out  udr,r30
000178 9621      	ADIW R28,1
000179 9508      	RET
          __put_G4:
          	put:
00017a d155      	RCALL SUBOPT_0x5
00017b 9730      	SBIW R30,0
00017c f041      	BREQ _0xD
00017d d152      	RCALL SUBOPT_0x5
00017e 9631      	ADIW R30,1
00017f 93ed      	ST   X+,R30
000180 93fc      	ST   X,R31
000181 9731      	SBIW R30,1
000182 81aa      	LDD  R26,Y+2
000183 83a0      	STD  Z+0,R26
000184 c003      	RJMP _0xE
          _0xD:
000185 81ea      	LDD  R30,Y+2
000186 93ea      	ST   -Y,R30
000187 dfec      	RCALL _putchar
          _0xE:
000188 9623      	ADIW R28,3
000189 9508      	RET
          __print_G4:
00018a 9726      	SBIW R28,6
00018b d28b      	RCALL __SAVELOCR6
00018c e000      	LDI  R16,0
          _0xF:
00018d 89e8      	LDD  R30,Y+16
00018e 89f9      	LDD  R31,Y+16+1
00018f 9631      	ADIW R30,1
000190 8be8      	STD  Y+16,R30
000191 8bf9      	STD  Y+16+1,R31
000192 d141      	RCALL SUBOPT_0x6
000193 2f3e      	MOV  R19,R30
000194 30e0      	CPI  R30,0
000195 f409      	BRNE PC+2
000196 c104      	RJMP _0x11
000197 2fe0      	MOV  R30,R16
000198 30e0      	CPI  R30,0
000199 f431      	BRNE _0x15
00019a 3235      	CPI  R19,37
00019b f411      	BRNE _0x16
00019c e001      	LDI  R16,LOW(1)
00019d c001      	RJMP _0x17
          _0x16:
00019e d138      	RCALL SUBOPT_0x7
          _0x17:
00019f c0fa      	RJMP _0x14
          _0x15:
0001a0 30e1      	CPI  R30,LOW(0x1)
0001a1 f4a9      	BRNE _0x18
0001a2 3235      	CPI  R19,37
0001a3 f419      	BRNE _0x19
0001a4 d132      	RCALL SUBOPT_0x7
0001a5 e000      	LDI  R16,LOW(0)
0001a6 c0f3      	RJMP _0x14
          _0x19:
0001a7 e002      	LDI  R16,LOW(2)
0001a8 e050      	LDI  R21,LOW(0)
0001a9 e010      	LDI  R17,LOW(0)
0001aa 323d      	CPI  R19,45
0001ab f411      	BRNE _0x1A
0001ac e011      	LDI  R17,LOW(1)
0001ad c0ec      	RJMP _0x14
          _0x1A:
0001ae 323b      	CPI  R19,43
0001af f411      	BRNE _0x1B
0001b0 e25b      	LDI  R21,LOW(43)
0001b1 c0e8      	RJMP _0x14
          _0x1B:
0001b2 3230      	CPI  R19,32
0001b3 f411      	BRNE _0x1C
0001b4 e250      	LDI  R21,LOW(32)
0001b5 c0e4      	RJMP _0x14
          _0x1C:
0001b6 c002      	RJMP _0x1D
          _0x18:
0001b7 30e2      	CPI  R30,LOW(0x2)
0001b8 f439      	BRNE _0x1E
          _0x1D:
0001b9 e040      	LDI  R20,LOW(0)
0001ba e003      	LDI  R16,LOW(3)
0001bb 3330      	CPI  R19,48
0001bc f411      	BRNE _0x1F
0001bd 6810      	ORI  R17,LOW(128)
0001be c0db      	RJMP _0x14
          _0x1F:
0001bf c003      	RJMP _0x20
          _0x1E:
0001c0 30e3      	CPI  R30,LOW(0x3)
0001c1 f009      	BREQ PC+2
0001c2 c0d7      	RJMP _0x14
          _0x20:
0001c3 3330      	CPI  R19,48
0001c4 f010      	BRLO _0x23
0001c5 333a      	CPI  R19,58
0001c6 f008      	BRLO _0x24
          _0x23:
0001c7 c009      	RJMP _0x22
          _0x24:
0001c8 2fa4      	MOV  R26,R20
0001c9 e0ea      	LDI  R30,LOW(10)
0001ca 9fea      	MUL  R30,R26
0001cb 2de0      	MOV  R30,R0
0001cc 2f4e      	MOV  R20,R30
0001cd 2fe3      	MOV  R30,R19
0001ce 53e0      	SUBI R30,LOW(48)
0001cf 0f4e      	ADD  R20,R30
0001d0 c0c9      	RJMP _0x14
          _0x22:
0001d1 2fe3      	MOV  R30,R19
0001d2 36e3      	CPI  R30,LOW(0x63)
0001d3 f429      	BRNE _0x28
0001d4 d108      	RCALL SUBOPT_0x8
0001d5 91ec      	LD   R30,X
0001d6 93ea      	ST   -Y,R30
0001d7 d10c      	RCALL SUBOPT_0x9
0001d8 c0c0      	RJMP _0x29
          _0x28:
0001d9 37e3      	CPI  R30,LOW(0x73)
0001da f429      	BRNE _0x2B
0001db d101      	RCALL SUBOPT_0x8
0001dc d10c      	RCALL SUBOPT_0xA
0001dd d118      	RCALL _strlen
0001de 2f0e      	MOV  R16,R30
0001df c007      	RJMP _0x2C
          _0x2B:
0001e0 37e0      	CPI  R30,LOW(0x70)
0001e1 f449      	BRNE _0x2E
0001e2 d0fa      	RCALL SUBOPT_0x8
0001e3 d105      	RCALL SUBOPT_0xA
0001e4 d11b      	RCALL _strlenf
0001e5 2f0e      	MOV  R16,R30
0001e6 6018      	ORI  R17,LOW(8)
          _0x2C:
0001e7 6012      	ORI  R17,LOW(2)
0001e8 771f      	ANDI R17,LOW(127)
0001e9 e020      	LDI  R18,LOW(0)
0001ea c030      	RJMP _0x2F
          _0x2E:
0001eb 36e4      	CPI  R30,LOW(0x64)
0001ec f011      	BREQ _0x32
0001ed 36e9      	CPI  R30,LOW(0x69)
0001ee f411      	BRNE _0x33
          _0x32:
0001ef 6014      	ORI  R17,LOW(4)
0001f0 c002      	RJMP _0x34
          _0x33:
0001f1 37e5      	CPI  R30,LOW(0x75)
0001f2 f431      	BRNE _0x35
          _0x34:
0001f3 e2e8      	LDI  R30,LOW(_tbl10_G4*2)
0001f4 e0f0      	LDI  R31,HIGH(_tbl10_G4*2)
0001f5 83ee      	STD  Y+6,R30
0001f6 83ff      	STD  Y+6+1,R31
0001f7 e005      	LDI  R16,LOW(5)
0001f8 c00c      	RJMP _0x36
          _0x35:
0001f9 35e8      	CPI  R30,LOW(0x58)
0001fa f411      	BRNE _0x38
0001fb 6018      	ORI  R17,LOW(8)
0001fc c003      	RJMP _0x39
          _0x38:
0001fd 37e8      	CPI  R30,LOW(0x78)
0001fe f009      	BREQ PC+2
0001ff c099      	RJMP _0x67
          _0x39:
000200 e3e2      	LDI  R30,LOW(_tbl16_G4*2)
000201 e0f0      	LDI  R31,HIGH(_tbl16_G4*2)
000202 83ee      	STD  Y+6,R30
000203 83ff      	STD  Y+6+1,R31
000204 e004      	LDI  R16,LOW(4)
          _0x36:
000205 ff12      	SBRS R17,2
000206 c012      	RJMP _0x3B
000207 d0d5      	RCALL SUBOPT_0x8
000208 d0e6      	RCALL SUBOPT_0xB
000209 85aa      	LDD  R26,Y+10
00020a 85bb      	LDD  R27,Y+10+1
00020b 9710      	SBIW R26,0
00020c f434      	BRGE _0x3C
00020d 85ea      	LDD  R30,Y+10
00020e 85fb      	LDD  R31,Y+10+1
00020f d10b      	RCALL __ANEGW1
000210 87ea      	STD  Y+10,R30
000211 87fb      	STD  Y+10+1,R31
000212 e25d      	LDI  R21,LOW(45)
          _0x3C:
000213 3050      	CPI  R21,0
000214 f011      	BREQ _0x3D
000215 5f0f      	SUBI R16,-LOW(1)
000216 c001      	RJMP _0x3E
          _0x3D:
000217 7f1b      	ANDI R17,LOW(251)
          _0x3E:
000218 c002      	RJMP _0x3F
          _0x3B:
000219 d0c3      	RCALL SUBOPT_0x8
00021a d0d4      	RCALL SUBOPT_0xB
          _0x3F:
          _0x2F:
00021b fd10      	SBRC R17,0
00021c c010      	RJMP _0x40
          _0x41:
00021d 1704      	CP   R16,R20
00021e f470      	BRSH _0x43
00021f ff17      	SBRS R17,7
000220 c008      	RJMP _0x44
000221 ff12      	SBRS R17,2
000222 c004      	RJMP _0x45
000223 7f1b      	ANDI R17,LOW(251)
000224 2f35      	MOV  R19,R21
000225 5001      	SUBI R16,LOW(1)
000226 c001      	RJMP _0x46
          _0x45:
000227 e330      	LDI  R19,LOW(48)
          _0x46:
000228 c001      	RJMP _0x47
          _0x44:
000229 e230      	LDI  R19,LOW(32)
          _0x47:
00022a d0ac      	RCALL SUBOPT_0x7
00022b 5041      	SUBI R20,LOW(1)
00022c cff0      	RJMP _0x41
          _0x43:
          _0x40:
00022d 2f20      	MOV  R18,R16
00022e ff11      	SBRS R17,1
00022f c018      	RJMP _0x48
          _0x49:
000230 3020      	CPI  R18,0
000231 f0a9      	BREQ _0x4B
000232 ff13      	SBRS R17,3
000233 c007      	RJMP _0x4C
000234 81ee      	LDD  R30,Y+6
000235 81ff      	LDD  R31,Y+6+1
000236 9631      	ADIW R30,1
000237 83ee      	STD  Y+6,R30
000238 83ff      	STD  Y+6+1,R31
000239 d09a      	RCALL SUBOPT_0x6
00023a c005      	RJMP _0x69
          _0x4C:
00023b 81ae      	LDD  R26,Y+6
00023c 81bf      	LDD  R27,Y+6+1
00023d 91ed      	LD   R30,X+
00023e 83ae      	STD  Y+6,R26
00023f 83bf      	STD  Y+6+1,R27
          _0x69:
000240 93ea      	ST   -Y,R30
000241 d0a2      	RCALL SUBOPT_0x9
000242 3040      	CPI  R20,0
000243 f009      	BREQ _0x4E
000244 5041      	SUBI R20,LOW(1)
          _0x4E:
000245 5021      	SUBI R18,LOW(1)
000246 cfe9      	RJMP _0x49
          _0x4B:
000247 c049      	RJMP _0x4F
          _0x48:
          _0x51:
000248 e330      	LDI  R19,LOW(48)
000249 81ee      	LDD  R30,Y+6
00024a 81ff      	LDD  R31,Y+6+1
00024b 9632      	ADIW R30,2
00024c 83ee      	STD  Y+6,R30
00024d 83ff      	STD  Y+6+1,R31
00024e 9732      	SBIW R30,2
00024f d0e7      	RCALL __GETW1PF
000250 87e8      	STD  Y+8,R30
000251 87f9      	STD  Y+8+1,R31
000252 85aa                                            ldd  r26,y+10  ;R26,R27=n
000253 85bb                                            ldd  r27,y+11
                                            calc_digit:
000254 17ae                                            cp   r26,r30
000255 07bf                                            cpc  r27,r31
000256 f020                                            brlo calc_digit_done
000257 5f3f      	SUBI R19,-LOW(1)
000258 1bae      	                                  sub  r26,r30
000259 0bbf      	                                  sbc  r27,r31
00025a f7c9      	                                  brne calc_digit
                                            calc_digit_done:
00025b 87aa                                            std  Y+10,r26 ;n=R26,R27
00025c 87bb                                            std  y+11,r27
00025d e3e9      	LDI  R30,LOW(57)
00025e 17e3      	CP   R30,R19
00025f f428      	BRSH _0x53
000260 ff13      	SBRS R17,3
000261 c002      	RJMP _0x54
000262 5f39      	SUBI R19,-LOW(7)
000263 c001      	RJMP _0x55
          _0x54:
000264 5d39      	SUBI R19,-LOW(39)
          _0x55:
          _0x53:
000265 fd14      	SBRC R17,4
000266 c01d      	RJMP _0x57
000267 e3e0      	LDI  R30,LOW(48)
000268 17e3      	CP   R30,R19
000269 f030      	BRLO _0x59
00026a 85a8      	LDD  R26,Y+8
00026b 85b9      	LDD  R27,Y+8+1
00026c 30a1      	CPI  R26,LOW(0x1)
00026d e0e0      	LDI  R30,HIGH(0x1)
00026e 07be      	CPC  R27,R30
00026f f411      	BRNE _0x58
          _0x59:
000270 6110      	ORI  R17,LOW(16)
000271 c00a      	RJMP _0x5B
          _0x58:
000272 1742      	CP   R20,R18
000273 f010      	BRLO _0x5D
000274 ff10      	SBRS R17,0
000275 c001      	RJMP _0x5E
          _0x5D:
000276 c011      	RJMP _0x5C
          _0x5E:
000277 e230      	LDI  R19,LOW(32)
000278 ff17      	SBRS R17,7
000279 c00a      	RJMP _0x5F
00027a e330      	LDI  R19,LOW(48)
00027b 6110      	ORI  R17,LOW(16)
          _0x5B:
00027c ff12      	SBRS R17,2
00027d c006      	RJMP _0x60
00027e 7f1b      	ANDI R17,LOW(251)
00027f 935a      	ST   -Y,R21
000280 d063      	RCALL SUBOPT_0x9
000281 3040      	CPI  R20,0
000282 f009      	BREQ _0x61
000283 5041      	SUBI R20,LOW(1)
          _0x61:
          _0x60:
          _0x5F:
          _0x57:
000284 d052      	RCALL SUBOPT_0x7
000285 3040      	CPI  R20,0
000286 f009      	BREQ _0x62
000287 5041      	SUBI R20,LOW(1)
          _0x62:
          _0x5C:
000288 5021      	SUBI R18,LOW(1)
000289 85a8      	LDD  R26,Y+8
00028a 85b9      	LDD  R27,Y+8+1
00028b e0e1      	LDI  R30,LOW(1)
00028c e0f0      	LDI  R31,HIGH(1)
00028d 17ea      	CP   R30,R26
00028e 07fb      	CPC  R31,R27
00028f f408      	BRSH _0x52
000290 cfb7      	RJMP _0x51
          _0x52:
          _0x4F:
000291 ff10      	SBRS R17,0
000292 c006      	RJMP _0x63
          _0x64:
000293 3040      	CPI  R20,0
000294 f021      	BREQ _0x66
000295 5041      	SUBI R20,LOW(1)
000296 d036      	RCALL SUBOPT_0x4
000297 d04c      	RCALL SUBOPT_0x9
000298 cffa      	RJMP _0x64
          _0x66:
          _0x63:
          _0x67:
          _0x29:
000299 e000      	LDI  R16,LOW(0)
          _0x14:
00029a cef2      	RJMP _0xF
          _0x11:
00029b d182      	RCALL __LOADLOCR6
00029c 9662      	ADIW R28,18
00029d 9508      	RET
          _sprintf:
00029e 92ff      	PUSH R15
00029f 2ef8      	MOV  R15,R24
0002a0 9722      	SBIW R28,2
0002a1 d179      	RCALL __SAVELOCR2
0002a2 01de      	MOVW R26,R28
0002a3 d073      	RCALL __ADDW2R15
0002a4   +  	__PUTW2R 16,17
0002a6 01de      	MOVW R26,R28
0002a7 9616      	ADIW R26,6
0002a8 d04a      	RCALL SUBOPT_0xC
0002a9 83ea      	STD  Y+2,R30
0002aa 83fb      	STD  Y+2+1,R31
0002ab 01de      	MOVW R26,R28
0002ac 9614      	ADIW R26,4
0002ad d045      	RCALL SUBOPT_0xC
0002ae 93fa      	ST   -Y,R31
0002af 93ea      	ST   -Y,R30
0002b0 931a      	ST   -Y,R17
0002b1 930a      	ST   -Y,R16
0002b2 01fe      	MOVW R30,R28
0002b3 9636      	ADIW R30,6
0002b4 93fa      	ST   -Y,R31
0002b5 93ea      	ST   -Y,R30
0002b6 ded3      	RCALL __print_G4
0002b7 81aa      	LDD  R26,Y+2
0002b8 81bb      	LDD  R27,Y+2+1
0002b9 e0e0      	LDI  R30,LOW(0)
0002ba 93ec      	ST   X,R30
0002bb d166      	RCALL __LOADLOCR2
0002bc 9624      	ADIW R28,4
0002bd 90ff      	POP  R15
0002be 9508      	RET
         
         ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES
          SUBOPT_0x0:
0002bf e0e0      	LDI  R30,LOW(0)
0002c0 93ea      	ST   -Y,R30
0002c1 9508      	RET
         
         ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES
          SUBOPT_0x1:
0002c2 e6e0      	LDI  R30,LOW(_lcd_buffer)
0002c3 e0f1      	LDI  R31,HIGH(_lcd_buffer)
0002c4 93fa      	ST   -Y,R31
0002c5 93ea      	ST   -Y,R30
0002c6 9508      	RET
         
         ;OPTIMIZER ADDED SUBROUTINE, CALLED 8 TIMES
          SUBOPT_0x2:
0002c7 93ea      	ST   -Y,R30
0002c8 ce13      	RJMP __lcd_write_data
         
         ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES
          SUBOPT_0x3:
0002c9 de6b      	RCALL __long_delay_G2
0002ca e3e0      	LDI  R30,LOW(48)
0002cb 93ea      	ST   -Y,R30
0002cc ce6d      	RJMP __lcd_init_write_G2
         
         ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES
          SUBOPT_0x4:
0002cd e2e0      	LDI  R30,LOW(32)
0002ce 93ea      	ST   -Y,R30
0002cf 9508      	RET
         
         ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES
          SUBOPT_0x5:
0002d0 81a8      	LD   R26,Y
0002d1 81b9      	LDD  R27,Y+1
0002d2 d060      	RCALL __GETW1P
0002d3 9508      	RET
         
         ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES
          SUBOPT_0x6:
0002d4 9731      	SBIW R30,1
0002d5 91e4      	LPM  R30,Z
0002d6 9508      	RET
         
         ;OPTIMIZER ADDED SUBROUTINE, CALLED 4 TIMES
          SUBOPT_0x7:
0002d7 933a      	ST   -Y,R19
0002d8 85ed      	LDD  R30,Y+13
0002d9 85fe      	LDD  R31,Y+13+1
0002da 93fa      	ST   -Y,R31
0002db 93ea      	ST   -Y,R30
0002dc ce9d      	RJMP __put_G4
         
         ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES
          SUBOPT_0x8:
0002dd 85ae      	LDD  R26,Y+14
0002de 85bf      	LDD  R27,Y+14+1
0002df 9714      	SBIW R26,4
0002e0 87ae      	STD  Y+14,R26
0002e1 87bf      	STD  Y+14+1,R27
0002e2 9614      	ADIW R26,4
0002e3 9508      	RET
         
         ;OPTIMIZER ADDED SUBROUTINE, CALLED 4 TIMES
          SUBOPT_0x9:
0002e4 85ed      	LDD  R30,Y+13
0002e5 85fe      	LDD  R31,Y+13+1
0002e6 93fa      	ST   -Y,R31
0002e7 93ea      	ST   -Y,R30
0002e8 ce91      	RJMP __put_G4
         
         ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES
          SUBOPT_0xA:
0002e9 d049      	RCALL __GETW1P
0002ea 83ee      	STD  Y+6,R30
0002eb 83ff      	STD  Y+6+1,R31
0002ec 93fa      	ST   -Y,R31
0002ed 93ea      	ST   -Y,R30
0002ee 9508      	RET
         
         ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES
          SUBOPT_0xB:
0002ef d043      	RCALL __GETW1P
0002f0 87ea      	STD  Y+10,R30
0002f1 87fb      	STD  Y+10+1,R31
0002f2 9508      	RET
         
         ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES
          SUBOPT_0xC:
0002f3 d023      	RCALL __ADDW2R15
0002f4 d03e      	RCALL __GETW1P
0002f5 9508      	RET
         
          _strlen:
0002f6 91a9      	ld   r26,y+
0002f7 91b9      	ld   r27,y+
0002f8 27ee      	clr  r30
0002f9 27ff      	clr  r31
          __strlen0:
0002fa 916d      	ld   r22,x+
0002fb 2366      	tst  r22
0002fc f011      	breq __strlen1
0002fd 9631      	adiw r30,1
0002fe cffb      	rjmp __strlen0
          __strlen1:
0002ff 9508      	ret
         
          _strlenf:
000300 27aa      	clr  r26
000301 27bb      	clr  r27
000302 91e9      	ld   r30,y+
000303 91f9      	ld   r31,y+
          __strlenf0:
000304 9005      	lpm  r0,z+
000305 2000      	tst  r0
000306 f011      	breq __strlenf1
000307 9611      	adiw r26,1
000308 cffb      	rjmp __strlenf0
          __strlenf1:
000309 01fd      	movw r30,r26
00030a 9508      	ret
         
          _delay_ms:
00030b 91e9      	ld   r30,y+
00030c 91f9      	ld   r31,y+
00030d 9630      	adiw r30,0
00030e f039      	breq __delay_ms1
          __delay_ms0:
00030f   +  	__DELAY_USW 0x7D0
000313 95a8      	wdr
000314 9731      	sbiw r30,1
000315 f7c9      	brne __delay_ms0
          __delay_ms1:
000316 9508      	ret
         
          __ADDW2R15:
000317 2400      	CLR  R0
000318 0daf      	ADD  R26,R15
000319 1db0      	ADC  R27,R0
00031a 9508      	RET
         
          __ANEGW1:
00031b 95e0      	COM  R30
00031c 95f0      	COM  R31
00031d 9631      	ADIW R30,1
00031e 9508      	RET
         
          __ANEGD1:
00031f 95e0      	COM  R30
000320 95f0      	COM  R31
000321 9560      	COM  R22
000322 9570      	COM  R23
000323 5fef      	SUBI R30,-1
000324 4fff      	SBCI R31,-1
000325 4f6f      	SBCI R22,-1
000326 4f7f      	SBCI R23,-1
000327 9508      	RET
         
          __CWD1:
000328 2f6f      	MOV  R22,R31
000329 0f66      	ADD  R22,R22
00032a 0b66      	SBC  R22,R22
00032b 2f76      	MOV  R23,R22
00032c 9508      	RET
         
          __CBD2:
00032d 2fba      	MOV  R27,R26
00032e 0fbb      	ADD  R27,R27
00032f 0bbb      	SBC  R27,R27
000330 2f8b      	MOV  R24,R27
000331 2f9b      	MOV  R25,R27
000332 9508      	RET
         
          __GETW1P:
000333 91ed      	LD   R30,X+
000334 91fc      	LD   R31,X
000335 9711      	SBIW R26,1
000336 9508      	RET
         
          __GETW1PF:
000337 9005      	LPM  R0,Z+
000338 91f4      	LPM  R31,Z
000339 2de0      	MOV  R30,R0
00033a 9508      	RET
         
          __PUTPARD1:
00033b 937a      	ST   -Y,R23
00033c 936a      	ST   -Y,R22
00033d 93fa      	ST   -Y,R31
00033e 93ea      	ST   -Y,R30
00033f 9508      	RET
         
          __CDF2U:
000340 9468      	SET
000341 c001      	RJMP __CDF2U0
          __CDF2:
000342 94e8      	CLT
          __CDF2U0:
000343 d001      	RCALL __SWAPD12
000344 d064      	RCALL __CDF1U0
         
          __SWAPD12:
000345 2e18      	MOV  R1,R24
000346 2f86      	MOV  R24,R22
000347 2d61      	MOV  R22,R1
000348 2e19      	MOV  R1,R25
000349 2f97      	MOV  R25,R23
00034a 2d71      	MOV  R23,R1
         
          __SWAPW12:
00034b 2e1b      	MOV  R1,R27
00034c 2fbf      	MOV  R27,R31
00034d 2df1      	MOV  R31,R1
         
          __SWAPB12:
00034e 2e1a      	MOV  R1,R26
00034f 2fae      	MOV  R26,R30
000350 2de1      	MOV  R30,R1
000351 9508      	RET
         
          __REPACK:
000352 e850      	LDI  R21,0x80
000353 2757      	EOR  R21,R23
000354 f411      	BRNE __REPACK0
000355 935f      	PUSH R21
000356 c073      	RJMP __ZERORES
          __REPACK0:
000357 3f5f      	CPI  R21,0xFF
000358 f031      	BREQ __REPACK1
000359 0f66      	LSL  R22
00035a 0c00      	LSL  R0
00035b 9557      	ROR  R21
00035c 9567      	ROR  R22
00035d 2f75      	MOV  R23,R21
00035e 9508      	RET
          __REPACK1:
00035f 935f      	PUSH R21
000360 2000      	TST  R0
000361 f00a      	BRMI __REPACK2
000362 c06d      	RJMP __MAXRES
          __REPACK2:
000363 c060      	RJMP __MINRES
         
          __UNPACK:
000364 e850      	LDI  R21,0x80
000365 2e19      	MOV  R1,R25
000366 2215      	AND  R1,R21
000367 0f88      	LSL  R24
000368 1f99      	ROL  R25
000369 2795      	EOR  R25,R21
00036a 0f55      	LSL  R21
00036b 9587      	ROR  R24
         
          __UNPACK1:
00036c e850      	LDI  R21,0x80
00036d 2e07      	MOV  R0,R23
00036e 2205      	AND  R0,R21
00036f 0f66      	LSL  R22
000370 1f77      	ROL  R23
000371 2775      	EOR  R23,R21
000372 0f55      	LSL  R21
000373 9567      	ROR  R22
000374 9508      	RET
         
          __CFD1:
000375 935f      	PUSH R21
000376 dff5      	RCALL __UNPACK1
000377 3870      	CPI  R23,0x80
000378 f018      	BRLO __CFD10
000379 3f7f      	CPI  R23,0xFF
00037a f408      	BRCC __CFD10
00037b c04e      	RJMP __ZERORES
          __CFD10:
00037c e156      	LDI  R21,22
00037d 1b57      	SUB  R21,R23
00037e f492      	BRPL __CFD11
00037f 9551      	NEG  R21
000380 3058      	CPI  R21,8
000381 f028      	BRLO __CFD17
000382 efef      	SER  R30
000383 efff      	SER  R31
000384 ef6f      	SER  R22
000385 e77f      	LDI  R23,0x7F
000386 c01a      	RJMP __CFD15
          __CFD17:
000387 2777      	CLR  R23
000388 2355      	TST  R21
000389 f0b9      	BREQ __CFD15
          __CFD18:
00038a 0fee      	LSL  R30
00038b 1fff      	ROL  R31
00038c 1f66      	ROL  R22
00038d 1f77      	ROL  R23
00038e 955a      	DEC  R21
00038f f7d1      	BRNE __CFD18
000390 c010      	RJMP __CFD15
          __CFD11:
000391 2777      	CLR  R23
          __CFD12:
000392 3058      	CPI  R21,8
000393 f028      	BRLO __CFD13
000394 2fef      	MOV  R30,R31
000395 2ff6      	MOV  R31,R22
000396 2f67      	MOV  R22,R23
000397 5058      	SUBI R21,8
000398 cff9      	RJMP __CFD12
          __CFD13:
000399 2355      	TST  R21
00039a f031      	BREQ __CFD15
          __CFD14:
00039b 9576      	LSR  R23
00039c 9567      	ROR  R22
00039d 95f7      	ROR  R31
00039e 95e7      	ROR  R30
00039f 955a      	DEC  R21
0003a0 f7d1      	BRNE __CFD14
          __CFD15:
0003a1 2000      	TST  R0
0003a2 f40a      	BRPL __CFD16
0003a3 df7b      	RCALL __ANEGD1
          __CFD16:
0003a4 915f      	POP  R21
0003a5 9508      	RET
         
          __CDF1U:
0003a6 9468      	SET
0003a7 c001      	RJMP __CDF1U0
          __CDF1:
0003a8 94e8      	CLT
          __CDF1U0:
0003a9 9730      	SBIW R30,0
0003aa 4060      	SBCI R22,0
0003ab 4070      	SBCI R23,0
0003ac f0b1      	BREQ __CDF10
0003ad 2400      	CLR  R0
0003ae f026      	BRTS __CDF11
0003af 2377      	TST  R23
0003b0 f412      	BRPL __CDF11
0003b1 9400      	COM  R0
0003b2 df6c      	RCALL __ANEGD1
          __CDF11:
0003b3 2e17      	MOV  R1,R23
0003b4 e17e      	LDI  R23,30
0003b5 2011      	TST  R1
          __CDF12:
0003b6 f032      	BRMI __CDF13
0003b7 957a      	DEC  R23
0003b8 0fee      	LSL  R30
0003b9 1fff      	ROL  R31
0003ba 1f66      	ROL  R22
0003bb 1c11      	ROL  R1
0003bc cff9      	RJMP __CDF12
          __CDF13:
0003bd 2fef      	MOV  R30,R31
0003be 2ff6      	MOV  R31,R22
0003bf 2d61      	MOV  R22,R1
0003c0 935f      	PUSH R21
0003c1 df90      	RCALL __REPACK
0003c2 915f      	POP  R21
          __CDF10:
0003c3 9508      	RET
         
          __MINRES:
0003c4 efef      	SER  R30
0003c5 efff      	SER  R31
0003c6 e76f      	LDI  R22,0x7F
0003c7 ef7f      	SER  R23
0003c8 915f      	POP  R21
0003c9 9508      	RET
         
          __ZERORES:
0003ca 27ee      	CLR  R30
0003cb 27ff      	CLR  R31
0003cc 2766      	CLR  R22
0003cd 2777      	CLR  R23
0003ce 915f      	POP  R21
0003cf 9508      	RET
         
          __MAXRES:
0003d0 efef      	SER  R30
0003d1 efff      	SER  R31
0003d2 e76f      	LDI  R22,0x7F
0003d3 e77f      	LDI  R23,0x7F
0003d4 915f      	POP  R21
0003d5 9508      	RET
         
          __DIVF21:
0003d6 935f      	PUSH R21
0003d7 df8c      	RCALL __UNPACK
0003d8 3870      	CPI  R23,0x80
0003d9 f419      	BRNE __DIVF210
0003da 2011      	TST  R1
          __DIVF211:
0003db f7a2      	BRPL __MAXRES
0003dc cfe7      	RJMP __MINRES
          __DIVF210:
0003dd 3890      	CPI  R25,0x80
0003de f409      	BRNE __DIVF218
          __DIVF217:
0003df cfea      	RJMP __ZERORES
          __DIVF218:
0003e0 2401      	EOR  R0,R1
0003e1 9408      	SEC
0003e2 0b97      	SBC  R25,R23
0003e3 f41b      	BRVC __DIVF216
0003e4 f3d4      	BRLT __DIVF217
0003e5 2000      	TST  R0
0003e6 cff4      	RJMP __DIVF211
          __DIVF216:
0003e7 2f79      	MOV  R23,R25
0003e8 9566      	LSR  R22
0003e9 95f7      	ROR  R31
0003ea 95e7      	ROR  R30
0003eb 9586      	LSR  R24
0003ec 95b7      	ROR  R27
0003ed 95a7      	ROR  R26
0003ee 934f      	PUSH R20
0003ef 2411      	CLR  R1
0003f0 2744      	CLR  R20
0003f1 2755      	CLR  R21
0003f2 e198      	LDI  R25,24
          __DIVF212:
0003f3 17ae      	CP   R26,R30
0003f4 07bf      	CPC  R27,R31
0003f5 0786      	CPC  R24,R22
0003f6 f028      	BRLO __DIVF213
0003f7 1bae      	SUB  R26,R30
0003f8 0bbf      	SBC  R27,R31
0003f9 0b86      	SBC  R24,R22
0003fa 9408      	SEC
0003fb c001      	RJMP __DIVF214
          __DIVF213:
0003fc 9488      	CLC
          __DIVF214:
0003fd 1c11      	ROL  R1
0003fe 1f44      	ROL  R20
0003ff 1f55      	ROL  R21
000400 1faa      	ROL  R26
000401 1fbb      	ROL  R27
000402 1f88      	ROL  R24
000403 959a      	DEC  R25
000404 f771      	BRNE __DIVF212
000405 2de1      	MOV  R30,R1
000406 2ff4      	MOV  R31,R20
000407 2f65      	MOV  R22,R21
000408 95a6      	LSR  R26
000409 1fe9      	ADC  R30,R25
00040a 1ff9      	ADC  R31,R25
00040b 1f69      	ADC  R22,R25
00040c 914f      	POP  R20
00040d 2366      	TST  R22
00040e f02a      	BRMI __DIVF215
00040f 0fee      	LSL  R30
000410 1fff      	ROL  R31
000411 1f66      	ROL  R22
000412 957a      	DEC  R23
000413 f25b      	BRVS __DIVF217
          __DIVF215:
000414 df3d      	RCALL __REPACK
000415 915f      	POP  R21
000416 9508      	RET
         
          __SAVELOCR6:
000417 935a      	ST   -Y,R21
          __SAVELOCR5:
000418 934a      	ST   -Y,R20
          __SAVELOCR4:
000419 933a      	ST   -Y,R19
          __SAVELOCR3:
00041a 932a      	ST   -Y,R18
          __SAVELOCR2:
00041b 931a      	ST   -Y,R17
00041c 930a      	ST   -Y,R16
00041d 9508      	RET
         
          __LOADLOCR6:
00041e 815d      	LDD  R21,Y+5
          __LOADLOCR5:
00041f 814c      	LDD  R20,Y+4
          __LOADLOCR4:
000420 813b      	LDD  R19,Y+3
          __LOADLOCR3:
000421 812a      	LDD  R18,Y+2
          __LOADLOCR2:
000422 8119      	LDD  R17,Y+1
000423 8108      	LD   R16,Y
000424 9508      	RET
         
         ;END OF CODE MARKER
          __END_OF_CODE:

Assembly complete with no errors.
