
*** Running vivado
    with args -log top_block_reg_switch_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_block_reg_switch_0_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source top_block_reg_switch_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/SAMPA_PON_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/I2C_Controller_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/start_i2c_write_1_0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/I2C_controller_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/I2C_controller_1_0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/I2C_controller_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: top_block_reg_switch_0_0
Command: synth_design -top top_block_reg_switch_0_0 -part xcau15p-sbvb484-1-i -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcau15p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcau15p'
INFO: [Device 21-403] Loading part xcau15p-sbvb484-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1523703
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
CRITICAL WARNING: [Synth 8-9339] data object 'regacc_read_w' is already declared [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:101]
INFO: [Synth 8-6826] previous declaration of 'regacc_read_w' is from here [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:99]
CRITICAL WARNING: [Synth 8-11152] second declaration of 'regacc_read_w' is ignored [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:101]
WARNING: [Synth 8-8984] 'regacc_read_w' was previously declared without a range [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:101]
INFO: [Synth 8-11241] undeclared symbol 'regacc_addr_w', assumed default net type 'wire' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:102]
WARNING: [Synth 8-11065] parameter 'STATE_IDLE' becomes localparam in 'reg_switch' with formal parameter declaration list [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:56]
WARNING: [Synth 8-11065] parameter 'STATE_REG' becomes localparam in 'reg_switch' with formal parameter declaration list [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:57]
WARNING: [Synth 8-11065] parameter 'STATE_I2C_WRITE' becomes localparam in 'reg_switch' with formal parameter declaration list [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:58]
WARNING: [Synth 8-11065] parameter 'STATE_I2C_READ' becomes localparam in 'reg_switch' with formal parameter declaration list [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:59]
WARNING: [Synth 8-11065] parameter 'STATE_SAMPA_READ' becomes localparam in 'reg_switch' with formal parameter declaration list [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:60]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2147.375 ; gain = 363.758 ; free physical = 32613 ; free virtual = 50266
Synthesis current peak Physical Memory [PSS] (MB): peak = 1431.746; parent = 1275.896; children = 155.850
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3121.820; parent = 2153.316; children = 968.504
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_block_reg_switch_0_0' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_reg_switch_0_0/synth/top_block_reg_switch_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'reg_switch' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:23]
INFO: [Synth 8-6155] done synthesizing module 'reg_switch' (0#1) [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_block_reg_switch_0_0' (0#1) [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_reg_switch_0_0/synth/top_block_reg_switch_0_0.v:53]
WARNING: [Synth 8-3848] Net start_i2c_write_all_o in module/entity reg_switch does not have driver. [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:46]
WARNING: [Synth 8-7129] Port start_i2c_write_all_o in module reg_switch is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2222.281 ; gain = 438.664 ; free physical = 32790 ; free virtual = 50445
Synthesis current peak Physical Memory [PSS] (MB): peak = 1431.746; parent = 1275.896; children = 155.850
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3190.789; parent = 2222.285; children = 968.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2240.094 ; gain = 456.477 ; free physical = 32790 ; free virtual = 50445
Synthesis current peak Physical Memory [PSS] (MB): peak = 1431.746; parent = 1275.896; children = 155.850
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3208.602; parent = 2240.098; children = 968.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2240.094 ; gain = 456.477 ; free physical = 32790 ; free virtual = 50445
Synthesis current peak Physical Memory [PSS] (MB): peak = 1431.746; parent = 1275.896; children = 155.850
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3208.602; parent = 2240.098; children = 968.504
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2240.094 ; gain = 0.000 ; free physical = 32777 ; free virtual = 50432
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2369.031 ; gain = 0.000 ; free physical = 32722 ; free virtual = 50377
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2389.844 ; gain = 20.812 ; free physical = 32721 ; free virtual = 50376
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2389.844 ; gain = 606.227 ; free physical = 32758 ; free virtual = 50413
Synthesis current peak Physical Memory [PSS] (MB): peak = 1431.746; parent = 1275.896; children = 155.850
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3326.336; parent = 2357.832; children = 968.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcau15p-sbvb484-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2389.844 ; gain = 606.227 ; free physical = 32755 ; free virtual = 50410
Synthesis current peak Physical Memory [PSS] (MB): peak = 1431.746; parent = 1275.896; children = 155.850
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3326.336; parent = 2357.832; children = 968.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2389.844 ; gain = 606.227 ; free physical = 32754 ; free virtual = 50408
Synthesis current peak Physical Memory [PSS] (MB): peak = 1431.746; parent = 1275.896; children = 155.850
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3326.336; parent = 2357.832; children = 968.504
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_sw_reg' in module 'reg_switch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                              000 |                             0001
         STATE_I2C_WRITE |                              001 |                             0100
          STATE_I2C_READ |                              010 |                             1000
        STATE_SAMPA_READ |                              011 |                             1001
               STATE_REG |                              100 |                             0010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_sw_reg' using encoding 'sequential' in module 'reg_switch'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2389.844 ; gain = 606.227 ; free physical = 32741 ; free virtual = 50396
Synthesis current peak Physical Memory [PSS] (MB): peak = 1431.746; parent = 1275.896; children = 155.850
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3326.336; parent = 2357.832; children = 968.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               25 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input   32 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 5     
	   5 Input    1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 576 (col length:72)
BRAMs: 288 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port start_i2c_write_all_o in module top_block_reg_switch_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2389.844 ; gain = 606.227 ; free physical = 32713 ; free virtual = 50376
Synthesis current peak Physical Memory [PSS] (MB): peak = 1431.746; parent = 1275.896; children = 155.850
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3326.336; parent = 2357.832; children = 968.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2436.586 ; gain = 652.969 ; free physical = 32335 ; free virtual = 50000
Synthesis current peak Physical Memory [PSS] (MB): peak = 1621.370; parent = 1465.789; children = 155.850
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3405.094; parent = 2436.590; children = 968.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2436.586 ; gain = 652.969 ; free physical = 32326 ; free virtual = 49990
Synthesis current peak Physical Memory [PSS] (MB): peak = 1621.460; parent = 1465.879; children = 155.850
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3405.094; parent = 2436.590; children = 968.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2436.586 ; gain = 652.969 ; free physical = 32306 ; free virtual = 49970
Synthesis current peak Physical Memory [PSS] (MB): peak = 1622.788; parent = 1467.207; children = 155.850
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3405.094; parent = 2436.590; children = 968.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2439.555 ; gain = 655.938 ; free physical = 32255 ; free virtual = 49919
Synthesis current peak Physical Memory [PSS] (MB): peak = 1622.788; parent = 1467.207; children = 155.850
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3408.062; parent = 2439.559; children = 968.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2439.555 ; gain = 655.938 ; free physical = 32255 ; free virtual = 49919
Synthesis current peak Physical Memory [PSS] (MB): peak = 1622.788; parent = 1467.207; children = 155.850
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3408.062; parent = 2439.559; children = 968.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2439.555 ; gain = 655.938 ; free physical = 32255 ; free virtual = 49919
Synthesis current peak Physical Memory [PSS] (MB): peak = 1622.791; parent = 1467.210; children = 155.850
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3408.062; parent = 2439.559; children = 968.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2439.555 ; gain = 655.938 ; free physical = 32255 ; free virtual = 49919
Synthesis current peak Physical Memory [PSS] (MB): peak = 1622.791; parent = 1467.210; children = 155.850
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3408.062; parent = 2439.559; children = 968.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2439.555 ; gain = 655.938 ; free physical = 32255 ; free virtual = 49919
Synthesis current peak Physical Memory [PSS] (MB): peak = 1622.791; parent = 1467.210; children = 155.850
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3408.062; parent = 2439.559; children = 968.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2439.555 ; gain = 655.938 ; free physical = 32255 ; free virtual = 49919
Synthesis current peak Physical Memory [PSS] (MB): peak = 1622.811; parent = 1467.229; children = 155.850
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3408.062; parent = 2439.559; children = 968.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     2|
|3     |LUT3 |     2|
|4     |LUT4 |    10|
|5     |LUT5 |    36|
|6     |LUT6 |    13|
|7     |FDRE |   161|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2439.555 ; gain = 655.938 ; free physical = 32255 ; free virtual = 49919
Synthesis current peak Physical Memory [PSS] (MB): peak = 1622.842; parent = 1467.261; children = 155.850
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3408.062; parent = 2439.559; children = 968.504
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2439.555 ; gain = 506.188 ; free physical = 32268 ; free virtual = 49933
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2439.562 ; gain = 655.938 ; free physical = 32268 ; free virtual = 49933
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2448.461 ; gain = 0.000 ; free physical = 32372 ; free virtual = 50037
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2494.254 ; gain = 0.000 ; free physical = 32334 ; free virtual = 49998
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: b26560b0
INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 13 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2494.254 ; gain = 1170.141 ; free physical = 32545 ; free virtual = 50209
INFO: [Common 17-1381] The checkpoint '/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/top_block_reg_switch_0_0_synth_1/top_block_reg_switch_0_0.dcp' has been generated.
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/top_block_reg_switch_0_0_synth_1/top_block_reg_switch_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_block_reg_switch_0_0_utilization_synth.rpt -pb top_block_reg_switch_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Aug  6 11:03:13 2024...
