\begin{table}[!htb]
	\begin{minipage}{0.55\linewidth}
		\centering
		\begin{tabular}{lllll}
			\cline{1-2}
			\multicolumn{2}{|c|}{\textbf{Podmoduł \emph{mod1}}} &  &  &  \\ \cline{1-2}
			\multicolumn{1}{|l|}{Number of wires:} & \multicolumn{1}{c|}{88} &  &  &  \\ \cline{1-2}
			\multicolumn{1}{|l|}{Number of wire bits:} & \multicolumn{1}{c|}{115} &  &  &  \\ \cline{1-2}
			\multicolumn{1}{|l|}{Number of public wires:} & \multicolumn{1}{c|}{12} &  &  &  \\ \cline{1-2}
			\multicolumn{1}{|l|}{Number of public wire bits:} & \multicolumn{1}{c|}{39} &  &  &  \\ \cline{1-2}
			\multicolumn{1}{|l|}{Number of memories:} & \multicolumn{1}{c|}{0} &  &  &  \\ \cline{1-2}
			\multicolumn{1}{|l|}{Number of memory bits: } & \multicolumn{1}{c|}{0} &  &  &  \\ \cline{1-2}
			\multicolumn{1}{|l|}{Number of processes: } & \multicolumn{1}{c|}{0} &  &  &  \\ \cline{1-2}
			\multicolumn{1}{|l|}{Number of cells:} & \multicolumn{1}{c|}{84} &  &  &  \\ \cline{1-2}
			\multicolumn{1}{|l|}{\$\_AND\_} & \multicolumn{1}{c|}{33} &  &  &  \\ \cline{1-2}
			\multicolumn{1}{|l|}{\$\_NOT\_} & \multicolumn{1}{c|}{16} &  &  &  \\ \cline{1-2}
			\multicolumn{1}{|l|}{\$\_OR\_} & \multicolumn{1}{c|}{24} &  &  &  \\ \cline{1-2}
			\multicolumn{1}{|l|}{\$\_XOR\_} & \multicolumn{1}{c|}{11} &  &  &  \\ \cline{1-2}
			\multicolumn{1}{|l|}{Estimated number of transistors:} & \multicolumn{1}{c|}{506} &  &  &  \\ \cline{1-2}
			
			&  &  &  &  \\
			&  &  &  & 
		\end{tabular}
	\end{minipage}%
	\begin{minipage}{0.55\linewidth}
		\centering
		\begin{tabular}{lllll}
			\cline{1-2}
			\multicolumn{2}{|c|}{\textbf{Podmoduł \emph{mod2}}} &  &  &  \\ \cline{1-2}
			\multicolumn{1}{|l|}{Number of wires:} & \multicolumn{1}{c|}{48} &  &  &  \\ \cline{1-2}
			\multicolumn{1}{|l|}{Number of wire bits:} & \multicolumn{1}{c|}{103} &  &  &  \\ \cline{1-2}
			\multicolumn{1}{|l|}{Number of public wires:} & \multicolumn{1}{c|}{11} &  &  &  \\ \cline{1-2}
			\multicolumn{1}{|l|}{Number of public wire bits:} & \multicolumn{1}{c|}{66} &  &  &  \\ \cline{1-2}
			\multicolumn{1}{|l|}{Number of memories:} & \multicolumn{1}{c|}{0} &  &  &  \\ \cline{1-2}
			\multicolumn{1}{|l|}{Number of memory bits: } & \multicolumn{1}{c|}{0} &  &  &  \\ \cline{1-2}
			\multicolumn{1}{|l|}{Number of processes: } & \multicolumn{1}{c|}{0} &  &  &  \\ \cline{1-2}
			\multicolumn{1}{|l|}{Number of cells:} & \multicolumn{1}{c|}{39} &  &  &  \\ \cline{1-2}
			\multicolumn{1}{|l|}{\$\_AND\_} & \multicolumn{1}{c|}{14} &  &  &  \\ \cline{1-2}
			\multicolumn{1}{|l|}{\$\_NOT\_} & \multicolumn{1}{c|}{8} &  &  &  \\ \cline{1-2}
			\multicolumn{1}{|l|}{\$\_OR\_} & \multicolumn{1}{c|}{15} &  &  &  \\ \cline{1-2}
			\multicolumn{1}{|l|}{\$\_XOR\_} & \multicolumn{1}{c|}{2} &  &  &  \\ \cline{1-2}
			\multicolumn{1}{|l|}{Estimated number of transistors:} & \multicolumn{1}{c|}{214} &  &  &  \\ \cline{1-2}
			
			&  &  &  &  \\
			&  &  &  & 
		\end{tabular}
	\end{minipage} 
\end{table}

\newpage

\begin{table}[!htb]
	\begin{minipage}{0.55\linewidth}
		\centering
		\begin{tabular}{lllll}
			\cline{1-2}
			\multicolumn{2}{|c|}{\textbf{Podmoduł \emph{mod3}}} &  &  &  \\ \cline{1-2}
			\multicolumn{1}{|l|}{Number of wires:} & \multicolumn{1}{c|}{30} &  &  &  \\ \cline{1-2}
			\multicolumn{1}{|l|}{Number of wire bits:} & \multicolumn{1}{c|}{79} &  &  &  \\ \cline{1-2}
			\multicolumn{1}{|l|}{Number of public wires:} & \multicolumn{1}{c|}{8} &  &  &  \\ \cline{1-2}
			\multicolumn{1}{|l|}{Number of public wire bits:} & \multicolumn{1}{c|}{57} &  &  &  \\ \cline{1-2}
			\multicolumn{1}{|l|}{Number of memories:} & \multicolumn{1}{c|}{0} &  &  &  \\ \cline{1-2}
			\multicolumn{1}{|l|}{Number of memory bits: } & \multicolumn{1}{c|}{0} &  &  &  \\ \cline{1-2}
			\multicolumn{1}{|l|}{Number of processes: } & \multicolumn{1}{c|}{0} &  &  &  \\ \cline{1-2}
			\multicolumn{1}{|l|}{Number of cells:} & \multicolumn{1}{c|}{30} &  &  &  \\ \cline{1-2}
			\multicolumn{1}{|l|}{\$\_AND\_} & \multicolumn{1}{c|}{13} &  &  &  \\ \cline{1-2}
			\multicolumn{1}{|l|}{\$\_NOT\_} & \multicolumn{1}{c|}{7} &  &  &  \\ \cline{1-2}
			\multicolumn{1}{|l|}{\$\_OR\_} & \multicolumn{1}{c|}{7} &  &  &  \\ \cline{1-2}
			\multicolumn{1}{|l|}{\$\_XOR\_} & \multicolumn{1}{c|}{3} &  &  &  \\ \cline{1-2}
			\multicolumn{1}{|l|}{Estimated number of transistors:} & \multicolumn{1}{c|}{170} &  &  &  \\ \cline{1-2}
			
			&  &  &  &  \\
			&  &  &  & 
		\end{tabular}
	\end{minipage}%
	\begin{minipage}{0.55\linewidth}
		\centering
		\begin{tabular}{lllll}
			\cline{1-2}
			\multicolumn{2}{|c|}{\textbf{Podmoduł \emph{mod4}}} &  &  &  \\ \cline{1-2}
			\multicolumn{1}{|l|}{Number of wires:} & \multicolumn{1}{c|}{17} &  &  &  \\ \cline{1-2}
			\multicolumn{1}{|l|}{Number of wire bits:} & \multicolumn{1}{c|}{32} &  &  &  \\ \cline{1-2}
			\multicolumn{1}{|l|}{Number of public wires:} & \multicolumn{1}{c|}{6} &  &  &  \\ \cline{1-2}
			\multicolumn{1}{|l|}{Number of public wire bits:} & \multicolumn{1}{c|}{21} &  &  &  \\ \cline{1-2}
			\multicolumn{1}{|l|}{Number of memories:} & \multicolumn{1}{c|}{0} &  &  &  \\ \cline{1-2}
			\multicolumn{1}{|l|}{Number of memory bits: } & \multicolumn{1}{c|}{0} &  &  &  \\ \cline{1-2}
			\multicolumn{1}{|l|}{Number of processes: } & \multicolumn{1}{c|}{0} &  &  &  \\ \cline{1-2}
			\multicolumn{1}{|l|}{Number of cells:} & \multicolumn{1}{c|}{16} &  &  &  \\ \cline{1-2}
			\multicolumn{1}{|l|}{\$\_AND\_} & \multicolumn{1}{c|}{7} &  &  &  \\ \cline{1-2}
			\multicolumn{1}{|l|}{\$\_NOT\_} & \multicolumn{1}{c|}{4} &  &  &  \\ \cline{1-2}
			\multicolumn{1}{|l|}{\$\_OR\_} & \multicolumn{1}{c|}{4} &  &  &  \\ \cline{1-2}
			\multicolumn{1}{|l|}{\$\_XOR\_} & \multicolumn{1}{c|}{1} &  &  &  \\ \cline{1-2}
			\multicolumn{1}{|l|}{Estimated number of transistors:} & \multicolumn{1}{c|}{86} &  &  &  \\ \cline{1-2}
			
			&  &  &  &  \\
			&  &  &  & 
		\end{tabular}
	\end{minipage} 
\end{table}

\newpage

\begin{table}[h!]
	\centering
	\begin{tabular}{lllll}
		\cline{1-2}
		\multicolumn{2}{|c|}{\textbf{Moduł główny: \emph{exe\_unit\_w1 (całość z MUX)}}} &  &  &  \\ \cline{1-2}
		\multicolumn{1}{|l|}{Number of wires:} & \multicolumn{1}{c|}{254} &  &  &  \\ \cline{1-2}
		\multicolumn{1}{|l|}{Number of wire bits:} & \multicolumn{1}{c|}{443} &  &  &  \\ \cline{1-2}
		\multicolumn{1}{|l|}{Number of public wires:} & \multicolumn{1}{c|}{54} &  &  &  \\ \cline{1-2}
		\multicolumn{1}{|l|}{Number of public wire bits:} & \multicolumn{1}{c|}{243} &  &  &  \\ \cline{1-2}
		\multicolumn{1}{|l|}{Number of memories:} & \multicolumn{1}{c|}{0} &  &  &  \\ \cline{1-2}
		\multicolumn{1}{|l|}{Number of memory bits: } & \multicolumn{1}{c|}{0} &  &  &  \\ \cline{1-2}
		\multicolumn{1}{|l|}{Number of processes: } & \multicolumn{1}{c|}{0} &  &  &  \\ \cline{1-2}
		\multicolumn{1}{|l|}{Number of cells:} & \multicolumn{1}{c|}{239} &  &  &  \\ \cline{1-2}
		\multicolumn{1}{|l|}{\$\_AND\_} & \multicolumn{1}{c|}{103} &  &  &  \\ \cline{1-2}
		\multicolumn{1}{|l|}{\$\_NOT\_} & \multicolumn{1}{c|}{37} &  &  &  \\ \cline{1-2}
		\multicolumn{1}{|l|}{\$\_OR\_} & \multicolumn{1}{c|}{74} &  &  &  \\ \cline{1-2}
		\multicolumn{1}{|l|}{\$\_SDFF\_PN0\_} & \multicolumn{1}{c|}{8} &  &  &  \\ \cline{1-2}
		\multicolumn{1}{|l|}{\$\_XOR\_} & \multicolumn{1}{c|}{17} &  &  &  \\ \cline{1-2}
		\multicolumn{1}{|l|}{Estimated number of transistors:} & \multicolumn{1}{c|}{1340+} &  &  &  \\ \cline{1-2}

	\end{tabular}
\end{table}