//top level for Peter ALU, Memory, Seven seg

module top_level(
    input wire clk,
    input wire [15:0] sw,
    output wire [7:0]


    );
endmodule
