{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666378027037 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666378027038 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 22 01:47:06 2022 " "Processing started: Sat Oct 22 01:47:06 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666378027038 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666378027038 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off modfa2test -c modfa2test " "Command: quartus_map --read_settings_files=on --write_settings_files=off modfa2test -c modfa2test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666378027038 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1666378027398 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1666378027398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/quartusprj/alutesttiming/rtldbgsipo1.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/quartusprj/alutesttiming/rtldbgsipo1.v" { { "Info" "ISGN_ENTITY_NAME" "1 rtldbgsipo1 " "Found entity 1: rtldbgsipo1" {  } { { "../alutesttiming/rtldbgsipo1.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/rtldbgsipo1.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666378035191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666378035191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/quartusprj/alutesttiming/ffxkclkx.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/quartusprj/alutesttiming/ffxkclkx.v" { { "Info" "ISGN_ENTITY_NAME" "1 ffxkclkx " "Found entity 1: ffxkclkx" {  } { { "../alutesttiming/ffxkclkx.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/ffxkclkx.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666378035193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666378035193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/quartusprj/alutesttiming/ffxkclk.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/quartusprj/alutesttiming/ffxkclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 ffxkclk " "Found entity 1: ffxkclk" {  } { { "../alutesttiming/ffxkclk.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/ffxkclk.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666378035194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666378035194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/quartusprj/alutesttiming/fflopx.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/quartusprj/alutesttiming/fflopx.v" { { "Info" "ISGN_ENTITY_NAME" "1 fflopx " "Found entity 1: fflopx" {  } { { "../alutesttiming/fflopx.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/fflopx.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666378035195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666378035195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/quartusprj/alutesttiming/fflopknx.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/quartusprj/alutesttiming/fflopknx.v" { { "Info" "ISGN_ENTITY_NAME" "1 fflopknx " "Found entity 1: fflopknx" {  } { { "../alutesttiming/fflopknx.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/fflopknx.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666378035197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666378035197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/quartusprj/alutesttiming/modfa2test.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/quartusprj/alutesttiming/modfa2test.v" { { "Info" "ISGN_ENTITY_NAME" "1 modfa2test " "Found entity 1: modfa2test" {  } { { "../alutesttiming/modfa2test.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/modfa2test.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666378035198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666378035198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/quartusprj/alutesttiming/modfa2.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/quartusprj/alutesttiming/modfa2.v" { { "Info" "ISGN_ENTITY_NAME" "1 modfa2 " "Found entity 1: modfa2" {  } { { "../alutesttiming/modfa2.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/modfa2.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666378035200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666378035200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/quartusprj/alutesttiming/cla.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/quartusprj/alutesttiming/cla.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla " "Found entity 1: cla" {  } { { "../alutesttiming/cla.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/cla.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666378035201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666378035201 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "modfa2test " "Elaborating entity \"modfa2test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1666378035230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rtldbgsipo1 rtldbgsipo1:irtldbgsipo1 " "Elaborating entity \"rtldbgsipo1\" for hierarchy \"rtldbgsipo1:irtldbgsipo1\"" {  } { { "../alutesttiming/modfa2test.v" "irtldbgsipo1" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/modfa2test.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666378035272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fflopknx rtldbgsipo1:irtldbgsipo1\|fflopknx:xflodat " "Elaborating entity \"fflopknx\" for hierarchy \"rtldbgsipo1:irtldbgsipo1\|fflopknx:xflodat\"" {  } { { "../alutesttiming/rtldbgsipo1.v" "xflodat" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/rtldbgsipo1.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666378035324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fflopknx rtldbgsipo1:irtldbgsipo1\|fflopknx:xflidat_l " "Elaborating entity \"fflopknx\" for hierarchy \"rtldbgsipo1:irtldbgsipo1\|fflopknx:xflidat_l\"" {  } { { "../alutesttiming/rtldbgsipo1.v" "xflidat_l" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/rtldbgsipo1.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666378035362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fflopknx rtldbgsipo1:irtldbgsipo1\|fflopknx:xflocnt_l " "Elaborating entity \"fflopknx\" for hierarchy \"rtldbgsipo1:irtldbgsipo1\|fflopknx:xflocnt_l\"" {  } { { "../alutesttiming/rtldbgsipo1.v" "xflocnt_l" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/rtldbgsipo1.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666378035369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rtldbgsipo1 rtldbgsipo1:irtldbgsipo4 " "Elaborating entity \"rtldbgsipo1\" for hierarchy \"rtldbgsipo1:irtldbgsipo4\"" {  } { { "../alutesttiming/modfa2test.v" "irtldbgsipo4" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/modfa2test.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666378035386 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "256 1 rtldbgsipo1.v(69) " "Verilog HDL assignment warning at rtldbgsipo1.v(69): truncated value with size 256 to match size of target (1)" {  } { { "../alutesttiming/rtldbgsipo1.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/rtldbgsipo1.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666378035388 "|modfa2test|rtldbgsipo1:irtldbgsipo4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fflopknx rtldbgsipo1:irtldbgsipo4\|fflopknx:xflocnt_l " "Elaborating entity \"fflopknx\" for hierarchy \"rtldbgsipo1:irtldbgsipo4\|fflopknx:xflocnt_l\"" {  } { { "../alutesttiming/rtldbgsipo1.v" "xflocnt_l" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/rtldbgsipo1.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666378035404 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 fflopknx.v(62) " "Verilog HDL assignment warning at fflopknx.v(62): truncated value with size 4 to match size of target (2)" {  } { { "../alutesttiming/fflopknx.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/fflopknx.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666378035405 "|modfa2test|rtldbgsipo1:irtldbgsipo4|fflopknx:xflocnt_l"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modfa2 modfa2:imodfa2 " "Elaborating entity \"modfa2\" for hierarchy \"modfa2:imodfa2\"" {  } { { "../alutesttiming/modfa2test.v" "imodfa2" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/modfa2test.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666378035411 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "vld modfa2.v(45) " "Output port \"vld\" at modfa2.v(45) has no driver" {  } { { "../alutesttiming/modfa2.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/modfa2.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1666378035420 "|modfa2test|modfa2:imodfa2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fflopknx modfa2:imodfa2\|fflopknx:ifflopknx1 " "Elaborating entity \"fflopknx\" for hierarchy \"modfa2:imodfa2\|fflopknx:ifflopknx1\"" {  } { { "../alutesttiming/modfa2.v" "ifflopknx1" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/modfa2.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666378035452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fflopknx modfa2:imodfa2\|fflopknx:ifflopknx4 " "Elaborating entity \"fflopknx\" for hierarchy \"modfa2:imodfa2\|fflopknx:ifflopknx4\"" {  } { { "../alutesttiming/modfa2.v" "ifflopknx4" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/modfa2.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666378035563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fflopknx modfa2:imodfa2\|fflopknx:ifflopknx5 " "Elaborating entity \"fflopknx\" for hierarchy \"modfa2:imodfa2\|fflopknx:ifflopknx5\"" {  } { { "../alutesttiming/modfa2.v" "ifflopknx5" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/modfa2.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666378035571 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "modfa2:imodfa2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"modfa2:imodfa2\|Mod0\"" {  } { { "../alutesttiming/modfa2.v" "Mod0" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/modfa2.v" 67 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666378037950 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1666378037950 ""}
{ "Error" "ECBX_LPM_DIVIDE_CBX_LPM_DIVIDE_WIDTHN_EXCEEDS_LIMIT" "" "In lpm_divide megafunction, LPM_WIDTHN must be less than or equals to 64" {  } { { "../alutesttiming/modfa2.v" "Mod0" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/modfa2.v" 67 -1 0 } }  } 0 272006 "Error message" 0 0 "Analysis & Synthesis" 0 -1 1666378038075 ""}
{ "Error" "ECBX_LPM_DIVIDE_CBX_LPM_DIVIDE_WIDTHD_EXCEEDS_LIMIT" "" "In lpm_divide megafunction, LPM_WIDTHD must be less than or equal to 64" {  } { { "../alutesttiming/modfa2.v" "Mod0" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/modfa2.v" 67 -1 0 } }  } 0 272006 "Error message" 0 0 "Analysis & Synthesis" 0 -1 1666378038075 ""}
{ "Error" "ESGN_NON_USER_HIER_ELABORATION_FAILURE" "modfa2:imodfa2\|lpm_divide:Mod0 " "Can't elaborate inferred hierarchy \"modfa2:imodfa2\|lpm_divide:Mod0\"" {  } { { "../alutesttiming/modfa2.v" "Mod0" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/modfa2.v" 67 -1 0 } }  } 0 12154 "Can't elaborate inferred hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666378038082 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4918 " "Peak virtual memory: 4918 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666378038173 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Oct 22 01:47:18 2022 " "Processing ended: Sat Oct 22 01:47:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666378038173 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666378038173 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666378038173 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666378038173 ""}
