// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module SinkA(
  input         clock,
                reset,
                io_req_ready,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SinkA.scala:40:14
  output        io_req_valid,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SinkA.scala:40:14
  output [2:0]  io_req_bits_opcode,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SinkA.scala:40:14
                io_req_bits_param,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SinkA.scala:40:14
                io_req_bits_size,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SinkA.scala:40:14
  output [4:0]  io_req_bits_source,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SinkA.scala:40:14
  output [14:0] io_req_bits_tag,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SinkA.scala:40:14
  output [5:0]  io_req_bits_offset,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SinkA.scala:40:14
                io_req_bits_put,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SinkA.scala:40:14
  output [9:0]  io_req_bits_set,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SinkA.scala:40:14
  output        io_a_ready,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SinkA.scala:40:14
  input         io_a_valid,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SinkA.scala:40:14
  input  [2:0]  io_a_bits_opcode,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SinkA.scala:40:14
                io_a_bits_param,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SinkA.scala:40:14
                io_a_bits_size,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SinkA.scala:40:14
  input  [4:0]  io_a_bits_source,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SinkA.scala:40:14
  input  [31:0] io_a_bits_address,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SinkA.scala:40:14
  input  [7:0]  io_a_bits_mask,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SinkA.scala:40:14
  input  [63:0] io_a_bits_data,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SinkA.scala:40:14
  input         io_a_bits_corrupt,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SinkA.scala:40:14
  output        io_pb_pop_ready,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SinkA.scala:40:14
  input         io_pb_pop_valid,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SinkA.scala:40:14
  input  [5:0]  io_pb_pop_bits_index,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SinkA.scala:40:14
  input         io_pb_pop_bits_last,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SinkA.scala:40:14
  output [63:0] io_pb_beat_data,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SinkA.scala:40:14
  output [7:0]  io_pb_beat_mask,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SinkA.scala:40:14
  output        io_pb_beat_corrupt	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SinkA.scala:40:14
);

  wire        io_pb_beat_corrupt_0;
  wire [7:0]  io_pb_beat_mask_0;
  wire [63:0] io_pb_beat_data_0;
  wire        _putbuffer_io_push_ready;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SinkA.scala:51:25
  wire [39:0] _putbuffer_io_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SinkA.scala:51:25
  wire        io_req_ready_0 = io_req_ready;
  wire        io_a_valid_0 = io_a_valid;
  wire [2:0]  io_a_bits_opcode_0 = io_a_bits_opcode;
  wire [2:0]  io_a_bits_param_0 = io_a_bits_param;
  wire [2:0]  io_a_bits_size_0 = io_a_bits_size;
  wire [4:0]  io_a_bits_source_0 = io_a_bits_source;
  wire [31:0] io_a_bits_address_0 = io_a_bits_address;
  wire [7:0]  io_a_bits_mask_0 = io_a_bits_mask;
  wire [63:0] io_a_bits_data_0 = io_a_bits_data;
  wire        io_a_bits_corrupt_0 = io_a_bits_corrupt;
  wire        io_pb_pop_valid_0 = io_pb_pop_valid;
  wire [5:0]  io_pb_pop_bits_index_0 = io_pb_pop_bits_index;
  wire        io_pb_pop_bits_last_0 = io_pb_pop_bits_last;
  wire        io_req_bits_prio_0 = 1'h1;
  wire        io_req_bits_prio_1 = 1'h0;
  wire        io_req_bits_prio_2 = 1'h0;
  wire        io_req_bits_control = 1'h0;
  wire [14:0] tag_1;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:217:9
  wire [5:0]  offset_1;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:217:50
  wire [5:0]  put;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SinkA.scala:84:16
  wire [9:0]  set_1;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:217:28
  wire [2:0]  io_req_bits_opcode_0 = io_a_bits_opcode_0;
  wire [2:0]  io_req_bits_param_0 = io_a_bits_param_0;
  wire [2:0]  io_req_bits_size_0 = io_a_bits_size_0;
  wire [4:0]  io_req_bits_source_0 = io_a_bits_source_0;
  wire [5:0]  lists_clr_shiftAmount = io_pb_pop_bits_index_0;	// src/main/scala/chisel3/util/OneHot.scala:64:49
  reg  [39:0] lists;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SinkA.scala:52:22
  wire        free = lists != 40'hFFFFFFFFFF;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SinkA.scala:52:22, :56:34, :58:{14,21}
  wire [39:0] _freeOH_T_22 = ~lists;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SinkA.scala:52:22, :59:25
  wire [38:0] _freeOH_T_3 = _freeOH_T_22[38:0] | {_freeOH_T_22[37:0], 1'h0};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SinkA.scala:59:25, src/main/scala/util/package.scala:245:{43,53}
  wire [38:0] _freeOH_T_6 = _freeOH_T_3 | {_freeOH_T_3[36:0], 2'h0};	// src/main/scala/util/package.scala:245:{43,53}
  wire [38:0] _freeOH_T_9 = _freeOH_T_6 | {_freeOH_T_6[34:0], 4'h0};	// src/main/scala/util/package.scala:245:{43,48,53}
  wire [38:0] _freeOH_T_12 = _freeOH_T_9 | {_freeOH_T_9[30:0], 8'h0};	// src/main/scala/util/package.scala:245:{43,48,53}
  wire [38:0] _freeOH_T_15 = _freeOH_T_12 | {_freeOH_T_12[22:0], 16'h0};	// src/main/scala/util/package.scala:245:{43,48,53}
  wire [40:0] freeOH =
    {1'h0, {~(_freeOH_T_15 | {_freeOH_T_15[6:0], 32'h0}), 1'h1} & _freeOH_T_22};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SinkA.scala:59:{16,25,39}, src/main/scala/util/package.scala:245:{43,48,53}
  wire [8:0]  freeIdx_hi = freeOH[40:32];	// src/main/scala/chisel3/util/OneHot.scala:30:18, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SinkA.scala:59:39
  wire [31:0] freeIdx_lo = freeOH[31:0];	// src/main/scala/chisel3/util/OneHot.scala:31:18, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SinkA.scala:59:39
  wire [31:0] _freeIdx_T_1 = {23'h0, freeIdx_hi} | freeIdx_lo;	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [15:0] freeIdx_hi_1 = _freeIdx_T_1[31:16];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :32:28
  wire [15:0] freeIdx_lo_1 = _freeIdx_T_1[15:0];	// src/main/scala/chisel3/util/OneHot.scala:31:18, :32:28
  wire [15:0] _freeIdx_T_3 = freeIdx_hi_1 | freeIdx_lo_1;	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [7:0]  freeIdx_hi_2 = _freeIdx_T_3[15:8];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :32:28
  wire [7:0]  freeIdx_lo_2 = _freeIdx_T_3[7:0];	// src/main/scala/chisel3/util/OneHot.scala:31:18, :32:28
  wire [7:0]  _freeIdx_T_5 = freeIdx_hi_2 | freeIdx_lo_2;	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [3:0]  freeIdx_hi_3 = _freeIdx_T_5[7:4];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :32:28
  wire [3:0]  freeIdx_lo_3 = _freeIdx_T_5[3:0];	// src/main/scala/chisel3/util/OneHot.scala:31:18, :32:28
  wire [3:0]  _freeIdx_T_7 = freeIdx_hi_3 | freeIdx_lo_3;	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [1:0]  freeIdx_hi_4 = _freeIdx_T_7[3:2];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :32:28
  wire [1:0]  freeIdx_lo_4 = _freeIdx_T_7[1:0];	// src/main/scala/chisel3/util/OneHot.scala:31:18, :32:28
  wire [5:0]  freeIdx =
    {|freeIdx_hi,
     |freeIdx_hi_1,
     |freeIdx_hi_2,
     |freeIdx_hi_3,
     |freeIdx_hi_4,
     freeIdx_hi_4[1] | freeIdx_lo_4[1]};	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:{10,14,28}
  wire        io_a_ready_0;
  wire        _first_T = io_a_ready_0 & io_a_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
  wire [12:0] _first_beats1_decode_T_1 = 13'h3F << io_a_bits_size_0;	// src/main/scala/util/package.scala:235:71
  wire [2:0]  first_beats1_decode = ~(_first_beats1_decode_T_1[5:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:235:{46,71,76}
  wire        first_beats1_opdata = ~(io_a_bits_opcode_0[2]);	// src/main/scala/tilelink/Edges.scala:93:{28,37}
  wire [2:0]  first_beats1 = first_beats1_opdata ? first_beats1_decode : 3'h0;	// src/main/scala/tilelink/Edges.scala:93:28, :221:59, :222:14, :230:27
  reg  [2:0]  first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  wire [2:0]  first_counter1 = first_counter - 3'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
  wire        first = first_counter == 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  wire        first_last = first_counter == 3'h1 | first_beats1 == 3'h0;	// src/main/scala/tilelink/Edges.scala:222:14, :230:27, :233:{25,33,43}
  wire        first_done = first_last & _first_T;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:233:33, :234:22
  wire [2:0]  first_count = first_beats1 & ~first_counter1;	// src/main/scala/tilelink/Edges.scala:222:14, :231:28, :235:{25,27}
  wire        hasData = ~(io_a_bits_opcode_0[2]);	// src/main/scala/tilelink/Edges.scala:93:{28,37}
  wire        req_block = first & ~io_req_ready_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SinkA.scala:70:{25,28}, src/main/scala/tilelink/Edges.scala:232:25
  wire        buf_block = hasData & ~_putbuffer_io_push_ready;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SinkA.scala:51:25, :71:{27,30}, src/main/scala/tilelink/Edges.scala:93:28
  wire        set_block = hasData & first & ~free;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SinkA.scala:58:14, :72:{36,39}, src/main/scala/tilelink/Edges.scala:93:28, :232:25
  assign io_a_ready_0 = ~req_block & ~buf_block & ~set_block;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SinkA.scala:70:25, :71:27, :72:36, :78:{14,28,39,42}
  wire        _io_req_valid_T = io_a_valid_0 & first;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SinkA.scala:79:27, src/main/scala/tilelink/Edges.scala:232:25
  wire        io_req_valid_0 = _io_req_valid_T & ~buf_block & ~set_block;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SinkA.scala:71:27, :72:36, :78:{28,42}, :79:{27,50}
  wire [39:0] lists_set =
    _io_req_valid_T & hasData & ~req_block & ~buf_block ? freeOH[39:0] : 40'h0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SinkA.scala:52:22, :54:27, :59:39, :70:25, :71:27, :78:{14,28}, :79:27, :81:{51,66,78}, src/main/scala/tilelink/Edges.scala:93:28
  wire [1:0]  offset_lo_lo_lo_hi = io_a_bits_address_0[2:1];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:214:21
  wire [2:0]  offset_lo_lo_lo = {offset_lo_lo_lo_hi, io_a_bits_address_0[0]};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:214:{21,47}
  wire [1:0]  offset_lo_lo_hi_lo = io_a_bits_address_0[4:3];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:214:21
  wire [1:0]  offset_lo_lo_hi_hi = io_a_bits_address_0[6:5];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:214:21
  wire [3:0]  offset_lo_lo_hi = {offset_lo_lo_hi_hi, offset_lo_lo_hi_lo};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:214:21
  wire [6:0]  offset_lo_lo = {offset_lo_lo_hi, offset_lo_lo_lo};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:214:21
  wire [1:0]  offset_lo_hi_lo_lo = io_a_bits_address_0[8:7];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:214:21
  wire [1:0]  offset_lo_hi_lo_hi = io_a_bits_address_0[10:9];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:214:21
  wire [3:0]  offset_lo_hi_lo = {offset_lo_hi_lo_hi, offset_lo_hi_lo_lo};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:214:21
  wire [1:0]  offset_lo_hi_hi_lo = io_a_bits_address_0[12:11];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:214:21
  wire [1:0]  offset_lo_hi_hi_hi = io_a_bits_address_0[14:13];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:214:21
  wire [3:0]  offset_lo_hi_hi = {offset_lo_hi_hi_hi, offset_lo_hi_hi_lo};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:214:21
  wire [7:0]  offset_lo_hi = {offset_lo_hi_hi, offset_lo_hi_lo};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:214:21
  wire [14:0] offset_lo = {offset_lo_hi, offset_lo_lo};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:214:21
  wire [1:0]  offset_hi_lo_lo_lo = io_a_bits_address_0[16:15];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:214:21
  wire [1:0]  offset_hi_lo_lo_hi = io_a_bits_address_0[18:17];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:214:21
  wire [3:0]  offset_hi_lo_lo = {offset_hi_lo_lo_hi, offset_hi_lo_lo_lo};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:214:21
  wire [1:0]  offset_hi_lo_hi_lo = io_a_bits_address_0[20:19];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:214:21
  wire [1:0]  offset_hi_lo_hi_hi = io_a_bits_address_0[22:21];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:214:21
  wire [3:0]  offset_hi_lo_hi = {offset_hi_lo_hi_hi, offset_hi_lo_hi_lo};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:214:21
  wire [7:0]  offset_hi_lo = {offset_hi_lo_hi, offset_hi_lo_lo};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:214:21
  wire [1:0]  offset_hi_hi_lo_lo = io_a_bits_address_0[24:23];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:214:21
  wire [1:0]  offset_hi_hi_lo_hi = io_a_bits_address_0[26:25];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:214:21
  wire [3:0]  offset_hi_hi_lo = {offset_hi_hi_lo_hi, offset_hi_hi_lo_lo};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:214:21
  wire [1:0]  offset_hi_hi_hi_lo = io_a_bits_address_0[28:27];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:214:21
  wire [1:0]  offset_hi_hi_hi_hi = io_a_bits_address_0[30:29];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:214:21
  wire [3:0]  offset_hi_hi_hi = {offset_hi_hi_hi_hi, offset_hi_hi_hi_lo};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:214:21
  wire [7:0]  offset_hi_hi = {offset_hi_hi_hi, offset_hi_hi_lo};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:214:21
  wire [15:0] offset_hi = {offset_hi_hi, offset_hi_lo};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:214:21
  wire [30:0] offset = {offset_hi, offset_lo};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:214:21
  wire [24:0] set = offset[30:6];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:214:21, :215:22
  wire [14:0] tag = set[24:10];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:215:22, :216:19
  assign tag_1 = tag;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:216:19, :217:9
  wire [14:0] io_req_bits_tag_0 = tag_1;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:217:9
  assign set_1 = set[9:0];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:215:22, :217:28
  wire [9:0]  io_req_bits_set_0 = set_1;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:217:28
  assign offset_1 = offset[5:0];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:214:21, :217:50
  wire [5:0]  io_req_bits_offset_0 = offset_1;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:217:50
  reg  [5:0]  put_r;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SinkA.scala:84:42
  assign put = first ? freeIdx : put_r;	// src/main/scala/chisel3/util/OneHot.scala:32:10, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SinkA.scala:84:{16,42}, src/main/scala/tilelink/Edges.scala:232:25
  wire [5:0]  io_req_bits_put_0 = put;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SinkA.scala:84:16
  wire        io_pb_pop_ready_0;
  wire        _putbuffer_io_pop_valid_T = io_pb_pop_ready_0 & io_pb_pop_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
  wire [39:0] _io_pb_pop_ready_T = _putbuffer_io_valid >> io_pb_pop_bits_index_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SinkA.scala:51:25, :105:40
  assign io_pb_pop_ready_0 = _io_pb_pop_ready_T[0];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SinkA.scala:105:40
  wire [63:0] _lists_clr_T = 64'h1 << lists_clr_shiftAmount;	// src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12
  wire [39:0] lists_clr =
    _putbuffer_io_pop_valid_T & io_pb_pop_bits_last_0 ? _lists_clr_T[39:0] : 40'h0;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/OneHot.scala:65:{12,27}, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SinkA.scala:52:22, :55:27, :108:{24,48}, :109:15
  always @(posedge clock) begin
    if (reset) begin
      lists <= 40'h0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SinkA.scala:52:22
      first_counter <= 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27
    end
    else begin
      lists <= (lists | lists_set) & ~lists_clr;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SinkA.scala:52:22, :54:27, :55:27, :56:{19,32,34}
      if (_first_T) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (first)	// src/main/scala/tilelink/Edges.scala:232:25
          first_counter <= first_beats1;	// src/main/scala/tilelink/Edges.scala:222:14, :230:27
        else	// src/main/scala/tilelink/Edges.scala:232:25
          first_counter <= first_counter1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
      end
    end
    if (first)	// src/main/scala/tilelink/Edges.scala:232:25
      put_r <= freeIdx;	// src/main/scala/chisel3/util/OneHot.scala:32:10, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SinkA.scala:84:42
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin
      automatic logic [31:0] _RANDOM[0:1];
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;
        end
        lists = {_RANDOM[1'h0], _RANDOM[1'h1][7:0]};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SinkA.scala:52:22
        first_counter = _RANDOM[1'h1][10:8];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SinkA.scala:52:22, src/main/scala/tilelink/Edges.scala:230:27
        put_r = _RANDOM[1'h1][16:11];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SinkA.scala:52:22, :84:42
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ListBuffer putbuffer (	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SinkA.scala:51:25
    .clock                     (clock),
    .reset                     (reset),
    .io_push_ready             (_putbuffer_io_push_ready),
    .io_push_valid             (io_a_valid_0 & hasData & ~req_block & ~set_block),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SinkA.scala:70:25, :72:36, :78:{14,42}, :80:63, src/main/scala/tilelink/Edges.scala:93:28
    .io_push_bits_index        (put),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SinkA.scala:84:16
    .io_push_bits_data_data    (io_a_bits_data_0),
    .io_push_bits_data_mask    (io_a_bits_mask_0),
    .io_push_bits_data_corrupt (io_a_bits_corrupt_0),
    .io_valid                  (_putbuffer_io_valid),
    .io_pop_valid              (_putbuffer_io_pop_valid_T),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .io_pop_bits               (io_pb_pop_bits_index_0),
    .io_data_data              (io_pb_beat_data_0),
    .io_data_mask              (io_pb_beat_mask_0),
    .io_data_corrupt           (io_pb_beat_corrupt_0)
  );
  assign io_req_valid = io_req_valid_0;
  assign io_req_bits_opcode = io_req_bits_opcode_0;
  assign io_req_bits_param = io_req_bits_param_0;
  assign io_req_bits_size = io_req_bits_size_0;
  assign io_req_bits_source = io_req_bits_source_0;
  assign io_req_bits_tag = io_req_bits_tag_0;
  assign io_req_bits_offset = io_req_bits_offset_0;
  assign io_req_bits_put = io_req_bits_put_0;
  assign io_req_bits_set = io_req_bits_set_0;
  assign io_a_ready = io_a_ready_0;
  assign io_pb_pop_ready = io_pb_pop_ready_0;
  assign io_pb_beat_data = io_pb_beat_data_0;
  assign io_pb_beat_mask = io_pb_beat_mask_0;
  assign io_pb_beat_corrupt = io_pb_beat_corrupt_0;
endmodule

