Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Dec 20 08:02:11 2023
| Host         : Senku running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vga_top_control_sets_placed.rpt
| Design       : vga_top
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    59 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              70 |           30 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              29 |           11 |
| Yes          | No                    | No                     |               1 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               9 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------+-----------------+-----------------------------------+------------------+----------------+--------------+
|            Clock Signal            |  Enable Signal  |          Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------+-----------------+-----------------------------------+------------------+----------------+--------------+
|  my_gpu/space_reg[2]/G0            |                 |                                   |                1 |              1 |         1.00 |
|  my_gpu/space_reg[3]/G0            |                 |                                   |                1 |              1 |         1.00 |
|  clk_wiz_0_inst/U0/clk_out1        |                 | vga_driver/vsync0                 |                1 |              1 |         1.00 |
|  clk_wiz_0_inst/U0/clk_out1        |                 | vga_driver/hsync0                 |                1 |              1 |         1.00 |
|  clk_wiz_0_inst/U0/clk_out1        | vga_driver/eqOp |                                   |                1 |              1 |         1.00 |
|  my_gpu/g1/sq/color_reg[7]_i_2_n_0 |                 | my_gpu/g1/sq/color_reg[7]_i_3_n_0 |                3 |              8 |         2.67 |
|  clk_wiz_0_inst/U0/clk_out1        |                 | my_gpu/wh1/letter/red_out0[0]     |                3 |              8 |         2.67 |
|  clk_wiz_0_inst/U0/clk_out1        | vga_driver/eqOp | vga_driver/v_cnt0                 |                3 |              9 |         3.00 |
|  clk_wiz_0_inst/U0/clk_out1        |                 | vga_driver/clear                  |                3 |             11 |         3.67 |
|  vga_driver/E[0]                   |                 |                                   |                8 |             20 |         2.50 |
|  vga_driver/pixel_col_reg[9]_0     |                 |                                   |               13 |             23 |         1.77 |
|  clk_wiz_0_inst/U0/clk_out1        |                 |                                   |                7 |             25 |         3.57 |
+------------------------------------+-----------------+-----------------------------------+------------------+----------------+--------------+


