
****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Mon Sep 22 12:26:02 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source /home/shundroid/dynamatic/integration-test/bisection/out_2/synth/synthesize.tcl
# set_param general.maxThreads 8
# set vivado_ver [version -short]
# set fpo_ver 7.1
# if {[regexp -nocase {2015\.1.*}  match]} {
#     set fpo_ver 7.0
# }
# read_vhdl -vhdl2008 [glob /home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/*.vhd]
# source /home/shundroid/dynamatic/tools/backend/synth-resources/addf_vitis_hls_single_precision_lat_8.tcl
## create_ip -name floating_point -version $fpo_ver -vendor xilinx.com -library ip -module_name addf_vitis_hls_single_precision_lat_8
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/2025.1/Vivado/data/ip'.
## set_property -dict [list CONFIG.a_precision_type Single \
##                           CONFIG.a_tuser_width 1 \
##                           CONFIG.add_sub_value Add \
##                           CONFIG.b_tuser_width 1 \
##                           CONFIG.c_a_exponent_width 8 \
##                           CONFIG.c_a_fraction_width 24 \
##                           CONFIG.c_compare_operation Programmable \
##                           CONFIG.c_has_divide_by_zero false \
##                           CONFIG.c_has_invalid_op false \
##                           CONFIG.c_has_overflow false \
##                           CONFIG.c_has_underflow false \
##                           CONFIG.c_latency 8 \
##                           CONFIG.c_mult_usage Full_Usage \
##                           CONFIG.c_optimization Speed_Optimized \
##                           CONFIG.c_rate 1 \
##                           CONFIG.c_result_exponent_width 8 \
##                           CONFIG.c_result_fraction_width 24 \
##                           CONFIG.component_name addf_vitis_hls_single_precision_lat_8 \
##                           CONFIG.flow_control NonBlocking \
##                           CONFIG.has_a_tlast false \
##                           CONFIG.has_a_tuser false \
##                           CONFIG.has_aclken true \
##                           CONFIG.has_aresetn false \
##                           CONFIG.has_b_tlast false \
##                           CONFIG.has_b_tuser false \
##                           CONFIG.has_operation_tlast false \
##                           CONFIG.has_operation_tuser false \
##                           CONFIG.has_result_tready false \
##                           CONFIG.maximum_latency false \
##                           CONFIG.operation_tuser_width 1 \
##                           CONFIG.operation_type Add_Subtract \
##                           CONFIG.result_precision_type Single \
##                           CONFIG.result_tlast_behv Null] -objects [get_ips addf_vitis_hls_single_precision_lat_8] -quiet
## set_property generate_synth_checkpoint false [get_files addf_vitis_hls_single_precision_lat_8.xci]
## generate_target {synthesis simulation} [get_files addf_vitis_hls_single_precision_lat_8.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'addf_vitis_hls_single_precision_lat_8'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'addf_vitis_hls_single_precision_lat_8'...
# source /home/shundroid/dynamatic/tools/backend/synth-resources/cmpf_vitis_hls_single_precision_lat_0.tcl
## create_ip -name floating_point -version $fpo_ver -vendor xilinx.com -library ip -module_name cmpf_vitis_hls_single_precision_lat_0
## set_property -dict [list CONFIG.a_precision_type Single \
##                           CONFIG.a_tuser_width 1 \
##                           CONFIG.add_sub_value Both \
##                           CONFIG.b_tuser_width 1 \
##                           CONFIG.c_a_exponent_width 8 \
##                           CONFIG.c_a_fraction_width 24 \
##                           CONFIG.c_compare_operation Programmable \
##                           CONFIG.c_has_divide_by_zero false \
##                           CONFIG.c_has_invalid_op false \
##                           CONFIG.c_has_overflow false \
##                           CONFIG.c_has_underflow false \
##                           CONFIG.c_latency 0 \
##                           CONFIG.c_mult_usage No_Usage \
##                           CONFIG.c_optimization Speed_Optimized \
##                           CONFIG.c_rate 1 \
##                           CONFIG.c_result_exponent_width 1 \
##                           CONFIG.c_result_fraction_width 0 \
##                           CONFIG.component_name cmpf_vitis_hls_single_precision_lat_0 \
##                           CONFIG.flow_control NonBlocking \
##                           CONFIG.has_a_tlast false \
##                           CONFIG.has_a_tuser false \
##                           CONFIG.has_aclken false \
##                           CONFIG.has_aresetn false \
##                           CONFIG.has_b_tlast false \
##                           CONFIG.has_b_tuser false \
##                           CONFIG.has_operation_tlast false \
##                           CONFIG.has_operation_tuser false \
##                           CONFIG.has_result_tready false \
##                           CONFIG.maximum_latency false \
##                           CONFIG.operation_tuser_width 1 \
##                           CONFIG.operation_type Compare \
##                           CONFIG.result_precision_type Custom \
##                           CONFIG.result_tlast_behv Null] -objects [get_ips cmpf_vitis_hls_single_precision_lat_0] -quiet
## set_property generate_synth_checkpoint false [get_files cmpf_vitis_hls_single_precision_lat_0.xci]
## generate_target {synthesis simulation} [get_files cmpf_vitis_hls_single_precision_lat_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cmpf_vitis_hls_single_precision_lat_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cmpf_vitis_hls_single_precision_lat_0'...
# source /home/shundroid/dynamatic/tools/backend/synth-resources/divf_vitis_hls_single_precision_lat_28.tcl
## create_ip -name floating_point -version $fpo_ver -vendor xilinx.com -library ip -module_name divf_vitis_hls_single_precision_lat_28
## set_property -dict [list CONFIG.a_precision_type Single \
##                           CONFIG.a_tuser_width 1 \
##                           CONFIG.add_sub_value Both \
##                           CONFIG.b_tuser_width 1 \
##                           CONFIG.c_a_exponent_width 8 \
##                           CONFIG.c_a_fraction_width 24 \
##                           CONFIG.c_compare_operation Programmable \
##                           CONFIG.c_has_divide_by_zero false \
##                           CONFIG.c_has_invalid_op false \
##                           CONFIG.c_has_overflow false \
##                           CONFIG.c_has_underflow false \
##                           CONFIG.c_latency 28 \
##                           CONFIG.c_mult_usage No_Usage \
##                           CONFIG.c_optimization Speed_Optimized \
##                           CONFIG.c_rate 1 \
##                           CONFIG.c_result_exponent_width 8 \
##                           CONFIG.c_result_fraction_width 24 \
##                           CONFIG.component_name divf_vitis_hls_single_precision_lat_28 \
##                           CONFIG.flow_control NonBlocking \
##                           CONFIG.has_a_tlast false \
##                           CONFIG.has_a_tuser false \
##                           CONFIG.has_aclken true \
##                           CONFIG.has_aresetn false \
##                           CONFIG.has_b_tlast false \
##                           CONFIG.has_b_tuser false \
##                           CONFIG.has_operation_tlast false \
##                           CONFIG.has_operation_tuser false \
##                           CONFIG.has_result_tready false \
##                           CONFIG.maximum_latency false \
##                           CONFIG.operation_tuser_width 1 \
##                           CONFIG.operation_type Divide \
##                           CONFIG.result_precision_type Single \
##                           CONFIG.result_tlast_behv Null] -objects [get_ips divf_vitis_hls_single_precision_lat_28] -quiet
## set_property generate_synth_checkpoint false [get_files divf_vitis_hls_single_precision_lat_28.xci]
## generate_target {synthesis simulation} [get_files divf_vitis_hls_single_precision_lat_28.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'divf_vitis_hls_single_precision_lat_28'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'divf_vitis_hls_single_precision_lat_28'...
# source /home/shundroid/dynamatic/tools/backend/synth-resources/mulf_vitis_hls_single_precision_lat_4.tcl
## create_ip -name floating_point -version $fpo_ver -vendor xilinx.com -library ip -module_name mulf_vitis_hls_single_precision_lat_4
## set_property -dict [list CONFIG.a_precision_type Single \
##                           CONFIG.a_tuser_width 1 \
##                           CONFIG.add_sub_value Both \
##                           CONFIG.b_tuser_width 1 \
##                           CONFIG.c_a_exponent_width 8 \
##                           CONFIG.c_a_fraction_width 24 \
##                           CONFIG.c_compare_operation Programmable \
##                           CONFIG.c_has_divide_by_zero false \
##                           CONFIG.c_has_invalid_op false \
##                           CONFIG.c_has_overflow false \
##                           CONFIG.c_has_underflow false \
##                           CONFIG.c_latency 4 \
##                           CONFIG.c_mult_usage Max_Usage \
##                           CONFIG.c_optimization Speed_Optimized \
##                           CONFIG.c_rate 1 \
##                           CONFIG.c_result_exponent_width 8 \
##                           CONFIG.c_result_fraction_width 24 \
##                           CONFIG.component_name mulf_vitis_hls_single_precision_lat_4 \
##                           CONFIG.flow_control NonBlocking \
##                           CONFIG.has_a_tlast false \
##                           CONFIG.has_a_tuser false \
##                           CONFIG.has_aclken true \
##                           CONFIG.has_aresetn false \
##                           CONFIG.has_b_tlast false \
##                           CONFIG.has_b_tuser false \
##                           CONFIG.has_operation_tlast false \
##                           CONFIG.has_operation_tuser false \
##                           CONFIG.has_result_tready false \
##                           CONFIG.maximum_latency false \
##                           CONFIG.operation_tuser_width 1 \
##                           CONFIG.operation_type Multiply \
##                           CONFIG.result_precision_type Single \
##                           CONFIG.result_tlast_behv Null] -objects [get_ips mulf_vitis_hls_single_precision_lat_4] -quiet
## set_property generate_synth_checkpoint false [get_files mulf_vitis_hls_single_precision_lat_4.xci]
## generate_target {synthesis simulation} [get_files mulf_vitis_hls_single_precision_lat_4.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mulf_vitis_hls_single_precision_lat_4'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mulf_vitis_hls_single_precision_lat_4'...
# source /home/shundroid/dynamatic/tools/backend/synth-resources/subf_vitis_hls_single_precision_lat_8.tcl
## create_ip -name floating_point -version $fpo_ver -vendor xilinx.com -library ip -module_name subf_vitis_hls_single_precision_lat_8
## set_property -dict [list CONFIG.a_precision_type Single \
##                           CONFIG.a_tuser_width 1 \
##                           CONFIG.add_sub_value Subtract \
##                           CONFIG.b_tuser_width 1 \
##                           CONFIG.c_a_exponent_width 8 \
##                           CONFIG.c_a_fraction_width 24 \
##                           CONFIG.c_compare_operation Programmable \
##                           CONFIG.c_has_divide_by_zero false \
##                           CONFIG.c_has_invalid_op false \
##                           CONFIG.c_has_overflow false \
##                           CONFIG.c_has_underflow false \
##                           CONFIG.c_latency 8 \
##                           CONFIG.c_mult_usage Full_Usage \
##                           CONFIG.c_optimization Speed_Optimized \
##                           CONFIG.c_rate 1 \
##                           CONFIG.c_result_exponent_width 8 \
##                           CONFIG.c_result_fraction_width 24 \
##                           CONFIG.component_name subf_vitis_hls_single_precision_lat_8 \
##                           CONFIG.flow_control NonBlocking \
##                           CONFIG.has_a_tlast false \
##                           CONFIG.has_a_tuser false \
##                           CONFIG.has_aclken true \
##                           CONFIG.has_aresetn false \
##                           CONFIG.has_b_tlast false \
##                           CONFIG.has_b_tuser false \
##                           CONFIG.has_operation_tlast false \
##                           CONFIG.has_operation_tuser false \
##                           CONFIG.has_result_tready false \
##                           CONFIG.maximum_latency false \
##                           CONFIG.operation_tuser_width 1 \
##                           CONFIG.operation_type Add_Subtract \
##                           CONFIG.result_precision_type Single \
##                           CONFIG.result_tlast_behv Null] -objects [get_ips subf_vitis_hls_single_precision_lat_8] -quiet
## set_property generate_synth_checkpoint false [get_files subf_vitis_hls_single_precision_lat_8.xci]
## generate_target {synthesis simulation} [get_files subf_vitis_hls_single_precision_lat_8.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'subf_vitis_hls_single_precision_lat_8'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'subf_vitis_hls_single_precision_lat_8'...
# read_xdc /home/shundroid/dynamatic/integration-test/bisection/out_2/synth/period_10.000.xdc
# synth_design -top bisection -part xc7k160tfbg484-2 -no_iobuf -mode out_of_context
Command: synth_design -top bisection -part xc7k160tfbg484-2 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tfbg484-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1205275
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2199.043 ; gain = 440.711 ; free physical = 1211 ; free virtual = 12115
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/flopoco_ip_cores.vhd:39440]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/flopoco_ip_cores.vhd:39512]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/flopoco_ip_cores.vhd:39872]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/flopoco_ip_cores.vhd:39944]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/flopoco_ip_cores.vhd:59670]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/flopoco_ip_cores.vhd:59742]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/flopoco_ip_cores.vhd:60102]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/flopoco_ip_cores.vhd:60174]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/flopoco_ip_cores.vhd:75419]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/flopoco_ip_cores.vhd:75491]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/flopoco_ip_cores.vhd:75851]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/flopoco_ip_cores.vhd:75923]
INFO: [Synth 8-638] synthesizing module 'bisection' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/bisection.vhd:28]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_0' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_0.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_0_or_n' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_0_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_0.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_0_regblock' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_0.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_0_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_0.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_0' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_0.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_1' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_1.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_1_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_1.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_1_inner_or_n' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_1_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_1.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_1_inner_regblock' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_1.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_1_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_1.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_1_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_1.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_1' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_1.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_0' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_constant_0.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_0' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_constant_0.vhd:24]
INFO: [Synth 8-638] synthesizing module 'handshake_source_0' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_source_0.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'handshake_source_0' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_source_0.vhd:20]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_1' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_constant_1.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_1' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_constant_1.vhd:24]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_0' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_mulf_0.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_0_join' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_mulf_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_0_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_mulf_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_0_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_mulf_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_0_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_mulf_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_0_buff' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_mulf_0.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_0_buff' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_mulf_0.vhd:78]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_0_one_slot_break_dv' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_mulf_0.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_0_one_slot_break_dv' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_mulf_0.vhd:132]
INFO: [Synth 8-638] synthesizing module 'InputIEEE_32bit' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/flopoco_ip_cores.vhd:3673]
INFO: [Synth 8-256] done synthesizing module 'InputIEEE_32bit' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/flopoco_ip_cores.vhd:3673]
INFO: [Synth 8-638] synthesizing module 'OutputIEEE_32bit' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/flopoco_ip_cores.vhd:3805]
INFO: [Synth 8-256] done synthesizing module 'OutputIEEE_32bit' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/flopoco_ip_cores.vhd:3805]
INFO: [Synth 8-638] synthesizing module 'FloatingPointMultiplier' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/flopoco_ip_cores.vhd:1059]
INFO: [Synth 8-3491] module 'IntMultiplier_Freq711_uid5' declared at '/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/flopoco_ip_cores.vhd:714' bound to instance 'SignificandMultiplication' of component 'IntMultiplier_Freq711_uid5' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/flopoco_ip_cores.vhd:1125]
INFO: [Synth 8-638] synthesizing module 'IntMultiplier_Freq711_uid5' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/flopoco_ip_cores.vhd:721]
INFO: [Synth 8-3491] module 'DSPBlock_17x24_Freq711_uid9' declared at '/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/flopoco_ip_cores.vhd:572' bound to instance 'tile_0_mult' of component 'DSPBlock_17x24_Freq711_uid9' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/flopoco_ip_cores.vhd:845]
INFO: [Synth 8-638] synthesizing module 'DSPBlock_17x24_Freq711_uid9' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/flopoco_ip_cores.vhd:579]
INFO: [Synth 8-256] done synthesizing module 'DSPBlock_17x24_Freq711_uid9' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/flopoco_ip_cores.vhd:579]
INFO: [Synth 8-3491] module 'DSPBlock_7x24_Freq711_uid11' declared at '/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/flopoco_ip_cores.vhd:610' bound to instance 'tile_1_mult' of component 'DSPBlock_7x24_Freq711_uid11' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/flopoco_ip_cores.vhd:896]
INFO: [Synth 8-638] synthesizing module 'DSPBlock_7x24_Freq711_uid11' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/flopoco_ip_cores.vhd:617]
INFO: [Synth 8-256] done synthesizing module 'DSPBlock_7x24_Freq711_uid11' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/flopoco_ip_cores.vhd:617]
INFO: [Synth 8-3491] module 'IntAdder_32_Freq711_uid14' declared at '/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/flopoco_ip_cores.vhd:649' bound to instance 'bitheapFinalAdd_bh7' of component 'IntAdder_32_Freq711_uid14' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/flopoco_ip_cores.vhd:945]
INFO: [Synth 8-638] synthesizing module 'IntAdder_32_Freq711_uid14' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/flopoco_ip_cores.vhd:657]
INFO: [Synth 8-256] done synthesizing module 'IntAdder_32_Freq711_uid14' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/flopoco_ip_cores.vhd:657]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplier_Freq711_uid5' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/flopoco_ip_cores.vhd:721]
INFO: [Synth 8-3491] module 'IntAdder_33_Freq711_uid17' declared at '/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/flopoco_ip_cores.vhd:977' bound to instance 'RoundingAdder' of component 'IntAdder_33_Freq711_uid17' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/flopoco_ip_cores.vhd:1147]
INFO: [Synth 8-638] synthesizing module 'IntAdder_33_Freq711_uid17' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/flopoco_ip_cores.vhd:985]
INFO: [Synth 8-256] done synthesizing module 'IntAdder_33_Freq711_uid17' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/flopoco_ip_cores.vhd:985]
INFO: [Synth 8-226] default block is never used [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/flopoco_ip_cores.vhd:1154]
INFO: [Synth 8-256] done synthesizing module 'FloatingPointMultiplier' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/flopoco_ip_cores.vhd:1059]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_0' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_mulf_0.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_addf_0' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_addf_0.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_addf_0_join' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_addf_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_addf_0_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_addf_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_addf_0_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_addf_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_addf_0_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_addf_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_addf_0_one_slot_break_dv' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_addf_0.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'handshake_addf_0_one_slot_break_dv' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_addf_0.vhd:83]
INFO: [Synth 8-638] synthesizing module 'handshake_addf_0_buff' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_addf_0.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'handshake_addf_0_buff' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_addf_0.vhd:117]
INFO: [Synth 8-638] synthesizing module 'FloatingPointAdder' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/flopoco_ip_cores.vhd:332]
INFO: [Synth 8-3491] module 'RightShifterSticky24_by_max_26_Freq450_uid4' declared at '/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/flopoco_ip_cores.vhd:22' bound to instance 'RightShifterComponent' of component 'RightShifterSticky24_by_max_26_Freq450_uid4' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/flopoco_ip_cores.vhd:492]
INFO: [Synth 8-638] synthesizing module 'RightShifterSticky24_by_max_26_Freq450_uid4' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/flopoco_ip_cores.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'RightShifterSticky24_by_max_26_Freq450_uid4' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/flopoco_ip_cores.vhd:30]
INFO: [Synth 8-3491] module 'IntAdder_27_Freq450_uid6' declared at '/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/flopoco_ip_cores.vhd:104' bound to instance 'fracAdder' of component 'IntAdder_27_Freq450_uid6' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/flopoco_ip_cores.vhd:504]
INFO: [Synth 8-638] synthesizing module 'IntAdder_27_Freq450_uid6' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/flopoco_ip_cores.vhd:112]
INFO: [Synth 8-256] done synthesizing module 'IntAdder_27_Freq450_uid6' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/flopoco_ip_cores.vhd:112]
INFO: [Synth 8-3491] module 'Normalizer_Z_28_28_28_Freq450_uid8' declared at '/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/flopoco_ip_cores.vhd:182' bound to instance 'LZCAndShifter' of component 'Normalizer_Z_28_28_28_Freq450_uid8' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/flopoco_ip_cores.vhd:512]
INFO: [Synth 8-638] synthesizing module 'Normalizer_Z_28_28_28_Freq450_uid8' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/flopoco_ip_cores.vhd:189]
INFO: [Synth 8-256] done synthesizing module 'Normalizer_Z_28_28_28_Freq450_uid8' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/flopoco_ip_cores.vhd:189]
INFO: [Synth 8-3491] module 'IntAdder_34_Freq450_uid11' declared at '/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/flopoco_ip_cores.vhd:262' bound to instance 'roundingAdder' of component 'IntAdder_34_Freq450_uid11' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/flopoco_ip_cores.vhd:527]
INFO: [Synth 8-638] synthesizing module 'IntAdder_34_Freq450_uid11' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/flopoco_ip_cores.vhd:270]
INFO: [Synth 8-256] done synthesizing module 'IntAdder_34_Freq450_uid11' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/flopoco_ip_cores.vhd:270]
INFO: [Synth 8-256] done synthesizing module 'FloatingPointAdder' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/flopoco_ip_cores.vhd:332]
INFO: [Synth 8-256] done synthesizing module 'handshake_addf_0' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_addf_0.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_extsi_0' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_extsi_0.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_extsi_0' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_extsi_0.vhd:25]
INFO: [Synth 8-638] synthesizing module 'handshake_mux_0' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_mux_0.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'handshake_mux_0' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_mux_0.vhd:31]
INFO: [Synth 8-638] synthesizing module 'handshake_mux_1' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_mux_1.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'handshake_mux_1' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_mux_1.vhd:31]
INFO: [Synth 8-638] synthesizing module 'handshake_mux_2' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_mux_2.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'handshake_mux_2' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_mux_2.vhd:31]
INFO: [Synth 8-638] synthesizing module 'handshake_mux_3' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_mux_3.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'handshake_mux_3' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_mux_3.vhd:31]
INFO: [Synth 8-638] synthesizing module 'handshake_mux_4' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_mux_4.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'handshake_mux_4' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_mux_4.vhd:31]
INFO: [Synth 8-638] synthesizing module 'handshake_control_merge_0' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_control_merge_0.vhd:284]
INFO: [Synth 8-638] synthesizing module 'handshake_control_merge_0_merge' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_control_merge_0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_control_merge_0_merge' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_control_merge_0.vhd:23]
INFO: [Synth 8-638] synthesizing module 'handshake_control_merge_0_one_slot_break_r' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_control_merge_0.vhd:108]
INFO: [Synth 8-638] synthesizing module 'handshake_control_merge_0_one_slot_break_r_dataless' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_control_merge_0.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'handshake_control_merge_0_one_slot_break_r_dataless' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_control_merge_0.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'handshake_control_merge_0_one_slot_break_r' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_control_merge_0.vhd:108]
INFO: [Synth 8-638] synthesizing module 'handshake_control_merge_0_fork' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_control_merge_0.vhd:227]
INFO: [Synth 8-638] synthesizing module 'handshake_control_merge_0_fork_or_n' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_control_merge_0.vhd:163]
INFO: [Synth 8-256] done synthesizing module 'handshake_control_merge_0_fork_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_control_merge_0.vhd:163]
INFO: [Synth 8-638] synthesizing module 'handshake_control_merge_0_fork_regblock' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_control_merge_0.vhd:188]
INFO: [Synth 8-256] done synthesizing module 'handshake_control_merge_0_fork_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_control_merge_0.vhd:188]
INFO: [Synth 8-256] done synthesizing module 'handshake_control_merge_0_fork' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_control_merge_0.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'handshake_control_merge_0' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_control_merge_0.vhd:284]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_2' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_2.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_2_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_2.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_2_inner_or_n' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_2.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_2_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_2.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_2_inner_regblock' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_2.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_2_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_2.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_2_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_2.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_2' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_2.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_0' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_0_dataless' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_0_dataless' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_0' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_mux_5' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_mux_5.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'handshake_mux_5' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_mux_5.vhd:31]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_1' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_1.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_1_dataless' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_1.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_1_dataless' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_1.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_1' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_1.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_mux_6' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_mux_6.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'handshake_mux_6' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_mux_6.vhd:31]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_2' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_2.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_2_dataless' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_2.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_2_dataless' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_2.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_2' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_2.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_3' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_3.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_3_dataless' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_3.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_3_dataless' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_3.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_3' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_3.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_mux_7' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_mux_7.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'handshake_mux_7' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_mux_7.vhd:31]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_4' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_4.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_4_dataless' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_4.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_4_dataless' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_4.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_4' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_4.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_mux_8' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_mux_8.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'handshake_mux_8' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_mux_8.vhd:31]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_5' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_5.vhd:180]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_5_fifo' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_5.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_5_fifo' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_5.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_5' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_5.vhd:180]
INFO: [Synth 8-638] synthesizing module 'handshake_mux_9' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_mux_9.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'handshake_mux_9' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_mux_9.vhd:28]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_2' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_constant_2.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_2' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_constant_2.vhd:24]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_3' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_constant_3.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_3' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_constant_3.vhd:24]
INFO: [Synth 8-638] synthesizing module 'handshake_addf_1' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_addf_1.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_addf_1_join' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_addf_1.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_addf_1_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_addf_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_addf_1_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_addf_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_addf_1_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_addf_1.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_addf_1_one_slot_break_dv' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_addf_1.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'handshake_addf_1_one_slot_break_dv' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_addf_1.vhd:83]
INFO: [Synth 8-638] synthesizing module 'handshake_addf_1_buff' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_addf_1.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'handshake_addf_1_buff' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_addf_1.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'handshake_addf_1' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_addf_1.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_6' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_6.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_6_dataless' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_6.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_6_dataless' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_6.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_6' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_6.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_3' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_3.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_3_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_3.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_3_inner_or_n' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_3.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_3_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_3.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_3_inner_regblock' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_3.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_3_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_3.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_3_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_3.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_3' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_3.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_0' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_0.vhd:122]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_0_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_0.vhd:83]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_0_inner_join' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_0_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_0_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_0_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_0.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_0_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_0.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_0' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_0.vhd:122]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_4' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_4.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_4_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_4.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_4_inner_or_n' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_4.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_4_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_4.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_4_inner_regblock' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_4.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_4_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_4.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_4_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_4.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_4' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_4.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_1' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_mulf_1.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_1_join' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_mulf_1.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_1_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_mulf_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_1_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_mulf_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_1_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_mulf_1.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_1_buff' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_mulf_1.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_1_buff' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_mulf_1.vhd:78]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_1_one_slot_break_dv' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_mulf_1.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_1_one_slot_break_dv' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_mulf_1.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_1' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_mulf_1.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_2' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_mulf_2.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_2_join' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_mulf_2.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_2_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_mulf_2.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_2_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_mulf_2.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_2_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_mulf_2.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_2_buff' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_mulf_2.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_2_buff' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_mulf_2.vhd:78]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_2_one_slot_break_dv' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_mulf_2.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_2_one_slot_break_dv' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_mulf_2.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_2' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_mulf_2.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_5' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_5.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_5_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_5.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_5_inner_or_n' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_5.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_5_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_5.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_5_inner_regblock' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_5.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_5_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_5.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_5_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_5.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_5' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_5.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_addf_2' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_addf_2.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_addf_2_join' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_addf_2.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_addf_2_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_addf_2.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_addf_2_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_addf_2.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_addf_2_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_addf_2.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_addf_2_one_slot_break_dv' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_addf_2.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'handshake_addf_2_one_slot_break_dv' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_addf_2.vhd:83]
INFO: [Synth 8-638] synthesizing module 'handshake_addf_2_buff' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_addf_2.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'handshake_addf_2_buff' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_addf_2.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'handshake_addf_2' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_addf_2.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_7' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_7.vhd:116]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_7_fifo' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_7.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_7_fifo_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_7.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_7_fifo_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_7.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_7_fifo' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_7.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_7' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_7.vhd:116]
INFO: [Synth 8-638] synthesizing module 'handshake_absf_0' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_absf_0.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_absf_0' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_absf_0.vhd:25]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_8' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_8.vhd:180]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_8_fifo' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_8.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_8_fifo' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_8.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_8' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_8.vhd:180]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpf_0' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_cmpf_0.vhd:163]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpf_0_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_cmpf_0.vhd:95]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpf_0_inner_join' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_cmpf_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpf_0_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_cmpf_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpf_0_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_cmpf_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpf_0_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_cmpf_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'FPComparator_32bit' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/flopoco_ip_cores.vhd:4172]
INFO: [Synth 8-3491] module 'IntComparator_31_111_F500_uid8' declared at '/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/flopoco_ip_cores.vhd:4116' bound to instance 'ExpFracCmp' of component 'IntComparator_31_111_F500_uid8' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/flopoco_ip_cores.vhd:4238]
INFO: [Synth 8-638] synthesizing module 'IntComparator_31_111_F500_uid8' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/flopoco_ip_cores.vhd:4125]
INFO: [Synth 8-256] done synthesizing module 'IntComparator_31_111_F500_uid8' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/flopoco_ip_cores.vhd:4125]
INFO: [Synth 8-256] done synthesizing module 'FPComparator_32bit' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/flopoco_ip_cores.vhd:4172]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpf_0_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_cmpf_0.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpf_0' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_cmpf_0.vhd:163]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_6' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_6.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_6_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_6.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_6_inner_or_n' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_6.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_6_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_6.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_6_inner_regblock' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_6.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_6_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_6.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_6_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_6.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_6' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_6.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_not_0' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_not_0.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'handshake_not_0' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_not_0.vhd:22]
INFO: [Synth 8-638] synthesizing module 'handshake_andi_0' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_andi_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'handshake_andi_0_join' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_andi_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_andi_0_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_andi_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_andi_0_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_andi_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_andi_0_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_andi_0.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_andi_0' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_andi_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_9' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_9.vhd:180]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_9_fifo' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_9.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_9_fifo' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_9.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_9' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_9.vhd:180]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_1' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_1.vhd:122]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_1_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_1.vhd:83]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_1_inner_join' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_1.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_1_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_1_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_1_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_1.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_1_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_1.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_1' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_1.vhd:122]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_2' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_2.vhd:83]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_2_join' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_2.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_2_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_2.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_2_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_2.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_2_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_2.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_2' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_2.vhd:83]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_4' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_constant_4.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_4' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_constant_4.vhd:24]
INFO: [Synth 8-638] synthesizing module 'handshake_subf_0' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_subf_0.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_subf_0_join' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_subf_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_subf_0_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_subf_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_subf_0_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_subf_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_subf_0_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_subf_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_subf_0_one_slot_break_dv' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_subf_0.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'handshake_subf_0_one_slot_break_dv' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_subf_0.vhd:83]
INFO: [Synth 8-638] synthesizing module 'handshake_subf_0_buff' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_subf_0.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'handshake_subf_0_buff' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_subf_0.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'handshake_subf_0' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_subf_0.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_3' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_mulf_3.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_3_join' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_mulf_3.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_3_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_mulf_3.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_3_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_mulf_3.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_3_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_mulf_3.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_3_buff' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_mulf_3.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_3_buff' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_mulf_3.vhd:78]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_3_one_slot_break_dv' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_mulf_3.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_3_one_slot_break_dv' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_mulf_3.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_3' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_mulf_3.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpf_1' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_cmpf_1.vhd:163]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpf_1_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_cmpf_1.vhd:95]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpf_1_inner_join' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_cmpf_1.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpf_1_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_cmpf_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpf_1_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_cmpf_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpf_1_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_cmpf_1.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpf_1_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_cmpf_1.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpf_1' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_cmpf_1.vhd:163]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_10' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_10.vhd:180]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_10_fifo' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_10.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_10_fifo' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_10.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_10' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_10.vhd:180]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_3' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_3.vhd:122]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_3_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_3.vhd:83]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_3_inner_join' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_3.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_3_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_3.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_3_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_3.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_3_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_3.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_3_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_3.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_3' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_3.vhd:122]
INFO: [Synth 8-638] synthesizing module 'handshake_extsi_1' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_extsi_1.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_extsi_1' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_extsi_1.vhd:25]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_7' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_7.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_7_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_7.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_7_inner_or_n' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_7.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_7_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_7.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_7_inner_regblock' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_7.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_7_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_7.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_7_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_7.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_7' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_7.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_5' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_constant_5.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_5' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_constant_5.vhd:24]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_6' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_constant_6.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_6' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_constant_6.vhd:24]
INFO: [Synth 8-638] synthesizing module 'handshake_extsi_2' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_extsi_2.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_extsi_2' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_extsi_2.vhd:25]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_7' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_constant_7.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_7' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_constant_7.vhd:24]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_11' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_11.vhd:116]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_11_fifo' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_11.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_11_fifo_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_11.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_11_fifo_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_11.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_11_fifo' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_11.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_11' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_11.vhd:116]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_4' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_mulf_4.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_4_join' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_mulf_4.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_4_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_mulf_4.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_4_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_mulf_4.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_4_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_mulf_4.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_4_buff' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_mulf_4.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_4_buff' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_mulf_4.vhd:78]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_4_one_slot_break_dv' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_mulf_4.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_4_one_slot_break_dv' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_mulf_4.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_4' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_mulf_4.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpf_2' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_cmpf_2.vhd:163]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpf_2_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_cmpf_2.vhd:95]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpf_2_inner_join' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_cmpf_2.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpf_2_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_cmpf_2.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpf_2_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_cmpf_2.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpf_2_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_cmpf_2.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpf_2_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_cmpf_2.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpf_2' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_cmpf_2.vhd:163]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_8' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_8.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_8_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_8.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_8_inner_or_n' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_8.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_8_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_8.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_8_inner_regblock' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_8.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_8_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_8.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_8_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_8.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_8' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_8.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_12' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_12.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_12_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_12.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_12_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_12.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_12' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_12.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_addi_0' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_addi_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'handshake_addi_0_join' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_addi_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_addi_0_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_addi_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_addi_0_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_addi_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_addi_0_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_addi_0.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_addi_0' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_addi_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_4' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_4.vhd:122]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_4_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_4.vhd:83]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_4_inner_join' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_4.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_4_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_4.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_4_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_4.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_4_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_4_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_4.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_4' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_4.vhd:122]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_9' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_9.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_9_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_9.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_9_inner_or_n' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_9.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_9_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_9.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_9_inner_regblock' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_9.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_9_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_9.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_9_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_9.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_9' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_9.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_trunci_0' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_trunci_0.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_trunci_0' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_trunci_0.vhd:25]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_13' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_13.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_13_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_13.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_13_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_13.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_13' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_13.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_14' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_14.vhd:116]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_14_fifo' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_14.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_14_fifo_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_14.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_14_fifo_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_14.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_14_fifo' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_14.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_14' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_14.vhd:116]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_10' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_10.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_10_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_10.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_10_inner_or_n' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_10.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_10_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_10.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_10_inner_regblock' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_10.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_10_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_10.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_10_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_10.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_10' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_10.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpi_0' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_cmpi_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpi_0_join' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_cmpi_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpi_0_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_cmpi_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpi_0_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_cmpi_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpi_0_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_cmpi_0.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpi_0' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_cmpi_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_5' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_5.vhd:122]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_5_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_5.vhd:83]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_5_inner_join' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_5.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_5_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_5.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_5_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_5.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_5_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_5.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_5_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_5.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_5' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_5.vhd:122]
INFO: [Synth 8-638] synthesizing module 'handshake_spec_v2_repeating_init_0' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_spec_v2_repeating_init_0.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'handshake_spec_v2_repeating_init_0' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_spec_v2_repeating_init_0.vhd:22]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_15' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_15.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_15_dataless' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_15.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_15_dataless' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_15.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_15' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_15.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_11' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_11.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_11_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_11.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_11_inner_or_n' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_11.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_11_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_11.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_11_inner_regblock' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_11.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_11_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_11.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_11_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_11.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_11' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_11.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_init_0' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_init_0.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'handshake_init_0' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_init_0.vhd:24]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_12' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_12.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_12_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_12.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_12_inner_or_n' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_12.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_12_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_12.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_12_inner_regblock' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_12.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_12_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_12.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_12_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_12.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_12' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_12.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_mux_10' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_mux_10.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'handshake_mux_10' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_mux_10.vhd:31]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_16' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_16.vhd:180]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_16_fifo' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_16.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_16_fifo' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_16.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_16' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_16.vhd:180]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_6' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_6.vhd:122]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_6_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_6.vhd:83]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_6_inner_join' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_6.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_6_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_6.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_6_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_6.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_6_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_6.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_6_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_6.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_6' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_6.vhd:122]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_17' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_17.vhd:180]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_17_fifo' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_17.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_17_fifo' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_17.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_17' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_17.vhd:180]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_7' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_7.vhd:122]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_7_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_7.vhd:83]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_7_inner_join' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_7.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_7_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_7.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_7_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_7.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_7_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_7.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_7_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_7.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_7' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_7.vhd:122]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_8' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_8.vhd:122]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_8_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_8.vhd:83]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_8_inner_join' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_8.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_8_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_8.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_8_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_8.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_8_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_8.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_8_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_8.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_8' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_8.vhd:122]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_18' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_18.vhd:180]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_18_fifo' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_18.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_18_fifo' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_18.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_18' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_18.vhd:180]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_19' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_19.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_19_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_19.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_19_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_19.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_19' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_19.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_20' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_20.vhd:180]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_20_fifo' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_20.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_20_fifo' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_20.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_20' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_20.vhd:180]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_9' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_9.vhd:122]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_9_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_9.vhd:83]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_9_inner_join' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_9.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_9_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_9.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_9_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_9.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_9_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_9.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_9_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_9.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_9' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_9.vhd:122]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_21' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_21.vhd:116]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_21_fifo' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_21.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_21_fifo_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_21.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_21_fifo_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_21.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_21_fifo' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_21.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_21' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_21.vhd:116]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_10' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_10.vhd:122]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_10_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_10.vhd:83]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_10_inner_join' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_10.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_10_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_10.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_10_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_10.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_10_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_10.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_10_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_10.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_10' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_10.vhd:122]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_22' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_22.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_22_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_22.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_22_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_22.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_22' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_22.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_11' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_11.vhd:122]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_11_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_11.vhd:83]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_11_inner_join' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_11.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_11_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_11.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_11_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_11.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_11_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_11.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_11_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_11.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_11' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_11.vhd:122]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_23' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_23.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_23_dataless' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_23.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_23_dataless' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_23.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_23' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_23.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_13' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_13.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_13_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_13.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_13_inner_or_n' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_13.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_13_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_13.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_13_inner_regblock' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_13.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_13_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_13.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_13_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_13.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_13' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_13.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_12' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_12.vhd:122]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_12_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_12.vhd:83]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_12_inner_join' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_12.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_12_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_12.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_12_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_12.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_12_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_12.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_12_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_12.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_12' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_12.vhd:122]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_24' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_24.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_24_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_24.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_24_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_24.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_24' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_24.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_25' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_25.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_25_dataless' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_25.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_25_dataless' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_25.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_25' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_25.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_14' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_14.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_14_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_14.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_14_inner_or_n' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_14.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_14_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_14.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_14_inner_regblock' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_14.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_14_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_14.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_14_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_14.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_14' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_14.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_13' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_13.vhd:122]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_13_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_13.vhd:83]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_13_inner_join' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_13.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_13_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_13.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_13_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_13.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_13_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_13.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_13_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_13.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_13' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_13.vhd:122]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_26' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_26.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_26_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_26.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_26_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_26.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_26' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_26.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_27' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_27.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_27_dataless' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_27.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_27_dataless' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_27.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_27' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_27.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_15' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_15.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_15_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_15.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_15_inner_or_n' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_15.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_15_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_15.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_15_inner_regblock' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_15.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_15_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_15.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_15_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_15.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_15' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_15.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_28' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_28.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_28' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_28.vhd:23]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_29' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_29.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_29' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_29.vhd:23]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_16' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_16.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_16_or_n' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_16.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_16_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_16.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_16_regblock' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_16.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_16_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_16.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_16' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_16.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_14' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_14.vhd:122]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_14_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_14.vhd:83]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_14_inner_join' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_14.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_14_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_14.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_14_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_14.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_14_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_14.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_14_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_14.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_14' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_passer_14.vhd:122]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_17' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_17.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_17_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_17.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_17_inner_or_n' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_17.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_17_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_17.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_17_inner_regblock' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_17.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_17_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_17.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_17_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_17.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_17' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_fork_17.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_0' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_cond_br_0.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_0_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_cond_br_0.vhd:90]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_0_inner_join' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_cond_br_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_0_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_cond_br_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_0_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_cond_br_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_0_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_cond_br_0.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_0_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_cond_br_0.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_0' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_cond_br_0.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_sink_0' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_sink_0.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'handshake_sink_0' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_sink_0.vhd:21]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_1' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_cond_br_1.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_1_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_cond_br_1.vhd:90]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_1_inner_join' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_cond_br_1.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_1_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_cond_br_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_1_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_cond_br_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_1_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_cond_br_1.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_1_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_cond_br_1.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_1' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_cond_br_1.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_sink_1' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_sink_1.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'handshake_sink_1' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_sink_1.vhd:21]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_2' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_cond_br_2.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_2_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_cond_br_2.vhd:90]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_2_inner_join' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_cond_br_2.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_2_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_cond_br_2.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_2_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_cond_br_2.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_2_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_cond_br_2.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_2_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_cond_br_2.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_2' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_cond_br_2.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_sink_2' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_sink_2.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'handshake_sink_2' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_sink_2.vhd:21]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_3' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_cond_br_3.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_3_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_cond_br_3.vhd:90]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_3_inner_join' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_cond_br_3.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_3_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_cond_br_3.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_3_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_cond_br_3.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_3_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_cond_br_3.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_3_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_cond_br_3.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_3' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_cond_br_3.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_sink_3' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_sink_3.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'handshake_sink_3' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_sink_3.vhd:21]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_4' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_cond_br_4.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_4_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_cond_br_4.vhd:90]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_4_inner_join' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_cond_br_4.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_4_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_cond_br_4.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_4_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_cond_br_4.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_4_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_cond_br_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_4_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_cond_br_4.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_4' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_cond_br_4.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_sink_4' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_sink_4.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'handshake_sink_4' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_sink_4.vhd:21]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_5' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_cond_br_5.vhd:90]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_5_join' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_cond_br_5.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_5_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_cond_br_5.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_5_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_cond_br_5.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_5_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_cond_br_5.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_5' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_cond_br_5.vhd:90]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_6' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_cond_br_6.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_6_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_cond_br_6.vhd:90]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_6_inner_join' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_cond_br_6.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_6_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_cond_br_6.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_6_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_cond_br_6.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_6_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_cond_br_6.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_6_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_cond_br_6.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_6' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_cond_br_6.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_sink_5' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_sink_5.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'handshake_sink_5' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_sink_5.vhd:21]
INFO: [Synth 8-638] synthesizing module 'handshake_mux_11' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_mux_11.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'handshake_mux_11' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_mux_11.vhd:31]
INFO: [Synth 8-638] synthesizing module 'handshake_control_merge_1' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_control_merge_1.vhd:284]
INFO: [Synth 8-638] synthesizing module 'handshake_control_merge_1_merge' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_control_merge_1.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_control_merge_1_merge' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_control_merge_1.vhd:23]
INFO: [Synth 8-638] synthesizing module 'handshake_control_merge_1_one_slot_break_r' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_control_merge_1.vhd:108]
INFO: [Synth 8-638] synthesizing module 'handshake_control_merge_1_one_slot_break_r_dataless' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_control_merge_1.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'handshake_control_merge_1_one_slot_break_r_dataless' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_control_merge_1.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'handshake_control_merge_1_one_slot_break_r' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_control_merge_1.vhd:108]
INFO: [Synth 8-638] synthesizing module 'handshake_control_merge_1_fork' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_control_merge_1.vhd:227]
INFO: [Synth 8-638] synthesizing module 'handshake_control_merge_1_fork_or_n' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_control_merge_1.vhd:163]
INFO: [Synth 8-256] done synthesizing module 'handshake_control_merge_1_fork_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_control_merge_1.vhd:163]
INFO: [Synth 8-638] synthesizing module 'handshake_control_merge_1_fork_regblock' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_control_merge_1.vhd:188]
INFO: [Synth 8-256] done synthesizing module 'handshake_control_merge_1_fork_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_control_merge_1.vhd:188]
INFO: [Synth 8-256] done synthesizing module 'handshake_control_merge_1_fork' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_control_merge_1.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'handshake_control_merge_1' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_control_merge_1.vhd:284]
INFO: [Synth 8-638] synthesizing module 'handshake_mux_12' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_mux_12.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'handshake_mux_12' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_mux_12.vhd:31]
INFO: [Synth 8-638] synthesizing module 'handshake_sink_6' [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_sink_6.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'handshake_sink_6' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_sink_6.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'bisection' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/bisection.vhd:28]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_5.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_8.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_9.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_10.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_16.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_17.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_18.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/handshake_buffer_20.vhd:53]
WARNING: [Synth 8-7129] Port clk in module handshake_sink_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_sink_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_valid in module handshake_sink_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_control_merge_0_merge is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_control_merge_0_merge is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_mux_12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_mux_12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_control_merge_1_merge is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_control_merge_1_merge is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_mux_11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_mux_11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_sink_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_sink_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[31] in module handshake_sink_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[30] in module handshake_sink_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[29] in module handshake_sink_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[28] in module handshake_sink_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[27] in module handshake_sink_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[26] in module handshake_sink_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[25] in module handshake_sink_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[24] in module handshake_sink_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[23] in module handshake_sink_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[22] in module handshake_sink_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[21] in module handshake_sink_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[20] in module handshake_sink_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[19] in module handshake_sink_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[18] in module handshake_sink_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[17] in module handshake_sink_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[16] in module handshake_sink_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[15] in module handshake_sink_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[14] in module handshake_sink_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[13] in module handshake_sink_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[12] in module handshake_sink_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[11] in module handshake_sink_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[10] in module handshake_sink_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[9] in module handshake_sink_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[8] in module handshake_sink_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[7] in module handshake_sink_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[6] in module handshake_sink_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[5] in module handshake_sink_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[4] in module handshake_sink_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[3] in module handshake_sink_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[2] in module handshake_sink_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[1] in module handshake_sink_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[0] in module handshake_sink_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_valid in module handshake_sink_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_cond_br_6_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_cond_br_6_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_cond_br_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_cond_br_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_sink_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_sink_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[31] in module handshake_sink_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[30] in module handshake_sink_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[29] in module handshake_sink_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[28] in module handshake_sink_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[27] in module handshake_sink_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[26] in module handshake_sink_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[25] in module handshake_sink_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[24] in module handshake_sink_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[23] in module handshake_sink_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[22] in module handshake_sink_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[21] in module handshake_sink_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[20] in module handshake_sink_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[19] in module handshake_sink_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[18] in module handshake_sink_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[17] in module handshake_sink_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[16] in module handshake_sink_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[15] in module handshake_sink_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[14] in module handshake_sink_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[13] in module handshake_sink_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[12] in module handshake_sink_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[11] in module handshake_sink_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[10] in module handshake_sink_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[9] in module handshake_sink_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[8] in module handshake_sink_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[7] in module handshake_sink_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[6] in module handshake_sink_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[5] in module handshake_sink_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[4] in module handshake_sink_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[3] in module handshake_sink_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[2] in module handshake_sink_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[1] in module handshake_sink_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[0] in module handshake_sink_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_valid in module handshake_sink_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_cond_br_4_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_cond_br_4_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_sink_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_sink_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[31] in module handshake_sink_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[30] in module handshake_sink_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[29] in module handshake_sink_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[28] in module handshake_sink_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[27] in module handshake_sink_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[26] in module handshake_sink_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[25] in module handshake_sink_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[24] in module handshake_sink_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[23] in module handshake_sink_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[22] in module handshake_sink_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[21] in module handshake_sink_3 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2427.551 ; gain = 669.219 ; free physical = 1057 ; free virtual = 11963
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2433.488 ; gain = 675.156 ; free physical = 1057 ; free virtual = 11963
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2433.488 ; gain = 675.156 ; free physical = 1057 ; free virtual = 11963
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2433.488 ; gain = 0.000 ; free physical = 1059 ; free virtual = 11965
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/period_10.000.xdc]
Finished Parsing XDC File [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/period_10.000.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2490.047 ; gain = 0.000 ; free physical = 1032 ; free virtual = 11938
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2490.082 ; gain = 0.000 ; free physical = 1039 ; free virtual = 11945
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2490.082 ; gain = 731.750 ; free physical = 1021 ; free virtual = 11927
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2498.051 ; gain = 739.719 ; free physical = 1017 ; free virtual = 11923
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2498.051 ; gain = 739.719 ; free physical = 1010 ; free virtual = 11916
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'sigProd_d1_reg' and it is trimmed from '48' to '47' bits. [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/flopoco_ip_cores.vhd:1107]
WARNING: [Synth 8-3936] Found unconnected internal register 'level1_d3_reg' and it is trimmed from '26' to '1' bits. [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/flopoco_ip_cores.vhd:62]
WARNING: [Synth 8-3936] Found unconnected internal register 'level1_d2_reg' and it is trimmed from '26' to '1' bits. [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/flopoco_ip_cores.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'level1_d1_reg' and it is trimmed from '26' to '1' bits. [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/flopoco_ip_cores.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'level2_d2_reg' and it is trimmed from '26' to '2' bits. [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/flopoco_ip_cores.vhd:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'level2_d1_reg' and it is trimmed from '26' to '2' bits. [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/flopoco_ip_cores.vhd:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'level3_d2_reg' and it is trimmed from '26' to '4' bits. [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/flopoco_ip_cores.vhd:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'level3_d1_reg' and it is trimmed from '26' to '4' bits. [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/flopoco_ip_cores.vhd:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'level4_d1_reg' and it is trimmed from '26' to '8' bits. [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/flopoco_ip_cores.vhd:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'ps_d3_reg' and it is trimmed from '5' to '1' bits. [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/flopoco_ip_cores.vhd:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ps_d2_reg' and it is trimmed from '5' to '3' bits. [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/flopoco_ip_cores.vhd:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'ps_d1_reg' and it is trimmed from '5' to '4' bits. [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/flopoco_ip_cores.vhd:49]
WARNING: [Synth 8-3936] Found unconnected internal register 'newY_d1_reg' and it is trimmed from '34' to '23' bits. [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/flopoco_ip_cores.vhd:419]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2498.051 ; gain = 739.719 ; free physical = 1017 ; free virtual = 11924
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   34 Bit       Adders := 4     
	   3 Input   20 Bit       Adders := 10    
	   3 Input   16 Bit       Adders := 4     
	   3 Input   14 Bit       Adders := 5     
	   3 Input   13 Bit       Adders := 5     
	   3 Input   12 Bit       Adders := 4     
	   4 Input   10 Bit       Adders := 5     
	   3 Input   10 Bit       Adders := 4     
	   2 Input    9 Bit       Adders := 10    
	   3 Input    8 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 18    
	   2 Input    1 Bit       Adders := 18    
+---XORs : 
	   2 Input     27 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 12    
+---Registers : 
	               47 Bit    Registers := 5     
	               34 Bit    Registers := 40    
	               32 Bit    Registers := 27    
	               28 Bit    Registers := 12    
	               27 Bit    Registers := 4     
	               26 Bit    Registers := 4     
	               23 Bit    Registers := 4     
	               19 Bit    Registers := 35    
	               17 Bit    Registers := 5     
	               16 Bit    Registers := 32    
	               14 Bit    Registers := 30    
	               13 Bit    Registers := 10    
	               11 Bit    Registers := 32    
	               10 Bit    Registers := 10    
	                9 Bit    Registers := 34    
	                8 Bit    Registers := 16    
	                6 Bit    Registers := 4     
	                4 Bit    Registers := 12    
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 65    
	                1 Bit    Registers := 436   
+---Muxes : 
	   2 Input   48 Bit        Muxes := 5     
	   2 Input   34 Bit        Muxes := 8     
	   2 Input   32 Bit        Muxes := 44    
	   2 Input   28 Bit        Muxes := 20    
	   2 Input   26 Bit        Muxes := 20    
	   2 Input   24 Bit        Muxes := 4     
	   2 Input   23 Bit        Muxes := 51    
	   2 Input    8 Bit        Muxes := 34    
	   2 Input    5 Bit        Muxes := 4     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 49    
	   4 Input    2 Bit        Muxes := 15    
	   5 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 142   
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'ip/SignificandMultiplication/bitheapFinalAdd_bh7/X_1_d1_reg' and it is trimmed from '13' to '12' bits. [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/flopoco_ip_cores.vhd:676]
WARNING: [Synth 8-3936] Found unconnected internal register 'ip/SignificandMultiplication/bitheapFinalAdd_bh7/Y_1_d1_reg' and it is trimmed from '13' to '12' bits. [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/flopoco_ip_cores.vhd:677]
DSP Report: Generating DSP ip/SignificandMultiplication/tile_0_mult/Mint, operation Mode is: A*B.
DSP Report: operator ip/SignificandMultiplication/tile_0_mult/Mint is absorbed into DSP ip/SignificandMultiplication/tile_0_mult/Mint.
DSP Report: Generating DSP ip/SignificandMultiplication/tile_1_mult/Mint, operation Mode is: A*B.
DSP Report: operator ip/SignificandMultiplication/tile_1_mult/Mint is absorbed into DSP ip/SignificandMultiplication/tile_1_mult/Mint.
WARNING: [Synth 8-3936] Found unconnected internal register 'ip/SignificandMultiplication/bitheapFinalAdd_bh7/X_1_d1_reg' and it is trimmed from '13' to '12' bits. [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/flopoco_ip_cores.vhd:676]
WARNING: [Synth 8-3936] Found unconnected internal register 'ip/SignificandMultiplication/bitheapFinalAdd_bh7/Y_1_d1_reg' and it is trimmed from '13' to '12' bits. [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/flopoco_ip_cores.vhd:677]
DSP Report: Generating DSP ip/SignificandMultiplication/tile_0_mult/Mint, operation Mode is: A*B.
DSP Report: operator ip/SignificandMultiplication/tile_0_mult/Mint is absorbed into DSP ip/SignificandMultiplication/tile_0_mult/Mint.
DSP Report: Generating DSP ip/SignificandMultiplication/tile_1_mult/Mint, operation Mode is: A*B.
DSP Report: operator ip/SignificandMultiplication/tile_1_mult/Mint is absorbed into DSP ip/SignificandMultiplication/tile_1_mult/Mint.
WARNING: [Synth 8-3936] Found unconnected internal register 'ip/SignificandMultiplication/bitheapFinalAdd_bh7/X_1_d1_reg' and it is trimmed from '13' to '12' bits. [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/flopoco_ip_cores.vhd:676]
WARNING: [Synth 8-3936] Found unconnected internal register 'ip/SignificandMultiplication/bitheapFinalAdd_bh7/Y_1_d1_reg' and it is trimmed from '13' to '12' bits. [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/flopoco_ip_cores.vhd:677]
DSP Report: Generating DSP ip/SignificandMultiplication/tile_0_mult/Mint, operation Mode is: A*B.
DSP Report: operator ip/SignificandMultiplication/tile_0_mult/Mint is absorbed into DSP ip/SignificandMultiplication/tile_0_mult/Mint.
DSP Report: Generating DSP ip/SignificandMultiplication/tile_1_mult/Mint, operation Mode is: A*B.
DSP Report: operator ip/SignificandMultiplication/tile_1_mult/Mint is absorbed into DSP ip/SignificandMultiplication/tile_1_mult/Mint.
WARNING: [Synth 8-3936] Found unconnected internal register 'ip/SignificandMultiplication/bitheapFinalAdd_bh7/X_1_d1_reg' and it is trimmed from '13' to '12' bits. [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/flopoco_ip_cores.vhd:676]
WARNING: [Synth 8-3936] Found unconnected internal register 'ip/SignificandMultiplication/bitheapFinalAdd_bh7/Y_1_d1_reg' and it is trimmed from '13' to '12' bits. [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/flopoco_ip_cores.vhd:677]
DSP Report: Generating DSP ip/SignificandMultiplication/tile_0_mult/Mint, operation Mode is: A*B.
DSP Report: operator ip/SignificandMultiplication/tile_0_mult/Mint is absorbed into DSP ip/SignificandMultiplication/tile_0_mult/Mint.
DSP Report: Generating DSP ip/SignificandMultiplication/tile_1_mult/Mint, operation Mode is: A*B.
DSP Report: operator ip/SignificandMultiplication/tile_1_mult/Mint is absorbed into DSP ip/SignificandMultiplication/tile_1_mult/Mint.
WARNING: [Synth 8-3936] Found unconnected internal register 'ip/SignificandMultiplication/bitheapFinalAdd_bh7/X_1_d1_reg' and it is trimmed from '13' to '12' bits. [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/flopoco_ip_cores.vhd:676]
WARNING: [Synth 8-3936] Found unconnected internal register 'ip/SignificandMultiplication/bitheapFinalAdd_bh7/Y_1_d1_reg' and it is trimmed from '13' to '12' bits. [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/hdl/flopoco_ip_cores.vhd:677]
DSP Report: Generating DSP ip/SignificandMultiplication/tile_0_mult/Mint, operation Mode is: A*B.
DSP Report: operator ip/SignificandMultiplication/tile_0_mult/Mint is absorbed into DSP ip/SignificandMultiplication/tile_0_mult/Mint.
DSP Report: Generating DSP ip/SignificandMultiplication/tile_1_mult/Mint, operation Mode is: A*B.
DSP Report: operator ip/SignificandMultiplication/tile_1_mult/Mint is absorbed into DSP ip/SignificandMultiplication/tile_1_mult/Mint.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:16 ; elapsed = 00:01:17 . Memory (MB): peak = 2530.066 ; gain = 771.734 ; free physical = 1084 ; free virtual = 11992
---------------------------------------------------------------------------------
 Sort Area is  ip/SignificandMultiplication/tile_0_mult/Mint_0 : 0 0 : 2881 2881 : Used 1 time 0
 Sort Area is  ip/SignificandMultiplication/tile_0_mult/Mint_4 : 0 0 : 2881 2881 : Used 1 time 0
 Sort Area is  ip/SignificandMultiplication/tile_0_mult/Mint_6 : 0 0 : 2881 2881 : Used 1 time 0
 Sort Area is  ip/SignificandMultiplication/tile_0_mult/Mint_8 : 0 0 : 2881 2881 : Used 1 time 0
 Sort Area is  ip/SignificandMultiplication/tile_0_mult/Mint_a : 0 0 : 2881 2881 : Used 1 time 0
 Sort Area is  ip/SignificandMultiplication/tile_1_mult/Mint_2 : 0 0 : 1032 1032 : Used 1 time 0
 Sort Area is  ip/SignificandMultiplication/tile_1_mult/Mint_5 : 0 0 : 1032 1032 : Used 1 time 0
 Sort Area is  ip/SignificandMultiplication/tile_1_mult/Mint_7 : 0 0 : 1032 1032 : Used 1 time 0
 Sort Area is  ip/SignificandMultiplication/tile_1_mult/Mint_9 : 0 0 : 1032 1032 : Used 1 time 0
 Sort Area is  ip/SignificandMultiplication/tile_1_mult/Mint_b : 0 0 : 1032 1032 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                 | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|DSPBlock_17x24_Freq711_uid9 | A*B         | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DSPBlock_7x24_Freq711_uid11 | A*B         | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DSPBlock_17x24_Freq711_uid9 | A*B         | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DSPBlock_7x24_Freq711_uid11 | A*B         | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DSPBlock_17x24_Freq711_uid9 | A*B         | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DSPBlock_7x24_Freq711_uid11 | A*B         | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DSPBlock_17x24_Freq711_uid9 | A*B         | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DSPBlock_7x24_Freq711_uid11 | A*B         | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DSPBlock_17x24_Freq711_uid9 | A*B         | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DSPBlock_7x24_Freq711_uid11 | A*B         | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:19 ; elapsed = 00:01:21 . Memory (MB): peak = 2537.066 ; gain = 778.734 ; free physical = 1051 ; free virtual = 11958
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:26 ; elapsed = 00:01:28 . Memory (MB): peak = 2611.699 ; gain = 853.367 ; free physical = 961 ; free virtual = 11869
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:29 ; elapsed = 00:01:31 . Memory (MB): peak = 2682.715 ; gain = 924.383 ; free physical = 817 ; free virtual = 11725
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:32 ; elapsed = 00:01:33 . Memory (MB): peak = 2757.527 ; gain = 999.195 ; free physical = 732 ; free virtual = 11641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:32 ; elapsed = 00:01:33 . Memory (MB): peak = 2757.527 ; gain = 999.195 ; free physical = 732 ; free virtual = 11640
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:32 ; elapsed = 00:01:34 . Memory (MB): peak = 2757.527 ; gain = 999.195 ; free physical = 727 ; free virtual = 11635
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:32 ; elapsed = 00:01:34 . Memory (MB): peak = 2757.527 ; gain = 999.195 ; free physical = 727 ; free virtual = 11635
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:32 ; elapsed = 00:01:34 . Memory (MB): peak = 2757.527 ; gain = 999.195 ; free physical = 725 ; free virtual = 11633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:32 ; elapsed = 00:01:34 . Memory (MB): peak = 2757.527 ; gain = 999.195 ; free physical = 724 ; free virtual = 11632
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                              | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|bisection   | mulf0/ip/RoundingAdder/X_2_d2_reg[4]                  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|bisection   | mulf0/ip/exc_d4_reg[1]                                | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|bisection   | addf0/ip/fracAdder/Y_0_d3_reg[10]                     | 3      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|bisection   | addf0/ip/fracAdder/X_0_d5_reg[10]                     | 4      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|bisection   | addf0/ip/fracAdder/Y_1_d3_reg[14]                     | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|bisection   | addf0/ip/fracAdder/X_1_d5_reg[13]                     | 4      | 14    | NO           | NO                 | YES               | 14     | 0       | 
|bisection   | addf0/ip/extendedExpInc_d7_reg[8]                     | 7      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|bisection   | addf0/ip/signR_d7_reg                                 | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|bisection   | addf0/ip/RightShifterComponent/level1_d3_reg[0]       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|bisection   | addf0/ip/RightShifterComponent/ps_d3_reg[0]           | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|bisection   | addf0/ip/excRt_d8_reg[1]                              | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|bisection   | addf0/ip/EffSub_d7_reg                                | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|bisection   | addf1/ip/fracAdder/Y_0_d3_reg[10]                     | 3      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|bisection   | addf1/ip/fracAdder/X_0_d5_reg[10]                     | 5      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|bisection   | addf1/ip/fracAdder/Y_1_d3_reg[14]                     | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|bisection   | addf1/ip/fracAdder/X_1_d5_reg[13]                     | 5      | 14    | NO           | NO                 | YES               | 14     | 0       | 
|bisection   | addf1/ip/extendedExpInc_d7_reg[8]                     | 7      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|bisection   | addf1/ip/signR_d7_reg                                 | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|bisection   | addf1/ip/RightShifterComponent/level1_d3_reg[0]       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|bisection   | addf1/ip/RightShifterComponent/ps_d3_reg[0]           | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|bisection   | addf1/ip/excRt_d8_reg[1]                              | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|bisection   | addf1/ip/EffSub_d7_reg                                | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|bisection   | mulf1/ip/sign_d4_reg                                  | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|bisection   | mulf1/ip/exc_d4_reg[1]                                | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|bisection   | mulf2/ip/RoundingAdder/X_2_d2_reg[4]                  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|bisection   | mulf2/ip/exc_d4_reg[1]                                | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|bisection   | addf2/ip/fracAdder/Y_0_d3_reg[10]                     | 3      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|bisection   | addf2/ip/fracAdder/X_0_d5_reg[10]                     | 4      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|bisection   | addf2/ip/fracAdder/Y_1_d3_reg[14]                     | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|bisection   | addf2/ip/fracAdder/X_1_d5_reg[13]                     | 4      | 14    | NO           | NO                 | YES               | 14     | 0       | 
|bisection   | addf2/ip/extendedExpInc_d7_reg[8]                     | 7      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|bisection   | addf2/ip/signR_d7_reg                                 | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|bisection   | addf2/ip/RightShifterComponent/level1_d3_reg[0]       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|bisection   | addf2/ip/RightShifterComponent/ps_d3_reg[0]           | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|bisection   | addf2/ip/excRt_d8_reg[1]                              | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|bisection   | addf2/ip/EffSub_d7_reg                                | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|bisection   | subf0/operator/fracAdder/Y_0_d3_reg[10]               | 3      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|bisection   | subf0/operator/fracAdder/X_0_d5_reg[10]               | 5      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|bisection   | subf0/operator/fracAdder/Y_1_d3_reg[14]               | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|bisection   | subf0/operator/fracAdder/X_1_d5_reg[13]               | 5      | 14    | NO           | NO                 | YES               | 14     | 0       | 
|bisection   | subf0/operator/extendedExpInc_d7_reg[8]               | 7      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|bisection   | subf0/operator/signR_d7_reg                           | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|bisection   | subf0/operator/RightShifterComponent/level1_d3_reg[0] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|bisection   | subf0/operator/RightShifterComponent/ps_d3_reg[0]     | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|bisection   | subf0/operator/excRt_d8_reg[1]                        | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|bisection   | subf0/operator/EffSub_d7_reg                          | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|bisection   | mulf3/ip/sign_d4_reg                                  | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|bisection   | mulf3/ip/exc_d4_reg[1]                                | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|bisection   | mulf4/ip/sign_d4_reg                                  | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|bisection   | mulf4/ip/exc_d4_reg[1]                                | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
+------------+-------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                 | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|DSPBlock_17x24_Freq711_uid9 | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|DSPBlock_7x24_Freq711_uid11 | (A*B)'      | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|DSPBlock_17x24_Freq711_uid9 | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|DSPBlock_7x24_Freq711_uid11 | (A*B)'      | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|DSPBlock_17x24_Freq711_uid9 | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|DSPBlock_7x24_Freq711_uid11 | (A*B)'      | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|DSPBlock_17x24_Freq711_uid9 | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|DSPBlock_7x24_Freq711_uid11 | (A*B)'      | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|DSPBlock_17x24_Freq711_uid9 | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|DSPBlock_7x24_Freq711_uid11 | (A*B)'      | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   213|
|2     |DSP48E1 |    10|
|3     |LUT1    |    41|
|4     |LUT2    |   576|
|5     |LUT3    |   573|
|6     |LUT4    |   538|
|7     |LUT5    |   656|
|8     |LUT6    |  1517|
|9     |MUXF7   |     1|
|10    |SRL16E  |   271|
|11    |FDRE    |  2962|
|12    |FDSE    |   117|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:32 ; elapsed = 00:01:34 . Memory (MB): peak = 2757.527 ; gain = 999.195 ; free physical = 724 ; free virtual = 11632
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 54 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:30 ; elapsed = 00:01:32 . Memory (MB): peak = 2757.527 ; gain = 942.602 ; free physical = 763 ; free virtual = 11671
Synthesis Optimization Complete : Time (s): cpu = 00:01:32 ; elapsed = 00:01:34 . Memory (MB): peak = 2757.535 ; gain = 999.195 ; free physical = 762 ; free virtual = 11670
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2757.535 ; gain = 0.000 ; free physical = 768 ; free virtual = 11676
INFO: [Netlist 29-17] Analyzing 224 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/period_10.000.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/period_10.000.xdc:2]
Finished Parsing XDC File [/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/period_10.000.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2813.555 ; gain = 0.000 ; free physical = 726 ; free virtual = 11634
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: ec47fc33
INFO: [Common 17-83] Releasing license: Synthesis
729 Infos, 132 Warnings, 12 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:39 ; elapsed = 00:01:40 . Memory (MB): peak = 2813.590 ; gain = 1244.289 ; free physical = 749 ; free virtual = 11657
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2298.848; main = 2196.157; forked = 333.275
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3650.711; main = 2813.559; forked = 967.992
# report_utilization > /home/shundroid/dynamatic/integration-test/bisection/out_2/synth/utilization_post_syn.rpt
# report_timing > /home/shundroid/dynamatic/integration-test/bisection/out_2/synth/timing_post_syn.rpt
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3105.758 ; gain = 167.391 ; free physical = 740 ; free virtual = 11648

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 22d4bd65d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3105.758 ; gain = 0.000 ; free physical = 740 ; free virtual = 11648

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 22d4bd65d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3259.695 ; gain = 0.000 ; free physical = 556 ; free virtual = 11464

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 22d4bd65d

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3259.695 ; gain = 0.000 ; free physical = 556 ; free virtual = 11464
Phase 1 Initialization | Checksum: 22d4bd65d

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3259.695 ; gain = 0.000 ; free physical = 556 ; free virtual = 11464

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 22d4bd65d

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3259.695 ; gain = 0.000 ; free physical = 560 ; free virtual = 11468

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 22d4bd65d

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3259.695 ; gain = 0.000 ; free physical = 560 ; free virtual = 11468
Phase 2 Timer Update And Timing Data Collection | Checksum: 22d4bd65d

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3259.695 ; gain = 0.000 ; free physical = 560 ; free virtual = 11468

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 2 inverters resulting in an inversion of 6 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 15ea1fa34

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.2 . Memory (MB): peak = 3259.695 ; gain = 0.000 ; free physical = 565 ; free virtual = 11472
Retarget | Checksum: 15ea1fa34
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 2 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 15ea1fa34

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3259.695 ; gain = 0.000 ; free physical = 565 ; free virtual = 11473
Constant propagation | Checksum: 15ea1fa34
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3259.695 ; gain = 0.000 ; free physical = 565 ; free virtual = 11473
Phase 5 Sweep | Checksum: 2026b2420

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3259.695 ; gain = 0.000 ; free physical = 565 ; free virtual = 11473
Sweep | Checksum: 2026b2420
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 2026b2420

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3291.711 ; gain = 32.016 ; free physical = 564 ; free virtual = 11472
BUFG optimization | Checksum: 2026b2420
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2026b2420

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3291.711 ; gain = 32.016 ; free physical = 564 ; free virtual = 11472
Shift Register Optimization | Checksum: 2026b2420
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2026b2420

Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3291.711 ; gain = 32.016 ; free physical = 564 ; free virtual = 11472
Post Processing Netlist | Checksum: 2026b2420
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1c0af636b

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.46 . Memory (MB): peak = 3291.711 ; gain = 32.016 ; free physical = 564 ; free virtual = 11472

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3291.711 ; gain = 0.000 ; free physical = 564 ; free virtual = 11472
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1c0af636b

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3291.711 ; gain = 32.016 ; free physical = 564 ; free virtual = 11472
Phase 9 Finalization | Checksum: 1c0af636b

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3291.711 ; gain = 32.016 ; free physical = 564 ; free virtual = 11472
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               2  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1c0af636b

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3291.711 ; gain = 32.016 ; free physical = 564 ; free virtual = 11472

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1c0af636b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3291.711 ; gain = 0.000 ; free physical = 564 ; free virtual = 11471

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1c0af636b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3291.711 ; gain = 0.000 ; free physical = 564 ; free virtual = 11471

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3291.711 ; gain = 0.000 ; free physical = 564 ; free virtual = 11471
Ending Netlist Obfuscation Task | Checksum: 1c0af636b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3291.711 ; gain = 0.000 ; free physical = 564 ; free virtual = 11471
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3291.711 ; gain = 0.000 ; free physical = 571 ; free virtual = 11478
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 155631fb6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3291.711 ; gain = 0.000 ; free physical = 571 ; free virtual = 11478
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3291.711 ; gain = 0.000 ; free physical = 571 ; free virtual = 11478

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d219a003

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.45 . Memory (MB): peak = 3291.711 ; gain = 0.000 ; free physical = 564 ; free virtual = 11472

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 12dff0671

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3330.754 ; gain = 39.043 ; free physical = 565 ; free virtual = 11473

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 12dff0671

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3330.754 ; gain = 39.043 ; free physical = 565 ; free virtual = 11473
Phase 1 Placer Initialization | Checksum: 12dff0671

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3330.754 ; gain = 39.043 ; free physical = 565 ; free virtual = 11473

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1b0ddffd8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3330.754 ; gain = 39.043 ; free physical = 608 ; free virtual = 11516

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1cfed7482

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3330.754 ; gain = 39.043 ; free physical = 606 ; free virtual = 11514

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1cfed7482

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3330.754 ; gain = 39.043 ; free physical = 607 ; free virtual = 11515

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 27a8fcdad

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 3330.754 ; gain = 39.043 ; free physical = 606 ; free virtual = 11513

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 26e128935

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 3330.754 ; gain = 39.043 ; free physical = 606 ; free virtual = 11513

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 18 LUTNM shape to break, 110 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 8, two critical 10, total 18, new lutff created 1
INFO: [Physopt 32-1138] End 1 Pass. Optimized 65 nets or LUTs. Breaked 18 LUTs, combined 47 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1402] Pass 1: Identified 54 candidate cells for Shift Register optimization.
INFO: [Physopt 32-775] End 1 Pass. Optimized 18 nets or cells. Created 31 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3330.754 ; gain = 0.000 ; free physical = 620 ; free virtual = 11528
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3330.754 ; gain = 0.000 ; free physical = 620 ; free virtual = 11528

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           18  |             47  |                    65  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |           31  |              0  |                    18  |           0  |           1  |  00:00:01  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           49  |             47  |                    83  |           0  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 21c74c114

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 3330.754 ; gain = 39.043 ; free physical = 619 ; free virtual = 11527
Phase 2.5 Global Place Phase2 | Checksum: 239fd057b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 3330.754 ; gain = 39.043 ; free physical = 607 ; free virtual = 11515
Phase 2 Global Placement | Checksum: 239fd057b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 3330.754 ; gain = 39.043 ; free physical = 607 ; free virtual = 11515

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 22d4e7e12

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 3330.754 ; gain = 39.043 ; free physical = 611 ; free virtual = 11519

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2407a6479

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 3330.754 ; gain = 39.043 ; free physical = 613 ; free virtual = 11521

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 23e0d158a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 3330.754 ; gain = 39.043 ; free physical = 613 ; free virtual = 11521

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1ec708708

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 3330.754 ; gain = 39.043 ; free physical = 613 ; free virtual = 11521

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 212abea0f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 3330.754 ; gain = 39.043 ; free physical = 576 ; free virtual = 11484

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 247d6550b

Time (s): cpu = 00:00:24 ; elapsed = 00:00:11 . Memory (MB): peak = 3330.754 ; gain = 39.043 ; free physical = 567 ; free virtual = 11475

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 15d559a7e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:11 . Memory (MB): peak = 3330.754 ; gain = 39.043 ; free physical = 585 ; free virtual = 11493

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 208022414

Time (s): cpu = 00:00:24 ; elapsed = 00:00:11 . Memory (MB): peak = 3330.754 ; gain = 39.043 ; free physical = 585 ; free virtual = 11493

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 19cf08519

Time (s): cpu = 00:00:28 ; elapsed = 00:00:14 . Memory (MB): peak = 3330.754 ; gain = 39.043 ; free physical = 588 ; free virtual = 11496
Phase 3 Detail Placement | Checksum: 19cf08519

Time (s): cpu = 00:00:28 ; elapsed = 00:00:14 . Memory (MB): peak = 3330.754 ; gain = 39.043 ; free physical = 588 ; free virtual = 11495

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 248d8ff24

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.252 | TNS=-1863.867 |
Phase 1 Physical Synthesis Initialization | Checksum: 15c2d17c6

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3330.754 ; gain = 0.000 ; free physical = 588 ; free virtual = 11495
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 174c63c82

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3330.754 ; gain = 0.000 ; free physical = 588 ; free virtual = 11495
Phase 4.1.1.1 BUFG Insertion | Checksum: 248d8ff24

Time (s): cpu = 00:00:30 ; elapsed = 00:00:14 . Memory (MB): peak = 3330.754 ; gain = 39.043 ; free physical = 588 ; free virtual = 11495

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.813. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 17f95f245

Time (s): cpu = 00:00:47 ; elapsed = 00:00:29 . Memory (MB): peak = 3330.754 ; gain = 39.043 ; free physical = 613 ; free virtual = 11521

Time (s): cpu = 00:00:47 ; elapsed = 00:00:29 . Memory (MB): peak = 3330.754 ; gain = 39.043 ; free physical = 613 ; free virtual = 11521
Phase 4.1 Post Commit Optimization | Checksum: 17f95f245

Time (s): cpu = 00:00:47 ; elapsed = 00:00:29 . Memory (MB): peak = 3330.754 ; gain = 39.043 ; free physical = 613 ; free virtual = 11521

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 17f95f245

Time (s): cpu = 00:00:47 ; elapsed = 00:00:29 . Memory (MB): peak = 3330.754 ; gain = 39.043 ; free physical = 612 ; free virtual = 11520

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                4x4|
|___________|___________________|___________________|
|       West|                1x1|                2x2|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 17f95f245

Time (s): cpu = 00:00:47 ; elapsed = 00:00:29 . Memory (MB): peak = 3330.754 ; gain = 39.043 ; free physical = 612 ; free virtual = 11520
Phase 4.3 Placer Reporting | Checksum: 17f95f245

Time (s): cpu = 00:00:47 ; elapsed = 00:00:29 . Memory (MB): peak = 3330.754 ; gain = 39.043 ; free physical = 612 ; free virtual = 11520

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3330.754 ; gain = 0.000 ; free physical = 612 ; free virtual = 11520

Time (s): cpu = 00:00:47 ; elapsed = 00:00:29 . Memory (MB): peak = 3330.754 ; gain = 39.043 ; free physical = 612 ; free virtual = 11520
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 174074754

Time (s): cpu = 00:00:47 ; elapsed = 00:00:29 . Memory (MB): peak = 3330.754 ; gain = 39.043 ; free physical = 612 ; free virtual = 11520
Ending Placer Task | Checksum: 124481573

Time (s): cpu = 00:00:47 ; elapsed = 00:00:29 . Memory (MB): peak = 3330.754 ; gain = 39.043 ; free physical = 612 ; free virtual = 11520
36 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:29 . Memory (MB): peak = 3330.754 ; gain = 39.043 ; free physical = 612 ; free virtual = 11520
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3330.754 ; gain = 0.000 ; free physical = 605 ; free virtual = 11513
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 1.16s |  WALL: 0.36s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3330.754 ; gain = 0.000 ; free physical = 605 ; free virtual = 11513

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.775 | TNS=-158.055 |
Phase 1 Physical Synthesis Initialization | Checksum: 1c7ebce40

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3330.754 ; gain = 0.000 ; free physical = 613 ; free virtual = 11521
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.775 | TNS=-158.055 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1c7ebce40

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3330.754 ; gain = 0.000 ; free physical = 612 ; free virtual = 11520

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.775 | TNS=-158.055 |
INFO: [Physopt 32-663] Processed net buffer6/Q[0].  Re-placed instance buffer6/dataReg_reg[0]
INFO: [Physopt 32-735] Processed net buffer6/Q[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.775 | TNS=-157.948 |
INFO: [Physopt 32-663] Processed net buffer6/Q[18].  Re-placed instance buffer6/dataReg_reg[18]
INFO: [Physopt 32-735] Processed net buffer6/Q[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.775 | TNS=-157.840 |
INFO: [Physopt 32-663] Processed net buffer6/Q[24].  Re-placed instance buffer6/dataReg_reg[24]
INFO: [Physopt 32-735] Processed net buffer6/Q[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.775 | TNS=-157.732 |
INFO: [Physopt 32-663] Processed net buffer6/Q[27].  Re-placed instance buffer6/dataReg_reg[27]
INFO: [Physopt 32-735] Processed net buffer6/Q[27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.763 | TNS=-157.624 |
INFO: [Physopt 32-663] Processed net buffer6/Q[11].  Re-placed instance buffer6/dataReg_reg[11]
INFO: [Physopt 32-735] Processed net buffer6/Q[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.763 | TNS=-157.528 |
INFO: [Physopt 32-663] Processed net buffer6/Q[14].  Re-placed instance buffer6/dataReg_reg[14]
INFO: [Physopt 32-735] Processed net buffer6/Q[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.763 | TNS=-157.432 |
INFO: [Physopt 32-663] Processed net buffer6/Q[15].  Re-placed instance buffer6/dataReg_reg[15]
INFO: [Physopt 32-735] Processed net buffer6/Q[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.763 | TNS=-157.336 |
INFO: [Physopt 32-663] Processed net buffer6/Q[19].  Re-placed instance buffer6/dataReg_reg[19]
INFO: [Physopt 32-735] Processed net buffer6/Q[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.763 | TNS=-157.240 |
INFO: [Physopt 32-663] Processed net buffer6/Q[20].  Re-placed instance buffer6/dataReg_reg[20]
INFO: [Physopt 32-735] Processed net buffer6/Q[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.763 | TNS=-157.144 |
INFO: [Physopt 32-663] Processed net buffer6/Q[26].  Re-placed instance buffer6/dataReg_reg[26]
INFO: [Physopt 32-735] Processed net buffer6/Q[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.763 | TNS=-157.048 |
INFO: [Physopt 32-663] Processed net buffer6/Q[29].  Re-placed instance buffer6/dataReg_reg[29]
INFO: [Physopt 32-735] Processed net buffer6/Q[29]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.763 | TNS=-156.952 |
INFO: [Physopt 32-663] Processed net buffer6/Q[7].  Re-placed instance buffer6/dataReg_reg[7]
INFO: [Physopt 32-735] Processed net buffer6/Q[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.748 | TNS=-156.881 |
INFO: [Physopt 32-663] Processed net buffer6/Q[12].  Re-placed instance buffer6/dataReg_reg[12]
INFO: [Physopt 32-735] Processed net buffer6/Q[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.748 | TNS=-156.825 |
INFO: [Physopt 32-663] Processed net buffer6/Q[17].  Re-placed instance buffer6/dataReg_reg[17]
INFO: [Physopt 32-735] Processed net buffer6/Q[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.748 | TNS=-156.769 |
INFO: [Physopt 32-663] Processed net buffer6/Q[28].  Re-placed instance buffer6/dataReg_reg[28]
INFO: [Physopt 32-735] Processed net buffer6/Q[28]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.748 | TNS=-156.713 |
INFO: [Physopt 32-702] Processed net buffer6/Q[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net mulf3/ip/RoundingAdder/X_2_d2[0].  Re-placed instance mulf3/ip/RoundingAdder/X_2_d2_reg[0]
INFO: [Physopt 32-735] Processed net mulf3/ip/RoundingAdder/X_2_d2[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.745 | TNS=-155.390 |
INFO: [Physopt 32-702] Processed net mulf3/ip/RoundingAdder/X_2_d2[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer32/fifo/control/fork6/control/anyBlockStop. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fork7/control/generateBlocks[2].regblock/outputValid_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fork9/control/generateBlocks[2].regblock/one_slot_break_dv_ready. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fork9/control/generateBlocks[2].regblock/outputValid_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fork9/control/generateBlocks[1].regblock/blockStopArray[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fork42/control/generateBlocks[1].regblock/one_slot_break_dv_ready. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fork50/control/generateBlocks[7].regblock/transmitValue_reg_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fork21/control/generateBlocks[2].regblock/blockStopArray[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fork21/control/generateBlocks[2].regblock/Cin_1_d1_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_merge6/one_slot_break_r/control/cond_br44_falseOut_ready. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net control_merge6/one_slot_break_r/control/Cin_1_d1_i_29_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.744 | TNS=-155.075 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net fork50/control/generateBlocks[7].regblock/transmitValue_reg_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.739 | TNS=-144.466 |
INFO: [Physopt 32-702] Processed net subf0/operator/expDiff_d1_reg_n_0_[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addf2/ip/roundingAdder/X_1_d1_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net buffer32/fifo/control/p_1_in_6[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.721 | TNS=-144.227 |
INFO: [Physopt 32-702] Processed net addf1/ip/expDiff_d1_reg_n_0_[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net buffer32/fifo/control/p_1_in_4[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.718 | TNS=-143.948 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net buffer32/fifo/control/p_1_in_6[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.709 | TNS=-143.729 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net buffer32/fifo/control/p_1_in_4[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.701 | TNS=-143.071 |
INFO: [Physopt 32-702] Processed net fork50/control/generateBlocks[7].regblock/transmitValue_reg_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_merge6/one_slot_break_r/control/branch_ready__0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net control_merge6/one_slot_break_r/control/Cin_1_d1_i_24_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.701 | TNS=-142.434 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net buffer32/fifo/control/p_1_in_6[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.701 | TNS=-142.434 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net buffer32/fifo/control/p_1_in_6[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.698 | TNS=-142.080 |
INFO: [Physopt 32-702] Processed net control_merge6/one_slot_break_r/control/Cin_1_d1_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_merge6/one_slot_break_r/control/transmitValue_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer21/fifo/passer43_result_valid. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net buffer21/fifo/andi8_result. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.697 | TNS=-136.678 |
INFO: [Physopt 32-702] Processed net addf1/ip/fracAdder/X_0_d4_reg[10]_srl4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addf1/ip/CO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net buffer32/fifo/control/outs_reg[6]_1[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.695 | TNS=-136.544 |
INFO: [Physopt 32-702] Processed net buffer32/fifo/control/outs_reg[14]_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer32/fifo/control/subf0/fracR[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net buffer32/fifo/control/subf0/ieee2nfloat_0/sfracX1__0.  Re-placed instance buffer32/fifo/control/newY_d1[0]_i_2
INFO: [Physopt 32-735] Processed net buffer32/fifo/control/subf0/ieee2nfloat_0/sfracX1__0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.685 | TNS=-134.400 |
INFO: [Physopt 32-702] Processed net buffer32/fifo/control/outs_reg[6]_1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer32/fifo/control/subf0/ieee2nfloat_1/sfracX1__0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net buffer32/fifo/control/newY_d1[22]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.681 | TNS=-131.454 |
INFO: [Physopt 32-702] Processed net buffer25/fifo/control/cond_br44_falseOut_valid. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer21/fifo/andi7_result. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mulf3/ip/RoundingAdder/cmpf1_result. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer11/control/sign_d4_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mulf3/ip/RoundingAdder/sign_d4_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cmpf1/operator/operator/ExpFracCmp/exc_d4_reg[0][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer11/control/S[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer11/control/eqOp_carry_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mulf3/ip/RoundingAdder/R_1_d1_reg[3]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mulf3/ip/RoundingAdder/ltOp_carry_i_20__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mulf3/ip/RoundingAdder/ltOp_carry__1_i_19__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net mulf3/ip/RoundingAdder/exc_d4_reg[1][0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.668 | TNS=-127.518 |
INFO: [Physopt 32-702] Processed net mulf3/ip/RoundingAdder/ltOp_carry__1_i_21__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mulf3/ip/RoundingAdder/p_0_in[32]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mulf3/ip/RoundingAdder/ltOp_carry__1_i_26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer32/fifo/control/fullReg_reg_6[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.668 | TNS=-127.518 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3330.754 ; gain = 0.000 ; free physical = 590 ; free virtual = 11498
Phase 3 Critical Path Optimization | Checksum: 1b243ca0e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3330.754 ; gain = 0.000 ; free physical = 590 ; free virtual = 11498

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.668 | TNS=-127.518 |
INFO: [Physopt 32-702] Processed net buffer6/Q[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mulf3/ip/RoundingAdder/X_2_d2[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net buffer32/fifo/control/fullReg_reg_6[0]. Critical path length was reduced through logic transformation on cell buffer32/fifo/control/dataReg[31]_i_1__1_comp.
INFO: [Physopt 32-735] Processed net buffer32/fifo/control/fork6/control/anyBlockStop. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.664 | TNS=-126.590 |
INFO: [Physopt 32-663] Processed net buffer5/Q[10].  Re-placed instance buffer5/dataReg_reg[10]
INFO: [Physopt 32-735] Processed net buffer5/Q[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.664 | TNS=-126.496 |
INFO: [Physopt 32-663] Processed net buffer5/Q[11].  Re-placed instance buffer5/dataReg_reg[11]
INFO: [Physopt 32-735] Processed net buffer5/Q[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.664 | TNS=-126.402 |
INFO: [Physopt 32-663] Processed net buffer5/Q[26].  Re-placed instance buffer5/dataReg_reg[26]
INFO: [Physopt 32-735] Processed net buffer5/Q[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.664 | TNS=-126.308 |
INFO: [Physopt 32-663] Processed net buffer5/Q[28].  Re-placed instance buffer5/dataReg_reg[28]
INFO: [Physopt 32-735] Processed net buffer5/Q[28]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.662 | TNS=-126.214 |
INFO: [Physopt 32-663] Processed net buffer5/Q[29].  Re-placed instance buffer5/dataReg_reg[29]
INFO: [Physopt 32-735] Processed net buffer5/Q[29]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.651 | TNS=-126.122 |
INFO: [Physopt 32-663] Processed net buffer5/Q[0].  Re-placed instance buffer5/dataReg_reg[0]
INFO: [Physopt 32-735] Processed net buffer5/Q[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.651 | TNS=-126.041 |
INFO: [Physopt 32-663] Processed net buffer5/Q[12].  Re-placed instance buffer5/dataReg_reg[12]
INFO: [Physopt 32-735] Processed net buffer5/Q[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.651 | TNS=-125.960 |
INFO: [Physopt 32-663] Processed net buffer5/Q[13].  Re-placed instance buffer5/dataReg_reg[13]
INFO: [Physopt 32-735] Processed net buffer5/Q[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.651 | TNS=-125.879 |
INFO: [Physopt 32-663] Processed net buffer5/Q[14].  Re-placed instance buffer5/dataReg_reg[14]
INFO: [Physopt 32-735] Processed net buffer5/Q[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.651 | TNS=-125.799 |
INFO: [Physopt 32-663] Processed net buffer5/Q[2].  Re-placed instance buffer5/dataReg_reg[2]
INFO: [Physopt 32-735] Processed net buffer5/Q[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.651 | TNS=-125.719 |
INFO: [Physopt 32-663] Processed net buffer5/Q[31].  Re-placed instance buffer5/dataReg_reg[31]
INFO: [Physopt 32-735] Processed net buffer5/Q[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.651 | TNS=-125.639 |
INFO: [Physopt 32-663] Processed net buffer5/Q[8].  Re-placed instance buffer5/dataReg_reg[8]
INFO: [Physopt 32-735] Processed net buffer5/Q[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.641 | TNS=-125.559 |
INFO: [Physopt 32-702] Processed net addf1/ip/fracAdder/X_0_d4_reg[10]_srl4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addf2/ip/roundingAdder/X_1_d1_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addf1/ip/CO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer32/fifo/control/outs_reg[14]_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer32/fifo/control/subf0/fracR[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer32/fifo/control/subf0/ieee2nfloat_0/sfracX1__0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer32/fifo/control/newY_d1[0]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net buffer32/fifo/control/dataReg_reg[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.639 | TNS=-125.427 |
INFO: [Physopt 32-702] Processed net buffer32/fifo/control/outs_reg[6]_1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer32/fifo/control/subf0/ieee2nfloat_1/sfracX1__0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer32/fifo/control/newY_d1[22]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net buffer32/fifo/control/outs_reg[25].  Re-placed instance buffer32/fifo/control/outs[25]_i_1__3
INFO: [Physopt 32-735] Processed net buffer32/fifo/control/outs_reg[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.635 | TNS=-124.514 |
INFO: [Physopt 32-702] Processed net buffer6/Q[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mulf3/ip/RoundingAdder/X_2_d2[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer32/fifo/control/fork6/control/anyBlockStop_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer32/fifo/control/fork6/control/blockStopArray[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer21/fifo/one_slot_break_dv_ready. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer21/fifo/subf0_result_ready. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fork17/control/generateBlocks[0].regblock/transmitValue_reg_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fork18/control/generateBlocks[1].regblock/anyBlockStop. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net fork50/control/generateBlocks[7].regblock/anyBlockStop. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.627 | TNS=-117.940 |
INFO: [Physopt 32-663] Processed net subf0/operator/fracAdder/srlopt_n_20.  Re-placed instance subf0/operator/fracAdder/X_1_d4_reg[11]_srl4_srlopt
INFO: [Physopt 32-735] Processed net subf0/operator/fracAdder/srlopt_n_20. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.625 | TNS=-117.821 |
INFO: [Physopt 32-702] Processed net buffer32/fifo/control/dataReg_reg[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer32/fifo/control/transmitValue_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net control_merge0/fork_valid/generateBlocks[1].regblock/transmitValue_reg_4.  Re-placed instance control_merge0/fork_valid/generateBlocks[1].regblock/b_ready_INST_0_i_1
INFO: [Physopt 32-735] Processed net control_merge0/fork_valid/generateBlocks[1].regblock/transmitValue_reg_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.622 | TNS=-117.511 |
INFO: [Physopt 32-663] Processed net subf0/operator/fracAdder/srlopt_n_10.  Re-placed instance subf0/operator/fracAdder/X_0_d4_reg[10]_srl4_srlopt
INFO: [Physopt 32-735] Processed net subf0/operator/fracAdder/srlopt_n_10. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.620 | TNS=-117.343 |
INFO: [Physopt 32-702] Processed net buffer32/fifo/control/outs_reg[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net control_merge0/fork_valid/generateBlocks[1].regblock/buffer0_outs[26].  Re-placed instance control_merge0/fork_valid/generateBlocks[1].regblock/dataReg[26]_i_2__3
INFO: [Physopt 32-735] Processed net control_merge0/fork_valid/generateBlocks[1].regblock/buffer0_outs[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.615 | TNS=-116.909 |
INFO: [Physopt 32-663] Processed net subf0/operator/fracAdder/srlopt_n_2.  Re-placed instance subf0/operator/fracAdder/X_1_d4_reg[6]_srl4_srlopt
INFO: [Physopt 32-735] Processed net subf0/operator/fracAdder/srlopt_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.613 | TNS=-116.784 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net buffer32/fifo/control/outs_reg[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.606 | TNS=-116.226 |
INFO: [Physopt 32-702] Processed net subf0/operator/expDiff_d1_reg_n_0_[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-735] Processed net buffer32/fifo/control/p_1_in_6[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.604 | TNS=-116.210 |
INFO: [Physopt 32-702] Processed net buffer32/fifo/control/outs_reg[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net control_merge0/fork_valid/generateBlocks[1].regblock/buffer0_outs[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.603 | TNS=-115.590 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-735] Processed net buffer32/fifo/control/p_1_in_6[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.597 | TNS=-115.576 |
INFO: [Physopt 32-702] Processed net subf0/operator/fracAdder/X_1_d4_reg[3]_srl4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net subf0/operator/ltOp_carry__3_i_2__0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net buffer32/fifo/control/DI[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.596 | TNS=-110.283 |
INFO: [Physopt 32-663] Processed net buffer5/Q[15].  Re-placed instance buffer5/dataReg_reg[15]
INFO: [Physopt 32-735] Processed net buffer5/Q[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.596 | TNS=-110.258 |
INFO: [Physopt 32-663] Processed net buffer5/Q[1].  Re-placed instance buffer5/dataReg_reg[1]
INFO: [Physopt 32-735] Processed net buffer5/Q[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.596 | TNS=-110.238 |
INFO: [Physopt 32-663] Processed net buffer5/Q[24].  Re-placed instance buffer5/dataReg_reg[24]
INFO: [Physopt 32-735] Processed net buffer5/Q[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.596 | TNS=-110.218 |
INFO: [Physopt 32-663] Processed net buffer5/Q[30].  Re-placed instance buffer5/dataReg_reg[30]
INFO: [Physopt 32-735] Processed net buffer5/Q[30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.594 | TNS=-110.198 |
INFO: [Physopt 32-702] Processed net control_merge0/one_slot_break_r/control/p_2_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fork21/control/generateBlocks[5].regblock/cond_br39_trueOut_valid. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer21/fifo/andi7_result. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mulf3/ip/RoundingAdder/cmpf1_result. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer11/control/sign_d4_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mulf3/ip/RoundingAdder/sign_d4_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cmpf1/operator/operator/ExpFracCmp/exc_d4_reg[0][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer11/control/S[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer11/control/eqOp_carry_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mulf3/ip/RoundingAdder/R_1_d1_reg[3]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mulf3/ip/RoundingAdder/ltOp_carry_i_20__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net mulf3/ip/RoundingAdder/ltOp_carry__1_i_19__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.570 | TNS=-101.300 |
INFO: [Physopt 32-663] Processed net buffer5/Q[18].  Re-placed instance buffer5/dataReg_reg[18]
INFO: [Physopt 32-735] Processed net buffer5/Q[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.570 | TNS=-101.294 |
INFO: [Physopt 32-702] Processed net buffer5/Q[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer32/fifo/control/fork54/control/anyBlockStop. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fork7/control/generateBlocks[2].regblock/outputValid_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fork9/control/generateBlocks[2].regblock/one_slot_break_dv_ready. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fork9/control/generateBlocks[2].regblock/outputValid_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fork9/control/generateBlocks[1].regblock/blockStopArray[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fork42/control/generateBlocks[1].regblock/one_slot_break_dv_ready. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fork50/control/generateBlocks[7].regblock/transmitValue_reg_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net fork50/control/generateBlocks[7].regblock/transmitValue_reg_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.567 | TNS=-99.824 |
INFO: [Physopt 32-702] Processed net mulf3/ip/RoundingAdder/ltOp_carry__1_i_19__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mulf3/ip/RoundingAdder/exc_d4_reg[1][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mulf3/ip/RoundingAdder/p_0_in[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mulf3/ip/RoundingAdder/ltOp_carry__1_i_26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net buffer32/fifo/control/outs_reg[7]_1.  Re-placed instance buffer32/fifo/control/X_0_d4_reg[10]_srl4_i_1__0
INFO: [Physopt 32-735] Processed net buffer32/fifo/control/outs_reg[7]_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.563 | TNS=-99.763 |
INFO: [Physopt 32-702] Processed net fork50/control/generateBlocks[7].regblock/anyBlockStop. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net fork21/control/generateBlocks[1].regblock/transmitValue_reg_1.  Re-placed instance fork21/control/generateBlocks[1].regblock/transmitValue_i_7__1
INFO: [Physopt 32-735] Processed net fork21/control/generateBlocks[1].regblock/transmitValue_reg_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.561 | TNS=-99.487 |
INFO: [Physopt 32-702] Processed net fork21/control/generateBlocks[1].regblock/transmitValue_reg_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer25/fifo/control/fork21_outs_1_ready. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_merge7/one_slot_break_r/control/mux10_outs_ready. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_merge6/one_slot_break_r/control/transmitValue_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer25/fifo/control/cond_br44_falseOut_valid. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net buffer32/fifo/control/fullReg_reg_6[0].  Re-placed instance buffer32/fifo/control/dataReg[31]_i_1__1_comp
INFO: [Physopt 32-735] Processed net buffer32/fifo/control/fullReg_reg_6[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.560 | TNS=-95.871 |
INFO: [Physopt 32-702] Processed net fork21/control/generateBlocks[2].regblock/blockStopArray[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fork21/control/generateBlocks[6].regblock/transmitValue_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fork21/control/generateBlocks[6].regblock/transmitValue_i_2__17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_merge0/one_slot_break_r/control/p_2_in_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_merge0/one_slot_break_r/control/dataReg_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer34/control/cond_br43_trueOut_valid. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer21/fifo/Empty_reg_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer38/fifo/cmpf0_result. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer20/fifo/control/outs_reg[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cmpf0/operator/operator/ExpFracCmp/CO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer38/fifo/DI[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer20/fifo/control/outs_reg[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer20/fifo/control/outputValid_reg_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer20/fifo/control/outs_reg[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer20/fifo/control/ltOp_carry_i_31_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net addf2/ip/roundingAdder/excRt_d8_reg[1]_0.  Re-placed instance addf2/ip/roundingAdder/outs[28]_i_1__1
INFO: [Physopt 32-735] Processed net addf2/ip/roundingAdder/excRt_d8_reg[1]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.555 | TNS=-94.987 |
INFO: [Physopt 32-702] Processed net fork21/control/generateBlocks[2].regblock/Cin_1_d1_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_merge6/one_slot_break_r/control/cond_br44_falseOut_ready. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_merge6/one_slot_break_r/control/Cin_1_d1_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer32/fifo/control/fullReg_reg_4[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.555 | TNS=-94.987 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3330.754 ; gain = 0.000 ; free physical = 626 ; free virtual = 11534
Phase 4 Critical Path Optimization | Checksum: 1d7ea65e6

Time (s): cpu = 00:00:26 ; elapsed = 00:00:07 . Memory (MB): peak = 3330.754 ; gain = 0.000 ; free physical = 626 ; free virtual = 11534
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3330.754 ; gain = 0.000 ; free physical = 626 ; free virtual = 11534
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.555 | TNS=-94.987 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.220  |         63.069  |            0  |              0  |                    67  |           0  |           2  |  00:00:07  |
|  Total          |          0.220  |         63.069  |            0  |              0  |                    67  |           0  |           3  |  00:00:07  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3330.754 ; gain = 0.000 ; free physical = 626 ; free virtual = 11534
Ending Physical Synthesis Task | Checksum: 31e9779cb

Time (s): cpu = 00:00:26 ; elapsed = 00:00:07 . Memory (MB): peak = 3330.754 ; gain = 0.000 ; free physical = 626 ; free virtual = 11534
INFO: [Common 17-83] Releasing license: Implementation
330 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:08 . Memory (MB): peak = 3330.754 ; gain = 0.000 ; free physical = 626 ; free virtual = 11534
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: dd8ef5ed ConstDB: 0 ShapeSum: f7194326 RouteDB: a104543d
WARNING: [Route 35-198] Port "rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tol[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tol[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tol[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tol[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "start_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "start_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "end_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "end_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tol[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tol[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tol_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tol_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tol[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tol[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tol[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tol[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tol[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tol[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tol[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tol[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tol[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tol[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tol[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tol[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tol[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tol[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tol[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tol[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tol[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tol[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tol[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tol[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tol[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tol[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tol[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tol[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tol[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tol[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tol[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tol[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tol[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tol[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tol[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tol[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tol[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tol[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tol[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tol[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tol[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tol[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tol[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tol[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tol[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tol[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tol[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tol[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tol[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tol[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tol[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tol[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "out0_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "out0_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tol[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tol[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tol[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tol[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tol[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tol[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tol[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tol[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tol[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tol[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Constraints 18-8777] Unable to split tiles. All required files are not available.
Post Restoration Checksum: NetGraph: e241d7e2 | NumContArr: 49102aea | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2b0a3f806

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 3330.754 ; gain = 0.000 ; free physical = 583 ; free virtual = 11491

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2b0a3f806

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 3330.754 ; gain = 0.000 ; free physical = 583 ; free virtual = 11491

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2b0a3f806

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 3330.754 ; gain = 0.000 ; free physical = 583 ; free virtual = 11491
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 234a7ff13

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 3330.754 ; gain = 0.000 ; free physical = 531 ; free virtual = 11439
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.013  | TNS=0.000  | WHS=-0.237 | THS=-83.899|


Phase 2.4 Soft Constraint Pins - Fast Budgeting
Phase 2.4 Soft Constraint Pins - Fast Budgeting | Checksum: 277356e7e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 3330.754 ; gain = 0.000 ; free physical = 533 ; free virtual = 11441

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 6233
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 6233
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2dcfe6b17

Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 3330.754 ; gain = 0.000 ; free physical = 525 ; free virtual = 11434

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 2dcfe6b17

Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 3330.754 ; gain = 0.000 ; free physical = 525 ; free virtual = 11434

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2805c6f81

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 3330.754 ; gain = 0.000 ; free physical = 511 ; free virtual = 11419
Phase 4 Initial Routing | Checksum: 2805c6f81

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 3330.754 ; gain = 0.000 ; free physical = 510 ; free virtual = 11419
INFO: [Route 35-580] Design has 2 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+=========================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                     |
+====================+===================+=========================================+
| clk                | clk               | spec_v2_repeating_init1/emit_init_reg/D |
| clk                | clk               | addf1/ip/signY_d1_reg/D                 |
+--------------------+-------------------+-----------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 1296
 Number of Nodes with overlaps = 373
 Number of Nodes with overlaps = 162
 Number of Nodes with overlaps = 89
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.475 | TNS=-836.842| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 2ac2101e0

Time (s): cpu = 00:00:30 ; elapsed = 00:00:16 . Memory (MB): peak = 3330.754 ; gain = 0.000 ; free physical = 537 ; free virtual = 11445

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 651
 Number of Nodes with overlaps = 124
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.351 | TNS=-734.797| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 1b0e177e2

Time (s): cpu = 00:00:36 ; elapsed = 00:00:19 . Memory (MB): peak = 3330.754 ; gain = 0.000 ; free physical = 545 ; free virtual = 11453

Phase 5.3 Global Iteration 2
 Number of Nodes with overlaps = 391
 Number of Nodes with overlaps = 143
 Number of Nodes with overlaps = 56
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.159 | TNS=-474.963| WHS=N/A    | THS=N/A    |

Phase 5.3 Global Iteration 2 | Checksum: 2baa09b74

Time (s): cpu = 00:00:45 ; elapsed = 00:00:27 . Memory (MB): peak = 3330.754 ; gain = 0.000 ; free physical = 686 ; free virtual = 11540

Phase 5.4 Global Iteration 3
 Number of Nodes with overlaps = 386
 Number of Nodes with overlaps = 75
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.327 | TNS=-748.069| WHS=N/A    | THS=N/A    |

Phase 5.4 Global Iteration 3 | Checksum: 2338e0cb3

Time (s): cpu = 00:00:50 ; elapsed = 00:00:30 . Memory (MB): peak = 3330.754 ; gain = 0.000 ; free physical = 680 ; free virtual = 11535
Phase 5 Rip-up And Reroute | Checksum: 2338e0cb3

Time (s): cpu = 00:00:50 ; elapsed = 00:00:30 . Memory (MB): peak = 3330.754 ; gain = 0.000 ; free physical = 680 ; free virtual = 11535

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2733d25cb

Time (s): cpu = 00:00:51 ; elapsed = 00:00:30 . Memory (MB): peak = 3330.754 ; gain = 0.000 ; free physical = 680 ; free virtual = 11535
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.069 | TNS=-373.271| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 2480d555d

Time (s): cpu = 00:00:51 ; elapsed = 00:00:30 . Memory (MB): peak = 3330.754 ; gain = 0.000 ; free physical = 680 ; free virtual = 11535

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2480d555d

Time (s): cpu = 00:00:51 ; elapsed = 00:00:30 . Memory (MB): peak = 3330.754 ; gain = 0.000 ; free physical = 680 ; free virtual = 11535
Phase 6 Delay and Skew Optimization | Checksum: 2480d555d

Time (s): cpu = 00:00:51 ; elapsed = 00:00:30 . Memory (MB): peak = 3330.754 ; gain = 0.000 ; free physical = 680 ; free virtual = 11535

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.040 | TNS=-355.183| WHS=0.077  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2b8398015

Time (s): cpu = 00:00:51 ; elapsed = 00:00:30 . Memory (MB): peak = 3330.754 ; gain = 0.000 ; free physical = 680 ; free virtual = 11534
Phase 7 Post Hold Fix | Checksum: 2b8398015

Time (s): cpu = 00:00:51 ; elapsed = 00:00:30 . Memory (MB): peak = 3330.754 ; gain = 0.000 ; free physical = 680 ; free virtual = 11534

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.859329 %
  Global Horizontal Routing Utilization  = 1.14889 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 79.2793%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 55.8559%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 70.5882%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 70.5882%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 2b8398015

Time (s): cpu = 00:00:51 ; elapsed = 00:00:30 . Memory (MB): peak = 3330.754 ; gain = 0.000 ; free physical = 680 ; free virtual = 11534

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2b8398015

Time (s): cpu = 00:00:51 ; elapsed = 00:00:30 . Memory (MB): peak = 3330.754 ; gain = 0.000 ; free physical = 680 ; free virtual = 11534

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2ef237c29

Time (s): cpu = 00:00:52 ; elapsed = 00:00:31 . Memory (MB): peak = 3330.754 ; gain = 0.000 ; free physical = 682 ; free virtual = 11536

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2ef237c29

Time (s): cpu = 00:00:52 ; elapsed = 00:00:31 . Memory (MB): peak = 3330.754 ; gain = 0.000 ; free physical = 681 ; free virtual = 11535

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.040 | TNS=-355.183| WHS=0.077  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 2ef237c29

Time (s): cpu = 00:00:52 ; elapsed = 00:00:31 . Memory (MB): peak = 3330.754 ; gain = 0.000 ; free physical = 677 ; free virtual = 11532
Total Elapsed time in route_design: 30.58 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 211937d06

Time (s): cpu = 00:00:52 ; elapsed = 00:00:31 . Memory (MB): peak = 3330.754 ; gain = 0.000 ; free physical = 670 ; free virtual = 11525
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 211937d06

Time (s): cpu = 00:00:52 ; elapsed = 00:00:31 . Memory (MB): peak = 3330.754 ; gain = 0.000 ; free physical = 670 ; free virtual = 11525

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:53 ; elapsed = 00:00:31 . Memory (MB): peak = 3330.754 ; gain = 0.000 ; free physical = 675 ; free virtual = 11529
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode 

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.3 . Memory (MB): peak = 3330.754 ; gain = 0.000 ; free physical = 683 ; free virtual = 11537
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 1.68s |  WALL: 0.50s
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3341.887 ; gain = 0.000 ; free physical = 671 ; free virtual = 11525

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.030 | TNS=-343.090 | WHS=0.078 | THS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1e49fa742

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3349.891 ; gain = 8.004 ; free physical = 672 ; free virtual = 11527
WARNING: [Physopt 32-745] Physical Optimization has determined that the magnitude of the negative slack is too large and it is highly unlikely that slack will be improved. Post-Route Physical Optimization is most effective when WNS is above -0.5ns

Phase 2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.030 | TNS=-343.090 | WHS=0.078 | THS=0.000 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: addf1/ip/fracAdder/X_1_d4_reg[8]_srl4_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: mulf3/ip/RoundingAdder/X_2_d2[1].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: addf1/ip/CO[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer32/fifo/control/outs_reg[6]_1[2].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer32/fifo/control/subf0/fracR[5].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer32/fifo/control/subf0/ieee2nfloat_0/sfracX1__0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer32/fifo/control/newY_d1[0]_i_3_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer32/fifo/control/dataReg_reg[25].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: control_merge0/fork_valid/generateBlocks[1].regblock/buffer1_outs[25].
INFO: [Physopt 32-710] Processed net control_merge0/fork_valid/generateBlocks[1].regblock/buffer1_outs[25]. Critical path length was reduced through logic transformation on cell control_merge0/fork_valid/generateBlocks[1].regblock/dataReg[25]_i_2__4_comp.
INFO: [Physopt 32-952] Improved path group WNS = -1.013. Path group: clk. Processed net: control_merge0/fork_valid/generateBlocks[1].regblock/transmitValue_reg_4.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer32/fifo/control/outs_reg[6]_1[1].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer32/fifo/control/subf0/ieee2nfloat_1/sfracX1__0.
INFO: [Physopt 32-663] Processed net buffer32/fifo/control/outs_reg[30]_0.  Re-placed instance buffer32/fifo/control/outs[30]_i_1__2
INFO: [Physopt 32-952] Improved path group WNS = -1.012. Path group: clk. Processed net: buffer32/fifo/control/outs_reg[30]_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer32/fifo/control/dataReg_reg[24].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer32/fifo/control/transmitValue_reg.
INFO: [Physopt 32-710] Processed net buffer32/fifo/control/transmitValue_reg. Critical path length was reduced through logic transformation on cell buffer32/fifo/control/fullReg_i_3__0_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.987. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/p_2_in.
INFO: [Physopt 32-952] Improved path group WNS = -0.984. Path group: clk. Processed net: buffer32/fifo/control/outs_reg[30]_0.
INFO: [Physopt 32-710] Processed net buffer32/fifo/control/transmitValue_reg. Critical path length was reduced through logic transformation on cell buffer32/fifo/control/fullReg_i_3__0_comp_1.
INFO: [Physopt 32-952] Improved path group WNS = -0.976. Path group: clk. Processed net: control_merge0/fork_valid/generateBlocks[1].regblock/transmitValue_reg_4.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer32/fifo/control/dataReg_reg[27].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: control_merge0/fork_valid/generateBlocks[1].regblock/buffer1_outs[27].
INFO: [Physopt 32-710] Processed net control_merge0/fork_valid/generateBlocks[1].regblock/buffer1_outs[27]. Critical path length was reduced through logic transformation on cell control_merge0/fork_valid/generateBlocks[1].regblock/dataReg[27]_i_2__4_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.969. Path group: clk. Processed net: control_merge0/fork_valid/generateBlocks[1].regblock/transmitValue_reg_4.
INFO: [Physopt 32-952] Improved path group WNS = -0.968. Path group: clk. Processed net: fork21/control/generateBlocks[5].regblock/cond_br39_trueOut_valid.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer32/fifo/control/dataReg_reg[30]_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: control_merge0/fork_valid/generateBlocks[1].regblock/buffer1_outs[30].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: control_merge0/fork_valid/generateBlocks[1].regblock/transmitValue_reg_4.
INFO: [Physopt 32-710] Processed net control_merge0/fork_valid/generateBlocks[1].regblock/transmitValue_reg_4. Critical path length was reduced through logic transformation on cell control_merge0/fork_valid/generateBlocks[1].regblock/b_ready_INST_0_i_1_comp_3.
INFO: [Physopt 32-952] Improved path group WNS = -0.966. Path group: clk. Processed net: control_merge0/fork_valid/generateBlocks[1].regblock/transmitValue_reg_2.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer32/fifo/control/outs_reg[30]_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer32/fifo/control/transmitValue_reg_3.
INFO: [Physopt 32-710] Processed net buffer32/fifo/control/transmitValue_reg_3. Critical path length was reduced through logic transformation on cell buffer32/fifo/control/fullReg_i_3_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.949. Path group: clk. Processed net: control_merge0/fork_valid/generateBlocks[1].regblock/transmitValue_reg_3.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: control_merge0/fork_valid/generateBlocks[1].regblock/transmitValue_reg_2.
INFO: [Physopt 32-710] Processed net control_merge0/fork_valid/generateBlocks[1].regblock/transmitValue_reg_2. Critical path length was reduced through logic transformation on cell control_merge0/fork_valid/generateBlocks[1].regblock/b_ready_INST_0_i_2_comp_1.
INFO: [Physopt 32-952] Improved path group WNS = -0.934. Path group: clk. Processed net: buffer34/control/cond_br43_trueOut_valid.
INFO: [Physopt 32-710] Processed net control_merge0/fork_valid/generateBlocks[1].regblock/transmitValue_reg_4. Critical path length was reduced through logic transformation on cell control_merge0/fork_valid/generateBlocks[1].regblock/b_ready_INST_0_i_1_comp_4.
INFO: [Physopt 32-952] Improved path group WNS = -0.929. Path group: clk. Processed net: buffer34/control/cond_br43_trueOut_valid.
INFO: [Physopt 32-710] Processed net control_merge0/fork_valid/generateBlocks[1].regblock/buffer1_outs[30]. Critical path length was reduced through logic transformation on cell control_merge0/fork_valid/generateBlocks[1].regblock/dataReg[30]_i_2__4_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.922. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/p_2_in.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: subf0/operator/fracAdder/srlopt_n_11.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: subf0/operator/ltOp_carry__3_i_2__0[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer32/fifo/control/DI[3].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer32/fifo/control/subf0/ieee2nfloat_1/eqOp__21.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer32/fifo/control/sXsYExnXY_d1[2]_i_7__1_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer32/fifo/control/outs_reg[3].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: control_merge0/fork_valid/generateBlocks[1].regblock/buffer0_outs[3].
INFO: [Physopt 32-710] Processed net control_merge0/fork_valid/generateBlocks[1].regblock/buffer0_outs[3]. Critical path length was reduced through logic transformation on cell control_merge0/fork_valid/generateBlocks[1].regblock/dataReg[3]_i_2__4_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.912. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/p_2_in_1.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: control_merge0/fork_valid/generateBlocks[1].regblock/transmitValue_reg_4_repN_2.
INFO: [Physopt 32-710] Processed net control_merge0/fork_valid/generateBlocks[1].regblock/transmitValue_reg_4_repN_2. Critical path length was reduced through logic transformation on cell control_merge0/fork_valid/generateBlocks[1].regblock/b_ready_INST_0_i_1_comp_5.
INFO: [Physopt 32-952] Improved path group WNS = -0.911. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/dataReg_reg[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer32/fifo/control/outs_reg[29].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: control_merge0/fork_valid/generateBlocks[1].regblock/buffer0_outs[29].
INFO: [Physopt 32-952] Improved path group WNS = -0.908. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/p_2_in_1.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer21/fifo/Empty_reg_3.
INFO: [Physopt 32-710] Processed net buffer21/fifo/Empty_reg_3. Critical path length was reduced through logic transformation on cell buffer21/fifo/b_ready_INST_0_i_6_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.907. Path group: clk. Processed net: buffer11/control/sign_d4_reg.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: fork21/control/generateBlocks[5].regblock/cond_br39_trueOut_valid.
INFO: [Physopt 32-710] Processed net fork21/control/generateBlocks[5].regblock/cond_br39_trueOut_valid. Critical path length was reduced through logic transformation on cell fork21/control/generateBlocks[5].regblock/fullReg_i_4__2_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.886. Path group: clk. Processed net: buffer21/fifo/andi7_result.
INFO: [Physopt 32-710] Processed net control_merge0/fork_valid/generateBlocks[1].regblock/buffer0_outs[29]. Critical path length was reduced through logic transformation on cell control_merge0/fork_valid/generateBlocks[1].regblock/dataReg[29]_i_2__3_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.886. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/p_2_in_1.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: mulf3/ip/RoundingAdder/cmpf1_result.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer11/control/sign_d4_reg.
INFO: [Physopt 32-710] Processed net buffer11/control/sign_d4_reg. Critical path length was reduced through logic transformation on cell buffer11/control/Memory[1][0]_i_3_comp_2.
INFO: [Physopt 32-952] Improved path group WNS = -0.874. Path group: clk. Processed net: mulf3/ip/RoundingAdder/sign_d4_reg_0.
INFO: [Physopt 32-710] Processed net control_merge0/fork_valid/generateBlocks[1].regblock/buffer0_outs[29]. Critical path length was reduced through logic transformation on cell control_merge0/fork_valid/generateBlocks[1].regblock/dataReg[29]_i_2__3_comp_1.
INFO: [Physopt 32-952] Improved path group WNS = -0.864. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/p_2_in_1_repN_1.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: mulf3/ip/RoundingAdder/R_1_d1_reg[3]_0.
INFO: [Physopt 32-710] Processed net mulf3/ip/RoundingAdder/R_1_d1_reg[3]_0. Critical path length was reduced through logic transformation on cell mulf3/ip/RoundingAdder/b_ready_INST_0_i_7_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.818. Path group: clk. Processed net: mulf3/ip/RoundingAdder/Memory[1][0]_i_5_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: addf2/ip/roundingAdder/X_1_d1_reg_n_0_[4].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer38/fifo/cmpf0_result.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer20/fifo/control/outs_reg[23].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: cmpf0/operator/operator/ExpFracCmp/CO[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer38/fifo/DI[1].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer20/fifo/control/outs_reg[1].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer20/fifo/control/outputValid_reg_1.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer20/fifo/control/outs_reg[24].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer20/fifo/control/buffer20_outs[23].
INFO: [Physopt 32-710] Processed net buffer20/fifo/control/buffer20_outs[23]. Critical path length was reduced through logic transformation on cell buffer20/fifo/control/ltOp_carry_i_30_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.805. Path group: clk. Processed net: addf2/ip/roundingAdder/addf2_result[22].
INFO: [Physopt 32-710] Processed net mulf3/ip/RoundingAdder/cmpf1_result. Critical path length was reduced through logic transformation on cell mulf3/ip/RoundingAdder/Memory[1][0]_i_2__0_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.790. Path group: clk. Processed net: mulf3/ip/RoundingAdder/Memory[1][0]_i_5_n_0.
INFO: [Physopt 32-663] Processed net mulf3/ip/RoundingAdder/sign_d4_reg_0.  Re-placed instance mulf3/ip/RoundingAdder/Memory[1][0]_i_10
INFO: [Physopt 32-952] Improved path group WNS = -0.754. Path group: clk. Processed net: mulf3/ip/RoundingAdder/sign_d4_reg_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: cmpf1/operator/operator/ExpFracCmp/exc_d4_reg[0][0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer11/control/S[2].
INFO: [Physopt 32-710] Processed net buffer11/control/S[2]. Critical path length was reduced through logic transformation on cell buffer11/control/eqOp_carry_i_2_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.740. Path group: clk. Processed net: buffer11/control/eqOp_carry_i_8_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer20/fifo/control/buffer20_outs[24].
INFO: [Physopt 32-710] Processed net buffer20/fifo/control/buffer20_outs[24]. Critical path length was reduced through logic transformation on cell buffer20/fifo/control/ltOp_carry__2_i_21_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.732. Path group: clk. Processed net: addf2/ip/roundingAdder/addf2_result[23].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer20/fifo/control/ltOp_carry_i_32_n_0.
INFO: [Physopt 32-710] Processed net buffer20/fifo/control/ltOp_carry_i_32_n_0. Critical path length was reduced through logic transformation on cell buffer20/fifo/control/ltOp_carry_i_32_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.723. Path group: clk. Processed net: addf2/ip/roundingAdder/excRt_d8_reg[1]_1.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer20/fifo/control/buffer20_outs[25].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: addf2/ip/roundingAdder/addf2_result[24].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: addf2/ip/roundingAdder/RoundedExpFrac[33].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer32/fifo/control/X_1_12[8].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: addf1/ip/fracAdder/X_1_d4_reg[8]_srl4_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: addf2/ip/roundingAdder/X_1_d1_reg_n_0_[4].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: addf1/ip/CO[0].
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-952] Improved path group WNS = -0.716. Path group: clk. Processed net: buffer32/fifo/control/outs_reg[6]_1[2].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer32/fifo/control/outs_reg[6]_1[1].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer32/fifo/control/subf0/ieee2nfloat_1/sfracX1__0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer32/fifo/control/outs_reg[27].
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-952] Improved path group WNS = -0.715. Path group: clk. Processed net: control_merge0/fork_valid/generateBlocks[1].regblock/buffer0_outs[27].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer32/fifo/control/outs_reg[29].
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-952] Improved path group WNS = -0.710. Path group: clk. Processed net: control_merge0/fork_valid/generateBlocks[1].regblock/buffer0_outs[29].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: subf0/operator/fracAdder/srlopt_n_11.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: subf0/operator/ltOp_carry__3_i_2__0[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer32/fifo/control/DI[3].
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-952] Improved path group WNS = -0.707. Path group: clk. Processed net: buffer32/fifo/control/subf0/ieee2nfloat_1/eqOp__21.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer32/fifo/control/outs_reg[30]_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: control_merge0/fork_valid/generateBlocks[1].regblock/buffer0_outs[30].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: control_merge0/fork_valid/generateBlocks[1].regblock/transmitValue_reg_3.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: control_merge0/fork_valid/generateBlocks[1].regblock/transmitValue_reg_2.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer21/fifo/Empty_reg_3.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer38/fifo/cmpf0_result.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer20/fifo/control/outs_reg[23].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: cmpf0/operator/operator/ExpFracCmp/CO[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer38/fifo/DI[1].
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-952] Improved path group WNS = -0.695. Path group: clk. Processed net: buffer20/fifo/control/outs_reg[1].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: mulf3/ip/RoundingAdder/X_2_d2[1].
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-952] Improved path group WNS = -0.683. Path group: clk. Processed net: mulf3/ip/RoundingAdder/sign_d4_reg_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer20/fifo/control/outs_reg[1].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer20/fifo/control/outputValid_reg_1.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer20/fifo/control/outs_reg[24].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer20/fifo/control/buffer20_outs[25].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: addf2/ip/roundingAdder/addf2_result[24].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: addf2/ip/roundingAdder/RoundedExpFrac[33].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer32/fifo/control/X_1_12[8].
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.683 | TNS=-171.623 | WHS=0.078 | THS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3365.898 ; gain = 0.000 ; free physical = 623 ; free virtual = 11467
Phase 2 Critical Path Optimization | Checksum: 7f2731fc

Time (s): cpu = 00:01:14 ; elapsed = 00:00:35 . Memory (MB): peak = 3365.898 ; gain = 24.012 ; free physical = 623 ; free virtual = 11467
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3365.898 ; gain = 0.000 ; free physical = 623 ; free virtual = 11467
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-0.683 | TNS=-171.623 | WHS=0.078 | THS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Critical Path  |          0.347  |        171.466  |            0  |              0  |                    33  |           0  |           1  |  00:00:35  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3365.898 ; gain = 0.000 ; free physical = 627 ; free virtual = 11471
Ending Physical Synthesis Task | Checksum: 7f2731fc

Time (s): cpu = 00:01:14 ; elapsed = 00:00:35 . Memory (MB): peak = 3365.898 ; gain = 24.012 ; free physical = 627 ; free virtual = 11471
INFO: [Common 17-83] Releasing license: Implementation
155 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:16 ; elapsed = 00:00:36 . Memory (MB): peak = 3365.898 ; gain = 35.145 ; free physical = 650 ; free virtual = 11492
# report_utilization > /home/shundroid/dynamatic/integration-test/bisection/out_2/synth/utilization_post_pr.rpt
# report_timing > /home/shundroid/dynamatic/integration-test/bisection/out_2/synth/timing_post_pr.rpt
# write_checkpoint -force /home/shundroid/dynamatic/integration-test/bisection/out_2/synth/impl.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3373.902 ; gain = 0.000 ; free physical = 634 ; free virtual = 11476
Wrote PlaceDB: Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3373.902 ; gain = 0.000 ; free physical = 629 ; free virtual = 11478
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3373.902 ; gain = 0.000 ; free physical = 629 ; free virtual = 11478
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3373.902 ; gain = 0.000 ; free physical = 625 ; free virtual = 11475
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3373.902 ; gain = 0.000 ; free physical = 625 ; free virtual = 11475
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3373.902 ; gain = 0.000 ; free physical = 624 ; free virtual = 11475
Write Physdb Complete: Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3373.902 ; gain = 0.000 ; free physical = 624 ; free virtual = 11475
INFO: [Common 17-1381] The checkpoint '/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/impl.dcp' has been generated.
# set outFile [open "/home/shundroid/dynamatic/integration-test/bisection/out_2/synth/primitive_counts.txt" w]
# proc count_primitives {cells outFile} {
#     set primitive_counts {}
#     set total_primitive_counts 0
#     foreach cell $cells {
#         if {[get_property IS_PRIMITIVE $cell]} {
#             set group [get_property PRIMITIVE_GROUP $cell]
#             if {[dict exists $primitive_counts $group]} {
#                 dict incr $primitive_counts $group
#             } else {
#                 dict set $primitive_counts $group 1
#             }
#         } else {
#             puts "not primitive cell: $cell"
#         }
#         incr total_primitive_counts [get_property PRIMITIVE_COUNT $cell]
#     }
#     puts $outFile "Total Primitive Count: $total_primitive_counts"
#     puts $outFile $primitive_counts
#     return $primitive_counts
# }
# puts $outFile "All Primitives:"
# count_primitives [get_cells -leaf] $outFile
# puts $outFile "Spec*:"
# count_primitives [get_cells spec* -leaf] $outFile
# puts $outFile "Buffers:"
# count_primitives [get_cells buffer* -leaf] $outFile
# puts $outFile "Others:"
# count_primitives [get_cells -leaf -filter {NAME !~ "buffer*" && NAME !~ "spec*"}] $outFile
# close $outFile
# exit
INFO: [Common 17-206] Exiting Vivado at Mon Sep 22 12:29:41 2025...
