###############################################################
#  Generated by:      Cadence Innovus 15.23-s045_1
#  OS:                Linux x86_64(Host ID ieng6-ece-19.ucsd.edu)
#  Generated on:      Sun Mar  9 16:57:47 2025
#  Design:            sram_w16_out
#  Command:           report_timing -max_paths 5 > ${design}.post_route.timing.rpt
###############################################################
Path 1: MET Setup Check with Pin Q_reg_139_/CP 
Endpoint:   Q_reg_139_/D (^) checked with  leading edge of 'CLK'
Beginpoint: A[1]         (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.185
- Setup                         0.089
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 1.096
- Arrival Time                  1.071
= Slack Time                    0.025
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     |                 | A[1] v       |         |       |   0.200 |    0.225 | 
     | U3606           | I v -> ZN ^  | INVD1   | 0.029 |   0.229 |    0.254 | 
     | U3615           | A1 ^ -> ZN v | CKND2D2 | 0.040 |   0.269 |    0.293 | 
     | U3664           | A1 v -> ZN ^ | NR2D0   | 0.066 |   0.335 |    0.360 | 
     | FE_OFC251_n2517 | I ^ -> Z ^   | CKBD3   | 0.093 |   0.428 |    0.453 | 
     | FE_OFC253_n2517 | I ^ -> Z ^   | CKBD6   | 0.111 |   0.539 |    0.564 | 
     | FE_OFC256_n2517 | I ^ -> Z ^   | BUFFD8  | 0.147 |   0.686 |    0.711 | 
     | U3583           | A1 ^ -> ZN v | AOI22D0 | 0.226 |   0.912 |    0.937 | 
     | U3464           | A4 v -> Z v  | AN4D0   | 0.097 |   1.009 |    1.034 | 
     | U3463           | A1 v -> ZN ^ | CKND2D0 | 0.062 |   1.071 |    1.096 | 
     | Q_reg_139_      | D ^          | EDFQD1  | 0.000 |   1.071 |    1.096 | 
     +-----------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin Q_reg_124_/CP 
Endpoint:   Q_reg_124_/D (^) checked with  leading edge of 'CLK'
Beginpoint: A[1]         (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.184
- Setup                         0.094
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 1.090
- Arrival Time                  1.064
= Slack Time                    0.026
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     |                 | A[1] v       |         |       |   0.200 |    0.226 | 
     | U3606           | I v -> ZN ^  | INVD1   | 0.029 |   0.229 |    0.255 | 
     | U3615           | A1 ^ -> ZN v | CKND2D2 | 0.040 |   0.269 |    0.294 | 
     | U3664           | A1 v -> ZN ^ | NR2D0   | 0.066 |   0.335 |    0.361 | 
     | FE_OFC251_n2517 | I ^ -> Z ^   | CKBD3   | 0.093 |   0.428 |    0.454 | 
     | FE_OFC253_n2517 | I ^ -> Z ^   | CKBD6   | 0.111 |   0.539 |    0.565 | 
     | FE_OFC256_n2517 | I ^ -> Z ^   | BUFFD8  | 0.147 |   0.686 |    0.712 | 
     | U3575           | A1 ^ -> ZN v | AOI22D0 | 0.195 |   0.881 |    0.907 | 
     | U3433           | A4 v -> Z v  | AN4D0   | 0.099 |   0.980 |    1.006 | 
     | U3432           | A1 v -> ZN ^ | CKND2D1 | 0.084 |   1.064 |    1.090 | 
     | Q_reg_124_      | D ^          | EDFQD1  | 0.000 |   1.064 |    1.090 | 
     +-----------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin Q_reg_127_/CP 
Endpoint:   Q_reg_127_/D (^) checked with  leading edge of 'CLK'
Beginpoint: A[1]         (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.190
- Setup                         0.094
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 1.096
- Arrival Time                  1.069
= Slack Time                    0.027
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     |                 | A[1] v       |         |       |   0.200 |    0.227 | 
     | U3606           | I v -> ZN ^  | INVD1   | 0.029 |   0.229 |    0.256 | 
     | U3615           | A1 ^ -> ZN v | CKND2D2 | 0.040 |   0.269 |    0.296 | 
     | U3664           | A1 v -> ZN ^ | NR2D0   | 0.066 |   0.335 |    0.362 | 
     | FE_OFC251_n2517 | I ^ -> Z ^   | CKBD3   | 0.093 |   0.428 |    0.455 | 
     | FE_OFC253_n2517 | I ^ -> Z ^   | CKBD6   | 0.111 |   0.539 |    0.566 | 
     | FE_OFC256_n2517 | I ^ -> Z ^   | BUFFD8  | 0.147 |   0.686 |    0.713 | 
     | U2979           | A1 ^ -> ZN v | AOI22D0 | 0.204 |   0.890 |    0.917 | 
     | U1953           | A4 v -> Z v  | AN4D0   | 0.099 |   0.990 |    1.017 | 
     | U3439           | A1 v -> ZN ^ | CKND2D1 | 0.079 |   1.069 |    1.096 | 
     | Q_reg_127_      | D ^          | EDFQD1  | 0.000 |   1.069 |    1.096 | 
     +-----------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin memory_reg_51__34_/CP 
Endpoint:   memory_reg_51__34_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[1]                 (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.184
- Setup                         0.118
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 1.066
- Arrival Time                  1.038
= Slack Time                    0.028
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +--------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                    |              |         |       |  Time   |   Time   | 
     |--------------------+--------------+---------+-------+---------+----------| 
     |                    | A[1] v       |         |       |   0.200 |    0.228 | 
     | U3606              | I v -> ZN ^  | INVD1   | 0.029 |   0.229 |    0.257 | 
     | U3615              | A1 ^ -> ZN v | CKND2D2 | 0.040 |   0.269 |    0.297 | 
     | U3664              | A1 v -> ZN ^ | NR2D0   | 0.066 |   0.335 |    0.363 | 
     | FE_OFC251_n2517    | I ^ -> Z ^   | CKBD3   | 0.093 |   0.428 |    0.456 | 
     | U3665              | A1 ^ -> ZN ^ | INR2D0  | 0.091 |   0.519 |    0.547 | 
     | FE_OFC451_N237     | I ^ -> ZN v  | CKND1   | 0.070 |   0.589 |    0.617 | 
     | FE_OFC453_N237     | I v -> ZN ^  | CKND6   | 0.126 |   0.715 |    0.743 | 
     | FE_OFC459_N237     | I ^ -> Z ^   | CKBD8   | 0.240 |   0.955 |    0.983 | 
     | memory_reg_51__34_ | E ^          | EDFQD1  | 0.083 |   1.038 |    1.066 | 
     +--------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin memory_reg_51__29_/CP 
Endpoint:   memory_reg_51__29_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[1]                 (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.184
- Setup                         0.118
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 1.066
- Arrival Time                  1.038
= Slack Time                    0.028
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +--------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                    |              |         |       |  Time   |   Time   | 
     |--------------------+--------------+---------+-------+---------+----------| 
     |                    | A[1] v       |         |       |   0.200 |    0.228 | 
     | U3606              | I v -> ZN ^  | INVD1   | 0.029 |   0.229 |    0.257 | 
     | U3615              | A1 ^ -> ZN v | CKND2D2 | 0.040 |   0.269 |    0.297 | 
     | U3664              | A1 v -> ZN ^ | NR2D0   | 0.066 |   0.335 |    0.363 | 
     | FE_OFC251_n2517    | I ^ -> Z ^   | CKBD3   | 0.093 |   0.428 |    0.456 | 
     | U3665              | A1 ^ -> ZN ^ | INR2D0  | 0.091 |   0.519 |    0.547 | 
     | FE_OFC451_N237     | I ^ -> ZN v  | CKND1   | 0.070 |   0.589 |    0.617 | 
     | FE_OFC453_N237     | I v -> ZN ^  | CKND6   | 0.126 |   0.715 |    0.743 | 
     | FE_OFC459_N237     | I ^ -> Z ^   | CKBD8   | 0.240 |   0.955 |    0.983 | 
     | memory_reg_51__29_ | E ^          | EDFQD1  | 0.083 |   1.038 |    1.066 | 
     +--------------------------------------------------------------------------+ 

