

================================================================
== Vitis HLS Report for 'standard'
================================================================
* Date:           Fri Oct 16 09:49:56 2020

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        FIRs
* Solution:       original (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 1.50 ns | 0.996 ns |   0.41 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        7|        7| 10.500 ns | 10.500 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.53>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%empty = alloca i64"   --->   Operation 9 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%src_V_read = read i16 @_ssdm_op_Read.axis.volatile.i16P, i16 %src_V" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 10 'read' 'src_V_read' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 57 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%store_ln145 = store i16 %src_V_read, i16 %empty" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 11 'store' 'store_ln145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln695_1 = zext i16 %src_V_read"   --->   Operation 12 'zext' 'zext_ln695_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1349_2 = mul i21 %zext_ln695_1, i21"   --->   Operation 13 'mul' 'mul_ln1349_2' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 0.93>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln695_2 = zext i16 %src_V_read"   --->   Operation 14 'zext' 'zext_ln695_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln695_3 = zext i16 %src_V_read"   --->   Operation 15 'zext' 'zext_ln695_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [4/4] (0.93ns)   --->   "%mul_ln1349 = mul i19 %zext_ln695_3, i19"   --->   Operation 16 'mul' 'mul_ln1349' <Predicate = true> <Delay = 0.93> <CoreInst = "Mul_DSP">   --->   Core 6 'Mul_DSP' <Latency = 3> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [4/4] (0.93ns)   --->   "%mul_ln1349_1 = mul i20 %zext_ln695_2, i20"   --->   Operation 17 'mul' 'mul_ln1349_1' <Predicate = true> <Delay = 0.93> <CoreInst = "Mul_DSP">   --->   Core 6 'Mul_DSP' <Latency = 3> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1349_2 = mul i21 %zext_ln695_1, i21"   --->   Operation 18 'mul' 'mul_ln1349_2' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.99>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln695 = zext i16 %src_V_read"   --->   Operation 19 'zext' 'zext_ln695' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [3/4] (0.93ns)   --->   "%mul_ln1349 = mul i19 %zext_ln695_3, i19"   --->   Operation 20 'mul' 'mul_ln1349' <Predicate = true> <Delay = 0.93> <CoreInst = "Mul_DSP">   --->   Core 6 'Mul_DSP' <Latency = 3> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [3/4] (0.93ns)   --->   "%mul_ln1349_1 = mul i20 %zext_ln695_2, i20"   --->   Operation 21 'mul' 'mul_ln1349_1' <Predicate = true> <Delay = 0.93> <CoreInst = "Mul_DSP">   --->   Core 6 'Mul_DSP' <Latency = 3> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1349_2 = mul i21 %zext_ln695_1, i21"   --->   Operation 22 'mul' 'mul_ln1349_2' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 23 [3/3] (0.99ns) (grouped into DSP with root node add_ln695_1)   --->   "%mul_ln1349_3 = mul i22 %zext_ln695, i22"   --->   Operation 23 'mul' 'mul_ln1349_3' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.99>
ST_4 : Operation 24 [2/4] (0.93ns)   --->   "%mul_ln1349 = mul i19 %zext_ln695_3, i19"   --->   Operation 24 'mul' 'mul_ln1349' <Predicate = true> <Delay = 0.93> <CoreInst = "Mul_DSP">   --->   Core 6 'Mul_DSP' <Latency = 3> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 25 [2/4] (0.93ns)   --->   "%mul_ln1349_1 = mul i20 %zext_ln695_2, i20"   --->   Operation 25 'mul' 'mul_ln1349_1' <Predicate = true> <Delay = 0.93> <CoreInst = "Mul_DSP">   --->   Core 6 'Mul_DSP' <Latency = 3> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 26 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1349_2 = mul i21 %zext_ln695_1, i21"   --->   Operation 26 'mul' 'mul_ln1349_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%specfucore_ln695 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln1349_2, i64, i64, i64"   --->   Operation 27 'specfucore' 'specfucore_ln695' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [2/3] (0.99ns) (grouped into DSP with root node add_ln695_1)   --->   "%mul_ln1349_3 = mul i22 %zext_ln695, i22"   --->   Operation 28 'mul' 'mul_ln1349_3' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%specfucore_ln695 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln1349_2, i64, i64, i64"   --->   Operation 29 'specfucore' 'specfucore_ln695' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.93>
ST_5 : Operation 30 [1/4] (0.93ns)   --->   "%mul_ln1349 = mul i19 %zext_ln695_3, i19"   --->   Operation 30 'mul' 'mul_ln1349' <Predicate = true> <Delay = 0.93> <CoreInst = "Mul_DSP">   --->   Core 6 'Mul_DSP' <Latency = 3> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%specfucore_ln695 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln1349, i64, i64, i64"   --->   Operation 31 'specfucore' 'specfucore_ln695' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/4] (0.93ns)   --->   "%mul_ln1349_1 = mul i20 %zext_ln695_2, i20"   --->   Operation 32 'mul' 'mul_ln1349_1' <Predicate = true> <Delay = 0.93> <CoreInst = "Mul_DSP">   --->   Core 6 'Mul_DSP' <Latency = 3> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%specfucore_ln695 = specfucore void @_ssdm_op_SpecFUCore, i20 %mul_ln1349_1, i64, i64, i64"   --->   Operation 33 'specfucore' 'specfucore_ln695' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln18_4 = zext i21 %mul_ln1349_2" [../srcs/FIRs.cpp:18]   --->   Operation 34 'zext' 'zext_ln18_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/3] (0.00ns) (grouped into DSP with root node add_ln695_1)   --->   "%mul_ln1349_3 = mul i22 %zext_ln695, i22"   --->   Operation 35 'mul' 'mul_ln1349_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%specfucore_ln695 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln1349_3, i64, i64, i64"   --->   Operation 36 'specfucore' 'specfucore_ln695' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%specfucore_ln695 = specfucore void @_ssdm_op_SpecFUCore, i20 %mul_ln1349_1, i64, i64, i64"   --->   Operation 37 'specfucore' 'specfucore_ln695' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%specfucore_ln695 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln1349, i64, i64, i64"   --->   Operation 38 'specfucore' 'specfucore_ln695' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln695_1 = add i22 %mul_ln1349_3, i22 %zext_ln18_4"   --->   Operation 39 'add' 'add_ln695_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 0.80>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %src_V_read, i2"   --->   Operation 40 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i18 %shl_ln" [../srcs/FIRs.cpp:17]   --->   Operation 41 'zext' 'zext_ln17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln17_1 = zext i18 %shl_ln" [../srcs/FIRs.cpp:17]   --->   Operation 42 'zext' 'zext_ln17_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i19 %mul_ln1349" [../srcs/FIRs.cpp:18]   --->   Operation 43 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln18_1 = zext i19 %mul_ln1349" [../srcs/FIRs.cpp:18]   --->   Operation 44 'zext' 'zext_ln18_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln18_2 = zext i20 %mul_ln1349_1" [../srcs/FIRs.cpp:18]   --->   Operation 45 'zext' 'zext_ln18_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.80ns)   --->   "%add_ln695 = add i20 %zext_ln18_1, i20 %zext_ln17_1"   --->   Operation 46 'add' 'add_ln695' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 47 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln695_1 = add i22 %mul_ln1349_3, i22 %zext_ln18_4"   --->   Operation 47 'add' 'add_ln695_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 48 [1/1] (0.80ns)   --->   "%add_ln695_4 = add i21 %zext_ln18, i21 %zext_ln18_2"   --->   Operation 48 'add' 'add_ln695_4' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %src_V_read, i1"   --->   Operation 49 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln695_7 = zext i17 %shl_ln1"   --->   Operation 50 'zext' 'zext_ln695_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.79ns)   --->   "%add_ln695_6 = add i19 %zext_ln17, i19 %zext_ln695_7"   --->   Operation 51 'add' 'add_ln695_6' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 0.82>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln18_3 = zext i20 %mul_ln1349_1" [../srcs/FIRs.cpp:18]   --->   Operation 52 'zext' 'zext_ln18_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln695_5 = zext i22 %add_ln695_1"   --->   Operation 53 'zext' 'zext_ln695_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 54 [1/1] (0.82ns)   --->   "%add_ln695_2 = add i23 %zext_ln18_3, i23 %zext_ln695_5"   --->   Operation 54 'add' 'add_ln695_2' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln695_6 = zext i21 %add_ln695_4"   --->   Operation 55 'zext' 'zext_ln695_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln695_5 = add i22 %zext_ln18_4, i22 %zext_ln695_6"   --->   Operation 56 'add' 'add_ln695_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln695_8 = zext i19 %add_ln695_6"   --->   Operation 57 'zext' 'zext_ln695_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln695_7 = add i22 %add_ln695_5, i22 %zext_ln695_8"   --->   Operation 58 'add' 'add_ln695_7' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 8 <SV = 7> <Delay = 0.69>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dst_V, void @empty_0, i32, i32, void @empty_1, i32, i32, void @empty_2, void @empty_2, void @empty_2, i32, i32, i32, i32, void @empty_2, void @empty_2"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %src_V, void @empty_0, i32, i32, void @empty_1, i32, i32, void @empty_2, void @empty_2, void @empty_2, i32, i32, i32, i32, void @empty_2, void @empty_2"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32, void @empty_6, i32, i32, void @empty_2, i32, i32, void @empty_2, void @empty_2, void @empty_2, i32, i32, i32, i32, void @empty_2, void @empty_2"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty" [../srcs/FIRs.cpp:17]   --->   Operation 62 'specregionbegin' 'rbegin' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%specfucore_ln695 = specfucore void @_ssdm_op_SpecFUCore, i16 %empty, i64, i64, i64"   --->   Operation 63 'specfucore' 'specfucore_ln695' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%rend_0 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin" [../srcs/FIRs.cpp:18]   --->   Operation 64 'specregionend' 'rend_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%rbegin_2 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty" [../srcs/FIRs.cpp:17]   --->   Operation 65 'specregionbegin' 'rbegin_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%rend_2 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin_2" [../srcs/FIRs.cpp:18]   --->   Operation 66 'specregionend' 'rend_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%rbegin_3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty" [../srcs/FIRs.cpp:17]   --->   Operation 67 'specregionbegin' 'rbegin_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%rend_3 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin_3" [../srcs/FIRs.cpp:18]   --->   Operation 68 'specregionend' 'rend_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%rbegin_4 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty" [../srcs/FIRs.cpp:17]   --->   Operation 69 'specregionbegin' 'rbegin_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%rend_4 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin_4" [../srcs/FIRs.cpp:18]   --->   Operation 70 'specregionend' 'rend_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%rbegin_5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty" [../srcs/FIRs.cpp:17]   --->   Operation 71 'specregionbegin' 'rbegin_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%rend_5 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin_5" [../srcs/FIRs.cpp:18]   --->   Operation 72 'specregionend' 'rend_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%rbegin_6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty" [../srcs/FIRs.cpp:17]   --->   Operation 73 'specregionbegin' 'rbegin_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%rend_6 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin_6" [../srcs/FIRs.cpp:18]   --->   Operation 74 'specregionend' 'rend_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%rbegin_7 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty" [../srcs/FIRs.cpp:17]   --->   Operation 75 'specregionbegin' 'rbegin_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%rend_7 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin_7" [../srcs/FIRs.cpp:18]   --->   Operation 76 'specregionend' 'rend_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%rbegin_8 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty" [../srcs/FIRs.cpp:17]   --->   Operation 77 'specregionbegin' 'rbegin_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%rend_8 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin_8" [../srcs/FIRs.cpp:18]   --->   Operation 78 'specregionend' 'rend_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%rbegin_s = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty" [../srcs/FIRs.cpp:17]   --->   Operation 79 'specregionbegin' 'rbegin_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%specfucore_ln695 = specfucore void @_ssdm_op_SpecFUCore, i16 %empty, i64, i64, i64"   --->   Operation 80 'specfucore' 'specfucore_ln695' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln695_4 = zext i20 %add_ln695"   --->   Operation 81 'zext' 'zext_ln695_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln695_3 = add i23 %zext_ln695_4, i23 %add_ln695_2"   --->   Operation 82 'add' 'add_ln695_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln695_9 = zext i22 %add_ln695_7"   --->   Operation 83 'zext' 'zext_ln695_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln695_8 = add i23 %add_ln695_3, i23 %zext_ln695_9"   --->   Operation 84 'add' 'add_ln695_8' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%rend_10 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin_s" [../srcs/FIRs.cpp:18]   --->   Operation 85 'specregionend' 'rend_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln167 = zext i23 %add_ln695_8" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 86 'zext' 'zext_ln167' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.axis.volatile.i64P, i64 %dst_V, i64 %zext_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 87 'write' 'write_ln167' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 57 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%ret_ln21 = ret" [../srcs/FIRs.cpp:21]   --->   Operation 88 'ret' 'ret_ln21' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 1.5ns, clock uncertainty: 0.405ns.

 <State 1>: 0.535ns
The critical path consists of the following:
	axis read on port 'src_V' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145) [7]  (0 ns)
	'mul' operation of DSP[32] ('mul_ln1349_2') [32]  (0.535 ns)

 <State 2>: 0.932ns
The critical path consists of the following:
	'mul' operation ('mul_ln1349') [20]  (0.932 ns)

 <State 3>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[53] ('mul_ln1349_3') [37]  (0.996 ns)

 <State 4>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[53] ('mul_ln1349_3') [37]  (0.996 ns)

 <State 5>: 0.932ns
The critical path consists of the following:
	'mul' operation ('mul_ln1349') [20]  (0.932 ns)

 <State 6>: 0.809ns
The critical path consists of the following:
	'add' operation ('add_ln695_4') [57]  (0.809 ns)

 <State 7>: 0.821ns
The critical path consists of the following:
	'add' operation ('add_ln695_2') [55]  (0.821 ns)

 <State 8>: 0.7ns
The critical path consists of the following:
	'add' operation ('add_ln695_3') [56]  (0 ns)
	'add' operation ('add_ln695_8') [66]  (0.7 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
