{
  "name": "core_arch::x86::avx2::_mm256_inserti128_si256",
  "safe": false,
  "callees": {
    "core_arch::x86::__m256i::as_i64x4": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {
        "core_arch::simd::i64x4": "Constructor"
      }
    },
    "core_arch::x86::avx::_mm256_castsi128_si256": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Casts vector of type __m128i to type __m256i;\n the upper 128 bits of the result are undefined.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm256_castsi128_si256)\n",
      "adt": {
        "core_arch::x86::__m256i": "Constructor"
      }
    },
    "intrinsics::simd::simd_shuffle": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Shuffles two vectors by const indices.\n\n `T` must be a vector.\n\n `U` must be a **const** vector of `u32`s. This means it must either refer to a named\n const or be given as an inline const expression (`const { ... }`).\n\n `V` must be a vector with the same element type as `T` and the same length as `U`.\n\n Returns a new vector such that element `i` is selected from `xy[idx[i]]`, where `xy`\n is the concatenation of `x` and `y`. It is a compile-time error if `idx[i]` is out-of-bounds\n of `xy`.\n",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::x86::__m256i": [
      "Plain"
    ],
    "core_arch::simd::i64x4": [
      "Plain"
    ],
    "core_arch::x86::__m128i": [
      "Plain"
    ]
  },
  "path": 6099,
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx2.rs:1737:1: 1745:2",
  "src": "pub fn _mm256_inserti128_si256<const IMM1: i32>(a: __m256i, b: __m128i) -> __m256i {\n    static_assert_uimm_bits!(IMM1, 1);\n    unsafe {\n        let a = a.as_i64x4();\n        let b = _mm256_castsi128_si256(b).as_i64x4();\n        let dst: i64x4 = simd_shuffle!(a, b, [[4, 5, 2, 3], [0, 1, 4, 5]][IMM1 as usize]);\n        transmute(dst)\n    }\n}",
  "mir": "fn core_arch::x86::avx2::_mm256_inserti128_si256(_1: core_arch::x86::__m256i, _2: core_arch::x86::__m128i) -> core_arch::x86::__m256i {\n    let mut _0: core_arch::x86::__m256i;\n    let  _3: core_arch::simd::i64x4;\n    let  _4: core_arch::simd::i64x4;\n    let mut _5: core_arch::x86::__m256i;\n    let  _6: core_arch::simd::i64x4;\n    debug a => _1;\n    debug b => _2;\n    debug a => _3;\n    debug b => _4;\n    debug dst => _6;\n    bb0: {\n        _3 = core_arch::x86::__m256i::as_i64x4(_1) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageLive(_5);\n        _5 = core_arch::x86::avx::_mm256_castsi128_si256(_2) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        _4 = core_arch::x86::__m256i::as_i64x4(move _5) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        StorageDead(_5);\n        _6 = intrinsics::simd::simd_shuffle::<core_arch::simd::i64x4, core_arch::macros::SimdShuffleIdx<4>, core_arch::simd::i64x4>(_3, _4, core_arch::x86::avx2::_mm256_inserti128_si256::<IMM1>::{constant#1}) -> [return: bb4, unwind unreachable];\n    }\n    bb4: {\n        _0 = _6 as core_arch::x86::__m256i;\n        return;\n    }\n}\n",
  "doc": " Copies `a` to `dst`, then insert 128 bits (of integer data) from `b` at the\n location specified by `IMM1`.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm256_inserti128_si256)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}