Source Block: hdl/library/axi_dac_interpolate/axi_dac_interpolate_filter.v@151:177@HdlStmProcess
        interpolation_counter <= 0;
      end
    end
  end

  always @(posedge dac_clk) begin
    if (dma_transfer_suspend) begin
      dma_data_valid <= 1'b0;
      dma_data_valid_adjacent <=  1'b0;
      triggered <= 1'b0;
    end else begin
      dma_data_valid <= dma_valid ? 1'b1 : dma_data_valid;
      dma_data_valid_adjacent <= dma_valid_adjacent ? 1'b1 : dma_data_valid_adjacent;
      triggered <= trigger ? 1'b1 : triggered | !trigger_active;
    end

    if (start_sync_channels == 1'b0) begin
      transmit_ready <= triggered;
    end else begin
      transmit_ready <= (dma_data_valid & dma_data_valid_adjacent) ? triggered : ~dma_data_valid;
    end
  end

  assign dac_int_valid = transmit_ready ? dac_int_valid_d : 1'b0;

  always @(posedge dac_clk) begin
    case (filter_mask)

Diff Content:
- 157     if (dma_transfer_suspend) begin
- 158       dma_data_valid <= 1'b0;
- 159       dma_data_valid_adjacent <=  1'b0;
- 160       triggered <= 1'b0;
- 162       dma_data_valid <= dma_valid ? 1'b1 : dma_data_valid;
- 163       dma_data_valid_adjacent <= dma_valid_adjacent ? 1'b1 : dma_data_valid_adjacent;
- 164       triggered <= trigger ? 1'b1 : triggered | !trigger_active;
- 168       transmit_ready <= triggered;
- 170       transmit_ready <= (dma_data_valid & dma_data_valid_adjacent) ? triggered : ~dma_data_valid;
+ 160     if (dma_transfer_suspend == 1'b0) begin
+ 160       transfer <= trigger ? 1'b1 : transfer | !trigger_active;
+ 164       transfer <= 1'b0;
+ 168       transmit_ready <= dma_valid & transfer;
+ 170       transmit_ready <= dma_valid & dma_valid_adjacent & transfer;

Clone Blocks:
