
space-invaders.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a35c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003cc  0800a4ec  0800a4ec  0001a4ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a8b8  0800a8b8  00020254  2**0
                  CONTENTS
  4 .ARM          00000000  0800a8b8  0800a8b8  00020254  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800a8b8  0800a8b8  00020254  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a8b8  0800a8b8  0001a8b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a8bc  0800a8bc  0001a8bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000254  20000000  0800a8c0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020254  2**0
                  CONTENTS
 10 .bss          00004ef4  20000260  20000260  00020260  2**5
                  ALLOC
 11 ._user_heap_stack 00000604  20005154  20005154  00020260  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020254  2**0
                  CONTENTS, READONLY
 13 .debug_info   00030b72  00000000  00000000  00020284  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000061ed  00000000  00000000  00050df6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001de0  00000000  00000000  00056fe8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001b70  00000000  00000000  00058dc8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000257c3  00000000  00000000  0005a938  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00028266  00000000  00000000  000800fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ca959  00000000  00000000  000a8361  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  00172cba  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000085c0  00000000  00000000  00172d10  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .stab         00000024  00000000  00000000  0017b2d0  2**2
                  CONTENTS, READONLY, DEBUGGING
 23 .stabstr      0000004e  00000000  00000000  0017b2f4  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000260 	.word	0x20000260
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a4d4 	.word	0x0800a4d4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000264 	.word	0x20000264
 80001cc:	0800a4d4 	.word	0x0800a4d4

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <LiquidCrystal>:
uint8_t _numlines;
uint8_t _row_offsets[4];

void LiquidCrystal(GPIO_TypeDef *gpioport, uint16_t rs, uint16_t rw, uint16_t enable,
			     uint16_t d0, uint16_t d1, uint16_t d2, uint16_t d3)
{
 8000280:	b580      	push	{r7, lr}
 8000282:	b08e      	sub	sp, #56	; 0x38
 8000284:	af0a      	add	r7, sp, #40	; 0x28
 8000286:	60f8      	str	r0, [r7, #12]
 8000288:	4608      	mov	r0, r1
 800028a:	4611      	mov	r1, r2
 800028c:	461a      	mov	r2, r3
 800028e:	4603      	mov	r3, r0
 8000290:	817b      	strh	r3, [r7, #10]
 8000292:	460b      	mov	r3, r1
 8000294:	813b      	strh	r3, [r7, #8]
 8000296:	4613      	mov	r3, r2
 8000298:	80fb      	strh	r3, [r7, #6]
  if(_fourbit_mode)
 800029a:	4b1d      	ldr	r3, [pc, #116]	; (8000310 <LiquidCrystal+0x90>)
 800029c:	781b      	ldrb	r3, [r3, #0]
 800029e:	2b00      	cmp	r3, #0
 80002a0:	d019      	beq.n	80002d6 <LiquidCrystal+0x56>
    init(1, gpioport, rs, rw, enable, d0, d1, d2, d3, 0, 0, 0, 0);
 80002a2:	8939      	ldrh	r1, [r7, #8]
 80002a4:	897a      	ldrh	r2, [r7, #10]
 80002a6:	2300      	movs	r3, #0
 80002a8:	9308      	str	r3, [sp, #32]
 80002aa:	2300      	movs	r3, #0
 80002ac:	9307      	str	r3, [sp, #28]
 80002ae:	2300      	movs	r3, #0
 80002b0:	9306      	str	r3, [sp, #24]
 80002b2:	2300      	movs	r3, #0
 80002b4:	9305      	str	r3, [sp, #20]
 80002b6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80002b8:	9304      	str	r3, [sp, #16]
 80002ba:	8c3b      	ldrh	r3, [r7, #32]
 80002bc:	9303      	str	r3, [sp, #12]
 80002be:	8bbb      	ldrh	r3, [r7, #28]
 80002c0:	9302      	str	r3, [sp, #8]
 80002c2:	8b3b      	ldrh	r3, [r7, #24]
 80002c4:	9301      	str	r3, [sp, #4]
 80002c6:	88fb      	ldrh	r3, [r7, #6]
 80002c8:	9300      	str	r3, [sp, #0]
 80002ca:	460b      	mov	r3, r1
 80002cc:	68f9      	ldr	r1, [r7, #12]
 80002ce:	2001      	movs	r0, #1
 80002d0:	f000 f820 	bl	8000314 <init>
  else
    init(0, gpioport, rs, rw, enable, d0, d1, d2, d3, 0, 0, 0, 0);
}
 80002d4:	e018      	b.n	8000308 <LiquidCrystal+0x88>
    init(0, gpioport, rs, rw, enable, d0, d1, d2, d3, 0, 0, 0, 0);
 80002d6:	8939      	ldrh	r1, [r7, #8]
 80002d8:	897a      	ldrh	r2, [r7, #10]
 80002da:	2300      	movs	r3, #0
 80002dc:	9308      	str	r3, [sp, #32]
 80002de:	2300      	movs	r3, #0
 80002e0:	9307      	str	r3, [sp, #28]
 80002e2:	2300      	movs	r3, #0
 80002e4:	9306      	str	r3, [sp, #24]
 80002e6:	2300      	movs	r3, #0
 80002e8:	9305      	str	r3, [sp, #20]
 80002ea:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80002ec:	9304      	str	r3, [sp, #16]
 80002ee:	8c3b      	ldrh	r3, [r7, #32]
 80002f0:	9303      	str	r3, [sp, #12]
 80002f2:	8bbb      	ldrh	r3, [r7, #28]
 80002f4:	9302      	str	r3, [sp, #8]
 80002f6:	8b3b      	ldrh	r3, [r7, #24]
 80002f8:	9301      	str	r3, [sp, #4]
 80002fa:	88fb      	ldrh	r3, [r7, #6]
 80002fc:	9300      	str	r3, [sp, #0]
 80002fe:	460b      	mov	r3, r1
 8000300:	68f9      	ldr	r1, [r7, #12]
 8000302:	2000      	movs	r0, #0
 8000304:	f000 f806 	bl	8000314 <init>
}
 8000308:	bf00      	nop
 800030a:	3710      	adds	r7, #16
 800030c:	46bd      	mov	sp, r7
 800030e:	bd80      	pop	{r7, pc}
 8000310:	20000000 	.word	0x20000000

08000314 <init>:

void init(uint8_t fourbitmode, GPIO_TypeDef *gpioport, uint16_t rs, uint16_t rw, uint16_t enable,
			 uint16_t d0, uint16_t d1, uint16_t d2, uint16_t d3,
			 uint16_t d4, uint16_t d5, uint16_t d6, uint16_t d7)
{
 8000314:	b580      	push	{r7, lr}
 8000316:	b084      	sub	sp, #16
 8000318:	af00      	add	r7, sp, #0
 800031a:	60b9      	str	r1, [r7, #8]
 800031c:	4611      	mov	r1, r2
 800031e:	461a      	mov	r2, r3
 8000320:	4603      	mov	r3, r0
 8000322:	73fb      	strb	r3, [r7, #15]
 8000324:	460b      	mov	r3, r1
 8000326:	81bb      	strh	r3, [r7, #12]
 8000328:	4613      	mov	r3, r2
 800032a:	80fb      	strh	r3, [r7, #6]
  _rs_pin = rs;
 800032c:	4a1a      	ldr	r2, [pc, #104]	; (8000398 <init+0x84>)
 800032e:	89bb      	ldrh	r3, [r7, #12]
 8000330:	8013      	strh	r3, [r2, #0]
  _rw_pin = rw;
 8000332:	4a1a      	ldr	r2, [pc, #104]	; (800039c <init+0x88>)
 8000334:	88fb      	ldrh	r3, [r7, #6]
 8000336:	8013      	strh	r3, [r2, #0]
  _enable_pin = enable;
 8000338:	4a19      	ldr	r2, [pc, #100]	; (80003a0 <init+0x8c>)
 800033a:	8b3b      	ldrh	r3, [r7, #24]
 800033c:	8013      	strh	r3, [r2, #0]
  _port = gpioport;
 800033e:	4a19      	ldr	r2, [pc, #100]	; (80003a4 <init+0x90>)
 8000340:	68bb      	ldr	r3, [r7, #8]
 8000342:	6013      	str	r3, [r2, #0]
  
  _data_pins[0] = d0;
 8000344:	4a18      	ldr	r2, [pc, #96]	; (80003a8 <init+0x94>)
 8000346:	8bbb      	ldrh	r3, [r7, #28]
 8000348:	8013      	strh	r3, [r2, #0]
  _data_pins[1] = d1;
 800034a:	4a17      	ldr	r2, [pc, #92]	; (80003a8 <init+0x94>)
 800034c:	8c3b      	ldrh	r3, [r7, #32]
 800034e:	8053      	strh	r3, [r2, #2]
  _data_pins[2] = d2;
 8000350:	4a15      	ldr	r2, [pc, #84]	; (80003a8 <init+0x94>)
 8000352:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000354:	8093      	strh	r3, [r2, #4]
  _data_pins[3] = d3; 
 8000356:	4a14      	ldr	r2, [pc, #80]	; (80003a8 <init+0x94>)
 8000358:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800035a:	80d3      	strh	r3, [r2, #6]
  _data_pins[4] = d4;
 800035c:	4a12      	ldr	r2, [pc, #72]	; (80003a8 <init+0x94>)
 800035e:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8000360:	8113      	strh	r3, [r2, #8]
  _data_pins[5] = d5;
 8000362:	4a11      	ldr	r2, [pc, #68]	; (80003a8 <init+0x94>)
 8000364:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8000366:	8153      	strh	r3, [r2, #10]
  _data_pins[6] = d6;
 8000368:	4a0f      	ldr	r2, [pc, #60]	; (80003a8 <init+0x94>)
 800036a:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800036c:	8193      	strh	r3, [r2, #12]
  _data_pins[7] = d7;
 800036e:	4a0e      	ldr	r2, [pc, #56]	; (80003a8 <init+0x94>)
 8000370:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8000372:	81d3      	strh	r3, [r2, #14]

  if (fourbitmode)
 8000374:	7bfb      	ldrb	r3, [r7, #15]
 8000376:	2b00      	cmp	r3, #0
 8000378:	d003      	beq.n	8000382 <init+0x6e>
    _displayfunction = LCD_4BITMODE | LCD_1LINE | LCD_5x8DOTS;
 800037a:	4b0c      	ldr	r3, [pc, #48]	; (80003ac <init+0x98>)
 800037c:	2200      	movs	r2, #0
 800037e:	701a      	strb	r2, [r3, #0]
 8000380:	e002      	b.n	8000388 <init+0x74>
  else 
    _displayfunction = LCD_8BITMODE | LCD_1LINE | LCD_5x8DOTS;
 8000382:	4b0a      	ldr	r3, [pc, #40]	; (80003ac <init+0x98>)
 8000384:	2210      	movs	r2, #16
 8000386:	701a      	strb	r2, [r3, #0]
  
  begin(20, 4);
 8000388:	2104      	movs	r1, #4
 800038a:	2014      	movs	r0, #20
 800038c:	f000 f810 	bl	80003b0 <begin>
}
 8000390:	bf00      	nop
 8000392:	3710      	adds	r7, #16
 8000394:	46bd      	mov	sp, r7
 8000396:	bd80      	pop	{r7, pc}
 8000398:	20004c74 	.word	0x20004c74
 800039c:	20004c54 	.word	0x20004c54
 80003a0:	20004c72 	.word	0x20004c72
 80003a4:	20004c58 	.word	0x20004c58
 80003a8:	20004c60 	.word	0x20004c60
 80003ac:	20004c71 	.word	0x20004c71

080003b0 <begin>:

void begin(uint8_t cols, uint8_t lines) {
 80003b0:	b580      	push	{r7, lr}
 80003b2:	b088      	sub	sp, #32
 80003b4:	af00      	add	r7, sp, #0
 80003b6:	4603      	mov	r3, r0
 80003b8:	460a      	mov	r2, r1
 80003ba:	71fb      	strb	r3, [r7, #7]
 80003bc:	4613      	mov	r3, r2
 80003be:	71bb      	strb	r3, [r7, #6]
  if (lines > 1) {
 80003c0:	79bb      	ldrb	r3, [r7, #6]
 80003c2:	2b01      	cmp	r3, #1
 80003c4:	d906      	bls.n	80003d4 <begin+0x24>
    _displayfunction |= LCD_2LINE;
 80003c6:	4b77      	ldr	r3, [pc, #476]	; (80005a4 <begin+0x1f4>)
 80003c8:	781b      	ldrb	r3, [r3, #0]
 80003ca:	f043 0308 	orr.w	r3, r3, #8
 80003ce:	b2da      	uxtb	r2, r3
 80003d0:	4b74      	ldr	r3, [pc, #464]	; (80005a4 <begin+0x1f4>)
 80003d2:	701a      	strb	r2, [r3, #0]
  }
  _numlines = lines;
 80003d4:	4a74      	ldr	r2, [pc, #464]	; (80005a8 <begin+0x1f8>)
 80003d6:	79bb      	ldrb	r3, [r7, #6]
 80003d8:	7013      	strb	r3, [r2, #0]

  setRowOffsets(0x00, 0x40, 0x00 + cols, 0x40 + cols);  
 80003da:	79fa      	ldrb	r2, [r7, #7]
 80003dc:	79fb      	ldrb	r3, [r7, #7]
 80003de:	3340      	adds	r3, #64	; 0x40
 80003e0:	2140      	movs	r1, #64	; 0x40
 80003e2:	2000      	movs	r0, #0
 80003e4:	f000 f988 	bl	80006f8 <setRowOffsets>

  // for some 1 line displays you can select a 10 pixel high font
  if ((dotsize != LCD_5x8DOTS) && (lines == 1)) {
 80003e8:	4b70      	ldr	r3, [pc, #448]	; (80005ac <begin+0x1fc>)
 80003ea:	781b      	ldrb	r3, [r3, #0]
 80003ec:	2b00      	cmp	r3, #0
 80003ee:	d009      	beq.n	8000404 <begin+0x54>
 80003f0:	79bb      	ldrb	r3, [r7, #6]
 80003f2:	2b01      	cmp	r3, #1
 80003f4:	d106      	bne.n	8000404 <begin+0x54>
    _displayfunction |= LCD_5x10DOTS;
 80003f6:	4b6b      	ldr	r3, [pc, #428]	; (80005a4 <begin+0x1f4>)
 80003f8:	781b      	ldrb	r3, [r3, #0]
 80003fa:	f043 0304 	orr.w	r3, r3, #4
 80003fe:	b2da      	uxtb	r2, r3
 8000400:	4b68      	ldr	r3, [pc, #416]	; (80005a4 <begin+0x1f4>)
 8000402:	701a      	strb	r2, [r3, #0]
  }

  //Initializing GPIO Pins
  enableClock();
 8000404:	f000 f8e4 	bl	80005d0 <enableClock>
  
  GPIO_InitTypeDef gpio_init;
  gpio_init.Speed = GPIO_SPEED_FREQ_HIGH;
 8000408:	2303      	movs	r3, #3
 800040a:	61bb      	str	r3, [r7, #24]
  gpio_init.Mode = GPIO_MODE_OUTPUT_PP;
 800040c:	2301      	movs	r3, #1
 800040e:	613b      	str	r3, [r7, #16]

  if(_fourbit_mode)
 8000410:	4b67      	ldr	r3, [pc, #412]	; (80005b0 <begin+0x200>)
 8000412:	781b      	ldrb	r3, [r3, #0]
 8000414:	2b00      	cmp	r3, #0
 8000416:	d01b      	beq.n	8000450 <begin+0xa0>
    gpio_init.Pin = _rs_pin | _rw_pin | _enable_pin | _data_pins[0] | _data_pins[1] | _data_pins[2] | _data_pins[3];
 8000418:	4b66      	ldr	r3, [pc, #408]	; (80005b4 <begin+0x204>)
 800041a:	881a      	ldrh	r2, [r3, #0]
 800041c:	4b66      	ldr	r3, [pc, #408]	; (80005b8 <begin+0x208>)
 800041e:	881b      	ldrh	r3, [r3, #0]
 8000420:	4313      	orrs	r3, r2
 8000422:	b29a      	uxth	r2, r3
 8000424:	4b65      	ldr	r3, [pc, #404]	; (80005bc <begin+0x20c>)
 8000426:	881b      	ldrh	r3, [r3, #0]
 8000428:	4313      	orrs	r3, r2
 800042a:	b29a      	uxth	r2, r3
 800042c:	4b64      	ldr	r3, [pc, #400]	; (80005c0 <begin+0x210>)
 800042e:	881b      	ldrh	r3, [r3, #0]
 8000430:	4313      	orrs	r3, r2
 8000432:	b29a      	uxth	r2, r3
 8000434:	4b62      	ldr	r3, [pc, #392]	; (80005c0 <begin+0x210>)
 8000436:	885b      	ldrh	r3, [r3, #2]
 8000438:	4313      	orrs	r3, r2
 800043a:	b29a      	uxth	r2, r3
 800043c:	4b60      	ldr	r3, [pc, #384]	; (80005c0 <begin+0x210>)
 800043e:	889b      	ldrh	r3, [r3, #4]
 8000440:	4313      	orrs	r3, r2
 8000442:	b29a      	uxth	r2, r3
 8000444:	4b5e      	ldr	r3, [pc, #376]	; (80005c0 <begin+0x210>)
 8000446:	88db      	ldrh	r3, [r3, #6]
 8000448:	4313      	orrs	r3, r2
 800044a:	b29b      	uxth	r3, r3
 800044c:	60fb      	str	r3, [r7, #12]
 800044e:	e02a      	b.n	80004a6 <begin+0xf6>
  else
    gpio_init.Pin = _rs_pin | _rw_pin | _enable_pin | _data_pins[0] | _data_pins[1] | _data_pins[2] | _data_pins[3] |
                    _data_pins[4] | _data_pins[5] | _data_pins[6] | _data_pins[7];
 8000450:	4b58      	ldr	r3, [pc, #352]	; (80005b4 <begin+0x204>)
 8000452:	881a      	ldrh	r2, [r3, #0]
 8000454:	4b58      	ldr	r3, [pc, #352]	; (80005b8 <begin+0x208>)
 8000456:	881b      	ldrh	r3, [r3, #0]
 8000458:	4313      	orrs	r3, r2
 800045a:	b29a      	uxth	r2, r3
 800045c:	4b57      	ldr	r3, [pc, #348]	; (80005bc <begin+0x20c>)
 800045e:	881b      	ldrh	r3, [r3, #0]
 8000460:	4313      	orrs	r3, r2
 8000462:	b29a      	uxth	r2, r3
    gpio_init.Pin = _rs_pin | _rw_pin | _enable_pin | _data_pins[0] | _data_pins[1] | _data_pins[2] | _data_pins[3] |
 8000464:	4b56      	ldr	r3, [pc, #344]	; (80005c0 <begin+0x210>)
 8000466:	881b      	ldrh	r3, [r3, #0]
                    _data_pins[4] | _data_pins[5] | _data_pins[6] | _data_pins[7];
 8000468:	4313      	orrs	r3, r2
 800046a:	b29a      	uxth	r2, r3
    gpio_init.Pin = _rs_pin | _rw_pin | _enable_pin | _data_pins[0] | _data_pins[1] | _data_pins[2] | _data_pins[3] |
 800046c:	4b54      	ldr	r3, [pc, #336]	; (80005c0 <begin+0x210>)
 800046e:	885b      	ldrh	r3, [r3, #2]
                    _data_pins[4] | _data_pins[5] | _data_pins[6] | _data_pins[7];
 8000470:	4313      	orrs	r3, r2
 8000472:	b29a      	uxth	r2, r3
    gpio_init.Pin = _rs_pin | _rw_pin | _enable_pin | _data_pins[0] | _data_pins[1] | _data_pins[2] | _data_pins[3] |
 8000474:	4b52      	ldr	r3, [pc, #328]	; (80005c0 <begin+0x210>)
 8000476:	889b      	ldrh	r3, [r3, #4]
                    _data_pins[4] | _data_pins[5] | _data_pins[6] | _data_pins[7];
 8000478:	4313      	orrs	r3, r2
 800047a:	b29a      	uxth	r2, r3
    gpio_init.Pin = _rs_pin | _rw_pin | _enable_pin | _data_pins[0] | _data_pins[1] | _data_pins[2] | _data_pins[3] |
 800047c:	4b50      	ldr	r3, [pc, #320]	; (80005c0 <begin+0x210>)
 800047e:	88db      	ldrh	r3, [r3, #6]
                    _data_pins[4] | _data_pins[5] | _data_pins[6] | _data_pins[7];
 8000480:	4313      	orrs	r3, r2
 8000482:	b29a      	uxth	r2, r3
 8000484:	4b4e      	ldr	r3, [pc, #312]	; (80005c0 <begin+0x210>)
 8000486:	891b      	ldrh	r3, [r3, #8]
 8000488:	4313      	orrs	r3, r2
 800048a:	b29a      	uxth	r2, r3
 800048c:	4b4c      	ldr	r3, [pc, #304]	; (80005c0 <begin+0x210>)
 800048e:	895b      	ldrh	r3, [r3, #10]
 8000490:	4313      	orrs	r3, r2
 8000492:	b29a      	uxth	r2, r3
 8000494:	4b4a      	ldr	r3, [pc, #296]	; (80005c0 <begin+0x210>)
 8000496:	899b      	ldrh	r3, [r3, #12]
 8000498:	4313      	orrs	r3, r2
 800049a:	b29a      	uxth	r2, r3
 800049c:	4b48      	ldr	r3, [pc, #288]	; (80005c0 <begin+0x210>)
 800049e:	89db      	ldrh	r3, [r3, #14]
 80004a0:	4313      	orrs	r3, r2
 80004a2:	b29b      	uxth	r3, r3
    gpio_init.Pin = _rs_pin | _rw_pin | _enable_pin | _data_pins[0] | _data_pins[1] | _data_pins[2] | _data_pins[3] |
 80004a4:	60fb      	str	r3, [r7, #12]

  HAL_GPIO_Init(_port, &gpio_init);
 80004a6:	4b47      	ldr	r3, [pc, #284]	; (80005c4 <begin+0x214>)
 80004a8:	681b      	ldr	r3, [r3, #0]
 80004aa:	f107 020c 	add.w	r2, r7, #12
 80004ae:	4611      	mov	r1, r2
 80004b0:	4618      	mov	r0, r3
 80004b2:	f002 fa59 	bl	8002968 <HAL_GPIO_Init>

  // SEE PAGE 45/46 FOR INITIALIZATION SPECIFICATION!
  // according to datasheet, we need at least 40ms after power rises above 2.7V
  // so we'll wait 50 just to make sure
  osDelay(50);
 80004b6:	2032      	movs	r0, #50	; 0x32
 80004b8:	f005 f92e 	bl	8005718 <osDelay>

  // Now we pull both RS and R/W low to begin commands
  HAL_GPIO_WritePin(_port, _rs_pin, GPIO_PIN_RESET);
 80004bc:	4b41      	ldr	r3, [pc, #260]	; (80005c4 <begin+0x214>)
 80004be:	681b      	ldr	r3, [r3, #0]
 80004c0:	4a3c      	ldr	r2, [pc, #240]	; (80005b4 <begin+0x204>)
 80004c2:	8811      	ldrh	r1, [r2, #0]
 80004c4:	2200      	movs	r2, #0
 80004c6:	4618      	mov	r0, r3
 80004c8:	f002 fbe0 	bl	8002c8c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(_port, _enable_pin, GPIO_PIN_RESET);
 80004cc:	4b3d      	ldr	r3, [pc, #244]	; (80005c4 <begin+0x214>)
 80004ce:	681b      	ldr	r3, [r3, #0]
 80004d0:	4a3a      	ldr	r2, [pc, #232]	; (80005bc <begin+0x20c>)
 80004d2:	8811      	ldrh	r1, [r2, #0]
 80004d4:	2200      	movs	r2, #0
 80004d6:	4618      	mov	r0, r3
 80004d8:	f002 fbd8 	bl	8002c8c <HAL_GPIO_WritePin>

  if (_rw_pin != 255) { 
 80004dc:	4b36      	ldr	r3, [pc, #216]	; (80005b8 <begin+0x208>)
 80004de:	881b      	ldrh	r3, [r3, #0]
 80004e0:	2bff      	cmp	r3, #255	; 0xff
 80004e2:	d007      	beq.n	80004f4 <begin+0x144>
    HAL_GPIO_WritePin(_port, _rw_pin, GPIO_PIN_RESET);
 80004e4:	4b37      	ldr	r3, [pc, #220]	; (80005c4 <begin+0x214>)
 80004e6:	681b      	ldr	r3, [r3, #0]
 80004e8:	4a33      	ldr	r2, [pc, #204]	; (80005b8 <begin+0x208>)
 80004ea:	8811      	ldrh	r1, [r2, #0]
 80004ec:	2200      	movs	r2, #0
 80004ee:	4618      	mov	r0, r3
 80004f0:	f002 fbcc 	bl	8002c8c <HAL_GPIO_WritePin>
  }
  
  //put the LCD into 4 bit or 8 bit mode
  if (! (_displayfunction & LCD_8BITMODE)) {
 80004f4:	4b2b      	ldr	r3, [pc, #172]	; (80005a4 <begin+0x1f4>)
 80004f6:	781b      	ldrb	r3, [r3, #0]
 80004f8:	f003 0310 	and.w	r3, r3, #16
 80004fc:	2b00      	cmp	r3, #0
 80004fe:	d115      	bne.n	800052c <begin+0x17c>
    // this is according to the hitachi HD44780 datasheet
    // figure 24, pg 46

    // we start in 8bit mode, try to set 4 bit mode
    write4bits(0x03);
 8000500:	2003      	movs	r0, #3
 8000502:	f000 fa45 	bl	8000990 <write4bits>
    osDelay(5); // wait min 4.1ms
 8000506:	2005      	movs	r0, #5
 8000508:	f005 f906 	bl	8005718 <osDelay>

    // second try
    write4bits(0x03);
 800050c:	2003      	movs	r0, #3
 800050e:	f000 fa3f 	bl	8000990 <write4bits>
    osDelay(5); // wait min 4.1ms
 8000512:	2005      	movs	r0, #5
 8000514:	f005 f900 	bl	8005718 <osDelay>
    
    // third go!
    write4bits(0x03); 
 8000518:	2003      	movs	r0, #3
 800051a:	f000 fa39 	bl	8000990 <write4bits>
    osDelay(1);
 800051e:	2001      	movs	r0, #1
 8000520:	f005 f8fa 	bl	8005718 <osDelay>

    // finally, set to 4-bit interface
    write4bits(0x02); 
 8000524:	2002      	movs	r0, #2
 8000526:	f000 fa33 	bl	8000990 <write4bits>
 800052a:	e01d      	b.n	8000568 <begin+0x1b8>
  } else {
    // this is according to the hitachi HD44780 datasheet
    // page 45 figure 23

    // Send function set command sequence
    command(LCD_FUNCTIONSET | _displayfunction);
 800052c:	4b1d      	ldr	r3, [pc, #116]	; (80005a4 <begin+0x1f4>)
 800052e:	781b      	ldrb	r3, [r3, #0]
 8000530:	f043 0320 	orr.w	r3, r3, #32
 8000534:	b2db      	uxtb	r3, r3
 8000536:	4618      	mov	r0, r3
 8000538:	f000 f9a4 	bl	8000884 <command>
    osDelay(5);  // wait more than 4.1ms
 800053c:	2005      	movs	r0, #5
 800053e:	f005 f8eb 	bl	8005718 <osDelay>

    // second try
    command(LCD_FUNCTIONSET | _displayfunction);
 8000542:	4b18      	ldr	r3, [pc, #96]	; (80005a4 <begin+0x1f4>)
 8000544:	781b      	ldrb	r3, [r3, #0]
 8000546:	f043 0320 	orr.w	r3, r3, #32
 800054a:	b2db      	uxtb	r3, r3
 800054c:	4618      	mov	r0, r3
 800054e:	f000 f999 	bl	8000884 <command>
    osDelay(1);
 8000552:	2001      	movs	r0, #1
 8000554:	f005 f8e0 	bl	8005718 <osDelay>

    // third go
    command(LCD_FUNCTIONSET | _displayfunction);
 8000558:	4b12      	ldr	r3, [pc, #72]	; (80005a4 <begin+0x1f4>)
 800055a:	781b      	ldrb	r3, [r3, #0]
 800055c:	f043 0320 	orr.w	r3, r3, #32
 8000560:	b2db      	uxtb	r3, r3
 8000562:	4618      	mov	r0, r3
 8000564:	f000 f98e 	bl	8000884 <command>
  }

  // finally, set # lines, font size, etc.
  command(LCD_FUNCTIONSET | _displayfunction);  
 8000568:	4b0e      	ldr	r3, [pc, #56]	; (80005a4 <begin+0x1f4>)
 800056a:	781b      	ldrb	r3, [r3, #0]
 800056c:	f043 0320 	orr.w	r3, r3, #32
 8000570:	b2db      	uxtb	r3, r3
 8000572:	4618      	mov	r0, r3
 8000574:	f000 f986 	bl	8000884 <command>

  // turn the display on with no cursor or blinking default
  _displaycontrol = LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF;  
 8000578:	4b13      	ldr	r3, [pc, #76]	; (80005c8 <begin+0x218>)
 800057a:	2204      	movs	r2, #4
 800057c:	701a      	strb	r2, [r3, #0]
  display();
 800057e:	f000 f917 	bl	80007b0 <display>

  // clear it off
  clear();
 8000582:	f000 f8d9 	bl	8000738 <clear>

  // Initialize to default text direction (for romance languages)
  _displaymode = LCD_ENTRYLEFT | LCD_ENTRYSHIFTDECREMENT;
 8000586:	4b11      	ldr	r3, [pc, #68]	; (80005cc <begin+0x21c>)
 8000588:	2202      	movs	r2, #2
 800058a:	701a      	strb	r2, [r3, #0]
  // set the entry mode
  command(LCD_ENTRYMODESET | _displaymode);
 800058c:	4b0f      	ldr	r3, [pc, #60]	; (80005cc <begin+0x21c>)
 800058e:	781b      	ldrb	r3, [r3, #0]
 8000590:	f043 0304 	orr.w	r3, r3, #4
 8000594:	b2db      	uxtb	r3, r3
 8000596:	4618      	mov	r0, r3
 8000598:	f000 f974 	bl	8000884 <command>

}
 800059c:	bf00      	nop
 800059e:	3720      	adds	r7, #32
 80005a0:	46bd      	mov	sp, r7
 80005a2:	bd80      	pop	{r7, pc}
 80005a4:	20004c71 	.word	0x20004c71
 80005a8:	20004c5d 	.word	0x20004c5d
 80005ac:	2000027c 	.word	0x2000027c
 80005b0:	20000000 	.word	0x20000000
 80005b4:	20004c74 	.word	0x20004c74
 80005b8:	20004c54 	.word	0x20004c54
 80005bc:	20004c72 	.word	0x20004c72
 80005c0:	20004c60 	.word	0x20004c60
 80005c4:	20004c58 	.word	0x20004c58
 80005c8:	20004c5c 	.word	0x20004c5c
 80005cc:	20004c70 	.word	0x20004c70

080005d0 <enableClock>:

// enables GPIO RCC Clock
void enableClock(void)
{  
 80005d0:	b480      	push	{r7}
 80005d2:	b089      	sub	sp, #36	; 0x24
 80005d4:	af00      	add	r7, sp, #0
  if(_port == GPIOA)
 80005d6:	4b41      	ldr	r3, [pc, #260]	; (80006dc <enableClock+0x10c>)
 80005d8:	681b      	ldr	r3, [r3, #0]
 80005da:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80005de:	d10c      	bne.n	80005fa <enableClock+0x2a>
		__HAL_RCC_GPIOA_CLK_ENABLE();
 80005e0:	4b3f      	ldr	r3, [pc, #252]	; (80006e0 <enableClock+0x110>)
 80005e2:	695b      	ldr	r3, [r3, #20]
 80005e4:	4a3e      	ldr	r2, [pc, #248]	; (80006e0 <enableClock+0x110>)
 80005e6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80005ea:	6153      	str	r3, [r2, #20]
 80005ec:	4b3c      	ldr	r3, [pc, #240]	; (80006e0 <enableClock+0x110>)
 80005ee:	695b      	ldr	r3, [r3, #20]
 80005f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80005f4:	61fb      	str	r3, [r7, #28]
 80005f6:	69fb      	ldr	r3, [r7, #28]
		__HAL_RCC_GPIOE_CLK_ENABLE();
	else if(_port == GPIOF)
		__HAL_RCC_GPIOF_CLK_ENABLE();

  // if you have a port that is not listed add it below the other else ifs
}
 80005f8:	e06a      	b.n	80006d0 <enableClock+0x100>
  else if(_port == GPIOB)
 80005fa:	4b38      	ldr	r3, [pc, #224]	; (80006dc <enableClock+0x10c>)
 80005fc:	681b      	ldr	r3, [r3, #0]
 80005fe:	4a39      	ldr	r2, [pc, #228]	; (80006e4 <enableClock+0x114>)
 8000600:	4293      	cmp	r3, r2
 8000602:	d10c      	bne.n	800061e <enableClock+0x4e>
		__HAL_RCC_GPIOB_CLK_ENABLE();
 8000604:	4b36      	ldr	r3, [pc, #216]	; (80006e0 <enableClock+0x110>)
 8000606:	695b      	ldr	r3, [r3, #20]
 8000608:	4a35      	ldr	r2, [pc, #212]	; (80006e0 <enableClock+0x110>)
 800060a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800060e:	6153      	str	r3, [r2, #20]
 8000610:	4b33      	ldr	r3, [pc, #204]	; (80006e0 <enableClock+0x110>)
 8000612:	695b      	ldr	r3, [r3, #20]
 8000614:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000618:	61bb      	str	r3, [r7, #24]
 800061a:	69bb      	ldr	r3, [r7, #24]
}
 800061c:	e058      	b.n	80006d0 <enableClock+0x100>
  else if(_port == GPIOB)
 800061e:	4b2f      	ldr	r3, [pc, #188]	; (80006dc <enableClock+0x10c>)
 8000620:	681b      	ldr	r3, [r3, #0]
 8000622:	4a30      	ldr	r2, [pc, #192]	; (80006e4 <enableClock+0x114>)
 8000624:	4293      	cmp	r3, r2
 8000626:	d10c      	bne.n	8000642 <enableClock+0x72>
		__HAL_RCC_GPIOB_CLK_ENABLE();
 8000628:	4b2d      	ldr	r3, [pc, #180]	; (80006e0 <enableClock+0x110>)
 800062a:	695b      	ldr	r3, [r3, #20]
 800062c:	4a2c      	ldr	r2, [pc, #176]	; (80006e0 <enableClock+0x110>)
 800062e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000632:	6153      	str	r3, [r2, #20]
 8000634:	4b2a      	ldr	r3, [pc, #168]	; (80006e0 <enableClock+0x110>)
 8000636:	695b      	ldr	r3, [r3, #20]
 8000638:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800063c:	617b      	str	r3, [r7, #20]
 800063e:	697b      	ldr	r3, [r7, #20]
}
 8000640:	e046      	b.n	80006d0 <enableClock+0x100>
	else if(_port == GPIOC)
 8000642:	4b26      	ldr	r3, [pc, #152]	; (80006dc <enableClock+0x10c>)
 8000644:	681b      	ldr	r3, [r3, #0]
 8000646:	4a28      	ldr	r2, [pc, #160]	; (80006e8 <enableClock+0x118>)
 8000648:	4293      	cmp	r3, r2
 800064a:	d10c      	bne.n	8000666 <enableClock+0x96>
		__HAL_RCC_GPIOC_CLK_ENABLE();
 800064c:	4b24      	ldr	r3, [pc, #144]	; (80006e0 <enableClock+0x110>)
 800064e:	695b      	ldr	r3, [r3, #20]
 8000650:	4a23      	ldr	r2, [pc, #140]	; (80006e0 <enableClock+0x110>)
 8000652:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000656:	6153      	str	r3, [r2, #20]
 8000658:	4b21      	ldr	r3, [pc, #132]	; (80006e0 <enableClock+0x110>)
 800065a:	695b      	ldr	r3, [r3, #20]
 800065c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000660:	613b      	str	r3, [r7, #16]
 8000662:	693b      	ldr	r3, [r7, #16]
}
 8000664:	e034      	b.n	80006d0 <enableClock+0x100>
	else if(_port == GPIOD)
 8000666:	4b1d      	ldr	r3, [pc, #116]	; (80006dc <enableClock+0x10c>)
 8000668:	681b      	ldr	r3, [r3, #0]
 800066a:	4a20      	ldr	r2, [pc, #128]	; (80006ec <enableClock+0x11c>)
 800066c:	4293      	cmp	r3, r2
 800066e:	d10c      	bne.n	800068a <enableClock+0xba>
		__HAL_RCC_GPIOD_CLK_ENABLE();
 8000670:	4b1b      	ldr	r3, [pc, #108]	; (80006e0 <enableClock+0x110>)
 8000672:	695b      	ldr	r3, [r3, #20]
 8000674:	4a1a      	ldr	r2, [pc, #104]	; (80006e0 <enableClock+0x110>)
 8000676:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800067a:	6153      	str	r3, [r2, #20]
 800067c:	4b18      	ldr	r3, [pc, #96]	; (80006e0 <enableClock+0x110>)
 800067e:	695b      	ldr	r3, [r3, #20]
 8000680:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000684:	60fb      	str	r3, [r7, #12]
 8000686:	68fb      	ldr	r3, [r7, #12]
}
 8000688:	e022      	b.n	80006d0 <enableClock+0x100>
	else if(_port == GPIOE)
 800068a:	4b14      	ldr	r3, [pc, #80]	; (80006dc <enableClock+0x10c>)
 800068c:	681b      	ldr	r3, [r3, #0]
 800068e:	4a18      	ldr	r2, [pc, #96]	; (80006f0 <enableClock+0x120>)
 8000690:	4293      	cmp	r3, r2
 8000692:	d10c      	bne.n	80006ae <enableClock+0xde>
		__HAL_RCC_GPIOE_CLK_ENABLE();
 8000694:	4b12      	ldr	r3, [pc, #72]	; (80006e0 <enableClock+0x110>)
 8000696:	695b      	ldr	r3, [r3, #20]
 8000698:	4a11      	ldr	r2, [pc, #68]	; (80006e0 <enableClock+0x110>)
 800069a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800069e:	6153      	str	r3, [r2, #20]
 80006a0:	4b0f      	ldr	r3, [pc, #60]	; (80006e0 <enableClock+0x110>)
 80006a2:	695b      	ldr	r3, [r3, #20]
 80006a4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80006a8:	60bb      	str	r3, [r7, #8]
 80006aa:	68bb      	ldr	r3, [r7, #8]
}
 80006ac:	e010      	b.n	80006d0 <enableClock+0x100>
	else if(_port == GPIOF)
 80006ae:	4b0b      	ldr	r3, [pc, #44]	; (80006dc <enableClock+0x10c>)
 80006b0:	681b      	ldr	r3, [r3, #0]
 80006b2:	4a10      	ldr	r2, [pc, #64]	; (80006f4 <enableClock+0x124>)
 80006b4:	4293      	cmp	r3, r2
 80006b6:	d10b      	bne.n	80006d0 <enableClock+0x100>
		__HAL_RCC_GPIOF_CLK_ENABLE();
 80006b8:	4b09      	ldr	r3, [pc, #36]	; (80006e0 <enableClock+0x110>)
 80006ba:	695b      	ldr	r3, [r3, #20]
 80006bc:	4a08      	ldr	r2, [pc, #32]	; (80006e0 <enableClock+0x110>)
 80006be:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80006c2:	6153      	str	r3, [r2, #20]
 80006c4:	4b06      	ldr	r3, [pc, #24]	; (80006e0 <enableClock+0x110>)
 80006c6:	695b      	ldr	r3, [r3, #20]
 80006c8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80006cc:	607b      	str	r3, [r7, #4]
 80006ce:	687b      	ldr	r3, [r7, #4]
}
 80006d0:	bf00      	nop
 80006d2:	3724      	adds	r7, #36	; 0x24
 80006d4:	46bd      	mov	sp, r7
 80006d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006da:	4770      	bx	lr
 80006dc:	20004c58 	.word	0x20004c58
 80006e0:	40021000 	.word	0x40021000
 80006e4:	48000400 	.word	0x48000400
 80006e8:	48000800 	.word	0x48000800
 80006ec:	48000c00 	.word	0x48000c00
 80006f0:	48001000 	.word	0x48001000
 80006f4:	48001400 	.word	0x48001400

080006f8 <setRowOffsets>:

void setRowOffsets(int row0, int row1, int row2, int row3)
{
 80006f8:	b480      	push	{r7}
 80006fa:	b085      	sub	sp, #20
 80006fc:	af00      	add	r7, sp, #0
 80006fe:	60f8      	str	r0, [r7, #12]
 8000700:	60b9      	str	r1, [r7, #8]
 8000702:	607a      	str	r2, [r7, #4]
 8000704:	603b      	str	r3, [r7, #0]
  _row_offsets[0] = row0;
 8000706:	68fb      	ldr	r3, [r7, #12]
 8000708:	b2da      	uxtb	r2, r3
 800070a:	4b0a      	ldr	r3, [pc, #40]	; (8000734 <setRowOffsets+0x3c>)
 800070c:	701a      	strb	r2, [r3, #0]
  _row_offsets[1] = row1;
 800070e:	68bb      	ldr	r3, [r7, #8]
 8000710:	b2da      	uxtb	r2, r3
 8000712:	4b08      	ldr	r3, [pc, #32]	; (8000734 <setRowOffsets+0x3c>)
 8000714:	705a      	strb	r2, [r3, #1]
  _row_offsets[2] = row2;
 8000716:	687b      	ldr	r3, [r7, #4]
 8000718:	b2da      	uxtb	r2, r3
 800071a:	4b06      	ldr	r3, [pc, #24]	; (8000734 <setRowOffsets+0x3c>)
 800071c:	709a      	strb	r2, [r3, #2]
  _row_offsets[3] = row3;
 800071e:	683b      	ldr	r3, [r7, #0]
 8000720:	b2da      	uxtb	r2, r3
 8000722:	4b04      	ldr	r3, [pc, #16]	; (8000734 <setRowOffsets+0x3c>)
 8000724:	70da      	strb	r2, [r3, #3]
}
 8000726:	bf00      	nop
 8000728:	3714      	adds	r7, #20
 800072a:	46bd      	mov	sp, r7
 800072c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000730:	4770      	bx	lr
 8000732:	bf00      	nop
 8000734:	20004c50 	.word	0x20004c50

08000738 <clear>:

/********** high level commands, for the user! */
void clear(void)
{
 8000738:	b580      	push	{r7, lr}
 800073a:	af00      	add	r7, sp, #0
  command(LCD_CLEARDISPLAY);  // clear display, set cursor position to zero
 800073c:	2001      	movs	r0, #1
 800073e:	f000 f8a1 	bl	8000884 <command>
  osDelay(2);  // this command takes a long time!
 8000742:	2002      	movs	r0, #2
 8000744:	f004 ffe8 	bl	8005718 <osDelay>
}
 8000748:	bf00      	nop
 800074a:	bd80      	pop	{r7, pc}

0800074c <setCursor>:
  command(LCD_RETURNHOME);  // set cursor position to zero
  osDelay(2);  // this command takes a long time!
}

void setCursor(uint8_t col, uint8_t row)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	b084      	sub	sp, #16
 8000750:	af00      	add	r7, sp, #0
 8000752:	4603      	mov	r3, r0
 8000754:	460a      	mov	r2, r1
 8000756:	71fb      	strb	r3, [r7, #7]
 8000758:	4613      	mov	r3, r2
 800075a:	71bb      	strb	r3, [r7, #6]
  const size_t max_lines = sizeof(_row_offsets) / sizeof(*_row_offsets);
 800075c:	2304      	movs	r3, #4
 800075e:	60fb      	str	r3, [r7, #12]
  if ( row >= max_lines ) {
 8000760:	79bb      	ldrb	r3, [r7, #6]
 8000762:	68fa      	ldr	r2, [r7, #12]
 8000764:	429a      	cmp	r2, r3
 8000766:	d803      	bhi.n	8000770 <setCursor+0x24>
    row = max_lines - 1;    // we count rows starting w/0
 8000768:	68fb      	ldr	r3, [r7, #12]
 800076a:	b2db      	uxtb	r3, r3
 800076c:	3b01      	subs	r3, #1
 800076e:	71bb      	strb	r3, [r7, #6]
  }
  if ( row >= _numlines ) {
 8000770:	4b0d      	ldr	r3, [pc, #52]	; (80007a8 <setCursor+0x5c>)
 8000772:	781b      	ldrb	r3, [r3, #0]
 8000774:	79ba      	ldrb	r2, [r7, #6]
 8000776:	429a      	cmp	r2, r3
 8000778:	d303      	bcc.n	8000782 <setCursor+0x36>
    row = _numlines - 1;    // we count rows starting w/0
 800077a:	4b0b      	ldr	r3, [pc, #44]	; (80007a8 <setCursor+0x5c>)
 800077c:	781b      	ldrb	r3, [r3, #0]
 800077e:	3b01      	subs	r3, #1
 8000780:	71bb      	strb	r3, [r7, #6]
  }
  
  command(LCD_SETDDRAMADDR | (col + _row_offsets[row]));
 8000782:	79bb      	ldrb	r3, [r7, #6]
 8000784:	4a09      	ldr	r2, [pc, #36]	; (80007ac <setCursor+0x60>)
 8000786:	5cd2      	ldrb	r2, [r2, r3]
 8000788:	79fb      	ldrb	r3, [r7, #7]
 800078a:	4413      	add	r3, r2
 800078c:	b2db      	uxtb	r3, r3
 800078e:	b25b      	sxtb	r3, r3
 8000790:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000794:	b25b      	sxtb	r3, r3
 8000796:	b2db      	uxtb	r3, r3
 8000798:	4618      	mov	r0, r3
 800079a:	f000 f873 	bl	8000884 <command>
}
 800079e:	bf00      	nop
 80007a0:	3710      	adds	r7, #16
 80007a2:	46bd      	mov	sp, r7
 80007a4:	bd80      	pop	{r7, pc}
 80007a6:	bf00      	nop
 80007a8:	20004c5d 	.word	0x20004c5d
 80007ac:	20004c50 	.word	0x20004c50

080007b0 <display>:
// Turn the display on/off (quickly)
void noDisplay(void) {
  _displaycontrol &= ~LCD_DISPLAYON;
  command(LCD_DISPLAYCONTROL | _displaycontrol);
}
void display(void) {
 80007b0:	b580      	push	{r7, lr}
 80007b2:	af00      	add	r7, sp, #0
  _displaycontrol |= LCD_DISPLAYON;
 80007b4:	4b08      	ldr	r3, [pc, #32]	; (80007d8 <display+0x28>)
 80007b6:	781b      	ldrb	r3, [r3, #0]
 80007b8:	f043 0304 	orr.w	r3, r3, #4
 80007bc:	b2da      	uxtb	r2, r3
 80007be:	4b06      	ldr	r3, [pc, #24]	; (80007d8 <display+0x28>)
 80007c0:	701a      	strb	r2, [r3, #0]
  command(LCD_DISPLAYCONTROL | _displaycontrol);
 80007c2:	4b05      	ldr	r3, [pc, #20]	; (80007d8 <display+0x28>)
 80007c4:	781b      	ldrb	r3, [r3, #0]
 80007c6:	f043 0308 	orr.w	r3, r3, #8
 80007ca:	b2db      	uxtb	r3, r3
 80007cc:	4618      	mov	r0, r3
 80007ce:	f000 f859 	bl	8000884 <command>
}
 80007d2:	bf00      	nop
 80007d4:	bd80      	pop	{r7, pc}
 80007d6:	bf00      	nop
 80007d8:	20004c5c 	.word	0x20004c5c

080007dc <print>:
  _displaymode &= ~LCD_ENTRYSHIFTINCREMENT;
  command(LCD_ENTRYMODESET | _displaymode);
}

// This will print character string to the LCD
size_t print(const char str[]) {
 80007dc:	b580      	push	{r7, lr}
 80007de:	b086      	sub	sp, #24
 80007e0:	af00      	add	r7, sp, #0
 80007e2:	6078      	str	r0, [r7, #4]
  if (str == NULL) return 0;
 80007e4:	687b      	ldr	r3, [r7, #4]
 80007e6:	2b00      	cmp	r3, #0
 80007e8:	d101      	bne.n	80007ee <print+0x12>
 80007ea:	2300      	movs	r3, #0
 80007ec:	e01d      	b.n	800082a <print+0x4e>

  const uint8_t *buffer = (const uint8_t *)str;
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	617b      	str	r3, [r7, #20]
  size_t size = strlen(str);
 80007f2:	6878      	ldr	r0, [r7, #4]
 80007f4:	f7ff fcec 	bl	80001d0 <strlen>
 80007f8:	6138      	str	r0, [r7, #16]
  size_t n = 0;
 80007fa:	2300      	movs	r3, #0
 80007fc:	60fb      	str	r3, [r7, #12]

  while (size--) {
 80007fe:	e00c      	b.n	800081a <print+0x3e>
    if (write(*buffer++)) n++;
 8000800:	697b      	ldr	r3, [r7, #20]
 8000802:	1c5a      	adds	r2, r3, #1
 8000804:	617a      	str	r2, [r7, #20]
 8000806:	781b      	ldrb	r3, [r3, #0]
 8000808:	4618      	mov	r0, r3
 800080a:	f000 f849 	bl	80008a0 <write>
 800080e:	4603      	mov	r3, r0
 8000810:	2b00      	cmp	r3, #0
 8000812:	d008      	beq.n	8000826 <print+0x4a>
 8000814:	68fb      	ldr	r3, [r7, #12]
 8000816:	3301      	adds	r3, #1
 8000818:	60fb      	str	r3, [r7, #12]
  while (size--) {
 800081a:	693b      	ldr	r3, [r7, #16]
 800081c:	1e5a      	subs	r2, r3, #1
 800081e:	613a      	str	r2, [r7, #16]
 8000820:	2b00      	cmp	r3, #0
 8000822:	d1ed      	bne.n	8000800 <print+0x24>
 8000824:	e000      	b.n	8000828 <print+0x4c>
    else break;
 8000826:	bf00      	nop
  }
  return n;
 8000828:	68fb      	ldr	r3, [r7, #12]
}
 800082a:	4618      	mov	r0, r3
 800082c:	3718      	adds	r7, #24
 800082e:	46bd      	mov	sp, r7
 8000830:	bd80      	pop	{r7, pc}

08000832 <createChar>:

// Allows us to fill the first 8 CGRAM locations
// with custom characters
void createChar(uint8_t location, uint8_t charmap[]) {
 8000832:	b580      	push	{r7, lr}
 8000834:	b084      	sub	sp, #16
 8000836:	af00      	add	r7, sp, #0
 8000838:	4603      	mov	r3, r0
 800083a:	6039      	str	r1, [r7, #0]
 800083c:	71fb      	strb	r3, [r7, #7]
  location &= 0x7; // we only have 8 locations 0-7
 800083e:	79fb      	ldrb	r3, [r7, #7]
 8000840:	f003 0307 	and.w	r3, r3, #7
 8000844:	71fb      	strb	r3, [r7, #7]
  command(LCD_SETCGRAMADDR | (location << 3));
 8000846:	79fb      	ldrb	r3, [r7, #7]
 8000848:	00db      	lsls	r3, r3, #3
 800084a:	b25b      	sxtb	r3, r3
 800084c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000850:	b25b      	sxtb	r3, r3
 8000852:	b2db      	uxtb	r3, r3
 8000854:	4618      	mov	r0, r3
 8000856:	f000 f815 	bl	8000884 <command>
  for (int i=0; i<8; i++) {
 800085a:	2300      	movs	r3, #0
 800085c:	60fb      	str	r3, [r7, #12]
 800085e:	e009      	b.n	8000874 <createChar+0x42>
    write(charmap[i]);
 8000860:	68fb      	ldr	r3, [r7, #12]
 8000862:	683a      	ldr	r2, [r7, #0]
 8000864:	4413      	add	r3, r2
 8000866:	781b      	ldrb	r3, [r3, #0]
 8000868:	4618      	mov	r0, r3
 800086a:	f000 f819 	bl	80008a0 <write>
  for (int i=0; i<8; i++) {
 800086e:	68fb      	ldr	r3, [r7, #12]
 8000870:	3301      	adds	r3, #1
 8000872:	60fb      	str	r3, [r7, #12]
 8000874:	68fb      	ldr	r3, [r7, #12]
 8000876:	2b07      	cmp	r3, #7
 8000878:	ddf2      	ble.n	8000860 <createChar+0x2e>
  }
}
 800087a:	bf00      	nop
 800087c:	bf00      	nop
 800087e:	3710      	adds	r7, #16
 8000880:	46bd      	mov	sp, r7
 8000882:	bd80      	pop	{r7, pc}

08000884 <command>:

/*********** mid level commands, for sending data/cmds */

inline void command(uint8_t value) {
 8000884:	b580      	push	{r7, lr}
 8000886:	b082      	sub	sp, #8
 8000888:	af00      	add	r7, sp, #0
 800088a:	4603      	mov	r3, r0
 800088c:	71fb      	strb	r3, [r7, #7]
  send(value, GPIO_PIN_RESET);
 800088e:	79fb      	ldrb	r3, [r7, #7]
 8000890:	2100      	movs	r1, #0
 8000892:	4618      	mov	r0, r3
 8000894:	f000 f814 	bl	80008c0 <send>
}
 8000898:	bf00      	nop
 800089a:	3708      	adds	r7, #8
 800089c:	46bd      	mov	sp, r7
 800089e:	bd80      	pop	{r7, pc}

080008a0 <write>:

inline size_t write(uint8_t value) {
 80008a0:	b580      	push	{r7, lr}
 80008a2:	b082      	sub	sp, #8
 80008a4:	af00      	add	r7, sp, #0
 80008a6:	4603      	mov	r3, r0
 80008a8:	71fb      	strb	r3, [r7, #7]
  send(value, GPIO_PIN_SET);
 80008aa:	79fb      	ldrb	r3, [r7, #7]
 80008ac:	2101      	movs	r1, #1
 80008ae:	4618      	mov	r0, r3
 80008b0:	f000 f806 	bl	80008c0 <send>
  return 1; // assume sucess
 80008b4:	2301      	movs	r3, #1
}
 80008b6:	4618      	mov	r0, r3
 80008b8:	3708      	adds	r7, #8
 80008ba:	46bd      	mov	sp, r7
 80008bc:	bd80      	pop	{r7, pc}
	...

080008c0 <send>:

/************ low level data pushing commands **********/

// write either command or data, with automatic 4/8-bit selection
void send(uint8_t value, GPIO_PinState mode) {
 80008c0:	b580      	push	{r7, lr}
 80008c2:	b082      	sub	sp, #8
 80008c4:	af00      	add	r7, sp, #0
 80008c6:	4603      	mov	r3, r0
 80008c8:	460a      	mov	r2, r1
 80008ca:	71fb      	strb	r3, [r7, #7]
 80008cc:	4613      	mov	r3, r2
 80008ce:	71bb      	strb	r3, [r7, #6]
  HAL_GPIO_WritePin(_port, _rs_pin, mode);
 80008d0:	4b16      	ldr	r3, [pc, #88]	; (800092c <send+0x6c>)
 80008d2:	681b      	ldr	r3, [r3, #0]
 80008d4:	4a16      	ldr	r2, [pc, #88]	; (8000930 <send+0x70>)
 80008d6:	8811      	ldrh	r1, [r2, #0]
 80008d8:	79ba      	ldrb	r2, [r7, #6]
 80008da:	4618      	mov	r0, r3
 80008dc:	f002 f9d6 	bl	8002c8c <HAL_GPIO_WritePin>

  // if there is a RW pin indicated, set it low to Write
  if (_rw_pin != 255) { 
 80008e0:	4b14      	ldr	r3, [pc, #80]	; (8000934 <send+0x74>)
 80008e2:	881b      	ldrh	r3, [r3, #0]
 80008e4:	2bff      	cmp	r3, #255	; 0xff
 80008e6:	d007      	beq.n	80008f8 <send+0x38>
    HAL_GPIO_WritePin(_port, _rw_pin, GPIO_PIN_RESET);
 80008e8:	4b10      	ldr	r3, [pc, #64]	; (800092c <send+0x6c>)
 80008ea:	681b      	ldr	r3, [r3, #0]
 80008ec:	4a11      	ldr	r2, [pc, #68]	; (8000934 <send+0x74>)
 80008ee:	8811      	ldrh	r1, [r2, #0]
 80008f0:	2200      	movs	r2, #0
 80008f2:	4618      	mov	r0, r3
 80008f4:	f002 f9ca 	bl	8002c8c <HAL_GPIO_WritePin>
  }
  
  if (_displayfunction & LCD_8BITMODE) {
 80008f8:	4b0f      	ldr	r3, [pc, #60]	; (8000938 <send+0x78>)
 80008fa:	781b      	ldrb	r3, [r3, #0]
 80008fc:	f003 0310 	and.w	r3, r3, #16
 8000900:	2b00      	cmp	r3, #0
 8000902:	d004      	beq.n	800090e <send+0x4e>
    write8bits(value); 
 8000904:	79fb      	ldrb	r3, [r7, #7]
 8000906:	4618      	mov	r0, r3
 8000908:	f000 f86c 	bl	80009e4 <write8bits>
  } else {
    write4bits(value>>4);
    write4bits(value);
  }
}
 800090c:	e009      	b.n	8000922 <send+0x62>
    write4bits(value>>4);
 800090e:	79fb      	ldrb	r3, [r7, #7]
 8000910:	091b      	lsrs	r3, r3, #4
 8000912:	b2db      	uxtb	r3, r3
 8000914:	4618      	mov	r0, r3
 8000916:	f000 f83b 	bl	8000990 <write4bits>
    write4bits(value);
 800091a:	79fb      	ldrb	r3, [r7, #7]
 800091c:	4618      	mov	r0, r3
 800091e:	f000 f837 	bl	8000990 <write4bits>
}
 8000922:	bf00      	nop
 8000924:	3708      	adds	r7, #8
 8000926:	46bd      	mov	sp, r7
 8000928:	bd80      	pop	{r7, pc}
 800092a:	bf00      	nop
 800092c:	20004c58 	.word	0x20004c58
 8000930:	20004c74 	.word	0x20004c74
 8000934:	20004c54 	.word	0x20004c54
 8000938:	20004c71 	.word	0x20004c71

0800093c <pulseEnable>:

void pulseEnable(void) {
 800093c:	b580      	push	{r7, lr}
 800093e:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(_port, _enable_pin, GPIO_PIN_RESET);
 8000940:	4b11      	ldr	r3, [pc, #68]	; (8000988 <pulseEnable+0x4c>)
 8000942:	681b      	ldr	r3, [r3, #0]
 8000944:	4a11      	ldr	r2, [pc, #68]	; (800098c <pulseEnable+0x50>)
 8000946:	8811      	ldrh	r1, [r2, #0]
 8000948:	2200      	movs	r2, #0
 800094a:	4618      	mov	r0, r3
 800094c:	f002 f99e 	bl	8002c8c <HAL_GPIO_WritePin>
  osDelay(1);
 8000950:	2001      	movs	r0, #1
 8000952:	f004 fee1 	bl	8005718 <osDelay>
  HAL_GPIO_WritePin(_port, _enable_pin, GPIO_PIN_SET);
 8000956:	4b0c      	ldr	r3, [pc, #48]	; (8000988 <pulseEnable+0x4c>)
 8000958:	681b      	ldr	r3, [r3, #0]
 800095a:	4a0c      	ldr	r2, [pc, #48]	; (800098c <pulseEnable+0x50>)
 800095c:	8811      	ldrh	r1, [r2, #0]
 800095e:	2201      	movs	r2, #1
 8000960:	4618      	mov	r0, r3
 8000962:	f002 f993 	bl	8002c8c <HAL_GPIO_WritePin>
  osDelay(1);    // enable pulse must be >450ns
 8000966:	2001      	movs	r0, #1
 8000968:	f004 fed6 	bl	8005718 <osDelay>
  HAL_GPIO_WritePin(_port, _enable_pin, GPIO_PIN_RESET);
 800096c:	4b06      	ldr	r3, [pc, #24]	; (8000988 <pulseEnable+0x4c>)
 800096e:	681b      	ldr	r3, [r3, #0]
 8000970:	4a06      	ldr	r2, [pc, #24]	; (800098c <pulseEnable+0x50>)
 8000972:	8811      	ldrh	r1, [r2, #0]
 8000974:	2200      	movs	r2, #0
 8000976:	4618      	mov	r0, r3
 8000978:	f002 f988 	bl	8002c8c <HAL_GPIO_WritePin>
  osDelay(1);   // commands need > 37us to settle
 800097c:	2001      	movs	r0, #1
 800097e:	f004 fecb 	bl	8005718 <osDelay>
}
 8000982:	bf00      	nop
 8000984:	bd80      	pop	{r7, pc}
 8000986:	bf00      	nop
 8000988:	20004c58 	.word	0x20004c58
 800098c:	20004c72 	.word	0x20004c72

08000990 <write4bits>:

void write4bits(uint8_t value) {
 8000990:	b580      	push	{r7, lr}
 8000992:	b084      	sub	sp, #16
 8000994:	af00      	add	r7, sp, #0
 8000996:	4603      	mov	r3, r0
 8000998:	71fb      	strb	r3, [r7, #7]
  for (int i = 0; i < 4; i++) {
 800099a:	2300      	movs	r3, #0
 800099c:	60fb      	str	r3, [r7, #12]
 800099e:	e013      	b.n	80009c8 <write4bits+0x38>
    HAL_GPIO_WritePin(_port, _data_pins[i], ((value >> i) & 0x01)?GPIO_PIN_SET:GPIO_PIN_RESET);
 80009a0:	4b0e      	ldr	r3, [pc, #56]	; (80009dc <write4bits+0x4c>)
 80009a2:	6818      	ldr	r0, [r3, #0]
 80009a4:	4a0e      	ldr	r2, [pc, #56]	; (80009e0 <write4bits+0x50>)
 80009a6:	68fb      	ldr	r3, [r7, #12]
 80009a8:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 80009ac:	79fa      	ldrb	r2, [r7, #7]
 80009ae:	68fb      	ldr	r3, [r7, #12]
 80009b0:	fa42 f303 	asr.w	r3, r2, r3
 80009b4:	b2db      	uxtb	r3, r3
 80009b6:	f003 0301 	and.w	r3, r3, #1
 80009ba:	b2db      	uxtb	r3, r3
 80009bc:	461a      	mov	r2, r3
 80009be:	f002 f965 	bl	8002c8c <HAL_GPIO_WritePin>
  for (int i = 0; i < 4; i++) {
 80009c2:	68fb      	ldr	r3, [r7, #12]
 80009c4:	3301      	adds	r3, #1
 80009c6:	60fb      	str	r3, [r7, #12]
 80009c8:	68fb      	ldr	r3, [r7, #12]
 80009ca:	2b03      	cmp	r3, #3
 80009cc:	dde8      	ble.n	80009a0 <write4bits+0x10>
  }

  pulseEnable();
 80009ce:	f7ff ffb5 	bl	800093c <pulseEnable>
}
 80009d2:	bf00      	nop
 80009d4:	3710      	adds	r7, #16
 80009d6:	46bd      	mov	sp, r7
 80009d8:	bd80      	pop	{r7, pc}
 80009da:	bf00      	nop
 80009dc:	20004c58 	.word	0x20004c58
 80009e0:	20004c60 	.word	0x20004c60

080009e4 <write8bits>:

void write8bits(uint8_t value) {
 80009e4:	b580      	push	{r7, lr}
 80009e6:	b084      	sub	sp, #16
 80009e8:	af00      	add	r7, sp, #0
 80009ea:	4603      	mov	r3, r0
 80009ec:	71fb      	strb	r3, [r7, #7]
  for (int i = 0; i < 8; i++) {
 80009ee:	2300      	movs	r3, #0
 80009f0:	60fb      	str	r3, [r7, #12]
 80009f2:	e013      	b.n	8000a1c <write8bits+0x38>
    HAL_GPIO_WritePin(_port, _data_pins[i], ((value >> i) & 0x01)?GPIO_PIN_SET:GPIO_PIN_RESET);
 80009f4:	4b0e      	ldr	r3, [pc, #56]	; (8000a30 <write8bits+0x4c>)
 80009f6:	6818      	ldr	r0, [r3, #0]
 80009f8:	4a0e      	ldr	r2, [pc, #56]	; (8000a34 <write8bits+0x50>)
 80009fa:	68fb      	ldr	r3, [r7, #12]
 80009fc:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8000a00:	79fa      	ldrb	r2, [r7, #7]
 8000a02:	68fb      	ldr	r3, [r7, #12]
 8000a04:	fa42 f303 	asr.w	r3, r2, r3
 8000a08:	b2db      	uxtb	r3, r3
 8000a0a:	f003 0301 	and.w	r3, r3, #1
 8000a0e:	b2db      	uxtb	r3, r3
 8000a10:	461a      	mov	r2, r3
 8000a12:	f002 f93b 	bl	8002c8c <HAL_GPIO_WritePin>
  for (int i = 0; i < 8; i++) {
 8000a16:	68fb      	ldr	r3, [r7, #12]
 8000a18:	3301      	adds	r3, #1
 8000a1a:	60fb      	str	r3, [r7, #12]
 8000a1c:	68fb      	ldr	r3, [r7, #12]
 8000a1e:	2b07      	cmp	r3, #7
 8000a20:	dde8      	ble.n	80009f4 <write8bits+0x10>
  }
  
  pulseEnable();
 8000a22:	f7ff ff8b 	bl	800093c <pulseEnable>
}
 8000a26:	bf00      	nop
 8000a28:	3710      	adds	r7, #16
 8000a2a:	46bd      	mov	sp, r7
 8000a2c:	bd80      	pop	{r7, pc}
 8000a2e:	bf00      	nop
 8000a30:	20004c58 	.word	0x20004c58
 8000a34:	20004c60 	.word	0x20004c60

08000a38 <shoot>:

Bullet bullets[MAX_BULLET_COUNT];

int bulletCount = 0;

void shoot(int startRow, int startCol, Dir dir) {
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	b084      	sub	sp, #16
 8000a3c:	af00      	add	r7, sp, #0
 8000a3e:	60f8      	str	r0, [r7, #12]
 8000a40:	60b9      	str	r1, [r7, #8]
 8000a42:	4613      	mov	r3, r2
 8000a44:	71fb      	strb	r3, [r7, #7]
	if(bulletCount >= MAX_BULLET_COUNT)
 8000a46:	4b1d      	ldr	r3, [pc, #116]	; (8000abc <shoot+0x84>)
 8000a48:	681b      	ldr	r3, [r3, #0]
 8000a4a:	2b04      	cmp	r3, #4
 8000a4c:	dc31      	bgt.n	8000ab2 <shoot+0x7a>
		return;

	bullets[bulletCount].row = startRow;
 8000a4e:	4b1b      	ldr	r3, [pc, #108]	; (8000abc <shoot+0x84>)
 8000a50:	681a      	ldr	r2, [r3, #0]
 8000a52:	491b      	ldr	r1, [pc, #108]	; (8000ac0 <shoot+0x88>)
 8000a54:	4613      	mov	r3, r2
 8000a56:	005b      	lsls	r3, r3, #1
 8000a58:	4413      	add	r3, r2
 8000a5a:	009b      	lsls	r3, r3, #2
 8000a5c:	440b      	add	r3, r1
 8000a5e:	68fa      	ldr	r2, [r7, #12]
 8000a60:	601a      	str	r2, [r3, #0]
	bullets[bulletCount].col = startCol;
 8000a62:	4b16      	ldr	r3, [pc, #88]	; (8000abc <shoot+0x84>)
 8000a64:	681a      	ldr	r2, [r3, #0]
 8000a66:	4916      	ldr	r1, [pc, #88]	; (8000ac0 <shoot+0x88>)
 8000a68:	4613      	mov	r3, r2
 8000a6a:	005b      	lsls	r3, r3, #1
 8000a6c:	4413      	add	r3, r2
 8000a6e:	009b      	lsls	r3, r3, #2
 8000a70:	440b      	add	r3, r1
 8000a72:	3304      	adds	r3, #4
 8000a74:	68ba      	ldr	r2, [r7, #8]
 8000a76:	601a      	str	r2, [r3, #0]
	bullets[bulletCount].direction = dir;
 8000a78:	4b10      	ldr	r3, [pc, #64]	; (8000abc <shoot+0x84>)
 8000a7a:	681a      	ldr	r2, [r3, #0]
 8000a7c:	4910      	ldr	r1, [pc, #64]	; (8000ac0 <shoot+0x88>)
 8000a7e:	4613      	mov	r3, r2
 8000a80:	005b      	lsls	r3, r3, #1
 8000a82:	4413      	add	r3, r2
 8000a84:	009b      	lsls	r3, r3, #2
 8000a86:	440b      	add	r3, r1
 8000a88:	3308      	adds	r3, #8
 8000a8a:	79fa      	ldrb	r2, [r7, #7]
 8000a8c:	701a      	strb	r2, [r3, #0]

	putBullet(bullets[bulletCount]);
 8000a8e:	4b0b      	ldr	r3, [pc, #44]	; (8000abc <shoot+0x84>)
 8000a90:	681a      	ldr	r2, [r3, #0]
 8000a92:	490b      	ldr	r1, [pc, #44]	; (8000ac0 <shoot+0x88>)
 8000a94:	4613      	mov	r3, r2
 8000a96:	005b      	lsls	r3, r3, #1
 8000a98:	4413      	add	r3, r2
 8000a9a:	009b      	lsls	r3, r3, #2
 8000a9c:	440b      	add	r3, r1
 8000a9e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8000aa2:	f000 fbb7 	bl	8001214 <putBullet>

	bulletCount++;
 8000aa6:	4b05      	ldr	r3, [pc, #20]	; (8000abc <shoot+0x84>)
 8000aa8:	681b      	ldr	r3, [r3, #0]
 8000aaa:	3301      	adds	r3, #1
 8000aac:	4a03      	ldr	r2, [pc, #12]	; (8000abc <shoot+0x84>)
 8000aae:	6013      	str	r3, [r2, #0]
 8000ab0:	e000      	b.n	8000ab4 <shoot+0x7c>
		return;
 8000ab2:	bf00      	nop
}
 8000ab4:	3710      	adds	r7, #16
 8000ab6:	46bd      	mov	sp, r7
 8000ab8:	bd80      	pop	{r7, pc}
 8000aba:	bf00      	nop
 8000abc:	20000280 	.word	0x20000280
 8000ac0:	20004c78 	.word	0x20004c78

08000ac4 <removeBullet>:

void removeBullet(int index) {
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	b084      	sub	sp, #16
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	6078      	str	r0, [r7, #4]
	for(int i = index + 1; i < getBulletCount(); i++) {
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	3301      	adds	r3, #1
 8000ad0:	60fb      	str	r3, [r7, #12]
 8000ad2:	e015      	b.n	8000b00 <removeBullet+0x3c>
		bullets[i - 1] = bullets[i];
 8000ad4:	68fb      	ldr	r3, [r7, #12]
 8000ad6:	1e5a      	subs	r2, r3, #1
 8000ad8:	4911      	ldr	r1, [pc, #68]	; (8000b20 <removeBullet+0x5c>)
 8000ada:	4613      	mov	r3, r2
 8000adc:	005b      	lsls	r3, r3, #1
 8000ade:	4413      	add	r3, r2
 8000ae0:	009b      	lsls	r3, r3, #2
 8000ae2:	18c8      	adds	r0, r1, r3
 8000ae4:	490e      	ldr	r1, [pc, #56]	; (8000b20 <removeBullet+0x5c>)
 8000ae6:	68fa      	ldr	r2, [r7, #12]
 8000ae8:	4613      	mov	r3, r2
 8000aea:	005b      	lsls	r3, r3, #1
 8000aec:	4413      	add	r3, r2
 8000aee:	009b      	lsls	r3, r3, #2
 8000af0:	18ca      	adds	r2, r1, r3
 8000af2:	4603      	mov	r3, r0
 8000af4:	ca07      	ldmia	r2, {r0, r1, r2}
 8000af6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	for(int i = index + 1; i < getBulletCount(); i++) {
 8000afa:	68fb      	ldr	r3, [r7, #12]
 8000afc:	3301      	adds	r3, #1
 8000afe:	60fb      	str	r3, [r7, #12]
 8000b00:	f000 f870 	bl	8000be4 <getBulletCount>
 8000b04:	4602      	mov	r2, r0
 8000b06:	68fb      	ldr	r3, [r7, #12]
 8000b08:	4293      	cmp	r3, r2
 8000b0a:	dbe3      	blt.n	8000ad4 <removeBullet+0x10>
	}
	bulletCount--;
 8000b0c:	4b05      	ldr	r3, [pc, #20]	; (8000b24 <removeBullet+0x60>)
 8000b0e:	681b      	ldr	r3, [r3, #0]
 8000b10:	3b01      	subs	r3, #1
 8000b12:	4a04      	ldr	r2, [pc, #16]	; (8000b24 <removeBullet+0x60>)
 8000b14:	6013      	str	r3, [r2, #0]
}
 8000b16:	bf00      	nop
 8000b18:	3710      	adds	r7, #16
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	bd80      	pop	{r7, pc}
 8000b1e:	bf00      	nop
 8000b20:	20004c78 	.word	0x20004c78
 8000b24:	20000280 	.word	0x20000280

08000b28 <moveBullet>:

void moveBullet(int bulletIndex) {
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b084      	sub	sp, #16
 8000b2c:	af00      	add	r7, sp, #0
 8000b2e:	6078      	str	r0, [r7, #4]

	clearAt(bullets[bulletIndex].row, bullets[bulletIndex].col);
 8000b30:	492b      	ldr	r1, [pc, #172]	; (8000be0 <moveBullet+0xb8>)
 8000b32:	687a      	ldr	r2, [r7, #4]
 8000b34:	4613      	mov	r3, r2
 8000b36:	005b      	lsls	r3, r3, #1
 8000b38:	4413      	add	r3, r2
 8000b3a:	009b      	lsls	r3, r3, #2
 8000b3c:	440b      	add	r3, r1
 8000b3e:	6818      	ldr	r0, [r3, #0]
 8000b40:	4927      	ldr	r1, [pc, #156]	; (8000be0 <moveBullet+0xb8>)
 8000b42:	687a      	ldr	r2, [r7, #4]
 8000b44:	4613      	mov	r3, r2
 8000b46:	005b      	lsls	r3, r3, #1
 8000b48:	4413      	add	r3, r2
 8000b4a:	009b      	lsls	r3, r3, #2
 8000b4c:	440b      	add	r3, r1
 8000b4e:	3304      	adds	r3, #4
 8000b50:	681b      	ldr	r3, [r3, #0]
 8000b52:	4619      	mov	r1, r3
 8000b54:	f000 fb48 	bl	80011e8 <clearAt>

	if(bullets[bulletIndex].direction == UP) {
 8000b58:	4921      	ldr	r1, [pc, #132]	; (8000be0 <moveBullet+0xb8>)
 8000b5a:	687a      	ldr	r2, [r7, #4]
 8000b5c:	4613      	mov	r3, r2
 8000b5e:	005b      	lsls	r3, r3, #1
 8000b60:	4413      	add	r3, r2
 8000b62:	009b      	lsls	r3, r3, #2
 8000b64:	440b      	add	r3, r1
 8000b66:	3308      	adds	r3, #8
 8000b68:	781b      	ldrb	r3, [r3, #0]
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	d111      	bne.n	8000b92 <moveBullet+0x6a>
		bullets[bulletIndex].row--;
 8000b6e:	491c      	ldr	r1, [pc, #112]	; (8000be0 <moveBullet+0xb8>)
 8000b70:	687a      	ldr	r2, [r7, #4]
 8000b72:	4613      	mov	r3, r2
 8000b74:	005b      	lsls	r3, r3, #1
 8000b76:	4413      	add	r3, r2
 8000b78:	009b      	lsls	r3, r3, #2
 8000b7a:	440b      	add	r3, r1
 8000b7c:	681b      	ldr	r3, [r3, #0]
 8000b7e:	1e59      	subs	r1, r3, #1
 8000b80:	4817      	ldr	r0, [pc, #92]	; (8000be0 <moveBullet+0xb8>)
 8000b82:	687a      	ldr	r2, [r7, #4]
 8000b84:	4613      	mov	r3, r2
 8000b86:	005b      	lsls	r3, r3, #1
 8000b88:	4413      	add	r3, r2
 8000b8a:	009b      	lsls	r3, r3, #2
 8000b8c:	4403      	add	r3, r0
 8000b8e:	6019      	str	r1, [r3, #0]
 8000b90:	e010      	b.n	8000bb4 <moveBullet+0x8c>
	} else {
		bullets[bulletIndex].row++;
 8000b92:	4913      	ldr	r1, [pc, #76]	; (8000be0 <moveBullet+0xb8>)
 8000b94:	687a      	ldr	r2, [r7, #4]
 8000b96:	4613      	mov	r3, r2
 8000b98:	005b      	lsls	r3, r3, #1
 8000b9a:	4413      	add	r3, r2
 8000b9c:	009b      	lsls	r3, r3, #2
 8000b9e:	440b      	add	r3, r1
 8000ba0:	681b      	ldr	r3, [r3, #0]
 8000ba2:	1c59      	adds	r1, r3, #1
 8000ba4:	480e      	ldr	r0, [pc, #56]	; (8000be0 <moveBullet+0xb8>)
 8000ba6:	687a      	ldr	r2, [r7, #4]
 8000ba8:	4613      	mov	r3, r2
 8000baa:	005b      	lsls	r3, r3, #1
 8000bac:	4413      	add	r3, r2
 8000bae:	009b      	lsls	r3, r3, #2
 8000bb0:	4403      	add	r3, r0
 8000bb2:	6019      	str	r1, [r3, #0]
	}

	int row = bullets[bulletIndex].row;
 8000bb4:	490a      	ldr	r1, [pc, #40]	; (8000be0 <moveBullet+0xb8>)
 8000bb6:	687a      	ldr	r2, [r7, #4]
 8000bb8:	4613      	mov	r3, r2
 8000bba:	005b      	lsls	r3, r3, #1
 8000bbc:	4413      	add	r3, r2
 8000bbe:	009b      	lsls	r3, r3, #2
 8000bc0:	440b      	add	r3, r1
 8000bc2:	681b      	ldr	r3, [r3, #0]
 8000bc4:	60fb      	str	r3, [r7, #12]
	if(row < 0 || row >= VERTICAL_LCD_ROWS) {
 8000bc6:	68fb      	ldr	r3, [r7, #12]
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	db02      	blt.n	8000bd2 <moveBullet+0xaa>
 8000bcc:	68fb      	ldr	r3, [r7, #12]
 8000bce:	2b13      	cmp	r3, #19
 8000bd0:	dd02      	ble.n	8000bd8 <moveBullet+0xb0>
		removeBullet(bulletIndex);
 8000bd2:	6878      	ldr	r0, [r7, #4]
 8000bd4:	f7ff ff76 	bl	8000ac4 <removeBullet>
	}
}
 8000bd8:	bf00      	nop
 8000bda:	3710      	adds	r7, #16
 8000bdc:	46bd      	mov	sp, r7
 8000bde:	bd80      	pop	{r7, pc}
 8000be0:	20004c78 	.word	0x20004c78

08000be4 <getBulletCount>:

int getBulletCount() {
 8000be4:	b480      	push	{r7}
 8000be6:	af00      	add	r7, sp, #0
	return bulletCount;
 8000be8:	4b03      	ldr	r3, [pc, #12]	; (8000bf8 <getBulletCount+0x14>)
 8000bea:	681b      	ldr	r3, [r3, #0]
}
 8000bec:	4618      	mov	r0, r3
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop
 8000bf8:	20000280 	.word	0x20000280

08000bfc <getBullet>:

Bullet getBullet(int index) {
 8000bfc:	b480      	push	{r7}
 8000bfe:	b083      	sub	sp, #12
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	6078      	str	r0, [r7, #4]
 8000c04:	6039      	str	r1, [r7, #0]
	return bullets[index];
 8000c06:	6878      	ldr	r0, [r7, #4]
 8000c08:	4908      	ldr	r1, [pc, #32]	; (8000c2c <getBullet+0x30>)
 8000c0a:	683a      	ldr	r2, [r7, #0]
 8000c0c:	4613      	mov	r3, r2
 8000c0e:	005b      	lsls	r3, r3, #1
 8000c10:	4413      	add	r3, r2
 8000c12:	009b      	lsls	r3, r3, #2
 8000c14:	18ca      	adds	r2, r1, r3
 8000c16:	4603      	mov	r3, r0
 8000c18:	ca07      	ldmia	r2, {r0, r1, r2}
 8000c1a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
}
 8000c1e:	6878      	ldr	r0, [r7, #4]
 8000c20:	370c      	adds	r7, #12
 8000c22:	46bd      	mov	sp, r7
 8000c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c28:	4770      	bx	lr
 8000c2a:	bf00      	nop
 8000c2c:	20004c78 	.word	0x20004c78

08000c30 <moveAllBullets>:

void moveAllBullets() {
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b082      	sub	sp, #8
 8000c34:	af00      	add	r7, sp, #0
	for(int i = 0; i < getBulletCount(); i++) {
 8000c36:	2300      	movs	r3, #0
 8000c38:	607b      	str	r3, [r7, #4]
 8000c3a:	e005      	b.n	8000c48 <moveAllBullets+0x18>
		moveBullet(i);
 8000c3c:	6878      	ldr	r0, [r7, #4]
 8000c3e:	f7ff ff73 	bl	8000b28 <moveBullet>
	for(int i = 0; i < getBulletCount(); i++) {
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	3301      	adds	r3, #1
 8000c46:	607b      	str	r3, [r7, #4]
 8000c48:	f7ff ffcc 	bl	8000be4 <getBulletCount>
 8000c4c:	4602      	mov	r2, r0
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	4293      	cmp	r3, r2
 8000c52:	dbf3      	blt.n	8000c3c <moveAllBullets+0xc>
	}
}
 8000c54:	bf00      	nop
 8000c56:	bf00      	nop
 8000c58:	3708      	adds	r7, #8
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	bd80      	pop	{r7, pc}
	...

08000c60 <updateAllBulletsOnMatrix>:

void updateAllBulletsOnMatrix() {
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b082      	sub	sp, #8
 8000c64:	af00      	add	r7, sp, #0
	for(int i = 0; i < getBulletCount(); i++) {
 8000c66:	2300      	movs	r3, #0
 8000c68:	607b      	str	r3, [r7, #4]
 8000c6a:	e01c      	b.n	8000ca6 <updateAllBulletsOnMatrix+0x46>
		int row = bullets[i].row;
 8000c6c:	4913      	ldr	r1, [pc, #76]	; (8000cbc <updateAllBulletsOnMatrix+0x5c>)
 8000c6e:	687a      	ldr	r2, [r7, #4]
 8000c70:	4613      	mov	r3, r2
 8000c72:	005b      	lsls	r3, r3, #1
 8000c74:	4413      	add	r3, r2
 8000c76:	009b      	lsls	r3, r3, #2
 8000c78:	440b      	add	r3, r1
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	603b      	str	r3, [r7, #0]
		if(row >= 0 && row < VERTICAL_LCD_ROWS) {
 8000c7e:	683b      	ldr	r3, [r7, #0]
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	db0d      	blt.n	8000ca0 <updateAllBulletsOnMatrix+0x40>
 8000c84:	683b      	ldr	r3, [r7, #0]
 8000c86:	2b13      	cmp	r3, #19
 8000c88:	dc0a      	bgt.n	8000ca0 <updateAllBulletsOnMatrix+0x40>
			putBullet(bullets[i]);
 8000c8a:	490c      	ldr	r1, [pc, #48]	; (8000cbc <updateAllBulletsOnMatrix+0x5c>)
 8000c8c:	687a      	ldr	r2, [r7, #4]
 8000c8e:	4613      	mov	r3, r2
 8000c90:	005b      	lsls	r3, r3, #1
 8000c92:	4413      	add	r3, r2
 8000c94:	009b      	lsls	r3, r3, #2
 8000c96:	440b      	add	r3, r1
 8000c98:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8000c9c:	f000 faba 	bl	8001214 <putBullet>
	for(int i = 0; i < getBulletCount(); i++) {
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	3301      	adds	r3, #1
 8000ca4:	607b      	str	r3, [r7, #4]
 8000ca6:	f7ff ff9d 	bl	8000be4 <getBulletCount>
 8000caa:	4602      	mov	r2, r0
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	4293      	cmp	r3, r2
 8000cb0:	dbdc      	blt.n	8000c6c <updateAllBulletsOnMatrix+0xc>
		}
	}
}
 8000cb2:	bf00      	nop
 8000cb4:	bf00      	nop
 8000cb6:	3708      	adds	r7, #8
 8000cb8:	46bd      	mov	sp, r7
 8000cba:	bd80      	pop	{r7, pc}
 8000cbc:	20004c78 	.word	0x20004c78

08000cc0 <handleHittingEnemy>:

void handleHittingEnemy() {
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	b084      	sub	sp, #16
 8000cc4:	af00      	add	r7, sp, #0
	for(int i = getBulletCount() - 1; i >= 0; i--) {
 8000cc6:	f7ff ff8d 	bl	8000be4 <getBulletCount>
 8000cca:	4603      	mov	r3, r0
 8000ccc:	3b01      	subs	r3, #1
 8000cce:	60fb      	str	r3, [r7, #12]
 8000cd0:	e01c      	b.n	8000d0c <handleHittingEnemy+0x4c>
		Bullet bullet = getBullet(i);
 8000cd2:	463b      	mov	r3, r7
 8000cd4:	68f9      	ldr	r1, [r7, #12]
 8000cd6:	4618      	mov	r0, r3
 8000cd8:	f7ff ff90 	bl	8000bfc <getBullet>
		if(isEnemy(bullet.row, bullet.col)) {
 8000cdc:	683b      	ldr	r3, [r7, #0]
 8000cde:	687a      	ldr	r2, [r7, #4]
 8000ce0:	4611      	mov	r1, r2
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	f000 fbe8 	bl	80014b8 <isEnemy>
 8000ce8:	4603      	mov	r3, r0
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	d00b      	beq.n	8000d06 <handleHittingEnemy+0x46>
			incrementKilledEnemyCount();
 8000cee:	f000 f8a1 	bl	8000e34 <incrementKilledEnemyCount>
			clearAt(bullet.row, bullet.col);
 8000cf2:	683b      	ldr	r3, [r7, #0]
 8000cf4:	687a      	ldr	r2, [r7, #4]
 8000cf6:	4611      	mov	r1, r2
 8000cf8:	4618      	mov	r0, r3
 8000cfa:	f000 fa75 	bl	80011e8 <clearAt>
			removeBullet(i);
 8000cfe:	68f8      	ldr	r0, [r7, #12]
 8000d00:	f7ff fee0 	bl	8000ac4 <removeBullet>
			break;
		}
	}
}
 8000d04:	e005      	b.n	8000d12 <handleHittingEnemy+0x52>
	for(int i = getBulletCount() - 1; i >= 0; i--) {
 8000d06:	68fb      	ldr	r3, [r7, #12]
 8000d08:	3b01      	subs	r3, #1
 8000d0a:	60fb      	str	r3, [r7, #12]
 8000d0c:	68fb      	ldr	r3, [r7, #12]
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	dadf      	bge.n	8000cd2 <handleHittingEnemy+0x12>
}
 8000d12:	bf00      	nop
 8000d14:	3710      	adds	r7, #16
 8000d16:	46bd      	mov	sp, r7
 8000d18:	bd80      	pop	{r7, pc}

08000d1a <handleHittingHero>:

void handleHittingHero() {
 8000d1a:	b590      	push	{r4, r7, lr}
 8000d1c:	b085      	sub	sp, #20
 8000d1e:	af00      	add	r7, sp, #0
	for(int i = 0; i < getBulletCount(); i++) {
 8000d20:	2300      	movs	r3, #0
 8000d22:	60fb      	str	r3, [r7, #12]
 8000d24:	e019      	b.n	8000d5a <handleHittingHero+0x40>
		Bullet bullet = getBullet(i);
 8000d26:	463b      	mov	r3, r7
 8000d28:	68f9      	ldr	r1, [r7, #12]
 8000d2a:	4618      	mov	r0, r3
 8000d2c:	f7ff ff66 	bl	8000bfc <getBullet>
		if(bullet.row == getHeroRow() && bullet.col == getHeroCol()) {
 8000d30:	683c      	ldr	r4, [r7, #0]
 8000d32:	f000 faa7 	bl	8001284 <getHeroRow>
 8000d36:	4603      	mov	r3, r0
 8000d38:	429c      	cmp	r4, r3
 8000d3a:	d10b      	bne.n	8000d54 <handleHittingHero+0x3a>
 8000d3c:	687c      	ldr	r4, [r7, #4]
 8000d3e:	f000 fa7f 	bl	8001240 <getHeroCol>
 8000d42:	4603      	mov	r3, r0
 8000d44:	429c      	cmp	r4, r3
 8000d46:	d105      	bne.n	8000d54 <handleHittingHero+0x3a>
			decrementHeroLevelHealth();
 8000d48:	f000 f882 	bl	8000e50 <decrementHeroLevelHealth>
			removeBullet(i);
 8000d4c:	68f8      	ldr	r0, [r7, #12]
 8000d4e:	f7ff feb9 	bl	8000ac4 <removeBullet>
			break;
		}
	}
}
 8000d52:	e008      	b.n	8000d66 <handleHittingHero+0x4c>
	for(int i = 0; i < getBulletCount(); i++) {
 8000d54:	68fb      	ldr	r3, [r7, #12]
 8000d56:	3301      	adds	r3, #1
 8000d58:	60fb      	str	r3, [r7, #12]
 8000d5a:	f7ff ff43 	bl	8000be4 <getBulletCount>
 8000d5e:	4602      	mov	r2, r0
 8000d60:	68fb      	ldr	r3, [r7, #12]
 8000d62:	4293      	cmp	r3, r2
 8000d64:	dbdf      	blt.n	8000d26 <handleHittingHero+0xc>
}
 8000d66:	bf00      	nop
 8000d68:	3714      	adds	r7, #20
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	bd90      	pop	{r4, r7, pc}
	...

08000d70 <setDifficultyLevel>:

int score = 0;

GameState state;

void setDifficultyLevel(int level) {
 8000d70:	b480      	push	{r7}
 8000d72:	b083      	sub	sp, #12
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	6078      	str	r0, [r7, #4]
	switch(level) {
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	2b02      	cmp	r3, #2
 8000d7c:	d01f      	beq.n	8000dbe <setDifficultyLevel+0x4e>
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	2b02      	cmp	r3, #2
 8000d82:	dc27      	bgt.n	8000dd4 <setDifficultyLevel+0x64>
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	d003      	beq.n	8000d92 <setDifficultyLevel+0x22>
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	2b01      	cmp	r3, #1
 8000d8e:	d00b      	beq.n	8000da8 <setDifficultyLevel+0x38>
		moveEnemiesDownInterval = 1000;
		heroLevelHealth = 3;
		killedEnemyCountToWin = 35;
		break;
	}
}
 8000d90:	e020      	b.n	8000dd4 <setDifficultyLevel+0x64>
		moveEnemiesDownInterval = 5000;
 8000d92:	4b13      	ldr	r3, [pc, #76]	; (8000de0 <setDifficultyLevel+0x70>)
 8000d94:	f241 3288 	movw	r2, #5000	; 0x1388
 8000d98:	601a      	str	r2, [r3, #0]
		heroLevelHealth = 7;
 8000d9a:	4b12      	ldr	r3, [pc, #72]	; (8000de4 <setDifficultyLevel+0x74>)
 8000d9c:	2207      	movs	r2, #7
 8000d9e:	601a      	str	r2, [r3, #0]
		killedEnemyCountToWin = 15;
 8000da0:	4b11      	ldr	r3, [pc, #68]	; (8000de8 <setDifficultyLevel+0x78>)
 8000da2:	220f      	movs	r2, #15
 8000da4:	601a      	str	r2, [r3, #0]
		break;
 8000da6:	e015      	b.n	8000dd4 <setDifficultyLevel+0x64>
		moveEnemiesDownInterval = 3000;
 8000da8:	4b0d      	ldr	r3, [pc, #52]	; (8000de0 <setDifficultyLevel+0x70>)
 8000daa:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8000dae:	601a      	str	r2, [r3, #0]
		heroLevelHealth = 5;
 8000db0:	4b0c      	ldr	r3, [pc, #48]	; (8000de4 <setDifficultyLevel+0x74>)
 8000db2:	2205      	movs	r2, #5
 8000db4:	601a      	str	r2, [r3, #0]
		killedEnemyCountToWin = 25;
 8000db6:	4b0c      	ldr	r3, [pc, #48]	; (8000de8 <setDifficultyLevel+0x78>)
 8000db8:	2219      	movs	r2, #25
 8000dba:	601a      	str	r2, [r3, #0]
		break;
 8000dbc:	e00a      	b.n	8000dd4 <setDifficultyLevel+0x64>
		moveEnemiesDownInterval = 1000;
 8000dbe:	4b08      	ldr	r3, [pc, #32]	; (8000de0 <setDifficultyLevel+0x70>)
 8000dc0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000dc4:	601a      	str	r2, [r3, #0]
		heroLevelHealth = 3;
 8000dc6:	4b07      	ldr	r3, [pc, #28]	; (8000de4 <setDifficultyLevel+0x74>)
 8000dc8:	2203      	movs	r2, #3
 8000dca:	601a      	str	r2, [r3, #0]
		killedEnemyCountToWin = 35;
 8000dcc:	4b06      	ldr	r3, [pc, #24]	; (8000de8 <setDifficultyLevel+0x78>)
 8000dce:	2223      	movs	r2, #35	; 0x23
 8000dd0:	601a      	str	r2, [r3, #0]
		break;
 8000dd2:	bf00      	nop
}
 8000dd4:	bf00      	nop
 8000dd6:	370c      	adds	r7, #12
 8000dd8:	46bd      	mov	sp, r7
 8000dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dde:	4770      	bx	lr
 8000de0:	2000001c 	.word	0x2000001c
 8000de4:	20000020 	.word	0x20000020
 8000de8:	20000024 	.word	0x20000024

08000dec <getMoveEnemiesDownInterval>:

int getMoveEnemiesDownInterval() {
 8000dec:	b480      	push	{r7}
 8000dee:	af00      	add	r7, sp, #0
	return moveEnemiesDownInterval;
 8000df0:	4b03      	ldr	r3, [pc, #12]	; (8000e00 <getMoveEnemiesDownInterval+0x14>)
 8000df2:	681b      	ldr	r3, [r3, #0]
}
 8000df4:	4618      	mov	r0, r3
 8000df6:	46bd      	mov	sp, r7
 8000df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dfc:	4770      	bx	lr
 8000dfe:	bf00      	nop
 8000e00:	2000001c 	.word	0x2000001c

08000e04 <getHeroLevelHealth>:

int getHeroLevelHealth() {
 8000e04:	b480      	push	{r7}
 8000e06:	af00      	add	r7, sp, #0
	return heroLevelHealth;
 8000e08:	4b03      	ldr	r3, [pc, #12]	; (8000e18 <getHeroLevelHealth+0x14>)
 8000e0a:	681b      	ldr	r3, [r3, #0]
}
 8000e0c:	4618      	mov	r0, r3
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e14:	4770      	bx	lr
 8000e16:	bf00      	nop
 8000e18:	20000020 	.word	0x20000020

08000e1c <getKilledEnemyCountToWin>:

int getKilledEnemyCountToWin() {
 8000e1c:	b480      	push	{r7}
 8000e1e:	af00      	add	r7, sp, #0
	return killedEnemyCountToWin;
 8000e20:	4b03      	ldr	r3, [pc, #12]	; (8000e30 <getKilledEnemyCountToWin+0x14>)
 8000e22:	681b      	ldr	r3, [r3, #0]
}
 8000e24:	4618      	mov	r0, r3
 8000e26:	46bd      	mov	sp, r7
 8000e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e2c:	4770      	bx	lr
 8000e2e:	bf00      	nop
 8000e30:	20000024 	.word	0x20000024

08000e34 <incrementKilledEnemyCount>:

void incrementKilledEnemyCount() {
 8000e34:	b480      	push	{r7}
 8000e36:	af00      	add	r7, sp, #0
	killedEnemyCountToWin++;
 8000e38:	4b04      	ldr	r3, [pc, #16]	; (8000e4c <incrementKilledEnemyCount+0x18>)
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	3301      	adds	r3, #1
 8000e3e:	4a03      	ldr	r2, [pc, #12]	; (8000e4c <incrementKilledEnemyCount+0x18>)
 8000e40:	6013      	str	r3, [r2, #0]
}
 8000e42:	bf00      	nop
 8000e44:	46bd      	mov	sp, r7
 8000e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e4a:	4770      	bx	lr
 8000e4c:	20000024 	.word	0x20000024

08000e50 <decrementHeroLevelHealth>:

void decrementHeroLevelHealth() {
 8000e50:	b480      	push	{r7}
 8000e52:	af00      	add	r7, sp, #0
	heroLevelHealth--;
 8000e54:	4b04      	ldr	r3, [pc, #16]	; (8000e68 <decrementHeroLevelHealth+0x18>)
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	3b01      	subs	r3, #1
 8000e5a:	4a03      	ldr	r2, [pc, #12]	; (8000e68 <decrementHeroLevelHealth+0x18>)
 8000e5c:	6013      	str	r3, [r2, #0]
}
 8000e5e:	bf00      	nop
 8000e60:	46bd      	mov	sp, r7
 8000e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e66:	4770      	bx	lr
 8000e68:	20000020 	.word	0x20000020

08000e6c <getPlayerName>:

void setPlayerName(char name[MAX_NAME_LENGTH]) {
	strcpy(playerName, name); // This might cause a bug
}

char* getPlayerName() {
 8000e6c:	b480      	push	{r7}
 8000e6e:	af00      	add	r7, sp, #0
	return playerName;
 8000e70:	4b02      	ldr	r3, [pc, #8]	; (8000e7c <getPlayerName+0x10>)
}
 8000e72:	4618      	mov	r0, r3
 8000e74:	46bd      	mov	sp, r7
 8000e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e7a:	4770      	bx	lr
 8000e7c:	20000028 	.word	0x20000028

08000e80 <getScore>:

void incrementScore() {
	score++;
}

int getScore() {
 8000e80:	b480      	push	{r7}
 8000e82:	af00      	add	r7, sp, #0
	return score;
 8000e84:	4b03      	ldr	r3, [pc, #12]	; (8000e94 <getScore+0x14>)
 8000e86:	681b      	ldr	r3, [r3, #0]
}
 8000e88:	4618      	mov	r0, r3
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e90:	4770      	bx	lr
 8000e92:	bf00      	nop
 8000e94:	2000028c 	.word	0x2000028c

08000e98 <getGameState>:

void setGameState(GameState s) {
	state = s;
}

GameState getGameState() {
 8000e98:	b480      	push	{r7}
 8000e9a:	af00      	add	r7, sp, #0
	return state;
 8000e9c:	4b03      	ldr	r3, [pc, #12]	; (8000eac <getGameState+0x14>)
 8000e9e:	781b      	ldrb	r3, [r3, #0]
}
 8000ea0:	4618      	mov	r0, r3
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea8:	4770      	bx	lr
 8000eaa:	bf00      	nop
 8000eac:	20004cb4 	.word	0x20004cb4

08000eb0 <HAL_GPIO_EXTI_Callback>:
volatile uint32_t last_gpio_exti;

int keyNumber = -1;

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000eb0:	b590      	push	{r4, r7, lr}
 8000eb2:	b085      	sub	sp, #20
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	4603      	mov	r3, r0
 8000eb8:	80fb      	strh	r3, [r7, #6]

  if (last_gpio_exti + 200 > osKernelGetTickCount()) // Simple button debouncing
 8000eba:	4b55      	ldr	r3, [pc, #340]	; (8001010 <HAL_GPIO_EXTI_Callback+0x160>)
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	f103 04c8 	add.w	r4, r3, #200	; 0xc8
 8000ec2:	f004 fb57 	bl	8005574 <osKernelGetTickCount>
 8000ec6:	4603      	mov	r3, r0
 8000ec8:	429c      	cmp	r4, r3
 8000eca:	f200 809a 	bhi.w	8001002 <HAL_GPIO_EXTI_Callback+0x152>
  {
    return;
  }
  last_gpio_exti = osKernelGetTickCount();
 8000ece:	f004 fb51 	bl	8005574 <osKernelGetTickCount>
 8000ed2:	4603      	mov	r3, r0
 8000ed4:	4a4e      	ldr	r2, [pc, #312]	; (8001010 <HAL_GPIO_EXTI_Callback+0x160>)
 8000ed6:	6013      	str	r3, [r2, #0]
//  send_deftask();
  int8_t row_number = -1;
 8000ed8:	23ff      	movs	r3, #255	; 0xff
 8000eda:	73fb      	strb	r3, [r7, #15]
  int8_t column_number = -1;
 8000edc:	23ff      	movs	r3, #255	; 0xff
 8000ede:	73bb      	strb	r3, [r7, #14]
  {
    // blue_button_pressed = 1;
    // return;
  }

  for (uint8_t row = 0; row < 4; row++) // Loop through Rows
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	737b      	strb	r3, [r7, #13]
 8000ee4:	e00b      	b.n	8000efe <HAL_GPIO_EXTI_Callback+0x4e>
  {
    if (GPIO_Pin == Row_pins[row])
 8000ee6:	7b7b      	ldrb	r3, [r7, #13]
 8000ee8:	4a4a      	ldr	r2, [pc, #296]	; (8001014 <HAL_GPIO_EXTI_Callback+0x164>)
 8000eea:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000eee:	88fa      	ldrh	r2, [r7, #6]
 8000ef0:	429a      	cmp	r2, r3
 8000ef2:	d101      	bne.n	8000ef8 <HAL_GPIO_EXTI_Callback+0x48>
    {
      row_number = row;
 8000ef4:	7b7b      	ldrb	r3, [r7, #13]
 8000ef6:	73fb      	strb	r3, [r7, #15]
  for (uint8_t row = 0; row < 4; row++) // Loop through Rows
 8000ef8:	7b7b      	ldrb	r3, [r7, #13]
 8000efa:	3301      	adds	r3, #1
 8000efc:	737b      	strb	r3, [r7, #13]
 8000efe:	7b7b      	ldrb	r3, [r7, #13]
 8000f00:	2b03      	cmp	r3, #3
 8000f02:	d9f0      	bls.n	8000ee6 <HAL_GPIO_EXTI_Callback+0x36>
    }
  }

  HAL_GPIO_WritePin(Column_ports[0], Column_pins[0], 0);
 8000f04:	4b44      	ldr	r3, [pc, #272]	; (8001018 <HAL_GPIO_EXTI_Callback+0x168>)
 8000f06:	2110      	movs	r1, #16
 8000f08:	2200      	movs	r2, #0
 8000f0a:	4618      	mov	r0, r3
 8000f0c:	f001 febe 	bl	8002c8c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(Column_ports[1], Column_pins[1], 0);
 8000f10:	4b41      	ldr	r3, [pc, #260]	; (8001018 <HAL_GPIO_EXTI_Callback+0x168>)
 8000f12:	2140      	movs	r1, #64	; 0x40
 8000f14:	2200      	movs	r2, #0
 8000f16:	4618      	mov	r0, r3
 8000f18:	f001 feb8 	bl	8002c8c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(Column_ports[2], Column_pins[2], 0);
 8000f1c:	4b3f      	ldr	r3, [pc, #252]	; (800101c <HAL_GPIO_EXTI_Callback+0x16c>)
 8000f1e:	2108      	movs	r1, #8
 8000f20:	2200      	movs	r2, #0
 8000f22:	4618      	mov	r0, r3
 8000f24:	f001 feb2 	bl	8002c8c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(Column_ports[3], Column_pins[3], 0);
 8000f28:	4b3c      	ldr	r3, [pc, #240]	; (800101c <HAL_GPIO_EXTI_Callback+0x16c>)
 8000f2a:	2120      	movs	r1, #32
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	4618      	mov	r0, r3
 8000f30:	f001 feac 	bl	8002c8c <HAL_GPIO_WritePin>

  for (uint8_t col = 0; col < 4; col++) // Loop through Columns
 8000f34:	2300      	movs	r3, #0
 8000f36:	733b      	strb	r3, [r7, #12]
 8000f38:	e02d      	b.n	8000f96 <HAL_GPIO_EXTI_Callback+0xe6>
  {
    HAL_GPIO_WritePin(Column_ports[col], Column_pins[col], 1);
 8000f3a:	7b3b      	ldrb	r3, [r7, #12]
 8000f3c:	4a38      	ldr	r2, [pc, #224]	; (8001020 <HAL_GPIO_EXTI_Callback+0x170>)
 8000f3e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000f42:	7b3b      	ldrb	r3, [r7, #12]
 8000f44:	4a37      	ldr	r2, [pc, #220]	; (8001024 <HAL_GPIO_EXTI_Callback+0x174>)
 8000f46:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000f4a:	2201      	movs	r2, #1
 8000f4c:	4619      	mov	r1, r3
 8000f4e:	f001 fe9d 	bl	8002c8c <HAL_GPIO_WritePin>
    if (HAL_GPIO_ReadPin(Row_ports[row_number], Row_pins[row_number]))
 8000f52:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f56:	4a34      	ldr	r2, [pc, #208]	; (8001028 <HAL_GPIO_EXTI_Callback+0x178>)
 8000f58:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000f5c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f60:	492c      	ldr	r1, [pc, #176]	; (8001014 <HAL_GPIO_EXTI_Callback+0x164>)
 8000f62:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000f66:	4619      	mov	r1, r3
 8000f68:	4610      	mov	r0, r2
 8000f6a:	f001 fe77 	bl	8002c5c <HAL_GPIO_ReadPin>
 8000f6e:	4603      	mov	r3, r0
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d001      	beq.n	8000f78 <HAL_GPIO_EXTI_Callback+0xc8>
    {
      column_number = col;
 8000f74:	7b3b      	ldrb	r3, [r7, #12]
 8000f76:	73bb      	strb	r3, [r7, #14]
    }
    HAL_GPIO_WritePin(Column_ports[col], Column_pins[col], 0);
 8000f78:	7b3b      	ldrb	r3, [r7, #12]
 8000f7a:	4a29      	ldr	r2, [pc, #164]	; (8001020 <HAL_GPIO_EXTI_Callback+0x170>)
 8000f7c:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000f80:	7b3b      	ldrb	r3, [r7, #12]
 8000f82:	4a28      	ldr	r2, [pc, #160]	; (8001024 <HAL_GPIO_EXTI_Callback+0x174>)
 8000f84:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000f88:	2200      	movs	r2, #0
 8000f8a:	4619      	mov	r1, r3
 8000f8c:	f001 fe7e 	bl	8002c8c <HAL_GPIO_WritePin>
  for (uint8_t col = 0; col < 4; col++) // Loop through Columns
 8000f90:	7b3b      	ldrb	r3, [r7, #12]
 8000f92:	3301      	adds	r3, #1
 8000f94:	733b      	strb	r3, [r7, #12]
 8000f96:	7b3b      	ldrb	r3, [r7, #12]
 8000f98:	2b03      	cmp	r3, #3
 8000f9a:	d9ce      	bls.n	8000f3a <HAL_GPIO_EXTI_Callback+0x8a>
  }

  HAL_GPIO_WritePin(Column_ports[0], Column_pins[0], 1);
 8000f9c:	4b1e      	ldr	r3, [pc, #120]	; (8001018 <HAL_GPIO_EXTI_Callback+0x168>)
 8000f9e:	2110      	movs	r1, #16
 8000fa0:	2201      	movs	r2, #1
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	f001 fe72 	bl	8002c8c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(Column_ports[1], Column_pins[1], 1);
 8000fa8:	4b1b      	ldr	r3, [pc, #108]	; (8001018 <HAL_GPIO_EXTI_Callback+0x168>)
 8000faa:	2140      	movs	r1, #64	; 0x40
 8000fac:	2201      	movs	r2, #1
 8000fae:	4618      	mov	r0, r3
 8000fb0:	f001 fe6c 	bl	8002c8c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(Column_ports[2], Column_pins[2], 1);
 8000fb4:	4b19      	ldr	r3, [pc, #100]	; (800101c <HAL_GPIO_EXTI_Callback+0x16c>)
 8000fb6:	2108      	movs	r1, #8
 8000fb8:	2201      	movs	r2, #1
 8000fba:	4618      	mov	r0, r3
 8000fbc:	f001 fe66 	bl	8002c8c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(Column_ports[3], Column_pins[3], 1);
 8000fc0:	4b16      	ldr	r3, [pc, #88]	; (800101c <HAL_GPIO_EXTI_Callback+0x16c>)
 8000fc2:	2120      	movs	r1, #32
 8000fc4:	2201      	movs	r2, #1
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	f001 fe60 	bl	8002c8c <HAL_GPIO_WritePin>

  if (row_number == -1 || column_number == -1)
 8000fcc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000fd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000fd4:	d017      	beq.n	8001006 <HAL_GPIO_EXTI_Callback+0x156>
 8000fd6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000fda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000fde:	d012      	beq.n	8001006 <HAL_GPIO_EXTI_Callback+0x156>
  // +----+----+----+----+
  // | 9  | 10 | 11 | 12 |  R2
  // +----+----+----+----+
  // | 13 | 14 | 15 | 16 |  R3
  // +----+----+----+----+
  const uint8_t button_number = row_number * 4 + column_number + 1;
 8000fe0:	7bfb      	ldrb	r3, [r7, #15]
 8000fe2:	009b      	lsls	r3, r3, #2
 8000fe4:	b2da      	uxtb	r2, r3
 8000fe6:	7bbb      	ldrb	r3, [r7, #14]
 8000fe8:	4413      	add	r3, r2
 8000fea:	b2db      	uxtb	r3, r3
 8000fec:	3301      	adds	r3, #1
 8000fee:	72fb      	strb	r3, [r7, #11]

  keyNumber = button_number;
 8000ff0:	7afb      	ldrb	r3, [r7, #11]
 8000ff2:	4a0e      	ldr	r2, [pc, #56]	; (800102c <HAL_GPIO_EXTI_Callback+0x17c>)
 8000ff4:	6013      	str	r3, [r2, #0]
  osSemaphoreRelease(keypadSemHandle);
 8000ff6:	4b0e      	ldr	r3, [pc, #56]	; (8001030 <HAL_GPIO_EXTI_Callback+0x180>)
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	f004 fe04 	bl	8005c08 <osSemaphoreRelease>
 8001000:	e002      	b.n	8001008 <HAL_GPIO_EXTI_Callback+0x158>
    return;
 8001002:	bf00      	nop
 8001004:	e000      	b.n	8001008 <HAL_GPIO_EXTI_Callback+0x158>
    return; // Reject invalid scan
 8001006:	bf00      	nop
}
 8001008:	3714      	adds	r7, #20
 800100a:	46bd      	mov	sp, r7
 800100c:	bd90      	pop	{r4, r7, pc}
 800100e:	bf00      	nop
 8001010:	20004cb8 	.word	0x20004cb8
 8001014:	0800a640 	.word	0x0800a640
 8001018:	48000c00 	.word	0x48000c00
 800101c:	48000400 	.word	0x48000400
 8001020:	0800a648 	.word	0x0800a648
 8001024:	0800a658 	.word	0x0800a658
 8001028:	0800a630 	.word	0x0800a630
 800102c:	2000008c 	.word	0x2000008c
 8001030:	20004d3c 	.word	0x20004d3c

08001034 <setLoc>:
		{ CT_SPACE, CT_HERO, CT_SPACE, CT_SPACE },
};

int copyLcdMat[VERTICAL_LCD_ROWS][VERTICAL_LCD_COLUMNS] = { 0 };

void setLoc(int row, int col) {
 8001034:	b580      	push	{r7, lr}
 8001036:	b082      	sub	sp, #8
 8001038:	af00      	add	r7, sp, #0
 800103a:	6078      	str	r0, [r7, #4]
 800103c:	6039      	str	r1, [r7, #0]
	setCursor(row, VERTICAL_LCD_COLUMNS - col - 1);
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	b2da      	uxtb	r2, r3
 8001042:	683b      	ldr	r3, [r7, #0]
 8001044:	b2db      	uxtb	r3, r3
 8001046:	f1c3 0303 	rsb	r3, r3, #3
 800104a:	b2db      	uxtb	r3, r3
 800104c:	4619      	mov	r1, r3
 800104e:	4610      	mov	r0, r2
 8001050:	f7ff fb7c 	bl	800074c <setCursor>
}
 8001054:	bf00      	nop
 8001056:	3708      	adds	r7, #8
 8001058:	46bd      	mov	sp, r7
 800105a:	bd80      	pop	{r7, pc}

0800105c <doCopy>:

void doCopy() {
 800105c:	b480      	push	{r7}
 800105e:	b083      	sub	sp, #12
 8001060:	af00      	add	r7, sp, #0
	for(int r = 0; r < VERTICAL_LCD_ROWS; r++) {
 8001062:	2300      	movs	r3, #0
 8001064:	607b      	str	r3, [r7, #4]
 8001066:	e019      	b.n	800109c <doCopy+0x40>
		for(int c = 0; c < VERTICAL_LCD_COLUMNS; c++) {
 8001068:	2300      	movs	r3, #0
 800106a:	603b      	str	r3, [r7, #0]
 800106c:	e010      	b.n	8001090 <doCopy+0x34>
			copyLcdMat[r][c] = lcdMat[r][c];
 800106e:	4910      	ldr	r1, [pc, #64]	; (80010b0 <doCopy+0x54>)
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	009a      	lsls	r2, r3, #2
 8001074:	683b      	ldr	r3, [r7, #0]
 8001076:	4413      	add	r3, r2
 8001078:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
 800107c:	480d      	ldr	r0, [pc, #52]	; (80010b4 <doCopy+0x58>)
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	0099      	lsls	r1, r3, #2
 8001082:	683b      	ldr	r3, [r7, #0]
 8001084:	440b      	add	r3, r1
 8001086:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
		for(int c = 0; c < VERTICAL_LCD_COLUMNS; c++) {
 800108a:	683b      	ldr	r3, [r7, #0]
 800108c:	3301      	adds	r3, #1
 800108e:	603b      	str	r3, [r7, #0]
 8001090:	683b      	ldr	r3, [r7, #0]
 8001092:	2b03      	cmp	r3, #3
 8001094:	ddeb      	ble.n	800106e <doCopy+0x12>
	for(int r = 0; r < VERTICAL_LCD_ROWS; r++) {
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	3301      	adds	r3, #1
 800109a:	607b      	str	r3, [r7, #4]
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	2b13      	cmp	r3, #19
 80010a0:	dde2      	ble.n	8001068 <doCopy+0xc>
		}
	}
}
 80010a2:	bf00      	nop
 80010a4:	bf00      	nop
 80010a6:	370c      	adds	r7, #12
 80010a8:	46bd      	mov	sp, r7
 80010aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ae:	4770      	bx	lr
 80010b0:	20000090 	.word	0x20000090
 80010b4:	20000290 	.word	0x20000290

080010b8 <initLcd>:

void initLcd() {
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b084      	sub	sp, #16
 80010bc:	af04      	add	r7, sp, #16
	osMutexAcquire(lcdMutexHandle, osWaitForever);
 80010be:	4b1c      	ldr	r3, [pc, #112]	; (8001130 <initLcd+0x78>)
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	f04f 31ff 	mov.w	r1, #4294967295
 80010c6:	4618      	mov	r0, r3
 80010c8:	f004 fbee 	bl	80058a8 <osMutexAcquire>
	LiquidCrystal(GPIOD, GPIO_PIN_8, GPIO_PIN_9, GPIO_PIN_10, GPIO_PIN_11, GPIO_PIN_12, GPIO_PIN_13, GPIO_PIN_14);
 80010cc:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80010d0:	9303      	str	r3, [sp, #12]
 80010d2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80010d6:	9302      	str	r3, [sp, #8]
 80010d8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80010dc:	9301      	str	r3, [sp, #4]
 80010de:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80010e2:	9300      	str	r3, [sp, #0]
 80010e4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80010e8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80010ec:	f44f 7180 	mov.w	r1, #256	; 0x100
 80010f0:	4810      	ldr	r0, [pc, #64]	; (8001134 <initLcd+0x7c>)
 80010f2:	f7ff f8c5 	bl	8000280 <LiquidCrystal>
	begin(VERTICAL_LCD_ROWS, VERTICAL_LCD_COLUMNS);
 80010f6:	2104      	movs	r1, #4
 80010f8:	2014      	movs	r0, #20
 80010fa:	f7ff f959 	bl	80003b0 <begin>
	createChar(CT_SPACE, spaceByte);
 80010fe:	490e      	ldr	r1, [pc, #56]	; (8001138 <initLcd+0x80>)
 8001100:	2000      	movs	r0, #0
 8001102:	f7ff fb96 	bl	8000832 <createChar>
	createChar(CT_HERO, heroByte);
 8001106:	490d      	ldr	r1, [pc, #52]	; (800113c <initLcd+0x84>)
 8001108:	2001      	movs	r0, #1
 800110a:	f7ff fb92 	bl	8000832 <createChar>
	createChar(CT_ENEMY, enemyByte);
 800110e:	490c      	ldr	r1, [pc, #48]	; (8001140 <initLcd+0x88>)
 8001110:	2002      	movs	r0, #2
 8001112:	f7ff fb8e 	bl	8000832 <createChar>
	createChar(CT_BULLET, bulletByte);
 8001116:	490b      	ldr	r1, [pc, #44]	; (8001144 <initLcd+0x8c>)
 8001118:	2003      	movs	r0, #3
 800111a:	f7ff fb8a 	bl	8000832 <createChar>
	osMutexRelease(lcdMutexHandle);
 800111e:	4b04      	ldr	r3, [pc, #16]	; (8001130 <initLcd+0x78>)
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	4618      	mov	r0, r3
 8001124:	f004 fc1e 	bl	8005964 <osMutexRelease>
}
 8001128:	bf00      	nop
 800112a:	46bd      	mov	sp, r7
 800112c:	bd80      	pop	{r7, pc}
 800112e:	bf00      	nop
 8001130:	20004cc0 	.word	0x20004cc0
 8001134:	48000c00 	.word	0x48000c00
 8001138:	20000284 	.word	0x20000284
 800113c:	2000000c 	.word	0x2000000c
 8001140:	20000004 	.word	0x20000004
 8001144:	20000014 	.word	0x20000014

08001148 <updateLcd>:

void updateLcd() {
 8001148:	b580      	push	{r7, lr}
 800114a:	b084      	sub	sp, #16
 800114c:	af00      	add	r7, sp, #0
	for(int r = 0; r < VERTICAL_LCD_ROWS; r++) {
 800114e:	2300      	movs	r3, #0
 8001150:	60fb      	str	r3, [r7, #12]
 8001152:	e03a      	b.n	80011ca <updateLcd+0x82>
		for(int c = 0; c < VERTICAL_LCD_COLUMNS; c++) {
 8001154:	2300      	movs	r3, #0
 8001156:	60bb      	str	r3, [r7, #8]
 8001158:	e031      	b.n	80011be <updateLcd+0x76>
			if(copyLcdMat[r][c] == lcdMat[r][c])
 800115a:	4920      	ldr	r1, [pc, #128]	; (80011dc <updateLcd+0x94>)
 800115c:	68fb      	ldr	r3, [r7, #12]
 800115e:	009a      	lsls	r2, r3, #2
 8001160:	68bb      	ldr	r3, [r7, #8]
 8001162:	4413      	add	r3, r2
 8001164:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
 8001168:	481d      	ldr	r0, [pc, #116]	; (80011e0 <updateLcd+0x98>)
 800116a:	68fb      	ldr	r3, [r7, #12]
 800116c:	0099      	lsls	r1, r3, #2
 800116e:	68bb      	ldr	r3, [r7, #8]
 8001170:	440b      	add	r3, r1
 8001172:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8001176:	429a      	cmp	r2, r3
 8001178:	d01d      	beq.n	80011b6 <updateLcd+0x6e>
				continue;

			osMutexAcquire(lcdMutexHandle, osWaitForever);
 800117a:	4b1a      	ldr	r3, [pc, #104]	; (80011e4 <updateLcd+0x9c>)
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	f04f 31ff 	mov.w	r1, #4294967295
 8001182:	4618      	mov	r0, r3
 8001184:	f004 fb90 	bl	80058a8 <osMutexAcquire>
			setLoc(r, c);
 8001188:	68b9      	ldr	r1, [r7, #8]
 800118a:	68f8      	ldr	r0, [r7, #12]
 800118c:	f7ff ff52 	bl	8001034 <setLoc>
			int type = lcdMat[r][c];
 8001190:	4913      	ldr	r1, [pc, #76]	; (80011e0 <updateLcd+0x98>)
 8001192:	68fb      	ldr	r3, [r7, #12]
 8001194:	009a      	lsls	r2, r3, #2
 8001196:	68bb      	ldr	r3, [r7, #8]
 8001198:	4413      	add	r3, r2
 800119a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800119e:	607b      	str	r3, [r7, #4]
			write(type);
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	b2db      	uxtb	r3, r3
 80011a4:	4618      	mov	r0, r3
 80011a6:	f7ff fb7b 	bl	80008a0 <write>
			osMutexRelease(lcdMutexHandle);
 80011aa:	4b0e      	ldr	r3, [pc, #56]	; (80011e4 <updateLcd+0x9c>)
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	4618      	mov	r0, r3
 80011b0:	f004 fbd8 	bl	8005964 <osMutexRelease>
 80011b4:	e000      	b.n	80011b8 <updateLcd+0x70>
				continue;
 80011b6:	bf00      	nop
		for(int c = 0; c < VERTICAL_LCD_COLUMNS; c++) {
 80011b8:	68bb      	ldr	r3, [r7, #8]
 80011ba:	3301      	adds	r3, #1
 80011bc:	60bb      	str	r3, [r7, #8]
 80011be:	68bb      	ldr	r3, [r7, #8]
 80011c0:	2b03      	cmp	r3, #3
 80011c2:	ddca      	ble.n	800115a <updateLcd+0x12>
	for(int r = 0; r < VERTICAL_LCD_ROWS; r++) {
 80011c4:	68fb      	ldr	r3, [r7, #12]
 80011c6:	3301      	adds	r3, #1
 80011c8:	60fb      	str	r3, [r7, #12]
 80011ca:	68fb      	ldr	r3, [r7, #12]
 80011cc:	2b13      	cmp	r3, #19
 80011ce:	ddc1      	ble.n	8001154 <updateLcd+0xc>
		}
	}

	doCopy();
 80011d0:	f7ff ff44 	bl	800105c <doCopy>
}
 80011d4:	bf00      	nop
 80011d6:	3710      	adds	r7, #16
 80011d8:	46bd      	mov	sp, r7
 80011da:	bd80      	pop	{r7, pc}
 80011dc:	20000290 	.word	0x20000290
 80011e0:	20000090 	.word	0x20000090
 80011e4:	20004cc0 	.word	0x20004cc0

080011e8 <clearAt>:

void clearAt(int row, int col) {
 80011e8:	b480      	push	{r7}
 80011ea:	b083      	sub	sp, #12
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]
 80011f0:	6039      	str	r1, [r7, #0]
	lcdMat[row][col] = CT_SPACE;
 80011f2:	4907      	ldr	r1, [pc, #28]	; (8001210 <clearAt+0x28>)
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	009a      	lsls	r2, r3, #2
 80011f8:	683b      	ldr	r3, [r7, #0]
 80011fa:	4413      	add	r3, r2
 80011fc:	2200      	movs	r2, #0
 80011fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001202:	bf00      	nop
 8001204:	370c      	adds	r7, #12
 8001206:	46bd      	mov	sp, r7
 8001208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800120c:	4770      	bx	lr
 800120e:	bf00      	nop
 8001210:	20000090 	.word	0x20000090

08001214 <putBullet>:

void putBullet(Bullet bullet) {
 8001214:	b480      	push	{r7}
 8001216:	b085      	sub	sp, #20
 8001218:	af00      	add	r7, sp, #0
 800121a:	1d3b      	adds	r3, r7, #4
 800121c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	lcdMat[bullet.row][bullet.col] = CT_BULLET;
 8001220:	687a      	ldr	r2, [r7, #4]
 8001222:	68bb      	ldr	r3, [r7, #8]
 8001224:	4905      	ldr	r1, [pc, #20]	; (800123c <putBullet+0x28>)
 8001226:	0092      	lsls	r2, r2, #2
 8001228:	4413      	add	r3, r2
 800122a:	2203      	movs	r2, #3
 800122c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001230:	bf00      	nop
 8001232:	3714      	adds	r7, #20
 8001234:	46bd      	mov	sp, r7
 8001236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123a:	4770      	bx	lr
 800123c:	20000090 	.word	0x20000090

08001240 <getHeroCol>:

int getHeroCol() {
 8001240:	b480      	push	{r7}
 8001242:	b083      	sub	sp, #12
 8001244:	af00      	add	r7, sp, #0
	for(int c = 0; c < VERTICAL_LCD_COLUMNS; c++) {
 8001246:	2300      	movs	r3, #0
 8001248:	607b      	str	r3, [r7, #4]
 800124a:	e00d      	b.n	8001268 <getHeroCol+0x28>
		if(lcdMat[HERO_ROW][c] == CT_HERO)
 800124c:	2313      	movs	r3, #19
 800124e:	490c      	ldr	r1, [pc, #48]	; (8001280 <getHeroCol+0x40>)
 8001250:	009a      	lsls	r2, r3, #2
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	4413      	add	r3, r2
 8001256:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800125a:	2b01      	cmp	r3, #1
 800125c:	d101      	bne.n	8001262 <getHeroCol+0x22>
			return c;
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	e007      	b.n	8001272 <getHeroCol+0x32>
	for(int c = 0; c < VERTICAL_LCD_COLUMNS; c++) {
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	3301      	adds	r3, #1
 8001266:	607b      	str	r3, [r7, #4]
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	2b03      	cmp	r3, #3
 800126c:	ddee      	ble.n	800124c <getHeroCol+0xc>
	}
	return -1;
 800126e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001272:	4618      	mov	r0, r3
 8001274:	370c      	adds	r7, #12
 8001276:	46bd      	mov	sp, r7
 8001278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127c:	4770      	bx	lr
 800127e:	bf00      	nop
 8001280:	20000090 	.word	0x20000090

08001284 <getHeroRow>:

int getHeroRow() {
 8001284:	b480      	push	{r7}
 8001286:	af00      	add	r7, sp, #0
	return HERO_ROW;
 8001288:	2313      	movs	r3, #19
}
 800128a:	4618      	mov	r0, r3
 800128c:	46bd      	mov	sp, r7
 800128e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001292:	4770      	bx	lr

08001294 <moveHeroRight>:

void moveHeroRight() {
 8001294:	b580      	push	{r7, lr}
 8001296:	b082      	sub	sp, #8
 8001298:	af00      	add	r7, sp, #0
	int currentCol = getHeroCol();
 800129a:	f7ff ffd1 	bl	8001240 <getHeroCol>
 800129e:	6078      	str	r0, [r7, #4]
	int rightCol = (currentCol + 1) % VERTICAL_LCD_COLUMNS;
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	3301      	adds	r3, #1
 80012a4:	425a      	negs	r2, r3
 80012a6:	f003 0303 	and.w	r3, r3, #3
 80012aa:	f002 0203 	and.w	r2, r2, #3
 80012ae:	bf58      	it	pl
 80012b0:	4253      	negpl	r3, r2
 80012b2:	603b      	str	r3, [r7, #0]
	clearAt(HERO_ROW, currentCol);
 80012b4:	2313      	movs	r3, #19
 80012b6:	6879      	ldr	r1, [r7, #4]
 80012b8:	4618      	mov	r0, r3
 80012ba:	f7ff ff95 	bl	80011e8 <clearAt>
	lcdMat[HERO_ROW][rightCol] = CT_HERO;
 80012be:	2313      	movs	r3, #19
 80012c0:	4905      	ldr	r1, [pc, #20]	; (80012d8 <moveHeroRight+0x44>)
 80012c2:	009a      	lsls	r2, r3, #2
 80012c4:	683b      	ldr	r3, [r7, #0]
 80012c6:	4413      	add	r3, r2
 80012c8:	2201      	movs	r2, #1
 80012ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80012ce:	bf00      	nop
 80012d0:	3708      	adds	r7, #8
 80012d2:	46bd      	mov	sp, r7
 80012d4:	bd80      	pop	{r7, pc}
 80012d6:	bf00      	nop
 80012d8:	20000090 	.word	0x20000090

080012dc <moveHeroLeft>:

void moveHeroLeft() {
 80012dc:	b580      	push	{r7, lr}
 80012de:	b082      	sub	sp, #8
 80012e0:	af00      	add	r7, sp, #0
	int currentCol = getHeroCol();
 80012e2:	f7ff ffad 	bl	8001240 <getHeroCol>
 80012e6:	6038      	str	r0, [r7, #0]

	int leftCol = (currentCol - 1);
 80012e8:	683b      	ldr	r3, [r7, #0]
 80012ea:	3b01      	subs	r3, #1
 80012ec:	607b      	str	r3, [r7, #4]
	if(leftCol  < 0)
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	da01      	bge.n	80012f8 <moveHeroLeft+0x1c>
		leftCol  = VERTICAL_LCD_COLUMNS - 1;
 80012f4:	2303      	movs	r3, #3
 80012f6:	607b      	str	r3, [r7, #4]

	clearAt(HERO_ROW, currentCol);
 80012f8:	2313      	movs	r3, #19
 80012fa:	6839      	ldr	r1, [r7, #0]
 80012fc:	4618      	mov	r0, r3
 80012fe:	f7ff ff73 	bl	80011e8 <clearAt>
	lcdMat[HERO_ROW][leftCol ] = CT_HERO;
 8001302:	2313      	movs	r3, #19
 8001304:	4905      	ldr	r1, [pc, #20]	; (800131c <moveHeroLeft+0x40>)
 8001306:	009a      	lsls	r2, r3, #2
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	4413      	add	r3, r2
 800130c:	2201      	movs	r2, #1
 800130e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001312:	bf00      	nop
 8001314:	3708      	adds	r7, #8
 8001316:	46bd      	mov	sp, r7
 8001318:	bd80      	pop	{r7, pc}
 800131a:	bf00      	nop
 800131c:	20000090 	.word	0x20000090

08001320 <findFirstRowOfEnemies>:

int findFirstRowOfEnemies() {
 8001320:	b480      	push	{r7}
 8001322:	b083      	sub	sp, #12
 8001324:	af00      	add	r7, sp, #0
	for(int r = 0; r < VERTICAL_LCD_ROWS; r++) {
 8001326:	2300      	movs	r3, #0
 8001328:	607b      	str	r3, [r7, #4]
 800132a:	e016      	b.n	800135a <findFirstRowOfEnemies+0x3a>
		for(int c = 0; c < VERTICAL_LCD_COLUMNS; c++) {
 800132c:	2300      	movs	r3, #0
 800132e:	603b      	str	r3, [r7, #0]
 8001330:	e00d      	b.n	800134e <findFirstRowOfEnemies+0x2e>
			if(lcdMat[r][c] == CT_ENEMY)
 8001332:	490f      	ldr	r1, [pc, #60]	; (8001370 <findFirstRowOfEnemies+0x50>)
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	009a      	lsls	r2, r3, #2
 8001338:	683b      	ldr	r3, [r7, #0]
 800133a:	4413      	add	r3, r2
 800133c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001340:	2b02      	cmp	r3, #2
 8001342:	d101      	bne.n	8001348 <findFirstRowOfEnemies+0x28>
				return r;
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	e00d      	b.n	8001364 <findFirstRowOfEnemies+0x44>
		for(int c = 0; c < VERTICAL_LCD_COLUMNS; c++) {
 8001348:	683b      	ldr	r3, [r7, #0]
 800134a:	3301      	adds	r3, #1
 800134c:	603b      	str	r3, [r7, #0]
 800134e:	683b      	ldr	r3, [r7, #0]
 8001350:	2b03      	cmp	r3, #3
 8001352:	ddee      	ble.n	8001332 <findFirstRowOfEnemies+0x12>
	for(int r = 0; r < VERTICAL_LCD_ROWS; r++) {
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	3301      	adds	r3, #1
 8001358:	607b      	str	r3, [r7, #4]
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	2b13      	cmp	r3, #19
 800135e:	dde5      	ble.n	800132c <findFirstRowOfEnemies+0xc>
		}
	}
	return UNDEFINED;
 8001360:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001364:	4618      	mov	r0, r3
 8001366:	370c      	adds	r7, #12
 8001368:	46bd      	mov	sp, r7
 800136a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800136e:	4770      	bx	lr
 8001370:	20000090 	.word	0x20000090

08001374 <findLastRowOfEnemies>:

int findLastRowOfEnemies() {
 8001374:	b480      	push	{r7}
 8001376:	b083      	sub	sp, #12
 8001378:	af00      	add	r7, sp, #0
	for(int r = VERTICAL_LCD_ROWS; r >= 0; r--) {
 800137a:	2314      	movs	r3, #20
 800137c:	607b      	str	r3, [r7, #4]
 800137e:	e016      	b.n	80013ae <findLastRowOfEnemies+0x3a>
		for(int c = 0; c < VERTICAL_LCD_COLUMNS; c++) {
 8001380:	2300      	movs	r3, #0
 8001382:	603b      	str	r3, [r7, #0]
 8001384:	e00d      	b.n	80013a2 <findLastRowOfEnemies+0x2e>
			if(lcdMat[r][c] == CT_ENEMY)
 8001386:	490f      	ldr	r1, [pc, #60]	; (80013c4 <findLastRowOfEnemies+0x50>)
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	009a      	lsls	r2, r3, #2
 800138c:	683b      	ldr	r3, [r7, #0]
 800138e:	4413      	add	r3, r2
 8001390:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001394:	2b02      	cmp	r3, #2
 8001396:	d101      	bne.n	800139c <findLastRowOfEnemies+0x28>
				return r;
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	e00d      	b.n	80013b8 <findLastRowOfEnemies+0x44>
		for(int c = 0; c < VERTICAL_LCD_COLUMNS; c++) {
 800139c:	683b      	ldr	r3, [r7, #0]
 800139e:	3301      	adds	r3, #1
 80013a0:	603b      	str	r3, [r7, #0]
 80013a2:	683b      	ldr	r3, [r7, #0]
 80013a4:	2b03      	cmp	r3, #3
 80013a6:	ddee      	ble.n	8001386 <findLastRowOfEnemies+0x12>
	for(int r = VERTICAL_LCD_ROWS; r >= 0; r--) {
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	3b01      	subs	r3, #1
 80013ac:	607b      	str	r3, [r7, #4]
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	dae5      	bge.n	8001380 <findLastRowOfEnemies+0xc>
		}
	}
	return UNDEFINED;
 80013b4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80013b8:	4618      	mov	r0, r3
 80013ba:	370c      	adds	r7, #12
 80013bc:	46bd      	mov	sp, r7
 80013be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c2:	4770      	bx	lr
 80013c4:	20000090 	.word	0x20000090

080013c8 <findRandomEnemyCol>:

int findRandomEnemyCol(int row) {
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b084      	sub	sp, #16
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	6078      	str	r0, [r7, #4]
	int index = (rand() % 4);
 80013d0:	f007 ff6e 	bl	80092b0 <rand>
 80013d4:	4603      	mov	r3, r0
 80013d6:	425a      	negs	r2, r3
 80013d8:	f003 0303 	and.w	r3, r3, #3
 80013dc:	f002 0203 	and.w	r2, r2, #3
 80013e0:	bf58      	it	pl
 80013e2:	4253      	negpl	r3, r2
 80013e4:	60fb      	str	r3, [r7, #12]
	if(lcdMat[row][index] == CT_ENEMY)
 80013e6:	4908      	ldr	r1, [pc, #32]	; (8001408 <findRandomEnemyCol+0x40>)
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	009a      	lsls	r2, r3, #2
 80013ec:	68fb      	ldr	r3, [r7, #12]
 80013ee:	4413      	add	r3, r2
 80013f0:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80013f4:	2b02      	cmp	r3, #2
 80013f6:	d101      	bne.n	80013fc <findRandomEnemyCol+0x34>
		return index;
 80013f8:	68fb      	ldr	r3, [r7, #12]
 80013fa:	e001      	b.n	8001400 <findRandomEnemyCol+0x38>
	return UNDEFINED;
 80013fc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001400:	4618      	mov	r0, r3
 8001402:	3710      	adds	r7, #16
 8001404:	46bd      	mov	sp, r7
 8001406:	bd80      	pop	{r7, pc}
 8001408:	20000090 	.word	0x20000090

0800140c <moveDown>:

void moveDown(int row, int col) {
 800140c:	b480      	push	{r7}
 800140e:	b085      	sub	sp, #20
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
 8001414:	6039      	str	r1, [r7, #0]
	int pawn = lcdMat[row][col];
 8001416:	490f      	ldr	r1, [pc, #60]	; (8001454 <moveDown+0x48>)
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	009a      	lsls	r2, r3, #2
 800141c:	683b      	ldr	r3, [r7, #0]
 800141e:	4413      	add	r3, r2
 8001420:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001424:	60fb      	str	r3, [r7, #12]
	lcdMat[row + 1][col] = pawn;
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	3301      	adds	r3, #1
 800142a:	490a      	ldr	r1, [pc, #40]	; (8001454 <moveDown+0x48>)
 800142c:	009a      	lsls	r2, r3, #2
 800142e:	683b      	ldr	r3, [r7, #0]
 8001430:	4413      	add	r3, r2
 8001432:	68fa      	ldr	r2, [r7, #12]
 8001434:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	lcdMat[row][col] = CT_SPACE;
 8001438:	4906      	ldr	r1, [pc, #24]	; (8001454 <moveDown+0x48>)
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	009a      	lsls	r2, r3, #2
 800143e:	683b      	ldr	r3, [r7, #0]
 8001440:	4413      	add	r3, r2
 8001442:	2200      	movs	r2, #0
 8001444:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001448:	bf00      	nop
 800144a:	3714      	adds	r7, #20
 800144c:	46bd      	mov	sp, r7
 800144e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001452:	4770      	bx	lr
 8001454:	20000090 	.word	0x20000090

08001458 <moveEnemiesDown>:

int isFinished() {
	return getWinner() != GS_NOT_FINISHED;
}

void moveEnemiesDown() {
 8001458:	b580      	push	{r7, lr}
 800145a:	b084      	sub	sp, #16
 800145c:	af00      	add	r7, sp, #0
	int startRow = findFirstRowOfEnemies();
 800145e:	f7ff ff5f 	bl	8001320 <findFirstRowOfEnemies>
 8001462:	6078      	str	r0, [r7, #4]
	int endRow = findLastRowOfEnemies();
 8001464:	f7ff ff86 	bl	8001374 <findLastRowOfEnemies>
 8001468:	6038      	str	r0, [r7, #0]

	for(int r = endRow; r >= startRow; r--) {
 800146a:	683b      	ldr	r3, [r7, #0]
 800146c:	60fb      	str	r3, [r7, #12]
 800146e:	e018      	b.n	80014a2 <moveEnemiesDown+0x4a>
		for(int c = 0; c < VERTICAL_LCD_COLUMNS; c++) {
 8001470:	2300      	movs	r3, #0
 8001472:	60bb      	str	r3, [r7, #8]
 8001474:	e00f      	b.n	8001496 <moveEnemiesDown+0x3e>
			if(lcdMat[r][c] == CT_ENEMY)
 8001476:	490f      	ldr	r1, [pc, #60]	; (80014b4 <moveEnemiesDown+0x5c>)
 8001478:	68fb      	ldr	r3, [r7, #12]
 800147a:	009a      	lsls	r2, r3, #2
 800147c:	68bb      	ldr	r3, [r7, #8]
 800147e:	4413      	add	r3, r2
 8001480:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001484:	2b02      	cmp	r3, #2
 8001486:	d103      	bne.n	8001490 <moveEnemiesDown+0x38>
				moveDown(r, c);
 8001488:	68b9      	ldr	r1, [r7, #8]
 800148a:	68f8      	ldr	r0, [r7, #12]
 800148c:	f7ff ffbe 	bl	800140c <moveDown>
		for(int c = 0; c < VERTICAL_LCD_COLUMNS; c++) {
 8001490:	68bb      	ldr	r3, [r7, #8]
 8001492:	3301      	adds	r3, #1
 8001494:	60bb      	str	r3, [r7, #8]
 8001496:	68bb      	ldr	r3, [r7, #8]
 8001498:	2b03      	cmp	r3, #3
 800149a:	ddec      	ble.n	8001476 <moveEnemiesDown+0x1e>
	for(int r = endRow; r >= startRow; r--) {
 800149c:	68fb      	ldr	r3, [r7, #12]
 800149e:	3b01      	subs	r3, #1
 80014a0:	60fb      	str	r3, [r7, #12]
 80014a2:	68fa      	ldr	r2, [r7, #12]
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	429a      	cmp	r2, r3
 80014a8:	dae2      	bge.n	8001470 <moveEnemiesDown+0x18>
		}
	}
}
 80014aa:	bf00      	nop
 80014ac:	bf00      	nop
 80014ae:	3710      	adds	r7, #16
 80014b0:	46bd      	mov	sp, r7
 80014b2:	bd80      	pop	{r7, pc}
 80014b4:	20000090 	.word	0x20000090

080014b8 <isEnemy>:

int isEnemy(int row, int col) {
 80014b8:	b480      	push	{r7}
 80014ba:	b083      	sub	sp, #12
 80014bc:	af00      	add	r7, sp, #0
 80014be:	6078      	str	r0, [r7, #4]
 80014c0:	6039      	str	r1, [r7, #0]
	return lcdMat[row][col] == CT_ENEMY;
 80014c2:	4909      	ldr	r1, [pc, #36]	; (80014e8 <isEnemy+0x30>)
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	009a      	lsls	r2, r3, #2
 80014c8:	683b      	ldr	r3, [r7, #0]
 80014ca:	4413      	add	r3, r2
 80014cc:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80014d0:	2b02      	cmp	r3, #2
 80014d2:	bf0c      	ite	eq
 80014d4:	2301      	moveq	r3, #1
 80014d6:	2300      	movne	r3, #0
 80014d8:	b2db      	uxtb	r3, r3
}
 80014da:	4618      	mov	r0, r3
 80014dc:	370c      	adds	r7, #12
 80014de:	46bd      	mov	sp, r7
 80014e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e4:	4770      	bx	lr
 80014e6:	bf00      	nop
 80014e8:	20000090 	.word	0x20000090

080014ec <commandHeroToShoot>:

void commandHeroToShoot() {
 80014ec:	b598      	push	{r3, r4, r7, lr}
 80014ee:	af00      	add	r7, sp, #0
	shoot(getHeroRow() - 1, getHeroCol(), UP);
 80014f0:	f7ff fec8 	bl	8001284 <getHeroRow>
 80014f4:	4603      	mov	r3, r0
 80014f6:	1e5c      	subs	r4, r3, #1
 80014f8:	f7ff fea2 	bl	8001240 <getHeroCol>
 80014fc:	4603      	mov	r3, r0
 80014fe:	2200      	movs	r2, #0
 8001500:	4619      	mov	r1, r3
 8001502:	4620      	mov	r0, r4
 8001504:	f7ff fa98 	bl	8000a38 <shoot>
}
 8001508:	bf00      	nop
 800150a:	bd98      	pop	{r3, r4, r7, pc}

0800150c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	srand(time(NULL));
 8001510:	2000      	movs	r0, #0
 8001512:	f007 ffeb 	bl	80094ec <time>
 8001516:	4602      	mov	r2, r0
 8001518:	460b      	mov	r3, r1
 800151a:	4613      	mov	r3, r2
 800151c:	4618      	mov	r0, r3
 800151e:	f007 fe99 	bl	8009254 <srand>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001522:	f001 f909 	bl	8002738 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001526:	f000 f86b 	bl	8001600 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800152a:	f000 f9c9 	bl	80018c0 <MX_GPIO_Init>
  MX_I2C1_Init();
 800152e:	f000 f8cd 	bl	80016cc <MX_I2C1_Init>
  MX_SPI1_Init();
 8001532:	f000 f965 	bl	8001800 <MX_SPI1_Init>
  MX_USB_PCD_Init();
 8001536:	f000 f9a1 	bl	800187c <MX_USB_PCD_Init>
  MX_RTC_Init();
 800153a:	f000 f907 	bl	800174c <MX_RTC_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800153e:	f003 ffb1 	bl	80054a4 <osKernelInitialize>

  /* USER CODE BEGIN RTOS_MUTEX */
  /* add mutexes, ... */
  lcdMutexHandle = osMutexNew(&lcdMutex_attributes);
 8001542:	481c      	ldr	r0, [pc, #112]	; (80015b4 <main+0xa8>)
 8001544:	f004 f916 	bl	8005774 <osMutexNew>
 8001548:	4603      	mov	r3, r0
 800154a:	4a1b      	ldr	r2, [pc, #108]	; (80015b8 <main+0xac>)
 800154c:	6013      	str	r3, [r2, #0]
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of keypadSem */
  keypadSemHandle = osSemaphoreNew(1, 1, &keypadSem_attributes);
 800154e:	4a1b      	ldr	r2, [pc, #108]	; (80015bc <main+0xb0>)
 8001550:	2101      	movs	r1, #1
 8001552:	2001      	movs	r0, #1
 8001554:	f004 fa56 	bl	8005a04 <osSemaphoreNew>
 8001558:	4603      	mov	r3, r0
 800155a:	4a19      	ldr	r2, [pc, #100]	; (80015c0 <main+0xb4>)
 800155c:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of updateLcdTask */
  updateLcdTaskHandle = osThreadNew(StartUpdateLcdTask, NULL, &updateLcdTask_attributes);
 800155e:	4a19      	ldr	r2, [pc, #100]	; (80015c4 <main+0xb8>)
 8001560:	2100      	movs	r1, #0
 8001562:	4819      	ldr	r0, [pc, #100]	; (80015c8 <main+0xbc>)
 8001564:	f004 f82e 	bl	80055c4 <osThreadNew>
 8001568:	4603      	mov	r3, r0
 800156a:	4a18      	ldr	r2, [pc, #96]	; (80015cc <main+0xc0>)
 800156c:	6013      	str	r3, [r2, #0]

  /* creation of updateBulletsTa */
  updateBulletsTaHandle = osThreadNew(StartUpdateBulletsTask, NULL, &updateBulletsTa_attributes);
 800156e:	4a18      	ldr	r2, [pc, #96]	; (80015d0 <main+0xc4>)
 8001570:	2100      	movs	r1, #0
 8001572:	4818      	ldr	r0, [pc, #96]	; (80015d4 <main+0xc8>)
 8001574:	f004 f826 	bl	80055c4 <osThreadNew>
 8001578:	4603      	mov	r3, r0
 800157a:	4a17      	ldr	r2, [pc, #92]	; (80015d8 <main+0xcc>)
 800157c:	6013      	str	r3, [r2, #0]

  /* creation of enemyShootTask */
  enemyShootTaskHandle = osThreadNew(StartEnemyShootTask, NULL, &enemyShootTask_attributes);
 800157e:	4a17      	ldr	r2, [pc, #92]	; (80015dc <main+0xd0>)
 8001580:	2100      	movs	r1, #0
 8001582:	4817      	ldr	r0, [pc, #92]	; (80015e0 <main+0xd4>)
 8001584:	f004 f81e 	bl	80055c4 <osThreadNew>
 8001588:	4603      	mov	r3, r0
 800158a:	4a16      	ldr	r2, [pc, #88]	; (80015e4 <main+0xd8>)
 800158c:	6013      	str	r3, [r2, #0]

  /* creation of moveDownEnemies */
  moveDownEnemiesHandle = osThreadNew(StartMoveDownEnemiesTask, NULL, &moveDownEnemies_attributes);
 800158e:	4a16      	ldr	r2, [pc, #88]	; (80015e8 <main+0xdc>)
 8001590:	2100      	movs	r1, #0
 8001592:	4816      	ldr	r0, [pc, #88]	; (80015ec <main+0xe0>)
 8001594:	f004 f816 	bl	80055c4 <osThreadNew>
 8001598:	4603      	mov	r3, r0
 800159a:	4a15      	ldr	r2, [pc, #84]	; (80015f0 <main+0xe4>)
 800159c:	6013      	str	r3, [r2, #0]

  /* creation of handleKeyPressT */
  handleKeyPressTHandle = osThreadNew(StartHandleKeyPressTask, NULL, &handleKeyPressT_attributes);
 800159e:	4a15      	ldr	r2, [pc, #84]	; (80015f4 <main+0xe8>)
 80015a0:	2100      	movs	r1, #0
 80015a2:	4815      	ldr	r0, [pc, #84]	; (80015f8 <main+0xec>)
 80015a4:	f004 f80e 	bl	80055c4 <osThreadNew>
 80015a8:	4603      	mov	r3, r0
 80015aa:	4a14      	ldr	r2, [pc, #80]	; (80015fc <main+0xf0>)
 80015ac:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80015ae:	f003 ffad 	bl	800550c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80015b2:	e7fe      	b.n	80015b2 <main+0xa6>
 80015b4:	0800a724 	.word	0x0800a724
 80015b8:	20004cc0 	.word	0x20004cc0
 80015bc:	0800a714 	.word	0x0800a714
 80015c0:	20004d3c 	.word	0x20004d3c
 80015c4:	0800a660 	.word	0x0800a660
 80015c8:	08001ab9 	.word	0x08001ab9
 80015cc:	20004cbc 	.word	0x20004cbc
 80015d0:	0800a684 	.word	0x0800a684
 80015d4:	08001af5 	.word	0x08001af5
 80015d8:	20004d14 	.word	0x20004d14
 80015dc:	0800a6a8 	.word	0x0800a6a8
 80015e0:	08001b29 	.word	0x08001b29
 80015e4:	20004d18 	.word	0x20004d18
 80015e8:	0800a6cc 	.word	0x0800a6cc
 80015ec:	08001b77 	.word	0x08001b77
 80015f0:	20004cc4 	.word	0x20004cc4
 80015f4:	0800a6f0 	.word	0x0800a6f0
 80015f8:	08001b9d 	.word	0x08001b9d
 80015fc:	20005090 	.word	0x20005090

08001600 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	b09e      	sub	sp, #120	; 0x78
 8001604:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001606:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800160a:	2228      	movs	r2, #40	; 0x28
 800160c:	2100      	movs	r1, #0
 800160e:	4618      	mov	r0, r3
 8001610:	f007 fdbd 	bl	800918e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001614:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001618:	2200      	movs	r2, #0
 800161a:	601a      	str	r2, [r3, #0]
 800161c:	605a      	str	r2, [r3, #4]
 800161e:	609a      	str	r2, [r3, #8]
 8001620:	60da      	str	r2, [r3, #12]
 8001622:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001624:	463b      	mov	r3, r7
 8001626:	223c      	movs	r2, #60	; 0x3c
 8001628:	2100      	movs	r1, #0
 800162a:	4618      	mov	r0, r3
 800162c:	f007 fdaf 	bl	800918e <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI
 8001630:	230b      	movs	r3, #11
 8001632:	653b      	str	r3, [r7, #80]	; 0x50
                              |RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001634:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001638:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800163a:	2300      	movs	r3, #0
 800163c:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800163e:	2301      	movs	r3, #1
 8001640:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001642:	2310      	movs	r3, #16
 8001644:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001646:	2301      	movs	r3, #1
 8001648:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800164a:	2302      	movs	r3, #2
 800164c:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800164e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001652:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001654:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001658:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800165a:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800165e:	4618      	mov	r0, r3
 8001660:	f001 fd48 	bl	80030f4 <HAL_RCC_OscConfig>
 8001664:	4603      	mov	r3, r0
 8001666:	2b00      	cmp	r3, #0
 8001668:	d001      	beq.n	800166e <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800166a:	f000 fabf 	bl	8001bec <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800166e:	230f      	movs	r3, #15
 8001670:	63fb      	str	r3, [r7, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001672:	2302      	movs	r3, #2
 8001674:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001676:	2300      	movs	r3, #0
 8001678:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800167a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800167e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001680:	2300      	movs	r3, #0
 8001682:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001684:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001688:	2102      	movs	r1, #2
 800168a:	4618      	mov	r0, r3
 800168c:	f002 fc3a 	bl	8003f04 <HAL_RCC_ClockConfig>
 8001690:	4603      	mov	r3, r0
 8001692:	2b00      	cmp	r3, #0
 8001694:	d001      	beq.n	800169a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001696:	f000 faa9 	bl	8001bec <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_I2C1
 800169a:	4b0b      	ldr	r3, [pc, #44]	; (80016c8 <SystemClock_Config+0xc8>)
 800169c:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_RTC;
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 800169e:	2300      	movs	r3, #0
 80016a0:	61fb      	str	r3, [r7, #28]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80016a2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80016a6:	607b      	str	r3, [r7, #4]
  PeriphClkInit.USBClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 80016a8:	2300      	movs	r3, #0
 80016aa:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80016ac:	463b      	mov	r3, r7
 80016ae:	4618      	mov	r0, r3
 80016b0:	f002 fe6e 	bl	8004390 <HAL_RCCEx_PeriphCLKConfig>
 80016b4:	4603      	mov	r3, r0
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d001      	beq.n	80016be <SystemClock_Config+0xbe>
  {
    Error_Handler();
 80016ba:	f000 fa97 	bl	8001bec <Error_Handler>
  }
}
 80016be:	bf00      	nop
 80016c0:	3778      	adds	r7, #120	; 0x78
 80016c2:	46bd      	mov	sp, r7
 80016c4:	bd80      	pop	{r7, pc}
 80016c6:	bf00      	nop
 80016c8:	00030020 	.word	0x00030020

080016cc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80016d0:	4b1b      	ldr	r3, [pc, #108]	; (8001740 <MX_I2C1_Init+0x74>)
 80016d2:	4a1c      	ldr	r2, [pc, #112]	; (8001744 <MX_I2C1_Init+0x78>)
 80016d4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 80016d6:	4b1a      	ldr	r3, [pc, #104]	; (8001740 <MX_I2C1_Init+0x74>)
 80016d8:	4a1b      	ldr	r2, [pc, #108]	; (8001748 <MX_I2C1_Init+0x7c>)
 80016da:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80016dc:	4b18      	ldr	r3, [pc, #96]	; (8001740 <MX_I2C1_Init+0x74>)
 80016de:	2200      	movs	r2, #0
 80016e0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80016e2:	4b17      	ldr	r3, [pc, #92]	; (8001740 <MX_I2C1_Init+0x74>)
 80016e4:	2201      	movs	r2, #1
 80016e6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80016e8:	4b15      	ldr	r3, [pc, #84]	; (8001740 <MX_I2C1_Init+0x74>)
 80016ea:	2200      	movs	r2, #0
 80016ec:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80016ee:	4b14      	ldr	r3, [pc, #80]	; (8001740 <MX_I2C1_Init+0x74>)
 80016f0:	2200      	movs	r2, #0
 80016f2:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80016f4:	4b12      	ldr	r3, [pc, #72]	; (8001740 <MX_I2C1_Init+0x74>)
 80016f6:	2200      	movs	r2, #0
 80016f8:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80016fa:	4b11      	ldr	r3, [pc, #68]	; (8001740 <MX_I2C1_Init+0x74>)
 80016fc:	2200      	movs	r2, #0
 80016fe:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001700:	4b0f      	ldr	r3, [pc, #60]	; (8001740 <MX_I2C1_Init+0x74>)
 8001702:	2200      	movs	r2, #0
 8001704:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001706:	480e      	ldr	r0, [pc, #56]	; (8001740 <MX_I2C1_Init+0x74>)
 8001708:	f001 faf0 	bl	8002cec <HAL_I2C_Init>
 800170c:	4603      	mov	r3, r0
 800170e:	2b00      	cmp	r3, #0
 8001710:	d001      	beq.n	8001716 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001712:	f000 fa6b 	bl	8001bec <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001716:	2100      	movs	r1, #0
 8001718:	4809      	ldr	r0, [pc, #36]	; (8001740 <MX_I2C1_Init+0x74>)
 800171a:	f001 fb76 	bl	8002e0a <HAL_I2CEx_ConfigAnalogFilter>
 800171e:	4603      	mov	r3, r0
 8001720:	2b00      	cmp	r3, #0
 8001722:	d001      	beq.n	8001728 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001724:	f000 fa62 	bl	8001bec <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001728:	2100      	movs	r1, #0
 800172a:	4805      	ldr	r0, [pc, #20]	; (8001740 <MX_I2C1_Init+0x74>)
 800172c:	f001 fbb8 	bl	8002ea0 <HAL_I2CEx_ConfigDigitalFilter>
 8001730:	4603      	mov	r3, r0
 8001732:	2b00      	cmp	r3, #0
 8001734:	d001      	beq.n	800173a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001736:	f000 fa59 	bl	8001bec <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800173a:	bf00      	nop
 800173c:	bd80      	pop	{r7, pc}
 800173e:	bf00      	nop
 8001740:	20004cc8 	.word	0x20004cc8
 8001744:	40005400 	.word	0x40005400
 8001748:	2000090e 	.word	0x2000090e

0800174c <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	b086      	sub	sp, #24
 8001750:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8001752:	1d3b      	adds	r3, r7, #4
 8001754:	2200      	movs	r2, #0
 8001756:	601a      	str	r2, [r3, #0]
 8001758:	605a      	str	r2, [r3, #4]
 800175a:	609a      	str	r2, [r3, #8]
 800175c:	60da      	str	r2, [r3, #12]
 800175e:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8001760:	2300      	movs	r3, #0
 8001762:	603b      	str	r3, [r7, #0]
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001764:	4b24      	ldr	r3, [pc, #144]	; (80017f8 <MX_RTC_Init+0xac>)
 8001766:	4a25      	ldr	r2, [pc, #148]	; (80017fc <MX_RTC_Init+0xb0>)
 8001768:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800176a:	4b23      	ldr	r3, [pc, #140]	; (80017f8 <MX_RTC_Init+0xac>)
 800176c:	2200      	movs	r2, #0
 800176e:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001770:	4b21      	ldr	r3, [pc, #132]	; (80017f8 <MX_RTC_Init+0xac>)
 8001772:	227f      	movs	r2, #127	; 0x7f
 8001774:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001776:	4b20      	ldr	r3, [pc, #128]	; (80017f8 <MX_RTC_Init+0xac>)
 8001778:	22ff      	movs	r2, #255	; 0xff
 800177a:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800177c:	4b1e      	ldr	r3, [pc, #120]	; (80017f8 <MX_RTC_Init+0xac>)
 800177e:	2200      	movs	r2, #0
 8001780:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001782:	4b1d      	ldr	r3, [pc, #116]	; (80017f8 <MX_RTC_Init+0xac>)
 8001784:	2200      	movs	r2, #0
 8001786:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001788:	4b1b      	ldr	r3, [pc, #108]	; (80017f8 <MX_RTC_Init+0xac>)
 800178a:	2200      	movs	r2, #0
 800178c:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800178e:	481a      	ldr	r0, [pc, #104]	; (80017f8 <MX_RTC_Init+0xac>)
 8001790:	f002 ffae 	bl	80046f0 <HAL_RTC_Init>
 8001794:	4603      	mov	r3, r0
 8001796:	2b00      	cmp	r3, #0
 8001798:	d001      	beq.n	800179e <MX_RTC_Init+0x52>
  {
    Error_Handler();
 800179a:	f000 fa27 	bl	8001bec <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 800179e:	2300      	movs	r3, #0
 80017a0:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 80017a2:	2300      	movs	r3, #0
 80017a4:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 80017a6:	2300      	movs	r3, #0
 80017a8:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80017aa:	2300      	movs	r3, #0
 80017ac:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80017ae:	2300      	movs	r3, #0
 80017b0:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80017b2:	1d3b      	adds	r3, r7, #4
 80017b4:	2201      	movs	r2, #1
 80017b6:	4619      	mov	r1, r3
 80017b8:	480f      	ldr	r0, [pc, #60]	; (80017f8 <MX_RTC_Init+0xac>)
 80017ba:	f003 f82a 	bl	8004812 <HAL_RTC_SetTime>
 80017be:	4603      	mov	r3, r0
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d001      	beq.n	80017c8 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 80017c4:	f000 fa12 	bl	8001bec <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 80017c8:	2301      	movs	r3, #1
 80017ca:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 80017cc:	2301      	movs	r3, #1
 80017ce:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 80017d0:	2301      	movs	r3, #1
 80017d2:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 80017d4:	2300      	movs	r3, #0
 80017d6:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 80017d8:	463b      	mov	r3, r7
 80017da:	2201      	movs	r2, #1
 80017dc:	4619      	mov	r1, r3
 80017de:	4806      	ldr	r0, [pc, #24]	; (80017f8 <MX_RTC_Init+0xac>)
 80017e0:	f003 f932 	bl	8004a48 <HAL_RTC_SetDate>
 80017e4:	4603      	mov	r3, r0
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d001      	beq.n	80017ee <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 80017ea:	f000 f9ff 	bl	8001bec <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80017ee:	bf00      	nop
 80017f0:	3718      	adds	r7, #24
 80017f2:	46bd      	mov	sp, r7
 80017f4:	bd80      	pop	{r7, pc}
 80017f6:	bf00      	nop
 80017f8:	20004d1c 	.word	0x20004d1c
 80017fc:	40002800 	.word	0x40002800

08001800 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001804:	4b1b      	ldr	r3, [pc, #108]	; (8001874 <MX_SPI1_Init+0x74>)
 8001806:	4a1c      	ldr	r2, [pc, #112]	; (8001878 <MX_SPI1_Init+0x78>)
 8001808:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800180a:	4b1a      	ldr	r3, [pc, #104]	; (8001874 <MX_SPI1_Init+0x74>)
 800180c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001810:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001812:	4b18      	ldr	r3, [pc, #96]	; (8001874 <MX_SPI1_Init+0x74>)
 8001814:	2200      	movs	r2, #0
 8001816:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 8001818:	4b16      	ldr	r3, [pc, #88]	; (8001874 <MX_SPI1_Init+0x74>)
 800181a:	f44f 7240 	mov.w	r2, #768	; 0x300
 800181e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001820:	4b14      	ldr	r3, [pc, #80]	; (8001874 <MX_SPI1_Init+0x74>)
 8001822:	2200      	movs	r2, #0
 8001824:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001826:	4b13      	ldr	r3, [pc, #76]	; (8001874 <MX_SPI1_Init+0x74>)
 8001828:	2200      	movs	r2, #0
 800182a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800182c:	4b11      	ldr	r3, [pc, #68]	; (8001874 <MX_SPI1_Init+0x74>)
 800182e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001832:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8001834:	4b0f      	ldr	r3, [pc, #60]	; (8001874 <MX_SPI1_Init+0x74>)
 8001836:	2208      	movs	r2, #8
 8001838:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800183a:	4b0e      	ldr	r3, [pc, #56]	; (8001874 <MX_SPI1_Init+0x74>)
 800183c:	2200      	movs	r2, #0
 800183e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001840:	4b0c      	ldr	r3, [pc, #48]	; (8001874 <MX_SPI1_Init+0x74>)
 8001842:	2200      	movs	r2, #0
 8001844:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001846:	4b0b      	ldr	r3, [pc, #44]	; (8001874 <MX_SPI1_Init+0x74>)
 8001848:	2200      	movs	r2, #0
 800184a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 800184c:	4b09      	ldr	r3, [pc, #36]	; (8001874 <MX_SPI1_Init+0x74>)
 800184e:	2207      	movs	r2, #7
 8001850:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001852:	4b08      	ldr	r3, [pc, #32]	; (8001874 <MX_SPI1_Init+0x74>)
 8001854:	2200      	movs	r2, #0
 8001856:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001858:	4b06      	ldr	r3, [pc, #24]	; (8001874 <MX_SPI1_Init+0x74>)
 800185a:	2208      	movs	r2, #8
 800185c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800185e:	4805      	ldr	r0, [pc, #20]	; (8001874 <MX_SPI1_Init+0x74>)
 8001860:	f003 fa78 	bl	8004d54 <HAL_SPI_Init>
 8001864:	4603      	mov	r3, r0
 8001866:	2b00      	cmp	r3, #0
 8001868:	d001      	beq.n	800186e <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800186a:	f000 f9bf 	bl	8001bec <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800186e:	bf00      	nop
 8001870:	bd80      	pop	{r7, pc}
 8001872:	bf00      	nop
 8001874:	20004d40 	.word	0x20004d40
 8001878:	40013000 	.word	0x40013000

0800187c <MX_USB_PCD_Init>:
  * @brief USB Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_PCD_Init(void)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 8001880:	4b0d      	ldr	r3, [pc, #52]	; (80018b8 <MX_USB_PCD_Init+0x3c>)
 8001882:	4a0e      	ldr	r2, [pc, #56]	; (80018bc <MX_USB_PCD_Init+0x40>)
 8001884:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8001886:	4b0c      	ldr	r3, [pc, #48]	; (80018b8 <MX_USB_PCD_Init+0x3c>)
 8001888:	2208      	movs	r2, #8
 800188a:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800188c:	4b0a      	ldr	r3, [pc, #40]	; (80018b8 <MX_USB_PCD_Init+0x3c>)
 800188e:	2202      	movs	r2, #2
 8001890:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001892:	4b09      	ldr	r3, [pc, #36]	; (80018b8 <MX_USB_PCD_Init+0x3c>)
 8001894:	2202      	movs	r2, #2
 8001896:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8001898:	4b07      	ldr	r3, [pc, #28]	; (80018b8 <MX_USB_PCD_Init+0x3c>)
 800189a:	2200      	movs	r2, #0
 800189c:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800189e:	4b06      	ldr	r3, [pc, #24]	; (80018b8 <MX_USB_PCD_Init+0x3c>)
 80018a0:	2200      	movs	r2, #0
 80018a2:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 80018a4:	4804      	ldr	r0, [pc, #16]	; (80018b8 <MX_USB_PCD_Init+0x3c>)
 80018a6:	f001 fb47 	bl	8002f38 <HAL_PCD_Init>
 80018aa:	4603      	mov	r3, r0
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d001      	beq.n	80018b4 <MX_USB_PCD_Init+0x38>
  {
    Error_Handler();
 80018b0:	f000 f99c 	bl	8001bec <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 80018b4:	bf00      	nop
 80018b6:	bd80      	pop	{r7, pc}
 80018b8:	20004da4 	.word	0x20004da4
 80018bc:	40005c00 	.word	0x40005c00

080018c0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b08c      	sub	sp, #48	; 0x30
 80018c4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018c6:	f107 031c 	add.w	r3, r7, #28
 80018ca:	2200      	movs	r2, #0
 80018cc:	601a      	str	r2, [r3, #0]
 80018ce:	605a      	str	r2, [r3, #4]
 80018d0:	609a      	str	r2, [r3, #8]
 80018d2:	60da      	str	r2, [r3, #12]
 80018d4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80018d6:	4b74      	ldr	r3, [pc, #464]	; (8001aa8 <MX_GPIO_Init+0x1e8>)
 80018d8:	695b      	ldr	r3, [r3, #20]
 80018da:	4a73      	ldr	r2, [pc, #460]	; (8001aa8 <MX_GPIO_Init+0x1e8>)
 80018dc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80018e0:	6153      	str	r3, [r2, #20]
 80018e2:	4b71      	ldr	r3, [pc, #452]	; (8001aa8 <MX_GPIO_Init+0x1e8>)
 80018e4:	695b      	ldr	r3, [r3, #20]
 80018e6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80018ea:	61bb      	str	r3, [r7, #24]
 80018ec:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80018ee:	4b6e      	ldr	r3, [pc, #440]	; (8001aa8 <MX_GPIO_Init+0x1e8>)
 80018f0:	695b      	ldr	r3, [r3, #20]
 80018f2:	4a6d      	ldr	r2, [pc, #436]	; (8001aa8 <MX_GPIO_Init+0x1e8>)
 80018f4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80018f8:	6153      	str	r3, [r2, #20]
 80018fa:	4b6b      	ldr	r3, [pc, #428]	; (8001aa8 <MX_GPIO_Init+0x1e8>)
 80018fc:	695b      	ldr	r3, [r3, #20]
 80018fe:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001902:	617b      	str	r3, [r7, #20]
 8001904:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001906:	4b68      	ldr	r3, [pc, #416]	; (8001aa8 <MX_GPIO_Init+0x1e8>)
 8001908:	695b      	ldr	r3, [r3, #20]
 800190a:	4a67      	ldr	r2, [pc, #412]	; (8001aa8 <MX_GPIO_Init+0x1e8>)
 800190c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001910:	6153      	str	r3, [r2, #20]
 8001912:	4b65      	ldr	r3, [pc, #404]	; (8001aa8 <MX_GPIO_Init+0x1e8>)
 8001914:	695b      	ldr	r3, [r3, #20]
 8001916:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800191a:	613b      	str	r3, [r7, #16]
 800191c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800191e:	4b62      	ldr	r3, [pc, #392]	; (8001aa8 <MX_GPIO_Init+0x1e8>)
 8001920:	695b      	ldr	r3, [r3, #20]
 8001922:	4a61      	ldr	r2, [pc, #388]	; (8001aa8 <MX_GPIO_Init+0x1e8>)
 8001924:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001928:	6153      	str	r3, [r2, #20]
 800192a:	4b5f      	ldr	r3, [pc, #380]	; (8001aa8 <MX_GPIO_Init+0x1e8>)
 800192c:	695b      	ldr	r3, [r3, #20]
 800192e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001932:	60fb      	str	r3, [r7, #12]
 8001934:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001936:	4b5c      	ldr	r3, [pc, #368]	; (8001aa8 <MX_GPIO_Init+0x1e8>)
 8001938:	695b      	ldr	r3, [r3, #20]
 800193a:	4a5b      	ldr	r2, [pc, #364]	; (8001aa8 <MX_GPIO_Init+0x1e8>)
 800193c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001940:	6153      	str	r3, [r2, #20]
 8001942:	4b59      	ldr	r3, [pc, #356]	; (8001aa8 <MX_GPIO_Init+0x1e8>)
 8001944:	695b      	ldr	r3, [r3, #20]
 8001946:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800194a:	60bb      	str	r3, [r7, #8]
 800194c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800194e:	4b56      	ldr	r3, [pc, #344]	; (8001aa8 <MX_GPIO_Init+0x1e8>)
 8001950:	695b      	ldr	r3, [r3, #20]
 8001952:	4a55      	ldr	r2, [pc, #340]	; (8001aa8 <MX_GPIO_Init+0x1e8>)
 8001954:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001958:	6153      	str	r3, [r2, #20]
 800195a:	4b53      	ldr	r3, [pc, #332]	; (8001aa8 <MX_GPIO_Init+0x1e8>)
 800195c:	695b      	ldr	r3, [r3, #20]
 800195e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001962:	607b      	str	r3, [r7, #4]
 8001964:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, CS_I2C_SPI_Pin|LD4_Pin|LD3_Pin|LD5_Pin
 8001966:	2200      	movs	r2, #0
 8001968:	f64f 7108 	movw	r1, #65288	; 0xff08
 800196c:	484f      	ldr	r0, [pc, #316]	; (8001aac <MX_GPIO_Init+0x1ec>)
 800196e:	f001 f98d 	bl	8002c8c <HAL_GPIO_WritePin>
                          |LD7_Pin|LD9_Pin|LD10_Pin|LD8_Pin
                          |LD6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|GPIO_PIN_2, GPIO_PIN_RESET);
 8001972:	2200      	movs	r2, #0
 8001974:	2106      	movs	r1, #6
 8001976:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800197a:	f001 f987 	bl	8002c8c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4|GPIO_PIN_6, GPIO_PIN_RESET);
 800197e:	2200      	movs	r2, #0
 8001980:	2150      	movs	r1, #80	; 0x50
 8001982:	484b      	ldr	r0, [pc, #300]	; (8001ab0 <MX_GPIO_Init+0x1f0>)
 8001984:	f001 f982 	bl	8002c8c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3|GPIO_PIN_5, GPIO_PIN_RESET);
 8001988:	2200      	movs	r2, #0
 800198a:	2128      	movs	r1, #40	; 0x28
 800198c:	4849      	ldr	r0, [pc, #292]	; (8001ab4 <MX_GPIO_Init+0x1f4>)
 800198e:	f001 f97d 	bl	8002c8c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : CS_I2C_SPI_Pin LD4_Pin LD3_Pin LD5_Pin
                           LD7_Pin LD9_Pin LD10_Pin LD8_Pin
                           LD6_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin|LD4_Pin|LD3_Pin|LD5_Pin
 8001992:	f64f 7308 	movw	r3, #65288	; 0xff08
 8001996:	61fb      	str	r3, [r7, #28]
                          |LD7_Pin|LD9_Pin|LD10_Pin|LD8_Pin
                          |LD6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001998:	2301      	movs	r3, #1
 800199a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800199c:	2300      	movs	r3, #0
 800199e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019a0:	2300      	movs	r3, #0
 80019a2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80019a4:	f107 031c 	add.w	r3, r7, #28
 80019a8:	4619      	mov	r1, r3
 80019aa:	4840      	ldr	r0, [pc, #256]	; (8001aac <MX_GPIO_Init+0x1ec>)
 80019ac:	f000 ffdc 	bl	8002968 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80019b0:	2301      	movs	r3, #1
 80019b2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80019b4:	2300      	movs	r3, #0
 80019b6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019b8:	2300      	movs	r3, #0
 80019ba:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80019bc:	f107 031c 	add.w	r3, r7, #28
 80019c0:	4619      	mov	r1, r3
 80019c2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80019c6:	f000 ffcf 	bl	8002968 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 80019ca:	2306      	movs	r3, #6
 80019cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019ce:	2301      	movs	r3, #1
 80019d0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019d2:	2300      	movs	r3, #0
 80019d4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019d6:	2300      	movs	r3, #0
 80019d8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019da:	f107 031c 	add.w	r3, r7, #28
 80019de:	4619      	mov	r1, r3
 80019e0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80019e4:	f000 ffc0 	bl	8002968 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD3 PD5 PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5|GPIO_PIN_7;
 80019e8:	23a8      	movs	r3, #168	; 0xa8
 80019ea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80019ec:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80019f0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80019f2:	2302      	movs	r3, #2
 80019f4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80019f6:	f107 031c 	add.w	r3, r7, #28
 80019fa:	4619      	mov	r1, r3
 80019fc:	482c      	ldr	r0, [pc, #176]	; (8001ab0 <MX_GPIO_Init+0x1f0>)
 80019fe:	f000 ffb3 	bl	8002968 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD4 PD6 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 8001a02:	2350      	movs	r3, #80	; 0x50
 8001a04:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a06:	2301      	movs	r3, #1
 8001a08:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a0e:	2300      	movs	r3, #0
 8001a10:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001a12:	f107 031c 	add.w	r3, r7, #28
 8001a16:	4619      	mov	r1, r3
 8001a18:	4825      	ldr	r0, [pc, #148]	; (8001ab0 <MX_GPIO_Init+0x1f0>)
 8001a1a:	f000 ffa5 	bl	8002968 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 8001a1e:	2328      	movs	r3, #40	; 0x28
 8001a20:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a22:	2301      	movs	r3, #1
 8001a24:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a26:	2300      	movs	r3, #0
 8001a28:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a2e:	f107 031c 	add.w	r3, r7, #28
 8001a32:	4619      	mov	r1, r3
 8001a34:	481f      	ldr	r0, [pc, #124]	; (8001ab4 <MX_GPIO_Init+0x1f4>)
 8001a36:	f000 ff97 	bl	8002968 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001a3a:	2310      	movs	r3, #16
 8001a3c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001a3e:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001a42:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001a44:	2302      	movs	r3, #2
 8001a46:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a48:	f107 031c 	add.w	r3, r7, #28
 8001a4c:	4619      	mov	r1, r3
 8001a4e:	4819      	ldr	r0, [pc, #100]	; (8001ab4 <MX_GPIO_Init+0x1f4>)
 8001a50:	f000 ff8a 	bl	8002968 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT1_Pin */
  GPIO_InitStruct.Pin = MEMS_INT1_Pin;
 8001a54:	2301      	movs	r3, #1
 8001a56:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001a58:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8001a5c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a5e:	2300      	movs	r3, #0
 8001a60:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT1_GPIO_Port, &GPIO_InitStruct);
 8001a62:	f107 031c 	add.w	r3, r7, #28
 8001a66:	4619      	mov	r1, r3
 8001a68:	4810      	ldr	r0, [pc, #64]	; (8001aac <MX_GPIO_Init+0x1ec>)
 8001a6a:	f000 ff7d 	bl	8002968 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 5, 0);
 8001a6e:	2200      	movs	r2, #0
 8001a70:	2105      	movs	r1, #5
 8001a72:	2009      	movs	r0, #9
 8001a74:	f000 ff4e 	bl	8002914 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8001a78:	2009      	movs	r0, #9
 8001a7a:	f000 ff67 	bl	800294c <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 5, 0);
 8001a7e:	2200      	movs	r2, #0
 8001a80:	2105      	movs	r1, #5
 8001a82:	200a      	movs	r0, #10
 8001a84:	f000 ff46 	bl	8002914 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8001a88:	200a      	movs	r0, #10
 8001a8a:	f000 ff5f 	bl	800294c <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8001a8e:	2200      	movs	r2, #0
 8001a90:	2105      	movs	r1, #5
 8001a92:	2017      	movs	r0, #23
 8001a94:	f000 ff3e 	bl	8002914 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001a98:	2017      	movs	r0, #23
 8001a9a:	f000 ff57 	bl	800294c <HAL_NVIC_EnableIRQ>

}
 8001a9e:	bf00      	nop
 8001aa0:	3730      	adds	r7, #48	; 0x30
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	bd80      	pop	{r7, pc}
 8001aa6:	bf00      	nop
 8001aa8:	40021000 	.word	0x40021000
 8001aac:	48001000 	.word	0x48001000
 8001ab0:	48000c00 	.word	0x48000c00
 8001ab4:	48000400 	.word	0x48000400

08001ab8 <StartUpdateLcdTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartUpdateLcdTask */
void StartUpdateLcdTask(void *argument)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b084      	sub	sp, #16
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	initLcd();
 8001ac0:	f7ff fafa 	bl	80010b8 <initLcd>

	handleShowingScreen();
 8001ac4:	f000 fa8c 	bl	8001fe0 <handleShowingScreen>
	Screen lastDrawnScreen = getCurrentScreen();
 8001ac8:	f000 fb58 	bl	800217c <getCurrentScreen>
 8001acc:	4603      	mov	r3, r0
 8001ace:	73fb      	strb	r3, [r7, #15]

  /* Infinite loop */
  for(;;)  {
	  if(lastDrawnScreen != getCurrentScreen()) {
 8001ad0:	f000 fb54 	bl	800217c <getCurrentScreen>
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	461a      	mov	r2, r3
 8001ad8:	7bfb      	ldrb	r3, [r7, #15]
 8001ada:	4293      	cmp	r3, r2
 8001adc:	d005      	beq.n	8001aea <StartUpdateLcdTask+0x32>
		  handleShowingScreen();
 8001ade:	f000 fa7f 	bl	8001fe0 <handleShowingScreen>
		  lastDrawnScreen = getCurrentScreen();
 8001ae2:	f000 fb4b 	bl	800217c <getCurrentScreen>
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	73fb      	strb	r3, [r7, #15]
	  }
	  osDelay(350);
 8001aea:	f44f 70af 	mov.w	r0, #350	; 0x15e
 8001aee:	f003 fe13 	bl	8005718 <osDelay>
	  if(lastDrawnScreen != getCurrentScreen()) {
 8001af2:	e7ed      	b.n	8001ad0 <StartUpdateLcdTask+0x18>

08001af4 <StartUpdateBulletsTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartUpdateBulletsTask */
void StartUpdateBulletsTask(void *argument)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b082      	sub	sp, #8
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartUpdateBulletsTask */

  /* Infinite loop */
  for(;;) {

	  osDelay(1000);
 8001afc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001b00:	f003 fe0a 	bl	8005718 <osDelay>

	if(getCurrentScreen() == SCREEN_GAME) {
 8001b04:	f000 fb3a 	bl	800217c <getCurrentScreen>
 8001b08:	4603      	mov	r3, r0
 8001b0a:	2b06      	cmp	r3, #6
 8001b0c:	d1f6      	bne.n	8001afc <StartUpdateBulletsTask+0x8>
		moveAllBullets();
 8001b0e:	f7ff f88f 	bl	8000c30 <moveAllBullets>

		handleHittingHero();
 8001b12:	f7ff f902 	bl	8000d1a <handleHittingHero>
		if(getHeroLevelHealth() == 0) { // If hero kooshte shod
 8001b16:	f7ff f975 	bl	8000e04 <getHeroLevelHealth>
			// TODO
		}

		handleHittingEnemy();
 8001b1a:	f7ff f8d1 	bl	8000cc0 <handleHittingEnemy>
		if(getKilledEnemyCountToWin() == 0) {
 8001b1e:	f7ff f97d 	bl	8000e1c <getKilledEnemyCountToWin>
			// TODO
		}

		updateAllBulletsOnMatrix();
 8001b22:	f7ff f89d 	bl	8000c60 <updateAllBulletsOnMatrix>
	  osDelay(1000);
 8001b26:	e7e9      	b.n	8001afc <StartUpdateBulletsTask+0x8>

08001b28 <StartEnemyShootTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartEnemyShootTask */
void StartEnemyShootTask(void *argument)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b084      	sub	sp, #16
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartEnemyShootTask */
  /* Infinite loop */
  for(;;) {
	osDelay(5000);
 8001b30:	f241 3088 	movw	r0, #5000	; 0x1388
 8001b34:	f003 fdf0 	bl	8005718 <osDelay>
	if(getCurrentScreen() == SCREEN_GAME) {
 8001b38:	f000 fb20 	bl	800217c <getCurrentScreen>
 8001b3c:	4603      	mov	r3, r0
 8001b3e:	2b06      	cmp	r3, #6
 8001b40:	d1f6      	bne.n	8001b30 <StartEnemyShootTask+0x8>
		if(rand() % 8 == 0) {
 8001b42:	f007 fbb5 	bl	80092b0 <rand>
 8001b46:	4603      	mov	r3, r0
 8001b48:	f003 0307 	and.w	r3, r3, #7
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d1ef      	bne.n	8001b30 <StartEnemyShootTask+0x8>
			int lastRow = findLastRowOfEnemies();
 8001b50:	f7ff fc10 	bl	8001374 <findLastRowOfEnemies>
 8001b54:	60f8      	str	r0, [r7, #12]
			int col = findRandomEnemyCol(lastRow);
 8001b56:	68f8      	ldr	r0, [r7, #12]
 8001b58:	f7ff fc36 	bl	80013c8 <findRandomEnemyCol>
 8001b5c:	60b8      	str	r0, [r7, #8]
			if(col != UNDEFINED) {
 8001b5e:	68bb      	ldr	r3, [r7, #8]
 8001b60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b64:	d0e4      	beq.n	8001b30 <StartEnemyShootTask+0x8>
				shoot(lastRow + 1, 1, DOWN);
 8001b66:	68fb      	ldr	r3, [r7, #12]
 8001b68:	3301      	adds	r3, #1
 8001b6a:	2201      	movs	r2, #1
 8001b6c:	2101      	movs	r1, #1
 8001b6e:	4618      	mov	r0, r3
 8001b70:	f7fe ff62 	bl	8000a38 <shoot>
	osDelay(5000);
 8001b74:	e7dc      	b.n	8001b30 <StartEnemyShootTask+0x8>

08001b76 <StartMoveDownEnemiesTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartMoveDownEnemiesTask */
void StartMoveDownEnemiesTask(void *argument)
{
 8001b76:	b580      	push	{r7, lr}
 8001b78:	b082      	sub	sp, #8
 8001b7a:	af00      	add	r7, sp, #0
 8001b7c:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartMoveDownEnemiesTask */
  /* Infinite loop */
  for(;;) {
	  osDelay(getMoveEnemiesDownInterval());
 8001b7e:	f7ff f935 	bl	8000dec <getMoveEnemiesDownInterval>
 8001b82:	4603      	mov	r3, r0
 8001b84:	4618      	mov	r0, r3
 8001b86:	f003 fdc7 	bl	8005718 <osDelay>
	if(getCurrentScreen() == SCREEN_GAME) {
 8001b8a:	f000 faf7 	bl	800217c <getCurrentScreen>
 8001b8e:	4603      	mov	r3, r0
 8001b90:	2b06      	cmp	r3, #6
 8001b92:	d1f4      	bne.n	8001b7e <StartMoveDownEnemiesTask+0x8>
		moveEnemiesDown();
 8001b94:	f7ff fc60 	bl	8001458 <moveEnemiesDown>
	  osDelay(getMoveEnemiesDownInterval());
 8001b98:	e7f1      	b.n	8001b7e <StartMoveDownEnemiesTask+0x8>
	...

08001b9c <StartHandleKeyPressTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartHandleKeyPressTask */
void StartHandleKeyPressTask(void *argument)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	b082      	sub	sp, #8
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartHandleKeyPressTask */

  /* Infinite loop */
  for(;;)
  {
	  osSemaphoreAcquire(keypadSemHandle, osWaitForever);
 8001ba4:	4b06      	ldr	r3, [pc, #24]	; (8001bc0 <StartHandleKeyPressTask+0x24>)
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	f04f 31ff 	mov.w	r1, #4294967295
 8001bac:	4618      	mov	r0, r3
 8001bae:	f003 ffc5 	bl	8005b3c <osSemaphoreAcquire>
	  handleKeyPress(keyNumber);
 8001bb2:	4b04      	ldr	r3, [pc, #16]	; (8001bc4 <StartHandleKeyPressTask+0x28>)
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	f000 fa6c 	bl	8002094 <handleKeyPress>
	  osSemaphoreAcquire(keypadSemHandle, osWaitForever);
 8001bbc:	e7f2      	b.n	8001ba4 <StartHandleKeyPressTask+0x8>
 8001bbe:	bf00      	nop
 8001bc0:	20004d3c 	.word	0x20004d3c
 8001bc4:	2000008c 	.word	0x2000008c

08001bc8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b082      	sub	sp, #8
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	4a04      	ldr	r2, [pc, #16]	; (8001be8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001bd6:	4293      	cmp	r3, r2
 8001bd8:	d101      	bne.n	8001bde <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001bda:	f000 fdc3 	bl	8002764 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001bde:	bf00      	nop
 8001be0:	3708      	adds	r7, #8
 8001be2:	46bd      	mov	sp, r7
 8001be4:	bd80      	pop	{r7, pc}
 8001be6:	bf00      	nop
 8001be8:	40012c00 	.word	0x40012c00

08001bec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001bec:	b480      	push	{r7}
 8001bee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001bf0:	b672      	cpsid	i
}
 8001bf2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001bf4:	e7fe      	b.n	8001bf4 <Error_Handler+0x8>
	...

08001bf8 <showAboutScreen>:
#include "main.h"

char groupName[15] = "Sajjad - Iman";
static char timeStr[20];

void showAboutScreen() {
 8001bf8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001bfc:	b0bd      	sub	sp, #244	; 0xf4
 8001bfe:	af04      	add	r7, sp, #16
 8001c00:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8001c04:	3bd8      	subs	r3, #216	; 0xd8
 8001c06:	331f      	adds	r3, #31
 8001c08:	095b      	lsrs	r3, r3, #5
 8001c0a:	015c      	lsls	r4, r3, #5

    updateDateTime();
 8001c0c:	f000 fd40 	bl	8002690 <updateDateTime>
    sprintf(timeStr, "%d/%d/%d - %d:%d:%d",
            getDateTime().dateVar.Year, getDateTime().dateVar.Month, getDateTime().dateVar.Date,
 8001c10:	f104 03a0 	add.w	r3, r4, #160	; 0xa0
 8001c14:	4618      	mov	r0, r3
 8001c16:	f000 fd4f 	bl	80026b8 <getDateTime>
 8001c1a:	f894 30a3 	ldrb.w	r3, [r4, #163]	; 0xa3
    sprintf(timeStr, "%d/%d/%d - %d:%d:%d",
 8001c1e:	4698      	mov	r8, r3
            getDateTime().dateVar.Year, getDateTime().dateVar.Month, getDateTime().dateVar.Date,
 8001c20:	f104 0380 	add.w	r3, r4, #128	; 0x80
 8001c24:	4618      	mov	r0, r3
 8001c26:	f000 fd47 	bl	80026b8 <getDateTime>
 8001c2a:	f894 3081 	ldrb.w	r3, [r4, #129]	; 0x81
    sprintf(timeStr, "%d/%d/%d - %d:%d:%d",
 8001c2e:	4699      	mov	r9, r3
            getDateTime().dateVar.Year, getDateTime().dateVar.Month, getDateTime().dateVar.Date,
 8001c30:	f104 0360 	add.w	r3, r4, #96	; 0x60
 8001c34:	4618      	mov	r0, r3
 8001c36:	f000 fd3f 	bl	80026b8 <getDateTime>
 8001c3a:	f894 3062 	ldrb.w	r3, [r4, #98]	; 0x62
    sprintf(timeStr, "%d/%d/%d - %d:%d:%d",
 8001c3e:	461d      	mov	r5, r3
            getDateTime().timeVar.Hours, getDateTime().timeVar.Minutes, getDateTime().timeVar.Seconds
 8001c40:	f104 0340 	add.w	r3, r4, #64	; 0x40
 8001c44:	4618      	mov	r0, r3
 8001c46:	f000 fd37 	bl	80026b8 <getDateTime>
 8001c4a:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
    sprintf(timeStr, "%d/%d/%d - %d:%d:%d",
 8001c4e:	461e      	mov	r6, r3
            getDateTime().timeVar.Hours, getDateTime().timeVar.Minutes, getDateTime().timeVar.Seconds
 8001c50:	f104 0320 	add.w	r3, r4, #32
 8001c54:	4618      	mov	r0, r3
 8001c56:	f000 fd2f 	bl	80026b8 <getDateTime>
 8001c5a:	f894 3025 	ldrb.w	r3, [r4, #37]	; 0x25
    sprintf(timeStr, "%d/%d/%d - %d:%d:%d",
 8001c5e:	607b      	str	r3, [r7, #4]
            getDateTime().timeVar.Hours, getDateTime().timeVar.Minutes, getDateTime().timeVar.Seconds
 8001c60:	4620      	mov	r0, r4
 8001c62:	f000 fd29 	bl	80026b8 <getDateTime>
 8001c66:	79a3      	ldrb	r3, [r4, #6]
    sprintf(timeStr, "%d/%d/%d - %d:%d:%d",
 8001c68:	9303      	str	r3, [sp, #12]
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	9302      	str	r3, [sp, #8]
 8001c6e:	9601      	str	r6, [sp, #4]
 8001c70:	9500      	str	r5, [sp, #0]
 8001c72:	464b      	mov	r3, r9
 8001c74:	4642      	mov	r2, r8
 8001c76:	4914      	ldr	r1, [pc, #80]	; (8001cc8 <showAboutScreen+0xd0>)
 8001c78:	4814      	ldr	r0, [pc, #80]	; (8001ccc <showAboutScreen+0xd4>)
 8001c7a:	f007 fbd3 	bl	8009424 <siprintf>
	);

    osMutexAcquire(lcdMutexHandle, osWaitForever);
 8001c7e:	4b14      	ldr	r3, [pc, #80]	; (8001cd0 <showAboutScreen+0xd8>)
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	f04f 31ff 	mov.w	r1, #4294967295
 8001c86:	4618      	mov	r0, r3
 8001c88:	f003 fe0e 	bl	80058a8 <osMutexAcquire>

    setCursor(0, 0);
 8001c8c:	2100      	movs	r1, #0
 8001c8e:	2000      	movs	r0, #0
 8001c90:	f7fe fd5c 	bl	800074c <setCursor>
    print("Name: ");
 8001c94:	480f      	ldr	r0, [pc, #60]	; (8001cd4 <showAboutScreen+0xdc>)
 8001c96:	f7fe fda1 	bl	80007dc <print>
    print(groupName);
 8001c9a:	480f      	ldr	r0, [pc, #60]	; (8001cd8 <showAboutScreen+0xe0>)
 8001c9c:	f7fe fd9e 	bl	80007dc <print>

    setCursor(0, 2);
 8001ca0:	2102      	movs	r1, #2
 8001ca2:	2000      	movs	r0, #0
 8001ca4:	f7fe fd52 	bl	800074c <setCursor>
    print(timeStr);
 8001ca8:	4808      	ldr	r0, [pc, #32]	; (8001ccc <showAboutScreen+0xd4>)
 8001caa:	f7fe fd97 	bl	80007dc <print>

    display();
 8001cae:	f7fe fd7f 	bl	80007b0 <display>

    osMutexRelease(lcdMutexHandle);
 8001cb2:	4b07      	ldr	r3, [pc, #28]	; (8001cd0 <showAboutScreen+0xd8>)
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	4618      	mov	r0, r3
 8001cb8:	f003 fe54 	bl	8005964 <osMutexRelease>
}
 8001cbc:	bf00      	nop
 8001cbe:	37e4      	adds	r7, #228	; 0xe4
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001cc6:	bf00      	nop
 8001cc8:	0800a554 	.word	0x0800a554
 8001ccc:	200003d0 	.word	0x200003d0
 8001cd0:	20004cc0 	.word	0x20004cc0
 8001cd4:	0800a568 	.word	0x0800a568
 8001cd8:	200001d0 	.word	0x200001d0

08001cdc <updateShowingDateTime>:

void updateShowingDateTime() {
 8001cdc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001ce0:	b0bd      	sub	sp, #244	; 0xf4
 8001ce2:	af04      	add	r7, sp, #16
 8001ce4:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8001ce8:	3bd8      	subs	r3, #216	; 0xd8
 8001cea:	331f      	adds	r3, #31
 8001cec:	095b      	lsrs	r3, r3, #5
 8001cee:	015c      	lsls	r4, r3, #5
    updateDateTime();
 8001cf0:	f000 fcce 	bl	8002690 <updateDateTime>
    sprintf(timeStr, "%d/%d/%d - %d:%d:%d",
            getDateTime().dateVar.Year, getDateTime().dateVar.Month, getDateTime().dateVar.Date,
 8001cf4:	f104 03a0 	add.w	r3, r4, #160	; 0xa0
 8001cf8:	4618      	mov	r0, r3
 8001cfa:	f000 fcdd 	bl	80026b8 <getDateTime>
 8001cfe:	f894 30a3 	ldrb.w	r3, [r4, #163]	; 0xa3
    sprintf(timeStr, "%d/%d/%d - %d:%d:%d",
 8001d02:	4698      	mov	r8, r3
            getDateTime().dateVar.Year, getDateTime().dateVar.Month, getDateTime().dateVar.Date,
 8001d04:	f104 0380 	add.w	r3, r4, #128	; 0x80
 8001d08:	4618      	mov	r0, r3
 8001d0a:	f000 fcd5 	bl	80026b8 <getDateTime>
 8001d0e:	f894 3081 	ldrb.w	r3, [r4, #129]	; 0x81
    sprintf(timeStr, "%d/%d/%d - %d:%d:%d",
 8001d12:	4699      	mov	r9, r3
            getDateTime().dateVar.Year, getDateTime().dateVar.Month, getDateTime().dateVar.Date,
 8001d14:	f104 0360 	add.w	r3, r4, #96	; 0x60
 8001d18:	4618      	mov	r0, r3
 8001d1a:	f000 fccd 	bl	80026b8 <getDateTime>
 8001d1e:	f894 3062 	ldrb.w	r3, [r4, #98]	; 0x62
    sprintf(timeStr, "%d/%d/%d - %d:%d:%d",
 8001d22:	461d      	mov	r5, r3
            getDateTime().timeVar.Hours, getDateTime().timeVar.Minutes, getDateTime().timeVar.Seconds
 8001d24:	f104 0340 	add.w	r3, r4, #64	; 0x40
 8001d28:	4618      	mov	r0, r3
 8001d2a:	f000 fcc5 	bl	80026b8 <getDateTime>
 8001d2e:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
    sprintf(timeStr, "%d/%d/%d - %d:%d:%d",
 8001d32:	461e      	mov	r6, r3
            getDateTime().timeVar.Hours, getDateTime().timeVar.Minutes, getDateTime().timeVar.Seconds
 8001d34:	f104 0320 	add.w	r3, r4, #32
 8001d38:	4618      	mov	r0, r3
 8001d3a:	f000 fcbd 	bl	80026b8 <getDateTime>
 8001d3e:	f894 3025 	ldrb.w	r3, [r4, #37]	; 0x25
    sprintf(timeStr, "%d/%d/%d - %d:%d:%d",
 8001d42:	607b      	str	r3, [r7, #4]
            getDateTime().timeVar.Hours, getDateTime().timeVar.Minutes, getDateTime().timeVar.Seconds
 8001d44:	4620      	mov	r0, r4
 8001d46:	f000 fcb7 	bl	80026b8 <getDateTime>
 8001d4a:	79a3      	ldrb	r3, [r4, #6]
    sprintf(timeStr, "%d/%d/%d - %d:%d:%d",
 8001d4c:	9303      	str	r3, [sp, #12]
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	9302      	str	r3, [sp, #8]
 8001d52:	9601      	str	r6, [sp, #4]
 8001d54:	9500      	str	r5, [sp, #0]
 8001d56:	464b      	mov	r3, r9
 8001d58:	4642      	mov	r2, r8
 8001d5a:	490f      	ldr	r1, [pc, #60]	; (8001d98 <updateShowingDateTime+0xbc>)
 8001d5c:	480f      	ldr	r0, [pc, #60]	; (8001d9c <updateShowingDateTime+0xc0>)
 8001d5e:	f007 fb61 	bl	8009424 <siprintf>
	);

    osMutexAcquire(lcdMutexHandle, osWaitForever);
 8001d62:	4b0f      	ldr	r3, [pc, #60]	; (8001da0 <updateShowingDateTime+0xc4>)
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	f04f 31ff 	mov.w	r1, #4294967295
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	f003 fd9c 	bl	80058a8 <osMutexAcquire>
    setCursor(0, 2);
 8001d70:	2102      	movs	r1, #2
 8001d72:	2000      	movs	r0, #0
 8001d74:	f7fe fcea 	bl	800074c <setCursor>
    print(timeStr);
 8001d78:	4808      	ldr	r0, [pc, #32]	; (8001d9c <updateShowingDateTime+0xc0>)
 8001d7a:	f7fe fd2f 	bl	80007dc <print>

    display();
 8001d7e:	f7fe fd17 	bl	80007b0 <display>

    osMutexRelease(lcdMutexHandle);
 8001d82:	4b07      	ldr	r3, [pc, #28]	; (8001da0 <updateShowingDateTime+0xc4>)
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	4618      	mov	r0, r3
 8001d88:	f003 fdec 	bl	8005964 <osMutexRelease>
}
 8001d8c:	bf00      	nop
 8001d8e:	37e4      	adds	r7, #228	; 0xe4
 8001d90:	46bd      	mov	sp, r7
 8001d92:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001d96:	bf00      	nop
 8001d98:	0800a554 	.word	0x0800a554
 8001d9c:	200003d0 	.word	0x200003d0
 8001da0:	20004cc0 	.word	0x20004cc0

08001da4 <showDiffLevelScreen>:
 */

#include "req.h"
#include "LiquidCrystal.h"

void showDiffLevelScreen() {
 8001da4:	b580      	push	{r7, lr}
 8001da6:	af00      	add	r7, sp, #0
    osMutexAcquire(lcdMutexHandle, osWaitForever);
 8001da8:	4b14      	ldr	r3, [pc, #80]	; (8001dfc <showDiffLevelScreen+0x58>)
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	f04f 31ff 	mov.w	r1, #4294967295
 8001db0:	4618      	mov	r0, r3
 8001db2:	f003 fd79 	bl	80058a8 <osMutexAcquire>

    setCursor(1, 0);
 8001db6:	2100      	movs	r1, #0
 8001db8:	2001      	movs	r0, #1
 8001dba:	f7fe fcc7 	bl	800074c <setCursor>
    print("<Difficulty Level>");
 8001dbe:	4810      	ldr	r0, [pc, #64]	; (8001e00 <showDiffLevelScreen+0x5c>)
 8001dc0:	f7fe fd0c 	bl	80007dc <print>

    setCursor(0, 1);
 8001dc4:	2101      	movs	r1, #1
 8001dc6:	2000      	movs	r0, #0
 8001dc8:	f7fe fcc0 	bl	800074c <setCursor>
    print("1) Easy");
 8001dcc:	480d      	ldr	r0, [pc, #52]	; (8001e04 <showDiffLevelScreen+0x60>)
 8001dce:	f7fe fd05 	bl	80007dc <print>

    setCursor(0, 2);
 8001dd2:	2102      	movs	r1, #2
 8001dd4:	2000      	movs	r0, #0
 8001dd6:	f7fe fcb9 	bl	800074c <setCursor>
    print("2) Normal");
 8001dda:	480b      	ldr	r0, [pc, #44]	; (8001e08 <showDiffLevelScreen+0x64>)
 8001ddc:	f7fe fcfe 	bl	80007dc <print>

    setCursor(0, 3);
 8001de0:	2103      	movs	r1, #3
 8001de2:	2000      	movs	r0, #0
 8001de4:	f7fe fcb2 	bl	800074c <setCursor>
	print("2) Hard");
 8001de8:	4808      	ldr	r0, [pc, #32]	; (8001e0c <showDiffLevelScreen+0x68>)
 8001dea:	f7fe fcf7 	bl	80007dc <print>

    osMutexRelease(lcdMutexHandle);
 8001dee:	4b03      	ldr	r3, [pc, #12]	; (8001dfc <showDiffLevelScreen+0x58>)
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	4618      	mov	r0, r3
 8001df4:	f003 fdb6 	bl	8005964 <osMutexRelease>
}
 8001df8:	bf00      	nop
 8001dfa:	bd80      	pop	{r7, pc}
 8001dfc:	20004cc0 	.word	0x20004cc0
 8001e00:	0800a570 	.word	0x0800a570
 8001e04:	0800a584 	.word	0x0800a584
 8001e08:	0800a58c 	.word	0x0800a58c
 8001e0c:	0800a598 	.word	0x0800a598

08001e10 <showFinishScreen>:
#include "req.h"
#include "LiquidCrystal.h"
#include "config.h"
#include <stdio.h>

void showFinishScreen() {
 8001e10:	b580      	push	{r7, lr}
 8001e12:	b082      	sub	sp, #8
 8001e14:	af00      	add	r7, sp, #0
    osMutexAcquire(lcdMutexHandle, osWaitForever);
 8001e16:	4b22      	ldr	r3, [pc, #136]	; (8001ea0 <showFinishScreen+0x90>)
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	f04f 31ff 	mov.w	r1, #4294967295
 8001e1e:	4618      	mov	r0, r3
 8001e20:	f003 fd42 	bl	80058a8 <osMutexAcquire>

    if(getGameState() == VICTORY) {
 8001e24:	f7ff f838 	bl	8000e98 <getGameState>
 8001e28:	4603      	mov	r3, r0
 8001e2a:	2b01      	cmp	r3, #1
 8001e2c:	d107      	bne.n	8001e3e <showFinishScreen+0x2e>
    	setCursor(6, 0);
 8001e2e:	2100      	movs	r1, #0
 8001e30:	2006      	movs	r0, #6
 8001e32:	f7fe fc8b 	bl	800074c <setCursor>
    	print("<Victory>");
 8001e36:	481b      	ldr	r0, [pc, #108]	; (8001ea4 <showFinishScreen+0x94>)
 8001e38:	f7fe fcd0 	bl	80007dc <print>
 8001e3c:	e006      	b.n	8001e4c <showFinishScreen+0x3c>
    } else {
    	setCursor(7, 0);
 8001e3e:	2100      	movs	r1, #0
 8001e40:	2007      	movs	r0, #7
 8001e42:	f7fe fc83 	bl	800074c <setCursor>
    	print("<Defeat>");
 8001e46:	4818      	ldr	r0, [pc, #96]	; (8001ea8 <showFinishScreen+0x98>)
 8001e48:	f7fe fcc8 	bl	80007dc <print>
    }

    setCursor(1, 2);
 8001e4c:	2102      	movs	r1, #2
 8001e4e:	2001      	movs	r0, #1
 8001e50:	f7fe fc7c 	bl	800074c <setCursor>
    print("Name: ");
 8001e54:	4815      	ldr	r0, [pc, #84]	; (8001eac <showFinishScreen+0x9c>)
 8001e56:	f7fe fcc1 	bl	80007dc <print>
    print(getPlayerName());
 8001e5a:	f7ff f807 	bl	8000e6c <getPlayerName>
 8001e5e:	4603      	mov	r3, r0
 8001e60:	4618      	mov	r0, r3
 8001e62:	f7fe fcbb 	bl	80007dc <print>

    char score[3];
    sprintf(score, "%d", getScore());
 8001e66:	f7ff f80b 	bl	8000e80 <getScore>
 8001e6a:	4602      	mov	r2, r0
 8001e6c:	1d3b      	adds	r3, r7, #4
 8001e6e:	4910      	ldr	r1, [pc, #64]	; (8001eb0 <showFinishScreen+0xa0>)
 8001e70:	4618      	mov	r0, r3
 8001e72:	f007 fad7 	bl	8009424 <siprintf>
    setCursor(1, 3);
 8001e76:	2103      	movs	r1, #3
 8001e78:	2001      	movs	r0, #1
 8001e7a:	f7fe fc67 	bl	800074c <setCursor>
    print("Score: ");
 8001e7e:	480d      	ldr	r0, [pc, #52]	; (8001eb4 <showFinishScreen+0xa4>)
 8001e80:	f7fe fcac 	bl	80007dc <print>
    print(score);
 8001e84:	1d3b      	adds	r3, r7, #4
 8001e86:	4618      	mov	r0, r3
 8001e88:	f7fe fca8 	bl	80007dc <print>

    osMutexRelease(lcdMutexHandle);
 8001e8c:	4b04      	ldr	r3, [pc, #16]	; (8001ea0 <showFinishScreen+0x90>)
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	4618      	mov	r0, r3
 8001e92:	f003 fd67 	bl	8005964 <osMutexRelease>
}
 8001e96:	bf00      	nop
 8001e98:	3708      	adds	r7, #8
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	bd80      	pop	{r7, pc}
 8001e9e:	bf00      	nop
 8001ea0:	20004cc0 	.word	0x20004cc0
 8001ea4:	0800a5a0 	.word	0x0800a5a0
 8001ea8:	0800a5ac 	.word	0x0800a5ac
 8001eac:	0800a5b8 	.word	0x0800a5b8
 8001eb0:	0800a5c0 	.word	0x0800a5c0
 8001eb4:	0800a5c4 	.word	0x0800a5c4

08001eb8 <showIntroScreen>:

void handlePressingKeyOnIntroScreen() {
	// TODO
}

void showIntroScreen() {
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	af00      	add	r7, sp, #0
    osMutexAcquire(lcdMutexHandle, osWaitForever);
 8001ebc:	4b18      	ldr	r3, [pc, #96]	; (8001f20 <showIntroScreen+0x68>)
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	f04f 31ff 	mov.w	r1, #4294967295
 8001ec4:	4618      	mov	r0, r3
 8001ec6:	f003 fcef 	bl	80058a8 <osMutexAcquire>

    setCursor(2, 0);
 8001eca:	2100      	movs	r1, #0
 8001ecc:	2002      	movs	r0, #2
 8001ece:	f7fe fc3d 	bl	800074c <setCursor>

    print("<Space Invaders>");
 8001ed2:	4814      	ldr	r0, [pc, #80]	; (8001f24 <showIntroScreen+0x6c>)
 8001ed4:	f7fe fc82 	bl	80007dc <print>

    setCursor(10, 2);
 8001ed8:	2102      	movs	r1, #2
 8001eda:	200a      	movs	r0, #10
 8001edc:	f7fe fc36 	bl	800074c <setCursor>
    write(CT_HERO);
 8001ee0:	2001      	movs	r0, #1
 8001ee2:	f7fe fcdd 	bl	80008a0 <write>

    setCursor(8, 1);
 8001ee6:	2101      	movs	r1, #1
 8001ee8:	2008      	movs	r0, #8
 8001eea:	f7fe fc2f 	bl	800074c <setCursor>
    write(CT_ENEMY);
 8001eee:	2002      	movs	r0, #2
 8001ef0:	f7fe fcd6 	bl	80008a0 <write>

    setCursor(8, 2);
 8001ef4:	2102      	movs	r1, #2
 8001ef6:	2008      	movs	r0, #8
 8001ef8:	f7fe fc28 	bl	800074c <setCursor>
    write(CT_ENEMY);
 8001efc:	2002      	movs	r0, #2
 8001efe:	f7fe fccf 	bl	80008a0 <write>

    setCursor(8, 3);
 8001f02:	2103      	movs	r1, #3
 8001f04:	2008      	movs	r0, #8
 8001f06:	f7fe fc21 	bl	800074c <setCursor>
    write(CT_ENEMY);
 8001f0a:	2002      	movs	r0, #2
 8001f0c:	f7fe fcc8 	bl	80008a0 <write>

    osMutexRelease(lcdMutexHandle);
 8001f10:	4b03      	ldr	r3, [pc, #12]	; (8001f20 <showIntroScreen+0x68>)
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	4618      	mov	r0, r3
 8001f16:	f003 fd25 	bl	8005964 <osMutexRelease>
}
 8001f1a:	bf00      	nop
 8001f1c:	bd80      	pop	{r7, pc}
 8001f1e:	bf00      	nop
 8001f20:	20004cc0 	.word	0x20004cc0
 8001f24:	0800a5cc 	.word	0x0800a5cc

08001f28 <showMenuScreen>:

void handlePressingKeyOnMenuScreen() {
	// 	TODO
}

void showMenuScreen() {
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	af00      	add	r7, sp, #0
    osMutexAcquire(lcdMutexHandle, osWaitForever);
 8001f2c:	4b11      	ldr	r3, [pc, #68]	; (8001f74 <showMenuScreen+0x4c>)
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	f04f 31ff 	mov.w	r1, #4294967295
 8001f34:	4618      	mov	r0, r3
 8001f36:	f003 fcb7 	bl	80058a8 <osMutexAcquire>

    setCursor(8, 0);
 8001f3a:	2100      	movs	r1, #0
 8001f3c:	2008      	movs	r0, #8
 8001f3e:	f7fe fc05 	bl	800074c <setCursor>
    print("<Menu>");
 8001f42:	480d      	ldr	r0, [pc, #52]	; (8001f78 <showMenuScreen+0x50>)
 8001f44:	f7fe fc4a 	bl	80007dc <print>

    setCursor(0, 2);
 8001f48:	2102      	movs	r1, #2
 8001f4a:	2000      	movs	r0, #0
 8001f4c:	f7fe fbfe 	bl	800074c <setCursor>
    print("1) Start Game");
 8001f50:	480a      	ldr	r0, [pc, #40]	; (8001f7c <showMenuScreen+0x54>)
 8001f52:	f7fe fc43 	bl	80007dc <print>

    setCursor(0, 3);
 8001f56:	2103      	movs	r1, #3
 8001f58:	2000      	movs	r0, #0
 8001f5a:	f7fe fbf7 	bl	800074c <setCursor>
    print("2) About Us");
 8001f5e:	4808      	ldr	r0, [pc, #32]	; (8001f80 <showMenuScreen+0x58>)
 8001f60:	f7fe fc3c 	bl	80007dc <print>

    osMutexRelease(lcdMutexHandle);
 8001f64:	4b03      	ldr	r3, [pc, #12]	; (8001f74 <showMenuScreen+0x4c>)
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	4618      	mov	r0, r3
 8001f6a:	f003 fcfb 	bl	8005964 <osMutexRelease>
}
 8001f6e:	bf00      	nop
 8001f70:	bd80      	pop	{r7, pc}
 8001f72:	bf00      	nop
 8001f74:	20004cc0 	.word	0x20004cc0
 8001f78:	0800a5e0 	.word	0x0800a5e0
 8001f7c:	0800a5e8 	.word	0x0800a5e8
 8001f80:	0800a5f8 	.word	0x0800a5f8

08001f84 <showNameScreen>:

#include "screen_name.h"
#include "req.h"
#include "LiquidCrystal.h"

void showNameScreen() {
 8001f84:	b580      	push	{r7, lr}
 8001f86:	af00      	add	r7, sp, #0
    osMutexAcquire(lcdMutexHandle, osWaitForever);
 8001f88:	4b0b      	ldr	r3, [pc, #44]	; (8001fb8 <showNameScreen+0x34>)
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	f04f 31ff 	mov.w	r1, #4294967295
 8001f90:	4618      	mov	r0, r3
 8001f92:	f003 fc89 	bl	80058a8 <osMutexAcquire>

    clear();
 8001f96:	f7fe fbcf 	bl	8000738 <clear>

    setCursor(2, 1);
 8001f9a:	2101      	movs	r1, #1
 8001f9c:	2002      	movs	r0, #2
 8001f9e:	f7fe fbd5 	bl	800074c <setCursor>
    print("Enter your name:");
 8001fa2:	4806      	ldr	r0, [pc, #24]	; (8001fbc <showNameScreen+0x38>)
 8001fa4:	f7fe fc1a 	bl	80007dc <print>

    osMutexRelease(lcdMutexHandle);
 8001fa8:	4b03      	ldr	r3, [pc, #12]	; (8001fb8 <showNameScreen+0x34>)
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	4618      	mov	r0, r3
 8001fae:	f003 fcd9 	bl	8005964 <osMutexRelease>
}
 8001fb2:	bf00      	nop
 8001fb4:	bd80      	pop	{r7, pc}
 8001fb6:	bf00      	nop
 8001fb8:	20004cc0 	.word	0x20004cc0
 8001fbc:	0800a604 	.word	0x0800a604

08001fc0 <goToScreen>:
#include "config.h"
#include "LiquidCrystal.h"

Screen currScreen = SCREEN_INTRO;

void goToScreen(Screen screen) {
 8001fc0:	b480      	push	{r7}
 8001fc2:	b083      	sub	sp, #12
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	4603      	mov	r3, r0
 8001fc8:	71fb      	strb	r3, [r7, #7]
	currScreen = screen;
 8001fca:	4a04      	ldr	r2, [pc, #16]	; (8001fdc <goToScreen+0x1c>)
 8001fcc:	79fb      	ldrb	r3, [r7, #7]
 8001fce:	7013      	strb	r3, [r2, #0]
}
 8001fd0:	bf00      	nop
 8001fd2:	370c      	adds	r7, #12
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fda:	4770      	bx	lr
 8001fdc:	200001df 	.word	0x200001df

08001fe0 <handleShowingScreen>:

void handleShowingScreen() {
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	af00      	add	r7, sp, #0
	osMutexAcquire(lcdMutexHandle, osWaitForever);
 8001fe4:	4b29      	ldr	r3, [pc, #164]	; (800208c <handleShowingScreen+0xac>)
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	f04f 31ff 	mov.w	r1, #4294967295
 8001fec:	4618      	mov	r0, r3
 8001fee:	f003 fc5b 	bl	80058a8 <osMutexAcquire>
	clear();
 8001ff2:	f7fe fba1 	bl	8000738 <clear>
    osMutexRelease(lcdMutexHandle);
 8001ff6:	4b25      	ldr	r3, [pc, #148]	; (800208c <handleShowingScreen+0xac>)
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	f003 fcb2 	bl	8005964 <osMutexRelease>

	switch(currScreen) {
 8002000:	4b23      	ldr	r3, [pc, #140]	; (8002090 <handleShowingScreen+0xb0>)
 8002002:	781b      	ldrb	r3, [r3, #0]
 8002004:	2b06      	cmp	r3, #6
 8002006:	d83f      	bhi.n	8002088 <handleShowingScreen+0xa8>
 8002008:	a201      	add	r2, pc, #4	; (adr r2, 8002010 <handleShowingScreen+0x30>)
 800200a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800200e:	bf00      	nop
 8002010:	0800202d 	.word	0x0800202d
 8002014:	0800204f 	.word	0x0800204f
 8002018:	08002055 	.word	0x08002055
 800201c:	08002077 	.word	0x08002077
 8002020:	0800207d 	.word	0x0800207d
 8002024:	08002083 	.word	0x08002083
 8002028:	0800205b 	.word	0x0800205b
		case SCREEN_ABOUT:
			showAboutScreen();
 800202c:	f7ff fde4 	bl	8001bf8 <showAboutScreen>
			while(1) {
				updateShowingDateTime();
 8002030:	f7ff fe54 	bl	8001cdc <updateShowingDateTime>
				osDelay(1000);
 8002034:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002038:	f003 fb6e 	bl	8005718 <osDelay>

				if(currScreen != SCREEN_ABOUT)
 800203c:	4b14      	ldr	r3, [pc, #80]	; (8002090 <handleShowingScreen+0xb0>)
 800203e:	781b      	ldrb	r3, [r3, #0]
 8002040:	2b00      	cmp	r3, #0
 8002042:	d100      	bne.n	8002046 <handleShowingScreen+0x66>
				updateShowingDateTime();
 8002044:	e7f4      	b.n	8002030 <handleShowingScreen+0x50>
					break;
 8002046:	bf00      	nop
			}
			handleShowingScreen();
 8002048:	f7ff ffca 	bl	8001fe0 <handleShowingScreen>
		break;
 800204c:	e01c      	b.n	8002088 <handleShowingScreen+0xa8>

		case SCREEN_DIFFLEVEL:
			showDiffLevelScreen();
 800204e:	f7ff fea9 	bl	8001da4 <showDiffLevelScreen>
		break;
 8002052:	e019      	b.n	8002088 <handleShowingScreen+0xa8>

		case SCREEN_FINISH:
			showFinishScreen();
 8002054:	f7ff fedc 	bl	8001e10 <showFinishScreen>
		break;
 8002058:	e016      	b.n	8002088 <handleShowingScreen+0xa8>

		case SCREEN_GAME:
			while(1) {
			    osDelay(100);
 800205a:	2064      	movs	r0, #100	; 0x64
 800205c:	f003 fb5c 	bl	8005718 <osDelay>
			    updateLcd();
 8002060:	f7ff f872 	bl	8001148 <updateLcd>

			    if(currScreen != SCREEN_GAME)
 8002064:	4b0a      	ldr	r3, [pc, #40]	; (8002090 <handleShowingScreen+0xb0>)
 8002066:	781b      	ldrb	r3, [r3, #0]
 8002068:	2b06      	cmp	r3, #6
 800206a:	d100      	bne.n	800206e <handleShowingScreen+0x8e>
			    osDelay(100);
 800206c:	e7f5      	b.n	800205a <handleShowingScreen+0x7a>
			    	break;
 800206e:	bf00      	nop
		    }
			handleShowingScreen();
 8002070:	f7ff ffb6 	bl	8001fe0 <handleShowingScreen>
		break;
 8002074:	e008      	b.n	8002088 <handleShowingScreen+0xa8>

		case SCREEN_INTRO:
			showIntroScreen();
 8002076:	f7ff ff1f 	bl	8001eb8 <showIntroScreen>
		break;
 800207a:	e005      	b.n	8002088 <handleShowingScreen+0xa8>

		case SCREEN_MENU:
			showMenuScreen();
 800207c:	f7ff ff54 	bl	8001f28 <showMenuScreen>
		break;
 8002080:	e002      	b.n	8002088 <handleShowingScreen+0xa8>

		case SCREEN_NAME:
			showNameScreen();
 8002082:	f7ff ff7f 	bl	8001f84 <showNameScreen>
		break;
 8002086:	bf00      	nop
	}
}
 8002088:	bf00      	nop
 800208a:	bd80      	pop	{r7, pc}
 800208c:	20004cc0 	.word	0x20004cc0
 8002090:	200001df 	.word	0x200001df

08002094 <handleKeyPress>:

void handleKeyPress(int keyNum) {
 8002094:	b580      	push	{r7, lr}
 8002096:	b082      	sub	sp, #8
 8002098:	af00      	add	r7, sp, #0
 800209a:	6078      	str	r0, [r7, #4]
	switch(currScreen) {
 800209c:	4b36      	ldr	r3, [pc, #216]	; (8002178 <handleKeyPress+0xe4>)
 800209e:	781b      	ldrb	r3, [r3, #0]
 80020a0:	2b06      	cmp	r3, #6
 80020a2:	d864      	bhi.n	800216e <handleKeyPress+0xda>
 80020a4:	a201      	add	r2, pc, #4	; (adr r2, 80020ac <handleKeyPress+0x18>)
 80020a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020aa:	bf00      	nop
 80020ac:	080020c9 	.word	0x080020c9
 80020b0:	080020d1 	.word	0x080020d1
 80020b4:	0800215d 	.word	0x0800215d
 80020b8:	08002125 	.word	0x08002125
 80020bc:	08002133 	.word	0x08002133
 80020c0:	0800214f 	.word	0x0800214f
 80020c4:	08002101 	.word	0x08002101
		case SCREEN_ABOUT:
			goToScreen(SCREEN_MENU);
 80020c8:	2004      	movs	r0, #4
 80020ca:	f7ff ff79 	bl	8001fc0 <goToScreen>
		break;
 80020ce:	e04e      	b.n	800216e <handleKeyPress+0xda>

		case SCREEN_DIFFLEVEL:
			if(keyNum == 1) {
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	2b01      	cmp	r3, #1
 80020d4:	d103      	bne.n	80020de <handleKeyPress+0x4a>
				setDifficultyLevel(DIFFICULTY_EASY);
 80020d6:	2000      	movs	r0, #0
 80020d8:	f7fe fe4a 	bl	8000d70 <setDifficultyLevel>
 80020dc:	e00c      	b.n	80020f8 <handleKeyPress+0x64>
			} else if(keyNum == 2) {
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	2b02      	cmp	r3, #2
 80020e2:	d103      	bne.n	80020ec <handleKeyPress+0x58>
				setDifficultyLevel(DIFFICULTY_NORMAL);
 80020e4:	2001      	movs	r0, #1
 80020e6:	f7fe fe43 	bl	8000d70 <setDifficultyLevel>
 80020ea:	e005      	b.n	80020f8 <handleKeyPress+0x64>
			} else if(keyNum == 3) {
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	2b03      	cmp	r3, #3
 80020f0:	d102      	bne.n	80020f8 <handleKeyPress+0x64>
				setDifficultyLevel(DIFFICULTY_HARD);
 80020f2:	2002      	movs	r0, #2
 80020f4:	f7fe fe3c 	bl	8000d70 <setDifficultyLevel>
			}

			goToScreen(SCREEN_GAME);
 80020f8:	2006      	movs	r0, #6
 80020fa:	f7ff ff61 	bl	8001fc0 <goToScreen>
		break;
 80020fe:	e036      	b.n	800216e <handleKeyPress+0xda>

		break;

		case SCREEN_GAME:
			// This if branch might cause bug because of heavy computation
			if(keyNum == 14) {
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	2b0e      	cmp	r3, #14
 8002104:	d102      	bne.n	800210c <handleKeyPress+0x78>
				moveHeroLeft();
 8002106:	f7ff f8e9 	bl	80012dc <moveHeroLeft>
			} else if(keyNum == 15) {
				commandHeroToShoot();
			} else if(keyNum == 16) {
				moveHeroRight();
			}
		break;
 800210a:	e029      	b.n	8002160 <handleKeyPress+0xcc>
			} else if(keyNum == 15) {
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	2b0f      	cmp	r3, #15
 8002110:	d102      	bne.n	8002118 <handleKeyPress+0x84>
				commandHeroToShoot();
 8002112:	f7ff f9eb 	bl	80014ec <commandHeroToShoot>
		break;
 8002116:	e023      	b.n	8002160 <handleKeyPress+0xcc>
			} else if(keyNum == 16) {
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	2b10      	cmp	r3, #16
 800211c:	d120      	bne.n	8002160 <handleKeyPress+0xcc>
				moveHeroRight();
 800211e:	f7ff f8b9 	bl	8001294 <moveHeroRight>
		break;
 8002122:	e01d      	b.n	8002160 <handleKeyPress+0xcc>

		case SCREEN_INTRO:
			if(keyNum > 0) {
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	2b00      	cmp	r3, #0
 8002128:	dd1c      	ble.n	8002164 <handleKeyPress+0xd0>
				goToScreen(SCREEN_MENU);
 800212a:	2004      	movs	r0, #4
 800212c:	f7ff ff48 	bl	8001fc0 <goToScreen>
			}
		break;
 8002130:	e018      	b.n	8002164 <handleKeyPress+0xd0>

		case SCREEN_MENU:
			if(keyNum == 1) {
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	2b01      	cmp	r3, #1
 8002136:	d103      	bne.n	8002140 <handleKeyPress+0xac>
				goToScreen(SCREEN_NAME);
 8002138:	2005      	movs	r0, #5
 800213a:	f7ff ff41 	bl	8001fc0 <goToScreen>
			} else if(keyNum == 2) {
				goToScreen(SCREEN_ABOUT);
			}
		break;
 800213e:	e013      	b.n	8002168 <handleKeyPress+0xd4>
			} else if(keyNum == 2) {
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	2b02      	cmp	r3, #2
 8002144:	d110      	bne.n	8002168 <handleKeyPress+0xd4>
				goToScreen(SCREEN_ABOUT);
 8002146:	2000      	movs	r0, #0
 8002148:	f7ff ff3a 	bl	8001fc0 <goToScreen>
		break;
 800214c:	e00c      	b.n	8002168 <handleKeyPress+0xd4>

		case SCREEN_NAME:
			if(keyNum == 1) {
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	2b01      	cmp	r3, #1
 8002152:	d10b      	bne.n	800216c <handleKeyPress+0xd8>
				goToScreen(SCREEN_DIFFLEVEL);
 8002154:	2001      	movs	r0, #1
 8002156:	f7ff ff33 	bl	8001fc0 <goToScreen>
			}
		break;
 800215a:	e007      	b.n	800216c <handleKeyPress+0xd8>
		break;
 800215c:	bf00      	nop
 800215e:	e006      	b.n	800216e <handleKeyPress+0xda>
		break;
 8002160:	bf00      	nop
 8002162:	e004      	b.n	800216e <handleKeyPress+0xda>
		break;
 8002164:	bf00      	nop
 8002166:	e002      	b.n	800216e <handleKeyPress+0xda>
		break;
 8002168:	bf00      	nop
 800216a:	e000      	b.n	800216e <handleKeyPress+0xda>
		break;
 800216c:	bf00      	nop
	}
}
 800216e:	bf00      	nop
 8002170:	3708      	adds	r7, #8
 8002172:	46bd      	mov	sp, r7
 8002174:	bd80      	pop	{r7, pc}
 8002176:	bf00      	nop
 8002178:	200001df 	.word	0x200001df

0800217c <getCurrentScreen>:

Screen getCurrentScreen() {
 800217c:	b480      	push	{r7}
 800217e:	af00      	add	r7, sp, #0
	return currScreen;
 8002180:	4b03      	ldr	r3, [pc, #12]	; (8002190 <getCurrentScreen+0x14>)
 8002182:	781b      	ldrb	r3, [r3, #0]
}
 8002184:	4618      	mov	r0, r3
 8002186:	46bd      	mov	sp, r7
 8002188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800218c:	4770      	bx	lr
 800218e:	bf00      	nop
 8002190:	200001df 	.word	0x200001df

08002194 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	b082      	sub	sp, #8
 8002198:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800219a:	4b11      	ldr	r3, [pc, #68]	; (80021e0 <HAL_MspInit+0x4c>)
 800219c:	699b      	ldr	r3, [r3, #24]
 800219e:	4a10      	ldr	r2, [pc, #64]	; (80021e0 <HAL_MspInit+0x4c>)
 80021a0:	f043 0301 	orr.w	r3, r3, #1
 80021a4:	6193      	str	r3, [r2, #24]
 80021a6:	4b0e      	ldr	r3, [pc, #56]	; (80021e0 <HAL_MspInit+0x4c>)
 80021a8:	699b      	ldr	r3, [r3, #24]
 80021aa:	f003 0301 	and.w	r3, r3, #1
 80021ae:	607b      	str	r3, [r7, #4]
 80021b0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80021b2:	4b0b      	ldr	r3, [pc, #44]	; (80021e0 <HAL_MspInit+0x4c>)
 80021b4:	69db      	ldr	r3, [r3, #28]
 80021b6:	4a0a      	ldr	r2, [pc, #40]	; (80021e0 <HAL_MspInit+0x4c>)
 80021b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80021bc:	61d3      	str	r3, [r2, #28]
 80021be:	4b08      	ldr	r3, [pc, #32]	; (80021e0 <HAL_MspInit+0x4c>)
 80021c0:	69db      	ldr	r3, [r3, #28]
 80021c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021c6:	603b      	str	r3, [r7, #0]
 80021c8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80021ca:	2200      	movs	r2, #0
 80021cc:	210f      	movs	r1, #15
 80021ce:	f06f 0001 	mvn.w	r0, #1
 80021d2:	f000 fb9f 	bl	8002914 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80021d6:	bf00      	nop
 80021d8:	3708      	adds	r7, #8
 80021da:	46bd      	mov	sp, r7
 80021dc:	bd80      	pop	{r7, pc}
 80021de:	bf00      	nop
 80021e0:	40021000 	.word	0x40021000

080021e4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b08a      	sub	sp, #40	; 0x28
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021ec:	f107 0314 	add.w	r3, r7, #20
 80021f0:	2200      	movs	r2, #0
 80021f2:	601a      	str	r2, [r3, #0]
 80021f4:	605a      	str	r2, [r3, #4]
 80021f6:	609a      	str	r2, [r3, #8]
 80021f8:	60da      	str	r2, [r3, #12]
 80021fa:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	4a17      	ldr	r2, [pc, #92]	; (8002260 <HAL_I2C_MspInit+0x7c>)
 8002202:	4293      	cmp	r3, r2
 8002204:	d127      	bne.n	8002256 <HAL_I2C_MspInit+0x72>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002206:	4b17      	ldr	r3, [pc, #92]	; (8002264 <HAL_I2C_MspInit+0x80>)
 8002208:	695b      	ldr	r3, [r3, #20]
 800220a:	4a16      	ldr	r2, [pc, #88]	; (8002264 <HAL_I2C_MspInit+0x80>)
 800220c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002210:	6153      	str	r3, [r2, #20]
 8002212:	4b14      	ldr	r3, [pc, #80]	; (8002264 <HAL_I2C_MspInit+0x80>)
 8002214:	695b      	ldr	r3, [r3, #20]
 8002216:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800221a:	613b      	str	r3, [r7, #16]
 800221c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C1_SCL_Pin|I2C1_SDA_Pin;
 800221e:	23c0      	movs	r3, #192	; 0xc0
 8002220:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002222:	2312      	movs	r3, #18
 8002224:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002226:	2301      	movs	r3, #1
 8002228:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800222a:	2303      	movs	r3, #3
 800222c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800222e:	2304      	movs	r3, #4
 8002230:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002232:	f107 0314 	add.w	r3, r7, #20
 8002236:	4619      	mov	r1, r3
 8002238:	480b      	ldr	r0, [pc, #44]	; (8002268 <HAL_I2C_MspInit+0x84>)
 800223a:	f000 fb95 	bl	8002968 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800223e:	4b09      	ldr	r3, [pc, #36]	; (8002264 <HAL_I2C_MspInit+0x80>)
 8002240:	69db      	ldr	r3, [r3, #28]
 8002242:	4a08      	ldr	r2, [pc, #32]	; (8002264 <HAL_I2C_MspInit+0x80>)
 8002244:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002248:	61d3      	str	r3, [r2, #28]
 800224a:	4b06      	ldr	r3, [pc, #24]	; (8002264 <HAL_I2C_MspInit+0x80>)
 800224c:	69db      	ldr	r3, [r3, #28]
 800224e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002252:	60fb      	str	r3, [r7, #12]
 8002254:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002256:	bf00      	nop
 8002258:	3728      	adds	r7, #40	; 0x28
 800225a:	46bd      	mov	sp, r7
 800225c:	bd80      	pop	{r7, pc}
 800225e:	bf00      	nop
 8002260:	40005400 	.word	0x40005400
 8002264:	40021000 	.word	0x40021000
 8002268:	48000400 	.word	0x48000400

0800226c <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 800226c:	b480      	push	{r7}
 800226e:	b085      	sub	sp, #20
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	4a0d      	ldr	r2, [pc, #52]	; (80022b0 <HAL_RTC_MspInit+0x44>)
 800227a:	4293      	cmp	r3, r2
 800227c:	d111      	bne.n	80022a2 <HAL_RTC_MspInit+0x36>
 800227e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002282:	60fb      	str	r3, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	fa93 f3a3 	rbit	r3, r3
 800228a:	60bb      	str	r3, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800228c:	68bb      	ldr	r3, [r7, #8]
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800228e:	fab3 f383 	clz	r3, r3
 8002292:	b2db      	uxtb	r3, r3
 8002294:	461a      	mov	r2, r3
 8002296:	4b07      	ldr	r3, [pc, #28]	; (80022b4 <HAL_RTC_MspInit+0x48>)
 8002298:	4413      	add	r3, r2
 800229a:	009b      	lsls	r3, r3, #2
 800229c:	461a      	mov	r2, r3
 800229e:	2301      	movs	r3, #1
 80022a0:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 80022a2:	bf00      	nop
 80022a4:	3714      	adds	r7, #20
 80022a6:	46bd      	mov	sp, r7
 80022a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ac:	4770      	bx	lr
 80022ae:	bf00      	nop
 80022b0:	40002800 	.word	0x40002800
 80022b4:	10908100 	.word	0x10908100

080022b8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b08a      	sub	sp, #40	; 0x28
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022c0:	f107 0314 	add.w	r3, r7, #20
 80022c4:	2200      	movs	r2, #0
 80022c6:	601a      	str	r2, [r3, #0]
 80022c8:	605a      	str	r2, [r3, #4]
 80022ca:	609a      	str	r2, [r3, #8]
 80022cc:	60da      	str	r2, [r3, #12]
 80022ce:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	4a17      	ldr	r2, [pc, #92]	; (8002334 <HAL_SPI_MspInit+0x7c>)
 80022d6:	4293      	cmp	r3, r2
 80022d8:	d128      	bne.n	800232c <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80022da:	4b17      	ldr	r3, [pc, #92]	; (8002338 <HAL_SPI_MspInit+0x80>)
 80022dc:	699b      	ldr	r3, [r3, #24]
 80022de:	4a16      	ldr	r2, [pc, #88]	; (8002338 <HAL_SPI_MspInit+0x80>)
 80022e0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80022e4:	6193      	str	r3, [r2, #24]
 80022e6:	4b14      	ldr	r3, [pc, #80]	; (8002338 <HAL_SPI_MspInit+0x80>)
 80022e8:	699b      	ldr	r3, [r3, #24]
 80022ea:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80022ee:	613b      	str	r3, [r7, #16]
 80022f0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022f2:	4b11      	ldr	r3, [pc, #68]	; (8002338 <HAL_SPI_MspInit+0x80>)
 80022f4:	695b      	ldr	r3, [r3, #20]
 80022f6:	4a10      	ldr	r2, [pc, #64]	; (8002338 <HAL_SPI_MspInit+0x80>)
 80022f8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80022fc:	6153      	str	r3, [r2, #20]
 80022fe:	4b0e      	ldr	r3, [pc, #56]	; (8002338 <HAL_SPI_MspInit+0x80>)
 8002300:	695b      	ldr	r3, [r3, #20]
 8002302:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002306:	60fb      	str	r3, [r7, #12]
 8002308:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MISOA7_Pin;
 800230a:	23e0      	movs	r3, #224	; 0xe0
 800230c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800230e:	2302      	movs	r3, #2
 8002310:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002312:	2300      	movs	r3, #0
 8002314:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002316:	2303      	movs	r3, #3
 8002318:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800231a:	2305      	movs	r3, #5
 800231c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800231e:	f107 0314 	add.w	r3, r7, #20
 8002322:	4619      	mov	r1, r3
 8002324:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002328:	f000 fb1e 	bl	8002968 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800232c:	bf00      	nop
 800232e:	3728      	adds	r7, #40	; 0x28
 8002330:	46bd      	mov	sp, r7
 8002332:	bd80      	pop	{r7, pc}
 8002334:	40013000 	.word	0x40013000
 8002338:	40021000 	.word	0x40021000

0800233c <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 800233c:	b580      	push	{r7, lr}
 800233e:	b08a      	sub	sp, #40	; 0x28
 8002340:	af00      	add	r7, sp, #0
 8002342:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002344:	f107 0314 	add.w	r3, r7, #20
 8002348:	2200      	movs	r2, #0
 800234a:	601a      	str	r2, [r3, #0]
 800234c:	605a      	str	r2, [r3, #4]
 800234e:	609a      	str	r2, [r3, #8]
 8002350:	60da      	str	r2, [r3, #12]
 8002352:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB)
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	4a18      	ldr	r2, [pc, #96]	; (80023bc <HAL_PCD_MspInit+0x80>)
 800235a:	4293      	cmp	r3, r2
 800235c:	d129      	bne.n	80023b2 <HAL_PCD_MspInit+0x76>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800235e:	4b18      	ldr	r3, [pc, #96]	; (80023c0 <HAL_PCD_MspInit+0x84>)
 8002360:	695b      	ldr	r3, [r3, #20]
 8002362:	4a17      	ldr	r2, [pc, #92]	; (80023c0 <HAL_PCD_MspInit+0x84>)
 8002364:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002368:	6153      	str	r3, [r2, #20]
 800236a:	4b15      	ldr	r3, [pc, #84]	; (80023c0 <HAL_PCD_MspInit+0x84>)
 800236c:	695b      	ldr	r3, [r3, #20]
 800236e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002372:	613b      	str	r3, [r7, #16]
 8002374:	693b      	ldr	r3, [r7, #16]
    /**USB GPIO Configuration
    PA11     ------> USB_DM
    PA12     ------> USB_DP
    */
    GPIO_InitStruct.Pin = DM_Pin|DP_Pin;
 8002376:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800237a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800237c:	2302      	movs	r3, #2
 800237e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002380:	2300      	movs	r3, #0
 8002382:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002384:	2303      	movs	r3, #3
 8002386:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF14_USB;
 8002388:	230e      	movs	r3, #14
 800238a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800238c:	f107 0314 	add.w	r3, r7, #20
 8002390:	4619      	mov	r1, r3
 8002392:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002396:	f000 fae7 	bl	8002968 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800239a:	4b09      	ldr	r3, [pc, #36]	; (80023c0 <HAL_PCD_MspInit+0x84>)
 800239c:	69db      	ldr	r3, [r3, #28]
 800239e:	4a08      	ldr	r2, [pc, #32]	; (80023c0 <HAL_PCD_MspInit+0x84>)
 80023a0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80023a4:	61d3      	str	r3, [r2, #28]
 80023a6:	4b06      	ldr	r3, [pc, #24]	; (80023c0 <HAL_PCD_MspInit+0x84>)
 80023a8:	69db      	ldr	r3, [r3, #28]
 80023aa:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80023ae:	60fb      	str	r3, [r7, #12]
 80023b0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }

}
 80023b2:	bf00      	nop
 80023b4:	3728      	adds	r7, #40	; 0x28
 80023b6:	46bd      	mov	sp, r7
 80023b8:	bd80      	pop	{r7, pc}
 80023ba:	bf00      	nop
 80023bc:	40005c00 	.word	0x40005c00
 80023c0:	40021000 	.word	0x40021000

080023c4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b08c      	sub	sp, #48	; 0x30
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80023cc:	2300      	movs	r3, #0
 80023ce:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80023d0:	2300      	movs	r3, #0
 80023d2:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority ,0);
 80023d4:	2200      	movs	r2, #0
 80023d6:	6879      	ldr	r1, [r7, #4]
 80023d8:	2019      	movs	r0, #25
 80023da:	f000 fa9b 	bl	8002914 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80023de:	2019      	movs	r0, #25
 80023e0:	f000 fab4 	bl	800294c <HAL_NVIC_EnableIRQ>

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80023e4:	4b1e      	ldr	r3, [pc, #120]	; (8002460 <HAL_InitTick+0x9c>)
 80023e6:	699b      	ldr	r3, [r3, #24]
 80023e8:	4a1d      	ldr	r2, [pc, #116]	; (8002460 <HAL_InitTick+0x9c>)
 80023ea:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80023ee:	6193      	str	r3, [r2, #24]
 80023f0:	4b1b      	ldr	r3, [pc, #108]	; (8002460 <HAL_InitTick+0x9c>)
 80023f2:	699b      	ldr	r3, [r3, #24]
 80023f4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80023f8:	60fb      	str	r3, [r7, #12]
 80023fa:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80023fc:	f107 0210 	add.w	r2, r7, #16
 8002400:	f107 0314 	add.w	r3, r7, #20
 8002404:	4611      	mov	r1, r2
 8002406:	4618      	mov	r0, r3
 8002408:	f001 ff90 	bl	800432c <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 800240c:	f001 ff6c 	bl	80042e8 <HAL_RCC_GetPCLK2Freq>
 8002410:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002412:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002414:	4a13      	ldr	r2, [pc, #76]	; (8002464 <HAL_InitTick+0xa0>)
 8002416:	fba2 2303 	umull	r2, r3, r2, r3
 800241a:	0c9b      	lsrs	r3, r3, #18
 800241c:	3b01      	subs	r3, #1
 800241e:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8002420:	4b11      	ldr	r3, [pc, #68]	; (8002468 <HAL_InitTick+0xa4>)
 8002422:	4a12      	ldr	r2, [pc, #72]	; (800246c <HAL_InitTick+0xa8>)
 8002424:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8002426:	4b10      	ldr	r3, [pc, #64]	; (8002468 <HAL_InitTick+0xa4>)
 8002428:	f240 32e7 	movw	r2, #999	; 0x3e7
 800242c:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 800242e:	4a0e      	ldr	r2, [pc, #56]	; (8002468 <HAL_InitTick+0xa4>)
 8002430:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002432:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8002434:	4b0c      	ldr	r3, [pc, #48]	; (8002468 <HAL_InitTick+0xa4>)
 8002436:	2200      	movs	r2, #0
 8002438:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800243a:	4b0b      	ldr	r3, [pc, #44]	; (8002468 <HAL_InitTick+0xa4>)
 800243c:	2200      	movs	r2, #0
 800243e:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8002440:	4809      	ldr	r0, [pc, #36]	; (8002468 <HAL_InitTick+0xa4>)
 8002442:	f002 fd32 	bl	8004eaa <HAL_TIM_Base_Init>
 8002446:	4603      	mov	r3, r0
 8002448:	2b00      	cmp	r3, #0
 800244a:	d104      	bne.n	8002456 <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 800244c:	4806      	ldr	r0, [pc, #24]	; (8002468 <HAL_InitTick+0xa4>)
 800244e:	f002 fd8d 	bl	8004f6c <HAL_TIM_Base_Start_IT>
 8002452:	4603      	mov	r3, r0
 8002454:	e000      	b.n	8002458 <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 8002456:	2301      	movs	r3, #1
}
 8002458:	4618      	mov	r0, r3
 800245a:	3730      	adds	r7, #48	; 0x30
 800245c:	46bd      	mov	sp, r7
 800245e:	bd80      	pop	{r7, pc}
 8002460:	40021000 	.word	0x40021000
 8002464:	431bde83 	.word	0x431bde83
 8002468:	20005094 	.word	0x20005094
 800246c:	40012c00 	.word	0x40012c00

08002470 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002470:	b480      	push	{r7}
 8002472:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002474:	e7fe      	b.n	8002474 <NMI_Handler+0x4>

08002476 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002476:	b480      	push	{r7}
 8002478:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800247a:	e7fe      	b.n	800247a <HardFault_Handler+0x4>

0800247c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800247c:	b480      	push	{r7}
 800247e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002480:	e7fe      	b.n	8002480 <MemManage_Handler+0x4>

08002482 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002482:	b480      	push	{r7}
 8002484:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002486:	e7fe      	b.n	8002486 <BusFault_Handler+0x4>

08002488 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002488:	b480      	push	{r7}
 800248a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800248c:	e7fe      	b.n	800248c <UsageFault_Handler+0x4>

0800248e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800248e:	b480      	push	{r7}
 8002490:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002492:	bf00      	nop
 8002494:	46bd      	mov	sp, r7
 8002496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249a:	4770      	bx	lr

0800249c <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 80024a0:	2008      	movs	r0, #8
 80024a2:	f000 fc0b 	bl	8002cbc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 80024a6:	bf00      	nop
 80024a8:	bd80      	pop	{r7, pc}

080024aa <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 80024aa:	b580      	push	{r7, lr}
 80024ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 80024ae:	2010      	movs	r0, #16
 80024b0:	f000 fc04 	bl	8002cbc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 80024b4:	bf00      	nop
 80024b6:	bd80      	pop	{r7, pc}

080024b8 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 80024bc:	2020      	movs	r0, #32
 80024be:	f000 fbfd 	bl	8002cbc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 80024c2:	2080      	movs	r0, #128	; 0x80
 80024c4:	f000 fbfa 	bl	8002cbc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80024c8:	bf00      	nop
 80024ca:	bd80      	pop	{r7, pc}

080024cc <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update and TIM16 interrupts.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 80024cc:	b580      	push	{r7, lr}
 80024ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80024d0:	4802      	ldr	r0, [pc, #8]	; (80024dc <TIM1_UP_TIM16_IRQHandler+0x10>)
 80024d2:	f002 fdb5 	bl	8005040 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 80024d6:	bf00      	nop
 80024d8:	bd80      	pop	{r7, pc}
 80024da:	bf00      	nop
 80024dc:	20005094 	.word	0x20005094

080024e0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80024e0:	b480      	push	{r7}
 80024e2:	af00      	add	r7, sp, #0
	return 1;
 80024e4:	2301      	movs	r3, #1
}
 80024e6:	4618      	mov	r0, r3
 80024e8:	46bd      	mov	sp, r7
 80024ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ee:	4770      	bx	lr

080024f0 <_kill>:

int _kill(int pid, int sig)
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	b082      	sub	sp, #8
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	6078      	str	r0, [r7, #4]
 80024f8:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80024fa:	f006 fd17 	bl	8008f2c <__errno>
 80024fe:	4603      	mov	r3, r0
 8002500:	2216      	movs	r2, #22
 8002502:	601a      	str	r2, [r3, #0]
	return -1;
 8002504:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002508:	4618      	mov	r0, r3
 800250a:	3708      	adds	r7, #8
 800250c:	46bd      	mov	sp, r7
 800250e:	bd80      	pop	{r7, pc}

08002510 <_exit>:

void _exit (int status)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	b082      	sub	sp, #8
 8002514:	af00      	add	r7, sp, #0
 8002516:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002518:	f04f 31ff 	mov.w	r1, #4294967295
 800251c:	6878      	ldr	r0, [r7, #4]
 800251e:	f7ff ffe7 	bl	80024f0 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002522:	e7fe      	b.n	8002522 <_exit+0x12>

08002524 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002524:	b580      	push	{r7, lr}
 8002526:	b086      	sub	sp, #24
 8002528:	af00      	add	r7, sp, #0
 800252a:	60f8      	str	r0, [r7, #12]
 800252c:	60b9      	str	r1, [r7, #8]
 800252e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002530:	2300      	movs	r3, #0
 8002532:	617b      	str	r3, [r7, #20]
 8002534:	e00a      	b.n	800254c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002536:	f3af 8000 	nop.w
 800253a:	4601      	mov	r1, r0
 800253c:	68bb      	ldr	r3, [r7, #8]
 800253e:	1c5a      	adds	r2, r3, #1
 8002540:	60ba      	str	r2, [r7, #8]
 8002542:	b2ca      	uxtb	r2, r1
 8002544:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002546:	697b      	ldr	r3, [r7, #20]
 8002548:	3301      	adds	r3, #1
 800254a:	617b      	str	r3, [r7, #20]
 800254c:	697a      	ldr	r2, [r7, #20]
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	429a      	cmp	r2, r3
 8002552:	dbf0      	blt.n	8002536 <_read+0x12>
	}

return len;
 8002554:	687b      	ldr	r3, [r7, #4]
}
 8002556:	4618      	mov	r0, r3
 8002558:	3718      	adds	r7, #24
 800255a:	46bd      	mov	sp, r7
 800255c:	bd80      	pop	{r7, pc}

0800255e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800255e:	b580      	push	{r7, lr}
 8002560:	b086      	sub	sp, #24
 8002562:	af00      	add	r7, sp, #0
 8002564:	60f8      	str	r0, [r7, #12]
 8002566:	60b9      	str	r1, [r7, #8]
 8002568:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800256a:	2300      	movs	r3, #0
 800256c:	617b      	str	r3, [r7, #20]
 800256e:	e009      	b.n	8002584 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002570:	68bb      	ldr	r3, [r7, #8]
 8002572:	1c5a      	adds	r2, r3, #1
 8002574:	60ba      	str	r2, [r7, #8]
 8002576:	781b      	ldrb	r3, [r3, #0]
 8002578:	4618      	mov	r0, r3
 800257a:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800257e:	697b      	ldr	r3, [r7, #20]
 8002580:	3301      	adds	r3, #1
 8002582:	617b      	str	r3, [r7, #20]
 8002584:	697a      	ldr	r2, [r7, #20]
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	429a      	cmp	r2, r3
 800258a:	dbf1      	blt.n	8002570 <_write+0x12>
	}
	return len;
 800258c:	687b      	ldr	r3, [r7, #4]
}
 800258e:	4618      	mov	r0, r3
 8002590:	3718      	adds	r7, #24
 8002592:	46bd      	mov	sp, r7
 8002594:	bd80      	pop	{r7, pc}

08002596 <_close>:

int _close(int file)
{
 8002596:	b480      	push	{r7}
 8002598:	b083      	sub	sp, #12
 800259a:	af00      	add	r7, sp, #0
 800259c:	6078      	str	r0, [r7, #4]
	return -1;
 800259e:	f04f 33ff 	mov.w	r3, #4294967295
}
 80025a2:	4618      	mov	r0, r3
 80025a4:	370c      	adds	r7, #12
 80025a6:	46bd      	mov	sp, r7
 80025a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ac:	4770      	bx	lr

080025ae <_fstat>:


int _fstat(int file, struct stat *st)
{
 80025ae:	b480      	push	{r7}
 80025b0:	b083      	sub	sp, #12
 80025b2:	af00      	add	r7, sp, #0
 80025b4:	6078      	str	r0, [r7, #4]
 80025b6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80025b8:	683b      	ldr	r3, [r7, #0]
 80025ba:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80025be:	605a      	str	r2, [r3, #4]
	return 0;
 80025c0:	2300      	movs	r3, #0
}
 80025c2:	4618      	mov	r0, r3
 80025c4:	370c      	adds	r7, #12
 80025c6:	46bd      	mov	sp, r7
 80025c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025cc:	4770      	bx	lr

080025ce <_isatty>:

int _isatty(int file)
{
 80025ce:	b480      	push	{r7}
 80025d0:	b083      	sub	sp, #12
 80025d2:	af00      	add	r7, sp, #0
 80025d4:	6078      	str	r0, [r7, #4]
	return 1;
 80025d6:	2301      	movs	r3, #1
}
 80025d8:	4618      	mov	r0, r3
 80025da:	370c      	adds	r7, #12
 80025dc:	46bd      	mov	sp, r7
 80025de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e2:	4770      	bx	lr

080025e4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80025e4:	b480      	push	{r7}
 80025e6:	b085      	sub	sp, #20
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	60f8      	str	r0, [r7, #12]
 80025ec:	60b9      	str	r1, [r7, #8]
 80025ee:	607a      	str	r2, [r7, #4]
	return 0;
 80025f0:	2300      	movs	r3, #0
}
 80025f2:	4618      	mov	r0, r3
 80025f4:	3714      	adds	r7, #20
 80025f6:	46bd      	mov	sp, r7
 80025f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fc:	4770      	bx	lr
	...

08002600 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002600:	b580      	push	{r7, lr}
 8002602:	b086      	sub	sp, #24
 8002604:	af00      	add	r7, sp, #0
 8002606:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002608:	4a14      	ldr	r2, [pc, #80]	; (800265c <_sbrk+0x5c>)
 800260a:	4b15      	ldr	r3, [pc, #84]	; (8002660 <_sbrk+0x60>)
 800260c:	1ad3      	subs	r3, r2, r3
 800260e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002610:	697b      	ldr	r3, [r7, #20]
 8002612:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002614:	4b13      	ldr	r3, [pc, #76]	; (8002664 <_sbrk+0x64>)
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	2b00      	cmp	r3, #0
 800261a:	d102      	bne.n	8002622 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800261c:	4b11      	ldr	r3, [pc, #68]	; (8002664 <_sbrk+0x64>)
 800261e:	4a12      	ldr	r2, [pc, #72]	; (8002668 <_sbrk+0x68>)
 8002620:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002622:	4b10      	ldr	r3, [pc, #64]	; (8002664 <_sbrk+0x64>)
 8002624:	681a      	ldr	r2, [r3, #0]
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	4413      	add	r3, r2
 800262a:	693a      	ldr	r2, [r7, #16]
 800262c:	429a      	cmp	r2, r3
 800262e:	d207      	bcs.n	8002640 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002630:	f006 fc7c 	bl	8008f2c <__errno>
 8002634:	4603      	mov	r3, r0
 8002636:	220c      	movs	r2, #12
 8002638:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800263a:	f04f 33ff 	mov.w	r3, #4294967295
 800263e:	e009      	b.n	8002654 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002640:	4b08      	ldr	r3, [pc, #32]	; (8002664 <_sbrk+0x64>)
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002646:	4b07      	ldr	r3, [pc, #28]	; (8002664 <_sbrk+0x64>)
 8002648:	681a      	ldr	r2, [r3, #0]
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	4413      	add	r3, r2
 800264e:	4a05      	ldr	r2, [pc, #20]	; (8002664 <_sbrk+0x64>)
 8002650:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002652:	68fb      	ldr	r3, [r7, #12]
}
 8002654:	4618      	mov	r0, r3
 8002656:	3718      	adds	r7, #24
 8002658:	46bd      	mov	sp, r7
 800265a:	bd80      	pop	{r7, pc}
 800265c:	2000a000 	.word	0x2000a000
 8002660:	00000400 	.word	0x00000400
 8002664:	200003e4 	.word	0x200003e4
 8002668:	20005158 	.word	0x20005158

0800266c <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800266c:	b480      	push	{r7}
 800266e:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002670:	4b06      	ldr	r3, [pc, #24]	; (800268c <SystemInit+0x20>)
 8002672:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002676:	4a05      	ldr	r2, [pc, #20]	; (800268c <SystemInit+0x20>)
 8002678:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800267c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002680:	bf00      	nop
 8002682:	46bd      	mov	sp, r7
 8002684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002688:	4770      	bx	lr
 800268a:	bf00      	nop
 800268c:	e000ed00 	.word	0xe000ed00

08002690 <updateDateTime>:

#include "timehandler.h"

dateTimeType dateTime;

void updateDateTime() {
 8002690:	b580      	push	{r7, lr}
 8002692:	af00      	add	r7, sp, #0
    HAL_RTC_GetTime(&hrtc, &dateTime.timeVar, RTC_FORMAT_BIN);
 8002694:	2200      	movs	r2, #0
 8002696:	4905      	ldr	r1, [pc, #20]	; (80026ac <updateDateTime+0x1c>)
 8002698:	4805      	ldr	r0, [pc, #20]	; (80026b0 <updateDateTime+0x20>)
 800269a:	f002 f977 	bl	800498c <HAL_RTC_GetTime>
    HAL_RTC_GetDate(&hrtc, &dateTime.dateVar, RTC_FORMAT_BIN);
 800269e:	2200      	movs	r2, #0
 80026a0:	4904      	ldr	r1, [pc, #16]	; (80026b4 <updateDateTime+0x24>)
 80026a2:	4803      	ldr	r0, [pc, #12]	; (80026b0 <updateDateTime+0x20>)
 80026a4:	f002 fa77 	bl	8004b96 <HAL_RTC_GetDate>
}
 80026a8:	bf00      	nop
 80026aa:	bd80      	pop	{r7, pc}
 80026ac:	200050e4 	.word	0x200050e4
 80026b0:	20004d1c 	.word	0x20004d1c
 80026b4:	200050e0 	.word	0x200050e0

080026b8 <getDateTime>:

dateTimeType getDateTime() {
 80026b8:	b4b0      	push	{r4, r5, r7}
 80026ba:	b083      	sub	sp, #12
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]
    return dateTime;
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	4a07      	ldr	r2, [pc, #28]	; (80026e0 <getDateTime+0x28>)
 80026c4:	461c      	mov	r4, r3
 80026c6:	4615      	mov	r5, r2
 80026c8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80026ca:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80026cc:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80026d0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 80026d4:	6878      	ldr	r0, [r7, #4]
 80026d6:	370c      	adds	r7, #12
 80026d8:	46bd      	mov	sp, r7
 80026da:	bcb0      	pop	{r4, r5, r7}
 80026dc:	4770      	bx	lr
 80026de:	bf00      	nop
 80026e0:	200050e0 	.word	0x200050e0

080026e4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80026e4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800271c <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80026e8:	480d      	ldr	r0, [pc, #52]	; (8002720 <LoopForever+0x6>)
  ldr r1, =_edata
 80026ea:	490e      	ldr	r1, [pc, #56]	; (8002724 <LoopForever+0xa>)
  ldr r2, =_sidata
 80026ec:	4a0e      	ldr	r2, [pc, #56]	; (8002728 <LoopForever+0xe>)
  movs r3, #0
 80026ee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80026f0:	e002      	b.n	80026f8 <LoopCopyDataInit>

080026f2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80026f2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80026f4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80026f6:	3304      	adds	r3, #4

080026f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80026f8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80026fa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80026fc:	d3f9      	bcc.n	80026f2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80026fe:	4a0b      	ldr	r2, [pc, #44]	; (800272c <LoopForever+0x12>)
  ldr r4, =_ebss
 8002700:	4c0b      	ldr	r4, [pc, #44]	; (8002730 <LoopForever+0x16>)
  movs r3, #0
 8002702:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002704:	e001      	b.n	800270a <LoopFillZerobss>

08002706 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002706:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002708:	3204      	adds	r2, #4

0800270a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800270a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800270c:	d3fb      	bcc.n	8002706 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800270e:	f7ff ffad 	bl	800266c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002712:	f006 fd07 	bl	8009124 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002716:	f7fe fef9 	bl	800150c <main>

0800271a <LoopForever>:

LoopForever:
    b LoopForever
 800271a:	e7fe      	b.n	800271a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800271c:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 8002720:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002724:	20000254 	.word	0x20000254
  ldr r2, =_sidata
 8002728:	0800a8c0 	.word	0x0800a8c0
  ldr r2, =_sbss
 800272c:	20000260 	.word	0x20000260
  ldr r4, =_ebss
 8002730:	20005154 	.word	0x20005154

08002734 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002734:	e7fe      	b.n	8002734 <ADC1_2_IRQHandler>
	...

08002738 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002738:	b580      	push	{r7, lr}
 800273a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800273c:	4b08      	ldr	r3, [pc, #32]	; (8002760 <HAL_Init+0x28>)
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	4a07      	ldr	r2, [pc, #28]	; (8002760 <HAL_Init+0x28>)
 8002742:	f043 0310 	orr.w	r3, r3, #16
 8002746:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002748:	2003      	movs	r0, #3
 800274a:	f000 f8d8 	bl	80028fe <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800274e:	200f      	movs	r0, #15
 8002750:	f7ff fe38 	bl	80023c4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002754:	f7ff fd1e 	bl	8002194 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002758:	2300      	movs	r3, #0
}
 800275a:	4618      	mov	r0, r3
 800275c:	bd80      	pop	{r7, pc}
 800275e:	bf00      	nop
 8002760:	40022000 	.word	0x40022000

08002764 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002764:	b480      	push	{r7}
 8002766:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002768:	4b06      	ldr	r3, [pc, #24]	; (8002784 <HAL_IncTick+0x20>)
 800276a:	781b      	ldrb	r3, [r3, #0]
 800276c:	461a      	mov	r2, r3
 800276e:	4b06      	ldr	r3, [pc, #24]	; (8002788 <HAL_IncTick+0x24>)
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	4413      	add	r3, r2
 8002774:	4a04      	ldr	r2, [pc, #16]	; (8002788 <HAL_IncTick+0x24>)
 8002776:	6013      	str	r3, [r2, #0]
}
 8002778:	bf00      	nop
 800277a:	46bd      	mov	sp, r7
 800277c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002780:	4770      	bx	lr
 8002782:	bf00      	nop
 8002784:	200001e8 	.word	0x200001e8
 8002788:	20005100 	.word	0x20005100

0800278c <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800278c:	b480      	push	{r7}
 800278e:	af00      	add	r7, sp, #0
  return uwTick;  
 8002790:	4b03      	ldr	r3, [pc, #12]	; (80027a0 <HAL_GetTick+0x14>)
 8002792:	681b      	ldr	r3, [r3, #0]
}
 8002794:	4618      	mov	r0, r3
 8002796:	46bd      	mov	sp, r7
 8002798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800279c:	4770      	bx	lr
 800279e:	bf00      	nop
 80027a0:	20005100 	.word	0x20005100

080027a4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027a4:	b480      	push	{r7}
 80027a6:	b085      	sub	sp, #20
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	f003 0307 	and.w	r3, r3, #7
 80027b2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80027b4:	4b0c      	ldr	r3, [pc, #48]	; (80027e8 <__NVIC_SetPriorityGrouping+0x44>)
 80027b6:	68db      	ldr	r3, [r3, #12]
 80027b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80027ba:	68ba      	ldr	r2, [r7, #8]
 80027bc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80027c0:	4013      	ands	r3, r2
 80027c2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80027c8:	68bb      	ldr	r3, [r7, #8]
 80027ca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80027cc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80027d0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80027d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80027d6:	4a04      	ldr	r2, [pc, #16]	; (80027e8 <__NVIC_SetPriorityGrouping+0x44>)
 80027d8:	68bb      	ldr	r3, [r7, #8]
 80027da:	60d3      	str	r3, [r2, #12]
}
 80027dc:	bf00      	nop
 80027de:	3714      	adds	r7, #20
 80027e0:	46bd      	mov	sp, r7
 80027e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e6:	4770      	bx	lr
 80027e8:	e000ed00 	.word	0xe000ed00

080027ec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80027ec:	b480      	push	{r7}
 80027ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80027f0:	4b04      	ldr	r3, [pc, #16]	; (8002804 <__NVIC_GetPriorityGrouping+0x18>)
 80027f2:	68db      	ldr	r3, [r3, #12]
 80027f4:	0a1b      	lsrs	r3, r3, #8
 80027f6:	f003 0307 	and.w	r3, r3, #7
}
 80027fa:	4618      	mov	r0, r3
 80027fc:	46bd      	mov	sp, r7
 80027fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002802:	4770      	bx	lr
 8002804:	e000ed00 	.word	0xe000ed00

08002808 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002808:	b480      	push	{r7}
 800280a:	b083      	sub	sp, #12
 800280c:	af00      	add	r7, sp, #0
 800280e:	4603      	mov	r3, r0
 8002810:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002812:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002816:	2b00      	cmp	r3, #0
 8002818:	db0b      	blt.n	8002832 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800281a:	79fb      	ldrb	r3, [r7, #7]
 800281c:	f003 021f 	and.w	r2, r3, #31
 8002820:	4907      	ldr	r1, [pc, #28]	; (8002840 <__NVIC_EnableIRQ+0x38>)
 8002822:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002826:	095b      	lsrs	r3, r3, #5
 8002828:	2001      	movs	r0, #1
 800282a:	fa00 f202 	lsl.w	r2, r0, r2
 800282e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002832:	bf00      	nop
 8002834:	370c      	adds	r7, #12
 8002836:	46bd      	mov	sp, r7
 8002838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283c:	4770      	bx	lr
 800283e:	bf00      	nop
 8002840:	e000e100 	.word	0xe000e100

08002844 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002844:	b480      	push	{r7}
 8002846:	b083      	sub	sp, #12
 8002848:	af00      	add	r7, sp, #0
 800284a:	4603      	mov	r3, r0
 800284c:	6039      	str	r1, [r7, #0]
 800284e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002850:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002854:	2b00      	cmp	r3, #0
 8002856:	db0a      	blt.n	800286e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002858:	683b      	ldr	r3, [r7, #0]
 800285a:	b2da      	uxtb	r2, r3
 800285c:	490c      	ldr	r1, [pc, #48]	; (8002890 <__NVIC_SetPriority+0x4c>)
 800285e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002862:	0112      	lsls	r2, r2, #4
 8002864:	b2d2      	uxtb	r2, r2
 8002866:	440b      	add	r3, r1
 8002868:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800286c:	e00a      	b.n	8002884 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800286e:	683b      	ldr	r3, [r7, #0]
 8002870:	b2da      	uxtb	r2, r3
 8002872:	4908      	ldr	r1, [pc, #32]	; (8002894 <__NVIC_SetPriority+0x50>)
 8002874:	79fb      	ldrb	r3, [r7, #7]
 8002876:	f003 030f 	and.w	r3, r3, #15
 800287a:	3b04      	subs	r3, #4
 800287c:	0112      	lsls	r2, r2, #4
 800287e:	b2d2      	uxtb	r2, r2
 8002880:	440b      	add	r3, r1
 8002882:	761a      	strb	r2, [r3, #24]
}
 8002884:	bf00      	nop
 8002886:	370c      	adds	r7, #12
 8002888:	46bd      	mov	sp, r7
 800288a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800288e:	4770      	bx	lr
 8002890:	e000e100 	.word	0xe000e100
 8002894:	e000ed00 	.word	0xe000ed00

08002898 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002898:	b480      	push	{r7}
 800289a:	b089      	sub	sp, #36	; 0x24
 800289c:	af00      	add	r7, sp, #0
 800289e:	60f8      	str	r0, [r7, #12]
 80028a0:	60b9      	str	r1, [r7, #8]
 80028a2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	f003 0307 	and.w	r3, r3, #7
 80028aa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80028ac:	69fb      	ldr	r3, [r7, #28]
 80028ae:	f1c3 0307 	rsb	r3, r3, #7
 80028b2:	2b04      	cmp	r3, #4
 80028b4:	bf28      	it	cs
 80028b6:	2304      	movcs	r3, #4
 80028b8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80028ba:	69fb      	ldr	r3, [r7, #28]
 80028bc:	3304      	adds	r3, #4
 80028be:	2b06      	cmp	r3, #6
 80028c0:	d902      	bls.n	80028c8 <NVIC_EncodePriority+0x30>
 80028c2:	69fb      	ldr	r3, [r7, #28]
 80028c4:	3b03      	subs	r3, #3
 80028c6:	e000      	b.n	80028ca <NVIC_EncodePriority+0x32>
 80028c8:	2300      	movs	r3, #0
 80028ca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028cc:	f04f 32ff 	mov.w	r2, #4294967295
 80028d0:	69bb      	ldr	r3, [r7, #24]
 80028d2:	fa02 f303 	lsl.w	r3, r2, r3
 80028d6:	43da      	mvns	r2, r3
 80028d8:	68bb      	ldr	r3, [r7, #8]
 80028da:	401a      	ands	r2, r3
 80028dc:	697b      	ldr	r3, [r7, #20]
 80028de:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80028e0:	f04f 31ff 	mov.w	r1, #4294967295
 80028e4:	697b      	ldr	r3, [r7, #20]
 80028e6:	fa01 f303 	lsl.w	r3, r1, r3
 80028ea:	43d9      	mvns	r1, r3
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028f0:	4313      	orrs	r3, r2
         );
}
 80028f2:	4618      	mov	r0, r3
 80028f4:	3724      	adds	r7, #36	; 0x24
 80028f6:	46bd      	mov	sp, r7
 80028f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028fc:	4770      	bx	lr

080028fe <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028fe:	b580      	push	{r7, lr}
 8002900:	b082      	sub	sp, #8
 8002902:	af00      	add	r7, sp, #0
 8002904:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002906:	6878      	ldr	r0, [r7, #4]
 8002908:	f7ff ff4c 	bl	80027a4 <__NVIC_SetPriorityGrouping>
}
 800290c:	bf00      	nop
 800290e:	3708      	adds	r7, #8
 8002910:	46bd      	mov	sp, r7
 8002912:	bd80      	pop	{r7, pc}

08002914 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002914:	b580      	push	{r7, lr}
 8002916:	b086      	sub	sp, #24
 8002918:	af00      	add	r7, sp, #0
 800291a:	4603      	mov	r3, r0
 800291c:	60b9      	str	r1, [r7, #8]
 800291e:	607a      	str	r2, [r7, #4]
 8002920:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002922:	2300      	movs	r3, #0
 8002924:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002926:	f7ff ff61 	bl	80027ec <__NVIC_GetPriorityGrouping>
 800292a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800292c:	687a      	ldr	r2, [r7, #4]
 800292e:	68b9      	ldr	r1, [r7, #8]
 8002930:	6978      	ldr	r0, [r7, #20]
 8002932:	f7ff ffb1 	bl	8002898 <NVIC_EncodePriority>
 8002936:	4602      	mov	r2, r0
 8002938:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800293c:	4611      	mov	r1, r2
 800293e:	4618      	mov	r0, r3
 8002940:	f7ff ff80 	bl	8002844 <__NVIC_SetPriority>
}
 8002944:	bf00      	nop
 8002946:	3718      	adds	r7, #24
 8002948:	46bd      	mov	sp, r7
 800294a:	bd80      	pop	{r7, pc}

0800294c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800294c:	b580      	push	{r7, lr}
 800294e:	b082      	sub	sp, #8
 8002950:	af00      	add	r7, sp, #0
 8002952:	4603      	mov	r3, r0
 8002954:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002956:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800295a:	4618      	mov	r0, r3
 800295c:	f7ff ff54 	bl	8002808 <__NVIC_EnableIRQ>
}
 8002960:	bf00      	nop
 8002962:	3708      	adds	r7, #8
 8002964:	46bd      	mov	sp, r7
 8002966:	bd80      	pop	{r7, pc}

08002968 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002968:	b480      	push	{r7}
 800296a:	b087      	sub	sp, #28
 800296c:	af00      	add	r7, sp, #0
 800296e:	6078      	str	r0, [r7, #4]
 8002970:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002972:	2300      	movs	r3, #0
 8002974:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002976:	e154      	b.n	8002c22 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002978:	683b      	ldr	r3, [r7, #0]
 800297a:	681a      	ldr	r2, [r3, #0]
 800297c:	2101      	movs	r1, #1
 800297e:	697b      	ldr	r3, [r7, #20]
 8002980:	fa01 f303 	lsl.w	r3, r1, r3
 8002984:	4013      	ands	r3, r2
 8002986:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	2b00      	cmp	r3, #0
 800298c:	f000 8146 	beq.w	8002c1c <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002990:	683b      	ldr	r3, [r7, #0]
 8002992:	685b      	ldr	r3, [r3, #4]
 8002994:	f003 0303 	and.w	r3, r3, #3
 8002998:	2b01      	cmp	r3, #1
 800299a:	d005      	beq.n	80029a8 <HAL_GPIO_Init+0x40>
 800299c:	683b      	ldr	r3, [r7, #0]
 800299e:	685b      	ldr	r3, [r3, #4]
 80029a0:	f003 0303 	and.w	r3, r3, #3
 80029a4:	2b02      	cmp	r3, #2
 80029a6:	d130      	bne.n	8002a0a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	689b      	ldr	r3, [r3, #8]
 80029ac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80029ae:	697b      	ldr	r3, [r7, #20]
 80029b0:	005b      	lsls	r3, r3, #1
 80029b2:	2203      	movs	r2, #3
 80029b4:	fa02 f303 	lsl.w	r3, r2, r3
 80029b8:	43db      	mvns	r3, r3
 80029ba:	693a      	ldr	r2, [r7, #16]
 80029bc:	4013      	ands	r3, r2
 80029be:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80029c0:	683b      	ldr	r3, [r7, #0]
 80029c2:	68da      	ldr	r2, [r3, #12]
 80029c4:	697b      	ldr	r3, [r7, #20]
 80029c6:	005b      	lsls	r3, r3, #1
 80029c8:	fa02 f303 	lsl.w	r3, r2, r3
 80029cc:	693a      	ldr	r2, [r7, #16]
 80029ce:	4313      	orrs	r3, r2
 80029d0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	693a      	ldr	r2, [r7, #16]
 80029d6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	685b      	ldr	r3, [r3, #4]
 80029dc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80029de:	2201      	movs	r2, #1
 80029e0:	697b      	ldr	r3, [r7, #20]
 80029e2:	fa02 f303 	lsl.w	r3, r2, r3
 80029e6:	43db      	mvns	r3, r3
 80029e8:	693a      	ldr	r2, [r7, #16]
 80029ea:	4013      	ands	r3, r2
 80029ec:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80029ee:	683b      	ldr	r3, [r7, #0]
 80029f0:	685b      	ldr	r3, [r3, #4]
 80029f2:	091b      	lsrs	r3, r3, #4
 80029f4:	f003 0201 	and.w	r2, r3, #1
 80029f8:	697b      	ldr	r3, [r7, #20]
 80029fa:	fa02 f303 	lsl.w	r3, r2, r3
 80029fe:	693a      	ldr	r2, [r7, #16]
 8002a00:	4313      	orrs	r3, r2
 8002a02:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	693a      	ldr	r2, [r7, #16]
 8002a08:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002a0a:	683b      	ldr	r3, [r7, #0]
 8002a0c:	685b      	ldr	r3, [r3, #4]
 8002a0e:	f003 0303 	and.w	r3, r3, #3
 8002a12:	2b03      	cmp	r3, #3
 8002a14:	d017      	beq.n	8002a46 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	68db      	ldr	r3, [r3, #12]
 8002a1a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8002a1c:	697b      	ldr	r3, [r7, #20]
 8002a1e:	005b      	lsls	r3, r3, #1
 8002a20:	2203      	movs	r2, #3
 8002a22:	fa02 f303 	lsl.w	r3, r2, r3
 8002a26:	43db      	mvns	r3, r3
 8002a28:	693a      	ldr	r2, [r7, #16]
 8002a2a:	4013      	ands	r3, r2
 8002a2c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002a2e:	683b      	ldr	r3, [r7, #0]
 8002a30:	689a      	ldr	r2, [r3, #8]
 8002a32:	697b      	ldr	r3, [r7, #20]
 8002a34:	005b      	lsls	r3, r3, #1
 8002a36:	fa02 f303 	lsl.w	r3, r2, r3
 8002a3a:	693a      	ldr	r2, [r7, #16]
 8002a3c:	4313      	orrs	r3, r2
 8002a3e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	693a      	ldr	r2, [r7, #16]
 8002a44:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002a46:	683b      	ldr	r3, [r7, #0]
 8002a48:	685b      	ldr	r3, [r3, #4]
 8002a4a:	f003 0303 	and.w	r3, r3, #3
 8002a4e:	2b02      	cmp	r3, #2
 8002a50:	d123      	bne.n	8002a9a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002a52:	697b      	ldr	r3, [r7, #20]
 8002a54:	08da      	lsrs	r2, r3, #3
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	3208      	adds	r2, #8
 8002a5a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002a5e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002a60:	697b      	ldr	r3, [r7, #20]
 8002a62:	f003 0307 	and.w	r3, r3, #7
 8002a66:	009b      	lsls	r3, r3, #2
 8002a68:	220f      	movs	r2, #15
 8002a6a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a6e:	43db      	mvns	r3, r3
 8002a70:	693a      	ldr	r2, [r7, #16]
 8002a72:	4013      	ands	r3, r2
 8002a74:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002a76:	683b      	ldr	r3, [r7, #0]
 8002a78:	691a      	ldr	r2, [r3, #16]
 8002a7a:	697b      	ldr	r3, [r7, #20]
 8002a7c:	f003 0307 	and.w	r3, r3, #7
 8002a80:	009b      	lsls	r3, r3, #2
 8002a82:	fa02 f303 	lsl.w	r3, r2, r3
 8002a86:	693a      	ldr	r2, [r7, #16]
 8002a88:	4313      	orrs	r3, r2
 8002a8a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002a8c:	697b      	ldr	r3, [r7, #20]
 8002a8e:	08da      	lsrs	r2, r3, #3
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	3208      	adds	r2, #8
 8002a94:	6939      	ldr	r1, [r7, #16]
 8002a96:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002aa0:	697b      	ldr	r3, [r7, #20]
 8002aa2:	005b      	lsls	r3, r3, #1
 8002aa4:	2203      	movs	r2, #3
 8002aa6:	fa02 f303 	lsl.w	r3, r2, r3
 8002aaa:	43db      	mvns	r3, r3
 8002aac:	693a      	ldr	r2, [r7, #16]
 8002aae:	4013      	ands	r3, r2
 8002ab0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002ab2:	683b      	ldr	r3, [r7, #0]
 8002ab4:	685b      	ldr	r3, [r3, #4]
 8002ab6:	f003 0203 	and.w	r2, r3, #3
 8002aba:	697b      	ldr	r3, [r7, #20]
 8002abc:	005b      	lsls	r3, r3, #1
 8002abe:	fa02 f303 	lsl.w	r3, r2, r3
 8002ac2:	693a      	ldr	r2, [r7, #16]
 8002ac4:	4313      	orrs	r3, r2
 8002ac6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	693a      	ldr	r2, [r7, #16]
 8002acc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002ace:	683b      	ldr	r3, [r7, #0]
 8002ad0:	685b      	ldr	r3, [r3, #4]
 8002ad2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	f000 80a0 	beq.w	8002c1c <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002adc:	4b58      	ldr	r3, [pc, #352]	; (8002c40 <HAL_GPIO_Init+0x2d8>)
 8002ade:	699b      	ldr	r3, [r3, #24]
 8002ae0:	4a57      	ldr	r2, [pc, #348]	; (8002c40 <HAL_GPIO_Init+0x2d8>)
 8002ae2:	f043 0301 	orr.w	r3, r3, #1
 8002ae6:	6193      	str	r3, [r2, #24]
 8002ae8:	4b55      	ldr	r3, [pc, #340]	; (8002c40 <HAL_GPIO_Init+0x2d8>)
 8002aea:	699b      	ldr	r3, [r3, #24]
 8002aec:	f003 0301 	and.w	r3, r3, #1
 8002af0:	60bb      	str	r3, [r7, #8]
 8002af2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002af4:	4a53      	ldr	r2, [pc, #332]	; (8002c44 <HAL_GPIO_Init+0x2dc>)
 8002af6:	697b      	ldr	r3, [r7, #20]
 8002af8:	089b      	lsrs	r3, r3, #2
 8002afa:	3302      	adds	r3, #2
 8002afc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b00:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002b02:	697b      	ldr	r3, [r7, #20]
 8002b04:	f003 0303 	and.w	r3, r3, #3
 8002b08:	009b      	lsls	r3, r3, #2
 8002b0a:	220f      	movs	r2, #15
 8002b0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b10:	43db      	mvns	r3, r3
 8002b12:	693a      	ldr	r2, [r7, #16]
 8002b14:	4013      	ands	r3, r2
 8002b16:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002b1e:	d019      	beq.n	8002b54 <HAL_GPIO_Init+0x1ec>
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	4a49      	ldr	r2, [pc, #292]	; (8002c48 <HAL_GPIO_Init+0x2e0>)
 8002b24:	4293      	cmp	r3, r2
 8002b26:	d013      	beq.n	8002b50 <HAL_GPIO_Init+0x1e8>
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	4a48      	ldr	r2, [pc, #288]	; (8002c4c <HAL_GPIO_Init+0x2e4>)
 8002b2c:	4293      	cmp	r3, r2
 8002b2e:	d00d      	beq.n	8002b4c <HAL_GPIO_Init+0x1e4>
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	4a47      	ldr	r2, [pc, #284]	; (8002c50 <HAL_GPIO_Init+0x2e8>)
 8002b34:	4293      	cmp	r3, r2
 8002b36:	d007      	beq.n	8002b48 <HAL_GPIO_Init+0x1e0>
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	4a46      	ldr	r2, [pc, #280]	; (8002c54 <HAL_GPIO_Init+0x2ec>)
 8002b3c:	4293      	cmp	r3, r2
 8002b3e:	d101      	bne.n	8002b44 <HAL_GPIO_Init+0x1dc>
 8002b40:	2304      	movs	r3, #4
 8002b42:	e008      	b.n	8002b56 <HAL_GPIO_Init+0x1ee>
 8002b44:	2305      	movs	r3, #5
 8002b46:	e006      	b.n	8002b56 <HAL_GPIO_Init+0x1ee>
 8002b48:	2303      	movs	r3, #3
 8002b4a:	e004      	b.n	8002b56 <HAL_GPIO_Init+0x1ee>
 8002b4c:	2302      	movs	r3, #2
 8002b4e:	e002      	b.n	8002b56 <HAL_GPIO_Init+0x1ee>
 8002b50:	2301      	movs	r3, #1
 8002b52:	e000      	b.n	8002b56 <HAL_GPIO_Init+0x1ee>
 8002b54:	2300      	movs	r3, #0
 8002b56:	697a      	ldr	r2, [r7, #20]
 8002b58:	f002 0203 	and.w	r2, r2, #3
 8002b5c:	0092      	lsls	r2, r2, #2
 8002b5e:	4093      	lsls	r3, r2
 8002b60:	693a      	ldr	r2, [r7, #16]
 8002b62:	4313      	orrs	r3, r2
 8002b64:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002b66:	4937      	ldr	r1, [pc, #220]	; (8002c44 <HAL_GPIO_Init+0x2dc>)
 8002b68:	697b      	ldr	r3, [r7, #20]
 8002b6a:	089b      	lsrs	r3, r3, #2
 8002b6c:	3302      	adds	r3, #2
 8002b6e:	693a      	ldr	r2, [r7, #16]
 8002b70:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002b74:	4b38      	ldr	r3, [pc, #224]	; (8002c58 <HAL_GPIO_Init+0x2f0>)
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	43db      	mvns	r3, r3
 8002b7e:	693a      	ldr	r2, [r7, #16]
 8002b80:	4013      	ands	r3, r2
 8002b82:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002b84:	683b      	ldr	r3, [r7, #0]
 8002b86:	685b      	ldr	r3, [r3, #4]
 8002b88:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d003      	beq.n	8002b98 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8002b90:	693a      	ldr	r2, [r7, #16]
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	4313      	orrs	r3, r2
 8002b96:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002b98:	4a2f      	ldr	r2, [pc, #188]	; (8002c58 <HAL_GPIO_Init+0x2f0>)
 8002b9a:	693b      	ldr	r3, [r7, #16]
 8002b9c:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002b9e:	4b2e      	ldr	r3, [pc, #184]	; (8002c58 <HAL_GPIO_Init+0x2f0>)
 8002ba0:	685b      	ldr	r3, [r3, #4]
 8002ba2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	43db      	mvns	r3, r3
 8002ba8:	693a      	ldr	r2, [r7, #16]
 8002baa:	4013      	ands	r3, r2
 8002bac:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002bae:	683b      	ldr	r3, [r7, #0]
 8002bb0:	685b      	ldr	r3, [r3, #4]
 8002bb2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d003      	beq.n	8002bc2 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8002bba:	693a      	ldr	r2, [r7, #16]
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	4313      	orrs	r3, r2
 8002bc0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002bc2:	4a25      	ldr	r2, [pc, #148]	; (8002c58 <HAL_GPIO_Init+0x2f0>)
 8002bc4:	693b      	ldr	r3, [r7, #16]
 8002bc6:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002bc8:	4b23      	ldr	r3, [pc, #140]	; (8002c58 <HAL_GPIO_Init+0x2f0>)
 8002bca:	689b      	ldr	r3, [r3, #8]
 8002bcc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	43db      	mvns	r3, r3
 8002bd2:	693a      	ldr	r2, [r7, #16]
 8002bd4:	4013      	ands	r3, r2
 8002bd6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002bd8:	683b      	ldr	r3, [r7, #0]
 8002bda:	685b      	ldr	r3, [r3, #4]
 8002bdc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d003      	beq.n	8002bec <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8002be4:	693a      	ldr	r2, [r7, #16]
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	4313      	orrs	r3, r2
 8002bea:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002bec:	4a1a      	ldr	r2, [pc, #104]	; (8002c58 <HAL_GPIO_Init+0x2f0>)
 8002bee:	693b      	ldr	r3, [r7, #16]
 8002bf0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002bf2:	4b19      	ldr	r3, [pc, #100]	; (8002c58 <HAL_GPIO_Init+0x2f0>)
 8002bf4:	68db      	ldr	r3, [r3, #12]
 8002bf6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	43db      	mvns	r3, r3
 8002bfc:	693a      	ldr	r2, [r7, #16]
 8002bfe:	4013      	ands	r3, r2
 8002c00:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002c02:	683b      	ldr	r3, [r7, #0]
 8002c04:	685b      	ldr	r3, [r3, #4]
 8002c06:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d003      	beq.n	8002c16 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8002c0e:	693a      	ldr	r2, [r7, #16]
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	4313      	orrs	r3, r2
 8002c14:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002c16:	4a10      	ldr	r2, [pc, #64]	; (8002c58 <HAL_GPIO_Init+0x2f0>)
 8002c18:	693b      	ldr	r3, [r7, #16]
 8002c1a:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8002c1c:	697b      	ldr	r3, [r7, #20]
 8002c1e:	3301      	adds	r3, #1
 8002c20:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002c22:	683b      	ldr	r3, [r7, #0]
 8002c24:	681a      	ldr	r2, [r3, #0]
 8002c26:	697b      	ldr	r3, [r7, #20]
 8002c28:	fa22 f303 	lsr.w	r3, r2, r3
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	f47f aea3 	bne.w	8002978 <HAL_GPIO_Init+0x10>
  }
}
 8002c32:	bf00      	nop
 8002c34:	bf00      	nop
 8002c36:	371c      	adds	r7, #28
 8002c38:	46bd      	mov	sp, r7
 8002c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c3e:	4770      	bx	lr
 8002c40:	40021000 	.word	0x40021000
 8002c44:	40010000 	.word	0x40010000
 8002c48:	48000400 	.word	0x48000400
 8002c4c:	48000800 	.word	0x48000800
 8002c50:	48000c00 	.word	0x48000c00
 8002c54:	48001000 	.word	0x48001000
 8002c58:	40010400 	.word	0x40010400

08002c5c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002c5c:	b480      	push	{r7}
 8002c5e:	b085      	sub	sp, #20
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	6078      	str	r0, [r7, #4]
 8002c64:	460b      	mov	r3, r1
 8002c66:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	691a      	ldr	r2, [r3, #16]
 8002c6c:	887b      	ldrh	r3, [r7, #2]
 8002c6e:	4013      	ands	r3, r2
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d002      	beq.n	8002c7a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002c74:	2301      	movs	r3, #1
 8002c76:	73fb      	strb	r3, [r7, #15]
 8002c78:	e001      	b.n	8002c7e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002c7a:	2300      	movs	r3, #0
 8002c7c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002c7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c80:	4618      	mov	r0, r3
 8002c82:	3714      	adds	r7, #20
 8002c84:	46bd      	mov	sp, r7
 8002c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8a:	4770      	bx	lr

08002c8c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002c8c:	b480      	push	{r7}
 8002c8e:	b083      	sub	sp, #12
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	6078      	str	r0, [r7, #4]
 8002c94:	460b      	mov	r3, r1
 8002c96:	807b      	strh	r3, [r7, #2]
 8002c98:	4613      	mov	r3, r2
 8002c9a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002c9c:	787b      	ldrb	r3, [r7, #1]
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d003      	beq.n	8002caa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002ca2:	887a      	ldrh	r2, [r7, #2]
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002ca8:	e002      	b.n	8002cb0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002caa:	887a      	ldrh	r2, [r7, #2]
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002cb0:	bf00      	nop
 8002cb2:	370c      	adds	r7, #12
 8002cb4:	46bd      	mov	sp, r7
 8002cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cba:	4770      	bx	lr

08002cbc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	b082      	sub	sp, #8
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	4603      	mov	r3, r0
 8002cc4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002cc6:	4b08      	ldr	r3, [pc, #32]	; (8002ce8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002cc8:	695a      	ldr	r2, [r3, #20]
 8002cca:	88fb      	ldrh	r3, [r7, #6]
 8002ccc:	4013      	ands	r3, r2
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d006      	beq.n	8002ce0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002cd2:	4a05      	ldr	r2, [pc, #20]	; (8002ce8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002cd4:	88fb      	ldrh	r3, [r7, #6]
 8002cd6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002cd8:	88fb      	ldrh	r3, [r7, #6]
 8002cda:	4618      	mov	r0, r3
 8002cdc:	f7fe f8e8 	bl	8000eb0 <HAL_GPIO_EXTI_Callback>
  }
}
 8002ce0:	bf00      	nop
 8002ce2:	3708      	adds	r7, #8
 8002ce4:	46bd      	mov	sp, r7
 8002ce6:	bd80      	pop	{r7, pc}
 8002ce8:	40010400 	.word	0x40010400

08002cec <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002cec:	b580      	push	{r7, lr}
 8002cee:	b082      	sub	sp, #8
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d101      	bne.n	8002cfe <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002cfa:	2301      	movs	r3, #1
 8002cfc:	e081      	b.n	8002e02 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002d04:	b2db      	uxtb	r3, r3
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d106      	bne.n	8002d18 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002d12:	6878      	ldr	r0, [r7, #4]
 8002d14:	f7ff fa66 	bl	80021e4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	2224      	movs	r2, #36	; 0x24
 8002d1c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	681a      	ldr	r2, [r3, #0]
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f022 0201 	bic.w	r2, r2, #1
 8002d2e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	685a      	ldr	r2, [r3, #4]
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002d3c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	689a      	ldr	r2, [r3, #8]
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002d4c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	68db      	ldr	r3, [r3, #12]
 8002d52:	2b01      	cmp	r3, #1
 8002d54:	d107      	bne.n	8002d66 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	689a      	ldr	r2, [r3, #8]
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002d62:	609a      	str	r2, [r3, #8]
 8002d64:	e006      	b.n	8002d74 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	689a      	ldr	r2, [r3, #8]
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8002d72:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	68db      	ldr	r3, [r3, #12]
 8002d78:	2b02      	cmp	r3, #2
 8002d7a:	d104      	bne.n	8002d86 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002d84:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	685b      	ldr	r3, [r3, #4]
 8002d8c:	687a      	ldr	r2, [r7, #4]
 8002d8e:	6812      	ldr	r2, [r2, #0]
 8002d90:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002d94:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002d98:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	68da      	ldr	r2, [r3, #12]
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002da8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	691a      	ldr	r2, [r3, #16]
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	695b      	ldr	r3, [r3, #20]
 8002db2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	699b      	ldr	r3, [r3, #24]
 8002dba:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	430a      	orrs	r2, r1
 8002dc2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	69d9      	ldr	r1, [r3, #28]
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	6a1a      	ldr	r2, [r3, #32]
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	430a      	orrs	r2, r1
 8002dd2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	681a      	ldr	r2, [r3, #0]
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	f042 0201 	orr.w	r2, r2, #1
 8002de2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	2200      	movs	r2, #0
 8002de8:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	2220      	movs	r2, #32
 8002dee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	2200      	movs	r2, #0
 8002df6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	2200      	movs	r2, #0
 8002dfc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8002e00:	2300      	movs	r3, #0
}
 8002e02:	4618      	mov	r0, r3
 8002e04:	3708      	adds	r7, #8
 8002e06:	46bd      	mov	sp, r7
 8002e08:	bd80      	pop	{r7, pc}

08002e0a <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002e0a:	b480      	push	{r7}
 8002e0c:	b083      	sub	sp, #12
 8002e0e:	af00      	add	r7, sp, #0
 8002e10:	6078      	str	r0, [r7, #4]
 8002e12:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002e1a:	b2db      	uxtb	r3, r3
 8002e1c:	2b20      	cmp	r3, #32
 8002e1e:	d138      	bne.n	8002e92 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002e26:	2b01      	cmp	r3, #1
 8002e28:	d101      	bne.n	8002e2e <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002e2a:	2302      	movs	r3, #2
 8002e2c:	e032      	b.n	8002e94 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	2201      	movs	r2, #1
 8002e32:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	2224      	movs	r2, #36	; 0x24
 8002e3a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	681a      	ldr	r2, [r3, #0]
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	f022 0201 	bic.w	r2, r2, #1
 8002e4c:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	681a      	ldr	r2, [r3, #0]
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002e5c:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	6819      	ldr	r1, [r3, #0]
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	683a      	ldr	r2, [r7, #0]
 8002e6a:	430a      	orrs	r2, r1
 8002e6c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	681a      	ldr	r2, [r3, #0]
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	f042 0201 	orr.w	r2, r2, #1
 8002e7c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	2220      	movs	r2, #32
 8002e82:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	2200      	movs	r2, #0
 8002e8a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002e8e:	2300      	movs	r3, #0
 8002e90:	e000      	b.n	8002e94 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002e92:	2302      	movs	r3, #2
  }
}
 8002e94:	4618      	mov	r0, r3
 8002e96:	370c      	adds	r7, #12
 8002e98:	46bd      	mov	sp, r7
 8002e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e9e:	4770      	bx	lr

08002ea0 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002ea0:	b480      	push	{r7}
 8002ea2:	b085      	sub	sp, #20
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	6078      	str	r0, [r7, #4]
 8002ea8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002eb0:	b2db      	uxtb	r3, r3
 8002eb2:	2b20      	cmp	r3, #32
 8002eb4:	d139      	bne.n	8002f2a <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002ebc:	2b01      	cmp	r3, #1
 8002ebe:	d101      	bne.n	8002ec4 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002ec0:	2302      	movs	r3, #2
 8002ec2:	e033      	b.n	8002f2c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	2201      	movs	r2, #1
 8002ec8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	2224      	movs	r2, #36	; 0x24
 8002ed0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	681a      	ldr	r2, [r3, #0]
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f022 0201 	bic.w	r2, r2, #1
 8002ee2:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002ef2:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002ef4:	683b      	ldr	r3, [r7, #0]
 8002ef6:	021b      	lsls	r3, r3, #8
 8002ef8:	68fa      	ldr	r2, [r7, #12]
 8002efa:	4313      	orrs	r3, r2
 8002efc:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	68fa      	ldr	r2, [r7, #12]
 8002f04:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	681a      	ldr	r2, [r3, #0]
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	f042 0201 	orr.w	r2, r2, #1
 8002f14:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	2220      	movs	r2, #32
 8002f1a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	2200      	movs	r2, #0
 8002f22:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002f26:	2300      	movs	r3, #0
 8002f28:	e000      	b.n	8002f2c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002f2a:	2302      	movs	r3, #2
  }
}
 8002f2c:	4618      	mov	r0, r3
 8002f2e:	3714      	adds	r7, #20
 8002f30:	46bd      	mov	sp, r7
 8002f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f36:	4770      	bx	lr

08002f38 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002f38:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002f3a:	b08b      	sub	sp, #44	; 0x2c
 8002f3c:	af06      	add	r7, sp, #24
 8002f3e:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d101      	bne.n	8002f4a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002f46:	2301      	movs	r3, #1
 8002f48:	e0d0      	b.n	80030ec <HAL_PCD_Init+0x1b4>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 8002f50:	b2db      	uxtb	r3, r3
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d106      	bne.n	8002f64 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	2200      	movs	r2, #0
 8002f5a:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002f5e:	6878      	ldr	r0, [r7, #4]
 8002f60:	f7ff f9ec 	bl	800233c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	2203      	movs	r2, #3
 8002f68:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	4618      	mov	r0, r3
 8002f72:	f002 fa5b 	bl	800542c <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002f76:	2300      	movs	r3, #0
 8002f78:	73fb      	strb	r3, [r7, #15]
 8002f7a:	e04c      	b.n	8003016 <HAL_PCD_Init+0xde>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002f7c:	7bfb      	ldrb	r3, [r7, #15]
 8002f7e:	6879      	ldr	r1, [r7, #4]
 8002f80:	1c5a      	adds	r2, r3, #1
 8002f82:	4613      	mov	r3, r2
 8002f84:	009b      	lsls	r3, r3, #2
 8002f86:	4413      	add	r3, r2
 8002f88:	00db      	lsls	r3, r3, #3
 8002f8a:	440b      	add	r3, r1
 8002f8c:	3301      	adds	r3, #1
 8002f8e:	2201      	movs	r2, #1
 8002f90:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002f92:	7bfb      	ldrb	r3, [r7, #15]
 8002f94:	6879      	ldr	r1, [r7, #4]
 8002f96:	1c5a      	adds	r2, r3, #1
 8002f98:	4613      	mov	r3, r2
 8002f9a:	009b      	lsls	r3, r3, #2
 8002f9c:	4413      	add	r3, r2
 8002f9e:	00db      	lsls	r3, r3, #3
 8002fa0:	440b      	add	r3, r1
 8002fa2:	7bfa      	ldrb	r2, [r7, #15]
 8002fa4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002fa6:	7bfa      	ldrb	r2, [r7, #15]
 8002fa8:	7bfb      	ldrb	r3, [r7, #15]
 8002faa:	b298      	uxth	r0, r3
 8002fac:	6879      	ldr	r1, [r7, #4]
 8002fae:	4613      	mov	r3, r2
 8002fb0:	009b      	lsls	r3, r3, #2
 8002fb2:	4413      	add	r3, r2
 8002fb4:	00db      	lsls	r3, r3, #3
 8002fb6:	440b      	add	r3, r1
 8002fb8:	3336      	adds	r3, #54	; 0x36
 8002fba:	4602      	mov	r2, r0
 8002fbc:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002fbe:	7bfb      	ldrb	r3, [r7, #15]
 8002fc0:	6879      	ldr	r1, [r7, #4]
 8002fc2:	1c5a      	adds	r2, r3, #1
 8002fc4:	4613      	mov	r3, r2
 8002fc6:	009b      	lsls	r3, r3, #2
 8002fc8:	4413      	add	r3, r2
 8002fca:	00db      	lsls	r3, r3, #3
 8002fcc:	440b      	add	r3, r1
 8002fce:	3303      	adds	r3, #3
 8002fd0:	2200      	movs	r2, #0
 8002fd2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002fd4:	7bfa      	ldrb	r2, [r7, #15]
 8002fd6:	6879      	ldr	r1, [r7, #4]
 8002fd8:	4613      	mov	r3, r2
 8002fda:	009b      	lsls	r3, r3, #2
 8002fdc:	4413      	add	r3, r2
 8002fde:	00db      	lsls	r3, r3, #3
 8002fe0:	440b      	add	r3, r1
 8002fe2:	3338      	adds	r3, #56	; 0x38
 8002fe4:	2200      	movs	r2, #0
 8002fe6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002fe8:	7bfa      	ldrb	r2, [r7, #15]
 8002fea:	6879      	ldr	r1, [r7, #4]
 8002fec:	4613      	mov	r3, r2
 8002fee:	009b      	lsls	r3, r3, #2
 8002ff0:	4413      	add	r3, r2
 8002ff2:	00db      	lsls	r3, r3, #3
 8002ff4:	440b      	add	r3, r1
 8002ff6:	333c      	adds	r3, #60	; 0x3c
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002ffc:	7bfa      	ldrb	r2, [r7, #15]
 8002ffe:	6879      	ldr	r1, [r7, #4]
 8003000:	4613      	mov	r3, r2
 8003002:	009b      	lsls	r3, r3, #2
 8003004:	4413      	add	r3, r2
 8003006:	00db      	lsls	r3, r3, #3
 8003008:	440b      	add	r3, r1
 800300a:	3340      	adds	r3, #64	; 0x40
 800300c:	2200      	movs	r2, #0
 800300e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003010:	7bfb      	ldrb	r3, [r7, #15]
 8003012:	3301      	adds	r3, #1
 8003014:	73fb      	strb	r3, [r7, #15]
 8003016:	7bfa      	ldrb	r2, [r7, #15]
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	685b      	ldr	r3, [r3, #4]
 800301c:	429a      	cmp	r2, r3
 800301e:	d3ad      	bcc.n	8002f7c <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003020:	2300      	movs	r3, #0
 8003022:	73fb      	strb	r3, [r7, #15]
 8003024:	e044      	b.n	80030b0 <HAL_PCD_Init+0x178>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003026:	7bfa      	ldrb	r2, [r7, #15]
 8003028:	6879      	ldr	r1, [r7, #4]
 800302a:	4613      	mov	r3, r2
 800302c:	009b      	lsls	r3, r3, #2
 800302e:	4413      	add	r3, r2
 8003030:	00db      	lsls	r3, r3, #3
 8003032:	440b      	add	r3, r1
 8003034:	f203 1369 	addw	r3, r3, #361	; 0x169
 8003038:	2200      	movs	r2, #0
 800303a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800303c:	7bfa      	ldrb	r2, [r7, #15]
 800303e:	6879      	ldr	r1, [r7, #4]
 8003040:	4613      	mov	r3, r2
 8003042:	009b      	lsls	r3, r3, #2
 8003044:	4413      	add	r3, r2
 8003046:	00db      	lsls	r3, r3, #3
 8003048:	440b      	add	r3, r1
 800304a:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800304e:	7bfa      	ldrb	r2, [r7, #15]
 8003050:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003052:	7bfa      	ldrb	r2, [r7, #15]
 8003054:	6879      	ldr	r1, [r7, #4]
 8003056:	4613      	mov	r3, r2
 8003058:	009b      	lsls	r3, r3, #2
 800305a:	4413      	add	r3, r2
 800305c:	00db      	lsls	r3, r3, #3
 800305e:	440b      	add	r3, r1
 8003060:	f203 136b 	addw	r3, r3, #363	; 0x16b
 8003064:	2200      	movs	r2, #0
 8003066:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003068:	7bfa      	ldrb	r2, [r7, #15]
 800306a:	6879      	ldr	r1, [r7, #4]
 800306c:	4613      	mov	r3, r2
 800306e:	009b      	lsls	r3, r3, #2
 8003070:	4413      	add	r3, r2
 8003072:	00db      	lsls	r3, r3, #3
 8003074:	440b      	add	r3, r1
 8003076:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 800307a:	2200      	movs	r2, #0
 800307c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800307e:	7bfa      	ldrb	r2, [r7, #15]
 8003080:	6879      	ldr	r1, [r7, #4]
 8003082:	4613      	mov	r3, r2
 8003084:	009b      	lsls	r3, r3, #2
 8003086:	4413      	add	r3, r2
 8003088:	00db      	lsls	r3, r3, #3
 800308a:	440b      	add	r3, r1
 800308c:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8003090:	2200      	movs	r2, #0
 8003092:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003094:	7bfa      	ldrb	r2, [r7, #15]
 8003096:	6879      	ldr	r1, [r7, #4]
 8003098:	4613      	mov	r3, r2
 800309a:	009b      	lsls	r3, r3, #2
 800309c:	4413      	add	r3, r2
 800309e:	00db      	lsls	r3, r3, #3
 80030a0:	440b      	add	r3, r1
 80030a2:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 80030a6:	2200      	movs	r2, #0
 80030a8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80030aa:	7bfb      	ldrb	r3, [r7, #15]
 80030ac:	3301      	adds	r3, #1
 80030ae:	73fb      	strb	r3, [r7, #15]
 80030b0:	7bfa      	ldrb	r2, [r7, #15]
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	685b      	ldr	r3, [r3, #4]
 80030b6:	429a      	cmp	r2, r3
 80030b8:	d3b5      	bcc.n	8003026 <HAL_PCD_Init+0xee>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	603b      	str	r3, [r7, #0]
 80030c0:	687e      	ldr	r6, [r7, #4]
 80030c2:	466d      	mov	r5, sp
 80030c4:	f106 0410 	add.w	r4, r6, #16
 80030c8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80030ca:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80030cc:	6823      	ldr	r3, [r4, #0]
 80030ce:	602b      	str	r3, [r5, #0]
 80030d0:	1d33      	adds	r3, r6, #4
 80030d2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80030d4:	6838      	ldr	r0, [r7, #0]
 80030d6:	f002 f9c4 	bl	8005462 <USB_DevInit>

  hpcd->USB_Address = 0U;
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	2200      	movs	r2, #0
 80030de:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	2201      	movs	r2, #1
 80030e6:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  return HAL_OK;
 80030ea:	2300      	movs	r3, #0
}
 80030ec:	4618      	mov	r0, r3
 80030ee:	3714      	adds	r7, #20
 80030f0:	46bd      	mov	sp, r7
 80030f2:	bdf0      	pop	{r4, r5, r6, r7, pc}

080030f4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80030f4:	b580      	push	{r7, lr}
 80030f6:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 80030fa:	af00      	add	r7, sp, #0
 80030fc:	1d3b      	adds	r3, r7, #4
 80030fe:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003100:	1d3b      	adds	r3, r7, #4
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	2b00      	cmp	r3, #0
 8003106:	d102      	bne.n	800310e <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8003108:	2301      	movs	r3, #1
 800310a:	f000 bef4 	b.w	8003ef6 <HAL_RCC_OscConfig+0xe02>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800310e:	1d3b      	adds	r3, r7, #4
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	f003 0301 	and.w	r3, r3, #1
 8003118:	2b00      	cmp	r3, #0
 800311a:	f000 816a 	beq.w	80033f2 <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800311e:	4bb3      	ldr	r3, [pc, #716]	; (80033ec <HAL_RCC_OscConfig+0x2f8>)
 8003120:	685b      	ldr	r3, [r3, #4]
 8003122:	f003 030c 	and.w	r3, r3, #12
 8003126:	2b04      	cmp	r3, #4
 8003128:	d00c      	beq.n	8003144 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800312a:	4bb0      	ldr	r3, [pc, #704]	; (80033ec <HAL_RCC_OscConfig+0x2f8>)
 800312c:	685b      	ldr	r3, [r3, #4]
 800312e:	f003 030c 	and.w	r3, r3, #12
 8003132:	2b08      	cmp	r3, #8
 8003134:	d159      	bne.n	80031ea <HAL_RCC_OscConfig+0xf6>
 8003136:	4bad      	ldr	r3, [pc, #692]	; (80033ec <HAL_RCC_OscConfig+0x2f8>)
 8003138:	685b      	ldr	r3, [r3, #4]
 800313a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800313e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003142:	d152      	bne.n	80031ea <HAL_RCC_OscConfig+0xf6>
 8003144:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003148:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800314c:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8003150:	fa93 f3a3 	rbit	r3, r3
 8003154:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
  return result;
 8003158:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800315c:	fab3 f383 	clz	r3, r3
 8003160:	b2db      	uxtb	r3, r3
 8003162:	095b      	lsrs	r3, r3, #5
 8003164:	b2db      	uxtb	r3, r3
 8003166:	f043 0301 	orr.w	r3, r3, #1
 800316a:	b2db      	uxtb	r3, r3
 800316c:	2b01      	cmp	r3, #1
 800316e:	d102      	bne.n	8003176 <HAL_RCC_OscConfig+0x82>
 8003170:	4b9e      	ldr	r3, [pc, #632]	; (80033ec <HAL_RCC_OscConfig+0x2f8>)
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	e015      	b.n	80031a2 <HAL_RCC_OscConfig+0xae>
 8003176:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800317a:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800317e:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8003182:	fa93 f3a3 	rbit	r3, r3
 8003186:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 800318a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800318e:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8003192:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8003196:	fa93 f3a3 	rbit	r3, r3
 800319a:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 800319e:	4b93      	ldr	r3, [pc, #588]	; (80033ec <HAL_RCC_OscConfig+0x2f8>)
 80031a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031a2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80031a6:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 80031aa:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 80031ae:	fa92 f2a2 	rbit	r2, r2
 80031b2:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 80031b6:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 80031ba:	fab2 f282 	clz	r2, r2
 80031be:	b2d2      	uxtb	r2, r2
 80031c0:	f042 0220 	orr.w	r2, r2, #32
 80031c4:	b2d2      	uxtb	r2, r2
 80031c6:	f002 021f 	and.w	r2, r2, #31
 80031ca:	2101      	movs	r1, #1
 80031cc:	fa01 f202 	lsl.w	r2, r1, r2
 80031d0:	4013      	ands	r3, r2
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	f000 810c 	beq.w	80033f0 <HAL_RCC_OscConfig+0x2fc>
 80031d8:	1d3b      	adds	r3, r7, #4
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	685b      	ldr	r3, [r3, #4]
 80031de:	2b00      	cmp	r3, #0
 80031e0:	f040 8106 	bne.w	80033f0 <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 80031e4:	2301      	movs	r3, #1
 80031e6:	f000 be86 	b.w	8003ef6 <HAL_RCC_OscConfig+0xe02>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80031ea:	1d3b      	adds	r3, r7, #4
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	685b      	ldr	r3, [r3, #4]
 80031f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80031f4:	d106      	bne.n	8003204 <HAL_RCC_OscConfig+0x110>
 80031f6:	4b7d      	ldr	r3, [pc, #500]	; (80033ec <HAL_RCC_OscConfig+0x2f8>)
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	4a7c      	ldr	r2, [pc, #496]	; (80033ec <HAL_RCC_OscConfig+0x2f8>)
 80031fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003200:	6013      	str	r3, [r2, #0]
 8003202:	e030      	b.n	8003266 <HAL_RCC_OscConfig+0x172>
 8003204:	1d3b      	adds	r3, r7, #4
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	685b      	ldr	r3, [r3, #4]
 800320a:	2b00      	cmp	r3, #0
 800320c:	d10c      	bne.n	8003228 <HAL_RCC_OscConfig+0x134>
 800320e:	4b77      	ldr	r3, [pc, #476]	; (80033ec <HAL_RCC_OscConfig+0x2f8>)
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	4a76      	ldr	r2, [pc, #472]	; (80033ec <HAL_RCC_OscConfig+0x2f8>)
 8003214:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003218:	6013      	str	r3, [r2, #0]
 800321a:	4b74      	ldr	r3, [pc, #464]	; (80033ec <HAL_RCC_OscConfig+0x2f8>)
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	4a73      	ldr	r2, [pc, #460]	; (80033ec <HAL_RCC_OscConfig+0x2f8>)
 8003220:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003224:	6013      	str	r3, [r2, #0]
 8003226:	e01e      	b.n	8003266 <HAL_RCC_OscConfig+0x172>
 8003228:	1d3b      	adds	r3, r7, #4
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	685b      	ldr	r3, [r3, #4]
 800322e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003232:	d10c      	bne.n	800324e <HAL_RCC_OscConfig+0x15a>
 8003234:	4b6d      	ldr	r3, [pc, #436]	; (80033ec <HAL_RCC_OscConfig+0x2f8>)
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	4a6c      	ldr	r2, [pc, #432]	; (80033ec <HAL_RCC_OscConfig+0x2f8>)
 800323a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800323e:	6013      	str	r3, [r2, #0]
 8003240:	4b6a      	ldr	r3, [pc, #424]	; (80033ec <HAL_RCC_OscConfig+0x2f8>)
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	4a69      	ldr	r2, [pc, #420]	; (80033ec <HAL_RCC_OscConfig+0x2f8>)
 8003246:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800324a:	6013      	str	r3, [r2, #0]
 800324c:	e00b      	b.n	8003266 <HAL_RCC_OscConfig+0x172>
 800324e:	4b67      	ldr	r3, [pc, #412]	; (80033ec <HAL_RCC_OscConfig+0x2f8>)
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	4a66      	ldr	r2, [pc, #408]	; (80033ec <HAL_RCC_OscConfig+0x2f8>)
 8003254:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003258:	6013      	str	r3, [r2, #0]
 800325a:	4b64      	ldr	r3, [pc, #400]	; (80033ec <HAL_RCC_OscConfig+0x2f8>)
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	4a63      	ldr	r2, [pc, #396]	; (80033ec <HAL_RCC_OscConfig+0x2f8>)
 8003260:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003264:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003266:	4b61      	ldr	r3, [pc, #388]	; (80033ec <HAL_RCC_OscConfig+0x2f8>)
 8003268:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800326a:	f023 020f 	bic.w	r2, r3, #15
 800326e:	1d3b      	adds	r3, r7, #4
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	689b      	ldr	r3, [r3, #8]
 8003274:	495d      	ldr	r1, [pc, #372]	; (80033ec <HAL_RCC_OscConfig+0x2f8>)
 8003276:	4313      	orrs	r3, r2
 8003278:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800327a:	1d3b      	adds	r3, r7, #4
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	685b      	ldr	r3, [r3, #4]
 8003280:	2b00      	cmp	r3, #0
 8003282:	d059      	beq.n	8003338 <HAL_RCC_OscConfig+0x244>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003284:	f7ff fa82 	bl	800278c <HAL_GetTick>
 8003288:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800328c:	e00a      	b.n	80032a4 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800328e:	f7ff fa7d 	bl	800278c <HAL_GetTick>
 8003292:	4602      	mov	r2, r0
 8003294:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003298:	1ad3      	subs	r3, r2, r3
 800329a:	2b64      	cmp	r3, #100	; 0x64
 800329c:	d902      	bls.n	80032a4 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 800329e:	2303      	movs	r3, #3
 80032a0:	f000 be29 	b.w	8003ef6 <HAL_RCC_OscConfig+0xe02>
 80032a4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80032a8:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032ac:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 80032b0:	fa93 f3a3 	rbit	r3, r3
 80032b4:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 80032b8:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80032bc:	fab3 f383 	clz	r3, r3
 80032c0:	b2db      	uxtb	r3, r3
 80032c2:	095b      	lsrs	r3, r3, #5
 80032c4:	b2db      	uxtb	r3, r3
 80032c6:	f043 0301 	orr.w	r3, r3, #1
 80032ca:	b2db      	uxtb	r3, r3
 80032cc:	2b01      	cmp	r3, #1
 80032ce:	d102      	bne.n	80032d6 <HAL_RCC_OscConfig+0x1e2>
 80032d0:	4b46      	ldr	r3, [pc, #280]	; (80033ec <HAL_RCC_OscConfig+0x2f8>)
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	e015      	b.n	8003302 <HAL_RCC_OscConfig+0x20e>
 80032d6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80032da:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032de:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 80032e2:	fa93 f3a3 	rbit	r3, r3
 80032e6:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 80032ea:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80032ee:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 80032f2:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 80032f6:	fa93 f3a3 	rbit	r3, r3
 80032fa:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 80032fe:	4b3b      	ldr	r3, [pc, #236]	; (80033ec <HAL_RCC_OscConfig+0x2f8>)
 8003300:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003302:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003306:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 800330a:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 800330e:	fa92 f2a2 	rbit	r2, r2
 8003312:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8003316:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 800331a:	fab2 f282 	clz	r2, r2
 800331e:	b2d2      	uxtb	r2, r2
 8003320:	f042 0220 	orr.w	r2, r2, #32
 8003324:	b2d2      	uxtb	r2, r2
 8003326:	f002 021f 	and.w	r2, r2, #31
 800332a:	2101      	movs	r1, #1
 800332c:	fa01 f202 	lsl.w	r2, r1, r2
 8003330:	4013      	ands	r3, r2
 8003332:	2b00      	cmp	r3, #0
 8003334:	d0ab      	beq.n	800328e <HAL_RCC_OscConfig+0x19a>
 8003336:	e05c      	b.n	80033f2 <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003338:	f7ff fa28 	bl	800278c <HAL_GetTick>
 800333c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003340:	e00a      	b.n	8003358 <HAL_RCC_OscConfig+0x264>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003342:	f7ff fa23 	bl	800278c <HAL_GetTick>
 8003346:	4602      	mov	r2, r0
 8003348:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800334c:	1ad3      	subs	r3, r2, r3
 800334e:	2b64      	cmp	r3, #100	; 0x64
 8003350:	d902      	bls.n	8003358 <HAL_RCC_OscConfig+0x264>
          {
            return HAL_TIMEOUT;
 8003352:	2303      	movs	r3, #3
 8003354:	f000 bdcf 	b.w	8003ef6 <HAL_RCC_OscConfig+0xe02>
 8003358:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800335c:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003360:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8003364:	fa93 f3a3 	rbit	r3, r3
 8003368:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 800336c:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003370:	fab3 f383 	clz	r3, r3
 8003374:	b2db      	uxtb	r3, r3
 8003376:	095b      	lsrs	r3, r3, #5
 8003378:	b2db      	uxtb	r3, r3
 800337a:	f043 0301 	orr.w	r3, r3, #1
 800337e:	b2db      	uxtb	r3, r3
 8003380:	2b01      	cmp	r3, #1
 8003382:	d102      	bne.n	800338a <HAL_RCC_OscConfig+0x296>
 8003384:	4b19      	ldr	r3, [pc, #100]	; (80033ec <HAL_RCC_OscConfig+0x2f8>)
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	e015      	b.n	80033b6 <HAL_RCC_OscConfig+0x2c2>
 800338a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800338e:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003392:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8003396:	fa93 f3a3 	rbit	r3, r3
 800339a:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 800339e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80033a2:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 80033a6:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 80033aa:	fa93 f3a3 	rbit	r3, r3
 80033ae:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 80033b2:	4b0e      	ldr	r3, [pc, #56]	; (80033ec <HAL_RCC_OscConfig+0x2f8>)
 80033b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033b6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80033ba:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 80033be:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 80033c2:	fa92 f2a2 	rbit	r2, r2
 80033c6:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 80033ca:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 80033ce:	fab2 f282 	clz	r2, r2
 80033d2:	b2d2      	uxtb	r2, r2
 80033d4:	f042 0220 	orr.w	r2, r2, #32
 80033d8:	b2d2      	uxtb	r2, r2
 80033da:	f002 021f 	and.w	r2, r2, #31
 80033de:	2101      	movs	r1, #1
 80033e0:	fa01 f202 	lsl.w	r2, r1, r2
 80033e4:	4013      	ands	r3, r2
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d1ab      	bne.n	8003342 <HAL_RCC_OscConfig+0x24e>
 80033ea:	e002      	b.n	80033f2 <HAL_RCC_OscConfig+0x2fe>
 80033ec:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80033f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80033f2:	1d3b      	adds	r3, r7, #4
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	f003 0302 	and.w	r3, r3, #2
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	f000 816f 	beq.w	80036e0 <HAL_RCC_OscConfig+0x5ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8003402:	4bd0      	ldr	r3, [pc, #832]	; (8003744 <HAL_RCC_OscConfig+0x650>)
 8003404:	685b      	ldr	r3, [r3, #4]
 8003406:	f003 030c 	and.w	r3, r3, #12
 800340a:	2b00      	cmp	r3, #0
 800340c:	d00b      	beq.n	8003426 <HAL_RCC_OscConfig+0x332>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800340e:	4bcd      	ldr	r3, [pc, #820]	; (8003744 <HAL_RCC_OscConfig+0x650>)
 8003410:	685b      	ldr	r3, [r3, #4]
 8003412:	f003 030c 	and.w	r3, r3, #12
 8003416:	2b08      	cmp	r3, #8
 8003418:	d16c      	bne.n	80034f4 <HAL_RCC_OscConfig+0x400>
 800341a:	4bca      	ldr	r3, [pc, #808]	; (8003744 <HAL_RCC_OscConfig+0x650>)
 800341c:	685b      	ldr	r3, [r3, #4]
 800341e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003422:	2b00      	cmp	r3, #0
 8003424:	d166      	bne.n	80034f4 <HAL_RCC_OscConfig+0x400>
 8003426:	2302      	movs	r3, #2
 8003428:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800342c:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8003430:	fa93 f3a3 	rbit	r3, r3
 8003434:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8003438:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800343c:	fab3 f383 	clz	r3, r3
 8003440:	b2db      	uxtb	r3, r3
 8003442:	095b      	lsrs	r3, r3, #5
 8003444:	b2db      	uxtb	r3, r3
 8003446:	f043 0301 	orr.w	r3, r3, #1
 800344a:	b2db      	uxtb	r3, r3
 800344c:	2b01      	cmp	r3, #1
 800344e:	d102      	bne.n	8003456 <HAL_RCC_OscConfig+0x362>
 8003450:	4bbc      	ldr	r3, [pc, #752]	; (8003744 <HAL_RCC_OscConfig+0x650>)
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	e013      	b.n	800347e <HAL_RCC_OscConfig+0x38a>
 8003456:	2302      	movs	r3, #2
 8003458:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800345c:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8003460:	fa93 f3a3 	rbit	r3, r3
 8003464:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8003468:	2302      	movs	r3, #2
 800346a:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 800346e:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8003472:	fa93 f3a3 	rbit	r3, r3
 8003476:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 800347a:	4bb2      	ldr	r3, [pc, #712]	; (8003744 <HAL_RCC_OscConfig+0x650>)
 800347c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800347e:	2202      	movs	r2, #2
 8003480:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8003484:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8003488:	fa92 f2a2 	rbit	r2, r2
 800348c:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8003490:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8003494:	fab2 f282 	clz	r2, r2
 8003498:	b2d2      	uxtb	r2, r2
 800349a:	f042 0220 	orr.w	r2, r2, #32
 800349e:	b2d2      	uxtb	r2, r2
 80034a0:	f002 021f 	and.w	r2, r2, #31
 80034a4:	2101      	movs	r1, #1
 80034a6:	fa01 f202 	lsl.w	r2, r1, r2
 80034aa:	4013      	ands	r3, r2
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d007      	beq.n	80034c0 <HAL_RCC_OscConfig+0x3cc>
 80034b0:	1d3b      	adds	r3, r7, #4
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	691b      	ldr	r3, [r3, #16]
 80034b6:	2b01      	cmp	r3, #1
 80034b8:	d002      	beq.n	80034c0 <HAL_RCC_OscConfig+0x3cc>
      {
        return HAL_ERROR;
 80034ba:	2301      	movs	r3, #1
 80034bc:	f000 bd1b 	b.w	8003ef6 <HAL_RCC_OscConfig+0xe02>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80034c0:	4ba0      	ldr	r3, [pc, #640]	; (8003744 <HAL_RCC_OscConfig+0x650>)
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80034c8:	1d3b      	adds	r3, r7, #4
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	695b      	ldr	r3, [r3, #20]
 80034ce:	21f8      	movs	r1, #248	; 0xf8
 80034d0:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034d4:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 80034d8:	fa91 f1a1 	rbit	r1, r1
 80034dc:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 80034e0:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 80034e4:	fab1 f181 	clz	r1, r1
 80034e8:	b2c9      	uxtb	r1, r1
 80034ea:	408b      	lsls	r3, r1
 80034ec:	4995      	ldr	r1, [pc, #596]	; (8003744 <HAL_RCC_OscConfig+0x650>)
 80034ee:	4313      	orrs	r3, r2
 80034f0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80034f2:	e0f5      	b.n	80036e0 <HAL_RCC_OscConfig+0x5ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80034f4:	1d3b      	adds	r3, r7, #4
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	691b      	ldr	r3, [r3, #16]
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	f000 8085 	beq.w	800360a <HAL_RCC_OscConfig+0x516>
 8003500:	2301      	movs	r3, #1
 8003502:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003506:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 800350a:	fa93 f3a3 	rbit	r3, r3
 800350e:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8003512:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003516:	fab3 f383 	clz	r3, r3
 800351a:	b2db      	uxtb	r3, r3
 800351c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003520:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003524:	009b      	lsls	r3, r3, #2
 8003526:	461a      	mov	r2, r3
 8003528:	2301      	movs	r3, #1
 800352a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800352c:	f7ff f92e 	bl	800278c <HAL_GetTick>
 8003530:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003534:	e00a      	b.n	800354c <HAL_RCC_OscConfig+0x458>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003536:	f7ff f929 	bl	800278c <HAL_GetTick>
 800353a:	4602      	mov	r2, r0
 800353c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003540:	1ad3      	subs	r3, r2, r3
 8003542:	2b02      	cmp	r3, #2
 8003544:	d902      	bls.n	800354c <HAL_RCC_OscConfig+0x458>
          {
            return HAL_TIMEOUT;
 8003546:	2303      	movs	r3, #3
 8003548:	f000 bcd5 	b.w	8003ef6 <HAL_RCC_OscConfig+0xe02>
 800354c:	2302      	movs	r3, #2
 800354e:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003552:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8003556:	fa93 f3a3 	rbit	r3, r3
 800355a:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 800355e:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003562:	fab3 f383 	clz	r3, r3
 8003566:	b2db      	uxtb	r3, r3
 8003568:	095b      	lsrs	r3, r3, #5
 800356a:	b2db      	uxtb	r3, r3
 800356c:	f043 0301 	orr.w	r3, r3, #1
 8003570:	b2db      	uxtb	r3, r3
 8003572:	2b01      	cmp	r3, #1
 8003574:	d102      	bne.n	800357c <HAL_RCC_OscConfig+0x488>
 8003576:	4b73      	ldr	r3, [pc, #460]	; (8003744 <HAL_RCC_OscConfig+0x650>)
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	e013      	b.n	80035a4 <HAL_RCC_OscConfig+0x4b0>
 800357c:	2302      	movs	r3, #2
 800357e:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003582:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8003586:	fa93 f3a3 	rbit	r3, r3
 800358a:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 800358e:	2302      	movs	r3, #2
 8003590:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8003594:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8003598:	fa93 f3a3 	rbit	r3, r3
 800359c:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 80035a0:	4b68      	ldr	r3, [pc, #416]	; (8003744 <HAL_RCC_OscConfig+0x650>)
 80035a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035a4:	2202      	movs	r2, #2
 80035a6:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 80035aa:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 80035ae:	fa92 f2a2 	rbit	r2, r2
 80035b2:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 80035b6:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 80035ba:	fab2 f282 	clz	r2, r2
 80035be:	b2d2      	uxtb	r2, r2
 80035c0:	f042 0220 	orr.w	r2, r2, #32
 80035c4:	b2d2      	uxtb	r2, r2
 80035c6:	f002 021f 	and.w	r2, r2, #31
 80035ca:	2101      	movs	r1, #1
 80035cc:	fa01 f202 	lsl.w	r2, r1, r2
 80035d0:	4013      	ands	r3, r2
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d0af      	beq.n	8003536 <HAL_RCC_OscConfig+0x442>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80035d6:	4b5b      	ldr	r3, [pc, #364]	; (8003744 <HAL_RCC_OscConfig+0x650>)
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80035de:	1d3b      	adds	r3, r7, #4
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	695b      	ldr	r3, [r3, #20]
 80035e4:	21f8      	movs	r1, #248	; 0xf8
 80035e6:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035ea:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 80035ee:	fa91 f1a1 	rbit	r1, r1
 80035f2:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 80035f6:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 80035fa:	fab1 f181 	clz	r1, r1
 80035fe:	b2c9      	uxtb	r1, r1
 8003600:	408b      	lsls	r3, r1
 8003602:	4950      	ldr	r1, [pc, #320]	; (8003744 <HAL_RCC_OscConfig+0x650>)
 8003604:	4313      	orrs	r3, r2
 8003606:	600b      	str	r3, [r1, #0]
 8003608:	e06a      	b.n	80036e0 <HAL_RCC_OscConfig+0x5ec>
 800360a:	2301      	movs	r3, #1
 800360c:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003610:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8003614:	fa93 f3a3 	rbit	r3, r3
 8003618:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 800361c:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003620:	fab3 f383 	clz	r3, r3
 8003624:	b2db      	uxtb	r3, r3
 8003626:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800362a:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800362e:	009b      	lsls	r3, r3, #2
 8003630:	461a      	mov	r2, r3
 8003632:	2300      	movs	r3, #0
 8003634:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003636:	f7ff f8a9 	bl	800278c <HAL_GetTick>
 800363a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800363e:	e00a      	b.n	8003656 <HAL_RCC_OscConfig+0x562>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003640:	f7ff f8a4 	bl	800278c <HAL_GetTick>
 8003644:	4602      	mov	r2, r0
 8003646:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800364a:	1ad3      	subs	r3, r2, r3
 800364c:	2b02      	cmp	r3, #2
 800364e:	d902      	bls.n	8003656 <HAL_RCC_OscConfig+0x562>
          {
            return HAL_TIMEOUT;
 8003650:	2303      	movs	r3, #3
 8003652:	f000 bc50 	b.w	8003ef6 <HAL_RCC_OscConfig+0xe02>
 8003656:	2302      	movs	r3, #2
 8003658:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800365c:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8003660:	fa93 f3a3 	rbit	r3, r3
 8003664:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8003668:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800366c:	fab3 f383 	clz	r3, r3
 8003670:	b2db      	uxtb	r3, r3
 8003672:	095b      	lsrs	r3, r3, #5
 8003674:	b2db      	uxtb	r3, r3
 8003676:	f043 0301 	orr.w	r3, r3, #1
 800367a:	b2db      	uxtb	r3, r3
 800367c:	2b01      	cmp	r3, #1
 800367e:	d102      	bne.n	8003686 <HAL_RCC_OscConfig+0x592>
 8003680:	4b30      	ldr	r3, [pc, #192]	; (8003744 <HAL_RCC_OscConfig+0x650>)
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	e013      	b.n	80036ae <HAL_RCC_OscConfig+0x5ba>
 8003686:	2302      	movs	r3, #2
 8003688:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800368c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8003690:	fa93 f3a3 	rbit	r3, r3
 8003694:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8003698:	2302      	movs	r3, #2
 800369a:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 800369e:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80036a2:	fa93 f3a3 	rbit	r3, r3
 80036a6:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 80036aa:	4b26      	ldr	r3, [pc, #152]	; (8003744 <HAL_RCC_OscConfig+0x650>)
 80036ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036ae:	2202      	movs	r2, #2
 80036b0:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 80036b4:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 80036b8:	fa92 f2a2 	rbit	r2, r2
 80036bc:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 80036c0:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 80036c4:	fab2 f282 	clz	r2, r2
 80036c8:	b2d2      	uxtb	r2, r2
 80036ca:	f042 0220 	orr.w	r2, r2, #32
 80036ce:	b2d2      	uxtb	r2, r2
 80036d0:	f002 021f 	and.w	r2, r2, #31
 80036d4:	2101      	movs	r1, #1
 80036d6:	fa01 f202 	lsl.w	r2, r1, r2
 80036da:	4013      	ands	r3, r2
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d1af      	bne.n	8003640 <HAL_RCC_OscConfig+0x54c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80036e0:	1d3b      	adds	r3, r7, #4
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	f003 0308 	and.w	r3, r3, #8
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	f000 80da 	beq.w	80038a4 <HAL_RCC_OscConfig+0x7b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80036f0:	1d3b      	adds	r3, r7, #4
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	699b      	ldr	r3, [r3, #24]
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d069      	beq.n	80037ce <HAL_RCC_OscConfig+0x6da>
 80036fa:	2301      	movs	r3, #1
 80036fc:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003700:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8003704:	fa93 f3a3 	rbit	r3, r3
 8003708:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 800370c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003710:	fab3 f383 	clz	r3, r3
 8003714:	b2db      	uxtb	r3, r3
 8003716:	461a      	mov	r2, r3
 8003718:	4b0b      	ldr	r3, [pc, #44]	; (8003748 <HAL_RCC_OscConfig+0x654>)
 800371a:	4413      	add	r3, r2
 800371c:	009b      	lsls	r3, r3, #2
 800371e:	461a      	mov	r2, r3
 8003720:	2301      	movs	r3, #1
 8003722:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003724:	f7ff f832 	bl	800278c <HAL_GetTick>
 8003728:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800372c:	e00e      	b.n	800374c <HAL_RCC_OscConfig+0x658>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800372e:	f7ff f82d 	bl	800278c <HAL_GetTick>
 8003732:	4602      	mov	r2, r0
 8003734:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003738:	1ad3      	subs	r3, r2, r3
 800373a:	2b02      	cmp	r3, #2
 800373c:	d906      	bls.n	800374c <HAL_RCC_OscConfig+0x658>
        {
          return HAL_TIMEOUT;
 800373e:	2303      	movs	r3, #3
 8003740:	e3d9      	b.n	8003ef6 <HAL_RCC_OscConfig+0xe02>
 8003742:	bf00      	nop
 8003744:	40021000 	.word	0x40021000
 8003748:	10908120 	.word	0x10908120
 800374c:	2302      	movs	r3, #2
 800374e:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003752:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8003756:	fa93 f3a3 	rbit	r3, r3
 800375a:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800375e:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8003762:	2202      	movs	r2, #2
 8003764:	601a      	str	r2, [r3, #0]
 8003766:	f507 7380 	add.w	r3, r7, #256	; 0x100
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	fa93 f2a3 	rbit	r2, r3
 8003770:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8003774:	601a      	str	r2, [r3, #0]
 8003776:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 800377a:	2202      	movs	r2, #2
 800377c:	601a      	str	r2, [r3, #0]
 800377e:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	fa93 f2a3 	rbit	r2, r3
 8003788:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 800378c:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800378e:	4ba5      	ldr	r3, [pc, #660]	; (8003a24 <HAL_RCC_OscConfig+0x930>)
 8003790:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003792:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8003796:	2102      	movs	r1, #2
 8003798:	6019      	str	r1, [r3, #0]
 800379a:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	fa93 f1a3 	rbit	r1, r3
 80037a4:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80037a8:	6019      	str	r1, [r3, #0]
  return result;
 80037aa:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	fab3 f383 	clz	r3, r3
 80037b4:	b2db      	uxtb	r3, r3
 80037b6:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80037ba:	b2db      	uxtb	r3, r3
 80037bc:	f003 031f 	and.w	r3, r3, #31
 80037c0:	2101      	movs	r1, #1
 80037c2:	fa01 f303 	lsl.w	r3, r1, r3
 80037c6:	4013      	ands	r3, r2
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d0b0      	beq.n	800372e <HAL_RCC_OscConfig+0x63a>
 80037cc:	e06a      	b.n	80038a4 <HAL_RCC_OscConfig+0x7b0>
 80037ce:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 80037d2:	2201      	movs	r2, #1
 80037d4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037d6:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	fa93 f2a3 	rbit	r2, r3
 80037e0:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80037e4:	601a      	str	r2, [r3, #0]
  return result;
 80037e6:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80037ea:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80037ec:	fab3 f383 	clz	r3, r3
 80037f0:	b2db      	uxtb	r3, r3
 80037f2:	461a      	mov	r2, r3
 80037f4:	4b8c      	ldr	r3, [pc, #560]	; (8003a28 <HAL_RCC_OscConfig+0x934>)
 80037f6:	4413      	add	r3, r2
 80037f8:	009b      	lsls	r3, r3, #2
 80037fa:	461a      	mov	r2, r3
 80037fc:	2300      	movs	r3, #0
 80037fe:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003800:	f7fe ffc4 	bl	800278c <HAL_GetTick>
 8003804:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003808:	e009      	b.n	800381e <HAL_RCC_OscConfig+0x72a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800380a:	f7fe ffbf 	bl	800278c <HAL_GetTick>
 800380e:	4602      	mov	r2, r0
 8003810:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003814:	1ad3      	subs	r3, r2, r3
 8003816:	2b02      	cmp	r3, #2
 8003818:	d901      	bls.n	800381e <HAL_RCC_OscConfig+0x72a>
        {
          return HAL_TIMEOUT;
 800381a:	2303      	movs	r3, #3
 800381c:	e36b      	b.n	8003ef6 <HAL_RCC_OscConfig+0xe02>
 800381e:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8003822:	2202      	movs	r2, #2
 8003824:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003826:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	fa93 f2a3 	rbit	r2, r3
 8003830:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8003834:	601a      	str	r2, [r3, #0]
 8003836:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 800383a:	2202      	movs	r2, #2
 800383c:	601a      	str	r2, [r3, #0]
 800383e:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	fa93 f2a3 	rbit	r2, r3
 8003848:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 800384c:	601a      	str	r2, [r3, #0]
 800384e:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8003852:	2202      	movs	r2, #2
 8003854:	601a      	str	r2, [r3, #0]
 8003856:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	fa93 f2a3 	rbit	r2, r3
 8003860:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8003864:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003866:	4b6f      	ldr	r3, [pc, #444]	; (8003a24 <HAL_RCC_OscConfig+0x930>)
 8003868:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800386a:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 800386e:	2102      	movs	r1, #2
 8003870:	6019      	str	r1, [r3, #0]
 8003872:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	fa93 f1a3 	rbit	r1, r3
 800387c:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8003880:	6019      	str	r1, [r3, #0]
  return result;
 8003882:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	fab3 f383 	clz	r3, r3
 800388c:	b2db      	uxtb	r3, r3
 800388e:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8003892:	b2db      	uxtb	r3, r3
 8003894:	f003 031f 	and.w	r3, r3, #31
 8003898:	2101      	movs	r1, #1
 800389a:	fa01 f303 	lsl.w	r3, r1, r3
 800389e:	4013      	ands	r3, r2
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d1b2      	bne.n	800380a <HAL_RCC_OscConfig+0x716>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80038a4:	1d3b      	adds	r3, r7, #4
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	f003 0304 	and.w	r3, r3, #4
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	f000 8158 	beq.w	8003b64 <HAL_RCC_OscConfig+0xa70>
  {
    FlagStatus       pwrclkchanged = RESET;
 80038b4:	2300      	movs	r3, #0
 80038b6:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80038ba:	4b5a      	ldr	r3, [pc, #360]	; (8003a24 <HAL_RCC_OscConfig+0x930>)
 80038bc:	69db      	ldr	r3, [r3, #28]
 80038be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d112      	bne.n	80038ec <HAL_RCC_OscConfig+0x7f8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80038c6:	4b57      	ldr	r3, [pc, #348]	; (8003a24 <HAL_RCC_OscConfig+0x930>)
 80038c8:	69db      	ldr	r3, [r3, #28]
 80038ca:	4a56      	ldr	r2, [pc, #344]	; (8003a24 <HAL_RCC_OscConfig+0x930>)
 80038cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80038d0:	61d3      	str	r3, [r2, #28]
 80038d2:	4b54      	ldr	r3, [pc, #336]	; (8003a24 <HAL_RCC_OscConfig+0x930>)
 80038d4:	69db      	ldr	r3, [r3, #28]
 80038d6:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 80038da:	f107 0308 	add.w	r3, r7, #8
 80038de:	601a      	str	r2, [r3, #0]
 80038e0:	f107 0308 	add.w	r3, r7, #8
 80038e4:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80038e6:	2301      	movs	r3, #1
 80038e8:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038ec:	4b4f      	ldr	r3, [pc, #316]	; (8003a2c <HAL_RCC_OscConfig+0x938>)
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d11a      	bne.n	800392e <HAL_RCC_OscConfig+0x83a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80038f8:	4b4c      	ldr	r3, [pc, #304]	; (8003a2c <HAL_RCC_OscConfig+0x938>)
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	4a4b      	ldr	r2, [pc, #300]	; (8003a2c <HAL_RCC_OscConfig+0x938>)
 80038fe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003902:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003904:	f7fe ff42 	bl	800278c <HAL_GetTick>
 8003908:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800390c:	e009      	b.n	8003922 <HAL_RCC_OscConfig+0x82e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800390e:	f7fe ff3d 	bl	800278c <HAL_GetTick>
 8003912:	4602      	mov	r2, r0
 8003914:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003918:	1ad3      	subs	r3, r2, r3
 800391a:	2b64      	cmp	r3, #100	; 0x64
 800391c:	d901      	bls.n	8003922 <HAL_RCC_OscConfig+0x82e>
        {
          return HAL_TIMEOUT;
 800391e:	2303      	movs	r3, #3
 8003920:	e2e9      	b.n	8003ef6 <HAL_RCC_OscConfig+0xe02>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003922:	4b42      	ldr	r3, [pc, #264]	; (8003a2c <HAL_RCC_OscConfig+0x938>)
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800392a:	2b00      	cmp	r3, #0
 800392c:	d0ef      	beq.n	800390e <HAL_RCC_OscConfig+0x81a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800392e:	1d3b      	adds	r3, r7, #4
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	68db      	ldr	r3, [r3, #12]
 8003934:	2b01      	cmp	r3, #1
 8003936:	d106      	bne.n	8003946 <HAL_RCC_OscConfig+0x852>
 8003938:	4b3a      	ldr	r3, [pc, #232]	; (8003a24 <HAL_RCC_OscConfig+0x930>)
 800393a:	6a1b      	ldr	r3, [r3, #32]
 800393c:	4a39      	ldr	r2, [pc, #228]	; (8003a24 <HAL_RCC_OscConfig+0x930>)
 800393e:	f043 0301 	orr.w	r3, r3, #1
 8003942:	6213      	str	r3, [r2, #32]
 8003944:	e02f      	b.n	80039a6 <HAL_RCC_OscConfig+0x8b2>
 8003946:	1d3b      	adds	r3, r7, #4
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	68db      	ldr	r3, [r3, #12]
 800394c:	2b00      	cmp	r3, #0
 800394e:	d10c      	bne.n	800396a <HAL_RCC_OscConfig+0x876>
 8003950:	4b34      	ldr	r3, [pc, #208]	; (8003a24 <HAL_RCC_OscConfig+0x930>)
 8003952:	6a1b      	ldr	r3, [r3, #32]
 8003954:	4a33      	ldr	r2, [pc, #204]	; (8003a24 <HAL_RCC_OscConfig+0x930>)
 8003956:	f023 0301 	bic.w	r3, r3, #1
 800395a:	6213      	str	r3, [r2, #32]
 800395c:	4b31      	ldr	r3, [pc, #196]	; (8003a24 <HAL_RCC_OscConfig+0x930>)
 800395e:	6a1b      	ldr	r3, [r3, #32]
 8003960:	4a30      	ldr	r2, [pc, #192]	; (8003a24 <HAL_RCC_OscConfig+0x930>)
 8003962:	f023 0304 	bic.w	r3, r3, #4
 8003966:	6213      	str	r3, [r2, #32]
 8003968:	e01d      	b.n	80039a6 <HAL_RCC_OscConfig+0x8b2>
 800396a:	1d3b      	adds	r3, r7, #4
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	68db      	ldr	r3, [r3, #12]
 8003970:	2b05      	cmp	r3, #5
 8003972:	d10c      	bne.n	800398e <HAL_RCC_OscConfig+0x89a>
 8003974:	4b2b      	ldr	r3, [pc, #172]	; (8003a24 <HAL_RCC_OscConfig+0x930>)
 8003976:	6a1b      	ldr	r3, [r3, #32]
 8003978:	4a2a      	ldr	r2, [pc, #168]	; (8003a24 <HAL_RCC_OscConfig+0x930>)
 800397a:	f043 0304 	orr.w	r3, r3, #4
 800397e:	6213      	str	r3, [r2, #32]
 8003980:	4b28      	ldr	r3, [pc, #160]	; (8003a24 <HAL_RCC_OscConfig+0x930>)
 8003982:	6a1b      	ldr	r3, [r3, #32]
 8003984:	4a27      	ldr	r2, [pc, #156]	; (8003a24 <HAL_RCC_OscConfig+0x930>)
 8003986:	f043 0301 	orr.w	r3, r3, #1
 800398a:	6213      	str	r3, [r2, #32]
 800398c:	e00b      	b.n	80039a6 <HAL_RCC_OscConfig+0x8b2>
 800398e:	4b25      	ldr	r3, [pc, #148]	; (8003a24 <HAL_RCC_OscConfig+0x930>)
 8003990:	6a1b      	ldr	r3, [r3, #32]
 8003992:	4a24      	ldr	r2, [pc, #144]	; (8003a24 <HAL_RCC_OscConfig+0x930>)
 8003994:	f023 0301 	bic.w	r3, r3, #1
 8003998:	6213      	str	r3, [r2, #32]
 800399a:	4b22      	ldr	r3, [pc, #136]	; (8003a24 <HAL_RCC_OscConfig+0x930>)
 800399c:	6a1b      	ldr	r3, [r3, #32]
 800399e:	4a21      	ldr	r2, [pc, #132]	; (8003a24 <HAL_RCC_OscConfig+0x930>)
 80039a0:	f023 0304 	bic.w	r3, r3, #4
 80039a4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80039a6:	1d3b      	adds	r3, r7, #4
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	68db      	ldr	r3, [r3, #12]
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d06b      	beq.n	8003a88 <HAL_RCC_OscConfig+0x994>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80039b0:	f7fe feec 	bl	800278c <HAL_GetTick>
 80039b4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80039b8:	e00b      	b.n	80039d2 <HAL_RCC_OscConfig+0x8de>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80039ba:	f7fe fee7 	bl	800278c <HAL_GetTick>
 80039be:	4602      	mov	r2, r0
 80039c0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80039c4:	1ad3      	subs	r3, r2, r3
 80039c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80039ca:	4293      	cmp	r3, r2
 80039cc:	d901      	bls.n	80039d2 <HAL_RCC_OscConfig+0x8de>
        {
          return HAL_TIMEOUT;
 80039ce:	2303      	movs	r3, #3
 80039d0:	e291      	b.n	8003ef6 <HAL_RCC_OscConfig+0xe02>
 80039d2:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 80039d6:	2202      	movs	r2, #2
 80039d8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039da:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	fa93 f2a3 	rbit	r2, r3
 80039e4:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80039e8:	601a      	str	r2, [r3, #0]
 80039ea:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80039ee:	2202      	movs	r2, #2
 80039f0:	601a      	str	r2, [r3, #0]
 80039f2:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	fa93 f2a3 	rbit	r2, r3
 80039fc:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8003a00:	601a      	str	r2, [r3, #0]
  return result;
 8003a02:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8003a06:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a08:	fab3 f383 	clz	r3, r3
 8003a0c:	b2db      	uxtb	r3, r3
 8003a0e:	095b      	lsrs	r3, r3, #5
 8003a10:	b2db      	uxtb	r3, r3
 8003a12:	f043 0302 	orr.w	r3, r3, #2
 8003a16:	b2db      	uxtb	r3, r3
 8003a18:	2b02      	cmp	r3, #2
 8003a1a:	d109      	bne.n	8003a30 <HAL_RCC_OscConfig+0x93c>
 8003a1c:	4b01      	ldr	r3, [pc, #4]	; (8003a24 <HAL_RCC_OscConfig+0x930>)
 8003a1e:	6a1b      	ldr	r3, [r3, #32]
 8003a20:	e014      	b.n	8003a4c <HAL_RCC_OscConfig+0x958>
 8003a22:	bf00      	nop
 8003a24:	40021000 	.word	0x40021000
 8003a28:	10908120 	.word	0x10908120
 8003a2c:	40007000 	.word	0x40007000
 8003a30:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8003a34:	2202      	movs	r2, #2
 8003a36:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a38:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	fa93 f2a3 	rbit	r2, r3
 8003a42:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8003a46:	601a      	str	r2, [r3, #0]
 8003a48:	4bbb      	ldr	r3, [pc, #748]	; (8003d38 <HAL_RCC_OscConfig+0xc44>)
 8003a4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a4c:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8003a50:	2102      	movs	r1, #2
 8003a52:	6011      	str	r1, [r2, #0]
 8003a54:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8003a58:	6812      	ldr	r2, [r2, #0]
 8003a5a:	fa92 f1a2 	rbit	r1, r2
 8003a5e:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8003a62:	6011      	str	r1, [r2, #0]
  return result;
 8003a64:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8003a68:	6812      	ldr	r2, [r2, #0]
 8003a6a:	fab2 f282 	clz	r2, r2
 8003a6e:	b2d2      	uxtb	r2, r2
 8003a70:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003a74:	b2d2      	uxtb	r2, r2
 8003a76:	f002 021f 	and.w	r2, r2, #31
 8003a7a:	2101      	movs	r1, #1
 8003a7c:	fa01 f202 	lsl.w	r2, r1, r2
 8003a80:	4013      	ands	r3, r2
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d099      	beq.n	80039ba <HAL_RCC_OscConfig+0x8c6>
 8003a86:	e063      	b.n	8003b50 <HAL_RCC_OscConfig+0xa5c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a88:	f7fe fe80 	bl	800278c <HAL_GetTick>
 8003a8c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a90:	e00b      	b.n	8003aaa <HAL_RCC_OscConfig+0x9b6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003a92:	f7fe fe7b 	bl	800278c <HAL_GetTick>
 8003a96:	4602      	mov	r2, r0
 8003a98:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003a9c:	1ad3      	subs	r3, r2, r3
 8003a9e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003aa2:	4293      	cmp	r3, r2
 8003aa4:	d901      	bls.n	8003aaa <HAL_RCC_OscConfig+0x9b6>
        {
          return HAL_TIMEOUT;
 8003aa6:	2303      	movs	r3, #3
 8003aa8:	e225      	b.n	8003ef6 <HAL_RCC_OscConfig+0xe02>
 8003aaa:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8003aae:	2202      	movs	r2, #2
 8003ab0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ab2:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	fa93 f2a3 	rbit	r2, r3
 8003abc:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8003ac0:	601a      	str	r2, [r3, #0]
 8003ac2:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8003ac6:	2202      	movs	r2, #2
 8003ac8:	601a      	str	r2, [r3, #0]
 8003aca:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	fa93 f2a3 	rbit	r2, r3
 8003ad4:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8003ad8:	601a      	str	r2, [r3, #0]
  return result;
 8003ada:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8003ade:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003ae0:	fab3 f383 	clz	r3, r3
 8003ae4:	b2db      	uxtb	r3, r3
 8003ae6:	095b      	lsrs	r3, r3, #5
 8003ae8:	b2db      	uxtb	r3, r3
 8003aea:	f043 0302 	orr.w	r3, r3, #2
 8003aee:	b2db      	uxtb	r3, r3
 8003af0:	2b02      	cmp	r3, #2
 8003af2:	d102      	bne.n	8003afa <HAL_RCC_OscConfig+0xa06>
 8003af4:	4b90      	ldr	r3, [pc, #576]	; (8003d38 <HAL_RCC_OscConfig+0xc44>)
 8003af6:	6a1b      	ldr	r3, [r3, #32]
 8003af8:	e00d      	b.n	8003b16 <HAL_RCC_OscConfig+0xa22>
 8003afa:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8003afe:	2202      	movs	r2, #2
 8003b00:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b02:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	fa93 f2a3 	rbit	r2, r3
 8003b0c:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8003b10:	601a      	str	r2, [r3, #0]
 8003b12:	4b89      	ldr	r3, [pc, #548]	; (8003d38 <HAL_RCC_OscConfig+0xc44>)
 8003b14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b16:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8003b1a:	2102      	movs	r1, #2
 8003b1c:	6011      	str	r1, [r2, #0]
 8003b1e:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8003b22:	6812      	ldr	r2, [r2, #0]
 8003b24:	fa92 f1a2 	rbit	r1, r2
 8003b28:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8003b2c:	6011      	str	r1, [r2, #0]
  return result;
 8003b2e:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8003b32:	6812      	ldr	r2, [r2, #0]
 8003b34:	fab2 f282 	clz	r2, r2
 8003b38:	b2d2      	uxtb	r2, r2
 8003b3a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003b3e:	b2d2      	uxtb	r2, r2
 8003b40:	f002 021f 	and.w	r2, r2, #31
 8003b44:	2101      	movs	r1, #1
 8003b46:	fa01 f202 	lsl.w	r2, r1, r2
 8003b4a:	4013      	ands	r3, r2
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d1a0      	bne.n	8003a92 <HAL_RCC_OscConfig+0x99e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003b50:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8003b54:	2b01      	cmp	r3, #1
 8003b56:	d105      	bne.n	8003b64 <HAL_RCC_OscConfig+0xa70>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003b58:	4b77      	ldr	r3, [pc, #476]	; (8003d38 <HAL_RCC_OscConfig+0xc44>)
 8003b5a:	69db      	ldr	r3, [r3, #28]
 8003b5c:	4a76      	ldr	r2, [pc, #472]	; (8003d38 <HAL_RCC_OscConfig+0xc44>)
 8003b5e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003b62:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003b64:	1d3b      	adds	r3, r7, #4
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	69db      	ldr	r3, [r3, #28]
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	f000 81c2 	beq.w	8003ef4 <HAL_RCC_OscConfig+0xe00>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003b70:	4b71      	ldr	r3, [pc, #452]	; (8003d38 <HAL_RCC_OscConfig+0xc44>)
 8003b72:	685b      	ldr	r3, [r3, #4]
 8003b74:	f003 030c 	and.w	r3, r3, #12
 8003b78:	2b08      	cmp	r3, #8
 8003b7a:	f000 819c 	beq.w	8003eb6 <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003b7e:	1d3b      	adds	r3, r7, #4
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	69db      	ldr	r3, [r3, #28]
 8003b84:	2b02      	cmp	r3, #2
 8003b86:	f040 8114 	bne.w	8003db2 <HAL_RCC_OscConfig+0xcbe>
 8003b8a:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8003b8e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003b92:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b94:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	fa93 f2a3 	rbit	r2, r3
 8003b9e:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8003ba2:	601a      	str	r2, [r3, #0]
  return result;
 8003ba4:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8003ba8:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003baa:	fab3 f383 	clz	r3, r3
 8003bae:	b2db      	uxtb	r3, r3
 8003bb0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003bb4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003bb8:	009b      	lsls	r3, r3, #2
 8003bba:	461a      	mov	r2, r3
 8003bbc:	2300      	movs	r3, #0
 8003bbe:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bc0:	f7fe fde4 	bl	800278c <HAL_GetTick>
 8003bc4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003bc8:	e009      	b.n	8003bde <HAL_RCC_OscConfig+0xaea>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003bca:	f7fe fddf 	bl	800278c <HAL_GetTick>
 8003bce:	4602      	mov	r2, r0
 8003bd0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003bd4:	1ad3      	subs	r3, r2, r3
 8003bd6:	2b02      	cmp	r3, #2
 8003bd8:	d901      	bls.n	8003bde <HAL_RCC_OscConfig+0xaea>
          {
            return HAL_TIMEOUT;
 8003bda:	2303      	movs	r3, #3
 8003bdc:	e18b      	b.n	8003ef6 <HAL_RCC_OscConfig+0xe02>
 8003bde:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8003be2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003be6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003be8:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	fa93 f2a3 	rbit	r2, r3
 8003bf2:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8003bf6:	601a      	str	r2, [r3, #0]
  return result;
 8003bf8:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8003bfc:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003bfe:	fab3 f383 	clz	r3, r3
 8003c02:	b2db      	uxtb	r3, r3
 8003c04:	095b      	lsrs	r3, r3, #5
 8003c06:	b2db      	uxtb	r3, r3
 8003c08:	f043 0301 	orr.w	r3, r3, #1
 8003c0c:	b2db      	uxtb	r3, r3
 8003c0e:	2b01      	cmp	r3, #1
 8003c10:	d102      	bne.n	8003c18 <HAL_RCC_OscConfig+0xb24>
 8003c12:	4b49      	ldr	r3, [pc, #292]	; (8003d38 <HAL_RCC_OscConfig+0xc44>)
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	e01b      	b.n	8003c50 <HAL_RCC_OscConfig+0xb5c>
 8003c18:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8003c1c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003c20:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c22:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	fa93 f2a3 	rbit	r2, r3
 8003c2c:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8003c30:	601a      	str	r2, [r3, #0]
 8003c32:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8003c36:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003c3a:	601a      	str	r2, [r3, #0]
 8003c3c:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	fa93 f2a3 	rbit	r2, r3
 8003c46:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8003c4a:	601a      	str	r2, [r3, #0]
 8003c4c:	4b3a      	ldr	r3, [pc, #232]	; (8003d38 <HAL_RCC_OscConfig+0xc44>)
 8003c4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c50:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8003c54:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003c58:	6011      	str	r1, [r2, #0]
 8003c5a:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8003c5e:	6812      	ldr	r2, [r2, #0]
 8003c60:	fa92 f1a2 	rbit	r1, r2
 8003c64:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8003c68:	6011      	str	r1, [r2, #0]
  return result;
 8003c6a:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8003c6e:	6812      	ldr	r2, [r2, #0]
 8003c70:	fab2 f282 	clz	r2, r2
 8003c74:	b2d2      	uxtb	r2, r2
 8003c76:	f042 0220 	orr.w	r2, r2, #32
 8003c7a:	b2d2      	uxtb	r2, r2
 8003c7c:	f002 021f 	and.w	r2, r2, #31
 8003c80:	2101      	movs	r1, #1
 8003c82:	fa01 f202 	lsl.w	r2, r1, r2
 8003c86:	4013      	ands	r3, r2
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d19e      	bne.n	8003bca <HAL_RCC_OscConfig+0xad6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003c8c:	4b2a      	ldr	r3, [pc, #168]	; (8003d38 <HAL_RCC_OscConfig+0xc44>)
 8003c8e:	685b      	ldr	r3, [r3, #4]
 8003c90:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003c94:	1d3b      	adds	r3, r7, #4
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8003c9a:	1d3b      	adds	r3, r7, #4
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	6a1b      	ldr	r3, [r3, #32]
 8003ca0:	430b      	orrs	r3, r1
 8003ca2:	4925      	ldr	r1, [pc, #148]	; (8003d38 <HAL_RCC_OscConfig+0xc44>)
 8003ca4:	4313      	orrs	r3, r2
 8003ca6:	604b      	str	r3, [r1, #4]
 8003ca8:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8003cac:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003cb0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cb2:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	fa93 f2a3 	rbit	r2, r3
 8003cbc:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8003cc0:	601a      	str	r2, [r3, #0]
  return result;
 8003cc2:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8003cc6:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003cc8:	fab3 f383 	clz	r3, r3
 8003ccc:	b2db      	uxtb	r3, r3
 8003cce:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003cd2:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003cd6:	009b      	lsls	r3, r3, #2
 8003cd8:	461a      	mov	r2, r3
 8003cda:	2301      	movs	r3, #1
 8003cdc:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cde:	f7fe fd55 	bl	800278c <HAL_GetTick>
 8003ce2:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003ce6:	e009      	b.n	8003cfc <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003ce8:	f7fe fd50 	bl	800278c <HAL_GetTick>
 8003cec:	4602      	mov	r2, r0
 8003cee:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003cf2:	1ad3      	subs	r3, r2, r3
 8003cf4:	2b02      	cmp	r3, #2
 8003cf6:	d901      	bls.n	8003cfc <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 8003cf8:	2303      	movs	r3, #3
 8003cfa:	e0fc      	b.n	8003ef6 <HAL_RCC_OscConfig+0xe02>
 8003cfc:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8003d00:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003d04:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d06:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	fa93 f2a3 	rbit	r2, r3
 8003d10:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8003d14:	601a      	str	r2, [r3, #0]
  return result;
 8003d16:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8003d1a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003d1c:	fab3 f383 	clz	r3, r3
 8003d20:	b2db      	uxtb	r3, r3
 8003d22:	095b      	lsrs	r3, r3, #5
 8003d24:	b2db      	uxtb	r3, r3
 8003d26:	f043 0301 	orr.w	r3, r3, #1
 8003d2a:	b2db      	uxtb	r3, r3
 8003d2c:	2b01      	cmp	r3, #1
 8003d2e:	d105      	bne.n	8003d3c <HAL_RCC_OscConfig+0xc48>
 8003d30:	4b01      	ldr	r3, [pc, #4]	; (8003d38 <HAL_RCC_OscConfig+0xc44>)
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	e01e      	b.n	8003d74 <HAL_RCC_OscConfig+0xc80>
 8003d36:	bf00      	nop
 8003d38:	40021000 	.word	0x40021000
 8003d3c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003d40:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003d44:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d46:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	fa93 f2a3 	rbit	r2, r3
 8003d50:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8003d54:	601a      	str	r2, [r3, #0]
 8003d56:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003d5a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003d5e:	601a      	str	r2, [r3, #0]
 8003d60:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	fa93 f2a3 	rbit	r2, r3
 8003d6a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003d6e:	601a      	str	r2, [r3, #0]
 8003d70:	4b63      	ldr	r3, [pc, #396]	; (8003f00 <HAL_RCC_OscConfig+0xe0c>)
 8003d72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d74:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8003d78:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003d7c:	6011      	str	r1, [r2, #0]
 8003d7e:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8003d82:	6812      	ldr	r2, [r2, #0]
 8003d84:	fa92 f1a2 	rbit	r1, r2
 8003d88:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8003d8c:	6011      	str	r1, [r2, #0]
  return result;
 8003d8e:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8003d92:	6812      	ldr	r2, [r2, #0]
 8003d94:	fab2 f282 	clz	r2, r2
 8003d98:	b2d2      	uxtb	r2, r2
 8003d9a:	f042 0220 	orr.w	r2, r2, #32
 8003d9e:	b2d2      	uxtb	r2, r2
 8003da0:	f002 021f 	and.w	r2, r2, #31
 8003da4:	2101      	movs	r1, #1
 8003da6:	fa01 f202 	lsl.w	r2, r1, r2
 8003daa:	4013      	ands	r3, r2
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d09b      	beq.n	8003ce8 <HAL_RCC_OscConfig+0xbf4>
 8003db0:	e0a0      	b.n	8003ef4 <HAL_RCC_OscConfig+0xe00>
 8003db2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003db6:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003dba:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003dbc:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	fa93 f2a3 	rbit	r2, r3
 8003dc6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003dca:	601a      	str	r2, [r3, #0]
  return result;
 8003dcc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003dd0:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003dd2:	fab3 f383 	clz	r3, r3
 8003dd6:	b2db      	uxtb	r3, r3
 8003dd8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003ddc:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003de0:	009b      	lsls	r3, r3, #2
 8003de2:	461a      	mov	r2, r3
 8003de4:	2300      	movs	r3, #0
 8003de6:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003de8:	f7fe fcd0 	bl	800278c <HAL_GetTick>
 8003dec:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003df0:	e009      	b.n	8003e06 <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003df2:	f7fe fccb 	bl	800278c <HAL_GetTick>
 8003df6:	4602      	mov	r2, r0
 8003df8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003dfc:	1ad3      	subs	r3, r2, r3
 8003dfe:	2b02      	cmp	r3, #2
 8003e00:	d901      	bls.n	8003e06 <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 8003e02:	2303      	movs	r3, #3
 8003e04:	e077      	b.n	8003ef6 <HAL_RCC_OscConfig+0xe02>
 8003e06:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003e0a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003e0e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e10:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	fa93 f2a3 	rbit	r2, r3
 8003e1a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003e1e:	601a      	str	r2, [r3, #0]
  return result;
 8003e20:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003e24:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003e26:	fab3 f383 	clz	r3, r3
 8003e2a:	b2db      	uxtb	r3, r3
 8003e2c:	095b      	lsrs	r3, r3, #5
 8003e2e:	b2db      	uxtb	r3, r3
 8003e30:	f043 0301 	orr.w	r3, r3, #1
 8003e34:	b2db      	uxtb	r3, r3
 8003e36:	2b01      	cmp	r3, #1
 8003e38:	d102      	bne.n	8003e40 <HAL_RCC_OscConfig+0xd4c>
 8003e3a:	4b31      	ldr	r3, [pc, #196]	; (8003f00 <HAL_RCC_OscConfig+0xe0c>)
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	e01b      	b.n	8003e78 <HAL_RCC_OscConfig+0xd84>
 8003e40:	f107 0320 	add.w	r3, r7, #32
 8003e44:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003e48:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e4a:	f107 0320 	add.w	r3, r7, #32
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	fa93 f2a3 	rbit	r2, r3
 8003e54:	f107 031c 	add.w	r3, r7, #28
 8003e58:	601a      	str	r2, [r3, #0]
 8003e5a:	f107 0318 	add.w	r3, r7, #24
 8003e5e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003e62:	601a      	str	r2, [r3, #0]
 8003e64:	f107 0318 	add.w	r3, r7, #24
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	fa93 f2a3 	rbit	r2, r3
 8003e6e:	f107 0314 	add.w	r3, r7, #20
 8003e72:	601a      	str	r2, [r3, #0]
 8003e74:	4b22      	ldr	r3, [pc, #136]	; (8003f00 <HAL_RCC_OscConfig+0xe0c>)
 8003e76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e78:	f107 0210 	add.w	r2, r7, #16
 8003e7c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003e80:	6011      	str	r1, [r2, #0]
 8003e82:	f107 0210 	add.w	r2, r7, #16
 8003e86:	6812      	ldr	r2, [r2, #0]
 8003e88:	fa92 f1a2 	rbit	r1, r2
 8003e8c:	f107 020c 	add.w	r2, r7, #12
 8003e90:	6011      	str	r1, [r2, #0]
  return result;
 8003e92:	f107 020c 	add.w	r2, r7, #12
 8003e96:	6812      	ldr	r2, [r2, #0]
 8003e98:	fab2 f282 	clz	r2, r2
 8003e9c:	b2d2      	uxtb	r2, r2
 8003e9e:	f042 0220 	orr.w	r2, r2, #32
 8003ea2:	b2d2      	uxtb	r2, r2
 8003ea4:	f002 021f 	and.w	r2, r2, #31
 8003ea8:	2101      	movs	r1, #1
 8003eaa:	fa01 f202 	lsl.w	r2, r1, r2
 8003eae:	4013      	ands	r3, r2
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d19e      	bne.n	8003df2 <HAL_RCC_OscConfig+0xcfe>
 8003eb4:	e01e      	b.n	8003ef4 <HAL_RCC_OscConfig+0xe00>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003eb6:	1d3b      	adds	r3, r7, #4
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	69db      	ldr	r3, [r3, #28]
 8003ebc:	2b01      	cmp	r3, #1
 8003ebe:	d101      	bne.n	8003ec4 <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 8003ec0:	2301      	movs	r3, #1
 8003ec2:	e018      	b.n	8003ef6 <HAL_RCC_OscConfig+0xe02>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003ec4:	4b0e      	ldr	r3, [pc, #56]	; (8003f00 <HAL_RCC_OscConfig+0xe0c>)
 8003ec6:	685b      	ldr	r3, [r3, #4]
 8003ec8:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003ecc:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8003ed0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003ed4:	1d3b      	adds	r3, r7, #4
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	6a1b      	ldr	r3, [r3, #32]
 8003eda:	429a      	cmp	r2, r3
 8003edc:	d108      	bne.n	8003ef0 <HAL_RCC_OscConfig+0xdfc>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8003ede:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8003ee2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003ee6:	1d3b      	adds	r3, r7, #4
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003eec:	429a      	cmp	r2, r3
 8003eee:	d001      	beq.n	8003ef4 <HAL_RCC_OscConfig+0xe00>
#endif
        {
          return HAL_ERROR;
 8003ef0:	2301      	movs	r3, #1
 8003ef2:	e000      	b.n	8003ef6 <HAL_RCC_OscConfig+0xe02>
        }
      }
    }
  }

  return HAL_OK;
 8003ef4:	2300      	movs	r3, #0
}
 8003ef6:	4618      	mov	r0, r3
 8003ef8:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8003efc:	46bd      	mov	sp, r7
 8003efe:	bd80      	pop	{r7, pc}
 8003f00:	40021000 	.word	0x40021000

08003f04 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003f04:	b580      	push	{r7, lr}
 8003f06:	b09e      	sub	sp, #120	; 0x78
 8003f08:	af00      	add	r7, sp, #0
 8003f0a:	6078      	str	r0, [r7, #4]
 8003f0c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003f0e:	2300      	movs	r3, #0
 8003f10:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d101      	bne.n	8003f1c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003f18:	2301      	movs	r3, #1
 8003f1a:	e162      	b.n	80041e2 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003f1c:	4b90      	ldr	r3, [pc, #576]	; (8004160 <HAL_RCC_ClockConfig+0x25c>)
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	f003 0307 	and.w	r3, r3, #7
 8003f24:	683a      	ldr	r2, [r7, #0]
 8003f26:	429a      	cmp	r2, r3
 8003f28:	d910      	bls.n	8003f4c <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f2a:	4b8d      	ldr	r3, [pc, #564]	; (8004160 <HAL_RCC_ClockConfig+0x25c>)
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f023 0207 	bic.w	r2, r3, #7
 8003f32:	498b      	ldr	r1, [pc, #556]	; (8004160 <HAL_RCC_ClockConfig+0x25c>)
 8003f34:	683b      	ldr	r3, [r7, #0]
 8003f36:	4313      	orrs	r3, r2
 8003f38:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f3a:	4b89      	ldr	r3, [pc, #548]	; (8004160 <HAL_RCC_ClockConfig+0x25c>)
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	f003 0307 	and.w	r3, r3, #7
 8003f42:	683a      	ldr	r2, [r7, #0]
 8003f44:	429a      	cmp	r2, r3
 8003f46:	d001      	beq.n	8003f4c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003f48:	2301      	movs	r3, #1
 8003f4a:	e14a      	b.n	80041e2 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	f003 0302 	and.w	r3, r3, #2
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d008      	beq.n	8003f6a <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f58:	4b82      	ldr	r3, [pc, #520]	; (8004164 <HAL_RCC_ClockConfig+0x260>)
 8003f5a:	685b      	ldr	r3, [r3, #4]
 8003f5c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	689b      	ldr	r3, [r3, #8]
 8003f64:	497f      	ldr	r1, [pc, #508]	; (8004164 <HAL_RCC_ClockConfig+0x260>)
 8003f66:	4313      	orrs	r3, r2
 8003f68:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	f003 0301 	and.w	r3, r3, #1
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	f000 80dc 	beq.w	8004130 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	685b      	ldr	r3, [r3, #4]
 8003f7c:	2b01      	cmp	r3, #1
 8003f7e:	d13c      	bne.n	8003ffa <HAL_RCC_ClockConfig+0xf6>
 8003f80:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003f84:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f86:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003f88:	fa93 f3a3 	rbit	r3, r3
 8003f8c:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8003f8e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f90:	fab3 f383 	clz	r3, r3
 8003f94:	b2db      	uxtb	r3, r3
 8003f96:	095b      	lsrs	r3, r3, #5
 8003f98:	b2db      	uxtb	r3, r3
 8003f9a:	f043 0301 	orr.w	r3, r3, #1
 8003f9e:	b2db      	uxtb	r3, r3
 8003fa0:	2b01      	cmp	r3, #1
 8003fa2:	d102      	bne.n	8003faa <HAL_RCC_ClockConfig+0xa6>
 8003fa4:	4b6f      	ldr	r3, [pc, #444]	; (8004164 <HAL_RCC_ClockConfig+0x260>)
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	e00f      	b.n	8003fca <HAL_RCC_ClockConfig+0xc6>
 8003faa:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003fae:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fb0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003fb2:	fa93 f3a3 	rbit	r3, r3
 8003fb6:	667b      	str	r3, [r7, #100]	; 0x64
 8003fb8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003fbc:	663b      	str	r3, [r7, #96]	; 0x60
 8003fbe:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003fc0:	fa93 f3a3 	rbit	r3, r3
 8003fc4:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003fc6:	4b67      	ldr	r3, [pc, #412]	; (8004164 <HAL_RCC_ClockConfig+0x260>)
 8003fc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fca:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003fce:	65ba      	str	r2, [r7, #88]	; 0x58
 8003fd0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003fd2:	fa92 f2a2 	rbit	r2, r2
 8003fd6:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8003fd8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003fda:	fab2 f282 	clz	r2, r2
 8003fde:	b2d2      	uxtb	r2, r2
 8003fe0:	f042 0220 	orr.w	r2, r2, #32
 8003fe4:	b2d2      	uxtb	r2, r2
 8003fe6:	f002 021f 	and.w	r2, r2, #31
 8003fea:	2101      	movs	r1, #1
 8003fec:	fa01 f202 	lsl.w	r2, r1, r2
 8003ff0:	4013      	ands	r3, r2
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d17b      	bne.n	80040ee <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003ff6:	2301      	movs	r3, #1
 8003ff8:	e0f3      	b.n	80041e2 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	685b      	ldr	r3, [r3, #4]
 8003ffe:	2b02      	cmp	r3, #2
 8004000:	d13c      	bne.n	800407c <HAL_RCC_ClockConfig+0x178>
 8004002:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004006:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004008:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800400a:	fa93 f3a3 	rbit	r3, r3
 800400e:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8004010:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004012:	fab3 f383 	clz	r3, r3
 8004016:	b2db      	uxtb	r3, r3
 8004018:	095b      	lsrs	r3, r3, #5
 800401a:	b2db      	uxtb	r3, r3
 800401c:	f043 0301 	orr.w	r3, r3, #1
 8004020:	b2db      	uxtb	r3, r3
 8004022:	2b01      	cmp	r3, #1
 8004024:	d102      	bne.n	800402c <HAL_RCC_ClockConfig+0x128>
 8004026:	4b4f      	ldr	r3, [pc, #316]	; (8004164 <HAL_RCC_ClockConfig+0x260>)
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	e00f      	b.n	800404c <HAL_RCC_ClockConfig+0x148>
 800402c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004030:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004032:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004034:	fa93 f3a3 	rbit	r3, r3
 8004038:	647b      	str	r3, [r7, #68]	; 0x44
 800403a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800403e:	643b      	str	r3, [r7, #64]	; 0x40
 8004040:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004042:	fa93 f3a3 	rbit	r3, r3
 8004046:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004048:	4b46      	ldr	r3, [pc, #280]	; (8004164 <HAL_RCC_ClockConfig+0x260>)
 800404a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800404c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004050:	63ba      	str	r2, [r7, #56]	; 0x38
 8004052:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004054:	fa92 f2a2 	rbit	r2, r2
 8004058:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 800405a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800405c:	fab2 f282 	clz	r2, r2
 8004060:	b2d2      	uxtb	r2, r2
 8004062:	f042 0220 	orr.w	r2, r2, #32
 8004066:	b2d2      	uxtb	r2, r2
 8004068:	f002 021f 	and.w	r2, r2, #31
 800406c:	2101      	movs	r1, #1
 800406e:	fa01 f202 	lsl.w	r2, r1, r2
 8004072:	4013      	ands	r3, r2
 8004074:	2b00      	cmp	r3, #0
 8004076:	d13a      	bne.n	80040ee <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8004078:	2301      	movs	r3, #1
 800407a:	e0b2      	b.n	80041e2 <HAL_RCC_ClockConfig+0x2de>
 800407c:	2302      	movs	r3, #2
 800407e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004080:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004082:	fa93 f3a3 	rbit	r3, r3
 8004086:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8004088:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800408a:	fab3 f383 	clz	r3, r3
 800408e:	b2db      	uxtb	r3, r3
 8004090:	095b      	lsrs	r3, r3, #5
 8004092:	b2db      	uxtb	r3, r3
 8004094:	f043 0301 	orr.w	r3, r3, #1
 8004098:	b2db      	uxtb	r3, r3
 800409a:	2b01      	cmp	r3, #1
 800409c:	d102      	bne.n	80040a4 <HAL_RCC_ClockConfig+0x1a0>
 800409e:	4b31      	ldr	r3, [pc, #196]	; (8004164 <HAL_RCC_ClockConfig+0x260>)
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	e00d      	b.n	80040c0 <HAL_RCC_ClockConfig+0x1bc>
 80040a4:	2302      	movs	r3, #2
 80040a6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040aa:	fa93 f3a3 	rbit	r3, r3
 80040ae:	627b      	str	r3, [r7, #36]	; 0x24
 80040b0:	2302      	movs	r3, #2
 80040b2:	623b      	str	r3, [r7, #32]
 80040b4:	6a3b      	ldr	r3, [r7, #32]
 80040b6:	fa93 f3a3 	rbit	r3, r3
 80040ba:	61fb      	str	r3, [r7, #28]
 80040bc:	4b29      	ldr	r3, [pc, #164]	; (8004164 <HAL_RCC_ClockConfig+0x260>)
 80040be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040c0:	2202      	movs	r2, #2
 80040c2:	61ba      	str	r2, [r7, #24]
 80040c4:	69ba      	ldr	r2, [r7, #24]
 80040c6:	fa92 f2a2 	rbit	r2, r2
 80040ca:	617a      	str	r2, [r7, #20]
  return result;
 80040cc:	697a      	ldr	r2, [r7, #20]
 80040ce:	fab2 f282 	clz	r2, r2
 80040d2:	b2d2      	uxtb	r2, r2
 80040d4:	f042 0220 	orr.w	r2, r2, #32
 80040d8:	b2d2      	uxtb	r2, r2
 80040da:	f002 021f 	and.w	r2, r2, #31
 80040de:	2101      	movs	r1, #1
 80040e0:	fa01 f202 	lsl.w	r2, r1, r2
 80040e4:	4013      	ands	r3, r2
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d101      	bne.n	80040ee <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80040ea:	2301      	movs	r3, #1
 80040ec:	e079      	b.n	80041e2 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80040ee:	4b1d      	ldr	r3, [pc, #116]	; (8004164 <HAL_RCC_ClockConfig+0x260>)
 80040f0:	685b      	ldr	r3, [r3, #4]
 80040f2:	f023 0203 	bic.w	r2, r3, #3
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	685b      	ldr	r3, [r3, #4]
 80040fa:	491a      	ldr	r1, [pc, #104]	; (8004164 <HAL_RCC_ClockConfig+0x260>)
 80040fc:	4313      	orrs	r3, r2
 80040fe:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004100:	f7fe fb44 	bl	800278c <HAL_GetTick>
 8004104:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004106:	e00a      	b.n	800411e <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004108:	f7fe fb40 	bl	800278c <HAL_GetTick>
 800410c:	4602      	mov	r2, r0
 800410e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004110:	1ad3      	subs	r3, r2, r3
 8004112:	f241 3288 	movw	r2, #5000	; 0x1388
 8004116:	4293      	cmp	r3, r2
 8004118:	d901      	bls.n	800411e <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 800411a:	2303      	movs	r3, #3
 800411c:	e061      	b.n	80041e2 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800411e:	4b11      	ldr	r3, [pc, #68]	; (8004164 <HAL_RCC_ClockConfig+0x260>)
 8004120:	685b      	ldr	r3, [r3, #4]
 8004122:	f003 020c 	and.w	r2, r3, #12
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	685b      	ldr	r3, [r3, #4]
 800412a:	009b      	lsls	r3, r3, #2
 800412c:	429a      	cmp	r2, r3
 800412e:	d1eb      	bne.n	8004108 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004130:	4b0b      	ldr	r3, [pc, #44]	; (8004160 <HAL_RCC_ClockConfig+0x25c>)
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	f003 0307 	and.w	r3, r3, #7
 8004138:	683a      	ldr	r2, [r7, #0]
 800413a:	429a      	cmp	r2, r3
 800413c:	d214      	bcs.n	8004168 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800413e:	4b08      	ldr	r3, [pc, #32]	; (8004160 <HAL_RCC_ClockConfig+0x25c>)
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	f023 0207 	bic.w	r2, r3, #7
 8004146:	4906      	ldr	r1, [pc, #24]	; (8004160 <HAL_RCC_ClockConfig+0x25c>)
 8004148:	683b      	ldr	r3, [r7, #0]
 800414a:	4313      	orrs	r3, r2
 800414c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800414e:	4b04      	ldr	r3, [pc, #16]	; (8004160 <HAL_RCC_ClockConfig+0x25c>)
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	f003 0307 	and.w	r3, r3, #7
 8004156:	683a      	ldr	r2, [r7, #0]
 8004158:	429a      	cmp	r2, r3
 800415a:	d005      	beq.n	8004168 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 800415c:	2301      	movs	r3, #1
 800415e:	e040      	b.n	80041e2 <HAL_RCC_ClockConfig+0x2de>
 8004160:	40022000 	.word	0x40022000
 8004164:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	f003 0304 	and.w	r3, r3, #4
 8004170:	2b00      	cmp	r3, #0
 8004172:	d008      	beq.n	8004186 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004174:	4b1d      	ldr	r3, [pc, #116]	; (80041ec <HAL_RCC_ClockConfig+0x2e8>)
 8004176:	685b      	ldr	r3, [r3, #4]
 8004178:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	68db      	ldr	r3, [r3, #12]
 8004180:	491a      	ldr	r1, [pc, #104]	; (80041ec <HAL_RCC_ClockConfig+0x2e8>)
 8004182:	4313      	orrs	r3, r2
 8004184:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	f003 0308 	and.w	r3, r3, #8
 800418e:	2b00      	cmp	r3, #0
 8004190:	d009      	beq.n	80041a6 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004192:	4b16      	ldr	r3, [pc, #88]	; (80041ec <HAL_RCC_ClockConfig+0x2e8>)
 8004194:	685b      	ldr	r3, [r3, #4]
 8004196:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	691b      	ldr	r3, [r3, #16]
 800419e:	00db      	lsls	r3, r3, #3
 80041a0:	4912      	ldr	r1, [pc, #72]	; (80041ec <HAL_RCC_ClockConfig+0x2e8>)
 80041a2:	4313      	orrs	r3, r2
 80041a4:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80041a6:	f000 f829 	bl	80041fc <HAL_RCC_GetSysClockFreq>
 80041aa:	4601      	mov	r1, r0
 80041ac:	4b0f      	ldr	r3, [pc, #60]	; (80041ec <HAL_RCC_ClockConfig+0x2e8>)
 80041ae:	685b      	ldr	r3, [r3, #4]
 80041b0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80041b4:	22f0      	movs	r2, #240	; 0xf0
 80041b6:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041b8:	693a      	ldr	r2, [r7, #16]
 80041ba:	fa92 f2a2 	rbit	r2, r2
 80041be:	60fa      	str	r2, [r7, #12]
  return result;
 80041c0:	68fa      	ldr	r2, [r7, #12]
 80041c2:	fab2 f282 	clz	r2, r2
 80041c6:	b2d2      	uxtb	r2, r2
 80041c8:	40d3      	lsrs	r3, r2
 80041ca:	4a09      	ldr	r2, [pc, #36]	; (80041f0 <HAL_RCC_ClockConfig+0x2ec>)
 80041cc:	5cd3      	ldrb	r3, [r2, r3]
 80041ce:	fa21 f303 	lsr.w	r3, r1, r3
 80041d2:	4a08      	ldr	r2, [pc, #32]	; (80041f4 <HAL_RCC_ClockConfig+0x2f0>)
 80041d4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 80041d6:	4b08      	ldr	r3, [pc, #32]	; (80041f8 <HAL_RCC_ClockConfig+0x2f4>)
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	4618      	mov	r0, r3
 80041dc:	f7fe f8f2 	bl	80023c4 <HAL_InitTick>
  
  return HAL_OK;
 80041e0:	2300      	movs	r3, #0
}
 80041e2:	4618      	mov	r0, r3
 80041e4:	3778      	adds	r7, #120	; 0x78
 80041e6:	46bd      	mov	sp, r7
 80041e8:	bd80      	pop	{r7, pc}
 80041ea:	bf00      	nop
 80041ec:	40021000 	.word	0x40021000
 80041f0:	0800a734 	.word	0x0800a734
 80041f4:	200001e0 	.word	0x200001e0
 80041f8:	200001e4 	.word	0x200001e4

080041fc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80041fc:	b480      	push	{r7}
 80041fe:	b08b      	sub	sp, #44	; 0x2c
 8004200:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004202:	2300      	movs	r3, #0
 8004204:	61fb      	str	r3, [r7, #28]
 8004206:	2300      	movs	r3, #0
 8004208:	61bb      	str	r3, [r7, #24]
 800420a:	2300      	movs	r3, #0
 800420c:	627b      	str	r3, [r7, #36]	; 0x24
 800420e:	2300      	movs	r3, #0
 8004210:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8004212:	2300      	movs	r3, #0
 8004214:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8004216:	4b29      	ldr	r3, [pc, #164]	; (80042bc <HAL_RCC_GetSysClockFreq+0xc0>)
 8004218:	685b      	ldr	r3, [r3, #4]
 800421a:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800421c:	69fb      	ldr	r3, [r7, #28]
 800421e:	f003 030c 	and.w	r3, r3, #12
 8004222:	2b04      	cmp	r3, #4
 8004224:	d002      	beq.n	800422c <HAL_RCC_GetSysClockFreq+0x30>
 8004226:	2b08      	cmp	r3, #8
 8004228:	d003      	beq.n	8004232 <HAL_RCC_GetSysClockFreq+0x36>
 800422a:	e03c      	b.n	80042a6 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800422c:	4b24      	ldr	r3, [pc, #144]	; (80042c0 <HAL_RCC_GetSysClockFreq+0xc4>)
 800422e:	623b      	str	r3, [r7, #32]
      break;
 8004230:	e03c      	b.n	80042ac <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8004232:	69fb      	ldr	r3, [r7, #28]
 8004234:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8004238:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 800423c:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800423e:	68ba      	ldr	r2, [r7, #8]
 8004240:	fa92 f2a2 	rbit	r2, r2
 8004244:	607a      	str	r2, [r7, #4]
  return result;
 8004246:	687a      	ldr	r2, [r7, #4]
 8004248:	fab2 f282 	clz	r2, r2
 800424c:	b2d2      	uxtb	r2, r2
 800424e:	40d3      	lsrs	r3, r2
 8004250:	4a1c      	ldr	r2, [pc, #112]	; (80042c4 <HAL_RCC_GetSysClockFreq+0xc8>)
 8004252:	5cd3      	ldrb	r3, [r2, r3]
 8004254:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8004256:	4b19      	ldr	r3, [pc, #100]	; (80042bc <HAL_RCC_GetSysClockFreq+0xc0>)
 8004258:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800425a:	f003 030f 	and.w	r3, r3, #15
 800425e:	220f      	movs	r2, #15
 8004260:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004262:	693a      	ldr	r2, [r7, #16]
 8004264:	fa92 f2a2 	rbit	r2, r2
 8004268:	60fa      	str	r2, [r7, #12]
  return result;
 800426a:	68fa      	ldr	r2, [r7, #12]
 800426c:	fab2 f282 	clz	r2, r2
 8004270:	b2d2      	uxtb	r2, r2
 8004272:	40d3      	lsrs	r3, r2
 8004274:	4a14      	ldr	r2, [pc, #80]	; (80042c8 <HAL_RCC_GetSysClockFreq+0xcc>)
 8004276:	5cd3      	ldrb	r3, [r2, r3]
 8004278:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 800427a:	69fb      	ldr	r3, [r7, #28]
 800427c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004280:	2b00      	cmp	r3, #0
 8004282:	d008      	beq.n	8004296 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004284:	4a0e      	ldr	r2, [pc, #56]	; (80042c0 <HAL_RCC_GetSysClockFreq+0xc4>)
 8004286:	69bb      	ldr	r3, [r7, #24]
 8004288:	fbb2 f2f3 	udiv	r2, r2, r3
 800428c:	697b      	ldr	r3, [r7, #20]
 800428e:	fb02 f303 	mul.w	r3, r2, r3
 8004292:	627b      	str	r3, [r7, #36]	; 0x24
 8004294:	e004      	b.n	80042a0 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8004296:	697b      	ldr	r3, [r7, #20]
 8004298:	4a0c      	ldr	r2, [pc, #48]	; (80042cc <HAL_RCC_GetSysClockFreq+0xd0>)
 800429a:	fb02 f303 	mul.w	r3, r2, r3
 800429e:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 80042a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042a2:	623b      	str	r3, [r7, #32]
      break;
 80042a4:	e002      	b.n	80042ac <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80042a6:	4b06      	ldr	r3, [pc, #24]	; (80042c0 <HAL_RCC_GetSysClockFreq+0xc4>)
 80042a8:	623b      	str	r3, [r7, #32]
      break;
 80042aa:	bf00      	nop
    }
  }
  return sysclockfreq;
 80042ac:	6a3b      	ldr	r3, [r7, #32]
}
 80042ae:	4618      	mov	r0, r3
 80042b0:	372c      	adds	r7, #44	; 0x2c
 80042b2:	46bd      	mov	sp, r7
 80042b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b8:	4770      	bx	lr
 80042ba:	bf00      	nop
 80042bc:	40021000 	.word	0x40021000
 80042c0:	007a1200 	.word	0x007a1200
 80042c4:	0800a74c 	.word	0x0800a74c
 80042c8:	0800a75c 	.word	0x0800a75c
 80042cc:	003d0900 	.word	0x003d0900

080042d0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80042d0:	b480      	push	{r7}
 80042d2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80042d4:	4b03      	ldr	r3, [pc, #12]	; (80042e4 <HAL_RCC_GetHCLKFreq+0x14>)
 80042d6:	681b      	ldr	r3, [r3, #0]
}
 80042d8:	4618      	mov	r0, r3
 80042da:	46bd      	mov	sp, r7
 80042dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e0:	4770      	bx	lr
 80042e2:	bf00      	nop
 80042e4:	200001e0 	.word	0x200001e0

080042e8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80042e8:	b580      	push	{r7, lr}
 80042ea:	b082      	sub	sp, #8
 80042ec:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 80042ee:	f7ff ffef 	bl	80042d0 <HAL_RCC_GetHCLKFreq>
 80042f2:	4601      	mov	r1, r0
 80042f4:	4b0b      	ldr	r3, [pc, #44]	; (8004324 <HAL_RCC_GetPCLK2Freq+0x3c>)
 80042f6:	685b      	ldr	r3, [r3, #4]
 80042f8:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 80042fc:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8004300:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004302:	687a      	ldr	r2, [r7, #4]
 8004304:	fa92 f2a2 	rbit	r2, r2
 8004308:	603a      	str	r2, [r7, #0]
  return result;
 800430a:	683a      	ldr	r2, [r7, #0]
 800430c:	fab2 f282 	clz	r2, r2
 8004310:	b2d2      	uxtb	r2, r2
 8004312:	40d3      	lsrs	r3, r2
 8004314:	4a04      	ldr	r2, [pc, #16]	; (8004328 <HAL_RCC_GetPCLK2Freq+0x40>)
 8004316:	5cd3      	ldrb	r3, [r2, r3]
 8004318:	fa21 f303 	lsr.w	r3, r1, r3
} 
 800431c:	4618      	mov	r0, r3
 800431e:	3708      	adds	r7, #8
 8004320:	46bd      	mov	sp, r7
 8004322:	bd80      	pop	{r7, pc}
 8004324:	40021000 	.word	0x40021000
 8004328:	0800a744 	.word	0x0800a744

0800432c <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800432c:	b480      	push	{r7}
 800432e:	b083      	sub	sp, #12
 8004330:	af00      	add	r7, sp, #0
 8004332:	6078      	str	r0, [r7, #4]
 8004334:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	220f      	movs	r2, #15
 800433a:	601a      	str	r2, [r3, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800433c:	4b12      	ldr	r3, [pc, #72]	; (8004388 <HAL_RCC_GetClockConfig+0x5c>)
 800433e:	685b      	ldr	r3, [r3, #4]
 8004340:	f003 0203 	and.w	r2, r3, #3
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	605a      	str	r2, [r3, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 8004348:	4b0f      	ldr	r3, [pc, #60]	; (8004388 <HAL_RCC_GetClockConfig+0x5c>)
 800434a:	685b      	ldr	r3, [r3, #4]
 800434c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	609a      	str	r2, [r3, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 8004354:	4b0c      	ldr	r3, [pc, #48]	; (8004388 <HAL_RCC_GetClockConfig+0x5c>)
 8004356:	685b      	ldr	r3, [r3, #4]
 8004358:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	60da      	str	r2, [r3, #12]
  
  /* Get the APB2 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8004360:	4b09      	ldr	r3, [pc, #36]	; (8004388 <HAL_RCC_GetClockConfig+0x5c>)
 8004362:	685b      	ldr	r3, [r3, #4]
 8004364:	08db      	lsrs	r3, r3, #3
 8004366:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	611a      	str	r2, [r3, #16]
  
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 800436e:	4b07      	ldr	r3, [pc, #28]	; (800438c <HAL_RCC_GetClockConfig+0x60>)
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	f003 0207 	and.w	r2, r3, #7
 8004376:	683b      	ldr	r3, [r7, #0]
 8004378:	601a      	str	r2, [r3, #0]
}
 800437a:	bf00      	nop
 800437c:	370c      	adds	r7, #12
 800437e:	46bd      	mov	sp, r7
 8004380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004384:	4770      	bx	lr
 8004386:	bf00      	nop
 8004388:	40021000 	.word	0x40021000
 800438c:	40022000 	.word	0x40022000

08004390 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004390:	b580      	push	{r7, lr}
 8004392:	b092      	sub	sp, #72	; 0x48
 8004394:	af00      	add	r7, sp, #0
 8004396:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004398:	2300      	movs	r3, #0
 800439a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 800439c:	2300      	movs	r3, #0
 800439e:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 80043a0:	2300      	movs	r3, #0
 80043a2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	f000 80d4 	beq.w	800455c <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80043b4:	4b4e      	ldr	r3, [pc, #312]	; (80044f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80043b6:	69db      	ldr	r3, [r3, #28]
 80043b8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d10e      	bne.n	80043de <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80043c0:	4b4b      	ldr	r3, [pc, #300]	; (80044f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80043c2:	69db      	ldr	r3, [r3, #28]
 80043c4:	4a4a      	ldr	r2, [pc, #296]	; (80044f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80043c6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80043ca:	61d3      	str	r3, [r2, #28]
 80043cc:	4b48      	ldr	r3, [pc, #288]	; (80044f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80043ce:	69db      	ldr	r3, [r3, #28]
 80043d0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80043d4:	60bb      	str	r3, [r7, #8]
 80043d6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80043d8:	2301      	movs	r3, #1
 80043da:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043de:	4b45      	ldr	r3, [pc, #276]	; (80044f4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d118      	bne.n	800441c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80043ea:	4b42      	ldr	r3, [pc, #264]	; (80044f4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	4a41      	ldr	r2, [pc, #260]	; (80044f4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80043f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80043f4:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80043f6:	f7fe f9c9 	bl	800278c <HAL_GetTick>
 80043fa:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043fc:	e008      	b.n	8004410 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80043fe:	f7fe f9c5 	bl	800278c <HAL_GetTick>
 8004402:	4602      	mov	r2, r0
 8004404:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004406:	1ad3      	subs	r3, r2, r3
 8004408:	2b64      	cmp	r3, #100	; 0x64
 800440a:	d901      	bls.n	8004410 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 800440c:	2303      	movs	r3, #3
 800440e:	e169      	b.n	80046e4 <HAL_RCCEx_PeriphCLKConfig+0x354>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004410:	4b38      	ldr	r3, [pc, #224]	; (80044f4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004418:	2b00      	cmp	r3, #0
 800441a:	d0f0      	beq.n	80043fe <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800441c:	4b34      	ldr	r3, [pc, #208]	; (80044f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800441e:	6a1b      	ldr	r3, [r3, #32]
 8004420:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004424:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004426:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004428:	2b00      	cmp	r3, #0
 800442a:	f000 8084 	beq.w	8004536 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	685b      	ldr	r3, [r3, #4]
 8004432:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004436:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004438:	429a      	cmp	r2, r3
 800443a:	d07c      	beq.n	8004536 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800443c:	4b2c      	ldr	r3, [pc, #176]	; (80044f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800443e:	6a1b      	ldr	r3, [r3, #32]
 8004440:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004444:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004446:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800444a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800444c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800444e:	fa93 f3a3 	rbit	r3, r3
 8004452:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8004454:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004456:	fab3 f383 	clz	r3, r3
 800445a:	b2db      	uxtb	r3, r3
 800445c:	461a      	mov	r2, r3
 800445e:	4b26      	ldr	r3, [pc, #152]	; (80044f8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004460:	4413      	add	r3, r2
 8004462:	009b      	lsls	r3, r3, #2
 8004464:	461a      	mov	r2, r3
 8004466:	2301      	movs	r3, #1
 8004468:	6013      	str	r3, [r2, #0]
 800446a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800446e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004470:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004472:	fa93 f3a3 	rbit	r3, r3
 8004476:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8004478:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 800447a:	fab3 f383 	clz	r3, r3
 800447e:	b2db      	uxtb	r3, r3
 8004480:	461a      	mov	r2, r3
 8004482:	4b1d      	ldr	r3, [pc, #116]	; (80044f8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004484:	4413      	add	r3, r2
 8004486:	009b      	lsls	r3, r3, #2
 8004488:	461a      	mov	r2, r3
 800448a:	2300      	movs	r3, #0
 800448c:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800448e:	4a18      	ldr	r2, [pc, #96]	; (80044f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004490:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004492:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004494:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004496:	f003 0301 	and.w	r3, r3, #1
 800449a:	2b00      	cmp	r3, #0
 800449c:	d04b      	beq.n	8004536 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800449e:	f7fe f975 	bl	800278c <HAL_GetTick>
 80044a2:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80044a4:	e00a      	b.n	80044bc <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80044a6:	f7fe f971 	bl	800278c <HAL_GetTick>
 80044aa:	4602      	mov	r2, r0
 80044ac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80044ae:	1ad3      	subs	r3, r2, r3
 80044b0:	f241 3288 	movw	r2, #5000	; 0x1388
 80044b4:	4293      	cmp	r3, r2
 80044b6:	d901      	bls.n	80044bc <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 80044b8:	2303      	movs	r3, #3
 80044ba:	e113      	b.n	80046e4 <HAL_RCCEx_PeriphCLKConfig+0x354>
 80044bc:	2302      	movs	r3, #2
 80044be:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044c2:	fa93 f3a3 	rbit	r3, r3
 80044c6:	627b      	str	r3, [r7, #36]	; 0x24
 80044c8:	2302      	movs	r3, #2
 80044ca:	623b      	str	r3, [r7, #32]
 80044cc:	6a3b      	ldr	r3, [r7, #32]
 80044ce:	fa93 f3a3 	rbit	r3, r3
 80044d2:	61fb      	str	r3, [r7, #28]
  return result;
 80044d4:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80044d6:	fab3 f383 	clz	r3, r3
 80044da:	b2db      	uxtb	r3, r3
 80044dc:	095b      	lsrs	r3, r3, #5
 80044de:	b2db      	uxtb	r3, r3
 80044e0:	f043 0302 	orr.w	r3, r3, #2
 80044e4:	b2db      	uxtb	r3, r3
 80044e6:	2b02      	cmp	r3, #2
 80044e8:	d108      	bne.n	80044fc <HAL_RCCEx_PeriphCLKConfig+0x16c>
 80044ea:	4b01      	ldr	r3, [pc, #4]	; (80044f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80044ec:	6a1b      	ldr	r3, [r3, #32]
 80044ee:	e00d      	b.n	800450c <HAL_RCCEx_PeriphCLKConfig+0x17c>
 80044f0:	40021000 	.word	0x40021000
 80044f4:	40007000 	.word	0x40007000
 80044f8:	10908100 	.word	0x10908100
 80044fc:	2302      	movs	r3, #2
 80044fe:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004500:	69bb      	ldr	r3, [r7, #24]
 8004502:	fa93 f3a3 	rbit	r3, r3
 8004506:	617b      	str	r3, [r7, #20]
 8004508:	4b78      	ldr	r3, [pc, #480]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800450a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800450c:	2202      	movs	r2, #2
 800450e:	613a      	str	r2, [r7, #16]
 8004510:	693a      	ldr	r2, [r7, #16]
 8004512:	fa92 f2a2 	rbit	r2, r2
 8004516:	60fa      	str	r2, [r7, #12]
  return result;
 8004518:	68fa      	ldr	r2, [r7, #12]
 800451a:	fab2 f282 	clz	r2, r2
 800451e:	b2d2      	uxtb	r2, r2
 8004520:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004524:	b2d2      	uxtb	r2, r2
 8004526:	f002 021f 	and.w	r2, r2, #31
 800452a:	2101      	movs	r1, #1
 800452c:	fa01 f202 	lsl.w	r2, r1, r2
 8004530:	4013      	ands	r3, r2
 8004532:	2b00      	cmp	r3, #0
 8004534:	d0b7      	beq.n	80044a6 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8004536:	4b6d      	ldr	r3, [pc, #436]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004538:	6a1b      	ldr	r3, [r3, #32]
 800453a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	685b      	ldr	r3, [r3, #4]
 8004542:	496a      	ldr	r1, [pc, #424]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004544:	4313      	orrs	r3, r2
 8004546:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004548:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800454c:	2b01      	cmp	r3, #1
 800454e:	d105      	bne.n	800455c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004550:	4b66      	ldr	r3, [pc, #408]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004552:	69db      	ldr	r3, [r3, #28]
 8004554:	4a65      	ldr	r2, [pc, #404]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004556:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800455a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	f003 0301 	and.w	r3, r3, #1
 8004564:	2b00      	cmp	r3, #0
 8004566:	d008      	beq.n	800457a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004568:	4b60      	ldr	r3, [pc, #384]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800456a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800456c:	f023 0203 	bic.w	r2, r3, #3
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	689b      	ldr	r3, [r3, #8]
 8004574:	495d      	ldr	r1, [pc, #372]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004576:	4313      	orrs	r3, r2
 8004578:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	f003 0302 	and.w	r3, r3, #2
 8004582:	2b00      	cmp	r3, #0
 8004584:	d008      	beq.n	8004598 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004586:	4b59      	ldr	r3, [pc, #356]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004588:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800458a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	68db      	ldr	r3, [r3, #12]
 8004592:	4956      	ldr	r1, [pc, #344]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004594:	4313      	orrs	r3, r2
 8004596:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	f003 0304 	and.w	r3, r3, #4
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d008      	beq.n	80045b6 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80045a4:	4b51      	ldr	r3, [pc, #324]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80045a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045a8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	691b      	ldr	r3, [r3, #16]
 80045b0:	494e      	ldr	r1, [pc, #312]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80045b2:	4313      	orrs	r3, r2
 80045b4:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f003 0320 	and.w	r3, r3, #32
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d008      	beq.n	80045d4 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80045c2:	4b4a      	ldr	r3, [pc, #296]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80045c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045c6:	f023 0210 	bic.w	r2, r3, #16
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	69db      	ldr	r3, [r3, #28]
 80045ce:	4947      	ldr	r1, [pc, #284]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80045d0:	4313      	orrs	r3, r2
 80045d2:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d008      	beq.n	80045f2 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 80045e0:	4b42      	ldr	r3, [pc, #264]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80045e2:	685b      	ldr	r3, [r3, #4]
 80045e4:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045ec:	493f      	ldr	r1, [pc, #252]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80045ee:	4313      	orrs	r3, r2
 80045f0:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d008      	beq.n	8004610 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80045fe:	4b3b      	ldr	r3, [pc, #236]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004600:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004602:	f023 0220 	bic.w	r2, r3, #32
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	6a1b      	ldr	r3, [r3, #32]
 800460a:	4938      	ldr	r1, [pc, #224]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800460c:	4313      	orrs	r3, r2
 800460e:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	f003 0308 	and.w	r3, r3, #8
 8004618:	2b00      	cmp	r3, #0
 800461a:	d008      	beq.n	800462e <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800461c:	4b33      	ldr	r3, [pc, #204]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800461e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004620:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	695b      	ldr	r3, [r3, #20]
 8004628:	4930      	ldr	r1, [pc, #192]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800462a:	4313      	orrs	r3, r2
 800462c:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	f003 0310 	and.w	r3, r3, #16
 8004636:	2b00      	cmp	r3, #0
 8004638:	d008      	beq.n	800464c <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800463a:	4b2c      	ldr	r3, [pc, #176]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800463c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800463e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	699b      	ldr	r3, [r3, #24]
 8004646:	4929      	ldr	r1, [pc, #164]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004648:	4313      	orrs	r3, r2
 800464a:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004654:	2b00      	cmp	r3, #0
 8004656:	d008      	beq.n	800466a <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004658:	4b24      	ldr	r3, [pc, #144]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800465a:	685b      	ldr	r3, [r3, #4]
 800465c:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004664:	4921      	ldr	r1, [pc, #132]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004666:	4313      	orrs	r3, r2
 8004668:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004672:	2b00      	cmp	r3, #0
 8004674:	d008      	beq.n	8004688 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004676:	4b1d      	ldr	r3, [pc, #116]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004678:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800467a:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004682:	491a      	ldr	r1, [pc, #104]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004684:	4313      	orrs	r3, r2
 8004686:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004690:	2b00      	cmp	r3, #0
 8004692:	d008      	beq.n	80046a6 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8004694:	4b15      	ldr	r3, [pc, #84]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004696:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004698:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046a0:	4912      	ldr	r1, [pc, #72]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80046a2:	4313      	orrs	r3, r2
 80046a4:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d008      	beq.n	80046c4 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80046b2:	4b0e      	ldr	r3, [pc, #56]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80046b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046b6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046be:	490b      	ldr	r1, [pc, #44]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80046c0:	4313      	orrs	r3, r2
 80046c2:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d008      	beq.n	80046e2 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 80046d0:	4b06      	ldr	r3, [pc, #24]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80046d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046d4:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80046dc:	4903      	ldr	r1, [pc, #12]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80046de:	4313      	orrs	r3, r2
 80046e0:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80046e2:	2300      	movs	r3, #0
}
 80046e4:	4618      	mov	r0, r3
 80046e6:	3748      	adds	r7, #72	; 0x48
 80046e8:	46bd      	mov	sp, r7
 80046ea:	bd80      	pop	{r7, pc}
 80046ec:	40021000 	.word	0x40021000

080046f0 <HAL_RTC_Init>:
  *         in the RTC_InitTypeDef structure and initialize the associated handle.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80046f0:	b580      	push	{r7, lr}
 80046f2:	b082      	sub	sp, #8
 80046f4:	af00      	add	r7, sp, #0
 80046f6:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if (hrtc == NULL)
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d101      	bne.n	8004702 <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 80046fe:	2301      	movs	r3, #1
 8004700:	e083      	b.n	800480a <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	7f5b      	ldrb	r3, [r3, #29]
 8004706:	b2db      	uxtb	r3, r3
 8004708:	2b00      	cmp	r3, #0
 800470a:	d105      	bne.n	8004718 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	2200      	movs	r2, #0
 8004710:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8004712:	6878      	ldr	r0, [r7, #4]
 8004714:	f7fd fdaa 	bl	800226c <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	2202      	movs	r2, #2
 800471c:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	22ca      	movs	r2, #202	; 0xca
 8004724:	625a      	str	r2, [r3, #36]	; 0x24
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	2253      	movs	r2, #83	; 0x53
 800472c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800472e:	6878      	ldr	r0, [r7, #4]
 8004730:	f000 faa8 	bl	8004c84 <RTC_EnterInitMode>
 8004734:	4603      	mov	r3, r0
 8004736:	2b00      	cmp	r3, #0
 8004738:	d008      	beq.n	800474c <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	22ff      	movs	r2, #255	; 0xff
 8004740:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	2204      	movs	r2, #4
 8004746:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 8004748:	2301      	movs	r3, #1
 800474a:	e05e      	b.n	800480a <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	689b      	ldr	r3, [r3, #8]
 8004752:	687a      	ldr	r2, [r7, #4]
 8004754:	6812      	ldr	r2, [r2, #0]
 8004756:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800475a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800475e:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	6899      	ldr	r1, [r3, #8]
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	685a      	ldr	r2, [r3, #4]
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	691b      	ldr	r3, [r3, #16]
 800476e:	431a      	orrs	r2, r3
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	695b      	ldr	r3, [r3, #20]
 8004774:	431a      	orrs	r2, r3
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	430a      	orrs	r2, r1
 800477c:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	687a      	ldr	r2, [r7, #4]
 8004784:	68d2      	ldr	r2, [r2, #12]
 8004786:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	6919      	ldr	r1, [r3, #16]
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	689b      	ldr	r3, [r3, #8]
 8004792:	041a      	lsls	r2, r3, #16
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	430a      	orrs	r2, r1
 800479a:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	68da      	ldr	r2, [r3, #12]
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80047aa:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	689b      	ldr	r3, [r3, #8]
 80047b2:	f003 0320 	and.w	r3, r3, #32
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d10e      	bne.n	80047d8 <HAL_RTC_Init+0xe8>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80047ba:	6878      	ldr	r0, [r7, #4]
 80047bc:	f000 fa3a 	bl	8004c34 <HAL_RTC_WaitForSynchro>
 80047c0:	4603      	mov	r3, r0
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d008      	beq.n	80047d8 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	22ff      	movs	r2, #255	; 0xff
 80047cc:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	2204      	movs	r2, #4
 80047d2:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 80047d4:	2301      	movs	r3, #1
 80047d6:	e018      	b.n	800480a <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80047e6:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	699a      	ldr	r2, [r3, #24]
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	430a      	orrs	r2, r1
 80047f8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	22ff      	movs	r2, #255	; 0xff
 8004800:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	2201      	movs	r2, #1
 8004806:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 8004808:	2300      	movs	r3, #0
  }
}
 800480a:	4618      	mov	r0, r3
 800480c:	3708      	adds	r7, #8
 800480e:	46bd      	mov	sp, r7
 8004810:	bd80      	pop	{r7, pc}

08004812 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8004812:	b590      	push	{r4, r7, lr}
 8004814:	b087      	sub	sp, #28
 8004816:	af00      	add	r7, sp, #0
 8004818:	60f8      	str	r0, [r7, #12]
 800481a:	60b9      	str	r1, [r7, #8]
 800481c:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800481e:	2300      	movs	r3, #0
 8004820:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	7f1b      	ldrb	r3, [r3, #28]
 8004826:	2b01      	cmp	r3, #1
 8004828:	d101      	bne.n	800482e <HAL_RTC_SetTime+0x1c>
 800482a:	2302      	movs	r3, #2
 800482c:	e0aa      	b.n	8004984 <HAL_RTC_SetTime+0x172>
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	2201      	movs	r2, #1
 8004832:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	2202      	movs	r2, #2
 8004838:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	2b00      	cmp	r3, #0
 800483e:	d126      	bne.n	800488e <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	689b      	ldr	r3, [r3, #8]
 8004846:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800484a:	2b00      	cmp	r3, #0
 800484c:	d102      	bne.n	8004854 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800484e:	68bb      	ldr	r3, [r7, #8]
 8004850:	2200      	movs	r2, #0
 8004852:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8004854:	68bb      	ldr	r3, [r7, #8]
 8004856:	781b      	ldrb	r3, [r3, #0]
 8004858:	4618      	mov	r0, r3
 800485a:	f000 fa3f 	bl	8004cdc <RTC_ByteToBcd2>
 800485e:	4603      	mov	r3, r0
 8004860:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8004862:	68bb      	ldr	r3, [r7, #8]
 8004864:	785b      	ldrb	r3, [r3, #1]
 8004866:	4618      	mov	r0, r3
 8004868:	f000 fa38 	bl	8004cdc <RTC_ByteToBcd2>
 800486c:	4603      	mov	r3, r0
 800486e:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8004870:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 8004872:	68bb      	ldr	r3, [r7, #8]
 8004874:	789b      	ldrb	r3, [r3, #2]
 8004876:	4618      	mov	r0, r3
 8004878:	f000 fa30 	bl	8004cdc <RTC_ByteToBcd2>
 800487c:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800487e:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 8004882:	68bb      	ldr	r3, [r7, #8]
 8004884:	78db      	ldrb	r3, [r3, #3]
 8004886:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8004888:	4313      	orrs	r3, r2
 800488a:	617b      	str	r3, [r7, #20]
 800488c:	e018      	b.n	80048c0 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	689b      	ldr	r3, [r3, #8]
 8004894:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004898:	2b00      	cmp	r3, #0
 800489a:	d102      	bne.n	80048a2 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800489c:	68bb      	ldr	r3, [r7, #8]
 800489e:	2200      	movs	r2, #0
 80048a0:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 80048a2:	68bb      	ldr	r3, [r7, #8]
 80048a4:	781b      	ldrb	r3, [r3, #0]
 80048a6:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 80048a8:	68bb      	ldr	r3, [r7, #8]
 80048aa:	785b      	ldrb	r3, [r3, #1]
 80048ac:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 80048ae:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 80048b0:	68ba      	ldr	r2, [r7, #8]
 80048b2:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 80048b4:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 80048b6:	68bb      	ldr	r3, [r7, #8]
 80048b8:	78db      	ldrb	r3, [r3, #3]
 80048ba:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 80048bc:	4313      	orrs	r3, r2
 80048be:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	22ca      	movs	r2, #202	; 0xca
 80048c6:	625a      	str	r2, [r3, #36]	; 0x24
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	2253      	movs	r2, #83	; 0x53
 80048ce:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80048d0:	68f8      	ldr	r0, [r7, #12]
 80048d2:	f000 f9d7 	bl	8004c84 <RTC_EnterInitMode>
 80048d6:	4603      	mov	r3, r0
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d00b      	beq.n	80048f4 <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	22ff      	movs	r2, #255	; 0xff
 80048e2:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	2204      	movs	r2, #4
 80048e8:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	2200      	movs	r2, #0
 80048ee:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 80048f0:	2301      	movs	r3, #1
 80048f2:	e047      	b.n	8004984 <HAL_RTC_SetTime+0x172>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	681a      	ldr	r2, [r3, #0]
 80048f8:	697b      	ldr	r3, [r7, #20]
 80048fa:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 80048fe:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8004902:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BCK);
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	689a      	ldr	r2, [r3, #8]
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004912:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	6899      	ldr	r1, [r3, #8]
 800491a:	68bb      	ldr	r3, [r7, #8]
 800491c:	68da      	ldr	r2, [r3, #12]
 800491e:	68bb      	ldr	r3, [r7, #8]
 8004920:	691b      	ldr	r3, [r3, #16]
 8004922:	431a      	orrs	r2, r3
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	430a      	orrs	r2, r1
 800492a:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	68da      	ldr	r2, [r3, #12]
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800493a:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0U, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	689b      	ldr	r3, [r3, #8]
 8004942:	f003 0320 	and.w	r3, r3, #32
 8004946:	2b00      	cmp	r3, #0
 8004948:	d111      	bne.n	800496e <HAL_RTC_SetTime+0x15c>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800494a:	68f8      	ldr	r0, [r7, #12]
 800494c:	f000 f972 	bl	8004c34 <HAL_RTC_WaitForSynchro>
 8004950:	4603      	mov	r3, r0
 8004952:	2b00      	cmp	r3, #0
 8004954:	d00b      	beq.n	800496e <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	22ff      	movs	r2, #255	; 0xff
 800495c:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	2204      	movs	r2, #4
 8004962:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	2200      	movs	r2, #0
 8004968:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 800496a:	2301      	movs	r3, #1
 800496c:	e00a      	b.n	8004984 <HAL_RTC_SetTime+0x172>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	22ff      	movs	r2, #255	; 0xff
 8004974:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY;
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	2201      	movs	r2, #1
 800497a:	775a      	strb	r2, [r3, #29]

    __HAL_UNLOCK(hrtc);
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	2200      	movs	r2, #0
 8004980:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 8004982:	2300      	movs	r3, #0
  }
}
 8004984:	4618      	mov	r0, r3
 8004986:	371c      	adds	r7, #28
 8004988:	46bd      	mov	sp, r7
 800498a:	bd90      	pop	{r4, r7, pc}

0800498c <HAL_RTC_GetTime>:
  * @note   Call HAL_RTC_GetDate() after HAL_RTC_GetTime() to unlock the values
  *         in the higher-order calendar shadow registers.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800498c:	b580      	push	{r7, lr}
 800498e:	b086      	sub	sp, #24
 8004990:	af00      	add	r7, sp, #0
 8004992:	60f8      	str	r0, [r7, #12]
 8004994:	60b9      	str	r1, [r7, #8]
 8004996:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8004998:	2300      	movs	r3, #0
 800499a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80049a2:	68bb      	ldr	r3, [r7, #8]
 80049a4:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	691b      	ldr	r3, [r3, #16]
 80049ac:	f3c3 020e 	ubfx	r2, r3, #0, #15
 80049b0:	68bb      	ldr	r3, [r7, #8]
 80049b2:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 80049be:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80049c2:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 80049c4:	697b      	ldr	r3, [r7, #20]
 80049c6:	0c1b      	lsrs	r3, r3, #16
 80049c8:	b2db      	uxtb	r3, r3
 80049ca:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80049ce:	b2da      	uxtb	r2, r3
 80049d0:	68bb      	ldr	r3, [r7, #8]
 80049d2:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 80049d4:	697b      	ldr	r3, [r7, #20]
 80049d6:	0a1b      	lsrs	r3, r3, #8
 80049d8:	b2db      	uxtb	r3, r3
 80049da:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80049de:	b2da      	uxtb	r2, r3
 80049e0:	68bb      	ldr	r3, [r7, #8]
 80049e2:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 80049e4:	697b      	ldr	r3, [r7, #20]
 80049e6:	b2db      	uxtb	r3, r3
 80049e8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80049ec:	b2da      	uxtb	r2, r3
 80049ee:	68bb      	ldr	r3, [r7, #8]
 80049f0:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 80049f2:	697b      	ldr	r3, [r7, #20]
 80049f4:	0c1b      	lsrs	r3, r3, #16
 80049f6:	b2db      	uxtb	r3, r3
 80049f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049fc:	b2da      	uxtb	r2, r3
 80049fe:	68bb      	ldr	r3, [r7, #8]
 8004a00:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d11a      	bne.n	8004a3e <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8004a08:	68bb      	ldr	r3, [r7, #8]
 8004a0a:	781b      	ldrb	r3, [r3, #0]
 8004a0c:	4618      	mov	r0, r3
 8004a0e:	f000 f983 	bl	8004d18 <RTC_Bcd2ToByte>
 8004a12:	4603      	mov	r3, r0
 8004a14:	461a      	mov	r2, r3
 8004a16:	68bb      	ldr	r3, [r7, #8]
 8004a18:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8004a1a:	68bb      	ldr	r3, [r7, #8]
 8004a1c:	785b      	ldrb	r3, [r3, #1]
 8004a1e:	4618      	mov	r0, r3
 8004a20:	f000 f97a 	bl	8004d18 <RTC_Bcd2ToByte>
 8004a24:	4603      	mov	r3, r0
 8004a26:	461a      	mov	r2, r3
 8004a28:	68bb      	ldr	r3, [r7, #8]
 8004a2a:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8004a2c:	68bb      	ldr	r3, [r7, #8]
 8004a2e:	789b      	ldrb	r3, [r3, #2]
 8004a30:	4618      	mov	r0, r3
 8004a32:	f000 f971 	bl	8004d18 <RTC_Bcd2ToByte>
 8004a36:	4603      	mov	r3, r0
 8004a38:	461a      	mov	r2, r3
 8004a3a:	68bb      	ldr	r3, [r7, #8]
 8004a3c:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8004a3e:	2300      	movs	r3, #0
}
 8004a40:	4618      	mov	r0, r3
 8004a42:	3718      	adds	r7, #24
 8004a44:	46bd      	mov	sp, r7
 8004a46:	bd80      	pop	{r7, pc}

08004a48 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8004a48:	b590      	push	{r4, r7, lr}
 8004a4a:	b087      	sub	sp, #28
 8004a4c:	af00      	add	r7, sp, #0
 8004a4e:	60f8      	str	r0, [r7, #12]
 8004a50:	60b9      	str	r1, [r7, #8]
 8004a52:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8004a54:	2300      	movs	r3, #0
 8004a56:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	7f1b      	ldrb	r3, [r3, #28]
 8004a5c:	2b01      	cmp	r3, #1
 8004a5e:	d101      	bne.n	8004a64 <HAL_RTC_SetDate+0x1c>
 8004a60:	2302      	movs	r3, #2
 8004a62:	e094      	b.n	8004b8e <HAL_RTC_SetDate+0x146>
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	2201      	movs	r2, #1
 8004a68:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	2202      	movs	r2, #2
 8004a6e:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d10e      	bne.n	8004a94 <HAL_RTC_SetDate+0x4c>
 8004a76:	68bb      	ldr	r3, [r7, #8]
 8004a78:	785b      	ldrb	r3, [r3, #1]
 8004a7a:	f003 0310 	and.w	r3, r3, #16
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d008      	beq.n	8004a94 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8004a82:	68bb      	ldr	r3, [r7, #8]
 8004a84:	785b      	ldrb	r3, [r3, #1]
 8004a86:	f023 0310 	bic.w	r3, r3, #16
 8004a8a:	b2db      	uxtb	r3, r3
 8004a8c:	330a      	adds	r3, #10
 8004a8e:	b2da      	uxtb	r2, r3
 8004a90:	68bb      	ldr	r3, [r7, #8]
 8004a92:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d11c      	bne.n	8004ad4 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8004a9a:	68bb      	ldr	r3, [r7, #8]
 8004a9c:	78db      	ldrb	r3, [r3, #3]
 8004a9e:	4618      	mov	r0, r3
 8004aa0:	f000 f91c 	bl	8004cdc <RTC_ByteToBcd2>
 8004aa4:	4603      	mov	r3, r0
 8004aa6:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8004aa8:	68bb      	ldr	r3, [r7, #8]
 8004aaa:	785b      	ldrb	r3, [r3, #1]
 8004aac:	4618      	mov	r0, r3
 8004aae:	f000 f915 	bl	8004cdc <RTC_ByteToBcd2>
 8004ab2:	4603      	mov	r3, r0
 8004ab4:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8004ab6:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8004ab8:	68bb      	ldr	r3, [r7, #8]
 8004aba:	789b      	ldrb	r3, [r3, #2]
 8004abc:	4618      	mov	r0, r3
 8004abe:	f000 f90d 	bl	8004cdc <RTC_ByteToBcd2>
 8004ac2:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8004ac4:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << 13U));
 8004ac8:	68bb      	ldr	r3, [r7, #8]
 8004aca:	781b      	ldrb	r3, [r3, #0]
 8004acc:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8004ace:	4313      	orrs	r3, r2
 8004ad0:	617b      	str	r3, [r7, #20]
 8004ad2:	e00e      	b.n	8004af2 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8004ad4:	68bb      	ldr	r3, [r7, #8]
 8004ad6:	78db      	ldrb	r3, [r3, #3]
 8004ad8:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 8004ada:	68bb      	ldr	r3, [r7, #8]
 8004adc:	785b      	ldrb	r3, [r3, #1]
 8004ade:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8004ae0:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 8004ae2:	68ba      	ldr	r2, [r7, #8]
 8004ae4:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 8004ae6:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 8004ae8:	68bb      	ldr	r3, [r7, #8]
 8004aea:	781b      	ldrb	r3, [r3, #0]
 8004aec:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8004aee:	4313      	orrs	r3, r2
 8004af0:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	22ca      	movs	r2, #202	; 0xca
 8004af8:	625a      	str	r2, [r3, #36]	; 0x24
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	2253      	movs	r2, #83	; 0x53
 8004b00:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8004b02:	68f8      	ldr	r0, [r7, #12]
 8004b04:	f000 f8be 	bl	8004c84 <RTC_EnterInitMode>
 8004b08:	4603      	mov	r3, r0
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d00b      	beq.n	8004b26 <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	22ff      	movs	r2, #255	; 0xff
 8004b14:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	2204      	movs	r2, #4
 8004b1a:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	2200      	movs	r2, #0
 8004b20:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8004b22:	2301      	movs	r3, #1
 8004b24:	e033      	b.n	8004b8e <HAL_RTC_SetDate+0x146>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	681a      	ldr	r2, [r3, #0]
 8004b2a:	697b      	ldr	r3, [r7, #20]
 8004b2c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8004b30:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8004b34:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	68da      	ldr	r2, [r3, #12]
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004b44:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0U, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	689b      	ldr	r3, [r3, #8]
 8004b4c:	f003 0320 	and.w	r3, r3, #32
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d111      	bne.n	8004b78 <HAL_RTC_SetDate+0x130>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004b54:	68f8      	ldr	r0, [r7, #12]
 8004b56:	f000 f86d 	bl	8004c34 <HAL_RTC_WaitForSynchro>
 8004b5a:	4603      	mov	r3, r0
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d00b      	beq.n	8004b78 <HAL_RTC_SetDate+0x130>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	22ff      	movs	r2, #255	; 0xff
 8004b66:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	2204      	movs	r2, #4
 8004b6c:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	2200      	movs	r2, #0
 8004b72:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8004b74:	2301      	movs	r3, #1
 8004b76:	e00a      	b.n	8004b8e <HAL_RTC_SetDate+0x146>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	22ff      	movs	r2, #255	; 0xff
 8004b7e:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	2201      	movs	r2, #1
 8004b84:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	2200      	movs	r2, #0
 8004b8a:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 8004b8c:	2300      	movs	r3, #0
  }
}
 8004b8e:	4618      	mov	r0, r3
 8004b90:	371c      	adds	r7, #28
 8004b92:	46bd      	mov	sp, r7
 8004b94:	bd90      	pop	{r4, r7, pc}

08004b96 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN :  Binary data format
  *            @arg RTC_FORMAT_BCD :  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8004b96:	b580      	push	{r7, lr}
 8004b98:	b086      	sub	sp, #24
 8004b9a:	af00      	add	r7, sp, #0
 8004b9c:	60f8      	str	r0, [r7, #12]
 8004b9e:	60b9      	str	r1, [r7, #8]
 8004ba0:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8004ba2:	2300      	movs	r3, #0
 8004ba4:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	685b      	ldr	r3, [r3, #4]
 8004bac:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8004bb0:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8004bb4:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 8004bb6:	697b      	ldr	r3, [r7, #20]
 8004bb8:	0c1b      	lsrs	r3, r3, #16
 8004bba:	b2da      	uxtb	r2, r3
 8004bbc:	68bb      	ldr	r3, [r7, #8]
 8004bbe:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 8004bc0:	697b      	ldr	r3, [r7, #20]
 8004bc2:	0a1b      	lsrs	r3, r3, #8
 8004bc4:	b2db      	uxtb	r3, r3
 8004bc6:	f003 031f 	and.w	r3, r3, #31
 8004bca:	b2da      	uxtb	r2, r3
 8004bcc:	68bb      	ldr	r3, [r7, #8]
 8004bce:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8004bd0:	697b      	ldr	r3, [r7, #20]
 8004bd2:	b2db      	uxtb	r3, r3
 8004bd4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004bd8:	b2da      	uxtb	r2, r3
 8004bda:	68bb      	ldr	r3, [r7, #8]
 8004bdc:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 8004bde:	697b      	ldr	r3, [r7, #20]
 8004be0:	0b5b      	lsrs	r3, r3, #13
 8004be2:	b2db      	uxtb	r3, r3
 8004be4:	f003 0307 	and.w	r3, r3, #7
 8004be8:	b2da      	uxtb	r2, r3
 8004bea:	68bb      	ldr	r3, [r7, #8]
 8004bec:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d11a      	bne.n	8004c2a <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8004bf4:	68bb      	ldr	r3, [r7, #8]
 8004bf6:	78db      	ldrb	r3, [r3, #3]
 8004bf8:	4618      	mov	r0, r3
 8004bfa:	f000 f88d 	bl	8004d18 <RTC_Bcd2ToByte>
 8004bfe:	4603      	mov	r3, r0
 8004c00:	461a      	mov	r2, r3
 8004c02:	68bb      	ldr	r3, [r7, #8]
 8004c04:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8004c06:	68bb      	ldr	r3, [r7, #8]
 8004c08:	785b      	ldrb	r3, [r3, #1]
 8004c0a:	4618      	mov	r0, r3
 8004c0c:	f000 f884 	bl	8004d18 <RTC_Bcd2ToByte>
 8004c10:	4603      	mov	r3, r0
 8004c12:	461a      	mov	r2, r3
 8004c14:	68bb      	ldr	r3, [r7, #8]
 8004c16:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8004c18:	68bb      	ldr	r3, [r7, #8]
 8004c1a:	789b      	ldrb	r3, [r3, #2]
 8004c1c:	4618      	mov	r0, r3
 8004c1e:	f000 f87b 	bl	8004d18 <RTC_Bcd2ToByte>
 8004c22:	4603      	mov	r3, r0
 8004c24:	461a      	mov	r2, r3
 8004c26:	68bb      	ldr	r3, [r7, #8]
 8004c28:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8004c2a:	2300      	movs	r3, #0
}
 8004c2c:	4618      	mov	r0, r3
 8004c2e:	3718      	adds	r7, #24
 8004c30:	46bd      	mov	sp, r7
 8004c32:	bd80      	pop	{r7, pc}

08004c34 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8004c34:	b580      	push	{r7, lr}
 8004c36:	b084      	sub	sp, #16
 8004c38:	af00      	add	r7, sp, #0
 8004c3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004c3c:	2300      	movs	r3, #0
 8004c3e:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	68da      	ldr	r2, [r3, #12]
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004c4e:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8004c50:	f7fd fd9c 	bl	800278c <HAL_GetTick>
 8004c54:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8004c56:	e009      	b.n	8004c6c <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8004c58:	f7fd fd98 	bl	800278c <HAL_GetTick>
 8004c5c:	4602      	mov	r2, r0
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	1ad3      	subs	r3, r2, r3
 8004c62:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004c66:	d901      	bls.n	8004c6c <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8004c68:	2303      	movs	r3, #3
 8004c6a:	e007      	b.n	8004c7c <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	68db      	ldr	r3, [r3, #12]
 8004c72:	f003 0320 	and.w	r3, r3, #32
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d0ee      	beq.n	8004c58 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8004c7a:	2300      	movs	r3, #0
}
 8004c7c:	4618      	mov	r0, r3
 8004c7e:	3710      	adds	r7, #16
 8004c80:	46bd      	mov	sp, r7
 8004c82:	bd80      	pop	{r7, pc}

08004c84 <RTC_EnterInitMode>:
  * @retval An ErrorStatus enumeration value:
  *          - HAL_OK : RTC is in Init mode
  *          - HAL_TIMEOUT : RTC is not in Init mode and in Timeout
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8004c84:	b580      	push	{r7, lr}
 8004c86:	b084      	sub	sp, #16
 8004c88:	af00      	add	r7, sp, #0
 8004c8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004c8c:	2300      	movs	r3, #0
 8004c8e:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	68db      	ldr	r3, [r3, #12]
 8004c96:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d119      	bne.n	8004cd2 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	f04f 32ff 	mov.w	r2, #4294967295
 8004ca6:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8004ca8:	f7fd fd70 	bl	800278c <HAL_GetTick>
 8004cac:	60f8      	str	r0, [r7, #12]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8004cae:	e009      	b.n	8004cc4 <RTC_EnterInitMode+0x40>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8004cb0:	f7fd fd6c 	bl	800278c <HAL_GetTick>
 8004cb4:	4602      	mov	r2, r0
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	1ad3      	subs	r3, r2, r3
 8004cba:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004cbe:	d901      	bls.n	8004cc4 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 8004cc0:	2303      	movs	r3, #3
 8004cc2:	e007      	b.n	8004cd4 <RTC_EnterInitMode+0x50>
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	68db      	ldr	r3, [r3, #12]
 8004cca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d0ee      	beq.n	8004cb0 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 8004cd2:	2300      	movs	r3, #0
}
 8004cd4:	4618      	mov	r0, r3
 8004cd6:	3710      	adds	r7, #16
 8004cd8:	46bd      	mov	sp, r7
 8004cda:	bd80      	pop	{r7, pc}

08004cdc <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8004cdc:	b480      	push	{r7}
 8004cde:	b085      	sub	sp, #20
 8004ce0:	af00      	add	r7, sp, #0
 8004ce2:	4603      	mov	r3, r0
 8004ce4:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8004ce6:	2300      	movs	r3, #0
 8004ce8:	60fb      	str	r3, [r7, #12]

  while (Value >= 10U)
 8004cea:	e005      	b.n	8004cf8 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	3301      	adds	r3, #1
 8004cf0:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 8004cf2:	79fb      	ldrb	r3, [r7, #7]
 8004cf4:	3b0a      	subs	r3, #10
 8004cf6:	71fb      	strb	r3, [r7, #7]
  while (Value >= 10U)
 8004cf8:	79fb      	ldrb	r3, [r7, #7]
 8004cfa:	2b09      	cmp	r3, #9
 8004cfc:	d8f6      	bhi.n	8004cec <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | Value);
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	b2db      	uxtb	r3, r3
 8004d02:	011b      	lsls	r3, r3, #4
 8004d04:	b2da      	uxtb	r2, r3
 8004d06:	79fb      	ldrb	r3, [r7, #7]
 8004d08:	4313      	orrs	r3, r2
 8004d0a:	b2db      	uxtb	r3, r3
}
 8004d0c:	4618      	mov	r0, r3
 8004d0e:	3714      	adds	r7, #20
 8004d10:	46bd      	mov	sp, r7
 8004d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d16:	4770      	bx	lr

08004d18 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8004d18:	b480      	push	{r7}
 8004d1a:	b085      	sub	sp, #20
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	4603      	mov	r3, r0
 8004d20:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 8004d22:	2300      	movs	r3, #0
 8004d24:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0U) >> (uint8_t)0x4U) * 10U;
 8004d26:	79fb      	ldrb	r3, [r7, #7]
 8004d28:	091b      	lsrs	r3, r3, #4
 8004d2a:	b2db      	uxtb	r3, r3
 8004d2c:	461a      	mov	r2, r3
 8004d2e:	4613      	mov	r3, r2
 8004d30:	009b      	lsls	r3, r3, #2
 8004d32:	4413      	add	r3, r2
 8004d34:	005b      	lsls	r3, r3, #1
 8004d36:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0FU));
 8004d38:	79fb      	ldrb	r3, [r7, #7]
 8004d3a:	f003 030f 	and.w	r3, r3, #15
 8004d3e:	b2da      	uxtb	r2, r3
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	b2db      	uxtb	r3, r3
 8004d44:	4413      	add	r3, r2
 8004d46:	b2db      	uxtb	r3, r3
}
 8004d48:	4618      	mov	r0, r3
 8004d4a:	3714      	adds	r7, #20
 8004d4c:	46bd      	mov	sp, r7
 8004d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d52:	4770      	bx	lr

08004d54 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004d54:	b580      	push	{r7, lr}
 8004d56:	b084      	sub	sp, #16
 8004d58:	af00      	add	r7, sp, #0
 8004d5a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d101      	bne.n	8004d66 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004d62:	2301      	movs	r3, #1
 8004d64:	e09d      	b.n	8004ea2 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d108      	bne.n	8004d80 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	685b      	ldr	r3, [r3, #4]
 8004d72:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004d76:	d009      	beq.n	8004d8c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	2200      	movs	r2, #0
 8004d7c:	61da      	str	r2, [r3, #28]
 8004d7e:	e005      	b.n	8004d8c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	2200      	movs	r2, #0
 8004d84:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	2200      	movs	r2, #0
 8004d8a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	2200      	movs	r2, #0
 8004d90:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004d98:	b2db      	uxtb	r3, r3
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d106      	bne.n	8004dac <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	2200      	movs	r2, #0
 8004da2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004da6:	6878      	ldr	r0, [r7, #4]
 8004da8:	f7fd fa86 	bl	80022b8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	2202      	movs	r2, #2
 8004db0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	681a      	ldr	r2, [r3, #0]
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004dc2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	68db      	ldr	r3, [r3, #12]
 8004dc8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004dcc:	d902      	bls.n	8004dd4 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004dce:	2300      	movs	r3, #0
 8004dd0:	60fb      	str	r3, [r7, #12]
 8004dd2:	e002      	b.n	8004dda <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004dd4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004dd8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	68db      	ldr	r3, [r3, #12]
 8004dde:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8004de2:	d007      	beq.n	8004df4 <HAL_SPI_Init+0xa0>
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	68db      	ldr	r3, [r3, #12]
 8004de8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004dec:	d002      	beq.n	8004df4 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	2200      	movs	r2, #0
 8004df2:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	685b      	ldr	r3, [r3, #4]
 8004df8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	689b      	ldr	r3, [r3, #8]
 8004e00:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004e04:	431a      	orrs	r2, r3
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	691b      	ldr	r3, [r3, #16]
 8004e0a:	f003 0302 	and.w	r3, r3, #2
 8004e0e:	431a      	orrs	r2, r3
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	695b      	ldr	r3, [r3, #20]
 8004e14:	f003 0301 	and.w	r3, r3, #1
 8004e18:	431a      	orrs	r2, r3
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	699b      	ldr	r3, [r3, #24]
 8004e1e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004e22:	431a      	orrs	r2, r3
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	69db      	ldr	r3, [r3, #28]
 8004e28:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004e2c:	431a      	orrs	r2, r3
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	6a1b      	ldr	r3, [r3, #32]
 8004e32:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e36:	ea42 0103 	orr.w	r1, r2, r3
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e3e:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	430a      	orrs	r2, r1
 8004e48:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	699b      	ldr	r3, [r3, #24]
 8004e4e:	0c1b      	lsrs	r3, r3, #16
 8004e50:	f003 0204 	and.w	r2, r3, #4
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e58:	f003 0310 	and.w	r3, r3, #16
 8004e5c:	431a      	orrs	r2, r3
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e62:	f003 0308 	and.w	r3, r3, #8
 8004e66:	431a      	orrs	r2, r3
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	68db      	ldr	r3, [r3, #12]
 8004e6c:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8004e70:	ea42 0103 	orr.w	r1, r2, r3
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	430a      	orrs	r2, r1
 8004e80:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	69da      	ldr	r2, [r3, #28]
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004e90:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	2200      	movs	r2, #0
 8004e96:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	2201      	movs	r2, #1
 8004e9c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8004ea0:	2300      	movs	r3, #0
}
 8004ea2:	4618      	mov	r0, r3
 8004ea4:	3710      	adds	r7, #16
 8004ea6:	46bd      	mov	sp, r7
 8004ea8:	bd80      	pop	{r7, pc}

08004eaa <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004eaa:	b580      	push	{r7, lr}
 8004eac:	b082      	sub	sp, #8
 8004eae:	af00      	add	r7, sp, #0
 8004eb0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d101      	bne.n	8004ebc <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004eb8:	2301      	movs	r3, #1
 8004eba:	e049      	b.n	8004f50 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ec2:	b2db      	uxtb	r3, r3
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d106      	bne.n	8004ed6 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	2200      	movs	r2, #0
 8004ecc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004ed0:	6878      	ldr	r0, [r7, #4]
 8004ed2:	f000 f841 	bl	8004f58 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	2202      	movs	r2, #2
 8004eda:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681a      	ldr	r2, [r3, #0]
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	3304      	adds	r3, #4
 8004ee6:	4619      	mov	r1, r3
 8004ee8:	4610      	mov	r0, r2
 8004eea:	f000 f9f1 	bl	80052d0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	2201      	movs	r2, #1
 8004ef2:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	2201      	movs	r2, #1
 8004efa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	2201      	movs	r2, #1
 8004f02:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	2201      	movs	r2, #1
 8004f0a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	2201      	movs	r2, #1
 8004f12:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	2201      	movs	r2, #1
 8004f1a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	2201      	movs	r2, #1
 8004f22:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	2201      	movs	r2, #1
 8004f2a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	2201      	movs	r2, #1
 8004f32:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	2201      	movs	r2, #1
 8004f3a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	2201      	movs	r2, #1
 8004f42:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	2201      	movs	r2, #1
 8004f4a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004f4e:	2300      	movs	r3, #0
}
 8004f50:	4618      	mov	r0, r3
 8004f52:	3708      	adds	r7, #8
 8004f54:	46bd      	mov	sp, r7
 8004f56:	bd80      	pop	{r7, pc}

08004f58 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8004f58:	b480      	push	{r7}
 8004f5a:	b083      	sub	sp, #12
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8004f60:	bf00      	nop
 8004f62:	370c      	adds	r7, #12
 8004f64:	46bd      	mov	sp, r7
 8004f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f6a:	4770      	bx	lr

08004f6c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004f6c:	b480      	push	{r7}
 8004f6e:	b085      	sub	sp, #20
 8004f70:	af00      	add	r7, sp, #0
 8004f72:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f7a:	b2db      	uxtb	r3, r3
 8004f7c:	2b01      	cmp	r3, #1
 8004f7e:	d001      	beq.n	8004f84 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004f80:	2301      	movs	r3, #1
 8004f82:	e04a      	b.n	800501a <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	2202      	movs	r2, #2
 8004f88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	68da      	ldr	r2, [r3, #12]
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	f042 0201 	orr.w	r2, r2, #1
 8004f9a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	4a21      	ldr	r2, [pc, #132]	; (8005028 <HAL_TIM_Base_Start_IT+0xbc>)
 8004fa2:	4293      	cmp	r3, r2
 8004fa4:	d018      	beq.n	8004fd8 <HAL_TIM_Base_Start_IT+0x6c>
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004fae:	d013      	beq.n	8004fd8 <HAL_TIM_Base_Start_IT+0x6c>
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	4a1d      	ldr	r2, [pc, #116]	; (800502c <HAL_TIM_Base_Start_IT+0xc0>)
 8004fb6:	4293      	cmp	r3, r2
 8004fb8:	d00e      	beq.n	8004fd8 <HAL_TIM_Base_Start_IT+0x6c>
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	4a1c      	ldr	r2, [pc, #112]	; (8005030 <HAL_TIM_Base_Start_IT+0xc4>)
 8004fc0:	4293      	cmp	r3, r2
 8004fc2:	d009      	beq.n	8004fd8 <HAL_TIM_Base_Start_IT+0x6c>
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	4a1a      	ldr	r2, [pc, #104]	; (8005034 <HAL_TIM_Base_Start_IT+0xc8>)
 8004fca:	4293      	cmp	r3, r2
 8004fcc:	d004      	beq.n	8004fd8 <HAL_TIM_Base_Start_IT+0x6c>
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	4a19      	ldr	r2, [pc, #100]	; (8005038 <HAL_TIM_Base_Start_IT+0xcc>)
 8004fd4:	4293      	cmp	r3, r2
 8004fd6:	d115      	bne.n	8005004 <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	689a      	ldr	r2, [r3, #8]
 8004fde:	4b17      	ldr	r3, [pc, #92]	; (800503c <HAL_TIM_Base_Start_IT+0xd0>)
 8004fe0:	4013      	ands	r3, r2
 8004fe2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	2b06      	cmp	r3, #6
 8004fe8:	d015      	beq.n	8005016 <HAL_TIM_Base_Start_IT+0xaa>
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004ff0:	d011      	beq.n	8005016 <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	681a      	ldr	r2, [r3, #0]
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	f042 0201 	orr.w	r2, r2, #1
 8005000:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005002:	e008      	b.n	8005016 <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	681a      	ldr	r2, [r3, #0]
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	f042 0201 	orr.w	r2, r2, #1
 8005012:	601a      	str	r2, [r3, #0]
 8005014:	e000      	b.n	8005018 <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005016:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005018:	2300      	movs	r3, #0
}
 800501a:	4618      	mov	r0, r3
 800501c:	3714      	adds	r7, #20
 800501e:	46bd      	mov	sp, r7
 8005020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005024:	4770      	bx	lr
 8005026:	bf00      	nop
 8005028:	40012c00 	.word	0x40012c00
 800502c:	40000400 	.word	0x40000400
 8005030:	40000800 	.word	0x40000800
 8005034:	40013400 	.word	0x40013400
 8005038:	40014000 	.word	0x40014000
 800503c:	00010007 	.word	0x00010007

08005040 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005040:	b580      	push	{r7, lr}
 8005042:	b082      	sub	sp, #8
 8005044:	af00      	add	r7, sp, #0
 8005046:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	691b      	ldr	r3, [r3, #16]
 800504e:	f003 0302 	and.w	r3, r3, #2
 8005052:	2b02      	cmp	r3, #2
 8005054:	d122      	bne.n	800509c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	68db      	ldr	r3, [r3, #12]
 800505c:	f003 0302 	and.w	r3, r3, #2
 8005060:	2b02      	cmp	r3, #2
 8005062:	d11b      	bne.n	800509c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	f06f 0202 	mvn.w	r2, #2
 800506c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	2201      	movs	r2, #1
 8005072:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	699b      	ldr	r3, [r3, #24]
 800507a:	f003 0303 	and.w	r3, r3, #3
 800507e:	2b00      	cmp	r3, #0
 8005080:	d003      	beq.n	800508a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005082:	6878      	ldr	r0, [r7, #4]
 8005084:	f000 f905 	bl	8005292 <HAL_TIM_IC_CaptureCallback>
 8005088:	e005      	b.n	8005096 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800508a:	6878      	ldr	r0, [r7, #4]
 800508c:	f000 f8f7 	bl	800527e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005090:	6878      	ldr	r0, [r7, #4]
 8005092:	f000 f908 	bl	80052a6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	2200      	movs	r2, #0
 800509a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	691b      	ldr	r3, [r3, #16]
 80050a2:	f003 0304 	and.w	r3, r3, #4
 80050a6:	2b04      	cmp	r3, #4
 80050a8:	d122      	bne.n	80050f0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	68db      	ldr	r3, [r3, #12]
 80050b0:	f003 0304 	and.w	r3, r3, #4
 80050b4:	2b04      	cmp	r3, #4
 80050b6:	d11b      	bne.n	80050f0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	f06f 0204 	mvn.w	r2, #4
 80050c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	2202      	movs	r2, #2
 80050c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	699b      	ldr	r3, [r3, #24]
 80050ce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d003      	beq.n	80050de <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80050d6:	6878      	ldr	r0, [r7, #4]
 80050d8:	f000 f8db 	bl	8005292 <HAL_TIM_IC_CaptureCallback>
 80050dc:	e005      	b.n	80050ea <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80050de:	6878      	ldr	r0, [r7, #4]
 80050e0:	f000 f8cd 	bl	800527e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80050e4:	6878      	ldr	r0, [r7, #4]
 80050e6:	f000 f8de 	bl	80052a6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	2200      	movs	r2, #0
 80050ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	691b      	ldr	r3, [r3, #16]
 80050f6:	f003 0308 	and.w	r3, r3, #8
 80050fa:	2b08      	cmp	r3, #8
 80050fc:	d122      	bne.n	8005144 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	68db      	ldr	r3, [r3, #12]
 8005104:	f003 0308 	and.w	r3, r3, #8
 8005108:	2b08      	cmp	r3, #8
 800510a:	d11b      	bne.n	8005144 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	f06f 0208 	mvn.w	r2, #8
 8005114:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	2204      	movs	r2, #4
 800511a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	69db      	ldr	r3, [r3, #28]
 8005122:	f003 0303 	and.w	r3, r3, #3
 8005126:	2b00      	cmp	r3, #0
 8005128:	d003      	beq.n	8005132 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800512a:	6878      	ldr	r0, [r7, #4]
 800512c:	f000 f8b1 	bl	8005292 <HAL_TIM_IC_CaptureCallback>
 8005130:	e005      	b.n	800513e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005132:	6878      	ldr	r0, [r7, #4]
 8005134:	f000 f8a3 	bl	800527e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005138:	6878      	ldr	r0, [r7, #4]
 800513a:	f000 f8b4 	bl	80052a6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	2200      	movs	r2, #0
 8005142:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	691b      	ldr	r3, [r3, #16]
 800514a:	f003 0310 	and.w	r3, r3, #16
 800514e:	2b10      	cmp	r3, #16
 8005150:	d122      	bne.n	8005198 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	68db      	ldr	r3, [r3, #12]
 8005158:	f003 0310 	and.w	r3, r3, #16
 800515c:	2b10      	cmp	r3, #16
 800515e:	d11b      	bne.n	8005198 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	f06f 0210 	mvn.w	r2, #16
 8005168:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	2208      	movs	r2, #8
 800516e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	69db      	ldr	r3, [r3, #28]
 8005176:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800517a:	2b00      	cmp	r3, #0
 800517c:	d003      	beq.n	8005186 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800517e:	6878      	ldr	r0, [r7, #4]
 8005180:	f000 f887 	bl	8005292 <HAL_TIM_IC_CaptureCallback>
 8005184:	e005      	b.n	8005192 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005186:	6878      	ldr	r0, [r7, #4]
 8005188:	f000 f879 	bl	800527e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800518c:	6878      	ldr	r0, [r7, #4]
 800518e:	f000 f88a 	bl	80052a6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	2200      	movs	r2, #0
 8005196:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	691b      	ldr	r3, [r3, #16]
 800519e:	f003 0301 	and.w	r3, r3, #1
 80051a2:	2b01      	cmp	r3, #1
 80051a4:	d10e      	bne.n	80051c4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	68db      	ldr	r3, [r3, #12]
 80051ac:	f003 0301 	and.w	r3, r3, #1
 80051b0:	2b01      	cmp	r3, #1
 80051b2:	d107      	bne.n	80051c4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	f06f 0201 	mvn.w	r2, #1
 80051bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80051be:	6878      	ldr	r0, [r7, #4]
 80051c0:	f7fc fd02 	bl	8001bc8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	691b      	ldr	r3, [r3, #16]
 80051ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80051ce:	2b80      	cmp	r3, #128	; 0x80
 80051d0:	d10e      	bne.n	80051f0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	68db      	ldr	r3, [r3, #12]
 80051d8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80051dc:	2b80      	cmp	r3, #128	; 0x80
 80051de:	d107      	bne.n	80051f0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80051e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80051ea:	6878      	ldr	r0, [r7, #4]
 80051ec:	f000 f90a 	bl	8005404 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	691b      	ldr	r3, [r3, #16]
 80051f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80051fa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80051fe:	d10e      	bne.n	800521e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	68db      	ldr	r3, [r3, #12]
 8005206:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800520a:	2b80      	cmp	r3, #128	; 0x80
 800520c:	d107      	bne.n	800521e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8005216:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005218:	6878      	ldr	r0, [r7, #4]
 800521a:	f000 f8fd 	bl	8005418 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	691b      	ldr	r3, [r3, #16]
 8005224:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005228:	2b40      	cmp	r3, #64	; 0x40
 800522a:	d10e      	bne.n	800524a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	68db      	ldr	r3, [r3, #12]
 8005232:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005236:	2b40      	cmp	r3, #64	; 0x40
 8005238:	d107      	bne.n	800524a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005242:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005244:	6878      	ldr	r0, [r7, #4]
 8005246:	f000 f838 	bl	80052ba <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	691b      	ldr	r3, [r3, #16]
 8005250:	f003 0320 	and.w	r3, r3, #32
 8005254:	2b20      	cmp	r3, #32
 8005256:	d10e      	bne.n	8005276 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	68db      	ldr	r3, [r3, #12]
 800525e:	f003 0320 	and.w	r3, r3, #32
 8005262:	2b20      	cmp	r3, #32
 8005264:	d107      	bne.n	8005276 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	f06f 0220 	mvn.w	r2, #32
 800526e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005270:	6878      	ldr	r0, [r7, #4]
 8005272:	f000 f8bd 	bl	80053f0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005276:	bf00      	nop
 8005278:	3708      	adds	r7, #8
 800527a:	46bd      	mov	sp, r7
 800527c:	bd80      	pop	{r7, pc}

0800527e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800527e:	b480      	push	{r7}
 8005280:	b083      	sub	sp, #12
 8005282:	af00      	add	r7, sp, #0
 8005284:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005286:	bf00      	nop
 8005288:	370c      	adds	r7, #12
 800528a:	46bd      	mov	sp, r7
 800528c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005290:	4770      	bx	lr

08005292 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005292:	b480      	push	{r7}
 8005294:	b083      	sub	sp, #12
 8005296:	af00      	add	r7, sp, #0
 8005298:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800529a:	bf00      	nop
 800529c:	370c      	adds	r7, #12
 800529e:	46bd      	mov	sp, r7
 80052a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a4:	4770      	bx	lr

080052a6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80052a6:	b480      	push	{r7}
 80052a8:	b083      	sub	sp, #12
 80052aa:	af00      	add	r7, sp, #0
 80052ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80052ae:	bf00      	nop
 80052b0:	370c      	adds	r7, #12
 80052b2:	46bd      	mov	sp, r7
 80052b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b8:	4770      	bx	lr

080052ba <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80052ba:	b480      	push	{r7}
 80052bc:	b083      	sub	sp, #12
 80052be:	af00      	add	r7, sp, #0
 80052c0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80052c2:	bf00      	nop
 80052c4:	370c      	adds	r7, #12
 80052c6:	46bd      	mov	sp, r7
 80052c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052cc:	4770      	bx	lr
	...

080052d0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80052d0:	b480      	push	{r7}
 80052d2:	b085      	sub	sp, #20
 80052d4:	af00      	add	r7, sp, #0
 80052d6:	6078      	str	r0, [r7, #4]
 80052d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	4a3c      	ldr	r2, [pc, #240]	; (80053d4 <TIM_Base_SetConfig+0x104>)
 80052e4:	4293      	cmp	r3, r2
 80052e6:	d00f      	beq.n	8005308 <TIM_Base_SetConfig+0x38>
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80052ee:	d00b      	beq.n	8005308 <TIM_Base_SetConfig+0x38>
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	4a39      	ldr	r2, [pc, #228]	; (80053d8 <TIM_Base_SetConfig+0x108>)
 80052f4:	4293      	cmp	r3, r2
 80052f6:	d007      	beq.n	8005308 <TIM_Base_SetConfig+0x38>
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	4a38      	ldr	r2, [pc, #224]	; (80053dc <TIM_Base_SetConfig+0x10c>)
 80052fc:	4293      	cmp	r3, r2
 80052fe:	d003      	beq.n	8005308 <TIM_Base_SetConfig+0x38>
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	4a37      	ldr	r2, [pc, #220]	; (80053e0 <TIM_Base_SetConfig+0x110>)
 8005304:	4293      	cmp	r3, r2
 8005306:	d108      	bne.n	800531a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800530e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005310:	683b      	ldr	r3, [r7, #0]
 8005312:	685b      	ldr	r3, [r3, #4]
 8005314:	68fa      	ldr	r2, [r7, #12]
 8005316:	4313      	orrs	r3, r2
 8005318:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	4a2d      	ldr	r2, [pc, #180]	; (80053d4 <TIM_Base_SetConfig+0x104>)
 800531e:	4293      	cmp	r3, r2
 8005320:	d01b      	beq.n	800535a <TIM_Base_SetConfig+0x8a>
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005328:	d017      	beq.n	800535a <TIM_Base_SetConfig+0x8a>
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	4a2a      	ldr	r2, [pc, #168]	; (80053d8 <TIM_Base_SetConfig+0x108>)
 800532e:	4293      	cmp	r3, r2
 8005330:	d013      	beq.n	800535a <TIM_Base_SetConfig+0x8a>
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	4a29      	ldr	r2, [pc, #164]	; (80053dc <TIM_Base_SetConfig+0x10c>)
 8005336:	4293      	cmp	r3, r2
 8005338:	d00f      	beq.n	800535a <TIM_Base_SetConfig+0x8a>
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	4a28      	ldr	r2, [pc, #160]	; (80053e0 <TIM_Base_SetConfig+0x110>)
 800533e:	4293      	cmp	r3, r2
 8005340:	d00b      	beq.n	800535a <TIM_Base_SetConfig+0x8a>
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	4a27      	ldr	r2, [pc, #156]	; (80053e4 <TIM_Base_SetConfig+0x114>)
 8005346:	4293      	cmp	r3, r2
 8005348:	d007      	beq.n	800535a <TIM_Base_SetConfig+0x8a>
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	4a26      	ldr	r2, [pc, #152]	; (80053e8 <TIM_Base_SetConfig+0x118>)
 800534e:	4293      	cmp	r3, r2
 8005350:	d003      	beq.n	800535a <TIM_Base_SetConfig+0x8a>
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	4a25      	ldr	r2, [pc, #148]	; (80053ec <TIM_Base_SetConfig+0x11c>)
 8005356:	4293      	cmp	r3, r2
 8005358:	d108      	bne.n	800536c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005360:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005362:	683b      	ldr	r3, [r7, #0]
 8005364:	68db      	ldr	r3, [r3, #12]
 8005366:	68fa      	ldr	r2, [r7, #12]
 8005368:	4313      	orrs	r3, r2
 800536a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005372:	683b      	ldr	r3, [r7, #0]
 8005374:	695b      	ldr	r3, [r3, #20]
 8005376:	4313      	orrs	r3, r2
 8005378:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	68fa      	ldr	r2, [r7, #12]
 800537e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005380:	683b      	ldr	r3, [r7, #0]
 8005382:	689a      	ldr	r2, [r3, #8]
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005388:	683b      	ldr	r3, [r7, #0]
 800538a:	681a      	ldr	r2, [r3, #0]
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	4a10      	ldr	r2, [pc, #64]	; (80053d4 <TIM_Base_SetConfig+0x104>)
 8005394:	4293      	cmp	r3, r2
 8005396:	d00f      	beq.n	80053b8 <TIM_Base_SetConfig+0xe8>
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	4a11      	ldr	r2, [pc, #68]	; (80053e0 <TIM_Base_SetConfig+0x110>)
 800539c:	4293      	cmp	r3, r2
 800539e:	d00b      	beq.n	80053b8 <TIM_Base_SetConfig+0xe8>
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	4a10      	ldr	r2, [pc, #64]	; (80053e4 <TIM_Base_SetConfig+0x114>)
 80053a4:	4293      	cmp	r3, r2
 80053a6:	d007      	beq.n	80053b8 <TIM_Base_SetConfig+0xe8>
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	4a0f      	ldr	r2, [pc, #60]	; (80053e8 <TIM_Base_SetConfig+0x118>)
 80053ac:	4293      	cmp	r3, r2
 80053ae:	d003      	beq.n	80053b8 <TIM_Base_SetConfig+0xe8>
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	4a0e      	ldr	r2, [pc, #56]	; (80053ec <TIM_Base_SetConfig+0x11c>)
 80053b4:	4293      	cmp	r3, r2
 80053b6:	d103      	bne.n	80053c0 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80053b8:	683b      	ldr	r3, [r7, #0]
 80053ba:	691a      	ldr	r2, [r3, #16]
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	2201      	movs	r2, #1
 80053c4:	615a      	str	r2, [r3, #20]
}
 80053c6:	bf00      	nop
 80053c8:	3714      	adds	r7, #20
 80053ca:	46bd      	mov	sp, r7
 80053cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d0:	4770      	bx	lr
 80053d2:	bf00      	nop
 80053d4:	40012c00 	.word	0x40012c00
 80053d8:	40000400 	.word	0x40000400
 80053dc:	40000800 	.word	0x40000800
 80053e0:	40013400 	.word	0x40013400
 80053e4:	40014000 	.word	0x40014000
 80053e8:	40014400 	.word	0x40014400
 80053ec:	40014800 	.word	0x40014800

080053f0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80053f0:	b480      	push	{r7}
 80053f2:	b083      	sub	sp, #12
 80053f4:	af00      	add	r7, sp, #0
 80053f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80053f8:	bf00      	nop
 80053fa:	370c      	adds	r7, #12
 80053fc:	46bd      	mov	sp, r7
 80053fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005402:	4770      	bx	lr

08005404 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005404:	b480      	push	{r7}
 8005406:	b083      	sub	sp, #12
 8005408:	af00      	add	r7, sp, #0
 800540a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800540c:	bf00      	nop
 800540e:	370c      	adds	r7, #12
 8005410:	46bd      	mov	sp, r7
 8005412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005416:	4770      	bx	lr

08005418 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005418:	b480      	push	{r7}
 800541a:	b083      	sub	sp, #12
 800541c:	af00      	add	r7, sp, #0
 800541e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005420:	bf00      	nop
 8005422:	370c      	adds	r7, #12
 8005424:	46bd      	mov	sp, r7
 8005426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800542a:	4770      	bx	lr

0800542c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800542c:	b480      	push	{r7}
 800542e:	b085      	sub	sp, #20
 8005430:	af00      	add	r7, sp, #0
 8005432:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8005434:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8005438:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8005440:	b29a      	uxth	r2, r3
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	b29b      	uxth	r3, r3
 8005446:	43db      	mvns	r3, r3
 8005448:	b29b      	uxth	r3, r3
 800544a:	4013      	ands	r3, r2
 800544c:	b29a      	uxth	r2, r3
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8005454:	2300      	movs	r3, #0
}
 8005456:	4618      	mov	r0, r3
 8005458:	3714      	adds	r7, #20
 800545a:	46bd      	mov	sp, r7
 800545c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005460:	4770      	bx	lr

08005462 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8005462:	b084      	sub	sp, #16
 8005464:	b480      	push	{r7}
 8005466:	b083      	sub	sp, #12
 8005468:	af00      	add	r7, sp, #0
 800546a:	6078      	str	r0, [r7, #4]
 800546c:	f107 0014 	add.w	r0, r7, #20
 8005470:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	2201      	movs	r2, #1
 8005478:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	2200      	movs	r2, #0
 8005480:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	2200      	movs	r2, #0
 8005488:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	2200      	movs	r2, #0
 8005490:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8005494:	2300      	movs	r3, #0
}
 8005496:	4618      	mov	r0, r3
 8005498:	370c      	adds	r7, #12
 800549a:	46bd      	mov	sp, r7
 800549c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054a0:	b004      	add	sp, #16
 80054a2:	4770      	bx	lr

080054a4 <osKernelInitialize>:
}
#endif /* SysTick */

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80054a4:	b480      	push	{r7}
 80054a6:	b085      	sub	sp, #20
 80054a8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80054aa:	f3ef 8305 	mrs	r3, IPSR
 80054ae:	60bb      	str	r3, [r7, #8]
  return(result);
 80054b0:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d10f      	bne.n	80054d6 <osKernelInitialize+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80054b6:	f3ef 8310 	mrs	r3, PRIMASK
 80054ba:	607b      	str	r3, [r7, #4]
  return(result);
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d109      	bne.n	80054d6 <osKernelInitialize+0x32>
 80054c2:	4b11      	ldr	r3, [pc, #68]	; (8005508 <osKernelInitialize+0x64>)
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	2b02      	cmp	r3, #2
 80054c8:	d109      	bne.n	80054de <osKernelInitialize+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80054ca:	f3ef 8311 	mrs	r3, BASEPRI
 80054ce:	603b      	str	r3, [r7, #0]
  return(result);
 80054d0:	683b      	ldr	r3, [r7, #0]
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d003      	beq.n	80054de <osKernelInitialize+0x3a>
    stat = osErrorISR;
 80054d6:	f06f 0305 	mvn.w	r3, #5
 80054da:	60fb      	str	r3, [r7, #12]
 80054dc:	e00c      	b.n	80054f8 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 80054de:	4b0a      	ldr	r3, [pc, #40]	; (8005508 <osKernelInitialize+0x64>)
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d105      	bne.n	80054f2 <osKernelInitialize+0x4e>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 80054e6:	4b08      	ldr	r3, [pc, #32]	; (8005508 <osKernelInitialize+0x64>)
 80054e8:	2201      	movs	r2, #1
 80054ea:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80054ec:	2300      	movs	r3, #0
 80054ee:	60fb      	str	r3, [r7, #12]
 80054f0:	e002      	b.n	80054f8 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 80054f2:	f04f 33ff 	mov.w	r3, #4294967295
 80054f6:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 80054f8:	68fb      	ldr	r3, [r7, #12]
}
 80054fa:	4618      	mov	r0, r3
 80054fc:	3714      	adds	r7, #20
 80054fe:	46bd      	mov	sp, r7
 8005500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005504:	4770      	bx	lr
 8005506:	bf00      	nop
 8005508:	200003e8 	.word	0x200003e8

0800550c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800550c:	b580      	push	{r7, lr}
 800550e:	b084      	sub	sp, #16
 8005510:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005512:	f3ef 8305 	mrs	r3, IPSR
 8005516:	60bb      	str	r3, [r7, #8]
  return(result);
 8005518:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800551a:	2b00      	cmp	r3, #0
 800551c:	d10f      	bne.n	800553e <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800551e:	f3ef 8310 	mrs	r3, PRIMASK
 8005522:	607b      	str	r3, [r7, #4]
  return(result);
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	2b00      	cmp	r3, #0
 8005528:	d109      	bne.n	800553e <osKernelStart+0x32>
 800552a:	4b11      	ldr	r3, [pc, #68]	; (8005570 <osKernelStart+0x64>)
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	2b02      	cmp	r3, #2
 8005530:	d109      	bne.n	8005546 <osKernelStart+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005532:	f3ef 8311 	mrs	r3, BASEPRI
 8005536:	603b      	str	r3, [r7, #0]
  return(result);
 8005538:	683b      	ldr	r3, [r7, #0]
 800553a:	2b00      	cmp	r3, #0
 800553c:	d003      	beq.n	8005546 <osKernelStart+0x3a>
    stat = osErrorISR;
 800553e:	f06f 0305 	mvn.w	r3, #5
 8005542:	60fb      	str	r3, [r7, #12]
 8005544:	e00e      	b.n	8005564 <osKernelStart+0x58>
  }
  else {
    if (KernelState == osKernelReady) {
 8005546:	4b0a      	ldr	r3, [pc, #40]	; (8005570 <osKernelStart+0x64>)
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	2b01      	cmp	r3, #1
 800554c:	d107      	bne.n	800555e <osKernelStart+0x52>
      KernelState = osKernelRunning;
 800554e:	4b08      	ldr	r3, [pc, #32]	; (8005570 <osKernelStart+0x64>)
 8005550:	2202      	movs	r2, #2
 8005552:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 8005554:	f001 ff42 	bl	80073dc <vTaskStartScheduler>
      stat = osOK;
 8005558:	2300      	movs	r3, #0
 800555a:	60fb      	str	r3, [r7, #12]
 800555c:	e002      	b.n	8005564 <osKernelStart+0x58>
    } else {
      stat = osError;
 800555e:	f04f 33ff 	mov.w	r3, #4294967295
 8005562:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8005564:	68fb      	ldr	r3, [r7, #12]
}
 8005566:	4618      	mov	r0, r3
 8005568:	3710      	adds	r7, #16
 800556a:	46bd      	mov	sp, r7
 800556c:	bd80      	pop	{r7, pc}
 800556e:	bf00      	nop
 8005570:	200003e8 	.word	0x200003e8

08005574 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 8005574:	b580      	push	{r7, lr}
 8005576:	b084      	sub	sp, #16
 8005578:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800557a:	f3ef 8305 	mrs	r3, IPSR
 800557e:	60bb      	str	r3, [r7, #8]
  return(result);
 8005580:	68bb      	ldr	r3, [r7, #8]
  TickType_t ticks;

  if (IS_IRQ()) {
 8005582:	2b00      	cmp	r3, #0
 8005584:	d10f      	bne.n	80055a6 <osKernelGetTickCount+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005586:	f3ef 8310 	mrs	r3, PRIMASK
 800558a:	607b      	str	r3, [r7, #4]
  return(result);
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	2b00      	cmp	r3, #0
 8005590:	d109      	bne.n	80055a6 <osKernelGetTickCount+0x32>
 8005592:	4b0b      	ldr	r3, [pc, #44]	; (80055c0 <osKernelGetTickCount+0x4c>)
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	2b02      	cmp	r3, #2
 8005598:	d109      	bne.n	80055ae <osKernelGetTickCount+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800559a:	f3ef 8311 	mrs	r3, BASEPRI
 800559e:	603b      	str	r3, [r7, #0]
  return(result);
 80055a0:	683b      	ldr	r3, [r7, #0]
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d003      	beq.n	80055ae <osKernelGetTickCount+0x3a>
    ticks = xTaskGetTickCountFromISR();
 80055a6:	f002 f845 	bl	8007634 <xTaskGetTickCountFromISR>
 80055aa:	60f8      	str	r0, [r7, #12]
 80055ac:	e002      	b.n	80055b4 <osKernelGetTickCount+0x40>
  } else {
    ticks = xTaskGetTickCount();
 80055ae:	f002 f831 	bl	8007614 <xTaskGetTickCount>
 80055b2:	60f8      	str	r0, [r7, #12]
  }

  return (ticks);
 80055b4:	68fb      	ldr	r3, [r7, #12]
}
 80055b6:	4618      	mov	r0, r3
 80055b8:	3710      	adds	r7, #16
 80055ba:	46bd      	mov	sp, r7
 80055bc:	bd80      	pop	{r7, pc}
 80055be:	bf00      	nop
 80055c0:	200003e8 	.word	0x200003e8

080055c4 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80055c4:	b580      	push	{r7, lr}
 80055c6:	b092      	sub	sp, #72	; 0x48
 80055c8:	af04      	add	r7, sp, #16
 80055ca:	60f8      	str	r0, [r7, #12]
 80055cc:	60b9      	str	r1, [r7, #8]
 80055ce:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80055d0:	2300      	movs	r3, #0
 80055d2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80055d4:	f3ef 8305 	mrs	r3, IPSR
 80055d8:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80055da:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  if (!IS_IRQ() && (func != NULL)) {
 80055dc:	2b00      	cmp	r3, #0
 80055de:	f040 8094 	bne.w	800570a <osThreadNew+0x146>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80055e2:	f3ef 8310 	mrs	r3, PRIMASK
 80055e6:	623b      	str	r3, [r7, #32]
  return(result);
 80055e8:	6a3b      	ldr	r3, [r7, #32]
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	f040 808d 	bne.w	800570a <osThreadNew+0x146>
 80055f0:	4b48      	ldr	r3, [pc, #288]	; (8005714 <osThreadNew+0x150>)
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	2b02      	cmp	r3, #2
 80055f6:	d106      	bne.n	8005606 <osThreadNew+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80055f8:	f3ef 8311 	mrs	r3, BASEPRI
 80055fc:	61fb      	str	r3, [r7, #28]
  return(result);
 80055fe:	69fb      	ldr	r3, [r7, #28]
 8005600:	2b00      	cmp	r3, #0
 8005602:	f040 8082 	bne.w	800570a <osThreadNew+0x146>
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	2b00      	cmp	r3, #0
 800560a:	d07e      	beq.n	800570a <osThreadNew+0x146>
    stack = configMINIMAL_STACK_SIZE;
 800560c:	2380      	movs	r3, #128	; 0x80
 800560e:	633b      	str	r3, [r7, #48]	; 0x30
    prio  = (UBaseType_t)osPriorityNormal;
 8005610:	2318      	movs	r3, #24
 8005612:	62fb      	str	r3, [r7, #44]	; 0x2c

    empty = '\0';
 8005614:	2300      	movs	r3, #0
 8005616:	76fb      	strb	r3, [r7, #27]
    name  = &empty;
 8005618:	f107 031b 	add.w	r3, r7, #27
 800561c:	637b      	str	r3, [r7, #52]	; 0x34
    mem   = -1;
 800561e:	f04f 33ff 	mov.w	r3, #4294967295
 8005622:	62bb      	str	r3, [r7, #40]	; 0x28

    if (attr != NULL) {
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	2b00      	cmp	r3, #0
 8005628:	d045      	beq.n	80056b6 <osThreadNew+0xf2>
      if (attr->name != NULL) {
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	2b00      	cmp	r3, #0
 8005630:	d002      	beq.n	8005638 <osThreadNew+0x74>
        name = attr->name;
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	637b      	str	r3, [r7, #52]	; 0x34
      }
      if (attr->priority != osPriorityNone) {
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	699b      	ldr	r3, [r3, #24]
 800563c:	2b00      	cmp	r3, #0
 800563e:	d002      	beq.n	8005646 <osThreadNew+0x82>
        prio = (UBaseType_t)attr->priority;
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	699b      	ldr	r3, [r3, #24]
 8005644:	62fb      	str	r3, [r7, #44]	; 0x2c
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8005646:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005648:	2b00      	cmp	r3, #0
 800564a:	d008      	beq.n	800565e <osThreadNew+0x9a>
 800564c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800564e:	2b38      	cmp	r3, #56	; 0x38
 8005650:	d805      	bhi.n	800565e <osThreadNew+0x9a>
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	685b      	ldr	r3, [r3, #4]
 8005656:	f003 0301 	and.w	r3, r3, #1
 800565a:	2b00      	cmp	r3, #0
 800565c:	d001      	beq.n	8005662 <osThreadNew+0x9e>
        return (NULL);
 800565e:	2300      	movs	r3, #0
 8005660:	e054      	b.n	800570c <osThreadNew+0x148>
      }

      if (attr->stack_size > 0U) {
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	695b      	ldr	r3, [r3, #20]
 8005666:	2b00      	cmp	r3, #0
 8005668:	d003      	beq.n	8005672 <osThreadNew+0xae>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	695b      	ldr	r3, [r3, #20]
 800566e:	089b      	lsrs	r3, r3, #2
 8005670:	633b      	str	r3, [r7, #48]	; 0x30
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	689b      	ldr	r3, [r3, #8]
 8005676:	2b00      	cmp	r3, #0
 8005678:	d00e      	beq.n	8005698 <osThreadNew+0xd4>
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	68db      	ldr	r3, [r3, #12]
 800567e:	2bbb      	cmp	r3, #187	; 0xbb
 8005680:	d90a      	bls.n	8005698 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005686:	2b00      	cmp	r3, #0
 8005688:	d006      	beq.n	8005698 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	695b      	ldr	r3, [r3, #20]
 800568e:	2b00      	cmp	r3, #0
 8005690:	d002      	beq.n	8005698 <osThreadNew+0xd4>
        mem = 1;
 8005692:	2301      	movs	r3, #1
 8005694:	62bb      	str	r3, [r7, #40]	; 0x28
 8005696:	e010      	b.n	80056ba <osThreadNew+0xf6>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	689b      	ldr	r3, [r3, #8]
 800569c:	2b00      	cmp	r3, #0
 800569e:	d10c      	bne.n	80056ba <osThreadNew+0xf6>
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	68db      	ldr	r3, [r3, #12]
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d108      	bne.n	80056ba <osThreadNew+0xf6>
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	691b      	ldr	r3, [r3, #16]
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d104      	bne.n	80056ba <osThreadNew+0xf6>
          mem = 0;
 80056b0:	2300      	movs	r3, #0
 80056b2:	62bb      	str	r3, [r7, #40]	; 0x28
 80056b4:	e001      	b.n	80056ba <osThreadNew+0xf6>
        }
      }
    }
    else {
      mem = 0;
 80056b6:	2300      	movs	r3, #0
 80056b8:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    if (mem == 1) {
 80056ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056bc:	2b01      	cmp	r3, #1
 80056be:	d110      	bne.n	80056e2 <osThreadNew+0x11e>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 80056c4:	687a      	ldr	r2, [r7, #4]
 80056c6:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80056c8:	9202      	str	r2, [sp, #8]
 80056ca:	9301      	str	r3, [sp, #4]
 80056cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80056ce:	9300      	str	r3, [sp, #0]
 80056d0:	68bb      	ldr	r3, [r7, #8]
 80056d2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80056d4:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80056d6:	68f8      	ldr	r0, [r7, #12]
 80056d8:	f001 fc9c 	bl	8007014 <xTaskCreateStatic>
 80056dc:	4603      	mov	r3, r0
 80056de:	617b      	str	r3, [r7, #20]
 80056e0:	e013      	b.n	800570a <osThreadNew+0x146>
    }
    else {
      if (mem == 0) {
 80056e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d110      	bne.n	800570a <osThreadNew+0x146>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80056e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056ea:	b29a      	uxth	r2, r3
 80056ec:	f107 0314 	add.w	r3, r7, #20
 80056f0:	9301      	str	r3, [sp, #4]
 80056f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80056f4:	9300      	str	r3, [sp, #0]
 80056f6:	68bb      	ldr	r3, [r7, #8]
 80056f8:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80056fa:	68f8      	ldr	r0, [r7, #12]
 80056fc:	f001 fce6 	bl	80070cc <xTaskCreate>
 8005700:	4603      	mov	r3, r0
 8005702:	2b01      	cmp	r3, #1
 8005704:	d001      	beq.n	800570a <osThreadNew+0x146>
          hTask = NULL;
 8005706:	2300      	movs	r3, #0
 8005708:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 800570a:	697b      	ldr	r3, [r7, #20]
}
 800570c:	4618      	mov	r0, r3
 800570e:	3738      	adds	r7, #56	; 0x38
 8005710:	46bd      	mov	sp, r7
 8005712:	bd80      	pop	{r7, pc}
 8005714:	200003e8 	.word	0x200003e8

08005718 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8005718:	b580      	push	{r7, lr}
 800571a:	b086      	sub	sp, #24
 800571c:	af00      	add	r7, sp, #0
 800571e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005720:	f3ef 8305 	mrs	r3, IPSR
 8005724:	613b      	str	r3, [r7, #16]
  return(result);
 8005726:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005728:	2b00      	cmp	r3, #0
 800572a:	d10f      	bne.n	800574c <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800572c:	f3ef 8310 	mrs	r3, PRIMASK
 8005730:	60fb      	str	r3, [r7, #12]
  return(result);
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	2b00      	cmp	r3, #0
 8005736:	d109      	bne.n	800574c <osDelay+0x34>
 8005738:	4b0d      	ldr	r3, [pc, #52]	; (8005770 <osDelay+0x58>)
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	2b02      	cmp	r3, #2
 800573e:	d109      	bne.n	8005754 <osDelay+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005740:	f3ef 8311 	mrs	r3, BASEPRI
 8005744:	60bb      	str	r3, [r7, #8]
  return(result);
 8005746:	68bb      	ldr	r3, [r7, #8]
 8005748:	2b00      	cmp	r3, #0
 800574a:	d003      	beq.n	8005754 <osDelay+0x3c>
    stat = osErrorISR;
 800574c:	f06f 0305 	mvn.w	r3, #5
 8005750:	617b      	str	r3, [r7, #20]
 8005752:	e007      	b.n	8005764 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8005754:	2300      	movs	r3, #0
 8005756:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	2b00      	cmp	r3, #0
 800575c:	d002      	beq.n	8005764 <osDelay+0x4c>
      vTaskDelay(ticks);
 800575e:	6878      	ldr	r0, [r7, #4]
 8005760:	f001 fe08 	bl	8007374 <vTaskDelay>
    }
  }

  return (stat);
 8005764:	697b      	ldr	r3, [r7, #20]
}
 8005766:	4618      	mov	r0, r3
 8005768:	3718      	adds	r7, #24
 800576a:	46bd      	mov	sp, r7
 800576c:	bd80      	pop	{r7, pc}
 800576e:	bf00      	nop
 8005770:	200003e8 	.word	0x200003e8

08005774 <osMutexNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8005774:	b580      	push	{r7, lr}
 8005776:	b08a      	sub	sp, #40	; 0x28
 8005778:	af00      	add	r7, sp, #0
 800577a:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 800577c:	2300      	movs	r3, #0
 800577e:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005780:	f3ef 8305 	mrs	r3, IPSR
 8005784:	613b      	str	r3, [r7, #16]
  return(result);
 8005786:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ()) {
 8005788:	2b00      	cmp	r3, #0
 800578a:	f040 8085 	bne.w	8005898 <osMutexNew+0x124>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800578e:	f3ef 8310 	mrs	r3, PRIMASK
 8005792:	60fb      	str	r3, [r7, #12]
  return(result);
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	2b00      	cmp	r3, #0
 8005798:	d17e      	bne.n	8005898 <osMutexNew+0x124>
 800579a:	4b42      	ldr	r3, [pc, #264]	; (80058a4 <osMutexNew+0x130>)
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	2b02      	cmp	r3, #2
 80057a0:	d105      	bne.n	80057ae <osMutexNew+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80057a2:	f3ef 8311 	mrs	r3, BASEPRI
 80057a6:	60bb      	str	r3, [r7, #8]
  return(result);
 80057a8:	68bb      	ldr	r3, [r7, #8]
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d174      	bne.n	8005898 <osMutexNew+0x124>
    if (attr != NULL) {
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d003      	beq.n	80057bc <osMutexNew+0x48>
      type = attr->attr_bits;
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	685b      	ldr	r3, [r3, #4]
 80057b8:	623b      	str	r3, [r7, #32]
 80057ba:	e001      	b.n	80057c0 <osMutexNew+0x4c>
    } else {
      type = 0U;
 80057bc:	2300      	movs	r3, #0
 80057be:	623b      	str	r3, [r7, #32]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 80057c0:	6a3b      	ldr	r3, [r7, #32]
 80057c2:	f003 0301 	and.w	r3, r3, #1
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d002      	beq.n	80057d0 <osMutexNew+0x5c>
      rmtx = 1U;
 80057ca:	2301      	movs	r3, #1
 80057cc:	61fb      	str	r3, [r7, #28]
 80057ce:	e001      	b.n	80057d4 <osMutexNew+0x60>
    } else {
      rmtx = 0U;
 80057d0:	2300      	movs	r3, #0
 80057d2:	61fb      	str	r3, [r7, #28]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 80057d4:	6a3b      	ldr	r3, [r7, #32]
 80057d6:	f003 0308 	and.w	r3, r3, #8
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d15c      	bne.n	8005898 <osMutexNew+0x124>
      mem = -1;
 80057de:	f04f 33ff 	mov.w	r3, #4294967295
 80057e2:	61bb      	str	r3, [r7, #24]

      if (attr != NULL) {
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d015      	beq.n	8005816 <osMutexNew+0xa2>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	689b      	ldr	r3, [r3, #8]
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d006      	beq.n	8005800 <osMutexNew+0x8c>
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	68db      	ldr	r3, [r3, #12]
 80057f6:	2b4f      	cmp	r3, #79	; 0x4f
 80057f8:	d902      	bls.n	8005800 <osMutexNew+0x8c>
          mem = 1;
 80057fa:	2301      	movs	r3, #1
 80057fc:	61bb      	str	r3, [r7, #24]
 80057fe:	e00c      	b.n	800581a <osMutexNew+0xa6>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	689b      	ldr	r3, [r3, #8]
 8005804:	2b00      	cmp	r3, #0
 8005806:	d108      	bne.n	800581a <osMutexNew+0xa6>
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	68db      	ldr	r3, [r3, #12]
 800580c:	2b00      	cmp	r3, #0
 800580e:	d104      	bne.n	800581a <osMutexNew+0xa6>
            mem = 0;
 8005810:	2300      	movs	r3, #0
 8005812:	61bb      	str	r3, [r7, #24]
 8005814:	e001      	b.n	800581a <osMutexNew+0xa6>
          }
        }
      }
      else {
        mem = 0;
 8005816:	2300      	movs	r3, #0
 8005818:	61bb      	str	r3, [r7, #24]
      }

      if (mem == 1) {
 800581a:	69bb      	ldr	r3, [r7, #24]
 800581c:	2b01      	cmp	r3, #1
 800581e:	d112      	bne.n	8005846 <osMutexNew+0xd2>
        if (rmtx != 0U) {
 8005820:	69fb      	ldr	r3, [r7, #28]
 8005822:	2b00      	cmp	r3, #0
 8005824:	d007      	beq.n	8005836 <osMutexNew+0xc2>
          hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	689b      	ldr	r3, [r3, #8]
 800582a:	4619      	mov	r1, r3
 800582c:	2004      	movs	r0, #4
 800582e:	f000 fc9d 	bl	800616c <xQueueCreateMutexStatic>
 8005832:	6278      	str	r0, [r7, #36]	; 0x24
 8005834:	e016      	b.n	8005864 <osMutexNew+0xf0>
        }
        else {
          hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	689b      	ldr	r3, [r3, #8]
 800583a:	4619      	mov	r1, r3
 800583c:	2001      	movs	r0, #1
 800583e:	f000 fc95 	bl	800616c <xQueueCreateMutexStatic>
 8005842:	6278      	str	r0, [r7, #36]	; 0x24
 8005844:	e00e      	b.n	8005864 <osMutexNew+0xf0>
        }
      }
      else {
        if (mem == 0) {
 8005846:	69bb      	ldr	r3, [r7, #24]
 8005848:	2b00      	cmp	r3, #0
 800584a:	d10b      	bne.n	8005864 <osMutexNew+0xf0>
          if (rmtx != 0U) {
 800584c:	69fb      	ldr	r3, [r7, #28]
 800584e:	2b00      	cmp	r3, #0
 8005850:	d004      	beq.n	800585c <osMutexNew+0xe8>
            hMutex = xSemaphoreCreateRecursiveMutex ();
 8005852:	2004      	movs	r0, #4
 8005854:	f000 fc72 	bl	800613c <xQueueCreateMutex>
 8005858:	6278      	str	r0, [r7, #36]	; 0x24
 800585a:	e003      	b.n	8005864 <osMutexNew+0xf0>
          } else {
            hMutex = xSemaphoreCreateMutex ();
 800585c:	2001      	movs	r0, #1
 800585e:	f000 fc6d 	bl	800613c <xQueueCreateMutex>
 8005862:	6278      	str	r0, [r7, #36]	; 0x24
          }
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 8005864:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005866:	2b00      	cmp	r3, #0
 8005868:	d00c      	beq.n	8005884 <osMutexNew+0x110>
        if (attr != NULL) {
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	2b00      	cmp	r3, #0
 800586e:	d003      	beq.n	8005878 <osMutexNew+0x104>
          name = attr->name;
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	617b      	str	r3, [r7, #20]
 8005876:	e001      	b.n	800587c <osMutexNew+0x108>
        } else {
          name = NULL;
 8005878:	2300      	movs	r3, #0
 800587a:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hMutex, name);
 800587c:	6979      	ldr	r1, [r7, #20]
 800587e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005880:	f001 fb40 	bl	8006f04 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 8005884:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005886:	2b00      	cmp	r3, #0
 8005888:	d006      	beq.n	8005898 <osMutexNew+0x124>
 800588a:	69fb      	ldr	r3, [r7, #28]
 800588c:	2b00      	cmp	r3, #0
 800588e:	d003      	beq.n	8005898 <osMutexNew+0x124>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 8005890:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005892:	f043 0301 	orr.w	r3, r3, #1
 8005896:	627b      	str	r3, [r7, #36]	; 0x24
      }
    }
  }

  return ((osMutexId_t)hMutex);
 8005898:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800589a:	4618      	mov	r0, r3
 800589c:	3728      	adds	r7, #40	; 0x28
 800589e:	46bd      	mov	sp, r7
 80058a0:	bd80      	pop	{r7, pc}
 80058a2:	bf00      	nop
 80058a4:	200003e8 	.word	0x200003e8

080058a8 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 80058a8:	b580      	push	{r7, lr}
 80058aa:	b088      	sub	sp, #32
 80058ac:	af00      	add	r7, sp, #0
 80058ae:	6078      	str	r0, [r7, #4]
 80058b0:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	f023 0301 	bic.w	r3, r3, #1
 80058b8:	61bb      	str	r3, [r7, #24]

  rmtx = (uint32_t)mutex_id & 1U;
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	f003 0301 	and.w	r3, r3, #1
 80058c0:	617b      	str	r3, [r7, #20]

  stat = osOK;
 80058c2:	2300      	movs	r3, #0
 80058c4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80058c6:	f3ef 8305 	mrs	r3, IPSR
 80058ca:	613b      	str	r3, [r7, #16]
  return(result);
 80058cc:	693b      	ldr	r3, [r7, #16]

  if (IS_IRQ()) {
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d10f      	bne.n	80058f2 <osMutexAcquire+0x4a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80058d2:	f3ef 8310 	mrs	r3, PRIMASK
 80058d6:	60fb      	str	r3, [r7, #12]
  return(result);
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d109      	bne.n	80058f2 <osMutexAcquire+0x4a>
 80058de:	4b20      	ldr	r3, [pc, #128]	; (8005960 <osMutexAcquire+0xb8>)
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	2b02      	cmp	r3, #2
 80058e4:	d109      	bne.n	80058fa <osMutexAcquire+0x52>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80058e6:	f3ef 8311 	mrs	r3, BASEPRI
 80058ea:	60bb      	str	r3, [r7, #8]
  return(result);
 80058ec:	68bb      	ldr	r3, [r7, #8]
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d003      	beq.n	80058fa <osMutexAcquire+0x52>
    stat = osErrorISR;
 80058f2:	f06f 0305 	mvn.w	r3, #5
 80058f6:	61fb      	str	r3, [r7, #28]
 80058f8:	e02c      	b.n	8005954 <osMutexAcquire+0xac>
  }
  else if (hMutex == NULL) {
 80058fa:	69bb      	ldr	r3, [r7, #24]
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d103      	bne.n	8005908 <osMutexAcquire+0x60>
    stat = osErrorParameter;
 8005900:	f06f 0303 	mvn.w	r3, #3
 8005904:	61fb      	str	r3, [r7, #28]
 8005906:	e025      	b.n	8005954 <osMutexAcquire+0xac>
  }
  else {
    if (rmtx != 0U) {
 8005908:	697b      	ldr	r3, [r7, #20]
 800590a:	2b00      	cmp	r3, #0
 800590c:	d011      	beq.n	8005932 <osMutexAcquire+0x8a>
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 800590e:	6839      	ldr	r1, [r7, #0]
 8005910:	69b8      	ldr	r0, [r7, #24]
 8005912:	f000 fc7a 	bl	800620a <xQueueTakeMutexRecursive>
 8005916:	4603      	mov	r3, r0
 8005918:	2b01      	cmp	r3, #1
 800591a:	d01b      	beq.n	8005954 <osMutexAcquire+0xac>
        if (timeout != 0U) {
 800591c:	683b      	ldr	r3, [r7, #0]
 800591e:	2b00      	cmp	r3, #0
 8005920:	d003      	beq.n	800592a <osMutexAcquire+0x82>
          stat = osErrorTimeout;
 8005922:	f06f 0301 	mvn.w	r3, #1
 8005926:	61fb      	str	r3, [r7, #28]
 8005928:	e014      	b.n	8005954 <osMutexAcquire+0xac>
        } else {
          stat = osErrorResource;
 800592a:	f06f 0302 	mvn.w	r3, #2
 800592e:	61fb      	str	r3, [r7, #28]
 8005930:	e010      	b.n	8005954 <osMutexAcquire+0xac>
        }
      }
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 8005932:	6839      	ldr	r1, [r7, #0]
 8005934:	69b8      	ldr	r0, [r7, #24]
 8005936:	f001 f80d 	bl	8006954 <xQueueSemaphoreTake>
 800593a:	4603      	mov	r3, r0
 800593c:	2b01      	cmp	r3, #1
 800593e:	d009      	beq.n	8005954 <osMutexAcquire+0xac>
        if (timeout != 0U) {
 8005940:	683b      	ldr	r3, [r7, #0]
 8005942:	2b00      	cmp	r3, #0
 8005944:	d003      	beq.n	800594e <osMutexAcquire+0xa6>
          stat = osErrorTimeout;
 8005946:	f06f 0301 	mvn.w	r3, #1
 800594a:	61fb      	str	r3, [r7, #28]
 800594c:	e002      	b.n	8005954 <osMutexAcquire+0xac>
        } else {
          stat = osErrorResource;
 800594e:	f06f 0302 	mvn.w	r3, #2
 8005952:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8005954:	69fb      	ldr	r3, [r7, #28]
}
 8005956:	4618      	mov	r0, r3
 8005958:	3720      	adds	r7, #32
 800595a:	46bd      	mov	sp, r7
 800595c:	bd80      	pop	{r7, pc}
 800595e:	bf00      	nop
 8005960:	200003e8 	.word	0x200003e8

08005964 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 8005964:	b580      	push	{r7, lr}
 8005966:	b088      	sub	sp, #32
 8005968:	af00      	add	r7, sp, #0
 800596a:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	f023 0301 	bic.w	r3, r3, #1
 8005972:	61bb      	str	r3, [r7, #24]

  rmtx = (uint32_t)mutex_id & 1U;
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	f003 0301 	and.w	r3, r3, #1
 800597a:	617b      	str	r3, [r7, #20]

  stat = osOK;
 800597c:	2300      	movs	r3, #0
 800597e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005980:	f3ef 8305 	mrs	r3, IPSR
 8005984:	613b      	str	r3, [r7, #16]
  return(result);
 8005986:	693b      	ldr	r3, [r7, #16]

  if (IS_IRQ()) {
 8005988:	2b00      	cmp	r3, #0
 800598a:	d10f      	bne.n	80059ac <osMutexRelease+0x48>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800598c:	f3ef 8310 	mrs	r3, PRIMASK
 8005990:	60fb      	str	r3, [r7, #12]
  return(result);
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	2b00      	cmp	r3, #0
 8005996:	d109      	bne.n	80059ac <osMutexRelease+0x48>
 8005998:	4b19      	ldr	r3, [pc, #100]	; (8005a00 <osMutexRelease+0x9c>)
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	2b02      	cmp	r3, #2
 800599e:	d109      	bne.n	80059b4 <osMutexRelease+0x50>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80059a0:	f3ef 8311 	mrs	r3, BASEPRI
 80059a4:	60bb      	str	r3, [r7, #8]
  return(result);
 80059a6:	68bb      	ldr	r3, [r7, #8]
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d003      	beq.n	80059b4 <osMutexRelease+0x50>
    stat = osErrorISR;
 80059ac:	f06f 0305 	mvn.w	r3, #5
 80059b0:	61fb      	str	r3, [r7, #28]
 80059b2:	e01f      	b.n	80059f4 <osMutexRelease+0x90>
  }
  else if (hMutex == NULL) {
 80059b4:	69bb      	ldr	r3, [r7, #24]
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d103      	bne.n	80059c2 <osMutexRelease+0x5e>
    stat = osErrorParameter;
 80059ba:	f06f 0303 	mvn.w	r3, #3
 80059be:	61fb      	str	r3, [r7, #28]
 80059c0:	e018      	b.n	80059f4 <osMutexRelease+0x90>
  }
  else {
    if (rmtx != 0U) {
 80059c2:	697b      	ldr	r3, [r7, #20]
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d009      	beq.n	80059dc <osMutexRelease+0x78>
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 80059c8:	69b8      	ldr	r0, [r7, #24]
 80059ca:	f000 fbea 	bl	80061a2 <xQueueGiveMutexRecursive>
 80059ce:	4603      	mov	r3, r0
 80059d0:	2b01      	cmp	r3, #1
 80059d2:	d00f      	beq.n	80059f4 <osMutexRelease+0x90>
        stat = osErrorResource;
 80059d4:	f06f 0302 	mvn.w	r3, #2
 80059d8:	61fb      	str	r3, [r7, #28]
 80059da:	e00b      	b.n	80059f4 <osMutexRelease+0x90>
      }
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 80059dc:	2300      	movs	r3, #0
 80059de:	2200      	movs	r2, #0
 80059e0:	2100      	movs	r1, #0
 80059e2:	69b8      	ldr	r0, [r7, #24]
 80059e4:	f000 fcb2 	bl	800634c <xQueueGenericSend>
 80059e8:	4603      	mov	r3, r0
 80059ea:	2b01      	cmp	r3, #1
 80059ec:	d002      	beq.n	80059f4 <osMutexRelease+0x90>
        stat = osErrorResource;
 80059ee:	f06f 0302 	mvn.w	r3, #2
 80059f2:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return (stat);
 80059f4:	69fb      	ldr	r3, [r7, #28]
}
 80059f6:	4618      	mov	r0, r3
 80059f8:	3720      	adds	r7, #32
 80059fa:	46bd      	mov	sp, r7
 80059fc:	bd80      	pop	{r7, pc}
 80059fe:	bf00      	nop
 8005a00:	200003e8 	.word	0x200003e8

08005a04 <osSemaphoreNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8005a04:	b580      	push	{r7, lr}
 8005a06:	b08c      	sub	sp, #48	; 0x30
 8005a08:	af02      	add	r7, sp, #8
 8005a0a:	60f8      	str	r0, [r7, #12]
 8005a0c:	60b9      	str	r1, [r7, #8]
 8005a0e:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8005a10:	2300      	movs	r3, #0
 8005a12:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005a14:	f3ef 8305 	mrs	r3, IPSR
 8005a18:	61bb      	str	r3, [r7, #24]
  return(result);
 8005a1a:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	f040 8086 	bne.w	8005b2e <osSemaphoreNew+0x12a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005a22:	f3ef 8310 	mrs	r3, PRIMASK
 8005a26:	617b      	str	r3, [r7, #20]
  return(result);
 8005a28:	697b      	ldr	r3, [r7, #20]
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d17f      	bne.n	8005b2e <osSemaphoreNew+0x12a>
 8005a2e:	4b42      	ldr	r3, [pc, #264]	; (8005b38 <osSemaphoreNew+0x134>)
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	2b02      	cmp	r3, #2
 8005a34:	d105      	bne.n	8005a42 <osSemaphoreNew+0x3e>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005a36:	f3ef 8311 	mrs	r3, BASEPRI
 8005a3a:	613b      	str	r3, [r7, #16]
  return(result);
 8005a3c:	693b      	ldr	r3, [r7, #16]
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d175      	bne.n	8005b2e <osSemaphoreNew+0x12a>
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d072      	beq.n	8005b2e <osSemaphoreNew+0x12a>
 8005a48:	68ba      	ldr	r2, [r7, #8]
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	429a      	cmp	r2, r3
 8005a4e:	d86e      	bhi.n	8005b2e <osSemaphoreNew+0x12a>
    mem = -1;
 8005a50:	f04f 33ff 	mov.w	r3, #4294967295
 8005a54:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d015      	beq.n	8005a88 <osSemaphoreNew+0x84>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	689b      	ldr	r3, [r3, #8]
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d006      	beq.n	8005a72 <osSemaphoreNew+0x6e>
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	68db      	ldr	r3, [r3, #12]
 8005a68:	2b4f      	cmp	r3, #79	; 0x4f
 8005a6a:	d902      	bls.n	8005a72 <osSemaphoreNew+0x6e>
        mem = 1;
 8005a6c:	2301      	movs	r3, #1
 8005a6e:	623b      	str	r3, [r7, #32]
 8005a70:	e00c      	b.n	8005a8c <osSemaphoreNew+0x88>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	689b      	ldr	r3, [r3, #8]
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d108      	bne.n	8005a8c <osSemaphoreNew+0x88>
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	68db      	ldr	r3, [r3, #12]
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d104      	bne.n	8005a8c <osSemaphoreNew+0x88>
          mem = 0;
 8005a82:	2300      	movs	r3, #0
 8005a84:	623b      	str	r3, [r7, #32]
 8005a86:	e001      	b.n	8005a8c <osSemaphoreNew+0x88>
        }
      }
    }
    else {
      mem = 0;
 8005a88:	2300      	movs	r3, #0
 8005a8a:	623b      	str	r3, [r7, #32]
    }

    if (mem != -1) {
 8005a8c:	6a3b      	ldr	r3, [r7, #32]
 8005a8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a92:	d04c      	beq.n	8005b2e <osSemaphoreNew+0x12a>
      if (max_count == 1U) {
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	2b01      	cmp	r3, #1
 8005a98:	d128      	bne.n	8005aec <osSemaphoreNew+0xe8>
        if (mem == 1) {
 8005a9a:	6a3b      	ldr	r3, [r7, #32]
 8005a9c:	2b01      	cmp	r3, #1
 8005a9e:	d10a      	bne.n	8005ab6 <osSemaphoreNew+0xb2>
          hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	689b      	ldr	r3, [r3, #8]
 8005aa4:	2203      	movs	r2, #3
 8005aa6:	9200      	str	r2, [sp, #0]
 8005aa8:	2200      	movs	r2, #0
 8005aaa:	2100      	movs	r1, #0
 8005aac:	2001      	movs	r0, #1
 8005aae:	f000 fa53 	bl	8005f58 <xQueueGenericCreateStatic>
 8005ab2:	6278      	str	r0, [r7, #36]	; 0x24
 8005ab4:	e005      	b.n	8005ac2 <osSemaphoreNew+0xbe>
        }
        else {
          hSemaphore = xSemaphoreCreateBinary();
 8005ab6:	2203      	movs	r2, #3
 8005ab8:	2100      	movs	r1, #0
 8005aba:	2001      	movs	r0, #1
 8005abc:	f000 fac3 	bl	8006046 <xQueueGenericCreate>
 8005ac0:	6278      	str	r0, [r7, #36]	; 0x24
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8005ac2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d022      	beq.n	8005b0e <osSemaphoreNew+0x10a>
 8005ac8:	68bb      	ldr	r3, [r7, #8]
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d01f      	beq.n	8005b0e <osSemaphoreNew+0x10a>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8005ace:	2300      	movs	r3, #0
 8005ad0:	2200      	movs	r2, #0
 8005ad2:	2100      	movs	r1, #0
 8005ad4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005ad6:	f000 fc39 	bl	800634c <xQueueGenericSend>
 8005ada:	4603      	mov	r3, r0
 8005adc:	2b01      	cmp	r3, #1
 8005ade:	d016      	beq.n	8005b0e <osSemaphoreNew+0x10a>
            vSemaphoreDelete (hSemaphore);
 8005ae0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005ae2:	f001 f8c3 	bl	8006c6c <vQueueDelete>
            hSemaphore = NULL;
 8005ae6:	2300      	movs	r3, #0
 8005ae8:	627b      	str	r3, [r7, #36]	; 0x24
 8005aea:	e010      	b.n	8005b0e <osSemaphoreNew+0x10a>
          }
        }
      }
      else {
        if (mem == 1) {
 8005aec:	6a3b      	ldr	r3, [r7, #32]
 8005aee:	2b01      	cmp	r3, #1
 8005af0:	d108      	bne.n	8005b04 <osSemaphoreNew+0x100>
          hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	689b      	ldr	r3, [r3, #8]
 8005af6:	461a      	mov	r2, r3
 8005af8:	68b9      	ldr	r1, [r7, #8]
 8005afa:	68f8      	ldr	r0, [r7, #12]
 8005afc:	f000 fbbb 	bl	8006276 <xQueueCreateCountingSemaphoreStatic>
 8005b00:	6278      	str	r0, [r7, #36]	; 0x24
 8005b02:	e004      	b.n	8005b0e <osSemaphoreNew+0x10a>
        }
        else {
          hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8005b04:	68b9      	ldr	r1, [r7, #8]
 8005b06:	68f8      	ldr	r0, [r7, #12]
 8005b08:	f000 fbec 	bl	80062e4 <xQueueCreateCountingSemaphore>
 8005b0c:	6278      	str	r0, [r7, #36]	; 0x24
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8005b0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d00c      	beq.n	8005b2e <osSemaphoreNew+0x12a>
        if (attr != NULL) {
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d003      	beq.n	8005b22 <osSemaphoreNew+0x11e>
          name = attr->name;
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	61fb      	str	r3, [r7, #28]
 8005b20:	e001      	b.n	8005b26 <osSemaphoreNew+0x122>
        } else {
          name = NULL;
 8005b22:	2300      	movs	r3, #0
 8005b24:	61fb      	str	r3, [r7, #28]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8005b26:	69f9      	ldr	r1, [r7, #28]
 8005b28:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005b2a:	f001 f9eb 	bl	8006f04 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8005b2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8005b30:	4618      	mov	r0, r3
 8005b32:	3728      	adds	r7, #40	; 0x28
 8005b34:	46bd      	mov	sp, r7
 8005b36:	bd80      	pop	{r7, pc}
 8005b38:	200003e8 	.word	0x200003e8

08005b3c <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8005b3c:	b580      	push	{r7, lr}
 8005b3e:	b088      	sub	sp, #32
 8005b40:	af00      	add	r7, sp, #0
 8005b42:	6078      	str	r0, [r7, #4]
 8005b44:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8005b4a:	2300      	movs	r3, #0
 8005b4c:	61fb      	str	r3, [r7, #28]

  if (hSemaphore == NULL) {
 8005b4e:	69bb      	ldr	r3, [r7, #24]
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d103      	bne.n	8005b5c <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8005b54:	f06f 0303 	mvn.w	r3, #3
 8005b58:	61fb      	str	r3, [r7, #28]
 8005b5a:	e04b      	b.n	8005bf4 <osSemaphoreAcquire+0xb8>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005b5c:	f3ef 8305 	mrs	r3, IPSR
 8005b60:	617b      	str	r3, [r7, #20]
  return(result);
 8005b62:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d10f      	bne.n	8005b88 <osSemaphoreAcquire+0x4c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005b68:	f3ef 8310 	mrs	r3, PRIMASK
 8005b6c:	613b      	str	r3, [r7, #16]
  return(result);
 8005b6e:	693b      	ldr	r3, [r7, #16]
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d109      	bne.n	8005b88 <osSemaphoreAcquire+0x4c>
 8005b74:	4b22      	ldr	r3, [pc, #136]	; (8005c00 <osSemaphoreAcquire+0xc4>)
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	2b02      	cmp	r3, #2
 8005b7a:	d128      	bne.n	8005bce <osSemaphoreAcquire+0x92>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005b7c:	f3ef 8311 	mrs	r3, BASEPRI
 8005b80:	60fb      	str	r3, [r7, #12]
  return(result);
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d022      	beq.n	8005bce <osSemaphoreAcquire+0x92>
    if (timeout != 0U) {
 8005b88:	683b      	ldr	r3, [r7, #0]
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d003      	beq.n	8005b96 <osSemaphoreAcquire+0x5a>
      stat = osErrorParameter;
 8005b8e:	f06f 0303 	mvn.w	r3, #3
 8005b92:	61fb      	str	r3, [r7, #28]
    if (timeout != 0U) {
 8005b94:	e02d      	b.n	8005bf2 <osSemaphoreAcquire+0xb6>
    }
    else {
      yield = pdFALSE;
 8005b96:	2300      	movs	r3, #0
 8005b98:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 8005b9a:	f107 0308 	add.w	r3, r7, #8
 8005b9e:	461a      	mov	r2, r3
 8005ba0:	2100      	movs	r1, #0
 8005ba2:	69b8      	ldr	r0, [r7, #24]
 8005ba4:	f000 ffe2 	bl	8006b6c <xQueueReceiveFromISR>
 8005ba8:	4603      	mov	r3, r0
 8005baa:	2b01      	cmp	r3, #1
 8005bac:	d003      	beq.n	8005bb6 <osSemaphoreAcquire+0x7a>
        stat = osErrorResource;
 8005bae:	f06f 0302 	mvn.w	r3, #2
 8005bb2:	61fb      	str	r3, [r7, #28]
    if (timeout != 0U) {
 8005bb4:	e01d      	b.n	8005bf2 <osSemaphoreAcquire+0xb6>
      } else {
        portYIELD_FROM_ISR (yield);
 8005bb6:	68bb      	ldr	r3, [r7, #8]
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d01a      	beq.n	8005bf2 <osSemaphoreAcquire+0xb6>
 8005bbc:	4b11      	ldr	r3, [pc, #68]	; (8005c04 <osSemaphoreAcquire+0xc8>)
 8005bbe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005bc2:	601a      	str	r2, [r3, #0]
 8005bc4:	f3bf 8f4f 	dsb	sy
 8005bc8:	f3bf 8f6f 	isb	sy
    if (timeout != 0U) {
 8005bcc:	e011      	b.n	8005bf2 <osSemaphoreAcquire+0xb6>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 8005bce:	6839      	ldr	r1, [r7, #0]
 8005bd0:	69b8      	ldr	r0, [r7, #24]
 8005bd2:	f000 febf 	bl	8006954 <xQueueSemaphoreTake>
 8005bd6:	4603      	mov	r3, r0
 8005bd8:	2b01      	cmp	r3, #1
 8005bda:	d00b      	beq.n	8005bf4 <osSemaphoreAcquire+0xb8>
      if (timeout != 0U) {
 8005bdc:	683b      	ldr	r3, [r7, #0]
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d003      	beq.n	8005bea <osSemaphoreAcquire+0xae>
        stat = osErrorTimeout;
 8005be2:	f06f 0301 	mvn.w	r3, #1
 8005be6:	61fb      	str	r3, [r7, #28]
 8005be8:	e004      	b.n	8005bf4 <osSemaphoreAcquire+0xb8>
      } else {
        stat = osErrorResource;
 8005bea:	f06f 0302 	mvn.w	r3, #2
 8005bee:	61fb      	str	r3, [r7, #28]
 8005bf0:	e000      	b.n	8005bf4 <osSemaphoreAcquire+0xb8>
    if (timeout != 0U) {
 8005bf2:	bf00      	nop
      }
    }
  }

  return (stat);
 8005bf4:	69fb      	ldr	r3, [r7, #28]
}
 8005bf6:	4618      	mov	r0, r3
 8005bf8:	3720      	adds	r7, #32
 8005bfa:	46bd      	mov	sp, r7
 8005bfc:	bd80      	pop	{r7, pc}
 8005bfe:	bf00      	nop
 8005c00:	200003e8 	.word	0x200003e8
 8005c04:	e000ed04 	.word	0xe000ed04

08005c08 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8005c08:	b580      	push	{r7, lr}
 8005c0a:	b088      	sub	sp, #32
 8005c0c:	af00      	add	r7, sp, #0
 8005c0e:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8005c14:	2300      	movs	r3, #0
 8005c16:	61fb      	str	r3, [r7, #28]

  if (hSemaphore == NULL) {
 8005c18:	69bb      	ldr	r3, [r7, #24]
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d103      	bne.n	8005c26 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 8005c1e:	f06f 0303 	mvn.w	r3, #3
 8005c22:	61fb      	str	r3, [r7, #28]
 8005c24:	e03e      	b.n	8005ca4 <osSemaphoreRelease+0x9c>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005c26:	f3ef 8305 	mrs	r3, IPSR
 8005c2a:	617b      	str	r3, [r7, #20]
  return(result);
 8005c2c:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d10f      	bne.n	8005c52 <osSemaphoreRelease+0x4a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005c32:	f3ef 8310 	mrs	r3, PRIMASK
 8005c36:	613b      	str	r3, [r7, #16]
  return(result);
 8005c38:	693b      	ldr	r3, [r7, #16]
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d109      	bne.n	8005c52 <osSemaphoreRelease+0x4a>
 8005c3e:	4b1c      	ldr	r3, [pc, #112]	; (8005cb0 <osSemaphoreRelease+0xa8>)
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	2b02      	cmp	r3, #2
 8005c44:	d120      	bne.n	8005c88 <osSemaphoreRelease+0x80>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005c46:	f3ef 8311 	mrs	r3, BASEPRI
 8005c4a:	60fb      	str	r3, [r7, #12]
  return(result);
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d01a      	beq.n	8005c88 <osSemaphoreRelease+0x80>
    yield = pdFALSE;
 8005c52:	2300      	movs	r3, #0
 8005c54:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8005c56:	f107 0308 	add.w	r3, r7, #8
 8005c5a:	4619      	mov	r1, r3
 8005c5c:	69b8      	ldr	r0, [r7, #24]
 8005c5e:	f000 fd0b 	bl	8006678 <xQueueGiveFromISR>
 8005c62:	4603      	mov	r3, r0
 8005c64:	2b01      	cmp	r3, #1
 8005c66:	d003      	beq.n	8005c70 <osSemaphoreRelease+0x68>
      stat = osErrorResource;
 8005c68:	f06f 0302 	mvn.w	r3, #2
 8005c6c:	61fb      	str	r3, [r7, #28]
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8005c6e:	e018      	b.n	8005ca2 <osSemaphoreRelease+0x9a>
    } else {
      portYIELD_FROM_ISR (yield);
 8005c70:	68bb      	ldr	r3, [r7, #8]
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d015      	beq.n	8005ca2 <osSemaphoreRelease+0x9a>
 8005c76:	4b0f      	ldr	r3, [pc, #60]	; (8005cb4 <osSemaphoreRelease+0xac>)
 8005c78:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005c7c:	601a      	str	r2, [r3, #0]
 8005c7e:	f3bf 8f4f 	dsb	sy
 8005c82:	f3bf 8f6f 	isb	sy
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8005c86:	e00c      	b.n	8005ca2 <osSemaphoreRelease+0x9a>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8005c88:	2300      	movs	r3, #0
 8005c8a:	2200      	movs	r2, #0
 8005c8c:	2100      	movs	r1, #0
 8005c8e:	69b8      	ldr	r0, [r7, #24]
 8005c90:	f000 fb5c 	bl	800634c <xQueueGenericSend>
 8005c94:	4603      	mov	r3, r0
 8005c96:	2b01      	cmp	r3, #1
 8005c98:	d004      	beq.n	8005ca4 <osSemaphoreRelease+0x9c>
      stat = osErrorResource;
 8005c9a:	f06f 0302 	mvn.w	r3, #2
 8005c9e:	61fb      	str	r3, [r7, #28]
 8005ca0:	e000      	b.n	8005ca4 <osSemaphoreRelease+0x9c>
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8005ca2:	bf00      	nop
    }
  }

  return (stat);
 8005ca4:	69fb      	ldr	r3, [r7, #28]
}
 8005ca6:	4618      	mov	r0, r3
 8005ca8:	3720      	adds	r7, #32
 8005caa:	46bd      	mov	sp, r7
 8005cac:	bd80      	pop	{r7, pc}
 8005cae:	bf00      	nop
 8005cb0:	200003e8 	.word	0x200003e8
 8005cb4:	e000ed04 	.word	0xe000ed04

08005cb8 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8005cb8:	b480      	push	{r7}
 8005cba:	b085      	sub	sp, #20
 8005cbc:	af00      	add	r7, sp, #0
 8005cbe:	60f8      	str	r0, [r7, #12]
 8005cc0:	60b9      	str	r1, [r7, #8]
 8005cc2:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	4a07      	ldr	r2, [pc, #28]	; (8005ce4 <vApplicationGetIdleTaskMemory+0x2c>)
 8005cc8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8005cca:	68bb      	ldr	r3, [r7, #8]
 8005ccc:	4a06      	ldr	r2, [pc, #24]	; (8005ce8 <vApplicationGetIdleTaskMemory+0x30>)
 8005cce:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	2280      	movs	r2, #128	; 0x80
 8005cd4:	601a      	str	r2, [r3, #0]
}
 8005cd6:	bf00      	nop
 8005cd8:	3714      	adds	r7, #20
 8005cda:	46bd      	mov	sp, r7
 8005cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce0:	4770      	bx	lr
 8005ce2:	bf00      	nop
 8005ce4:	200003ec 	.word	0x200003ec
 8005ce8:	200004a8 	.word	0x200004a8

08005cec <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8005cec:	b480      	push	{r7}
 8005cee:	b085      	sub	sp, #20
 8005cf0:	af00      	add	r7, sp, #0
 8005cf2:	60f8      	str	r0, [r7, #12]
 8005cf4:	60b9      	str	r1, [r7, #8]
 8005cf6:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	4a07      	ldr	r2, [pc, #28]	; (8005d18 <vApplicationGetTimerTaskMemory+0x2c>)
 8005cfc:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8005cfe:	68bb      	ldr	r3, [r7, #8]
 8005d00:	4a06      	ldr	r2, [pc, #24]	; (8005d1c <vApplicationGetTimerTaskMemory+0x30>)
 8005d02:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005d0a:	601a      	str	r2, [r3, #0]
}
 8005d0c:	bf00      	nop
 8005d0e:	3714      	adds	r7, #20
 8005d10:	46bd      	mov	sp, r7
 8005d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d16:	4770      	bx	lr
 8005d18:	200006a8 	.word	0x200006a8
 8005d1c:	20000764 	.word	0x20000764

08005d20 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005d20:	b480      	push	{r7}
 8005d22:	b083      	sub	sp, #12
 8005d24:	af00      	add	r7, sp, #0
 8005d26:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	f103 0208 	add.w	r2, r3, #8
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	f04f 32ff 	mov.w	r2, #4294967295
 8005d38:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	f103 0208 	add.w	r2, r3, #8
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	f103 0208 	add.w	r2, r3, #8
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	2200      	movs	r2, #0
 8005d52:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005d54:	bf00      	nop
 8005d56:	370c      	adds	r7, #12
 8005d58:	46bd      	mov	sp, r7
 8005d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d5e:	4770      	bx	lr

08005d60 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005d60:	b480      	push	{r7}
 8005d62:	b083      	sub	sp, #12
 8005d64:	af00      	add	r7, sp, #0
 8005d66:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	2200      	movs	r2, #0
 8005d6c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005d6e:	bf00      	nop
 8005d70:	370c      	adds	r7, #12
 8005d72:	46bd      	mov	sp, r7
 8005d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d78:	4770      	bx	lr

08005d7a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005d7a:	b480      	push	{r7}
 8005d7c:	b085      	sub	sp, #20
 8005d7e:	af00      	add	r7, sp, #0
 8005d80:	6078      	str	r0, [r7, #4]
 8005d82:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	685b      	ldr	r3, [r3, #4]
 8005d88:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005d8a:	683b      	ldr	r3, [r7, #0]
 8005d8c:	68fa      	ldr	r2, [r7, #12]
 8005d8e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	689a      	ldr	r2, [r3, #8]
 8005d94:	683b      	ldr	r3, [r7, #0]
 8005d96:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	689b      	ldr	r3, [r3, #8]
 8005d9c:	683a      	ldr	r2, [r7, #0]
 8005d9e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	683a      	ldr	r2, [r7, #0]
 8005da4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8005da6:	683b      	ldr	r3, [r7, #0]
 8005da8:	687a      	ldr	r2, [r7, #4]
 8005daa:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	1c5a      	adds	r2, r3, #1
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	601a      	str	r2, [r3, #0]
}
 8005db6:	bf00      	nop
 8005db8:	3714      	adds	r7, #20
 8005dba:	46bd      	mov	sp, r7
 8005dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc0:	4770      	bx	lr

08005dc2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005dc2:	b480      	push	{r7}
 8005dc4:	b085      	sub	sp, #20
 8005dc6:	af00      	add	r7, sp, #0
 8005dc8:	6078      	str	r0, [r7, #4]
 8005dca:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005dcc:	683b      	ldr	r3, [r7, #0]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005dd2:	68bb      	ldr	r3, [r7, #8]
 8005dd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005dd8:	d103      	bne.n	8005de2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	691b      	ldr	r3, [r3, #16]
 8005dde:	60fb      	str	r3, [r7, #12]
 8005de0:	e00c      	b.n	8005dfc <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	3308      	adds	r3, #8
 8005de6:	60fb      	str	r3, [r7, #12]
 8005de8:	e002      	b.n	8005df0 <vListInsert+0x2e>
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	685b      	ldr	r3, [r3, #4]
 8005dee:	60fb      	str	r3, [r7, #12]
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	685b      	ldr	r3, [r3, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	68ba      	ldr	r2, [r7, #8]
 8005df8:	429a      	cmp	r2, r3
 8005dfa:	d2f6      	bcs.n	8005dea <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	685a      	ldr	r2, [r3, #4]
 8005e00:	683b      	ldr	r3, [r7, #0]
 8005e02:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005e04:	683b      	ldr	r3, [r7, #0]
 8005e06:	685b      	ldr	r3, [r3, #4]
 8005e08:	683a      	ldr	r2, [r7, #0]
 8005e0a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005e0c:	683b      	ldr	r3, [r7, #0]
 8005e0e:	68fa      	ldr	r2, [r7, #12]
 8005e10:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	683a      	ldr	r2, [r7, #0]
 8005e16:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8005e18:	683b      	ldr	r3, [r7, #0]
 8005e1a:	687a      	ldr	r2, [r7, #4]
 8005e1c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	1c5a      	adds	r2, r3, #1
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	601a      	str	r2, [r3, #0]
}
 8005e28:	bf00      	nop
 8005e2a:	3714      	adds	r7, #20
 8005e2c:	46bd      	mov	sp, r7
 8005e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e32:	4770      	bx	lr

08005e34 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005e34:	b480      	push	{r7}
 8005e36:	b085      	sub	sp, #20
 8005e38:	af00      	add	r7, sp, #0
 8005e3a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	691b      	ldr	r3, [r3, #16]
 8005e40:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	685b      	ldr	r3, [r3, #4]
 8005e46:	687a      	ldr	r2, [r7, #4]
 8005e48:	6892      	ldr	r2, [r2, #8]
 8005e4a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	689b      	ldr	r3, [r3, #8]
 8005e50:	687a      	ldr	r2, [r7, #4]
 8005e52:	6852      	ldr	r2, [r2, #4]
 8005e54:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	685b      	ldr	r3, [r3, #4]
 8005e5a:	687a      	ldr	r2, [r7, #4]
 8005e5c:	429a      	cmp	r2, r3
 8005e5e:	d103      	bne.n	8005e68 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	689a      	ldr	r2, [r3, #8]
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	2200      	movs	r2, #0
 8005e6c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	1e5a      	subs	r2, r3, #1
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	681b      	ldr	r3, [r3, #0]
}
 8005e7c:	4618      	mov	r0, r3
 8005e7e:	3714      	adds	r7, #20
 8005e80:	46bd      	mov	sp, r7
 8005e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e86:	4770      	bx	lr

08005e88 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005e88:	b580      	push	{r7, lr}
 8005e8a:	b084      	sub	sp, #16
 8005e8c:	af00      	add	r7, sp, #0
 8005e8e:	6078      	str	r0, [r7, #4]
 8005e90:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d10a      	bne.n	8005eb2 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005e9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ea0:	f383 8811 	msr	BASEPRI, r3
 8005ea4:	f3bf 8f6f 	isb	sy
 8005ea8:	f3bf 8f4f 	dsb	sy
 8005eac:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8005eae:	bf00      	nop
 8005eb0:	e7fe      	b.n	8005eb0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8005eb2:	f002 fd3f 	bl	8008934 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	681a      	ldr	r2, [r3, #0]
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005ebe:	68f9      	ldr	r1, [r7, #12]
 8005ec0:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8005ec2:	fb01 f303 	mul.w	r3, r1, r3
 8005ec6:	441a      	add	r2, r3
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	2200      	movs	r2, #0
 8005ed0:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	681a      	ldr	r2, [r3, #0]
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	681a      	ldr	r2, [r3, #0]
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005ee2:	3b01      	subs	r3, #1
 8005ee4:	68f9      	ldr	r1, [r7, #12]
 8005ee6:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8005ee8:	fb01 f303 	mul.w	r3, r1, r3
 8005eec:	441a      	add	r2, r3
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	22ff      	movs	r2, #255	; 0xff
 8005ef6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	22ff      	movs	r2, #255	; 0xff
 8005efe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8005f02:	683b      	ldr	r3, [r7, #0]
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d114      	bne.n	8005f32 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	691b      	ldr	r3, [r3, #16]
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d01a      	beq.n	8005f46 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	3310      	adds	r3, #16
 8005f14:	4618      	mov	r0, r3
 8005f16:	f001 fd11 	bl	800793c <xTaskRemoveFromEventList>
 8005f1a:	4603      	mov	r3, r0
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d012      	beq.n	8005f46 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8005f20:	4b0c      	ldr	r3, [pc, #48]	; (8005f54 <xQueueGenericReset+0xcc>)
 8005f22:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005f26:	601a      	str	r2, [r3, #0]
 8005f28:	f3bf 8f4f 	dsb	sy
 8005f2c:	f3bf 8f6f 	isb	sy
 8005f30:	e009      	b.n	8005f46 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	3310      	adds	r3, #16
 8005f36:	4618      	mov	r0, r3
 8005f38:	f7ff fef2 	bl	8005d20 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	3324      	adds	r3, #36	; 0x24
 8005f40:	4618      	mov	r0, r3
 8005f42:	f7ff feed 	bl	8005d20 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005f46:	f002 fd25 	bl	8008994 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005f4a:	2301      	movs	r3, #1
}
 8005f4c:	4618      	mov	r0, r3
 8005f4e:	3710      	adds	r7, #16
 8005f50:	46bd      	mov	sp, r7
 8005f52:	bd80      	pop	{r7, pc}
 8005f54:	e000ed04 	.word	0xe000ed04

08005f58 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005f58:	b580      	push	{r7, lr}
 8005f5a:	b08e      	sub	sp, #56	; 0x38
 8005f5c:	af02      	add	r7, sp, #8
 8005f5e:	60f8      	str	r0, [r7, #12]
 8005f60:	60b9      	str	r1, [r7, #8]
 8005f62:	607a      	str	r2, [r7, #4]
 8005f64:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d10a      	bne.n	8005f82 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8005f6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f70:	f383 8811 	msr	BASEPRI, r3
 8005f74:	f3bf 8f6f 	isb	sy
 8005f78:	f3bf 8f4f 	dsb	sy
 8005f7c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8005f7e:	bf00      	nop
 8005f80:	e7fe      	b.n	8005f80 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8005f82:	683b      	ldr	r3, [r7, #0]
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d10a      	bne.n	8005f9e <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8005f88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f8c:	f383 8811 	msr	BASEPRI, r3
 8005f90:	f3bf 8f6f 	isb	sy
 8005f94:	f3bf 8f4f 	dsb	sy
 8005f98:	627b      	str	r3, [r7, #36]	; 0x24
}
 8005f9a:	bf00      	nop
 8005f9c:	e7fe      	b.n	8005f9c <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d002      	beq.n	8005faa <xQueueGenericCreateStatic+0x52>
 8005fa4:	68bb      	ldr	r3, [r7, #8]
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d001      	beq.n	8005fae <xQueueGenericCreateStatic+0x56>
 8005faa:	2301      	movs	r3, #1
 8005fac:	e000      	b.n	8005fb0 <xQueueGenericCreateStatic+0x58>
 8005fae:	2300      	movs	r3, #0
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d10a      	bne.n	8005fca <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8005fb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005fb8:	f383 8811 	msr	BASEPRI, r3
 8005fbc:	f3bf 8f6f 	isb	sy
 8005fc0:	f3bf 8f4f 	dsb	sy
 8005fc4:	623b      	str	r3, [r7, #32]
}
 8005fc6:	bf00      	nop
 8005fc8:	e7fe      	b.n	8005fc8 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d102      	bne.n	8005fd6 <xQueueGenericCreateStatic+0x7e>
 8005fd0:	68bb      	ldr	r3, [r7, #8]
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d101      	bne.n	8005fda <xQueueGenericCreateStatic+0x82>
 8005fd6:	2301      	movs	r3, #1
 8005fd8:	e000      	b.n	8005fdc <xQueueGenericCreateStatic+0x84>
 8005fda:	2300      	movs	r3, #0
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d10a      	bne.n	8005ff6 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8005fe0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005fe4:	f383 8811 	msr	BASEPRI, r3
 8005fe8:	f3bf 8f6f 	isb	sy
 8005fec:	f3bf 8f4f 	dsb	sy
 8005ff0:	61fb      	str	r3, [r7, #28]
}
 8005ff2:	bf00      	nop
 8005ff4:	e7fe      	b.n	8005ff4 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8005ff6:	2350      	movs	r3, #80	; 0x50
 8005ff8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8005ffa:	697b      	ldr	r3, [r7, #20]
 8005ffc:	2b50      	cmp	r3, #80	; 0x50
 8005ffe:	d00a      	beq.n	8006016 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8006000:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006004:	f383 8811 	msr	BASEPRI, r3
 8006008:	f3bf 8f6f 	isb	sy
 800600c:	f3bf 8f4f 	dsb	sy
 8006010:	61bb      	str	r3, [r7, #24]
}
 8006012:	bf00      	nop
 8006014:	e7fe      	b.n	8006014 <xQueueGenericCreateStatic+0xbc>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006016:	683b      	ldr	r3, [r7, #0]
 8006018:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800601a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800601c:	2b00      	cmp	r3, #0
 800601e:	d00d      	beq.n	800603c <xQueueGenericCreateStatic+0xe4>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8006020:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006022:	2201      	movs	r2, #1
 8006024:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006028:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800602c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800602e:	9300      	str	r3, [sp, #0]
 8006030:	4613      	mov	r3, r2
 8006032:	687a      	ldr	r2, [r7, #4]
 8006034:	68b9      	ldr	r1, [r7, #8]
 8006036:	68f8      	ldr	r0, [r7, #12]
 8006038:	f000 f843 	bl	80060c2 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 800603c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800603e:	4618      	mov	r0, r3
 8006040:	3730      	adds	r7, #48	; 0x30
 8006042:	46bd      	mov	sp, r7
 8006044:	bd80      	pop	{r7, pc}

08006046 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8006046:	b580      	push	{r7, lr}
 8006048:	b08a      	sub	sp, #40	; 0x28
 800604a:	af02      	add	r7, sp, #8
 800604c:	60f8      	str	r0, [r7, #12]
 800604e:	60b9      	str	r1, [r7, #8]
 8006050:	4613      	mov	r3, r2
 8006052:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	2b00      	cmp	r3, #0
 8006058:	d10a      	bne.n	8006070 <xQueueGenericCreate+0x2a>
	__asm volatile
 800605a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800605e:	f383 8811 	msr	BASEPRI, r3
 8006062:	f3bf 8f6f 	isb	sy
 8006066:	f3bf 8f4f 	dsb	sy
 800606a:	613b      	str	r3, [r7, #16]
}
 800606c:	bf00      	nop
 800606e:	e7fe      	b.n	800606e <xQueueGenericCreate+0x28>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8006070:	68bb      	ldr	r3, [r7, #8]
 8006072:	2b00      	cmp	r3, #0
 8006074:	d102      	bne.n	800607c <xQueueGenericCreate+0x36>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8006076:	2300      	movs	r3, #0
 8006078:	61fb      	str	r3, [r7, #28]
 800607a:	e004      	b.n	8006086 <xQueueGenericCreate+0x40>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	68ba      	ldr	r2, [r7, #8]
 8006080:	fb02 f303 	mul.w	r3, r2, r3
 8006084:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8006086:	69fb      	ldr	r3, [r7, #28]
 8006088:	3350      	adds	r3, #80	; 0x50
 800608a:	4618      	mov	r0, r3
 800608c:	f002 fd74 	bl	8008b78 <pvPortMalloc>
 8006090:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8006092:	69bb      	ldr	r3, [r7, #24]
 8006094:	2b00      	cmp	r3, #0
 8006096:	d00f      	beq.n	80060b8 <xQueueGenericCreate+0x72>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8006098:	69bb      	ldr	r3, [r7, #24]
 800609a:	3350      	adds	r3, #80	; 0x50
 800609c:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800609e:	69bb      	ldr	r3, [r7, #24]
 80060a0:	2200      	movs	r2, #0
 80060a2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80060a6:	79fa      	ldrb	r2, [r7, #7]
 80060a8:	69bb      	ldr	r3, [r7, #24]
 80060aa:	9300      	str	r3, [sp, #0]
 80060ac:	4613      	mov	r3, r2
 80060ae:	697a      	ldr	r2, [r7, #20]
 80060b0:	68b9      	ldr	r1, [r7, #8]
 80060b2:	68f8      	ldr	r0, [r7, #12]
 80060b4:	f000 f805 	bl	80060c2 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 80060b8:	69bb      	ldr	r3, [r7, #24]
	}
 80060ba:	4618      	mov	r0, r3
 80060bc:	3720      	adds	r7, #32
 80060be:	46bd      	mov	sp, r7
 80060c0:	bd80      	pop	{r7, pc}

080060c2 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80060c2:	b580      	push	{r7, lr}
 80060c4:	b084      	sub	sp, #16
 80060c6:	af00      	add	r7, sp, #0
 80060c8:	60f8      	str	r0, [r7, #12]
 80060ca:	60b9      	str	r1, [r7, #8]
 80060cc:	607a      	str	r2, [r7, #4]
 80060ce:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80060d0:	68bb      	ldr	r3, [r7, #8]
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d103      	bne.n	80060de <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80060d6:	69bb      	ldr	r3, [r7, #24]
 80060d8:	69ba      	ldr	r2, [r7, #24]
 80060da:	601a      	str	r2, [r3, #0]
 80060dc:	e002      	b.n	80060e4 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80060de:	69bb      	ldr	r3, [r7, #24]
 80060e0:	687a      	ldr	r2, [r7, #4]
 80060e2:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80060e4:	69bb      	ldr	r3, [r7, #24]
 80060e6:	68fa      	ldr	r2, [r7, #12]
 80060e8:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80060ea:	69bb      	ldr	r3, [r7, #24]
 80060ec:	68ba      	ldr	r2, [r7, #8]
 80060ee:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80060f0:	2101      	movs	r1, #1
 80060f2:	69b8      	ldr	r0, [r7, #24]
 80060f4:	f7ff fec8 	bl	8005e88 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80060f8:	69bb      	ldr	r3, [r7, #24]
 80060fa:	78fa      	ldrb	r2, [r7, #3]
 80060fc:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8006100:	bf00      	nop
 8006102:	3710      	adds	r7, #16
 8006104:	46bd      	mov	sp, r7
 8006106:	bd80      	pop	{r7, pc}

08006108 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8006108:	b580      	push	{r7, lr}
 800610a:	b082      	sub	sp, #8
 800610c:	af00      	add	r7, sp, #0
 800610e:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	2b00      	cmp	r3, #0
 8006114:	d00e      	beq.n	8006134 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->pxMutexHolder = NULL;
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	2200      	movs	r2, #0
 800611a:	605a      	str	r2, [r3, #4]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	2200      	movs	r2, #0
 8006120:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.uxRecursiveCallCount = 0;
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	2200      	movs	r2, #0
 8006126:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8006128:	2300      	movs	r3, #0
 800612a:	2200      	movs	r2, #0
 800612c:	2100      	movs	r1, #0
 800612e:	6878      	ldr	r0, [r7, #4]
 8006130:	f000 f90c 	bl	800634c <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8006134:	bf00      	nop
 8006136:	3708      	adds	r7, #8
 8006138:	46bd      	mov	sp, r7
 800613a:	bd80      	pop	{r7, pc}

0800613c <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800613c:	b580      	push	{r7, lr}
 800613e:	b086      	sub	sp, #24
 8006140:	af00      	add	r7, sp, #0
 8006142:	4603      	mov	r3, r0
 8006144:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8006146:	2301      	movs	r3, #1
 8006148:	617b      	str	r3, [r7, #20]
 800614a:	2300      	movs	r3, #0
 800614c:	613b      	str	r3, [r7, #16]

		pxNewQueue = ( Queue_t * ) xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800614e:	79fb      	ldrb	r3, [r7, #7]
 8006150:	461a      	mov	r2, r3
 8006152:	6939      	ldr	r1, [r7, #16]
 8006154:	6978      	ldr	r0, [r7, #20]
 8006156:	f7ff ff76 	bl	8006046 <xQueueGenericCreate>
 800615a:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( pxNewQueue );
 800615c:	68f8      	ldr	r0, [r7, #12]
 800615e:	f7ff ffd3 	bl	8006108 <prvInitialiseMutex>

		return pxNewQueue;
 8006162:	68fb      	ldr	r3, [r7, #12]
	}
 8006164:	4618      	mov	r0, r3
 8006166:	3718      	adds	r7, #24
 8006168:	46bd      	mov	sp, r7
 800616a:	bd80      	pop	{r7, pc}

0800616c <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800616c:	b580      	push	{r7, lr}
 800616e:	b088      	sub	sp, #32
 8006170:	af02      	add	r7, sp, #8
 8006172:	4603      	mov	r3, r0
 8006174:	6039      	str	r1, [r7, #0]
 8006176:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8006178:	2301      	movs	r3, #1
 800617a:	617b      	str	r3, [r7, #20]
 800617c:	2300      	movs	r3, #0
 800617e:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		pxNewQueue = ( Queue_t * ) xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8006180:	79fb      	ldrb	r3, [r7, #7]
 8006182:	9300      	str	r3, [sp, #0]
 8006184:	683b      	ldr	r3, [r7, #0]
 8006186:	2200      	movs	r2, #0
 8006188:	6939      	ldr	r1, [r7, #16]
 800618a:	6978      	ldr	r0, [r7, #20]
 800618c:	f7ff fee4 	bl	8005f58 <xQueueGenericCreateStatic>
 8006190:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( pxNewQueue );
 8006192:	68f8      	ldr	r0, [r7, #12]
 8006194:	f7ff ffb8 	bl	8006108 <prvInitialiseMutex>

		return pxNewQueue;
 8006198:	68fb      	ldr	r3, [r7, #12]
	}
 800619a:	4618      	mov	r0, r3
 800619c:	3718      	adds	r7, #24
 800619e:	46bd      	mov	sp, r7
 80061a0:	bd80      	pop	{r7, pc}

080061a2 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 80061a2:	b590      	push	{r4, r7, lr}
 80061a4:	b087      	sub	sp, #28
 80061a6:	af00      	add	r7, sp, #0
 80061a8:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 80061ae:	693b      	ldr	r3, [r7, #16]
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d10a      	bne.n	80061ca <xQueueGiveMutexRecursive+0x28>
	__asm volatile
 80061b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061b8:	f383 8811 	msr	BASEPRI, r3
 80061bc:	f3bf 8f6f 	isb	sy
 80061c0:	f3bf 8f4f 	dsb	sy
 80061c4:	60fb      	str	r3, [r7, #12]
}
 80061c6:	bf00      	nop
 80061c8:	e7fe      	b.n	80061c8 <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->pxMutexHolder == ( void * ) xTaskGetCurrentTaskHandle() ) /*lint !e961 Not a redundant cast as TaskHandle_t is a typedef. */
 80061ca:	693b      	ldr	r3, [r7, #16]
 80061cc:	685c      	ldr	r4, [r3, #4]
 80061ce:	f001 fd7d 	bl	8007ccc <xTaskGetCurrentTaskHandle>
 80061d2:	4603      	mov	r3, r0
 80061d4:	429c      	cmp	r4, r3
 80061d6:	d111      	bne.n	80061fc <xQueueGiveMutexRecursive+0x5a>
			/* uxRecursiveCallCount cannot be zero if pxMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.uxRecursiveCallCount )--;
 80061d8:	693b      	ldr	r3, [r7, #16]
 80061da:	68db      	ldr	r3, [r3, #12]
 80061dc:	1e5a      	subs	r2, r3, #1
 80061de:	693b      	ldr	r3, [r7, #16]
 80061e0:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 80061e2:	693b      	ldr	r3, [r7, #16]
 80061e4:	68db      	ldr	r3, [r3, #12]
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d105      	bne.n	80061f6 <xQueueGiveMutexRecursive+0x54>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 80061ea:	2300      	movs	r3, #0
 80061ec:	2200      	movs	r2, #0
 80061ee:	2100      	movs	r1, #0
 80061f0:	6938      	ldr	r0, [r7, #16]
 80061f2:	f000 f8ab 	bl	800634c <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 80061f6:	2301      	movs	r3, #1
 80061f8:	617b      	str	r3, [r7, #20]
 80061fa:	e001      	b.n	8006200 <xQueueGiveMutexRecursive+0x5e>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 80061fc:	2300      	movs	r3, #0
 80061fe:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 8006200:	697b      	ldr	r3, [r7, #20]
	}
 8006202:	4618      	mov	r0, r3
 8006204:	371c      	adds	r7, #28
 8006206:	46bd      	mov	sp, r7
 8006208:	bd90      	pop	{r4, r7, pc}

0800620a <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 800620a:	b590      	push	{r4, r7, lr}
 800620c:	b087      	sub	sp, #28
 800620e:	af00      	add	r7, sp, #0
 8006210:	6078      	str	r0, [r7, #4]
 8006212:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8006218:	693b      	ldr	r3, [r7, #16]
 800621a:	2b00      	cmp	r3, #0
 800621c:	d10a      	bne.n	8006234 <xQueueTakeMutexRecursive+0x2a>
	__asm volatile
 800621e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006222:	f383 8811 	msr	BASEPRI, r3
 8006226:	f3bf 8f6f 	isb	sy
 800622a:	f3bf 8f4f 	dsb	sy
 800622e:	60fb      	str	r3, [r7, #12]
}
 8006230:	bf00      	nop
 8006232:	e7fe      	b.n	8006232 <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->pxMutexHolder == ( void * ) xTaskGetCurrentTaskHandle() ) /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 8006234:	693b      	ldr	r3, [r7, #16]
 8006236:	685c      	ldr	r4, [r3, #4]
 8006238:	f001 fd48 	bl	8007ccc <xTaskGetCurrentTaskHandle>
 800623c:	4603      	mov	r3, r0
 800623e:	429c      	cmp	r4, r3
 8006240:	d107      	bne.n	8006252 <xQueueTakeMutexRecursive+0x48>
		{
			( pxMutex->u.uxRecursiveCallCount )++;
 8006242:	693b      	ldr	r3, [r7, #16]
 8006244:	68db      	ldr	r3, [r3, #12]
 8006246:	1c5a      	adds	r2, r3, #1
 8006248:	693b      	ldr	r3, [r7, #16]
 800624a:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 800624c:	2301      	movs	r3, #1
 800624e:	617b      	str	r3, [r7, #20]
 8006250:	e00c      	b.n	800626c <xQueueTakeMutexRecursive+0x62>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 8006252:	6839      	ldr	r1, [r7, #0]
 8006254:	6938      	ldr	r0, [r7, #16]
 8006256:	f000 fb7d 	bl	8006954 <xQueueSemaphoreTake>
 800625a:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 800625c:	697b      	ldr	r3, [r7, #20]
 800625e:	2b00      	cmp	r3, #0
 8006260:	d004      	beq.n	800626c <xQueueTakeMutexRecursive+0x62>
			{
				( pxMutex->u.uxRecursiveCallCount )++;
 8006262:	693b      	ldr	r3, [r7, #16]
 8006264:	68db      	ldr	r3, [r3, #12]
 8006266:	1c5a      	adds	r2, r3, #1
 8006268:	693b      	ldr	r3, [r7, #16]
 800626a:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 800626c:	697b      	ldr	r3, [r7, #20]
	}
 800626e:	4618      	mov	r0, r3
 8006270:	371c      	adds	r7, #28
 8006272:	46bd      	mov	sp, r7
 8006274:	bd90      	pop	{r4, r7, pc}

08006276 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8006276:	b580      	push	{r7, lr}
 8006278:	b08a      	sub	sp, #40	; 0x28
 800627a:	af02      	add	r7, sp, #8
 800627c:	60f8      	str	r0, [r7, #12]
 800627e:	60b9      	str	r1, [r7, #8]
 8006280:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	2b00      	cmp	r3, #0
 8006286:	d10a      	bne.n	800629e <xQueueCreateCountingSemaphoreStatic+0x28>
	__asm volatile
 8006288:	f04f 0350 	mov.w	r3, #80	; 0x50
 800628c:	f383 8811 	msr	BASEPRI, r3
 8006290:	f3bf 8f6f 	isb	sy
 8006294:	f3bf 8f4f 	dsb	sy
 8006298:	61bb      	str	r3, [r7, #24]
}
 800629a:	bf00      	nop
 800629c:	e7fe      	b.n	800629c <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 800629e:	68ba      	ldr	r2, [r7, #8]
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	429a      	cmp	r2, r3
 80062a4:	d90a      	bls.n	80062bc <xQueueCreateCountingSemaphoreStatic+0x46>
	__asm volatile
 80062a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062aa:	f383 8811 	msr	BASEPRI, r3
 80062ae:	f3bf 8f6f 	isb	sy
 80062b2:	f3bf 8f4f 	dsb	sy
 80062b6:	617b      	str	r3, [r7, #20]
}
 80062b8:	bf00      	nop
 80062ba:	e7fe      	b.n	80062ba <xQueueCreateCountingSemaphoreStatic+0x44>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 80062bc:	2302      	movs	r3, #2
 80062be:	9300      	str	r3, [sp, #0]
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	2200      	movs	r2, #0
 80062c4:	2100      	movs	r1, #0
 80062c6:	68f8      	ldr	r0, [r7, #12]
 80062c8:	f7ff fe46 	bl	8005f58 <xQueueGenericCreateStatic>
 80062cc:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 80062ce:	69fb      	ldr	r3, [r7, #28]
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d002      	beq.n	80062da <xQueueCreateCountingSemaphoreStatic+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 80062d4:	69fb      	ldr	r3, [r7, #28]
 80062d6:	68ba      	ldr	r2, [r7, #8]
 80062d8:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 80062da:	69fb      	ldr	r3, [r7, #28]
	}
 80062dc:	4618      	mov	r0, r3
 80062de:	3720      	adds	r7, #32
 80062e0:	46bd      	mov	sp, r7
 80062e2:	bd80      	pop	{r7, pc}

080062e4 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 80062e4:	b580      	push	{r7, lr}
 80062e6:	b086      	sub	sp, #24
 80062e8:	af00      	add	r7, sp, #0
 80062ea:	6078      	str	r0, [r7, #4]
 80062ec:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d10a      	bne.n	800630a <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 80062f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062f8:	f383 8811 	msr	BASEPRI, r3
 80062fc:	f3bf 8f6f 	isb	sy
 8006300:	f3bf 8f4f 	dsb	sy
 8006304:	613b      	str	r3, [r7, #16]
}
 8006306:	bf00      	nop
 8006308:	e7fe      	b.n	8006308 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 800630a:	683a      	ldr	r2, [r7, #0]
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	429a      	cmp	r2, r3
 8006310:	d90a      	bls.n	8006328 <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 8006312:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006316:	f383 8811 	msr	BASEPRI, r3
 800631a:	f3bf 8f6f 	isb	sy
 800631e:	f3bf 8f4f 	dsb	sy
 8006322:	60fb      	str	r3, [r7, #12]
}
 8006324:	bf00      	nop
 8006326:	e7fe      	b.n	8006326 <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8006328:	2202      	movs	r2, #2
 800632a:	2100      	movs	r1, #0
 800632c:	6878      	ldr	r0, [r7, #4]
 800632e:	f7ff fe8a 	bl	8006046 <xQueueGenericCreate>
 8006332:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8006334:	697b      	ldr	r3, [r7, #20]
 8006336:	2b00      	cmp	r3, #0
 8006338:	d002      	beq.n	8006340 <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800633a:	697b      	ldr	r3, [r7, #20]
 800633c:	683a      	ldr	r2, [r7, #0]
 800633e:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8006340:	697b      	ldr	r3, [r7, #20]
	}
 8006342:	4618      	mov	r0, r3
 8006344:	3718      	adds	r7, #24
 8006346:	46bd      	mov	sp, r7
 8006348:	bd80      	pop	{r7, pc}
	...

0800634c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800634c:	b580      	push	{r7, lr}
 800634e:	b08e      	sub	sp, #56	; 0x38
 8006350:	af00      	add	r7, sp, #0
 8006352:	60f8      	str	r0, [r7, #12]
 8006354:	60b9      	str	r1, [r7, #8]
 8006356:	607a      	str	r2, [r7, #4]
 8006358:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800635a:	2300      	movs	r3, #0
 800635c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8006362:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006364:	2b00      	cmp	r3, #0
 8006366:	d10a      	bne.n	800637e <xQueueGenericSend+0x32>
	__asm volatile
 8006368:	f04f 0350 	mov.w	r3, #80	; 0x50
 800636c:	f383 8811 	msr	BASEPRI, r3
 8006370:	f3bf 8f6f 	isb	sy
 8006374:	f3bf 8f4f 	dsb	sy
 8006378:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800637a:	bf00      	nop
 800637c:	e7fe      	b.n	800637c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800637e:	68bb      	ldr	r3, [r7, #8]
 8006380:	2b00      	cmp	r3, #0
 8006382:	d103      	bne.n	800638c <xQueueGenericSend+0x40>
 8006384:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006386:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006388:	2b00      	cmp	r3, #0
 800638a:	d101      	bne.n	8006390 <xQueueGenericSend+0x44>
 800638c:	2301      	movs	r3, #1
 800638e:	e000      	b.n	8006392 <xQueueGenericSend+0x46>
 8006390:	2300      	movs	r3, #0
 8006392:	2b00      	cmp	r3, #0
 8006394:	d10a      	bne.n	80063ac <xQueueGenericSend+0x60>
	__asm volatile
 8006396:	f04f 0350 	mov.w	r3, #80	; 0x50
 800639a:	f383 8811 	msr	BASEPRI, r3
 800639e:	f3bf 8f6f 	isb	sy
 80063a2:	f3bf 8f4f 	dsb	sy
 80063a6:	627b      	str	r3, [r7, #36]	; 0x24
}
 80063a8:	bf00      	nop
 80063aa:	e7fe      	b.n	80063aa <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80063ac:	683b      	ldr	r3, [r7, #0]
 80063ae:	2b02      	cmp	r3, #2
 80063b0:	d103      	bne.n	80063ba <xQueueGenericSend+0x6e>
 80063b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80063b6:	2b01      	cmp	r3, #1
 80063b8:	d101      	bne.n	80063be <xQueueGenericSend+0x72>
 80063ba:	2301      	movs	r3, #1
 80063bc:	e000      	b.n	80063c0 <xQueueGenericSend+0x74>
 80063be:	2300      	movs	r3, #0
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d10a      	bne.n	80063da <xQueueGenericSend+0x8e>
	__asm volatile
 80063c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063c8:	f383 8811 	msr	BASEPRI, r3
 80063cc:	f3bf 8f6f 	isb	sy
 80063d0:	f3bf 8f4f 	dsb	sy
 80063d4:	623b      	str	r3, [r7, #32]
}
 80063d6:	bf00      	nop
 80063d8:	e7fe      	b.n	80063d8 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80063da:	f001 fc87 	bl	8007cec <xTaskGetSchedulerState>
 80063de:	4603      	mov	r3, r0
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d102      	bne.n	80063ea <xQueueGenericSend+0x9e>
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d101      	bne.n	80063ee <xQueueGenericSend+0xa2>
 80063ea:	2301      	movs	r3, #1
 80063ec:	e000      	b.n	80063f0 <xQueueGenericSend+0xa4>
 80063ee:	2300      	movs	r3, #0
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	d10a      	bne.n	800640a <xQueueGenericSend+0xbe>
	__asm volatile
 80063f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063f8:	f383 8811 	msr	BASEPRI, r3
 80063fc:	f3bf 8f6f 	isb	sy
 8006400:	f3bf 8f4f 	dsb	sy
 8006404:	61fb      	str	r3, [r7, #28]
}
 8006406:	bf00      	nop
 8006408:	e7fe      	b.n	8006408 <xQueueGenericSend+0xbc>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800640a:	f002 fa93 	bl	8008934 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800640e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006410:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006412:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006414:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006416:	429a      	cmp	r2, r3
 8006418:	d302      	bcc.n	8006420 <xQueueGenericSend+0xd4>
 800641a:	683b      	ldr	r3, [r7, #0]
 800641c:	2b02      	cmp	r3, #2
 800641e:	d129      	bne.n	8006474 <xQueueGenericSend+0x128>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006420:	683a      	ldr	r2, [r7, #0]
 8006422:	68b9      	ldr	r1, [r7, #8]
 8006424:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006426:	f000 fc5c 	bl	8006ce2 <prvCopyDataToQueue>
 800642a:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800642c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800642e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006430:	2b00      	cmp	r3, #0
 8006432:	d010      	beq.n	8006456 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006434:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006436:	3324      	adds	r3, #36	; 0x24
 8006438:	4618      	mov	r0, r3
 800643a:	f001 fa7f 	bl	800793c <xTaskRemoveFromEventList>
 800643e:	4603      	mov	r3, r0
 8006440:	2b00      	cmp	r3, #0
 8006442:	d013      	beq.n	800646c <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8006444:	4b3f      	ldr	r3, [pc, #252]	; (8006544 <xQueueGenericSend+0x1f8>)
 8006446:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800644a:	601a      	str	r2, [r3, #0]
 800644c:	f3bf 8f4f 	dsb	sy
 8006450:	f3bf 8f6f 	isb	sy
 8006454:	e00a      	b.n	800646c <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8006456:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006458:	2b00      	cmp	r3, #0
 800645a:	d007      	beq.n	800646c <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800645c:	4b39      	ldr	r3, [pc, #228]	; (8006544 <xQueueGenericSend+0x1f8>)
 800645e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006462:	601a      	str	r2, [r3, #0]
 8006464:	f3bf 8f4f 	dsb	sy
 8006468:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800646c:	f002 fa92 	bl	8008994 <vPortExitCritical>
				return pdPASS;
 8006470:	2301      	movs	r3, #1
 8006472:	e063      	b.n	800653c <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	2b00      	cmp	r3, #0
 8006478:	d103      	bne.n	8006482 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800647a:	f002 fa8b 	bl	8008994 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800647e:	2300      	movs	r3, #0
 8006480:	e05c      	b.n	800653c <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006482:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006484:	2b00      	cmp	r3, #0
 8006486:	d106      	bne.n	8006496 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006488:	f107 0314 	add.w	r3, r7, #20
 800648c:	4618      	mov	r0, r3
 800648e:	f001 fab9 	bl	8007a04 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006492:	2301      	movs	r3, #1
 8006494:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006496:	f002 fa7d 	bl	8008994 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800649a:	f001 f80f 	bl	80074bc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800649e:	f002 fa49 	bl	8008934 <vPortEnterCritical>
 80064a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064a4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80064a8:	b25b      	sxtb	r3, r3
 80064aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064ae:	d103      	bne.n	80064b8 <xQueueGenericSend+0x16c>
 80064b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064b2:	2200      	movs	r2, #0
 80064b4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80064b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064ba:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80064be:	b25b      	sxtb	r3, r3
 80064c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064c4:	d103      	bne.n	80064ce <xQueueGenericSend+0x182>
 80064c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064c8:	2200      	movs	r2, #0
 80064ca:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80064ce:	f002 fa61 	bl	8008994 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80064d2:	1d3a      	adds	r2, r7, #4
 80064d4:	f107 0314 	add.w	r3, r7, #20
 80064d8:	4611      	mov	r1, r2
 80064da:	4618      	mov	r0, r3
 80064dc:	f001 faa8 	bl	8007a30 <xTaskCheckForTimeOut>
 80064e0:	4603      	mov	r3, r0
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d124      	bne.n	8006530 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80064e6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80064e8:	f000 fcf3 	bl	8006ed2 <prvIsQueueFull>
 80064ec:	4603      	mov	r3, r0
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d018      	beq.n	8006524 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80064f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064f4:	3310      	adds	r3, #16
 80064f6:	687a      	ldr	r2, [r7, #4]
 80064f8:	4611      	mov	r1, r2
 80064fa:	4618      	mov	r0, r3
 80064fc:	f001 f9ce 	bl	800789c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006500:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006502:	f000 fc7e 	bl	8006e02 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8006506:	f000 ffe7 	bl	80074d8 <xTaskResumeAll>
 800650a:	4603      	mov	r3, r0
 800650c:	2b00      	cmp	r3, #0
 800650e:	f47f af7c 	bne.w	800640a <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8006512:	4b0c      	ldr	r3, [pc, #48]	; (8006544 <xQueueGenericSend+0x1f8>)
 8006514:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006518:	601a      	str	r2, [r3, #0]
 800651a:	f3bf 8f4f 	dsb	sy
 800651e:	f3bf 8f6f 	isb	sy
 8006522:	e772      	b.n	800640a <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8006524:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006526:	f000 fc6c 	bl	8006e02 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800652a:	f000 ffd5 	bl	80074d8 <xTaskResumeAll>
 800652e:	e76c      	b.n	800640a <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8006530:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006532:	f000 fc66 	bl	8006e02 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006536:	f000 ffcf 	bl	80074d8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800653a:	2300      	movs	r3, #0
		}
	}
}
 800653c:	4618      	mov	r0, r3
 800653e:	3738      	adds	r7, #56	; 0x38
 8006540:	46bd      	mov	sp, r7
 8006542:	bd80      	pop	{r7, pc}
 8006544:	e000ed04 	.word	0xe000ed04

08006548 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8006548:	b580      	push	{r7, lr}
 800654a:	b08e      	sub	sp, #56	; 0x38
 800654c:	af00      	add	r7, sp, #0
 800654e:	60f8      	str	r0, [r7, #12]
 8006550:	60b9      	str	r1, [r7, #8]
 8006552:	607a      	str	r2, [r7, #4]
 8006554:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800655a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800655c:	2b00      	cmp	r3, #0
 800655e:	d10a      	bne.n	8006576 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8006560:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006564:	f383 8811 	msr	BASEPRI, r3
 8006568:	f3bf 8f6f 	isb	sy
 800656c:	f3bf 8f4f 	dsb	sy
 8006570:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006572:	bf00      	nop
 8006574:	e7fe      	b.n	8006574 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006576:	68bb      	ldr	r3, [r7, #8]
 8006578:	2b00      	cmp	r3, #0
 800657a:	d103      	bne.n	8006584 <xQueueGenericSendFromISR+0x3c>
 800657c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800657e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006580:	2b00      	cmp	r3, #0
 8006582:	d101      	bne.n	8006588 <xQueueGenericSendFromISR+0x40>
 8006584:	2301      	movs	r3, #1
 8006586:	e000      	b.n	800658a <xQueueGenericSendFromISR+0x42>
 8006588:	2300      	movs	r3, #0
 800658a:	2b00      	cmp	r3, #0
 800658c:	d10a      	bne.n	80065a4 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800658e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006592:	f383 8811 	msr	BASEPRI, r3
 8006596:	f3bf 8f6f 	isb	sy
 800659a:	f3bf 8f4f 	dsb	sy
 800659e:	623b      	str	r3, [r7, #32]
}
 80065a0:	bf00      	nop
 80065a2:	e7fe      	b.n	80065a2 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80065a4:	683b      	ldr	r3, [r7, #0]
 80065a6:	2b02      	cmp	r3, #2
 80065a8:	d103      	bne.n	80065b2 <xQueueGenericSendFromISR+0x6a>
 80065aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80065ae:	2b01      	cmp	r3, #1
 80065b0:	d101      	bne.n	80065b6 <xQueueGenericSendFromISR+0x6e>
 80065b2:	2301      	movs	r3, #1
 80065b4:	e000      	b.n	80065b8 <xQueueGenericSendFromISR+0x70>
 80065b6:	2300      	movs	r3, #0
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d10a      	bne.n	80065d2 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 80065bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065c0:	f383 8811 	msr	BASEPRI, r3
 80065c4:	f3bf 8f6f 	isb	sy
 80065c8:	f3bf 8f4f 	dsb	sy
 80065cc:	61fb      	str	r3, [r7, #28]
}
 80065ce:	bf00      	nop
 80065d0:	e7fe      	b.n	80065d0 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80065d2:	f002 fa91 	bl	8008af8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80065d6:	f3ef 8211 	mrs	r2, BASEPRI
 80065da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065de:	f383 8811 	msr	BASEPRI, r3
 80065e2:	f3bf 8f6f 	isb	sy
 80065e6:	f3bf 8f4f 	dsb	sy
 80065ea:	61ba      	str	r2, [r7, #24]
 80065ec:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80065ee:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80065f0:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80065f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065f4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80065f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80065fa:	429a      	cmp	r2, r3
 80065fc:	d302      	bcc.n	8006604 <xQueueGenericSendFromISR+0xbc>
 80065fe:	683b      	ldr	r3, [r7, #0]
 8006600:	2b02      	cmp	r3, #2
 8006602:	d12c      	bne.n	800665e <xQueueGenericSendFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006604:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006606:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800660a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800660e:	683a      	ldr	r2, [r7, #0]
 8006610:	68b9      	ldr	r1, [r7, #8]
 8006612:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006614:	f000 fb65 	bl	8006ce2 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006618:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800661c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006620:	d112      	bne.n	8006648 <xQueueGenericSendFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006622:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006624:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006626:	2b00      	cmp	r3, #0
 8006628:	d016      	beq.n	8006658 <xQueueGenericSendFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800662a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800662c:	3324      	adds	r3, #36	; 0x24
 800662e:	4618      	mov	r0, r3
 8006630:	f001 f984 	bl	800793c <xTaskRemoveFromEventList>
 8006634:	4603      	mov	r3, r0
 8006636:	2b00      	cmp	r3, #0
 8006638:	d00e      	beq.n	8006658 <xQueueGenericSendFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	2b00      	cmp	r3, #0
 800663e:	d00b      	beq.n	8006658 <xQueueGenericSendFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	2201      	movs	r2, #1
 8006644:	601a      	str	r2, [r3, #0]
 8006646:	e007      	b.n	8006658 <xQueueGenericSendFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006648:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800664c:	3301      	adds	r3, #1
 800664e:	b2db      	uxtb	r3, r3
 8006650:	b25a      	sxtb	r2, r3
 8006652:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006654:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8006658:	2301      	movs	r3, #1
 800665a:	637b      	str	r3, [r7, #52]	; 0x34
		{
 800665c:	e001      	b.n	8006662 <xQueueGenericSendFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800665e:	2300      	movs	r3, #0
 8006660:	637b      	str	r3, [r7, #52]	; 0x34
 8006662:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006664:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006666:	693b      	ldr	r3, [r7, #16]
 8006668:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800666c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800666e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8006670:	4618      	mov	r0, r3
 8006672:	3738      	adds	r7, #56	; 0x38
 8006674:	46bd      	mov	sp, r7
 8006676:	bd80      	pop	{r7, pc}

08006678 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8006678:	b580      	push	{r7, lr}
 800667a:	b08e      	sub	sp, #56	; 0x38
 800667c:	af00      	add	r7, sp, #0
 800667e:	6078      	str	r0, [r7, #4]
 8006680:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8006686:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006688:	2b00      	cmp	r3, #0
 800668a:	d10a      	bne.n	80066a2 <xQueueGiveFromISR+0x2a>
	__asm volatile
 800668c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006690:	f383 8811 	msr	BASEPRI, r3
 8006694:	f3bf 8f6f 	isb	sy
 8006698:	f3bf 8f4f 	dsb	sy
 800669c:	623b      	str	r3, [r7, #32]
}
 800669e:	bf00      	nop
 80066a0:	e7fe      	b.n	80066a0 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80066a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d00a      	beq.n	80066c0 <xQueueGiveFromISR+0x48>
	__asm volatile
 80066aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066ae:	f383 8811 	msr	BASEPRI, r3
 80066b2:	f3bf 8f6f 	isb	sy
 80066b6:	f3bf 8f4f 	dsb	sy
 80066ba:	61fb      	str	r3, [r7, #28]
}
 80066bc:	bf00      	nop
 80066be:	e7fe      	b.n	80066be <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
 80066c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d103      	bne.n	80066d0 <xQueueGiveFromISR+0x58>
 80066c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066ca:	685b      	ldr	r3, [r3, #4]
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d101      	bne.n	80066d4 <xQueueGiveFromISR+0x5c>
 80066d0:	2301      	movs	r3, #1
 80066d2:	e000      	b.n	80066d6 <xQueueGiveFromISR+0x5e>
 80066d4:	2300      	movs	r3, #0
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d10a      	bne.n	80066f0 <xQueueGiveFromISR+0x78>
	__asm volatile
 80066da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066de:	f383 8811 	msr	BASEPRI, r3
 80066e2:	f3bf 8f6f 	isb	sy
 80066e6:	f3bf 8f4f 	dsb	sy
 80066ea:	61bb      	str	r3, [r7, #24]
}
 80066ec:	bf00      	nop
 80066ee:	e7fe      	b.n	80066ee <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80066f0:	f002 fa02 	bl	8008af8 <vPortValidateInterruptPriority>
	__asm volatile
 80066f4:	f3ef 8211 	mrs	r2, BASEPRI
 80066f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066fc:	f383 8811 	msr	BASEPRI, r3
 8006700:	f3bf 8f6f 	isb	sy
 8006704:	f3bf 8f4f 	dsb	sy
 8006708:	617a      	str	r2, [r7, #20]
 800670a:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800670c:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800670e:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006710:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006712:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006714:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8006716:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006718:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800671a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800671c:	429a      	cmp	r2, r3
 800671e:	d22b      	bcs.n	8006778 <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006720:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006722:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006726:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800672a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800672c:	1c5a      	adds	r2, r3, #1
 800672e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006730:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006732:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8006736:	f1b3 3fff 	cmp.w	r3, #4294967295
 800673a:	d112      	bne.n	8006762 <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800673c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800673e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006740:	2b00      	cmp	r3, #0
 8006742:	d016      	beq.n	8006772 <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006744:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006746:	3324      	adds	r3, #36	; 0x24
 8006748:	4618      	mov	r0, r3
 800674a:	f001 f8f7 	bl	800793c <xTaskRemoveFromEventList>
 800674e:	4603      	mov	r3, r0
 8006750:	2b00      	cmp	r3, #0
 8006752:	d00e      	beq.n	8006772 <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006754:	683b      	ldr	r3, [r7, #0]
 8006756:	2b00      	cmp	r3, #0
 8006758:	d00b      	beq.n	8006772 <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800675a:	683b      	ldr	r3, [r7, #0]
 800675c:	2201      	movs	r2, #1
 800675e:	601a      	str	r2, [r3, #0]
 8006760:	e007      	b.n	8006772 <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006762:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006766:	3301      	adds	r3, #1
 8006768:	b2db      	uxtb	r3, r3
 800676a:	b25a      	sxtb	r2, r3
 800676c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800676e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8006772:	2301      	movs	r3, #1
 8006774:	637b      	str	r3, [r7, #52]	; 0x34
 8006776:	e001      	b.n	800677c <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006778:	2300      	movs	r3, #0
 800677a:	637b      	str	r3, [r7, #52]	; 0x34
 800677c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800677e:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	f383 8811 	msr	BASEPRI, r3
}
 8006786:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006788:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800678a:	4618      	mov	r0, r3
 800678c:	3738      	adds	r7, #56	; 0x38
 800678e:	46bd      	mov	sp, r7
 8006790:	bd80      	pop	{r7, pc}
	...

08006794 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8006794:	b580      	push	{r7, lr}
 8006796:	b08c      	sub	sp, #48	; 0x30
 8006798:	af00      	add	r7, sp, #0
 800679a:	60f8      	str	r0, [r7, #12]
 800679c:	60b9      	str	r1, [r7, #8]
 800679e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80067a0:	2300      	movs	r3, #0
 80067a2:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80067a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d10a      	bne.n	80067c4 <xQueueReceive+0x30>
	__asm volatile
 80067ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067b2:	f383 8811 	msr	BASEPRI, r3
 80067b6:	f3bf 8f6f 	isb	sy
 80067ba:	f3bf 8f4f 	dsb	sy
 80067be:	623b      	str	r3, [r7, #32]
}
 80067c0:	bf00      	nop
 80067c2:	e7fe      	b.n	80067c2 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80067c4:	68bb      	ldr	r3, [r7, #8]
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d103      	bne.n	80067d2 <xQueueReceive+0x3e>
 80067ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d101      	bne.n	80067d6 <xQueueReceive+0x42>
 80067d2:	2301      	movs	r3, #1
 80067d4:	e000      	b.n	80067d8 <xQueueReceive+0x44>
 80067d6:	2300      	movs	r3, #0
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d10a      	bne.n	80067f2 <xQueueReceive+0x5e>
	__asm volatile
 80067dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067e0:	f383 8811 	msr	BASEPRI, r3
 80067e4:	f3bf 8f6f 	isb	sy
 80067e8:	f3bf 8f4f 	dsb	sy
 80067ec:	61fb      	str	r3, [r7, #28]
}
 80067ee:	bf00      	nop
 80067f0:	e7fe      	b.n	80067f0 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80067f2:	f001 fa7b 	bl	8007cec <xTaskGetSchedulerState>
 80067f6:	4603      	mov	r3, r0
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d102      	bne.n	8006802 <xQueueReceive+0x6e>
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d101      	bne.n	8006806 <xQueueReceive+0x72>
 8006802:	2301      	movs	r3, #1
 8006804:	e000      	b.n	8006808 <xQueueReceive+0x74>
 8006806:	2300      	movs	r3, #0
 8006808:	2b00      	cmp	r3, #0
 800680a:	d10a      	bne.n	8006822 <xQueueReceive+0x8e>
	__asm volatile
 800680c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006810:	f383 8811 	msr	BASEPRI, r3
 8006814:	f3bf 8f6f 	isb	sy
 8006818:	f3bf 8f4f 	dsb	sy
 800681c:	61bb      	str	r3, [r7, #24]
}
 800681e:	bf00      	nop
 8006820:	e7fe      	b.n	8006820 <xQueueReceive+0x8c>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8006822:	f002 f887 	bl	8008934 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006826:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006828:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800682a:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800682c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800682e:	2b00      	cmp	r3, #0
 8006830:	d01f      	beq.n	8006872 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006832:	68b9      	ldr	r1, [r7, #8]
 8006834:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006836:	f000 fabe 	bl	8006db6 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800683a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800683c:	1e5a      	subs	r2, r3, #1
 800683e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006840:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006842:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006844:	691b      	ldr	r3, [r3, #16]
 8006846:	2b00      	cmp	r3, #0
 8006848:	d00f      	beq.n	800686a <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800684a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800684c:	3310      	adds	r3, #16
 800684e:	4618      	mov	r0, r3
 8006850:	f001 f874 	bl	800793c <xTaskRemoveFromEventList>
 8006854:	4603      	mov	r3, r0
 8006856:	2b00      	cmp	r3, #0
 8006858:	d007      	beq.n	800686a <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800685a:	4b3d      	ldr	r3, [pc, #244]	; (8006950 <xQueueReceive+0x1bc>)
 800685c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006860:	601a      	str	r2, [r3, #0]
 8006862:	f3bf 8f4f 	dsb	sy
 8006866:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800686a:	f002 f893 	bl	8008994 <vPortExitCritical>
				return pdPASS;
 800686e:	2301      	movs	r3, #1
 8006870:	e069      	b.n	8006946 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	2b00      	cmp	r3, #0
 8006876:	d103      	bne.n	8006880 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006878:	f002 f88c 	bl	8008994 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800687c:	2300      	movs	r3, #0
 800687e:	e062      	b.n	8006946 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006880:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006882:	2b00      	cmp	r3, #0
 8006884:	d106      	bne.n	8006894 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006886:	f107 0310 	add.w	r3, r7, #16
 800688a:	4618      	mov	r0, r3
 800688c:	f001 f8ba 	bl	8007a04 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006890:	2301      	movs	r3, #1
 8006892:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006894:	f002 f87e 	bl	8008994 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006898:	f000 fe10 	bl	80074bc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800689c:	f002 f84a 	bl	8008934 <vPortEnterCritical>
 80068a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80068a2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80068a6:	b25b      	sxtb	r3, r3
 80068a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068ac:	d103      	bne.n	80068b6 <xQueueReceive+0x122>
 80068ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80068b0:	2200      	movs	r2, #0
 80068b2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80068b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80068b8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80068bc:	b25b      	sxtb	r3, r3
 80068be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068c2:	d103      	bne.n	80068cc <xQueueReceive+0x138>
 80068c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80068c6:	2200      	movs	r2, #0
 80068c8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80068cc:	f002 f862 	bl	8008994 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80068d0:	1d3a      	adds	r2, r7, #4
 80068d2:	f107 0310 	add.w	r3, r7, #16
 80068d6:	4611      	mov	r1, r2
 80068d8:	4618      	mov	r0, r3
 80068da:	f001 f8a9 	bl	8007a30 <xTaskCheckForTimeOut>
 80068de:	4603      	mov	r3, r0
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d123      	bne.n	800692c <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80068e4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80068e6:	f000 fade 	bl	8006ea6 <prvIsQueueEmpty>
 80068ea:	4603      	mov	r3, r0
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d017      	beq.n	8006920 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80068f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80068f2:	3324      	adds	r3, #36	; 0x24
 80068f4:	687a      	ldr	r2, [r7, #4]
 80068f6:	4611      	mov	r1, r2
 80068f8:	4618      	mov	r0, r3
 80068fa:	f000 ffcf 	bl	800789c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80068fe:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006900:	f000 fa7f 	bl	8006e02 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006904:	f000 fde8 	bl	80074d8 <xTaskResumeAll>
 8006908:	4603      	mov	r3, r0
 800690a:	2b00      	cmp	r3, #0
 800690c:	d189      	bne.n	8006822 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800690e:	4b10      	ldr	r3, [pc, #64]	; (8006950 <xQueueReceive+0x1bc>)
 8006910:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006914:	601a      	str	r2, [r3, #0]
 8006916:	f3bf 8f4f 	dsb	sy
 800691a:	f3bf 8f6f 	isb	sy
 800691e:	e780      	b.n	8006822 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8006920:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006922:	f000 fa6e 	bl	8006e02 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006926:	f000 fdd7 	bl	80074d8 <xTaskResumeAll>
 800692a:	e77a      	b.n	8006822 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800692c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800692e:	f000 fa68 	bl	8006e02 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006932:	f000 fdd1 	bl	80074d8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006936:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006938:	f000 fab5 	bl	8006ea6 <prvIsQueueEmpty>
 800693c:	4603      	mov	r3, r0
 800693e:	2b00      	cmp	r3, #0
 8006940:	f43f af6f 	beq.w	8006822 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006944:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8006946:	4618      	mov	r0, r3
 8006948:	3730      	adds	r7, #48	; 0x30
 800694a:	46bd      	mov	sp, r7
 800694c:	bd80      	pop	{r7, pc}
 800694e:	bf00      	nop
 8006950:	e000ed04 	.word	0xe000ed04

08006954 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8006954:	b580      	push	{r7, lr}
 8006956:	b08e      	sub	sp, #56	; 0x38
 8006958:	af00      	add	r7, sp, #0
 800695a:	6078      	str	r0, [r7, #4]
 800695c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800695e:	2300      	movs	r3, #0
 8006960:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8006966:	2300      	movs	r3, #0
 8006968:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800696a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800696c:	2b00      	cmp	r3, #0
 800696e:	d10a      	bne.n	8006986 <xQueueSemaphoreTake+0x32>
	__asm volatile
 8006970:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006974:	f383 8811 	msr	BASEPRI, r3
 8006978:	f3bf 8f6f 	isb	sy
 800697c:	f3bf 8f4f 	dsb	sy
 8006980:	623b      	str	r3, [r7, #32]
}
 8006982:	bf00      	nop
 8006984:	e7fe      	b.n	8006984 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8006986:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006988:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800698a:	2b00      	cmp	r3, #0
 800698c:	d00a      	beq.n	80069a4 <xQueueSemaphoreTake+0x50>
	__asm volatile
 800698e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006992:	f383 8811 	msr	BASEPRI, r3
 8006996:	f3bf 8f6f 	isb	sy
 800699a:	f3bf 8f4f 	dsb	sy
 800699e:	61fb      	str	r3, [r7, #28]
}
 80069a0:	bf00      	nop
 80069a2:	e7fe      	b.n	80069a2 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80069a4:	f001 f9a2 	bl	8007cec <xTaskGetSchedulerState>
 80069a8:	4603      	mov	r3, r0
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	d102      	bne.n	80069b4 <xQueueSemaphoreTake+0x60>
 80069ae:	683b      	ldr	r3, [r7, #0]
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	d101      	bne.n	80069b8 <xQueueSemaphoreTake+0x64>
 80069b4:	2301      	movs	r3, #1
 80069b6:	e000      	b.n	80069ba <xQueueSemaphoreTake+0x66>
 80069b8:	2300      	movs	r3, #0
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d10a      	bne.n	80069d4 <xQueueSemaphoreTake+0x80>
	__asm volatile
 80069be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069c2:	f383 8811 	msr	BASEPRI, r3
 80069c6:	f3bf 8f6f 	isb	sy
 80069ca:	f3bf 8f4f 	dsb	sy
 80069ce:	61bb      	str	r3, [r7, #24]
}
 80069d0:	bf00      	nop
 80069d2:	e7fe      	b.n	80069d2 <xQueueSemaphoreTake+0x7e>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 80069d4:	f001 ffae 	bl	8008934 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80069d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80069da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80069dc:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80069de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d024      	beq.n	8006a2e <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80069e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069e6:	1e5a      	subs	r2, r3, #1
 80069e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80069ea:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80069ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d104      	bne.n	80069fe <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 80069f4:	f001 fafa 	bl	8007fec <pvTaskIncrementMutexHeldCount>
 80069f8:	4602      	mov	r2, r0
 80069fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80069fc:	605a      	str	r2, [r3, #4]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80069fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a00:	691b      	ldr	r3, [r3, #16]
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d00f      	beq.n	8006a26 <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006a06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a08:	3310      	adds	r3, #16
 8006a0a:	4618      	mov	r0, r3
 8006a0c:	f000 ff96 	bl	800793c <xTaskRemoveFromEventList>
 8006a10:	4603      	mov	r3, r0
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d007      	beq.n	8006a26 <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006a16:	4b54      	ldr	r3, [pc, #336]	; (8006b68 <xQueueSemaphoreTake+0x214>)
 8006a18:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006a1c:	601a      	str	r2, [r3, #0]
 8006a1e:	f3bf 8f4f 	dsb	sy
 8006a22:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006a26:	f001 ffb5 	bl	8008994 <vPortExitCritical>
				return pdPASS;
 8006a2a:	2301      	movs	r3, #1
 8006a2c:	e097      	b.n	8006b5e <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006a2e:	683b      	ldr	r3, [r7, #0]
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d111      	bne.n	8006a58 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8006a34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d00a      	beq.n	8006a50 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 8006a3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a3e:	f383 8811 	msr	BASEPRI, r3
 8006a42:	f3bf 8f6f 	isb	sy
 8006a46:	f3bf 8f4f 	dsb	sy
 8006a4a:	617b      	str	r3, [r7, #20]
}
 8006a4c:	bf00      	nop
 8006a4e:	e7fe      	b.n	8006a4e <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8006a50:	f001 ffa0 	bl	8008994 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006a54:	2300      	movs	r3, #0
 8006a56:	e082      	b.n	8006b5e <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006a58:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d106      	bne.n	8006a6c <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006a5e:	f107 030c 	add.w	r3, r7, #12
 8006a62:	4618      	mov	r0, r3
 8006a64:	f000 ffce 	bl	8007a04 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006a68:	2301      	movs	r3, #1
 8006a6a:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006a6c:	f001 ff92 	bl	8008994 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006a70:	f000 fd24 	bl	80074bc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006a74:	f001 ff5e 	bl	8008934 <vPortEnterCritical>
 8006a78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a7a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006a7e:	b25b      	sxtb	r3, r3
 8006a80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a84:	d103      	bne.n	8006a8e <xQueueSemaphoreTake+0x13a>
 8006a86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a88:	2200      	movs	r2, #0
 8006a8a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006a8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a90:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006a94:	b25b      	sxtb	r3, r3
 8006a96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a9a:	d103      	bne.n	8006aa4 <xQueueSemaphoreTake+0x150>
 8006a9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a9e:	2200      	movs	r2, #0
 8006aa0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006aa4:	f001 ff76 	bl	8008994 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006aa8:	463a      	mov	r2, r7
 8006aaa:	f107 030c 	add.w	r3, r7, #12
 8006aae:	4611      	mov	r1, r2
 8006ab0:	4618      	mov	r0, r3
 8006ab2:	f000 ffbd 	bl	8007a30 <xTaskCheckForTimeOut>
 8006ab6:	4603      	mov	r3, r0
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d132      	bne.n	8006b22 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006abc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006abe:	f000 f9f2 	bl	8006ea6 <prvIsQueueEmpty>
 8006ac2:	4603      	mov	r3, r0
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d026      	beq.n	8006b16 <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006ac8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d109      	bne.n	8006ae4 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8006ad0:	f001 ff30 	bl	8008934 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 8006ad4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ad6:	685b      	ldr	r3, [r3, #4]
 8006ad8:	4618      	mov	r0, r3
 8006ada:	f001 f925 	bl	8007d28 <xTaskPriorityInherit>
 8006ade:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8006ae0:	f001 ff58 	bl	8008994 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006ae4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ae6:	3324      	adds	r3, #36	; 0x24
 8006ae8:	683a      	ldr	r2, [r7, #0]
 8006aea:	4611      	mov	r1, r2
 8006aec:	4618      	mov	r0, r3
 8006aee:	f000 fed5 	bl	800789c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006af2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006af4:	f000 f985 	bl	8006e02 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006af8:	f000 fcee 	bl	80074d8 <xTaskResumeAll>
 8006afc:	4603      	mov	r3, r0
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	f47f af68 	bne.w	80069d4 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 8006b04:	4b18      	ldr	r3, [pc, #96]	; (8006b68 <xQueueSemaphoreTake+0x214>)
 8006b06:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006b0a:	601a      	str	r2, [r3, #0]
 8006b0c:	f3bf 8f4f 	dsb	sy
 8006b10:	f3bf 8f6f 	isb	sy
 8006b14:	e75e      	b.n	80069d4 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8006b16:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006b18:	f000 f973 	bl	8006e02 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006b1c:	f000 fcdc 	bl	80074d8 <xTaskResumeAll>
 8006b20:	e758      	b.n	80069d4 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8006b22:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006b24:	f000 f96d 	bl	8006e02 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006b28:	f000 fcd6 	bl	80074d8 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006b2c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006b2e:	f000 f9ba 	bl	8006ea6 <prvIsQueueEmpty>
 8006b32:	4603      	mov	r3, r0
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	f43f af4d 	beq.w	80069d4 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8006b3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d00d      	beq.n	8006b5c <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 8006b40:	f001 fef8 	bl	8008934 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8006b44:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006b46:	f000 f8b4 	bl	8006cb2 <prvGetDisinheritPriorityAfterTimeout>
 8006b4a:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( ( void * ) pxQueue->pxMutexHolder, uxHighestWaitingPriority );
 8006b4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b4e:	685b      	ldr	r3, [r3, #4]
 8006b50:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006b52:	4618      	mov	r0, r3
 8006b54:	f001 f9c4 	bl	8007ee0 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8006b58:	f001 ff1c 	bl	8008994 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006b5c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8006b5e:	4618      	mov	r0, r3
 8006b60:	3738      	adds	r7, #56	; 0x38
 8006b62:	46bd      	mov	sp, r7
 8006b64:	bd80      	pop	{r7, pc}
 8006b66:	bf00      	nop
 8006b68:	e000ed04 	.word	0xe000ed04

08006b6c <xQueueReceiveFromISR>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8006b6c:	b580      	push	{r7, lr}
 8006b6e:	b08e      	sub	sp, #56	; 0x38
 8006b70:	af00      	add	r7, sp, #0
 8006b72:	60f8      	str	r0, [r7, #12]
 8006b74:	60b9      	str	r1, [r7, #8]
 8006b76:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8006b7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d10a      	bne.n	8006b98 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 8006b82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b86:	f383 8811 	msr	BASEPRI, r3
 8006b8a:	f3bf 8f6f 	isb	sy
 8006b8e:	f3bf 8f4f 	dsb	sy
 8006b92:	623b      	str	r3, [r7, #32]
}
 8006b94:	bf00      	nop
 8006b96:	e7fe      	b.n	8006b96 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006b98:	68bb      	ldr	r3, [r7, #8]
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	d103      	bne.n	8006ba6 <xQueueReceiveFromISR+0x3a>
 8006b9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ba0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d101      	bne.n	8006baa <xQueueReceiveFromISR+0x3e>
 8006ba6:	2301      	movs	r3, #1
 8006ba8:	e000      	b.n	8006bac <xQueueReceiveFromISR+0x40>
 8006baa:	2300      	movs	r3, #0
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d10a      	bne.n	8006bc6 <xQueueReceiveFromISR+0x5a>
	__asm volatile
 8006bb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006bb4:	f383 8811 	msr	BASEPRI, r3
 8006bb8:	f3bf 8f6f 	isb	sy
 8006bbc:	f3bf 8f4f 	dsb	sy
 8006bc0:	61fb      	str	r3, [r7, #28]
}
 8006bc2:	bf00      	nop
 8006bc4:	e7fe      	b.n	8006bc4 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006bc6:	f001 ff97 	bl	8008af8 <vPortValidateInterruptPriority>
	__asm volatile
 8006bca:	f3ef 8211 	mrs	r2, BASEPRI
 8006bce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006bd2:	f383 8811 	msr	BASEPRI, r3
 8006bd6:	f3bf 8f6f 	isb	sy
 8006bda:	f3bf 8f4f 	dsb	sy
 8006bde:	61ba      	str	r2, [r7, #24]
 8006be0:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8006be2:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006be4:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006be6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006be8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bea:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006bec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d02f      	beq.n	8006c52 <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8006bf2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006bf4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006bf8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006bfc:	68b9      	ldr	r1, [r7, #8]
 8006bfe:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006c00:	f000 f8d9 	bl	8006db6 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006c04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c06:	1e5a      	subs	r2, r3, #1
 8006c08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c0a:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8006c0c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8006c10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c14:	d112      	bne.n	8006c3c <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006c16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c18:	691b      	ldr	r3, [r3, #16]
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d016      	beq.n	8006c4c <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006c1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c20:	3310      	adds	r3, #16
 8006c22:	4618      	mov	r0, r3
 8006c24:	f000 fe8a 	bl	800793c <xTaskRemoveFromEventList>
 8006c28:	4603      	mov	r3, r0
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d00e      	beq.n	8006c4c <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d00b      	beq.n	8006c4c <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	2201      	movs	r2, #1
 8006c38:	601a      	str	r2, [r3, #0]
 8006c3a:	e007      	b.n	8006c4c <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8006c3c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006c40:	3301      	adds	r3, #1
 8006c42:	b2db      	uxtb	r3, r3
 8006c44:	b25a      	sxtb	r2, r3
 8006c46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c48:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8006c4c:	2301      	movs	r3, #1
 8006c4e:	637b      	str	r3, [r7, #52]	; 0x34
 8006c50:	e001      	b.n	8006c56 <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 8006c52:	2300      	movs	r3, #0
 8006c54:	637b      	str	r3, [r7, #52]	; 0x34
 8006c56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c58:	613b      	str	r3, [r7, #16]
	__asm volatile
 8006c5a:	693b      	ldr	r3, [r7, #16]
 8006c5c:	f383 8811 	msr	BASEPRI, r3
}
 8006c60:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006c62:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8006c64:	4618      	mov	r0, r3
 8006c66:	3738      	adds	r7, #56	; 0x38
 8006c68:	46bd      	mov	sp, r7
 8006c6a:	bd80      	pop	{r7, pc}

08006c6c <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8006c6c:	b580      	push	{r7, lr}
 8006c6e:	b084      	sub	sp, #16
 8006c70:	af00      	add	r7, sp, #0
 8006c72:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d10a      	bne.n	8006c94 <vQueueDelete+0x28>
	__asm volatile
 8006c7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c82:	f383 8811 	msr	BASEPRI, r3
 8006c86:	f3bf 8f6f 	isb	sy
 8006c8a:	f3bf 8f4f 	dsb	sy
 8006c8e:	60bb      	str	r3, [r7, #8]
}
 8006c90:	bf00      	nop
 8006c92:	e7fe      	b.n	8006c92 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8006c94:	68f8      	ldr	r0, [r7, #12]
 8006c96:	f000 f95f 	bl	8006f58 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	d102      	bne.n	8006caa <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 8006ca4:	68f8      	ldr	r0, [r7, #12]
 8006ca6:	f002 f82b 	bl	8008d00 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8006caa:	bf00      	nop
 8006cac:	3710      	adds	r7, #16
 8006cae:	46bd      	mov	sp, r7
 8006cb0:	bd80      	pop	{r7, pc}

08006cb2 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8006cb2:	b480      	push	{r7}
 8006cb4:	b085      	sub	sp, #20
 8006cb6:	af00      	add	r7, sp, #0
 8006cb8:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0 )
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d006      	beq.n	8006cd0 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = configMAX_PRIORITIES - listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 8006ccc:	60fb      	str	r3, [r7, #12]
 8006cce:	e001      	b.n	8006cd4 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8006cd0:	2300      	movs	r3, #0
 8006cd2:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8006cd4:	68fb      	ldr	r3, [r7, #12]
	}
 8006cd6:	4618      	mov	r0, r3
 8006cd8:	3714      	adds	r7, #20
 8006cda:	46bd      	mov	sp, r7
 8006cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ce0:	4770      	bx	lr

08006ce2 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006ce2:	b580      	push	{r7, lr}
 8006ce4:	b086      	sub	sp, #24
 8006ce6:	af00      	add	r7, sp, #0
 8006ce8:	60f8      	str	r0, [r7, #12]
 8006cea:	60b9      	str	r1, [r7, #8]
 8006cec:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8006cee:	2300      	movs	r3, #0
 8006cf0:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006cf6:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d10d      	bne.n	8006d1c <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d14d      	bne.n	8006da4 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	685b      	ldr	r3, [r3, #4]
 8006d0c:	4618      	mov	r0, r3
 8006d0e:	f001 f879 	bl	8007e04 <xTaskPriorityDisinherit>
 8006d12:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	2200      	movs	r2, #0
 8006d18:	605a      	str	r2, [r3, #4]
 8006d1a:	e043      	b.n	8006da4 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d119      	bne.n	8006d56 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	6898      	ldr	r0, [r3, #8]
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d2a:	461a      	mov	r2, r3
 8006d2c:	68b9      	ldr	r1, [r7, #8]
 8006d2e:	f002 fa20 	bl	8009172 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	689a      	ldr	r2, [r3, #8]
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d3a:	441a      	add	r2, r3
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	689a      	ldr	r2, [r3, #8]
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	685b      	ldr	r3, [r3, #4]
 8006d48:	429a      	cmp	r2, r3
 8006d4a:	d32b      	bcc.n	8006da4 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	681a      	ldr	r2, [r3, #0]
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	609a      	str	r2, [r3, #8]
 8006d54:	e026      	b.n	8006da4 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	68d8      	ldr	r0, [r3, #12]
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d5e:	461a      	mov	r2, r3
 8006d60:	68b9      	ldr	r1, [r7, #8]
 8006d62:	f002 fa06 	bl	8009172 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	68da      	ldr	r2, [r3, #12]
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d6e:	425b      	negs	r3, r3
 8006d70:	441a      	add	r2, r3
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	68da      	ldr	r2, [r3, #12]
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	429a      	cmp	r2, r3
 8006d80:	d207      	bcs.n	8006d92 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	685a      	ldr	r2, [r3, #4]
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d8a:	425b      	negs	r3, r3
 8006d8c:	441a      	add	r2, r3
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	2b02      	cmp	r3, #2
 8006d96:	d105      	bne.n	8006da4 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006d98:	693b      	ldr	r3, [r7, #16]
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d002      	beq.n	8006da4 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8006d9e:	693b      	ldr	r3, [r7, #16]
 8006da0:	3b01      	subs	r3, #1
 8006da2:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006da4:	693b      	ldr	r3, [r7, #16]
 8006da6:	1c5a      	adds	r2, r3, #1
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8006dac:	697b      	ldr	r3, [r7, #20]
}
 8006dae:	4618      	mov	r0, r3
 8006db0:	3718      	adds	r7, #24
 8006db2:	46bd      	mov	sp, r7
 8006db4:	bd80      	pop	{r7, pc}

08006db6 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8006db6:	b580      	push	{r7, lr}
 8006db8:	b082      	sub	sp, #8
 8006dba:	af00      	add	r7, sp, #0
 8006dbc:	6078      	str	r0, [r7, #4]
 8006dbe:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d018      	beq.n	8006dfa <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	68da      	ldr	r2, [r3, #12]
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006dd0:	441a      	add	r2, r3
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	68da      	ldr	r2, [r3, #12]
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	685b      	ldr	r3, [r3, #4]
 8006dde:	429a      	cmp	r2, r3
 8006de0:	d303      	bcc.n	8006dea <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	681a      	ldr	r2, [r3, #0]
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	68d9      	ldr	r1, [r3, #12]
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006df2:	461a      	mov	r2, r3
 8006df4:	6838      	ldr	r0, [r7, #0]
 8006df6:	f002 f9bc 	bl	8009172 <memcpy>
	}
}
 8006dfa:	bf00      	nop
 8006dfc:	3708      	adds	r7, #8
 8006dfe:	46bd      	mov	sp, r7
 8006e00:	bd80      	pop	{r7, pc}

08006e02 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006e02:	b580      	push	{r7, lr}
 8006e04:	b084      	sub	sp, #16
 8006e06:	af00      	add	r7, sp, #0
 8006e08:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8006e0a:	f001 fd93 	bl	8008934 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006e14:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006e16:	e011      	b.n	8006e3c <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d012      	beq.n	8006e46 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	3324      	adds	r3, #36	; 0x24
 8006e24:	4618      	mov	r0, r3
 8006e26:	f000 fd89 	bl	800793c <xTaskRemoveFromEventList>
 8006e2a:	4603      	mov	r3, r0
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d001      	beq.n	8006e34 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8006e30:	f000 fe60 	bl	8007af4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8006e34:	7bfb      	ldrb	r3, [r7, #15]
 8006e36:	3b01      	subs	r3, #1
 8006e38:	b2db      	uxtb	r3, r3
 8006e3a:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006e3c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	dce9      	bgt.n	8006e18 <prvUnlockQueue+0x16>
 8006e44:	e000      	b.n	8006e48 <prvUnlockQueue+0x46>
					break;
 8006e46:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	22ff      	movs	r2, #255	; 0xff
 8006e4c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8006e50:	f001 fda0 	bl	8008994 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8006e54:	f001 fd6e 	bl	8008934 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006e5e:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006e60:	e011      	b.n	8006e86 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	691b      	ldr	r3, [r3, #16]
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d012      	beq.n	8006e90 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	3310      	adds	r3, #16
 8006e6e:	4618      	mov	r0, r3
 8006e70:	f000 fd64 	bl	800793c <xTaskRemoveFromEventList>
 8006e74:	4603      	mov	r3, r0
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d001      	beq.n	8006e7e <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8006e7a:	f000 fe3b 	bl	8007af4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006e7e:	7bbb      	ldrb	r3, [r7, #14]
 8006e80:	3b01      	subs	r3, #1
 8006e82:	b2db      	uxtb	r3, r3
 8006e84:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006e86:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	dce9      	bgt.n	8006e62 <prvUnlockQueue+0x60>
 8006e8e:	e000      	b.n	8006e92 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8006e90:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	22ff      	movs	r2, #255	; 0xff
 8006e96:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8006e9a:	f001 fd7b 	bl	8008994 <vPortExitCritical>
}
 8006e9e:	bf00      	nop
 8006ea0:	3710      	adds	r7, #16
 8006ea2:	46bd      	mov	sp, r7
 8006ea4:	bd80      	pop	{r7, pc}

08006ea6 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8006ea6:	b580      	push	{r7, lr}
 8006ea8:	b084      	sub	sp, #16
 8006eaa:	af00      	add	r7, sp, #0
 8006eac:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006eae:	f001 fd41 	bl	8008934 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d102      	bne.n	8006ec0 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8006eba:	2301      	movs	r3, #1
 8006ebc:	60fb      	str	r3, [r7, #12]
 8006ebe:	e001      	b.n	8006ec4 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8006ec0:	2300      	movs	r3, #0
 8006ec2:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006ec4:	f001 fd66 	bl	8008994 <vPortExitCritical>

	return xReturn;
 8006ec8:	68fb      	ldr	r3, [r7, #12]
}
 8006eca:	4618      	mov	r0, r3
 8006ecc:	3710      	adds	r7, #16
 8006ece:	46bd      	mov	sp, r7
 8006ed0:	bd80      	pop	{r7, pc}

08006ed2 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8006ed2:	b580      	push	{r7, lr}
 8006ed4:	b084      	sub	sp, #16
 8006ed6:	af00      	add	r7, sp, #0
 8006ed8:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006eda:	f001 fd2b 	bl	8008934 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006ee6:	429a      	cmp	r2, r3
 8006ee8:	d102      	bne.n	8006ef0 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8006eea:	2301      	movs	r3, #1
 8006eec:	60fb      	str	r3, [r7, #12]
 8006eee:	e001      	b.n	8006ef4 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8006ef0:	2300      	movs	r3, #0
 8006ef2:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006ef4:	f001 fd4e 	bl	8008994 <vPortExitCritical>

	return xReturn;
 8006ef8:	68fb      	ldr	r3, [r7, #12]
}
 8006efa:	4618      	mov	r0, r3
 8006efc:	3710      	adds	r7, #16
 8006efe:	46bd      	mov	sp, r7
 8006f00:	bd80      	pop	{r7, pc}
	...

08006f04 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8006f04:	b480      	push	{r7}
 8006f06:	b085      	sub	sp, #20
 8006f08:	af00      	add	r7, sp, #0
 8006f0a:	6078      	str	r0, [r7, #4]
 8006f0c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006f0e:	2300      	movs	r3, #0
 8006f10:	60fb      	str	r3, [r7, #12]
 8006f12:	e014      	b.n	8006f3e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8006f14:	4a0f      	ldr	r2, [pc, #60]	; (8006f54 <vQueueAddToRegistry+0x50>)
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d10b      	bne.n	8006f38 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8006f20:	490c      	ldr	r1, [pc, #48]	; (8006f54 <vQueueAddToRegistry+0x50>)
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	683a      	ldr	r2, [r7, #0]
 8006f26:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8006f2a:	4a0a      	ldr	r2, [pc, #40]	; (8006f54 <vQueueAddToRegistry+0x50>)
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	00db      	lsls	r3, r3, #3
 8006f30:	4413      	add	r3, r2
 8006f32:	687a      	ldr	r2, [r7, #4]
 8006f34:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8006f36:	e006      	b.n	8006f46 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	3301      	adds	r3, #1
 8006f3c:	60fb      	str	r3, [r7, #12]
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	2b07      	cmp	r3, #7
 8006f42:	d9e7      	bls.n	8006f14 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8006f44:	bf00      	nop
 8006f46:	bf00      	nop
 8006f48:	3714      	adds	r7, #20
 8006f4a:	46bd      	mov	sp, r7
 8006f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f50:	4770      	bx	lr
 8006f52:	bf00      	nop
 8006f54:	20005104 	.word	0x20005104

08006f58 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8006f58:	b480      	push	{r7}
 8006f5a:	b085      	sub	sp, #20
 8006f5c:	af00      	add	r7, sp, #0
 8006f5e:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006f60:	2300      	movs	r3, #0
 8006f62:	60fb      	str	r3, [r7, #12]
 8006f64:	e016      	b.n	8006f94 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8006f66:	4a10      	ldr	r2, [pc, #64]	; (8006fa8 <vQueueUnregisterQueue+0x50>)
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	00db      	lsls	r3, r3, #3
 8006f6c:	4413      	add	r3, r2
 8006f6e:	685b      	ldr	r3, [r3, #4]
 8006f70:	687a      	ldr	r2, [r7, #4]
 8006f72:	429a      	cmp	r2, r3
 8006f74:	d10b      	bne.n	8006f8e <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8006f76:	4a0c      	ldr	r2, [pc, #48]	; (8006fa8 <vQueueUnregisterQueue+0x50>)
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	2100      	movs	r1, #0
 8006f7c:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8006f80:	4a09      	ldr	r2, [pc, #36]	; (8006fa8 <vQueueUnregisterQueue+0x50>)
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	00db      	lsls	r3, r3, #3
 8006f86:	4413      	add	r3, r2
 8006f88:	2200      	movs	r2, #0
 8006f8a:	605a      	str	r2, [r3, #4]
				break;
 8006f8c:	e006      	b.n	8006f9c <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	3301      	adds	r3, #1
 8006f92:	60fb      	str	r3, [r7, #12]
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	2b07      	cmp	r3, #7
 8006f98:	d9e5      	bls.n	8006f66 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8006f9a:	bf00      	nop
 8006f9c:	bf00      	nop
 8006f9e:	3714      	adds	r7, #20
 8006fa0:	46bd      	mov	sp, r7
 8006fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fa6:	4770      	bx	lr
 8006fa8:	20005104 	.word	0x20005104

08006fac <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006fac:	b580      	push	{r7, lr}
 8006fae:	b086      	sub	sp, #24
 8006fb0:	af00      	add	r7, sp, #0
 8006fb2:	60f8      	str	r0, [r7, #12]
 8006fb4:	60b9      	str	r1, [r7, #8]
 8006fb6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8006fbc:	f001 fcba 	bl	8008934 <vPortEnterCritical>
 8006fc0:	697b      	ldr	r3, [r7, #20]
 8006fc2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006fc6:	b25b      	sxtb	r3, r3
 8006fc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006fcc:	d103      	bne.n	8006fd6 <vQueueWaitForMessageRestricted+0x2a>
 8006fce:	697b      	ldr	r3, [r7, #20]
 8006fd0:	2200      	movs	r2, #0
 8006fd2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006fd6:	697b      	ldr	r3, [r7, #20]
 8006fd8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006fdc:	b25b      	sxtb	r3, r3
 8006fde:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006fe2:	d103      	bne.n	8006fec <vQueueWaitForMessageRestricted+0x40>
 8006fe4:	697b      	ldr	r3, [r7, #20]
 8006fe6:	2200      	movs	r2, #0
 8006fe8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006fec:	f001 fcd2 	bl	8008994 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8006ff0:	697b      	ldr	r3, [r7, #20]
 8006ff2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d106      	bne.n	8007006 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8006ff8:	697b      	ldr	r3, [r7, #20]
 8006ffa:	3324      	adds	r3, #36	; 0x24
 8006ffc:	687a      	ldr	r2, [r7, #4]
 8006ffe:	68b9      	ldr	r1, [r7, #8]
 8007000:	4618      	mov	r0, r3
 8007002:	f000 fc6f 	bl	80078e4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8007006:	6978      	ldr	r0, [r7, #20]
 8007008:	f7ff fefb 	bl	8006e02 <prvUnlockQueue>
	}
 800700c:	bf00      	nop
 800700e:	3718      	adds	r7, #24
 8007010:	46bd      	mov	sp, r7
 8007012:	bd80      	pop	{r7, pc}

08007014 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007014:	b580      	push	{r7, lr}
 8007016:	b08e      	sub	sp, #56	; 0x38
 8007018:	af04      	add	r7, sp, #16
 800701a:	60f8      	str	r0, [r7, #12]
 800701c:	60b9      	str	r1, [r7, #8]
 800701e:	607a      	str	r2, [r7, #4]
 8007020:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007022:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007024:	2b00      	cmp	r3, #0
 8007026:	d10a      	bne.n	800703e <xTaskCreateStatic+0x2a>
	__asm volatile
 8007028:	f04f 0350 	mov.w	r3, #80	; 0x50
 800702c:	f383 8811 	msr	BASEPRI, r3
 8007030:	f3bf 8f6f 	isb	sy
 8007034:	f3bf 8f4f 	dsb	sy
 8007038:	623b      	str	r3, [r7, #32]
}
 800703a:	bf00      	nop
 800703c:	e7fe      	b.n	800703c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800703e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007040:	2b00      	cmp	r3, #0
 8007042:	d10a      	bne.n	800705a <xTaskCreateStatic+0x46>
	__asm volatile
 8007044:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007048:	f383 8811 	msr	BASEPRI, r3
 800704c:	f3bf 8f6f 	isb	sy
 8007050:	f3bf 8f4f 	dsb	sy
 8007054:	61fb      	str	r3, [r7, #28]
}
 8007056:	bf00      	nop
 8007058:	e7fe      	b.n	8007058 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800705a:	23bc      	movs	r3, #188	; 0xbc
 800705c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800705e:	693b      	ldr	r3, [r7, #16]
 8007060:	2bbc      	cmp	r3, #188	; 0xbc
 8007062:	d00a      	beq.n	800707a <xTaskCreateStatic+0x66>
	__asm volatile
 8007064:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007068:	f383 8811 	msr	BASEPRI, r3
 800706c:	f3bf 8f6f 	isb	sy
 8007070:	f3bf 8f4f 	dsb	sy
 8007074:	61bb      	str	r3, [r7, #24]
}
 8007076:	bf00      	nop
 8007078:	e7fe      	b.n	8007078 <xTaskCreateStatic+0x64>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800707a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800707c:	2b00      	cmp	r3, #0
 800707e:	d01e      	beq.n	80070be <xTaskCreateStatic+0xaa>
 8007080:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007082:	2b00      	cmp	r3, #0
 8007084:	d01b      	beq.n	80070be <xTaskCreateStatic+0xaa>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007086:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007088:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800708a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800708c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800708e:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007090:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007092:	2202      	movs	r2, #2
 8007094:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007098:	2300      	movs	r3, #0
 800709a:	9303      	str	r3, [sp, #12]
 800709c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800709e:	9302      	str	r3, [sp, #8]
 80070a0:	f107 0314 	add.w	r3, r7, #20
 80070a4:	9301      	str	r3, [sp, #4]
 80070a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070a8:	9300      	str	r3, [sp, #0]
 80070aa:	683b      	ldr	r3, [r7, #0]
 80070ac:	687a      	ldr	r2, [r7, #4]
 80070ae:	68b9      	ldr	r1, [r7, #8]
 80070b0:	68f8      	ldr	r0, [r7, #12]
 80070b2:	f000 f851 	bl	8007158 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80070b6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80070b8:	f000 f8ec 	bl	8007294 <prvAddNewTaskToReadyList>
 80070bc:	e001      	b.n	80070c2 <xTaskCreateStatic+0xae>
		}
		else
		{
			xReturn = NULL;
 80070be:	2300      	movs	r3, #0
 80070c0:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80070c2:	697b      	ldr	r3, [r7, #20]
	}
 80070c4:	4618      	mov	r0, r3
 80070c6:	3728      	adds	r7, #40	; 0x28
 80070c8:	46bd      	mov	sp, r7
 80070ca:	bd80      	pop	{r7, pc}

080070cc <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80070cc:	b580      	push	{r7, lr}
 80070ce:	b08c      	sub	sp, #48	; 0x30
 80070d0:	af04      	add	r7, sp, #16
 80070d2:	60f8      	str	r0, [r7, #12]
 80070d4:	60b9      	str	r1, [r7, #8]
 80070d6:	603b      	str	r3, [r7, #0]
 80070d8:	4613      	mov	r3, r2
 80070da:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80070dc:	88fb      	ldrh	r3, [r7, #6]
 80070de:	009b      	lsls	r3, r3, #2
 80070e0:	4618      	mov	r0, r3
 80070e2:	f001 fd49 	bl	8008b78 <pvPortMalloc>
 80070e6:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80070e8:	697b      	ldr	r3, [r7, #20]
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	d00e      	beq.n	800710c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 80070ee:	20bc      	movs	r0, #188	; 0xbc
 80070f0:	f001 fd42 	bl	8008b78 <pvPortMalloc>
 80070f4:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80070f6:	69fb      	ldr	r3, [r7, #28]
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	d003      	beq.n	8007104 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80070fc:	69fb      	ldr	r3, [r7, #28]
 80070fe:	697a      	ldr	r2, [r7, #20]
 8007100:	631a      	str	r2, [r3, #48]	; 0x30
 8007102:	e005      	b.n	8007110 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007104:	6978      	ldr	r0, [r7, #20]
 8007106:	f001 fdfb 	bl	8008d00 <vPortFree>
 800710a:	e001      	b.n	8007110 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800710c:	2300      	movs	r3, #0
 800710e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007110:	69fb      	ldr	r3, [r7, #28]
 8007112:	2b00      	cmp	r3, #0
 8007114:	d017      	beq.n	8007146 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007116:	69fb      	ldr	r3, [r7, #28]
 8007118:	2200      	movs	r2, #0
 800711a:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800711e:	88fa      	ldrh	r2, [r7, #6]
 8007120:	2300      	movs	r3, #0
 8007122:	9303      	str	r3, [sp, #12]
 8007124:	69fb      	ldr	r3, [r7, #28]
 8007126:	9302      	str	r3, [sp, #8]
 8007128:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800712a:	9301      	str	r3, [sp, #4]
 800712c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800712e:	9300      	str	r3, [sp, #0]
 8007130:	683b      	ldr	r3, [r7, #0]
 8007132:	68b9      	ldr	r1, [r7, #8]
 8007134:	68f8      	ldr	r0, [r7, #12]
 8007136:	f000 f80f 	bl	8007158 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800713a:	69f8      	ldr	r0, [r7, #28]
 800713c:	f000 f8aa 	bl	8007294 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007140:	2301      	movs	r3, #1
 8007142:	61bb      	str	r3, [r7, #24]
 8007144:	e002      	b.n	800714c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007146:	f04f 33ff 	mov.w	r3, #4294967295
 800714a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800714c:	69bb      	ldr	r3, [r7, #24]
	}
 800714e:	4618      	mov	r0, r3
 8007150:	3720      	adds	r7, #32
 8007152:	46bd      	mov	sp, r7
 8007154:	bd80      	pop	{r7, pc}
	...

08007158 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007158:	b580      	push	{r7, lr}
 800715a:	b088      	sub	sp, #32
 800715c:	af00      	add	r7, sp, #0
 800715e:	60f8      	str	r0, [r7, #12]
 8007160:	60b9      	str	r1, [r7, #8]
 8007162:	607a      	str	r2, [r7, #4]
 8007164:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8007166:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007168:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	009b      	lsls	r3, r3, #2
 800716e:	461a      	mov	r2, r3
 8007170:	21a5      	movs	r1, #165	; 0xa5
 8007172:	f002 f80c 	bl	800918e <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8007176:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007178:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8007180:	3b01      	subs	r3, #1
 8007182:	009b      	lsls	r3, r3, #2
 8007184:	4413      	add	r3, r2
 8007186:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8007188:	69bb      	ldr	r3, [r7, #24]
 800718a:	f023 0307 	bic.w	r3, r3, #7
 800718e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007190:	69bb      	ldr	r3, [r7, #24]
 8007192:	f003 0307 	and.w	r3, r3, #7
 8007196:	2b00      	cmp	r3, #0
 8007198:	d00a      	beq.n	80071b0 <prvInitialiseNewTask+0x58>
	__asm volatile
 800719a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800719e:	f383 8811 	msr	BASEPRI, r3
 80071a2:	f3bf 8f6f 	isb	sy
 80071a6:	f3bf 8f4f 	dsb	sy
 80071aa:	617b      	str	r3, [r7, #20]
}
 80071ac:	bf00      	nop
 80071ae:	e7fe      	b.n	80071ae <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80071b0:	2300      	movs	r3, #0
 80071b2:	61fb      	str	r3, [r7, #28]
 80071b4:	e012      	b.n	80071dc <prvInitialiseNewTask+0x84>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80071b6:	68ba      	ldr	r2, [r7, #8]
 80071b8:	69fb      	ldr	r3, [r7, #28]
 80071ba:	4413      	add	r3, r2
 80071bc:	7819      	ldrb	r1, [r3, #0]
 80071be:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80071c0:	69fb      	ldr	r3, [r7, #28]
 80071c2:	4413      	add	r3, r2
 80071c4:	3334      	adds	r3, #52	; 0x34
 80071c6:	460a      	mov	r2, r1
 80071c8:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 80071ca:	68ba      	ldr	r2, [r7, #8]
 80071cc:	69fb      	ldr	r3, [r7, #28]
 80071ce:	4413      	add	r3, r2
 80071d0:	781b      	ldrb	r3, [r3, #0]
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d006      	beq.n	80071e4 <prvInitialiseNewTask+0x8c>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80071d6:	69fb      	ldr	r3, [r7, #28]
 80071d8:	3301      	adds	r3, #1
 80071da:	61fb      	str	r3, [r7, #28]
 80071dc:	69fb      	ldr	r3, [r7, #28]
 80071de:	2b0f      	cmp	r3, #15
 80071e0:	d9e9      	bls.n	80071b6 <prvInitialiseNewTask+0x5e>
 80071e2:	e000      	b.n	80071e6 <prvInitialiseNewTask+0x8e>
		{
			break;
 80071e4:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80071e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071e8:	2200      	movs	r2, #0
 80071ea:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80071ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071f0:	2b37      	cmp	r3, #55	; 0x37
 80071f2:	d901      	bls.n	80071f8 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80071f4:	2337      	movs	r3, #55	; 0x37
 80071f6:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80071f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071fa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80071fc:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80071fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007200:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007202:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8007204:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007206:	2200      	movs	r2, #0
 8007208:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800720a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800720c:	3304      	adds	r3, #4
 800720e:	4618      	mov	r0, r3
 8007210:	f7fe fda6 	bl	8005d60 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007214:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007216:	3318      	adds	r3, #24
 8007218:	4618      	mov	r0, r3
 800721a:	f7fe fda1 	bl	8005d60 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800721e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007220:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007222:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007224:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007226:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800722a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800722c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800722e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007230:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007232:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007234:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007236:	2200      	movs	r2, #0
 8007238:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800723c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800723e:	2200      	movs	r2, #0
 8007240:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8007244:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007246:	3354      	adds	r3, #84	; 0x54
 8007248:	2260      	movs	r2, #96	; 0x60
 800724a:	2100      	movs	r1, #0
 800724c:	4618      	mov	r0, r3
 800724e:	f001 ff9e 	bl	800918e <memset>
 8007252:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007254:	4a0c      	ldr	r2, [pc, #48]	; (8007288 <prvInitialiseNewTask+0x130>)
 8007256:	659a      	str	r2, [r3, #88]	; 0x58
 8007258:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800725a:	4a0c      	ldr	r2, [pc, #48]	; (800728c <prvInitialiseNewTask+0x134>)
 800725c:	65da      	str	r2, [r3, #92]	; 0x5c
 800725e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007260:	4a0b      	ldr	r2, [pc, #44]	; (8007290 <prvInitialiseNewTask+0x138>)
 8007262:	661a      	str	r2, [r3, #96]	; 0x60
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007264:	683a      	ldr	r2, [r7, #0]
 8007266:	68f9      	ldr	r1, [r7, #12]
 8007268:	69b8      	ldr	r0, [r7, #24]
 800726a:	f001 fa39 	bl	80086e0 <pxPortInitialiseStack>
 800726e:	4602      	mov	r2, r0
 8007270:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007272:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8007274:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007276:	2b00      	cmp	r3, #0
 8007278:	d002      	beq.n	8007280 <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800727a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800727c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800727e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007280:	bf00      	nop
 8007282:	3720      	adds	r7, #32
 8007284:	46bd      	mov	sp, r7
 8007286:	bd80      	pop	{r7, pc}
 8007288:	0800a78c 	.word	0x0800a78c
 800728c:	0800a7ac 	.word	0x0800a7ac
 8007290:	0800a76c 	.word	0x0800a76c

08007294 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007294:	b580      	push	{r7, lr}
 8007296:	b082      	sub	sp, #8
 8007298:	af00      	add	r7, sp, #0
 800729a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800729c:	f001 fb4a 	bl	8008934 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80072a0:	4b2d      	ldr	r3, [pc, #180]	; (8007358 <prvAddNewTaskToReadyList+0xc4>)
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	3301      	adds	r3, #1
 80072a6:	4a2c      	ldr	r2, [pc, #176]	; (8007358 <prvAddNewTaskToReadyList+0xc4>)
 80072a8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80072aa:	4b2c      	ldr	r3, [pc, #176]	; (800735c <prvAddNewTaskToReadyList+0xc8>)
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d109      	bne.n	80072c6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80072b2:	4a2a      	ldr	r2, [pc, #168]	; (800735c <prvAddNewTaskToReadyList+0xc8>)
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80072b8:	4b27      	ldr	r3, [pc, #156]	; (8007358 <prvAddNewTaskToReadyList+0xc4>)
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	2b01      	cmp	r3, #1
 80072be:	d110      	bne.n	80072e2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80072c0:	f000 fc3c 	bl	8007b3c <prvInitialiseTaskLists>
 80072c4:	e00d      	b.n	80072e2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80072c6:	4b26      	ldr	r3, [pc, #152]	; (8007360 <prvAddNewTaskToReadyList+0xcc>)
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	d109      	bne.n	80072e2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80072ce:	4b23      	ldr	r3, [pc, #140]	; (800735c <prvAddNewTaskToReadyList+0xc8>)
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80072d8:	429a      	cmp	r2, r3
 80072da:	d802      	bhi.n	80072e2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80072dc:	4a1f      	ldr	r2, [pc, #124]	; (800735c <prvAddNewTaskToReadyList+0xc8>)
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80072e2:	4b20      	ldr	r3, [pc, #128]	; (8007364 <prvAddNewTaskToReadyList+0xd0>)
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	3301      	adds	r3, #1
 80072e8:	4a1e      	ldr	r2, [pc, #120]	; (8007364 <prvAddNewTaskToReadyList+0xd0>)
 80072ea:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80072ec:	4b1d      	ldr	r3, [pc, #116]	; (8007364 <prvAddNewTaskToReadyList+0xd0>)
 80072ee:	681a      	ldr	r2, [r3, #0]
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80072f8:	4b1b      	ldr	r3, [pc, #108]	; (8007368 <prvAddNewTaskToReadyList+0xd4>)
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	429a      	cmp	r2, r3
 80072fe:	d903      	bls.n	8007308 <prvAddNewTaskToReadyList+0x74>
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007304:	4a18      	ldr	r2, [pc, #96]	; (8007368 <prvAddNewTaskToReadyList+0xd4>)
 8007306:	6013      	str	r3, [r2, #0]
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800730c:	4613      	mov	r3, r2
 800730e:	009b      	lsls	r3, r3, #2
 8007310:	4413      	add	r3, r2
 8007312:	009b      	lsls	r3, r3, #2
 8007314:	4a15      	ldr	r2, [pc, #84]	; (800736c <prvAddNewTaskToReadyList+0xd8>)
 8007316:	441a      	add	r2, r3
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	3304      	adds	r3, #4
 800731c:	4619      	mov	r1, r3
 800731e:	4610      	mov	r0, r2
 8007320:	f7fe fd2b 	bl	8005d7a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007324:	f001 fb36 	bl	8008994 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007328:	4b0d      	ldr	r3, [pc, #52]	; (8007360 <prvAddNewTaskToReadyList+0xcc>)
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	2b00      	cmp	r3, #0
 800732e:	d00e      	beq.n	800734e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007330:	4b0a      	ldr	r3, [pc, #40]	; (800735c <prvAddNewTaskToReadyList+0xc8>)
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800733a:	429a      	cmp	r2, r3
 800733c:	d207      	bcs.n	800734e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800733e:	4b0c      	ldr	r3, [pc, #48]	; (8007370 <prvAddNewTaskToReadyList+0xdc>)
 8007340:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007344:	601a      	str	r2, [r3, #0]
 8007346:	f3bf 8f4f 	dsb	sy
 800734a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800734e:	bf00      	nop
 8007350:	3708      	adds	r7, #8
 8007352:	46bd      	mov	sp, r7
 8007354:	bd80      	pop	{r7, pc}
 8007356:	bf00      	nop
 8007358:	20001038 	.word	0x20001038
 800735c:	20000b64 	.word	0x20000b64
 8007360:	20001044 	.word	0x20001044
 8007364:	20001054 	.word	0x20001054
 8007368:	20001040 	.word	0x20001040
 800736c:	20000b68 	.word	0x20000b68
 8007370:	e000ed04 	.word	0xe000ed04

08007374 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007374:	b580      	push	{r7, lr}
 8007376:	b084      	sub	sp, #16
 8007378:	af00      	add	r7, sp, #0
 800737a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800737c:	2300      	movs	r3, #0
 800737e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	2b00      	cmp	r3, #0
 8007384:	d017      	beq.n	80073b6 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007386:	4b13      	ldr	r3, [pc, #76]	; (80073d4 <vTaskDelay+0x60>)
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	2b00      	cmp	r3, #0
 800738c:	d00a      	beq.n	80073a4 <vTaskDelay+0x30>
	__asm volatile
 800738e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007392:	f383 8811 	msr	BASEPRI, r3
 8007396:	f3bf 8f6f 	isb	sy
 800739a:	f3bf 8f4f 	dsb	sy
 800739e:	60bb      	str	r3, [r7, #8]
}
 80073a0:	bf00      	nop
 80073a2:	e7fe      	b.n	80073a2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80073a4:	f000 f88a 	bl	80074bc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80073a8:	2100      	movs	r1, #0
 80073aa:	6878      	ldr	r0, [r7, #4]
 80073ac:	f000 fe32 	bl	8008014 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80073b0:	f000 f892 	bl	80074d8 <xTaskResumeAll>
 80073b4:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d107      	bne.n	80073cc <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 80073bc:	4b06      	ldr	r3, [pc, #24]	; (80073d8 <vTaskDelay+0x64>)
 80073be:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80073c2:	601a      	str	r2, [r3, #0]
 80073c4:	f3bf 8f4f 	dsb	sy
 80073c8:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80073cc:	bf00      	nop
 80073ce:	3710      	adds	r7, #16
 80073d0:	46bd      	mov	sp, r7
 80073d2:	bd80      	pop	{r7, pc}
 80073d4:	20001060 	.word	0x20001060
 80073d8:	e000ed04 	.word	0xe000ed04

080073dc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80073dc:	b580      	push	{r7, lr}
 80073de:	b08a      	sub	sp, #40	; 0x28
 80073e0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80073e2:	2300      	movs	r3, #0
 80073e4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80073e6:	2300      	movs	r3, #0
 80073e8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80073ea:	463a      	mov	r2, r7
 80073ec:	1d39      	adds	r1, r7, #4
 80073ee:	f107 0308 	add.w	r3, r7, #8
 80073f2:	4618      	mov	r0, r3
 80073f4:	f7fe fc60 	bl	8005cb8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80073f8:	6839      	ldr	r1, [r7, #0]
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	68ba      	ldr	r2, [r7, #8]
 80073fe:	9202      	str	r2, [sp, #8]
 8007400:	9301      	str	r3, [sp, #4]
 8007402:	2300      	movs	r3, #0
 8007404:	9300      	str	r3, [sp, #0]
 8007406:	2300      	movs	r3, #0
 8007408:	460a      	mov	r2, r1
 800740a:	4924      	ldr	r1, [pc, #144]	; (800749c <vTaskStartScheduler+0xc0>)
 800740c:	4824      	ldr	r0, [pc, #144]	; (80074a0 <vTaskStartScheduler+0xc4>)
 800740e:	f7ff fe01 	bl	8007014 <xTaskCreateStatic>
 8007412:	4603      	mov	r3, r0
 8007414:	4a23      	ldr	r2, [pc, #140]	; (80074a4 <vTaskStartScheduler+0xc8>)
 8007416:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007418:	4b22      	ldr	r3, [pc, #136]	; (80074a4 <vTaskStartScheduler+0xc8>)
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	2b00      	cmp	r3, #0
 800741e:	d002      	beq.n	8007426 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007420:	2301      	movs	r3, #1
 8007422:	617b      	str	r3, [r7, #20]
 8007424:	e001      	b.n	800742a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8007426:	2300      	movs	r3, #0
 8007428:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800742a:	697b      	ldr	r3, [r7, #20]
 800742c:	2b01      	cmp	r3, #1
 800742e:	d102      	bne.n	8007436 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8007430:	f000 fe44 	bl	80080bc <xTimerCreateTimerTask>
 8007434:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007436:	697b      	ldr	r3, [r7, #20]
 8007438:	2b01      	cmp	r3, #1
 800743a:	d11b      	bne.n	8007474 <vTaskStartScheduler+0x98>
	__asm volatile
 800743c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007440:	f383 8811 	msr	BASEPRI, r3
 8007444:	f3bf 8f6f 	isb	sy
 8007448:	f3bf 8f4f 	dsb	sy
 800744c:	613b      	str	r3, [r7, #16]
}
 800744e:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007450:	4b15      	ldr	r3, [pc, #84]	; (80074a8 <vTaskStartScheduler+0xcc>)
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	3354      	adds	r3, #84	; 0x54
 8007456:	4a15      	ldr	r2, [pc, #84]	; (80074ac <vTaskStartScheduler+0xd0>)
 8007458:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800745a:	4b15      	ldr	r3, [pc, #84]	; (80074b0 <vTaskStartScheduler+0xd4>)
 800745c:	f04f 32ff 	mov.w	r2, #4294967295
 8007460:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007462:	4b14      	ldr	r3, [pc, #80]	; (80074b4 <vTaskStartScheduler+0xd8>)
 8007464:	2201      	movs	r2, #1
 8007466:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8007468:	4b13      	ldr	r3, [pc, #76]	; (80074b8 <vTaskStartScheduler+0xdc>)
 800746a:	2200      	movs	r2, #0
 800746c:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800746e:	f001 f9bf 	bl	80087f0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007472:	e00e      	b.n	8007492 <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007474:	697b      	ldr	r3, [r7, #20]
 8007476:	f1b3 3fff 	cmp.w	r3, #4294967295
 800747a:	d10a      	bne.n	8007492 <vTaskStartScheduler+0xb6>
	__asm volatile
 800747c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007480:	f383 8811 	msr	BASEPRI, r3
 8007484:	f3bf 8f6f 	isb	sy
 8007488:	f3bf 8f4f 	dsb	sy
 800748c:	60fb      	str	r3, [r7, #12]
}
 800748e:	bf00      	nop
 8007490:	e7fe      	b.n	8007490 <vTaskStartScheduler+0xb4>
}
 8007492:	bf00      	nop
 8007494:	3718      	adds	r7, #24
 8007496:	46bd      	mov	sp, r7
 8007498:	bd80      	pop	{r7, pc}
 800749a:	bf00      	nop
 800749c:	0800a618 	.word	0x0800a618
 80074a0:	08007b0d 	.word	0x08007b0d
 80074a4:	2000105c 	.word	0x2000105c
 80074a8:	20000b64 	.word	0x20000b64
 80074ac:	200001f0 	.word	0x200001f0
 80074b0:	20001058 	.word	0x20001058
 80074b4:	20001044 	.word	0x20001044
 80074b8:	2000103c 	.word	0x2000103c

080074bc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80074bc:	b480      	push	{r7}
 80074be:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 80074c0:	4b04      	ldr	r3, [pc, #16]	; (80074d4 <vTaskSuspendAll+0x18>)
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	3301      	adds	r3, #1
 80074c6:	4a03      	ldr	r2, [pc, #12]	; (80074d4 <vTaskSuspendAll+0x18>)
 80074c8:	6013      	str	r3, [r2, #0]
}
 80074ca:	bf00      	nop
 80074cc:	46bd      	mov	sp, r7
 80074ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074d2:	4770      	bx	lr
 80074d4:	20001060 	.word	0x20001060

080074d8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80074d8:	b580      	push	{r7, lr}
 80074da:	b084      	sub	sp, #16
 80074dc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80074de:	2300      	movs	r3, #0
 80074e0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80074e2:	2300      	movs	r3, #0
 80074e4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80074e6:	4b42      	ldr	r3, [pc, #264]	; (80075f0 <xTaskResumeAll+0x118>)
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d10a      	bne.n	8007504 <xTaskResumeAll+0x2c>
	__asm volatile
 80074ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074f2:	f383 8811 	msr	BASEPRI, r3
 80074f6:	f3bf 8f6f 	isb	sy
 80074fa:	f3bf 8f4f 	dsb	sy
 80074fe:	603b      	str	r3, [r7, #0]
}
 8007500:	bf00      	nop
 8007502:	e7fe      	b.n	8007502 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007504:	f001 fa16 	bl	8008934 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007508:	4b39      	ldr	r3, [pc, #228]	; (80075f0 <xTaskResumeAll+0x118>)
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	3b01      	subs	r3, #1
 800750e:	4a38      	ldr	r2, [pc, #224]	; (80075f0 <xTaskResumeAll+0x118>)
 8007510:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007512:	4b37      	ldr	r3, [pc, #220]	; (80075f0 <xTaskResumeAll+0x118>)
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	2b00      	cmp	r3, #0
 8007518:	d162      	bne.n	80075e0 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800751a:	4b36      	ldr	r3, [pc, #216]	; (80075f4 <xTaskResumeAll+0x11c>)
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	2b00      	cmp	r3, #0
 8007520:	d05e      	beq.n	80075e0 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007522:	e02f      	b.n	8007584 <xTaskResumeAll+0xac>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8007524:	4b34      	ldr	r3, [pc, #208]	; (80075f8 <xTaskResumeAll+0x120>)
 8007526:	68db      	ldr	r3, [r3, #12]
 8007528:	68db      	ldr	r3, [r3, #12]
 800752a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	3318      	adds	r3, #24
 8007530:	4618      	mov	r0, r3
 8007532:	f7fe fc7f 	bl	8005e34 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	3304      	adds	r3, #4
 800753a:	4618      	mov	r0, r3
 800753c:	f7fe fc7a 	bl	8005e34 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007544:	4b2d      	ldr	r3, [pc, #180]	; (80075fc <xTaskResumeAll+0x124>)
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	429a      	cmp	r2, r3
 800754a:	d903      	bls.n	8007554 <xTaskResumeAll+0x7c>
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007550:	4a2a      	ldr	r2, [pc, #168]	; (80075fc <xTaskResumeAll+0x124>)
 8007552:	6013      	str	r3, [r2, #0]
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007558:	4613      	mov	r3, r2
 800755a:	009b      	lsls	r3, r3, #2
 800755c:	4413      	add	r3, r2
 800755e:	009b      	lsls	r3, r3, #2
 8007560:	4a27      	ldr	r2, [pc, #156]	; (8007600 <xTaskResumeAll+0x128>)
 8007562:	441a      	add	r2, r3
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	3304      	adds	r3, #4
 8007568:	4619      	mov	r1, r3
 800756a:	4610      	mov	r0, r2
 800756c:	f7fe fc05 	bl	8005d7a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007574:	4b23      	ldr	r3, [pc, #140]	; (8007604 <xTaskResumeAll+0x12c>)
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800757a:	429a      	cmp	r2, r3
 800757c:	d302      	bcc.n	8007584 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800757e:	4b22      	ldr	r3, [pc, #136]	; (8007608 <xTaskResumeAll+0x130>)
 8007580:	2201      	movs	r2, #1
 8007582:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007584:	4b1c      	ldr	r3, [pc, #112]	; (80075f8 <xTaskResumeAll+0x120>)
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	2b00      	cmp	r3, #0
 800758a:	d1cb      	bne.n	8007524 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	2b00      	cmp	r3, #0
 8007590:	d001      	beq.n	8007596 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007592:	f000 fb75 	bl	8007c80 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8007596:	4b1d      	ldr	r3, [pc, #116]	; (800760c <xTaskResumeAll+0x134>)
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d010      	beq.n	80075c4 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80075a2:	f000 f859 	bl	8007658 <xTaskIncrementTick>
 80075a6:	4603      	mov	r3, r0
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	d002      	beq.n	80075b2 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80075ac:	4b16      	ldr	r3, [pc, #88]	; (8007608 <xTaskResumeAll+0x130>)
 80075ae:	2201      	movs	r2, #1
 80075b0:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	3b01      	subs	r3, #1
 80075b6:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	d1f1      	bne.n	80075a2 <xTaskResumeAll+0xca>

						uxPendedTicks = 0;
 80075be:	4b13      	ldr	r3, [pc, #76]	; (800760c <xTaskResumeAll+0x134>)
 80075c0:	2200      	movs	r2, #0
 80075c2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80075c4:	4b10      	ldr	r3, [pc, #64]	; (8007608 <xTaskResumeAll+0x130>)
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	d009      	beq.n	80075e0 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80075cc:	2301      	movs	r3, #1
 80075ce:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80075d0:	4b0f      	ldr	r3, [pc, #60]	; (8007610 <xTaskResumeAll+0x138>)
 80075d2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80075d6:	601a      	str	r2, [r3, #0]
 80075d8:	f3bf 8f4f 	dsb	sy
 80075dc:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80075e0:	f001 f9d8 	bl	8008994 <vPortExitCritical>

	return xAlreadyYielded;
 80075e4:	68bb      	ldr	r3, [r7, #8]
}
 80075e6:	4618      	mov	r0, r3
 80075e8:	3710      	adds	r7, #16
 80075ea:	46bd      	mov	sp, r7
 80075ec:	bd80      	pop	{r7, pc}
 80075ee:	bf00      	nop
 80075f0:	20001060 	.word	0x20001060
 80075f4:	20001038 	.word	0x20001038
 80075f8:	20000ff8 	.word	0x20000ff8
 80075fc:	20001040 	.word	0x20001040
 8007600:	20000b68 	.word	0x20000b68
 8007604:	20000b64 	.word	0x20000b64
 8007608:	2000104c 	.word	0x2000104c
 800760c:	20001048 	.word	0x20001048
 8007610:	e000ed04 	.word	0xe000ed04

08007614 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8007614:	b480      	push	{r7}
 8007616:	b083      	sub	sp, #12
 8007618:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800761a:	4b05      	ldr	r3, [pc, #20]	; (8007630 <xTaskGetTickCount+0x1c>)
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8007620:	687b      	ldr	r3, [r7, #4]
}
 8007622:	4618      	mov	r0, r3
 8007624:	370c      	adds	r7, #12
 8007626:	46bd      	mov	sp, r7
 8007628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800762c:	4770      	bx	lr
 800762e:	bf00      	nop
 8007630:	2000103c 	.word	0x2000103c

08007634 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8007634:	b580      	push	{r7, lr}
 8007636:	b082      	sub	sp, #8
 8007638:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800763a:	f001 fa5d 	bl	8008af8 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800763e:	2300      	movs	r3, #0
 8007640:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8007642:	4b04      	ldr	r3, [pc, #16]	; (8007654 <xTaskGetTickCountFromISR+0x20>)
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007648:	683b      	ldr	r3, [r7, #0]
}
 800764a:	4618      	mov	r0, r3
 800764c:	3708      	adds	r7, #8
 800764e:	46bd      	mov	sp, r7
 8007650:	bd80      	pop	{r7, pc}
 8007652:	bf00      	nop
 8007654:	2000103c 	.word	0x2000103c

08007658 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007658:	b580      	push	{r7, lr}
 800765a:	b086      	sub	sp, #24
 800765c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800765e:	2300      	movs	r3, #0
 8007660:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007662:	4b51      	ldr	r3, [pc, #324]	; (80077a8 <xTaskIncrementTick+0x150>)
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	2b00      	cmp	r3, #0
 8007668:	f040 808e 	bne.w	8007788 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800766c:	4b4f      	ldr	r3, [pc, #316]	; (80077ac <xTaskIncrementTick+0x154>)
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	3301      	adds	r3, #1
 8007672:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007674:	4a4d      	ldr	r2, [pc, #308]	; (80077ac <xTaskIncrementTick+0x154>)
 8007676:	693b      	ldr	r3, [r7, #16]
 8007678:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800767a:	693b      	ldr	r3, [r7, #16]
 800767c:	2b00      	cmp	r3, #0
 800767e:	d120      	bne.n	80076c2 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8007680:	4b4b      	ldr	r3, [pc, #300]	; (80077b0 <xTaskIncrementTick+0x158>)
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	2b00      	cmp	r3, #0
 8007688:	d00a      	beq.n	80076a0 <xTaskIncrementTick+0x48>
	__asm volatile
 800768a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800768e:	f383 8811 	msr	BASEPRI, r3
 8007692:	f3bf 8f6f 	isb	sy
 8007696:	f3bf 8f4f 	dsb	sy
 800769a:	603b      	str	r3, [r7, #0]
}
 800769c:	bf00      	nop
 800769e:	e7fe      	b.n	800769e <xTaskIncrementTick+0x46>
 80076a0:	4b43      	ldr	r3, [pc, #268]	; (80077b0 <xTaskIncrementTick+0x158>)
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	60fb      	str	r3, [r7, #12]
 80076a6:	4b43      	ldr	r3, [pc, #268]	; (80077b4 <xTaskIncrementTick+0x15c>)
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	4a41      	ldr	r2, [pc, #260]	; (80077b0 <xTaskIncrementTick+0x158>)
 80076ac:	6013      	str	r3, [r2, #0]
 80076ae:	4a41      	ldr	r2, [pc, #260]	; (80077b4 <xTaskIncrementTick+0x15c>)
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	6013      	str	r3, [r2, #0]
 80076b4:	4b40      	ldr	r3, [pc, #256]	; (80077b8 <xTaskIncrementTick+0x160>)
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	3301      	adds	r3, #1
 80076ba:	4a3f      	ldr	r2, [pc, #252]	; (80077b8 <xTaskIncrementTick+0x160>)
 80076bc:	6013      	str	r3, [r2, #0]
 80076be:	f000 fadf 	bl	8007c80 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80076c2:	4b3e      	ldr	r3, [pc, #248]	; (80077bc <xTaskIncrementTick+0x164>)
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	693a      	ldr	r2, [r7, #16]
 80076c8:	429a      	cmp	r2, r3
 80076ca:	d34e      	bcc.n	800776a <xTaskIncrementTick+0x112>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80076cc:	4b38      	ldr	r3, [pc, #224]	; (80077b0 <xTaskIncrementTick+0x158>)
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	d101      	bne.n	80076da <xTaskIncrementTick+0x82>
 80076d6:	2301      	movs	r3, #1
 80076d8:	e000      	b.n	80076dc <xTaskIncrementTick+0x84>
 80076da:	2300      	movs	r3, #0
 80076dc:	2b00      	cmp	r3, #0
 80076de:	d004      	beq.n	80076ea <xTaskIncrementTick+0x92>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80076e0:	4b36      	ldr	r3, [pc, #216]	; (80077bc <xTaskIncrementTick+0x164>)
 80076e2:	f04f 32ff 	mov.w	r2, #4294967295
 80076e6:	601a      	str	r2, [r3, #0]
					break;
 80076e8:	e03f      	b.n	800776a <xTaskIncrementTick+0x112>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80076ea:	4b31      	ldr	r3, [pc, #196]	; (80077b0 <xTaskIncrementTick+0x158>)
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	68db      	ldr	r3, [r3, #12]
 80076f0:	68db      	ldr	r3, [r3, #12]
 80076f2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80076f4:	68bb      	ldr	r3, [r7, #8]
 80076f6:	685b      	ldr	r3, [r3, #4]
 80076f8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80076fa:	693a      	ldr	r2, [r7, #16]
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	429a      	cmp	r2, r3
 8007700:	d203      	bcs.n	800770a <xTaskIncrementTick+0xb2>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007702:	4a2e      	ldr	r2, [pc, #184]	; (80077bc <xTaskIncrementTick+0x164>)
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	6013      	str	r3, [r2, #0]
						break;
 8007708:	e02f      	b.n	800776a <xTaskIncrementTick+0x112>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800770a:	68bb      	ldr	r3, [r7, #8]
 800770c:	3304      	adds	r3, #4
 800770e:	4618      	mov	r0, r3
 8007710:	f7fe fb90 	bl	8005e34 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007714:	68bb      	ldr	r3, [r7, #8]
 8007716:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007718:	2b00      	cmp	r3, #0
 800771a:	d004      	beq.n	8007726 <xTaskIncrementTick+0xce>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800771c:	68bb      	ldr	r3, [r7, #8]
 800771e:	3318      	adds	r3, #24
 8007720:	4618      	mov	r0, r3
 8007722:	f7fe fb87 	bl	8005e34 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007726:	68bb      	ldr	r3, [r7, #8]
 8007728:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800772a:	4b25      	ldr	r3, [pc, #148]	; (80077c0 <xTaskIncrementTick+0x168>)
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	429a      	cmp	r2, r3
 8007730:	d903      	bls.n	800773a <xTaskIncrementTick+0xe2>
 8007732:	68bb      	ldr	r3, [r7, #8]
 8007734:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007736:	4a22      	ldr	r2, [pc, #136]	; (80077c0 <xTaskIncrementTick+0x168>)
 8007738:	6013      	str	r3, [r2, #0]
 800773a:	68bb      	ldr	r3, [r7, #8]
 800773c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800773e:	4613      	mov	r3, r2
 8007740:	009b      	lsls	r3, r3, #2
 8007742:	4413      	add	r3, r2
 8007744:	009b      	lsls	r3, r3, #2
 8007746:	4a1f      	ldr	r2, [pc, #124]	; (80077c4 <xTaskIncrementTick+0x16c>)
 8007748:	441a      	add	r2, r3
 800774a:	68bb      	ldr	r3, [r7, #8]
 800774c:	3304      	adds	r3, #4
 800774e:	4619      	mov	r1, r3
 8007750:	4610      	mov	r0, r2
 8007752:	f7fe fb12 	bl	8005d7a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007756:	68bb      	ldr	r3, [r7, #8]
 8007758:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800775a:	4b1b      	ldr	r3, [pc, #108]	; (80077c8 <xTaskIncrementTick+0x170>)
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007760:	429a      	cmp	r2, r3
 8007762:	d3b3      	bcc.n	80076cc <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8007764:	2301      	movs	r3, #1
 8007766:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007768:	e7b0      	b.n	80076cc <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800776a:	4b17      	ldr	r3, [pc, #92]	; (80077c8 <xTaskIncrementTick+0x170>)
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007770:	4914      	ldr	r1, [pc, #80]	; (80077c4 <xTaskIncrementTick+0x16c>)
 8007772:	4613      	mov	r3, r2
 8007774:	009b      	lsls	r3, r3, #2
 8007776:	4413      	add	r3, r2
 8007778:	009b      	lsls	r3, r3, #2
 800777a:	440b      	add	r3, r1
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	2b01      	cmp	r3, #1
 8007780:	d907      	bls.n	8007792 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8007782:	2301      	movs	r3, #1
 8007784:	617b      	str	r3, [r7, #20]
 8007786:	e004      	b.n	8007792 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8007788:	4b10      	ldr	r3, [pc, #64]	; (80077cc <xTaskIncrementTick+0x174>)
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	3301      	adds	r3, #1
 800778e:	4a0f      	ldr	r2, [pc, #60]	; (80077cc <xTaskIncrementTick+0x174>)
 8007790:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8007792:	4b0f      	ldr	r3, [pc, #60]	; (80077d0 <xTaskIncrementTick+0x178>)
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	2b00      	cmp	r3, #0
 8007798:	d001      	beq.n	800779e <xTaskIncrementTick+0x146>
		{
			xSwitchRequired = pdTRUE;
 800779a:	2301      	movs	r3, #1
 800779c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800779e:	697b      	ldr	r3, [r7, #20]
}
 80077a0:	4618      	mov	r0, r3
 80077a2:	3718      	adds	r7, #24
 80077a4:	46bd      	mov	sp, r7
 80077a6:	bd80      	pop	{r7, pc}
 80077a8:	20001060 	.word	0x20001060
 80077ac:	2000103c 	.word	0x2000103c
 80077b0:	20000ff0 	.word	0x20000ff0
 80077b4:	20000ff4 	.word	0x20000ff4
 80077b8:	20001050 	.word	0x20001050
 80077bc:	20001058 	.word	0x20001058
 80077c0:	20001040 	.word	0x20001040
 80077c4:	20000b68 	.word	0x20000b68
 80077c8:	20000b64 	.word	0x20000b64
 80077cc:	20001048 	.word	0x20001048
 80077d0:	2000104c 	.word	0x2000104c

080077d4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80077d4:	b480      	push	{r7}
 80077d6:	b085      	sub	sp, #20
 80077d8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80077da:	4b2a      	ldr	r3, [pc, #168]	; (8007884 <vTaskSwitchContext+0xb0>)
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d003      	beq.n	80077ea <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80077e2:	4b29      	ldr	r3, [pc, #164]	; (8007888 <vTaskSwitchContext+0xb4>)
 80077e4:	2201      	movs	r2, #1
 80077e6:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80077e8:	e046      	b.n	8007878 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 80077ea:	4b27      	ldr	r3, [pc, #156]	; (8007888 <vTaskSwitchContext+0xb4>)
 80077ec:	2200      	movs	r2, #0
 80077ee:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80077f0:	4b26      	ldr	r3, [pc, #152]	; (800788c <vTaskSwitchContext+0xb8>)
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	60fb      	str	r3, [r7, #12]
 80077f6:	e010      	b.n	800781a <vTaskSwitchContext+0x46>
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d10a      	bne.n	8007814 <vTaskSwitchContext+0x40>
	__asm volatile
 80077fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007802:	f383 8811 	msr	BASEPRI, r3
 8007806:	f3bf 8f6f 	isb	sy
 800780a:	f3bf 8f4f 	dsb	sy
 800780e:	607b      	str	r3, [r7, #4]
}
 8007810:	bf00      	nop
 8007812:	e7fe      	b.n	8007812 <vTaskSwitchContext+0x3e>
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	3b01      	subs	r3, #1
 8007818:	60fb      	str	r3, [r7, #12]
 800781a:	491d      	ldr	r1, [pc, #116]	; (8007890 <vTaskSwitchContext+0xbc>)
 800781c:	68fa      	ldr	r2, [r7, #12]
 800781e:	4613      	mov	r3, r2
 8007820:	009b      	lsls	r3, r3, #2
 8007822:	4413      	add	r3, r2
 8007824:	009b      	lsls	r3, r3, #2
 8007826:	440b      	add	r3, r1
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	2b00      	cmp	r3, #0
 800782c:	d0e4      	beq.n	80077f8 <vTaskSwitchContext+0x24>
 800782e:	68fa      	ldr	r2, [r7, #12]
 8007830:	4613      	mov	r3, r2
 8007832:	009b      	lsls	r3, r3, #2
 8007834:	4413      	add	r3, r2
 8007836:	009b      	lsls	r3, r3, #2
 8007838:	4a15      	ldr	r2, [pc, #84]	; (8007890 <vTaskSwitchContext+0xbc>)
 800783a:	4413      	add	r3, r2
 800783c:	60bb      	str	r3, [r7, #8]
 800783e:	68bb      	ldr	r3, [r7, #8]
 8007840:	685b      	ldr	r3, [r3, #4]
 8007842:	685a      	ldr	r2, [r3, #4]
 8007844:	68bb      	ldr	r3, [r7, #8]
 8007846:	605a      	str	r2, [r3, #4]
 8007848:	68bb      	ldr	r3, [r7, #8]
 800784a:	685a      	ldr	r2, [r3, #4]
 800784c:	68bb      	ldr	r3, [r7, #8]
 800784e:	3308      	adds	r3, #8
 8007850:	429a      	cmp	r2, r3
 8007852:	d104      	bne.n	800785e <vTaskSwitchContext+0x8a>
 8007854:	68bb      	ldr	r3, [r7, #8]
 8007856:	685b      	ldr	r3, [r3, #4]
 8007858:	685a      	ldr	r2, [r3, #4]
 800785a:	68bb      	ldr	r3, [r7, #8]
 800785c:	605a      	str	r2, [r3, #4]
 800785e:	68bb      	ldr	r3, [r7, #8]
 8007860:	685b      	ldr	r3, [r3, #4]
 8007862:	68db      	ldr	r3, [r3, #12]
 8007864:	4a0b      	ldr	r2, [pc, #44]	; (8007894 <vTaskSwitchContext+0xc0>)
 8007866:	6013      	str	r3, [r2, #0]
 8007868:	4a08      	ldr	r2, [pc, #32]	; (800788c <vTaskSwitchContext+0xb8>)
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800786e:	4b09      	ldr	r3, [pc, #36]	; (8007894 <vTaskSwitchContext+0xc0>)
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	3354      	adds	r3, #84	; 0x54
 8007874:	4a08      	ldr	r2, [pc, #32]	; (8007898 <vTaskSwitchContext+0xc4>)
 8007876:	6013      	str	r3, [r2, #0]
}
 8007878:	bf00      	nop
 800787a:	3714      	adds	r7, #20
 800787c:	46bd      	mov	sp, r7
 800787e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007882:	4770      	bx	lr
 8007884:	20001060 	.word	0x20001060
 8007888:	2000104c 	.word	0x2000104c
 800788c:	20001040 	.word	0x20001040
 8007890:	20000b68 	.word	0x20000b68
 8007894:	20000b64 	.word	0x20000b64
 8007898:	200001f0 	.word	0x200001f0

0800789c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800789c:	b580      	push	{r7, lr}
 800789e:	b084      	sub	sp, #16
 80078a0:	af00      	add	r7, sp, #0
 80078a2:	6078      	str	r0, [r7, #4]
 80078a4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d10a      	bne.n	80078c2 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 80078ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078b0:	f383 8811 	msr	BASEPRI, r3
 80078b4:	f3bf 8f6f 	isb	sy
 80078b8:	f3bf 8f4f 	dsb	sy
 80078bc:	60fb      	str	r3, [r7, #12]
}
 80078be:	bf00      	nop
 80078c0:	e7fe      	b.n	80078c0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80078c2:	4b07      	ldr	r3, [pc, #28]	; (80078e0 <vTaskPlaceOnEventList+0x44>)
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	3318      	adds	r3, #24
 80078c8:	4619      	mov	r1, r3
 80078ca:	6878      	ldr	r0, [r7, #4]
 80078cc:	f7fe fa79 	bl	8005dc2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80078d0:	2101      	movs	r1, #1
 80078d2:	6838      	ldr	r0, [r7, #0]
 80078d4:	f000 fb9e 	bl	8008014 <prvAddCurrentTaskToDelayedList>
}
 80078d8:	bf00      	nop
 80078da:	3710      	adds	r7, #16
 80078dc:	46bd      	mov	sp, r7
 80078de:	bd80      	pop	{r7, pc}
 80078e0:	20000b64 	.word	0x20000b64

080078e4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80078e4:	b580      	push	{r7, lr}
 80078e6:	b086      	sub	sp, #24
 80078e8:	af00      	add	r7, sp, #0
 80078ea:	60f8      	str	r0, [r7, #12]
 80078ec:	60b9      	str	r1, [r7, #8]
 80078ee:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d10a      	bne.n	800790c <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 80078f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078fa:	f383 8811 	msr	BASEPRI, r3
 80078fe:	f3bf 8f6f 	isb	sy
 8007902:	f3bf 8f4f 	dsb	sy
 8007906:	617b      	str	r3, [r7, #20]
}
 8007908:	bf00      	nop
 800790a:	e7fe      	b.n	800790a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800790c:	4b0a      	ldr	r3, [pc, #40]	; (8007938 <vTaskPlaceOnEventListRestricted+0x54>)
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	3318      	adds	r3, #24
 8007912:	4619      	mov	r1, r3
 8007914:	68f8      	ldr	r0, [r7, #12]
 8007916:	f7fe fa30 	bl	8005d7a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	2b00      	cmp	r3, #0
 800791e:	d002      	beq.n	8007926 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8007920:	f04f 33ff 	mov.w	r3, #4294967295
 8007924:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8007926:	6879      	ldr	r1, [r7, #4]
 8007928:	68b8      	ldr	r0, [r7, #8]
 800792a:	f000 fb73 	bl	8008014 <prvAddCurrentTaskToDelayedList>
	}
 800792e:	bf00      	nop
 8007930:	3718      	adds	r7, #24
 8007932:	46bd      	mov	sp, r7
 8007934:	bd80      	pop	{r7, pc}
 8007936:	bf00      	nop
 8007938:	20000b64 	.word	0x20000b64

0800793c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800793c:	b580      	push	{r7, lr}
 800793e:	b086      	sub	sp, #24
 8007940:	af00      	add	r7, sp, #0
 8007942:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	68db      	ldr	r3, [r3, #12]
 8007948:	68db      	ldr	r3, [r3, #12]
 800794a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800794c:	693b      	ldr	r3, [r7, #16]
 800794e:	2b00      	cmp	r3, #0
 8007950:	d10a      	bne.n	8007968 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8007952:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007956:	f383 8811 	msr	BASEPRI, r3
 800795a:	f3bf 8f6f 	isb	sy
 800795e:	f3bf 8f4f 	dsb	sy
 8007962:	60fb      	str	r3, [r7, #12]
}
 8007964:	bf00      	nop
 8007966:	e7fe      	b.n	8007966 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8007968:	693b      	ldr	r3, [r7, #16]
 800796a:	3318      	adds	r3, #24
 800796c:	4618      	mov	r0, r3
 800796e:	f7fe fa61 	bl	8005e34 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007972:	4b1e      	ldr	r3, [pc, #120]	; (80079ec <xTaskRemoveFromEventList+0xb0>)
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	2b00      	cmp	r3, #0
 8007978:	d11d      	bne.n	80079b6 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800797a:	693b      	ldr	r3, [r7, #16]
 800797c:	3304      	adds	r3, #4
 800797e:	4618      	mov	r0, r3
 8007980:	f7fe fa58 	bl	8005e34 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8007984:	693b      	ldr	r3, [r7, #16]
 8007986:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007988:	4b19      	ldr	r3, [pc, #100]	; (80079f0 <xTaskRemoveFromEventList+0xb4>)
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	429a      	cmp	r2, r3
 800798e:	d903      	bls.n	8007998 <xTaskRemoveFromEventList+0x5c>
 8007990:	693b      	ldr	r3, [r7, #16]
 8007992:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007994:	4a16      	ldr	r2, [pc, #88]	; (80079f0 <xTaskRemoveFromEventList+0xb4>)
 8007996:	6013      	str	r3, [r2, #0]
 8007998:	693b      	ldr	r3, [r7, #16]
 800799a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800799c:	4613      	mov	r3, r2
 800799e:	009b      	lsls	r3, r3, #2
 80079a0:	4413      	add	r3, r2
 80079a2:	009b      	lsls	r3, r3, #2
 80079a4:	4a13      	ldr	r2, [pc, #76]	; (80079f4 <xTaskRemoveFromEventList+0xb8>)
 80079a6:	441a      	add	r2, r3
 80079a8:	693b      	ldr	r3, [r7, #16]
 80079aa:	3304      	adds	r3, #4
 80079ac:	4619      	mov	r1, r3
 80079ae:	4610      	mov	r0, r2
 80079b0:	f7fe f9e3 	bl	8005d7a <vListInsertEnd>
 80079b4:	e005      	b.n	80079c2 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80079b6:	693b      	ldr	r3, [r7, #16]
 80079b8:	3318      	adds	r3, #24
 80079ba:	4619      	mov	r1, r3
 80079bc:	480e      	ldr	r0, [pc, #56]	; (80079f8 <xTaskRemoveFromEventList+0xbc>)
 80079be:	f7fe f9dc 	bl	8005d7a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80079c2:	693b      	ldr	r3, [r7, #16]
 80079c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80079c6:	4b0d      	ldr	r3, [pc, #52]	; (80079fc <xTaskRemoveFromEventList+0xc0>)
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80079cc:	429a      	cmp	r2, r3
 80079ce:	d905      	bls.n	80079dc <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80079d0:	2301      	movs	r3, #1
 80079d2:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80079d4:	4b0a      	ldr	r3, [pc, #40]	; (8007a00 <xTaskRemoveFromEventList+0xc4>)
 80079d6:	2201      	movs	r2, #1
 80079d8:	601a      	str	r2, [r3, #0]
 80079da:	e001      	b.n	80079e0 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80079dc:	2300      	movs	r3, #0
 80079de:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 80079e0:	697b      	ldr	r3, [r7, #20]
}
 80079e2:	4618      	mov	r0, r3
 80079e4:	3718      	adds	r7, #24
 80079e6:	46bd      	mov	sp, r7
 80079e8:	bd80      	pop	{r7, pc}
 80079ea:	bf00      	nop
 80079ec:	20001060 	.word	0x20001060
 80079f0:	20001040 	.word	0x20001040
 80079f4:	20000b68 	.word	0x20000b68
 80079f8:	20000ff8 	.word	0x20000ff8
 80079fc:	20000b64 	.word	0x20000b64
 8007a00:	2000104c 	.word	0x2000104c

08007a04 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007a04:	b480      	push	{r7}
 8007a06:	b083      	sub	sp, #12
 8007a08:	af00      	add	r7, sp, #0
 8007a0a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007a0c:	4b06      	ldr	r3, [pc, #24]	; (8007a28 <vTaskInternalSetTimeOutState+0x24>)
 8007a0e:	681a      	ldr	r2, [r3, #0]
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007a14:	4b05      	ldr	r3, [pc, #20]	; (8007a2c <vTaskInternalSetTimeOutState+0x28>)
 8007a16:	681a      	ldr	r2, [r3, #0]
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	605a      	str	r2, [r3, #4]
}
 8007a1c:	bf00      	nop
 8007a1e:	370c      	adds	r7, #12
 8007a20:	46bd      	mov	sp, r7
 8007a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a26:	4770      	bx	lr
 8007a28:	20001050 	.word	0x20001050
 8007a2c:	2000103c 	.word	0x2000103c

08007a30 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8007a30:	b580      	push	{r7, lr}
 8007a32:	b088      	sub	sp, #32
 8007a34:	af00      	add	r7, sp, #0
 8007a36:	6078      	str	r0, [r7, #4]
 8007a38:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	d10a      	bne.n	8007a56 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8007a40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a44:	f383 8811 	msr	BASEPRI, r3
 8007a48:	f3bf 8f6f 	isb	sy
 8007a4c:	f3bf 8f4f 	dsb	sy
 8007a50:	613b      	str	r3, [r7, #16]
}
 8007a52:	bf00      	nop
 8007a54:	e7fe      	b.n	8007a54 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8007a56:	683b      	ldr	r3, [r7, #0]
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	d10a      	bne.n	8007a72 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8007a5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a60:	f383 8811 	msr	BASEPRI, r3
 8007a64:	f3bf 8f6f 	isb	sy
 8007a68:	f3bf 8f4f 	dsb	sy
 8007a6c:	60fb      	str	r3, [r7, #12]
}
 8007a6e:	bf00      	nop
 8007a70:	e7fe      	b.n	8007a70 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8007a72:	f000 ff5f 	bl	8008934 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8007a76:	4b1d      	ldr	r3, [pc, #116]	; (8007aec <xTaskCheckForTimeOut+0xbc>)
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	685b      	ldr	r3, [r3, #4]
 8007a80:	69ba      	ldr	r2, [r7, #24]
 8007a82:	1ad3      	subs	r3, r2, r3
 8007a84:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8007a86:	683b      	ldr	r3, [r7, #0]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a8e:	d102      	bne.n	8007a96 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8007a90:	2300      	movs	r3, #0
 8007a92:	61fb      	str	r3, [r7, #28]
 8007a94:	e023      	b.n	8007ade <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	681a      	ldr	r2, [r3, #0]
 8007a9a:	4b15      	ldr	r3, [pc, #84]	; (8007af0 <xTaskCheckForTimeOut+0xc0>)
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	429a      	cmp	r2, r3
 8007aa0:	d007      	beq.n	8007ab2 <xTaskCheckForTimeOut+0x82>
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	685b      	ldr	r3, [r3, #4]
 8007aa6:	69ba      	ldr	r2, [r7, #24]
 8007aa8:	429a      	cmp	r2, r3
 8007aaa:	d302      	bcc.n	8007ab2 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007aac:	2301      	movs	r3, #1
 8007aae:	61fb      	str	r3, [r7, #28]
 8007ab0:	e015      	b.n	8007ade <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8007ab2:	683b      	ldr	r3, [r7, #0]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	697a      	ldr	r2, [r7, #20]
 8007ab8:	429a      	cmp	r2, r3
 8007aba:	d20b      	bcs.n	8007ad4 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007abc:	683b      	ldr	r3, [r7, #0]
 8007abe:	681a      	ldr	r2, [r3, #0]
 8007ac0:	697b      	ldr	r3, [r7, #20]
 8007ac2:	1ad2      	subs	r2, r2, r3
 8007ac4:	683b      	ldr	r3, [r7, #0]
 8007ac6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007ac8:	6878      	ldr	r0, [r7, #4]
 8007aca:	f7ff ff9b 	bl	8007a04 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8007ace:	2300      	movs	r3, #0
 8007ad0:	61fb      	str	r3, [r7, #28]
 8007ad2:	e004      	b.n	8007ade <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8007ad4:	683b      	ldr	r3, [r7, #0]
 8007ad6:	2200      	movs	r2, #0
 8007ad8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8007ada:	2301      	movs	r3, #1
 8007adc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8007ade:	f000 ff59 	bl	8008994 <vPortExitCritical>

	return xReturn;
 8007ae2:	69fb      	ldr	r3, [r7, #28]
}
 8007ae4:	4618      	mov	r0, r3
 8007ae6:	3720      	adds	r7, #32
 8007ae8:	46bd      	mov	sp, r7
 8007aea:	bd80      	pop	{r7, pc}
 8007aec:	2000103c 	.word	0x2000103c
 8007af0:	20001050 	.word	0x20001050

08007af4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007af4:	b480      	push	{r7}
 8007af6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007af8:	4b03      	ldr	r3, [pc, #12]	; (8007b08 <vTaskMissedYield+0x14>)
 8007afa:	2201      	movs	r2, #1
 8007afc:	601a      	str	r2, [r3, #0]
}
 8007afe:	bf00      	nop
 8007b00:	46bd      	mov	sp, r7
 8007b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b06:	4770      	bx	lr
 8007b08:	2000104c 	.word	0x2000104c

08007b0c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007b0c:	b580      	push	{r7, lr}
 8007b0e:	b082      	sub	sp, #8
 8007b10:	af00      	add	r7, sp, #0
 8007b12:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007b14:	f000 f852 	bl	8007bbc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007b18:	4b06      	ldr	r3, [pc, #24]	; (8007b34 <prvIdleTask+0x28>)
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	2b01      	cmp	r3, #1
 8007b1e:	d9f9      	bls.n	8007b14 <prvIdleTask+0x8>
			{
				taskYIELD();
 8007b20:	4b05      	ldr	r3, [pc, #20]	; (8007b38 <prvIdleTask+0x2c>)
 8007b22:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007b26:	601a      	str	r2, [r3, #0]
 8007b28:	f3bf 8f4f 	dsb	sy
 8007b2c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007b30:	e7f0      	b.n	8007b14 <prvIdleTask+0x8>
 8007b32:	bf00      	nop
 8007b34:	20000b68 	.word	0x20000b68
 8007b38:	e000ed04 	.word	0xe000ed04

08007b3c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007b3c:	b580      	push	{r7, lr}
 8007b3e:	b082      	sub	sp, #8
 8007b40:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007b42:	2300      	movs	r3, #0
 8007b44:	607b      	str	r3, [r7, #4]
 8007b46:	e00c      	b.n	8007b62 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007b48:	687a      	ldr	r2, [r7, #4]
 8007b4a:	4613      	mov	r3, r2
 8007b4c:	009b      	lsls	r3, r3, #2
 8007b4e:	4413      	add	r3, r2
 8007b50:	009b      	lsls	r3, r3, #2
 8007b52:	4a12      	ldr	r2, [pc, #72]	; (8007b9c <prvInitialiseTaskLists+0x60>)
 8007b54:	4413      	add	r3, r2
 8007b56:	4618      	mov	r0, r3
 8007b58:	f7fe f8e2 	bl	8005d20 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	3301      	adds	r3, #1
 8007b60:	607b      	str	r3, [r7, #4]
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	2b37      	cmp	r3, #55	; 0x37
 8007b66:	d9ef      	bls.n	8007b48 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007b68:	480d      	ldr	r0, [pc, #52]	; (8007ba0 <prvInitialiseTaskLists+0x64>)
 8007b6a:	f7fe f8d9 	bl	8005d20 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007b6e:	480d      	ldr	r0, [pc, #52]	; (8007ba4 <prvInitialiseTaskLists+0x68>)
 8007b70:	f7fe f8d6 	bl	8005d20 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007b74:	480c      	ldr	r0, [pc, #48]	; (8007ba8 <prvInitialiseTaskLists+0x6c>)
 8007b76:	f7fe f8d3 	bl	8005d20 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007b7a:	480c      	ldr	r0, [pc, #48]	; (8007bac <prvInitialiseTaskLists+0x70>)
 8007b7c:	f7fe f8d0 	bl	8005d20 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007b80:	480b      	ldr	r0, [pc, #44]	; (8007bb0 <prvInitialiseTaskLists+0x74>)
 8007b82:	f7fe f8cd 	bl	8005d20 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007b86:	4b0b      	ldr	r3, [pc, #44]	; (8007bb4 <prvInitialiseTaskLists+0x78>)
 8007b88:	4a05      	ldr	r2, [pc, #20]	; (8007ba0 <prvInitialiseTaskLists+0x64>)
 8007b8a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007b8c:	4b0a      	ldr	r3, [pc, #40]	; (8007bb8 <prvInitialiseTaskLists+0x7c>)
 8007b8e:	4a05      	ldr	r2, [pc, #20]	; (8007ba4 <prvInitialiseTaskLists+0x68>)
 8007b90:	601a      	str	r2, [r3, #0]
}
 8007b92:	bf00      	nop
 8007b94:	3708      	adds	r7, #8
 8007b96:	46bd      	mov	sp, r7
 8007b98:	bd80      	pop	{r7, pc}
 8007b9a:	bf00      	nop
 8007b9c:	20000b68 	.word	0x20000b68
 8007ba0:	20000fc8 	.word	0x20000fc8
 8007ba4:	20000fdc 	.word	0x20000fdc
 8007ba8:	20000ff8 	.word	0x20000ff8
 8007bac:	2000100c 	.word	0x2000100c
 8007bb0:	20001024 	.word	0x20001024
 8007bb4:	20000ff0 	.word	0x20000ff0
 8007bb8:	20000ff4 	.word	0x20000ff4

08007bbc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007bbc:	b580      	push	{r7, lr}
 8007bbe:	b082      	sub	sp, #8
 8007bc0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007bc2:	e019      	b.n	8007bf8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007bc4:	f000 feb6 	bl	8008934 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8007bc8:	4b10      	ldr	r3, [pc, #64]	; (8007c0c <prvCheckTasksWaitingTermination+0x50>)
 8007bca:	68db      	ldr	r3, [r3, #12]
 8007bcc:	68db      	ldr	r3, [r3, #12]
 8007bce:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	3304      	adds	r3, #4
 8007bd4:	4618      	mov	r0, r3
 8007bd6:	f7fe f92d 	bl	8005e34 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007bda:	4b0d      	ldr	r3, [pc, #52]	; (8007c10 <prvCheckTasksWaitingTermination+0x54>)
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	3b01      	subs	r3, #1
 8007be0:	4a0b      	ldr	r2, [pc, #44]	; (8007c10 <prvCheckTasksWaitingTermination+0x54>)
 8007be2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007be4:	4b0b      	ldr	r3, [pc, #44]	; (8007c14 <prvCheckTasksWaitingTermination+0x58>)
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	3b01      	subs	r3, #1
 8007bea:	4a0a      	ldr	r2, [pc, #40]	; (8007c14 <prvCheckTasksWaitingTermination+0x58>)
 8007bec:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007bee:	f000 fed1 	bl	8008994 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007bf2:	6878      	ldr	r0, [r7, #4]
 8007bf4:	f000 f810 	bl	8007c18 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007bf8:	4b06      	ldr	r3, [pc, #24]	; (8007c14 <prvCheckTasksWaitingTermination+0x58>)
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	d1e1      	bne.n	8007bc4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007c00:	bf00      	nop
 8007c02:	bf00      	nop
 8007c04:	3708      	adds	r7, #8
 8007c06:	46bd      	mov	sp, r7
 8007c08:	bd80      	pop	{r7, pc}
 8007c0a:	bf00      	nop
 8007c0c:	2000100c 	.word	0x2000100c
 8007c10:	20001038 	.word	0x20001038
 8007c14:	20001020 	.word	0x20001020

08007c18 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007c18:	b580      	push	{r7, lr}
 8007c1a:	b084      	sub	sp, #16
 8007c1c:	af00      	add	r7, sp, #0
 8007c1e:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	3354      	adds	r3, #84	; 0x54
 8007c24:	4618      	mov	r0, r3
 8007c26:	f001 fb91 	bl	800934c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	d108      	bne.n	8007c46 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c38:	4618      	mov	r0, r3
 8007c3a:	f001 f861 	bl	8008d00 <vPortFree>
				vPortFree( pxTCB );
 8007c3e:	6878      	ldr	r0, [r7, #4]
 8007c40:	f001 f85e 	bl	8008d00 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007c44:	e018      	b.n	8007c78 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8007c4c:	2b01      	cmp	r3, #1
 8007c4e:	d103      	bne.n	8007c58 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8007c50:	6878      	ldr	r0, [r7, #4]
 8007c52:	f001 f855 	bl	8008d00 <vPortFree>
	}
 8007c56:	e00f      	b.n	8007c78 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8007c5e:	2b02      	cmp	r3, #2
 8007c60:	d00a      	beq.n	8007c78 <prvDeleteTCB+0x60>
	__asm volatile
 8007c62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c66:	f383 8811 	msr	BASEPRI, r3
 8007c6a:	f3bf 8f6f 	isb	sy
 8007c6e:	f3bf 8f4f 	dsb	sy
 8007c72:	60fb      	str	r3, [r7, #12]
}
 8007c74:	bf00      	nop
 8007c76:	e7fe      	b.n	8007c76 <prvDeleteTCB+0x5e>
	}
 8007c78:	bf00      	nop
 8007c7a:	3710      	adds	r7, #16
 8007c7c:	46bd      	mov	sp, r7
 8007c7e:	bd80      	pop	{r7, pc}

08007c80 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007c80:	b480      	push	{r7}
 8007c82:	b083      	sub	sp, #12
 8007c84:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007c86:	4b0f      	ldr	r3, [pc, #60]	; (8007cc4 <prvResetNextTaskUnblockTime+0x44>)
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	d101      	bne.n	8007c94 <prvResetNextTaskUnblockTime+0x14>
 8007c90:	2301      	movs	r3, #1
 8007c92:	e000      	b.n	8007c96 <prvResetNextTaskUnblockTime+0x16>
 8007c94:	2300      	movs	r3, #0
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	d004      	beq.n	8007ca4 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007c9a:	4b0b      	ldr	r3, [pc, #44]	; (8007cc8 <prvResetNextTaskUnblockTime+0x48>)
 8007c9c:	f04f 32ff 	mov.w	r2, #4294967295
 8007ca0:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007ca2:	e008      	b.n	8007cb6 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8007ca4:	4b07      	ldr	r3, [pc, #28]	; (8007cc4 <prvResetNextTaskUnblockTime+0x44>)
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	68db      	ldr	r3, [r3, #12]
 8007caa:	68db      	ldr	r3, [r3, #12]
 8007cac:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	685b      	ldr	r3, [r3, #4]
 8007cb2:	4a05      	ldr	r2, [pc, #20]	; (8007cc8 <prvResetNextTaskUnblockTime+0x48>)
 8007cb4:	6013      	str	r3, [r2, #0]
}
 8007cb6:	bf00      	nop
 8007cb8:	370c      	adds	r7, #12
 8007cba:	46bd      	mov	sp, r7
 8007cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cc0:	4770      	bx	lr
 8007cc2:	bf00      	nop
 8007cc4:	20000ff0 	.word	0x20000ff0
 8007cc8:	20001058 	.word	0x20001058

08007ccc <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8007ccc:	b480      	push	{r7}
 8007cce:	b083      	sub	sp, #12
 8007cd0:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 8007cd2:	4b05      	ldr	r3, [pc, #20]	; (8007ce8 <xTaskGetCurrentTaskHandle+0x1c>)
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	607b      	str	r3, [r7, #4]

		return xReturn;
 8007cd8:	687b      	ldr	r3, [r7, #4]
	}
 8007cda:	4618      	mov	r0, r3
 8007cdc:	370c      	adds	r7, #12
 8007cde:	46bd      	mov	sp, r7
 8007ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ce4:	4770      	bx	lr
 8007ce6:	bf00      	nop
 8007ce8:	20000b64 	.word	0x20000b64

08007cec <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007cec:	b480      	push	{r7}
 8007cee:	b083      	sub	sp, #12
 8007cf0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8007cf2:	4b0b      	ldr	r3, [pc, #44]	; (8007d20 <xTaskGetSchedulerState+0x34>)
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d102      	bne.n	8007d00 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007cfa:	2301      	movs	r3, #1
 8007cfc:	607b      	str	r3, [r7, #4]
 8007cfe:	e008      	b.n	8007d12 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007d00:	4b08      	ldr	r3, [pc, #32]	; (8007d24 <xTaskGetSchedulerState+0x38>)
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	d102      	bne.n	8007d0e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007d08:	2302      	movs	r3, #2
 8007d0a:	607b      	str	r3, [r7, #4]
 8007d0c:	e001      	b.n	8007d12 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8007d0e:	2300      	movs	r3, #0
 8007d10:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8007d12:	687b      	ldr	r3, [r7, #4]
	}
 8007d14:	4618      	mov	r0, r3
 8007d16:	370c      	adds	r7, #12
 8007d18:	46bd      	mov	sp, r7
 8007d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d1e:	4770      	bx	lr
 8007d20:	20001044 	.word	0x20001044
 8007d24:	20001060 	.word	0x20001060

08007d28 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8007d28:	b580      	push	{r7, lr}
 8007d2a:	b084      	sub	sp, #16
 8007d2c:	af00      	add	r7, sp, #0
 8007d2e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = ( TCB_t * ) pxMutexHolder;
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8007d34:	2300      	movs	r3, #0
 8007d36:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	d056      	beq.n	8007dec <xTaskPriorityInherit+0xc4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8007d3e:	68bb      	ldr	r3, [r7, #8]
 8007d40:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007d42:	4b2d      	ldr	r3, [pc, #180]	; (8007df8 <xTaskPriorityInherit+0xd0>)
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d48:	429a      	cmp	r2, r3
 8007d4a:	d246      	bcs.n	8007dda <xTaskPriorityInherit+0xb2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007d4c:	68bb      	ldr	r3, [r7, #8]
 8007d4e:	699b      	ldr	r3, [r3, #24]
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	db06      	blt.n	8007d62 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007d54:	4b28      	ldr	r3, [pc, #160]	; (8007df8 <xTaskPriorityInherit+0xd0>)
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d5a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8007d5e:	68bb      	ldr	r3, [r7, #8]
 8007d60:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8007d62:	68bb      	ldr	r3, [r7, #8]
 8007d64:	6959      	ldr	r1, [r3, #20]
 8007d66:	68bb      	ldr	r3, [r7, #8]
 8007d68:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007d6a:	4613      	mov	r3, r2
 8007d6c:	009b      	lsls	r3, r3, #2
 8007d6e:	4413      	add	r3, r2
 8007d70:	009b      	lsls	r3, r3, #2
 8007d72:	4a22      	ldr	r2, [pc, #136]	; (8007dfc <xTaskPriorityInherit+0xd4>)
 8007d74:	4413      	add	r3, r2
 8007d76:	4299      	cmp	r1, r3
 8007d78:	d101      	bne.n	8007d7e <xTaskPriorityInherit+0x56>
 8007d7a:	2301      	movs	r3, #1
 8007d7c:	e000      	b.n	8007d80 <xTaskPriorityInherit+0x58>
 8007d7e:	2300      	movs	r3, #0
 8007d80:	2b00      	cmp	r3, #0
 8007d82:	d022      	beq.n	8007dca <xTaskPriorityInherit+0xa2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007d84:	68bb      	ldr	r3, [r7, #8]
 8007d86:	3304      	adds	r3, #4
 8007d88:	4618      	mov	r0, r3
 8007d8a:	f7fe f853 	bl	8005e34 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007d8e:	4b1a      	ldr	r3, [pc, #104]	; (8007df8 <xTaskPriorityInherit+0xd0>)
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007d94:	68bb      	ldr	r3, [r7, #8]
 8007d96:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8007d98:	68bb      	ldr	r3, [r7, #8]
 8007d9a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007d9c:	4b18      	ldr	r3, [pc, #96]	; (8007e00 <xTaskPriorityInherit+0xd8>)
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	429a      	cmp	r2, r3
 8007da2:	d903      	bls.n	8007dac <xTaskPriorityInherit+0x84>
 8007da4:	68bb      	ldr	r3, [r7, #8]
 8007da6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007da8:	4a15      	ldr	r2, [pc, #84]	; (8007e00 <xTaskPriorityInherit+0xd8>)
 8007daa:	6013      	str	r3, [r2, #0]
 8007dac:	68bb      	ldr	r3, [r7, #8]
 8007dae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007db0:	4613      	mov	r3, r2
 8007db2:	009b      	lsls	r3, r3, #2
 8007db4:	4413      	add	r3, r2
 8007db6:	009b      	lsls	r3, r3, #2
 8007db8:	4a10      	ldr	r2, [pc, #64]	; (8007dfc <xTaskPriorityInherit+0xd4>)
 8007dba:	441a      	add	r2, r3
 8007dbc:	68bb      	ldr	r3, [r7, #8]
 8007dbe:	3304      	adds	r3, #4
 8007dc0:	4619      	mov	r1, r3
 8007dc2:	4610      	mov	r0, r2
 8007dc4:	f7fd ffd9 	bl	8005d7a <vListInsertEnd>
 8007dc8:	e004      	b.n	8007dd4 <xTaskPriorityInherit+0xac>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007dca:	4b0b      	ldr	r3, [pc, #44]	; (8007df8 <xTaskPriorityInherit+0xd0>)
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007dd0:	68bb      	ldr	r3, [r7, #8]
 8007dd2:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8007dd4:	2301      	movs	r3, #1
 8007dd6:	60fb      	str	r3, [r7, #12]
 8007dd8:	e008      	b.n	8007dec <xTaskPriorityInherit+0xc4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8007dda:	68bb      	ldr	r3, [r7, #8]
 8007ddc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007dde:	4b06      	ldr	r3, [pc, #24]	; (8007df8 <xTaskPriorityInherit+0xd0>)
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007de4:	429a      	cmp	r2, r3
 8007de6:	d201      	bcs.n	8007dec <xTaskPriorityInherit+0xc4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8007de8:	2301      	movs	r3, #1
 8007dea:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007dec:	68fb      	ldr	r3, [r7, #12]
	}
 8007dee:	4618      	mov	r0, r3
 8007df0:	3710      	adds	r7, #16
 8007df2:	46bd      	mov	sp, r7
 8007df4:	bd80      	pop	{r7, pc}
 8007df6:	bf00      	nop
 8007df8:	20000b64 	.word	0x20000b64
 8007dfc:	20000b68 	.word	0x20000b68
 8007e00:	20001040 	.word	0x20001040

08007e04 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007e04:	b580      	push	{r7, lr}
 8007e06:	b086      	sub	sp, #24
 8007e08:	af00      	add	r7, sp, #0
 8007e0a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8007e10:	2300      	movs	r3, #0
 8007e12:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	d056      	beq.n	8007ec8 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8007e1a:	4b2e      	ldr	r3, [pc, #184]	; (8007ed4 <xTaskPriorityDisinherit+0xd0>)
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	693a      	ldr	r2, [r7, #16]
 8007e20:	429a      	cmp	r2, r3
 8007e22:	d00a      	beq.n	8007e3a <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8007e24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e28:	f383 8811 	msr	BASEPRI, r3
 8007e2c:	f3bf 8f6f 	isb	sy
 8007e30:	f3bf 8f4f 	dsb	sy
 8007e34:	60fb      	str	r3, [r7, #12]
}
 8007e36:	bf00      	nop
 8007e38:	e7fe      	b.n	8007e38 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8007e3a:	693b      	ldr	r3, [r7, #16]
 8007e3c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d10a      	bne.n	8007e58 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8007e42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e46:	f383 8811 	msr	BASEPRI, r3
 8007e4a:	f3bf 8f6f 	isb	sy
 8007e4e:	f3bf 8f4f 	dsb	sy
 8007e52:	60bb      	str	r3, [r7, #8]
}
 8007e54:	bf00      	nop
 8007e56:	e7fe      	b.n	8007e56 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8007e58:	693b      	ldr	r3, [r7, #16]
 8007e5a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007e5c:	1e5a      	subs	r2, r3, #1
 8007e5e:	693b      	ldr	r3, [r7, #16]
 8007e60:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8007e62:	693b      	ldr	r3, [r7, #16]
 8007e64:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007e66:	693b      	ldr	r3, [r7, #16]
 8007e68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007e6a:	429a      	cmp	r2, r3
 8007e6c:	d02c      	beq.n	8007ec8 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8007e6e:	693b      	ldr	r3, [r7, #16]
 8007e70:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d128      	bne.n	8007ec8 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007e76:	693b      	ldr	r3, [r7, #16]
 8007e78:	3304      	adds	r3, #4
 8007e7a:	4618      	mov	r0, r3
 8007e7c:	f7fd ffda 	bl	8005e34 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007e80:	693b      	ldr	r3, [r7, #16]
 8007e82:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007e84:	693b      	ldr	r3, [r7, #16]
 8007e86:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007e88:	693b      	ldr	r3, [r7, #16]
 8007e8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e8c:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8007e90:	693b      	ldr	r3, [r7, #16]
 8007e92:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8007e94:	693b      	ldr	r3, [r7, #16]
 8007e96:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007e98:	4b0f      	ldr	r3, [pc, #60]	; (8007ed8 <xTaskPriorityDisinherit+0xd4>)
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	429a      	cmp	r2, r3
 8007e9e:	d903      	bls.n	8007ea8 <xTaskPriorityDisinherit+0xa4>
 8007ea0:	693b      	ldr	r3, [r7, #16]
 8007ea2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ea4:	4a0c      	ldr	r2, [pc, #48]	; (8007ed8 <xTaskPriorityDisinherit+0xd4>)
 8007ea6:	6013      	str	r3, [r2, #0]
 8007ea8:	693b      	ldr	r3, [r7, #16]
 8007eaa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007eac:	4613      	mov	r3, r2
 8007eae:	009b      	lsls	r3, r3, #2
 8007eb0:	4413      	add	r3, r2
 8007eb2:	009b      	lsls	r3, r3, #2
 8007eb4:	4a09      	ldr	r2, [pc, #36]	; (8007edc <xTaskPriorityDisinherit+0xd8>)
 8007eb6:	441a      	add	r2, r3
 8007eb8:	693b      	ldr	r3, [r7, #16]
 8007eba:	3304      	adds	r3, #4
 8007ebc:	4619      	mov	r1, r3
 8007ebe:	4610      	mov	r0, r2
 8007ec0:	f7fd ff5b 	bl	8005d7a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8007ec4:	2301      	movs	r3, #1
 8007ec6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007ec8:	697b      	ldr	r3, [r7, #20]
	}
 8007eca:	4618      	mov	r0, r3
 8007ecc:	3718      	adds	r7, #24
 8007ece:	46bd      	mov	sp, r7
 8007ed0:	bd80      	pop	{r7, pc}
 8007ed2:	bf00      	nop
 8007ed4:	20000b64 	.word	0x20000b64
 8007ed8:	20001040 	.word	0x20001040
 8007edc:	20000b68 	.word	0x20000b68

08007ee0 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8007ee0:	b580      	push	{r7, lr}
 8007ee2:	b088      	sub	sp, #32
 8007ee4:	af00      	add	r7, sp, #0
 8007ee6:	6078      	str	r0, [r7, #4]
 8007ee8:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8007eee:	2301      	movs	r3, #1
 8007ef0:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	d06f      	beq.n	8007fd8 <vTaskPriorityDisinheritAfterTimeout+0xf8>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8007ef8:	69bb      	ldr	r3, [r7, #24]
 8007efa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	d10a      	bne.n	8007f16 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 8007f00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f04:	f383 8811 	msr	BASEPRI, r3
 8007f08:	f3bf 8f6f 	isb	sy
 8007f0c:	f3bf 8f4f 	dsb	sy
 8007f10:	60fb      	str	r3, [r7, #12]
}
 8007f12:	bf00      	nop
 8007f14:	e7fe      	b.n	8007f14 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8007f16:	69bb      	ldr	r3, [r7, #24]
 8007f18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007f1a:	683a      	ldr	r2, [r7, #0]
 8007f1c:	429a      	cmp	r2, r3
 8007f1e:	d902      	bls.n	8007f26 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8007f20:	683b      	ldr	r3, [r7, #0]
 8007f22:	61fb      	str	r3, [r7, #28]
 8007f24:	e002      	b.n	8007f2c <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8007f26:	69bb      	ldr	r3, [r7, #24]
 8007f28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007f2a:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8007f2c:	69bb      	ldr	r3, [r7, #24]
 8007f2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f30:	69fa      	ldr	r2, [r7, #28]
 8007f32:	429a      	cmp	r2, r3
 8007f34:	d050      	beq.n	8007fd8 <vTaskPriorityDisinheritAfterTimeout+0xf8>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8007f36:	69bb      	ldr	r3, [r7, #24]
 8007f38:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007f3a:	697a      	ldr	r2, [r7, #20]
 8007f3c:	429a      	cmp	r2, r3
 8007f3e:	d14b      	bne.n	8007fd8 <vTaskPriorityDisinheritAfterTimeout+0xf8>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8007f40:	4b27      	ldr	r3, [pc, #156]	; (8007fe0 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	69ba      	ldr	r2, [r7, #24]
 8007f46:	429a      	cmp	r2, r3
 8007f48:	d10a      	bne.n	8007f60 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 8007f4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f4e:	f383 8811 	msr	BASEPRI, r3
 8007f52:	f3bf 8f6f 	isb	sy
 8007f56:	f3bf 8f4f 	dsb	sy
 8007f5a:	60bb      	str	r3, [r7, #8]
}
 8007f5c:	bf00      	nop
 8007f5e:	e7fe      	b.n	8007f5e <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8007f60:	69bb      	ldr	r3, [r7, #24]
 8007f62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f64:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8007f66:	69bb      	ldr	r3, [r7, #24]
 8007f68:	69fa      	ldr	r2, [r7, #28]
 8007f6a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007f6c:	69bb      	ldr	r3, [r7, #24]
 8007f6e:	699b      	ldr	r3, [r3, #24]
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	db04      	blt.n	8007f7e <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007f74:	69fb      	ldr	r3, [r7, #28]
 8007f76:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8007f7a:	69bb      	ldr	r3, [r7, #24]
 8007f7c:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8007f7e:	69bb      	ldr	r3, [r7, #24]
 8007f80:	6959      	ldr	r1, [r3, #20]
 8007f82:	693a      	ldr	r2, [r7, #16]
 8007f84:	4613      	mov	r3, r2
 8007f86:	009b      	lsls	r3, r3, #2
 8007f88:	4413      	add	r3, r2
 8007f8a:	009b      	lsls	r3, r3, #2
 8007f8c:	4a15      	ldr	r2, [pc, #84]	; (8007fe4 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8007f8e:	4413      	add	r3, r2
 8007f90:	4299      	cmp	r1, r3
 8007f92:	d101      	bne.n	8007f98 <vTaskPriorityDisinheritAfterTimeout+0xb8>
 8007f94:	2301      	movs	r3, #1
 8007f96:	e000      	b.n	8007f9a <vTaskPriorityDisinheritAfterTimeout+0xba>
 8007f98:	2300      	movs	r3, #0
 8007f9a:	2b00      	cmp	r3, #0
 8007f9c:	d01c      	beq.n	8007fd8 <vTaskPriorityDisinheritAfterTimeout+0xf8>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007f9e:	69bb      	ldr	r3, [r7, #24]
 8007fa0:	3304      	adds	r3, #4
 8007fa2:	4618      	mov	r0, r3
 8007fa4:	f7fd ff46 	bl	8005e34 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8007fa8:	69bb      	ldr	r3, [r7, #24]
 8007faa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007fac:	4b0e      	ldr	r3, [pc, #56]	; (8007fe8 <vTaskPriorityDisinheritAfterTimeout+0x108>)
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	429a      	cmp	r2, r3
 8007fb2:	d903      	bls.n	8007fbc <vTaskPriorityDisinheritAfterTimeout+0xdc>
 8007fb4:	69bb      	ldr	r3, [r7, #24]
 8007fb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007fb8:	4a0b      	ldr	r2, [pc, #44]	; (8007fe8 <vTaskPriorityDisinheritAfterTimeout+0x108>)
 8007fba:	6013      	str	r3, [r2, #0]
 8007fbc:	69bb      	ldr	r3, [r7, #24]
 8007fbe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007fc0:	4613      	mov	r3, r2
 8007fc2:	009b      	lsls	r3, r3, #2
 8007fc4:	4413      	add	r3, r2
 8007fc6:	009b      	lsls	r3, r3, #2
 8007fc8:	4a06      	ldr	r2, [pc, #24]	; (8007fe4 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8007fca:	441a      	add	r2, r3
 8007fcc:	69bb      	ldr	r3, [r7, #24]
 8007fce:	3304      	adds	r3, #4
 8007fd0:	4619      	mov	r1, r3
 8007fd2:	4610      	mov	r0, r2
 8007fd4:	f7fd fed1 	bl	8005d7a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007fd8:	bf00      	nop
 8007fda:	3720      	adds	r7, #32
 8007fdc:	46bd      	mov	sp, r7
 8007fde:	bd80      	pop	{r7, pc}
 8007fe0:	20000b64 	.word	0x20000b64
 8007fe4:	20000b68 	.word	0x20000b68
 8007fe8:	20001040 	.word	0x20001040

08007fec <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
 8007fec:	b480      	push	{r7}
 8007fee:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8007ff0:	4b07      	ldr	r3, [pc, #28]	; (8008010 <pvTaskIncrementMutexHeldCount+0x24>)
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	d004      	beq.n	8008002 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8007ff8:	4b05      	ldr	r3, [pc, #20]	; (8008010 <pvTaskIncrementMutexHeldCount+0x24>)
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007ffe:	3201      	adds	r2, #1
 8008000:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 8008002:	4b03      	ldr	r3, [pc, #12]	; (8008010 <pvTaskIncrementMutexHeldCount+0x24>)
 8008004:	681b      	ldr	r3, [r3, #0]
	}
 8008006:	4618      	mov	r0, r3
 8008008:	46bd      	mov	sp, r7
 800800a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800800e:	4770      	bx	lr
 8008010:	20000b64 	.word	0x20000b64

08008014 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008014:	b580      	push	{r7, lr}
 8008016:	b084      	sub	sp, #16
 8008018:	af00      	add	r7, sp, #0
 800801a:	6078      	str	r0, [r7, #4]
 800801c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800801e:	4b21      	ldr	r3, [pc, #132]	; (80080a4 <prvAddCurrentTaskToDelayedList+0x90>)
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008024:	4b20      	ldr	r3, [pc, #128]	; (80080a8 <prvAddCurrentTaskToDelayedList+0x94>)
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	3304      	adds	r3, #4
 800802a:	4618      	mov	r0, r3
 800802c:	f7fd ff02 	bl	8005e34 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008036:	d10a      	bne.n	800804e <prvAddCurrentTaskToDelayedList+0x3a>
 8008038:	683b      	ldr	r3, [r7, #0]
 800803a:	2b00      	cmp	r3, #0
 800803c:	d007      	beq.n	800804e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800803e:	4b1a      	ldr	r3, [pc, #104]	; (80080a8 <prvAddCurrentTaskToDelayedList+0x94>)
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	3304      	adds	r3, #4
 8008044:	4619      	mov	r1, r3
 8008046:	4819      	ldr	r0, [pc, #100]	; (80080ac <prvAddCurrentTaskToDelayedList+0x98>)
 8008048:	f7fd fe97 	bl	8005d7a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800804c:	e026      	b.n	800809c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800804e:	68fa      	ldr	r2, [r7, #12]
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	4413      	add	r3, r2
 8008054:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008056:	4b14      	ldr	r3, [pc, #80]	; (80080a8 <prvAddCurrentTaskToDelayedList+0x94>)
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	68ba      	ldr	r2, [r7, #8]
 800805c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800805e:	68ba      	ldr	r2, [r7, #8]
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	429a      	cmp	r2, r3
 8008064:	d209      	bcs.n	800807a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008066:	4b12      	ldr	r3, [pc, #72]	; (80080b0 <prvAddCurrentTaskToDelayedList+0x9c>)
 8008068:	681a      	ldr	r2, [r3, #0]
 800806a:	4b0f      	ldr	r3, [pc, #60]	; (80080a8 <prvAddCurrentTaskToDelayedList+0x94>)
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	3304      	adds	r3, #4
 8008070:	4619      	mov	r1, r3
 8008072:	4610      	mov	r0, r2
 8008074:	f7fd fea5 	bl	8005dc2 <vListInsert>
}
 8008078:	e010      	b.n	800809c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800807a:	4b0e      	ldr	r3, [pc, #56]	; (80080b4 <prvAddCurrentTaskToDelayedList+0xa0>)
 800807c:	681a      	ldr	r2, [r3, #0]
 800807e:	4b0a      	ldr	r3, [pc, #40]	; (80080a8 <prvAddCurrentTaskToDelayedList+0x94>)
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	3304      	adds	r3, #4
 8008084:	4619      	mov	r1, r3
 8008086:	4610      	mov	r0, r2
 8008088:	f7fd fe9b 	bl	8005dc2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800808c:	4b0a      	ldr	r3, [pc, #40]	; (80080b8 <prvAddCurrentTaskToDelayedList+0xa4>)
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	68ba      	ldr	r2, [r7, #8]
 8008092:	429a      	cmp	r2, r3
 8008094:	d202      	bcs.n	800809c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8008096:	4a08      	ldr	r2, [pc, #32]	; (80080b8 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008098:	68bb      	ldr	r3, [r7, #8]
 800809a:	6013      	str	r3, [r2, #0]
}
 800809c:	bf00      	nop
 800809e:	3710      	adds	r7, #16
 80080a0:	46bd      	mov	sp, r7
 80080a2:	bd80      	pop	{r7, pc}
 80080a4:	2000103c 	.word	0x2000103c
 80080a8:	20000b64 	.word	0x20000b64
 80080ac:	20001024 	.word	0x20001024
 80080b0:	20000ff4 	.word	0x20000ff4
 80080b4:	20000ff0 	.word	0x20000ff0
 80080b8:	20001058 	.word	0x20001058

080080bc <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80080bc:	b580      	push	{r7, lr}
 80080be:	b08a      	sub	sp, #40	; 0x28
 80080c0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80080c2:	2300      	movs	r3, #0
 80080c4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80080c6:	f000 facb 	bl	8008660 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80080ca:	4b1c      	ldr	r3, [pc, #112]	; (800813c <xTimerCreateTimerTask+0x80>)
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	d021      	beq.n	8008116 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80080d2:	2300      	movs	r3, #0
 80080d4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80080d6:	2300      	movs	r3, #0
 80080d8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80080da:	1d3a      	adds	r2, r7, #4
 80080dc:	f107 0108 	add.w	r1, r7, #8
 80080e0:	f107 030c 	add.w	r3, r7, #12
 80080e4:	4618      	mov	r0, r3
 80080e6:	f7fd fe01 	bl	8005cec <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80080ea:	6879      	ldr	r1, [r7, #4]
 80080ec:	68bb      	ldr	r3, [r7, #8]
 80080ee:	68fa      	ldr	r2, [r7, #12]
 80080f0:	9202      	str	r2, [sp, #8]
 80080f2:	9301      	str	r3, [sp, #4]
 80080f4:	2302      	movs	r3, #2
 80080f6:	9300      	str	r3, [sp, #0]
 80080f8:	2300      	movs	r3, #0
 80080fa:	460a      	mov	r2, r1
 80080fc:	4910      	ldr	r1, [pc, #64]	; (8008140 <xTimerCreateTimerTask+0x84>)
 80080fe:	4811      	ldr	r0, [pc, #68]	; (8008144 <xTimerCreateTimerTask+0x88>)
 8008100:	f7fe ff88 	bl	8007014 <xTaskCreateStatic>
 8008104:	4603      	mov	r3, r0
 8008106:	4a10      	ldr	r2, [pc, #64]	; (8008148 <xTimerCreateTimerTask+0x8c>)
 8008108:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800810a:	4b0f      	ldr	r3, [pc, #60]	; (8008148 <xTimerCreateTimerTask+0x8c>)
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	2b00      	cmp	r3, #0
 8008110:	d001      	beq.n	8008116 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8008112:	2301      	movs	r3, #1
 8008114:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8008116:	697b      	ldr	r3, [r7, #20]
 8008118:	2b00      	cmp	r3, #0
 800811a:	d10a      	bne.n	8008132 <xTimerCreateTimerTask+0x76>
	__asm volatile
 800811c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008120:	f383 8811 	msr	BASEPRI, r3
 8008124:	f3bf 8f6f 	isb	sy
 8008128:	f3bf 8f4f 	dsb	sy
 800812c:	613b      	str	r3, [r7, #16]
}
 800812e:	bf00      	nop
 8008130:	e7fe      	b.n	8008130 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8008132:	697b      	ldr	r3, [r7, #20]
}
 8008134:	4618      	mov	r0, r3
 8008136:	3718      	adds	r7, #24
 8008138:	46bd      	mov	sp, r7
 800813a:	bd80      	pop	{r7, pc}
 800813c:	20001094 	.word	0x20001094
 8008140:	0800a620 	.word	0x0800a620
 8008144:	08008269 	.word	0x08008269
 8008148:	20001098 	.word	0x20001098

0800814c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800814c:	b580      	push	{r7, lr}
 800814e:	b08a      	sub	sp, #40	; 0x28
 8008150:	af00      	add	r7, sp, #0
 8008152:	60f8      	str	r0, [r7, #12]
 8008154:	60b9      	str	r1, [r7, #8]
 8008156:	607a      	str	r2, [r7, #4]
 8008158:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800815a:	2300      	movs	r3, #0
 800815c:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	2b00      	cmp	r3, #0
 8008162:	d10a      	bne.n	800817a <xTimerGenericCommand+0x2e>
	__asm volatile
 8008164:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008168:	f383 8811 	msr	BASEPRI, r3
 800816c:	f3bf 8f6f 	isb	sy
 8008170:	f3bf 8f4f 	dsb	sy
 8008174:	623b      	str	r3, [r7, #32]
}
 8008176:	bf00      	nop
 8008178:	e7fe      	b.n	8008178 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800817a:	4b1a      	ldr	r3, [pc, #104]	; (80081e4 <xTimerGenericCommand+0x98>)
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	2b00      	cmp	r3, #0
 8008180:	d02a      	beq.n	80081d8 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8008182:	68bb      	ldr	r3, [r7, #8]
 8008184:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 800818a:	68fb      	ldr	r3, [r7, #12]
 800818c:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800818e:	68bb      	ldr	r3, [r7, #8]
 8008190:	2b05      	cmp	r3, #5
 8008192:	dc18      	bgt.n	80081c6 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8008194:	f7ff fdaa 	bl	8007cec <xTaskGetSchedulerState>
 8008198:	4603      	mov	r3, r0
 800819a:	2b02      	cmp	r3, #2
 800819c:	d109      	bne.n	80081b2 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800819e:	4b11      	ldr	r3, [pc, #68]	; (80081e4 <xTimerGenericCommand+0x98>)
 80081a0:	6818      	ldr	r0, [r3, #0]
 80081a2:	f107 0110 	add.w	r1, r7, #16
 80081a6:	2300      	movs	r3, #0
 80081a8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80081aa:	f7fe f8cf 	bl	800634c <xQueueGenericSend>
 80081ae:	6278      	str	r0, [r7, #36]	; 0x24
 80081b0:	e012      	b.n	80081d8 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80081b2:	4b0c      	ldr	r3, [pc, #48]	; (80081e4 <xTimerGenericCommand+0x98>)
 80081b4:	6818      	ldr	r0, [r3, #0]
 80081b6:	f107 0110 	add.w	r1, r7, #16
 80081ba:	2300      	movs	r3, #0
 80081bc:	2200      	movs	r2, #0
 80081be:	f7fe f8c5 	bl	800634c <xQueueGenericSend>
 80081c2:	6278      	str	r0, [r7, #36]	; 0x24
 80081c4:	e008      	b.n	80081d8 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80081c6:	4b07      	ldr	r3, [pc, #28]	; (80081e4 <xTimerGenericCommand+0x98>)
 80081c8:	6818      	ldr	r0, [r3, #0]
 80081ca:	f107 0110 	add.w	r1, r7, #16
 80081ce:	2300      	movs	r3, #0
 80081d0:	683a      	ldr	r2, [r7, #0]
 80081d2:	f7fe f9b9 	bl	8006548 <xQueueGenericSendFromISR>
 80081d6:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80081d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80081da:	4618      	mov	r0, r3
 80081dc:	3728      	adds	r7, #40	; 0x28
 80081de:	46bd      	mov	sp, r7
 80081e0:	bd80      	pop	{r7, pc}
 80081e2:	bf00      	nop
 80081e4:	20001094 	.word	0x20001094

080081e8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80081e8:	b580      	push	{r7, lr}
 80081ea:	b088      	sub	sp, #32
 80081ec:	af02      	add	r7, sp, #8
 80081ee:	6078      	str	r0, [r7, #4]
 80081f0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 80081f2:	4b1c      	ldr	r3, [pc, #112]	; (8008264 <prvProcessExpiredTimer+0x7c>)
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	68db      	ldr	r3, [r3, #12]
 80081f8:	68db      	ldr	r3, [r3, #12]
 80081fa:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80081fc:	697b      	ldr	r3, [r7, #20]
 80081fe:	3304      	adds	r3, #4
 8008200:	4618      	mov	r0, r3
 8008202:	f7fd fe17 	bl	8005e34 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8008206:	697b      	ldr	r3, [r7, #20]
 8008208:	69db      	ldr	r3, [r3, #28]
 800820a:	2b01      	cmp	r3, #1
 800820c:	d122      	bne.n	8008254 <prvProcessExpiredTimer+0x6c>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800820e:	697b      	ldr	r3, [r7, #20]
 8008210:	699a      	ldr	r2, [r3, #24]
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	18d1      	adds	r1, r2, r3
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	683a      	ldr	r2, [r7, #0]
 800821a:	6978      	ldr	r0, [r7, #20]
 800821c:	f000 f8c8 	bl	80083b0 <prvInsertTimerInActiveList>
 8008220:	4603      	mov	r3, r0
 8008222:	2b00      	cmp	r3, #0
 8008224:	d016      	beq.n	8008254 <prvProcessExpiredTimer+0x6c>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008226:	2300      	movs	r3, #0
 8008228:	9300      	str	r3, [sp, #0]
 800822a:	2300      	movs	r3, #0
 800822c:	687a      	ldr	r2, [r7, #4]
 800822e:	2100      	movs	r1, #0
 8008230:	6978      	ldr	r0, [r7, #20]
 8008232:	f7ff ff8b 	bl	800814c <xTimerGenericCommand>
 8008236:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8008238:	693b      	ldr	r3, [r7, #16]
 800823a:	2b00      	cmp	r3, #0
 800823c:	d10a      	bne.n	8008254 <prvProcessExpiredTimer+0x6c>
	__asm volatile
 800823e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008242:	f383 8811 	msr	BASEPRI, r3
 8008246:	f3bf 8f6f 	isb	sy
 800824a:	f3bf 8f4f 	dsb	sy
 800824e:	60fb      	str	r3, [r7, #12]
}
 8008250:	bf00      	nop
 8008252:	e7fe      	b.n	8008252 <prvProcessExpiredTimer+0x6a>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008254:	697b      	ldr	r3, [r7, #20]
 8008256:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008258:	6978      	ldr	r0, [r7, #20]
 800825a:	4798      	blx	r3
}
 800825c:	bf00      	nop
 800825e:	3718      	adds	r7, #24
 8008260:	46bd      	mov	sp, r7
 8008262:	bd80      	pop	{r7, pc}
 8008264:	2000108c 	.word	0x2000108c

08008268 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 8008268:	b580      	push	{r7, lr}
 800826a:	b084      	sub	sp, #16
 800826c:	af00      	add	r7, sp, #0
 800826e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008270:	f107 0308 	add.w	r3, r7, #8
 8008274:	4618      	mov	r0, r3
 8008276:	f000 f857 	bl	8008328 <prvGetNextExpireTime>
 800827a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800827c:	68bb      	ldr	r3, [r7, #8]
 800827e:	4619      	mov	r1, r3
 8008280:	68f8      	ldr	r0, [r7, #12]
 8008282:	f000 f803 	bl	800828c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8008286:	f000 f8d5 	bl	8008434 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800828a:	e7f1      	b.n	8008270 <prvTimerTask+0x8>

0800828c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800828c:	b580      	push	{r7, lr}
 800828e:	b084      	sub	sp, #16
 8008290:	af00      	add	r7, sp, #0
 8008292:	6078      	str	r0, [r7, #4]
 8008294:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8008296:	f7ff f911 	bl	80074bc <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800829a:	f107 0308 	add.w	r3, r7, #8
 800829e:	4618      	mov	r0, r3
 80082a0:	f000 f866 	bl	8008370 <prvSampleTimeNow>
 80082a4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80082a6:	68bb      	ldr	r3, [r7, #8]
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	d130      	bne.n	800830e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80082ac:	683b      	ldr	r3, [r7, #0]
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d10a      	bne.n	80082c8 <prvProcessTimerOrBlockTask+0x3c>
 80082b2:	687a      	ldr	r2, [r7, #4]
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	429a      	cmp	r2, r3
 80082b8:	d806      	bhi.n	80082c8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80082ba:	f7ff f90d 	bl	80074d8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80082be:	68f9      	ldr	r1, [r7, #12]
 80082c0:	6878      	ldr	r0, [r7, #4]
 80082c2:	f7ff ff91 	bl	80081e8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80082c6:	e024      	b.n	8008312 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80082c8:	683b      	ldr	r3, [r7, #0]
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	d008      	beq.n	80082e0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80082ce:	4b13      	ldr	r3, [pc, #76]	; (800831c <prvProcessTimerOrBlockTask+0x90>)
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	2b00      	cmp	r3, #0
 80082d6:	bf0c      	ite	eq
 80082d8:	2301      	moveq	r3, #1
 80082da:	2300      	movne	r3, #0
 80082dc:	b2db      	uxtb	r3, r3
 80082de:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80082e0:	4b0f      	ldr	r3, [pc, #60]	; (8008320 <prvProcessTimerOrBlockTask+0x94>)
 80082e2:	6818      	ldr	r0, [r3, #0]
 80082e4:	687a      	ldr	r2, [r7, #4]
 80082e6:	68fb      	ldr	r3, [r7, #12]
 80082e8:	1ad3      	subs	r3, r2, r3
 80082ea:	683a      	ldr	r2, [r7, #0]
 80082ec:	4619      	mov	r1, r3
 80082ee:	f7fe fe5d 	bl	8006fac <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80082f2:	f7ff f8f1 	bl	80074d8 <xTaskResumeAll>
 80082f6:	4603      	mov	r3, r0
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	d10a      	bne.n	8008312 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80082fc:	4b09      	ldr	r3, [pc, #36]	; (8008324 <prvProcessTimerOrBlockTask+0x98>)
 80082fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008302:	601a      	str	r2, [r3, #0]
 8008304:	f3bf 8f4f 	dsb	sy
 8008308:	f3bf 8f6f 	isb	sy
}
 800830c:	e001      	b.n	8008312 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800830e:	f7ff f8e3 	bl	80074d8 <xTaskResumeAll>
}
 8008312:	bf00      	nop
 8008314:	3710      	adds	r7, #16
 8008316:	46bd      	mov	sp, r7
 8008318:	bd80      	pop	{r7, pc}
 800831a:	bf00      	nop
 800831c:	20001090 	.word	0x20001090
 8008320:	20001094 	.word	0x20001094
 8008324:	e000ed04 	.word	0xe000ed04

08008328 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8008328:	b480      	push	{r7}
 800832a:	b085      	sub	sp, #20
 800832c:	af00      	add	r7, sp, #0
 800832e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8008330:	4b0e      	ldr	r3, [pc, #56]	; (800836c <prvGetNextExpireTime+0x44>)
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	2b00      	cmp	r3, #0
 8008338:	bf0c      	ite	eq
 800833a:	2301      	moveq	r3, #1
 800833c:	2300      	movne	r3, #0
 800833e:	b2db      	uxtb	r3, r3
 8008340:	461a      	mov	r2, r3
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	2b00      	cmp	r3, #0
 800834c:	d105      	bne.n	800835a <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800834e:	4b07      	ldr	r3, [pc, #28]	; (800836c <prvGetNextExpireTime+0x44>)
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	68db      	ldr	r3, [r3, #12]
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	60fb      	str	r3, [r7, #12]
 8008358:	e001      	b.n	800835e <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800835a:	2300      	movs	r3, #0
 800835c:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800835e:	68fb      	ldr	r3, [r7, #12]
}
 8008360:	4618      	mov	r0, r3
 8008362:	3714      	adds	r7, #20
 8008364:	46bd      	mov	sp, r7
 8008366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800836a:	4770      	bx	lr
 800836c:	2000108c 	.word	0x2000108c

08008370 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8008370:	b580      	push	{r7, lr}
 8008372:	b084      	sub	sp, #16
 8008374:	af00      	add	r7, sp, #0
 8008376:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8008378:	f7ff f94c 	bl	8007614 <xTaskGetTickCount>
 800837c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800837e:	4b0b      	ldr	r3, [pc, #44]	; (80083ac <prvSampleTimeNow+0x3c>)
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	68fa      	ldr	r2, [r7, #12]
 8008384:	429a      	cmp	r2, r3
 8008386:	d205      	bcs.n	8008394 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8008388:	f000 f908 	bl	800859c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	2201      	movs	r2, #1
 8008390:	601a      	str	r2, [r3, #0]
 8008392:	e002      	b.n	800839a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	2200      	movs	r2, #0
 8008398:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800839a:	4a04      	ldr	r2, [pc, #16]	; (80083ac <prvSampleTimeNow+0x3c>)
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80083a0:	68fb      	ldr	r3, [r7, #12]
}
 80083a2:	4618      	mov	r0, r3
 80083a4:	3710      	adds	r7, #16
 80083a6:	46bd      	mov	sp, r7
 80083a8:	bd80      	pop	{r7, pc}
 80083aa:	bf00      	nop
 80083ac:	2000109c 	.word	0x2000109c

080083b0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80083b0:	b580      	push	{r7, lr}
 80083b2:	b086      	sub	sp, #24
 80083b4:	af00      	add	r7, sp, #0
 80083b6:	60f8      	str	r0, [r7, #12]
 80083b8:	60b9      	str	r1, [r7, #8]
 80083ba:	607a      	str	r2, [r7, #4]
 80083bc:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80083be:	2300      	movs	r3, #0
 80083c0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80083c2:	68fb      	ldr	r3, [r7, #12]
 80083c4:	68ba      	ldr	r2, [r7, #8]
 80083c6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	68fa      	ldr	r2, [r7, #12]
 80083cc:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80083ce:	68ba      	ldr	r2, [r7, #8]
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	429a      	cmp	r2, r3
 80083d4:	d812      	bhi.n	80083fc <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80083d6:	687a      	ldr	r2, [r7, #4]
 80083d8:	683b      	ldr	r3, [r7, #0]
 80083da:	1ad2      	subs	r2, r2, r3
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	699b      	ldr	r3, [r3, #24]
 80083e0:	429a      	cmp	r2, r3
 80083e2:	d302      	bcc.n	80083ea <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80083e4:	2301      	movs	r3, #1
 80083e6:	617b      	str	r3, [r7, #20]
 80083e8:	e01b      	b.n	8008422 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80083ea:	4b10      	ldr	r3, [pc, #64]	; (800842c <prvInsertTimerInActiveList+0x7c>)
 80083ec:	681a      	ldr	r2, [r3, #0]
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	3304      	adds	r3, #4
 80083f2:	4619      	mov	r1, r3
 80083f4:	4610      	mov	r0, r2
 80083f6:	f7fd fce4 	bl	8005dc2 <vListInsert>
 80083fa:	e012      	b.n	8008422 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80083fc:	687a      	ldr	r2, [r7, #4]
 80083fe:	683b      	ldr	r3, [r7, #0]
 8008400:	429a      	cmp	r2, r3
 8008402:	d206      	bcs.n	8008412 <prvInsertTimerInActiveList+0x62>
 8008404:	68ba      	ldr	r2, [r7, #8]
 8008406:	683b      	ldr	r3, [r7, #0]
 8008408:	429a      	cmp	r2, r3
 800840a:	d302      	bcc.n	8008412 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800840c:	2301      	movs	r3, #1
 800840e:	617b      	str	r3, [r7, #20]
 8008410:	e007      	b.n	8008422 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008412:	4b07      	ldr	r3, [pc, #28]	; (8008430 <prvInsertTimerInActiveList+0x80>)
 8008414:	681a      	ldr	r2, [r3, #0]
 8008416:	68fb      	ldr	r3, [r7, #12]
 8008418:	3304      	adds	r3, #4
 800841a:	4619      	mov	r1, r3
 800841c:	4610      	mov	r0, r2
 800841e:	f7fd fcd0 	bl	8005dc2 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8008422:	697b      	ldr	r3, [r7, #20]
}
 8008424:	4618      	mov	r0, r3
 8008426:	3718      	adds	r7, #24
 8008428:	46bd      	mov	sp, r7
 800842a:	bd80      	pop	{r7, pc}
 800842c:	20001090 	.word	0x20001090
 8008430:	2000108c 	.word	0x2000108c

08008434 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8008434:	b580      	push	{r7, lr}
 8008436:	b08e      	sub	sp, #56	; 0x38
 8008438:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800843a:	e09d      	b.n	8008578 <prvProcessReceivedCommands+0x144>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	2b00      	cmp	r3, #0
 8008440:	da18      	bge.n	8008474 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8008442:	1d3b      	adds	r3, r7, #4
 8008444:	3304      	adds	r3, #4
 8008446:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8008448:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800844a:	2b00      	cmp	r3, #0
 800844c:	d10a      	bne.n	8008464 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800844e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008452:	f383 8811 	msr	BASEPRI, r3
 8008456:	f3bf 8f6f 	isb	sy
 800845a:	f3bf 8f4f 	dsb	sy
 800845e:	61fb      	str	r3, [r7, #28]
}
 8008460:	bf00      	nop
 8008462:	e7fe      	b.n	8008462 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8008464:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800846a:	6850      	ldr	r0, [r2, #4]
 800846c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800846e:	6892      	ldr	r2, [r2, #8]
 8008470:	4611      	mov	r1, r2
 8008472:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	2b00      	cmp	r3, #0
 8008478:	db7d      	blt.n	8008576 <prvProcessReceivedCommands+0x142>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800847a:	68fb      	ldr	r3, [r7, #12]
 800847c:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800847e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008480:	695b      	ldr	r3, [r3, #20]
 8008482:	2b00      	cmp	r3, #0
 8008484:	d004      	beq.n	8008490 <prvProcessReceivedCommands+0x5c>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008486:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008488:	3304      	adds	r3, #4
 800848a:	4618      	mov	r0, r3
 800848c:	f7fd fcd2 	bl	8005e34 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008490:	463b      	mov	r3, r7
 8008492:	4618      	mov	r0, r3
 8008494:	f7ff ff6c 	bl	8008370 <prvSampleTimeNow>
 8008498:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	2b09      	cmp	r3, #9
 800849e:	d86b      	bhi.n	8008578 <prvProcessReceivedCommands+0x144>
 80084a0:	a201      	add	r2, pc, #4	; (adr r2, 80084a8 <prvProcessReceivedCommands+0x74>)
 80084a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80084a6:	bf00      	nop
 80084a8:	080084d1 	.word	0x080084d1
 80084ac:	080084d1 	.word	0x080084d1
 80084b0:	080084d1 	.word	0x080084d1
 80084b4:	08008579 	.word	0x08008579
 80084b8:	0800852d 	.word	0x0800852d
 80084bc:	08008565 	.word	0x08008565
 80084c0:	080084d1 	.word	0x080084d1
 80084c4:	080084d1 	.word	0x080084d1
 80084c8:	08008579 	.word	0x08008579
 80084cc:	0800852d 	.word	0x0800852d
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80084d0:	68ba      	ldr	r2, [r7, #8]
 80084d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80084d4:	699b      	ldr	r3, [r3, #24]
 80084d6:	18d1      	adds	r1, r2, r3
 80084d8:	68bb      	ldr	r3, [r7, #8]
 80084da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80084dc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80084de:	f7ff ff67 	bl	80083b0 <prvInsertTimerInActiveList>
 80084e2:	4603      	mov	r3, r0
 80084e4:	2b00      	cmp	r3, #0
 80084e6:	d047      	beq.n	8008578 <prvProcessReceivedCommands+0x144>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80084e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80084ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80084ec:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80084ee:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 80084f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80084f2:	69db      	ldr	r3, [r3, #28]
 80084f4:	2b01      	cmp	r3, #1
 80084f6:	d13f      	bne.n	8008578 <prvProcessReceivedCommands+0x144>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80084f8:	68ba      	ldr	r2, [r7, #8]
 80084fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80084fc:	699b      	ldr	r3, [r3, #24]
 80084fe:	441a      	add	r2, r3
 8008500:	2300      	movs	r3, #0
 8008502:	9300      	str	r3, [sp, #0]
 8008504:	2300      	movs	r3, #0
 8008506:	2100      	movs	r1, #0
 8008508:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800850a:	f7ff fe1f 	bl	800814c <xTimerGenericCommand>
 800850e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8008510:	6a3b      	ldr	r3, [r7, #32]
 8008512:	2b00      	cmp	r3, #0
 8008514:	d130      	bne.n	8008578 <prvProcessReceivedCommands+0x144>
	__asm volatile
 8008516:	f04f 0350 	mov.w	r3, #80	; 0x50
 800851a:	f383 8811 	msr	BASEPRI, r3
 800851e:	f3bf 8f6f 	isb	sy
 8008522:	f3bf 8f4f 	dsb	sy
 8008526:	61bb      	str	r3, [r7, #24]
}
 8008528:	bf00      	nop
 800852a:	e7fe      	b.n	800852a <prvProcessReceivedCommands+0xf6>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800852c:	68ba      	ldr	r2, [r7, #8]
 800852e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008530:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8008532:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008534:	699b      	ldr	r3, [r3, #24]
 8008536:	2b00      	cmp	r3, #0
 8008538:	d10a      	bne.n	8008550 <prvProcessReceivedCommands+0x11c>
	__asm volatile
 800853a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800853e:	f383 8811 	msr	BASEPRI, r3
 8008542:	f3bf 8f6f 	isb	sy
 8008546:	f3bf 8f4f 	dsb	sy
 800854a:	617b      	str	r3, [r7, #20]
}
 800854c:	bf00      	nop
 800854e:	e7fe      	b.n	800854e <prvProcessReceivedCommands+0x11a>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8008550:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008552:	699a      	ldr	r2, [r3, #24]
 8008554:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008556:	18d1      	adds	r1, r2, r3
 8008558:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800855a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800855c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800855e:	f7ff ff27 	bl	80083b0 <prvInsertTimerInActiveList>
					break;
 8008562:	e009      	b.n	8008578 <prvProcessReceivedCommands+0x144>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8008564:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008566:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800856a:	2b00      	cmp	r3, #0
 800856c:	d104      	bne.n	8008578 <prvProcessReceivedCommands+0x144>
						{
							vPortFree( pxTimer );
 800856e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008570:	f000 fbc6 	bl	8008d00 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8008574:	e000      	b.n	8008578 <prvProcessReceivedCommands+0x144>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8008576:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008578:	4b07      	ldr	r3, [pc, #28]	; (8008598 <prvProcessReceivedCommands+0x164>)
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	1d39      	adds	r1, r7, #4
 800857e:	2200      	movs	r2, #0
 8008580:	4618      	mov	r0, r3
 8008582:	f7fe f907 	bl	8006794 <xQueueReceive>
 8008586:	4603      	mov	r3, r0
 8008588:	2b00      	cmp	r3, #0
 800858a:	f47f af57 	bne.w	800843c <prvProcessReceivedCommands+0x8>
	}
}
 800858e:	bf00      	nop
 8008590:	bf00      	nop
 8008592:	3730      	adds	r7, #48	; 0x30
 8008594:	46bd      	mov	sp, r7
 8008596:	bd80      	pop	{r7, pc}
 8008598:	20001094 	.word	0x20001094

0800859c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800859c:	b580      	push	{r7, lr}
 800859e:	b088      	sub	sp, #32
 80085a0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80085a2:	e045      	b.n	8008630 <prvSwitchTimerLists+0x94>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80085a4:	4b2c      	ldr	r3, [pc, #176]	; (8008658 <prvSwitchTimerLists+0xbc>)
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	68db      	ldr	r3, [r3, #12]
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 80085ae:	4b2a      	ldr	r3, [pc, #168]	; (8008658 <prvSwitchTimerLists+0xbc>)
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	68db      	ldr	r3, [r3, #12]
 80085b4:	68db      	ldr	r3, [r3, #12]
 80085b6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	3304      	adds	r3, #4
 80085bc:	4618      	mov	r0, r3
 80085be:	f7fd fc39 	bl	8005e34 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80085c2:	68fb      	ldr	r3, [r7, #12]
 80085c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085c6:	68f8      	ldr	r0, [r7, #12]
 80085c8:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 80085ca:	68fb      	ldr	r3, [r7, #12]
 80085cc:	69db      	ldr	r3, [r3, #28]
 80085ce:	2b01      	cmp	r3, #1
 80085d0:	d12e      	bne.n	8008630 <prvSwitchTimerLists+0x94>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	699b      	ldr	r3, [r3, #24]
 80085d6:	693a      	ldr	r2, [r7, #16]
 80085d8:	4413      	add	r3, r2
 80085da:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80085dc:	68ba      	ldr	r2, [r7, #8]
 80085de:	693b      	ldr	r3, [r7, #16]
 80085e0:	429a      	cmp	r2, r3
 80085e2:	d90e      	bls.n	8008602 <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	68ba      	ldr	r2, [r7, #8]
 80085e8:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80085ea:	68fb      	ldr	r3, [r7, #12]
 80085ec:	68fa      	ldr	r2, [r7, #12]
 80085ee:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80085f0:	4b19      	ldr	r3, [pc, #100]	; (8008658 <prvSwitchTimerLists+0xbc>)
 80085f2:	681a      	ldr	r2, [r3, #0]
 80085f4:	68fb      	ldr	r3, [r7, #12]
 80085f6:	3304      	adds	r3, #4
 80085f8:	4619      	mov	r1, r3
 80085fa:	4610      	mov	r0, r2
 80085fc:	f7fd fbe1 	bl	8005dc2 <vListInsert>
 8008600:	e016      	b.n	8008630 <prvSwitchTimerLists+0x94>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008602:	2300      	movs	r3, #0
 8008604:	9300      	str	r3, [sp, #0]
 8008606:	2300      	movs	r3, #0
 8008608:	693a      	ldr	r2, [r7, #16]
 800860a:	2100      	movs	r1, #0
 800860c:	68f8      	ldr	r0, [r7, #12]
 800860e:	f7ff fd9d 	bl	800814c <xTimerGenericCommand>
 8008612:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	2b00      	cmp	r3, #0
 8008618:	d10a      	bne.n	8008630 <prvSwitchTimerLists+0x94>
	__asm volatile
 800861a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800861e:	f383 8811 	msr	BASEPRI, r3
 8008622:	f3bf 8f6f 	isb	sy
 8008626:	f3bf 8f4f 	dsb	sy
 800862a:	603b      	str	r3, [r7, #0]
}
 800862c:	bf00      	nop
 800862e:	e7fe      	b.n	800862e <prvSwitchTimerLists+0x92>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008630:	4b09      	ldr	r3, [pc, #36]	; (8008658 <prvSwitchTimerLists+0xbc>)
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	2b00      	cmp	r3, #0
 8008638:	d1b4      	bne.n	80085a4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800863a:	4b07      	ldr	r3, [pc, #28]	; (8008658 <prvSwitchTimerLists+0xbc>)
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8008640:	4b06      	ldr	r3, [pc, #24]	; (800865c <prvSwitchTimerLists+0xc0>)
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	4a04      	ldr	r2, [pc, #16]	; (8008658 <prvSwitchTimerLists+0xbc>)
 8008646:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8008648:	4a04      	ldr	r2, [pc, #16]	; (800865c <prvSwitchTimerLists+0xc0>)
 800864a:	697b      	ldr	r3, [r7, #20]
 800864c:	6013      	str	r3, [r2, #0]
}
 800864e:	bf00      	nop
 8008650:	3718      	adds	r7, #24
 8008652:	46bd      	mov	sp, r7
 8008654:	bd80      	pop	{r7, pc}
 8008656:	bf00      	nop
 8008658:	2000108c 	.word	0x2000108c
 800865c:	20001090 	.word	0x20001090

08008660 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8008660:	b580      	push	{r7, lr}
 8008662:	b082      	sub	sp, #8
 8008664:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8008666:	f000 f965 	bl	8008934 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800866a:	4b15      	ldr	r3, [pc, #84]	; (80086c0 <prvCheckForValidListAndQueue+0x60>)
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	2b00      	cmp	r3, #0
 8008670:	d120      	bne.n	80086b4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8008672:	4814      	ldr	r0, [pc, #80]	; (80086c4 <prvCheckForValidListAndQueue+0x64>)
 8008674:	f7fd fb54 	bl	8005d20 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8008678:	4813      	ldr	r0, [pc, #76]	; (80086c8 <prvCheckForValidListAndQueue+0x68>)
 800867a:	f7fd fb51 	bl	8005d20 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800867e:	4b13      	ldr	r3, [pc, #76]	; (80086cc <prvCheckForValidListAndQueue+0x6c>)
 8008680:	4a10      	ldr	r2, [pc, #64]	; (80086c4 <prvCheckForValidListAndQueue+0x64>)
 8008682:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8008684:	4b12      	ldr	r3, [pc, #72]	; (80086d0 <prvCheckForValidListAndQueue+0x70>)
 8008686:	4a10      	ldr	r2, [pc, #64]	; (80086c8 <prvCheckForValidListAndQueue+0x68>)
 8008688:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800868a:	2300      	movs	r3, #0
 800868c:	9300      	str	r3, [sp, #0]
 800868e:	4b11      	ldr	r3, [pc, #68]	; (80086d4 <prvCheckForValidListAndQueue+0x74>)
 8008690:	4a11      	ldr	r2, [pc, #68]	; (80086d8 <prvCheckForValidListAndQueue+0x78>)
 8008692:	2110      	movs	r1, #16
 8008694:	200a      	movs	r0, #10
 8008696:	f7fd fc5f 	bl	8005f58 <xQueueGenericCreateStatic>
 800869a:	4603      	mov	r3, r0
 800869c:	4a08      	ldr	r2, [pc, #32]	; (80086c0 <prvCheckForValidListAndQueue+0x60>)
 800869e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80086a0:	4b07      	ldr	r3, [pc, #28]	; (80086c0 <prvCheckForValidListAndQueue+0x60>)
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	d005      	beq.n	80086b4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80086a8:	4b05      	ldr	r3, [pc, #20]	; (80086c0 <prvCheckForValidListAndQueue+0x60>)
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	490b      	ldr	r1, [pc, #44]	; (80086dc <prvCheckForValidListAndQueue+0x7c>)
 80086ae:	4618      	mov	r0, r3
 80086b0:	f7fe fc28 	bl	8006f04 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80086b4:	f000 f96e 	bl	8008994 <vPortExitCritical>
}
 80086b8:	bf00      	nop
 80086ba:	46bd      	mov	sp, r7
 80086bc:	bd80      	pop	{r7, pc}
 80086be:	bf00      	nop
 80086c0:	20001094 	.word	0x20001094
 80086c4:	20001064 	.word	0x20001064
 80086c8:	20001078 	.word	0x20001078
 80086cc:	2000108c 	.word	0x2000108c
 80086d0:	20001090 	.word	0x20001090
 80086d4:	20001140 	.word	0x20001140
 80086d8:	200010a0 	.word	0x200010a0
 80086dc:	0800a628 	.word	0x0800a628

080086e0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80086e0:	b480      	push	{r7}
 80086e2:	b085      	sub	sp, #20
 80086e4:	af00      	add	r7, sp, #0
 80086e6:	60f8      	str	r0, [r7, #12]
 80086e8:	60b9      	str	r1, [r7, #8]
 80086ea:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	3b04      	subs	r3, #4
 80086f0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80086f2:	68fb      	ldr	r3, [r7, #12]
 80086f4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80086f8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80086fa:	68fb      	ldr	r3, [r7, #12]
 80086fc:	3b04      	subs	r3, #4
 80086fe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008700:	68bb      	ldr	r3, [r7, #8]
 8008702:	f023 0201 	bic.w	r2, r3, #1
 8008706:	68fb      	ldr	r3, [r7, #12]
 8008708:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	3b04      	subs	r3, #4
 800870e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008710:	4a0c      	ldr	r2, [pc, #48]	; (8008744 <pxPortInitialiseStack+0x64>)
 8008712:	68fb      	ldr	r3, [r7, #12]
 8008714:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8008716:	68fb      	ldr	r3, [r7, #12]
 8008718:	3b14      	subs	r3, #20
 800871a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800871c:	687a      	ldr	r2, [r7, #4]
 800871e:	68fb      	ldr	r3, [r7, #12]
 8008720:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8008722:	68fb      	ldr	r3, [r7, #12]
 8008724:	3b04      	subs	r3, #4
 8008726:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8008728:	68fb      	ldr	r3, [r7, #12]
 800872a:	f06f 0202 	mvn.w	r2, #2
 800872e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008730:	68fb      	ldr	r3, [r7, #12]
 8008732:	3b20      	subs	r3, #32
 8008734:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008736:	68fb      	ldr	r3, [r7, #12]
}
 8008738:	4618      	mov	r0, r3
 800873a:	3714      	adds	r7, #20
 800873c:	46bd      	mov	sp, r7
 800873e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008742:	4770      	bx	lr
 8008744:	08008749 	.word	0x08008749

08008748 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008748:	b480      	push	{r7}
 800874a:	b085      	sub	sp, #20
 800874c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800874e:	2300      	movs	r3, #0
 8008750:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008752:	4b12      	ldr	r3, [pc, #72]	; (800879c <prvTaskExitError+0x54>)
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	f1b3 3fff 	cmp.w	r3, #4294967295
 800875a:	d00a      	beq.n	8008772 <prvTaskExitError+0x2a>
	__asm volatile
 800875c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008760:	f383 8811 	msr	BASEPRI, r3
 8008764:	f3bf 8f6f 	isb	sy
 8008768:	f3bf 8f4f 	dsb	sy
 800876c:	60fb      	str	r3, [r7, #12]
}
 800876e:	bf00      	nop
 8008770:	e7fe      	b.n	8008770 <prvTaskExitError+0x28>
	__asm volatile
 8008772:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008776:	f383 8811 	msr	BASEPRI, r3
 800877a:	f3bf 8f6f 	isb	sy
 800877e:	f3bf 8f4f 	dsb	sy
 8008782:	60bb      	str	r3, [r7, #8]
}
 8008784:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008786:	bf00      	nop
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	2b00      	cmp	r3, #0
 800878c:	d0fc      	beq.n	8008788 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800878e:	bf00      	nop
 8008790:	bf00      	nop
 8008792:	3714      	adds	r7, #20
 8008794:	46bd      	mov	sp, r7
 8008796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800879a:	4770      	bx	lr
 800879c:	200001ec 	.word	0x200001ec

080087a0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80087a0:	4b07      	ldr	r3, [pc, #28]	; (80087c0 <pxCurrentTCBConst2>)
 80087a2:	6819      	ldr	r1, [r3, #0]
 80087a4:	6808      	ldr	r0, [r1, #0]
 80087a6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80087aa:	f380 8809 	msr	PSP, r0
 80087ae:	f3bf 8f6f 	isb	sy
 80087b2:	f04f 0000 	mov.w	r0, #0
 80087b6:	f380 8811 	msr	BASEPRI, r0
 80087ba:	4770      	bx	lr
 80087bc:	f3af 8000 	nop.w

080087c0 <pxCurrentTCBConst2>:
 80087c0:	20000b64 	.word	0x20000b64
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80087c4:	bf00      	nop
 80087c6:	bf00      	nop

080087c8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80087c8:	4808      	ldr	r0, [pc, #32]	; (80087ec <prvPortStartFirstTask+0x24>)
 80087ca:	6800      	ldr	r0, [r0, #0]
 80087cc:	6800      	ldr	r0, [r0, #0]
 80087ce:	f380 8808 	msr	MSP, r0
 80087d2:	f04f 0000 	mov.w	r0, #0
 80087d6:	f380 8814 	msr	CONTROL, r0
 80087da:	b662      	cpsie	i
 80087dc:	b661      	cpsie	f
 80087de:	f3bf 8f4f 	dsb	sy
 80087e2:	f3bf 8f6f 	isb	sy
 80087e6:	df00      	svc	0
 80087e8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80087ea:	bf00      	nop
 80087ec:	e000ed08 	.word	0xe000ed08

080087f0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80087f0:	b580      	push	{r7, lr}
 80087f2:	b086      	sub	sp, #24
 80087f4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80087f6:	4b46      	ldr	r3, [pc, #280]	; (8008910 <xPortStartScheduler+0x120>)
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	4a46      	ldr	r2, [pc, #280]	; (8008914 <xPortStartScheduler+0x124>)
 80087fc:	4293      	cmp	r3, r2
 80087fe:	d10a      	bne.n	8008816 <xPortStartScheduler+0x26>
	__asm volatile
 8008800:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008804:	f383 8811 	msr	BASEPRI, r3
 8008808:	f3bf 8f6f 	isb	sy
 800880c:	f3bf 8f4f 	dsb	sy
 8008810:	613b      	str	r3, [r7, #16]
}
 8008812:	bf00      	nop
 8008814:	e7fe      	b.n	8008814 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008816:	4b3e      	ldr	r3, [pc, #248]	; (8008910 <xPortStartScheduler+0x120>)
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	4a3f      	ldr	r2, [pc, #252]	; (8008918 <xPortStartScheduler+0x128>)
 800881c:	4293      	cmp	r3, r2
 800881e:	d10a      	bne.n	8008836 <xPortStartScheduler+0x46>
	__asm volatile
 8008820:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008824:	f383 8811 	msr	BASEPRI, r3
 8008828:	f3bf 8f6f 	isb	sy
 800882c:	f3bf 8f4f 	dsb	sy
 8008830:	60fb      	str	r3, [r7, #12]
}
 8008832:	bf00      	nop
 8008834:	e7fe      	b.n	8008834 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008836:	4b39      	ldr	r3, [pc, #228]	; (800891c <xPortStartScheduler+0x12c>)
 8008838:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800883a:	697b      	ldr	r3, [r7, #20]
 800883c:	781b      	ldrb	r3, [r3, #0]
 800883e:	b2db      	uxtb	r3, r3
 8008840:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008842:	697b      	ldr	r3, [r7, #20]
 8008844:	22ff      	movs	r2, #255	; 0xff
 8008846:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008848:	697b      	ldr	r3, [r7, #20]
 800884a:	781b      	ldrb	r3, [r3, #0]
 800884c:	b2db      	uxtb	r3, r3
 800884e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008850:	78fb      	ldrb	r3, [r7, #3]
 8008852:	b2db      	uxtb	r3, r3
 8008854:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8008858:	b2da      	uxtb	r2, r3
 800885a:	4b31      	ldr	r3, [pc, #196]	; (8008920 <xPortStartScheduler+0x130>)
 800885c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800885e:	4b31      	ldr	r3, [pc, #196]	; (8008924 <xPortStartScheduler+0x134>)
 8008860:	2207      	movs	r2, #7
 8008862:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008864:	e009      	b.n	800887a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8008866:	4b2f      	ldr	r3, [pc, #188]	; (8008924 <xPortStartScheduler+0x134>)
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	3b01      	subs	r3, #1
 800886c:	4a2d      	ldr	r2, [pc, #180]	; (8008924 <xPortStartScheduler+0x134>)
 800886e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008870:	78fb      	ldrb	r3, [r7, #3]
 8008872:	b2db      	uxtb	r3, r3
 8008874:	005b      	lsls	r3, r3, #1
 8008876:	b2db      	uxtb	r3, r3
 8008878:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800887a:	78fb      	ldrb	r3, [r7, #3]
 800887c:	b2db      	uxtb	r3, r3
 800887e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008882:	2b80      	cmp	r3, #128	; 0x80
 8008884:	d0ef      	beq.n	8008866 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008886:	4b27      	ldr	r3, [pc, #156]	; (8008924 <xPortStartScheduler+0x134>)
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	f1c3 0307 	rsb	r3, r3, #7
 800888e:	2b04      	cmp	r3, #4
 8008890:	d00a      	beq.n	80088a8 <xPortStartScheduler+0xb8>
	__asm volatile
 8008892:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008896:	f383 8811 	msr	BASEPRI, r3
 800889a:	f3bf 8f6f 	isb	sy
 800889e:	f3bf 8f4f 	dsb	sy
 80088a2:	60bb      	str	r3, [r7, #8]
}
 80088a4:	bf00      	nop
 80088a6:	e7fe      	b.n	80088a6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80088a8:	4b1e      	ldr	r3, [pc, #120]	; (8008924 <xPortStartScheduler+0x134>)
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	021b      	lsls	r3, r3, #8
 80088ae:	4a1d      	ldr	r2, [pc, #116]	; (8008924 <xPortStartScheduler+0x134>)
 80088b0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80088b2:	4b1c      	ldr	r3, [pc, #112]	; (8008924 <xPortStartScheduler+0x134>)
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80088ba:	4a1a      	ldr	r2, [pc, #104]	; (8008924 <xPortStartScheduler+0x134>)
 80088bc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	b2da      	uxtb	r2, r3
 80088c2:	697b      	ldr	r3, [r7, #20]
 80088c4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80088c6:	4b18      	ldr	r3, [pc, #96]	; (8008928 <xPortStartScheduler+0x138>)
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	4a17      	ldr	r2, [pc, #92]	; (8008928 <xPortStartScheduler+0x138>)
 80088cc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80088d0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80088d2:	4b15      	ldr	r3, [pc, #84]	; (8008928 <xPortStartScheduler+0x138>)
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	4a14      	ldr	r2, [pc, #80]	; (8008928 <xPortStartScheduler+0x138>)
 80088d8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80088dc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80088de:	f000 f8dd 	bl	8008a9c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80088e2:	4b12      	ldr	r3, [pc, #72]	; (800892c <xPortStartScheduler+0x13c>)
 80088e4:	2200      	movs	r2, #0
 80088e6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80088e8:	f000 f8fc 	bl	8008ae4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80088ec:	4b10      	ldr	r3, [pc, #64]	; (8008930 <xPortStartScheduler+0x140>)
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	4a0f      	ldr	r2, [pc, #60]	; (8008930 <xPortStartScheduler+0x140>)
 80088f2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80088f6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80088f8:	f7ff ff66 	bl	80087c8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80088fc:	f7fe ff6a 	bl	80077d4 <vTaskSwitchContext>
	prvTaskExitError();
 8008900:	f7ff ff22 	bl	8008748 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008904:	2300      	movs	r3, #0
}
 8008906:	4618      	mov	r0, r3
 8008908:	3718      	adds	r7, #24
 800890a:	46bd      	mov	sp, r7
 800890c:	bd80      	pop	{r7, pc}
 800890e:	bf00      	nop
 8008910:	e000ed00 	.word	0xe000ed00
 8008914:	410fc271 	.word	0x410fc271
 8008918:	410fc270 	.word	0x410fc270
 800891c:	e000e400 	.word	0xe000e400
 8008920:	20001190 	.word	0x20001190
 8008924:	20001194 	.word	0x20001194
 8008928:	e000ed20 	.word	0xe000ed20
 800892c:	200001ec 	.word	0x200001ec
 8008930:	e000ef34 	.word	0xe000ef34

08008934 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008934:	b480      	push	{r7}
 8008936:	b083      	sub	sp, #12
 8008938:	af00      	add	r7, sp, #0
	__asm volatile
 800893a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800893e:	f383 8811 	msr	BASEPRI, r3
 8008942:	f3bf 8f6f 	isb	sy
 8008946:	f3bf 8f4f 	dsb	sy
 800894a:	607b      	str	r3, [r7, #4]
}
 800894c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800894e:	4b0f      	ldr	r3, [pc, #60]	; (800898c <vPortEnterCritical+0x58>)
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	3301      	adds	r3, #1
 8008954:	4a0d      	ldr	r2, [pc, #52]	; (800898c <vPortEnterCritical+0x58>)
 8008956:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008958:	4b0c      	ldr	r3, [pc, #48]	; (800898c <vPortEnterCritical+0x58>)
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	2b01      	cmp	r3, #1
 800895e:	d10f      	bne.n	8008980 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008960:	4b0b      	ldr	r3, [pc, #44]	; (8008990 <vPortEnterCritical+0x5c>)
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	b2db      	uxtb	r3, r3
 8008966:	2b00      	cmp	r3, #0
 8008968:	d00a      	beq.n	8008980 <vPortEnterCritical+0x4c>
	__asm volatile
 800896a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800896e:	f383 8811 	msr	BASEPRI, r3
 8008972:	f3bf 8f6f 	isb	sy
 8008976:	f3bf 8f4f 	dsb	sy
 800897a:	603b      	str	r3, [r7, #0]
}
 800897c:	bf00      	nop
 800897e:	e7fe      	b.n	800897e <vPortEnterCritical+0x4a>
	}
}
 8008980:	bf00      	nop
 8008982:	370c      	adds	r7, #12
 8008984:	46bd      	mov	sp, r7
 8008986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800898a:	4770      	bx	lr
 800898c:	200001ec 	.word	0x200001ec
 8008990:	e000ed04 	.word	0xe000ed04

08008994 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008994:	b480      	push	{r7}
 8008996:	b083      	sub	sp, #12
 8008998:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800899a:	4b12      	ldr	r3, [pc, #72]	; (80089e4 <vPortExitCritical+0x50>)
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	2b00      	cmp	r3, #0
 80089a0:	d10a      	bne.n	80089b8 <vPortExitCritical+0x24>
	__asm volatile
 80089a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80089a6:	f383 8811 	msr	BASEPRI, r3
 80089aa:	f3bf 8f6f 	isb	sy
 80089ae:	f3bf 8f4f 	dsb	sy
 80089b2:	607b      	str	r3, [r7, #4]
}
 80089b4:	bf00      	nop
 80089b6:	e7fe      	b.n	80089b6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80089b8:	4b0a      	ldr	r3, [pc, #40]	; (80089e4 <vPortExitCritical+0x50>)
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	3b01      	subs	r3, #1
 80089be:	4a09      	ldr	r2, [pc, #36]	; (80089e4 <vPortExitCritical+0x50>)
 80089c0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80089c2:	4b08      	ldr	r3, [pc, #32]	; (80089e4 <vPortExitCritical+0x50>)
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d105      	bne.n	80089d6 <vPortExitCritical+0x42>
 80089ca:	2300      	movs	r3, #0
 80089cc:	603b      	str	r3, [r7, #0]
	__asm volatile
 80089ce:	683b      	ldr	r3, [r7, #0]
 80089d0:	f383 8811 	msr	BASEPRI, r3
}
 80089d4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80089d6:	bf00      	nop
 80089d8:	370c      	adds	r7, #12
 80089da:	46bd      	mov	sp, r7
 80089dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089e0:	4770      	bx	lr
 80089e2:	bf00      	nop
 80089e4:	200001ec 	.word	0x200001ec
	...

080089f0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80089f0:	f3ef 8009 	mrs	r0, PSP
 80089f4:	f3bf 8f6f 	isb	sy
 80089f8:	4b15      	ldr	r3, [pc, #84]	; (8008a50 <pxCurrentTCBConst>)
 80089fa:	681a      	ldr	r2, [r3, #0]
 80089fc:	f01e 0f10 	tst.w	lr, #16
 8008a00:	bf08      	it	eq
 8008a02:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008a06:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a0a:	6010      	str	r0, [r2, #0]
 8008a0c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008a10:	f04f 0050 	mov.w	r0, #80	; 0x50
 8008a14:	f380 8811 	msr	BASEPRI, r0
 8008a18:	f3bf 8f4f 	dsb	sy
 8008a1c:	f3bf 8f6f 	isb	sy
 8008a20:	f7fe fed8 	bl	80077d4 <vTaskSwitchContext>
 8008a24:	f04f 0000 	mov.w	r0, #0
 8008a28:	f380 8811 	msr	BASEPRI, r0
 8008a2c:	bc09      	pop	{r0, r3}
 8008a2e:	6819      	ldr	r1, [r3, #0]
 8008a30:	6808      	ldr	r0, [r1, #0]
 8008a32:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a36:	f01e 0f10 	tst.w	lr, #16
 8008a3a:	bf08      	it	eq
 8008a3c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008a40:	f380 8809 	msr	PSP, r0
 8008a44:	f3bf 8f6f 	isb	sy
 8008a48:	4770      	bx	lr
 8008a4a:	bf00      	nop
 8008a4c:	f3af 8000 	nop.w

08008a50 <pxCurrentTCBConst>:
 8008a50:	20000b64 	.word	0x20000b64
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008a54:	bf00      	nop
 8008a56:	bf00      	nop

08008a58 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008a58:	b580      	push	{r7, lr}
 8008a5a:	b082      	sub	sp, #8
 8008a5c:	af00      	add	r7, sp, #0
	__asm volatile
 8008a5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a62:	f383 8811 	msr	BASEPRI, r3
 8008a66:	f3bf 8f6f 	isb	sy
 8008a6a:	f3bf 8f4f 	dsb	sy
 8008a6e:	607b      	str	r3, [r7, #4]
}
 8008a70:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008a72:	f7fe fdf1 	bl	8007658 <xTaskIncrementTick>
 8008a76:	4603      	mov	r3, r0
 8008a78:	2b00      	cmp	r3, #0
 8008a7a:	d003      	beq.n	8008a84 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008a7c:	4b06      	ldr	r3, [pc, #24]	; (8008a98 <SysTick_Handler+0x40>)
 8008a7e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008a82:	601a      	str	r2, [r3, #0]
 8008a84:	2300      	movs	r3, #0
 8008a86:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008a88:	683b      	ldr	r3, [r7, #0]
 8008a8a:	f383 8811 	msr	BASEPRI, r3
}
 8008a8e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008a90:	bf00      	nop
 8008a92:	3708      	adds	r7, #8
 8008a94:	46bd      	mov	sp, r7
 8008a96:	bd80      	pop	{r7, pc}
 8008a98:	e000ed04 	.word	0xe000ed04

08008a9c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8008a9c:	b480      	push	{r7}
 8008a9e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008aa0:	4b0b      	ldr	r3, [pc, #44]	; (8008ad0 <vPortSetupTimerInterrupt+0x34>)
 8008aa2:	2200      	movs	r2, #0
 8008aa4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008aa6:	4b0b      	ldr	r3, [pc, #44]	; (8008ad4 <vPortSetupTimerInterrupt+0x38>)
 8008aa8:	2200      	movs	r2, #0
 8008aaa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8008aac:	4b0a      	ldr	r3, [pc, #40]	; (8008ad8 <vPortSetupTimerInterrupt+0x3c>)
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	4a0a      	ldr	r2, [pc, #40]	; (8008adc <vPortSetupTimerInterrupt+0x40>)
 8008ab2:	fba2 2303 	umull	r2, r3, r2, r3
 8008ab6:	099b      	lsrs	r3, r3, #6
 8008ab8:	4a09      	ldr	r2, [pc, #36]	; (8008ae0 <vPortSetupTimerInterrupt+0x44>)
 8008aba:	3b01      	subs	r3, #1
 8008abc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8008abe:	4b04      	ldr	r3, [pc, #16]	; (8008ad0 <vPortSetupTimerInterrupt+0x34>)
 8008ac0:	2207      	movs	r2, #7
 8008ac2:	601a      	str	r2, [r3, #0]
}
 8008ac4:	bf00      	nop
 8008ac6:	46bd      	mov	sp, r7
 8008ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008acc:	4770      	bx	lr
 8008ace:	bf00      	nop
 8008ad0:	e000e010 	.word	0xe000e010
 8008ad4:	e000e018 	.word	0xe000e018
 8008ad8:	200001e0 	.word	0x200001e0
 8008adc:	10624dd3 	.word	0x10624dd3
 8008ae0:	e000e014 	.word	0xe000e014

08008ae4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008ae4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8008af4 <vPortEnableVFP+0x10>
 8008ae8:	6801      	ldr	r1, [r0, #0]
 8008aea:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8008aee:	6001      	str	r1, [r0, #0]
 8008af0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008af2:	bf00      	nop
 8008af4:	e000ed88 	.word	0xe000ed88

08008af8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008af8:	b480      	push	{r7}
 8008afa:	b085      	sub	sp, #20
 8008afc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8008afe:	f3ef 8305 	mrs	r3, IPSR
 8008b02:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008b04:	68fb      	ldr	r3, [r7, #12]
 8008b06:	2b0f      	cmp	r3, #15
 8008b08:	d914      	bls.n	8008b34 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8008b0a:	4a17      	ldr	r2, [pc, #92]	; (8008b68 <vPortValidateInterruptPriority+0x70>)
 8008b0c:	68fb      	ldr	r3, [r7, #12]
 8008b0e:	4413      	add	r3, r2
 8008b10:	781b      	ldrb	r3, [r3, #0]
 8008b12:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008b14:	4b15      	ldr	r3, [pc, #84]	; (8008b6c <vPortValidateInterruptPriority+0x74>)
 8008b16:	781b      	ldrb	r3, [r3, #0]
 8008b18:	7afa      	ldrb	r2, [r7, #11]
 8008b1a:	429a      	cmp	r2, r3
 8008b1c:	d20a      	bcs.n	8008b34 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8008b1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b22:	f383 8811 	msr	BASEPRI, r3
 8008b26:	f3bf 8f6f 	isb	sy
 8008b2a:	f3bf 8f4f 	dsb	sy
 8008b2e:	607b      	str	r3, [r7, #4]
}
 8008b30:	bf00      	nop
 8008b32:	e7fe      	b.n	8008b32 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008b34:	4b0e      	ldr	r3, [pc, #56]	; (8008b70 <vPortValidateInterruptPriority+0x78>)
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8008b3c:	4b0d      	ldr	r3, [pc, #52]	; (8008b74 <vPortValidateInterruptPriority+0x7c>)
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	429a      	cmp	r2, r3
 8008b42:	d90a      	bls.n	8008b5a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8008b44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b48:	f383 8811 	msr	BASEPRI, r3
 8008b4c:	f3bf 8f6f 	isb	sy
 8008b50:	f3bf 8f4f 	dsb	sy
 8008b54:	603b      	str	r3, [r7, #0]
}
 8008b56:	bf00      	nop
 8008b58:	e7fe      	b.n	8008b58 <vPortValidateInterruptPriority+0x60>
	}
 8008b5a:	bf00      	nop
 8008b5c:	3714      	adds	r7, #20
 8008b5e:	46bd      	mov	sp, r7
 8008b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b64:	4770      	bx	lr
 8008b66:	bf00      	nop
 8008b68:	e000e3f0 	.word	0xe000e3f0
 8008b6c:	20001190 	.word	0x20001190
 8008b70:	e000ed0c 	.word	0xe000ed0c
 8008b74:	20001194 	.word	0x20001194

08008b78 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008b78:	b580      	push	{r7, lr}
 8008b7a:	b08a      	sub	sp, #40	; 0x28
 8008b7c:	af00      	add	r7, sp, #0
 8008b7e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008b80:	2300      	movs	r3, #0
 8008b82:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008b84:	f7fe fc9a 	bl	80074bc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008b88:	4b58      	ldr	r3, [pc, #352]	; (8008cec <pvPortMalloc+0x174>)
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	2b00      	cmp	r3, #0
 8008b8e:	d101      	bne.n	8008b94 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008b90:	f000 f910 	bl	8008db4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008b94:	4b56      	ldr	r3, [pc, #344]	; (8008cf0 <pvPortMalloc+0x178>)
 8008b96:	681a      	ldr	r2, [r3, #0]
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	4013      	ands	r3, r2
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	f040 808e 	bne.w	8008cbe <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	2b00      	cmp	r3, #0
 8008ba6:	d01d      	beq.n	8008be4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8008ba8:	2208      	movs	r2, #8
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	4413      	add	r3, r2
 8008bae:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	f003 0307 	and.w	r3, r3, #7
 8008bb6:	2b00      	cmp	r3, #0
 8008bb8:	d014      	beq.n	8008be4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	f023 0307 	bic.w	r3, r3, #7
 8008bc0:	3308      	adds	r3, #8
 8008bc2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	f003 0307 	and.w	r3, r3, #7
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	d00a      	beq.n	8008be4 <pvPortMalloc+0x6c>
	__asm volatile
 8008bce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008bd2:	f383 8811 	msr	BASEPRI, r3
 8008bd6:	f3bf 8f6f 	isb	sy
 8008bda:	f3bf 8f4f 	dsb	sy
 8008bde:	617b      	str	r3, [r7, #20]
}
 8008be0:	bf00      	nop
 8008be2:	e7fe      	b.n	8008be2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	d069      	beq.n	8008cbe <pvPortMalloc+0x146>
 8008bea:	4b42      	ldr	r3, [pc, #264]	; (8008cf4 <pvPortMalloc+0x17c>)
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	687a      	ldr	r2, [r7, #4]
 8008bf0:	429a      	cmp	r2, r3
 8008bf2:	d864      	bhi.n	8008cbe <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008bf4:	4b40      	ldr	r3, [pc, #256]	; (8008cf8 <pvPortMalloc+0x180>)
 8008bf6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8008bf8:	4b3f      	ldr	r3, [pc, #252]	; (8008cf8 <pvPortMalloc+0x180>)
 8008bfa:	681b      	ldr	r3, [r3, #0]
 8008bfc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008bfe:	e004      	b.n	8008c0a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8008c00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c02:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008c04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008c0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c0c:	685b      	ldr	r3, [r3, #4]
 8008c0e:	687a      	ldr	r2, [r7, #4]
 8008c10:	429a      	cmp	r2, r3
 8008c12:	d903      	bls.n	8008c1c <pvPortMalloc+0xa4>
 8008c14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	2b00      	cmp	r3, #0
 8008c1a:	d1f1      	bne.n	8008c00 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008c1c:	4b33      	ldr	r3, [pc, #204]	; (8008cec <pvPortMalloc+0x174>)
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008c22:	429a      	cmp	r2, r3
 8008c24:	d04b      	beq.n	8008cbe <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008c26:	6a3b      	ldr	r3, [r7, #32]
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	2208      	movs	r2, #8
 8008c2c:	4413      	add	r3, r2
 8008c2e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008c30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c32:	681a      	ldr	r2, [r3, #0]
 8008c34:	6a3b      	ldr	r3, [r7, #32]
 8008c36:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008c38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c3a:	685a      	ldr	r2, [r3, #4]
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	1ad2      	subs	r2, r2, r3
 8008c40:	2308      	movs	r3, #8
 8008c42:	005b      	lsls	r3, r3, #1
 8008c44:	429a      	cmp	r2, r3
 8008c46:	d91f      	bls.n	8008c88 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008c48:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	4413      	add	r3, r2
 8008c4e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008c50:	69bb      	ldr	r3, [r7, #24]
 8008c52:	f003 0307 	and.w	r3, r3, #7
 8008c56:	2b00      	cmp	r3, #0
 8008c58:	d00a      	beq.n	8008c70 <pvPortMalloc+0xf8>
	__asm volatile
 8008c5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c5e:	f383 8811 	msr	BASEPRI, r3
 8008c62:	f3bf 8f6f 	isb	sy
 8008c66:	f3bf 8f4f 	dsb	sy
 8008c6a:	613b      	str	r3, [r7, #16]
}
 8008c6c:	bf00      	nop
 8008c6e:	e7fe      	b.n	8008c6e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008c70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c72:	685a      	ldr	r2, [r3, #4]
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	1ad2      	subs	r2, r2, r3
 8008c78:	69bb      	ldr	r3, [r7, #24]
 8008c7a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008c7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c7e:	687a      	ldr	r2, [r7, #4]
 8008c80:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008c82:	69b8      	ldr	r0, [r7, #24]
 8008c84:	f000 f8f8 	bl	8008e78 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008c88:	4b1a      	ldr	r3, [pc, #104]	; (8008cf4 <pvPortMalloc+0x17c>)
 8008c8a:	681a      	ldr	r2, [r3, #0]
 8008c8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c8e:	685b      	ldr	r3, [r3, #4]
 8008c90:	1ad3      	subs	r3, r2, r3
 8008c92:	4a18      	ldr	r2, [pc, #96]	; (8008cf4 <pvPortMalloc+0x17c>)
 8008c94:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008c96:	4b17      	ldr	r3, [pc, #92]	; (8008cf4 <pvPortMalloc+0x17c>)
 8008c98:	681a      	ldr	r2, [r3, #0]
 8008c9a:	4b18      	ldr	r3, [pc, #96]	; (8008cfc <pvPortMalloc+0x184>)
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	429a      	cmp	r2, r3
 8008ca0:	d203      	bcs.n	8008caa <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008ca2:	4b14      	ldr	r3, [pc, #80]	; (8008cf4 <pvPortMalloc+0x17c>)
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	4a15      	ldr	r2, [pc, #84]	; (8008cfc <pvPortMalloc+0x184>)
 8008ca8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008caa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008cac:	685a      	ldr	r2, [r3, #4]
 8008cae:	4b10      	ldr	r3, [pc, #64]	; (8008cf0 <pvPortMalloc+0x178>)
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	431a      	orrs	r2, r3
 8008cb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008cb6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008cb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008cba:	2200      	movs	r2, #0
 8008cbc:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008cbe:	f7fe fc0b 	bl	80074d8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008cc2:	69fb      	ldr	r3, [r7, #28]
 8008cc4:	f003 0307 	and.w	r3, r3, #7
 8008cc8:	2b00      	cmp	r3, #0
 8008cca:	d00a      	beq.n	8008ce2 <pvPortMalloc+0x16a>
	__asm volatile
 8008ccc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008cd0:	f383 8811 	msr	BASEPRI, r3
 8008cd4:	f3bf 8f6f 	isb	sy
 8008cd8:	f3bf 8f4f 	dsb	sy
 8008cdc:	60fb      	str	r3, [r7, #12]
}
 8008cde:	bf00      	nop
 8008ce0:	e7fe      	b.n	8008ce0 <pvPortMalloc+0x168>
	return pvReturn;
 8008ce2:	69fb      	ldr	r3, [r7, #28]
}
 8008ce4:	4618      	mov	r0, r3
 8008ce6:	3728      	adds	r7, #40	; 0x28
 8008ce8:	46bd      	mov	sp, r7
 8008cea:	bd80      	pop	{r7, pc}
 8008cec:	20004c38 	.word	0x20004c38
 8008cf0:	20004c44 	.word	0x20004c44
 8008cf4:	20004c3c 	.word	0x20004c3c
 8008cf8:	20004c30 	.word	0x20004c30
 8008cfc:	20004c40 	.word	0x20004c40

08008d00 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008d00:	b580      	push	{r7, lr}
 8008d02:	b086      	sub	sp, #24
 8008d04:	af00      	add	r7, sp, #0
 8008d06:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	2b00      	cmp	r3, #0
 8008d10:	d048      	beq.n	8008da4 <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008d12:	2308      	movs	r3, #8
 8008d14:	425b      	negs	r3, r3
 8008d16:	697a      	ldr	r2, [r7, #20]
 8008d18:	4413      	add	r3, r2
 8008d1a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008d1c:	697b      	ldr	r3, [r7, #20]
 8008d1e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008d20:	693b      	ldr	r3, [r7, #16]
 8008d22:	685a      	ldr	r2, [r3, #4]
 8008d24:	4b21      	ldr	r3, [pc, #132]	; (8008dac <vPortFree+0xac>)
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	4013      	ands	r3, r2
 8008d2a:	2b00      	cmp	r3, #0
 8008d2c:	d10a      	bne.n	8008d44 <vPortFree+0x44>
	__asm volatile
 8008d2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d32:	f383 8811 	msr	BASEPRI, r3
 8008d36:	f3bf 8f6f 	isb	sy
 8008d3a:	f3bf 8f4f 	dsb	sy
 8008d3e:	60fb      	str	r3, [r7, #12]
}
 8008d40:	bf00      	nop
 8008d42:	e7fe      	b.n	8008d42 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008d44:	693b      	ldr	r3, [r7, #16]
 8008d46:	681b      	ldr	r3, [r3, #0]
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	d00a      	beq.n	8008d62 <vPortFree+0x62>
	__asm volatile
 8008d4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d50:	f383 8811 	msr	BASEPRI, r3
 8008d54:	f3bf 8f6f 	isb	sy
 8008d58:	f3bf 8f4f 	dsb	sy
 8008d5c:	60bb      	str	r3, [r7, #8]
}
 8008d5e:	bf00      	nop
 8008d60:	e7fe      	b.n	8008d60 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008d62:	693b      	ldr	r3, [r7, #16]
 8008d64:	685a      	ldr	r2, [r3, #4]
 8008d66:	4b11      	ldr	r3, [pc, #68]	; (8008dac <vPortFree+0xac>)
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	4013      	ands	r3, r2
 8008d6c:	2b00      	cmp	r3, #0
 8008d6e:	d019      	beq.n	8008da4 <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008d70:	693b      	ldr	r3, [r7, #16]
 8008d72:	681b      	ldr	r3, [r3, #0]
 8008d74:	2b00      	cmp	r3, #0
 8008d76:	d115      	bne.n	8008da4 <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008d78:	693b      	ldr	r3, [r7, #16]
 8008d7a:	685a      	ldr	r2, [r3, #4]
 8008d7c:	4b0b      	ldr	r3, [pc, #44]	; (8008dac <vPortFree+0xac>)
 8008d7e:	681b      	ldr	r3, [r3, #0]
 8008d80:	43db      	mvns	r3, r3
 8008d82:	401a      	ands	r2, r3
 8008d84:	693b      	ldr	r3, [r7, #16]
 8008d86:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008d88:	f7fe fb98 	bl	80074bc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008d8c:	693b      	ldr	r3, [r7, #16]
 8008d8e:	685a      	ldr	r2, [r3, #4]
 8008d90:	4b07      	ldr	r3, [pc, #28]	; (8008db0 <vPortFree+0xb0>)
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	4413      	add	r3, r2
 8008d96:	4a06      	ldr	r2, [pc, #24]	; (8008db0 <vPortFree+0xb0>)
 8008d98:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008d9a:	6938      	ldr	r0, [r7, #16]
 8008d9c:	f000 f86c 	bl	8008e78 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8008da0:	f7fe fb9a 	bl	80074d8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8008da4:	bf00      	nop
 8008da6:	3718      	adds	r7, #24
 8008da8:	46bd      	mov	sp, r7
 8008daa:	bd80      	pop	{r7, pc}
 8008dac:	20004c44 	.word	0x20004c44
 8008db0:	20004c3c 	.word	0x20004c3c

08008db4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008db4:	b480      	push	{r7}
 8008db6:	b085      	sub	sp, #20
 8008db8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008dba:	f643 2398 	movw	r3, #15000	; 0x3a98
 8008dbe:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008dc0:	4b27      	ldr	r3, [pc, #156]	; (8008e60 <prvHeapInit+0xac>)
 8008dc2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	f003 0307 	and.w	r3, r3, #7
 8008dca:	2b00      	cmp	r3, #0
 8008dcc:	d00c      	beq.n	8008de8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	3307      	adds	r3, #7
 8008dd2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008dd4:	68fb      	ldr	r3, [r7, #12]
 8008dd6:	f023 0307 	bic.w	r3, r3, #7
 8008dda:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008ddc:	68ba      	ldr	r2, [r7, #8]
 8008dde:	68fb      	ldr	r3, [r7, #12]
 8008de0:	1ad3      	subs	r3, r2, r3
 8008de2:	4a1f      	ldr	r2, [pc, #124]	; (8008e60 <prvHeapInit+0xac>)
 8008de4:	4413      	add	r3, r2
 8008de6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008dec:	4a1d      	ldr	r2, [pc, #116]	; (8008e64 <prvHeapInit+0xb0>)
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008df2:	4b1c      	ldr	r3, [pc, #112]	; (8008e64 <prvHeapInit+0xb0>)
 8008df4:	2200      	movs	r2, #0
 8008df6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	68ba      	ldr	r2, [r7, #8]
 8008dfc:	4413      	add	r3, r2
 8008dfe:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008e00:	2208      	movs	r2, #8
 8008e02:	68fb      	ldr	r3, [r7, #12]
 8008e04:	1a9b      	subs	r3, r3, r2
 8008e06:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008e08:	68fb      	ldr	r3, [r7, #12]
 8008e0a:	f023 0307 	bic.w	r3, r3, #7
 8008e0e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008e10:	68fb      	ldr	r3, [r7, #12]
 8008e12:	4a15      	ldr	r2, [pc, #84]	; (8008e68 <prvHeapInit+0xb4>)
 8008e14:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008e16:	4b14      	ldr	r3, [pc, #80]	; (8008e68 <prvHeapInit+0xb4>)
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	2200      	movs	r2, #0
 8008e1c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8008e1e:	4b12      	ldr	r3, [pc, #72]	; (8008e68 <prvHeapInit+0xb4>)
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	2200      	movs	r2, #0
 8008e24:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008e2a:	683b      	ldr	r3, [r7, #0]
 8008e2c:	68fa      	ldr	r2, [r7, #12]
 8008e2e:	1ad2      	subs	r2, r2, r3
 8008e30:	683b      	ldr	r3, [r7, #0]
 8008e32:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008e34:	4b0c      	ldr	r3, [pc, #48]	; (8008e68 <prvHeapInit+0xb4>)
 8008e36:	681a      	ldr	r2, [r3, #0]
 8008e38:	683b      	ldr	r3, [r7, #0]
 8008e3a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008e3c:	683b      	ldr	r3, [r7, #0]
 8008e3e:	685b      	ldr	r3, [r3, #4]
 8008e40:	4a0a      	ldr	r2, [pc, #40]	; (8008e6c <prvHeapInit+0xb8>)
 8008e42:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008e44:	683b      	ldr	r3, [r7, #0]
 8008e46:	685b      	ldr	r3, [r3, #4]
 8008e48:	4a09      	ldr	r2, [pc, #36]	; (8008e70 <prvHeapInit+0xbc>)
 8008e4a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008e4c:	4b09      	ldr	r3, [pc, #36]	; (8008e74 <prvHeapInit+0xc0>)
 8008e4e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8008e52:	601a      	str	r2, [r3, #0]
}
 8008e54:	bf00      	nop
 8008e56:	3714      	adds	r7, #20
 8008e58:	46bd      	mov	sp, r7
 8008e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e5e:	4770      	bx	lr
 8008e60:	20001198 	.word	0x20001198
 8008e64:	20004c30 	.word	0x20004c30
 8008e68:	20004c38 	.word	0x20004c38
 8008e6c:	20004c40 	.word	0x20004c40
 8008e70:	20004c3c 	.word	0x20004c3c
 8008e74:	20004c44 	.word	0x20004c44

08008e78 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008e78:	b480      	push	{r7}
 8008e7a:	b085      	sub	sp, #20
 8008e7c:	af00      	add	r7, sp, #0
 8008e7e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008e80:	4b28      	ldr	r3, [pc, #160]	; (8008f24 <prvInsertBlockIntoFreeList+0xac>)
 8008e82:	60fb      	str	r3, [r7, #12]
 8008e84:	e002      	b.n	8008e8c <prvInsertBlockIntoFreeList+0x14>
 8008e86:	68fb      	ldr	r3, [r7, #12]
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	60fb      	str	r3, [r7, #12]
 8008e8c:	68fb      	ldr	r3, [r7, #12]
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	687a      	ldr	r2, [r7, #4]
 8008e92:	429a      	cmp	r2, r3
 8008e94:	d8f7      	bhi.n	8008e86 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008e96:	68fb      	ldr	r3, [r7, #12]
 8008e98:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008e9a:	68fb      	ldr	r3, [r7, #12]
 8008e9c:	685b      	ldr	r3, [r3, #4]
 8008e9e:	68ba      	ldr	r2, [r7, #8]
 8008ea0:	4413      	add	r3, r2
 8008ea2:	687a      	ldr	r2, [r7, #4]
 8008ea4:	429a      	cmp	r2, r3
 8008ea6:	d108      	bne.n	8008eba <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008ea8:	68fb      	ldr	r3, [r7, #12]
 8008eaa:	685a      	ldr	r2, [r3, #4]
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	685b      	ldr	r3, [r3, #4]
 8008eb0:	441a      	add	r2, r3
 8008eb2:	68fb      	ldr	r3, [r7, #12]
 8008eb4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008eb6:	68fb      	ldr	r3, [r7, #12]
 8008eb8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	685b      	ldr	r3, [r3, #4]
 8008ec2:	68ba      	ldr	r2, [r7, #8]
 8008ec4:	441a      	add	r2, r3
 8008ec6:	68fb      	ldr	r3, [r7, #12]
 8008ec8:	681b      	ldr	r3, [r3, #0]
 8008eca:	429a      	cmp	r2, r3
 8008ecc:	d118      	bne.n	8008f00 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008ece:	68fb      	ldr	r3, [r7, #12]
 8008ed0:	681a      	ldr	r2, [r3, #0]
 8008ed2:	4b15      	ldr	r3, [pc, #84]	; (8008f28 <prvInsertBlockIntoFreeList+0xb0>)
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	429a      	cmp	r2, r3
 8008ed8:	d00d      	beq.n	8008ef6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	685a      	ldr	r2, [r3, #4]
 8008ede:	68fb      	ldr	r3, [r7, #12]
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	685b      	ldr	r3, [r3, #4]
 8008ee4:	441a      	add	r2, r3
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008eea:	68fb      	ldr	r3, [r7, #12]
 8008eec:	681b      	ldr	r3, [r3, #0]
 8008eee:	681a      	ldr	r2, [r3, #0]
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	601a      	str	r2, [r3, #0]
 8008ef4:	e008      	b.n	8008f08 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008ef6:	4b0c      	ldr	r3, [pc, #48]	; (8008f28 <prvInsertBlockIntoFreeList+0xb0>)
 8008ef8:	681a      	ldr	r2, [r3, #0]
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	601a      	str	r2, [r3, #0]
 8008efe:	e003      	b.n	8008f08 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008f00:	68fb      	ldr	r3, [r7, #12]
 8008f02:	681a      	ldr	r2, [r3, #0]
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008f08:	68fa      	ldr	r2, [r7, #12]
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	429a      	cmp	r2, r3
 8008f0e:	d002      	beq.n	8008f16 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008f10:	68fb      	ldr	r3, [r7, #12]
 8008f12:	687a      	ldr	r2, [r7, #4]
 8008f14:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008f16:	bf00      	nop
 8008f18:	3714      	adds	r7, #20
 8008f1a:	46bd      	mov	sp, r7
 8008f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f20:	4770      	bx	lr
 8008f22:	bf00      	nop
 8008f24:	20004c30 	.word	0x20004c30
 8008f28:	20004c38 	.word	0x20004c38

08008f2c <__errno>:
 8008f2c:	4b01      	ldr	r3, [pc, #4]	; (8008f34 <__errno+0x8>)
 8008f2e:	6818      	ldr	r0, [r3, #0]
 8008f30:	4770      	bx	lr
 8008f32:	bf00      	nop
 8008f34:	200001f0 	.word	0x200001f0

08008f38 <std>:
 8008f38:	2300      	movs	r3, #0
 8008f3a:	b510      	push	{r4, lr}
 8008f3c:	4604      	mov	r4, r0
 8008f3e:	e9c0 3300 	strd	r3, r3, [r0]
 8008f42:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008f46:	6083      	str	r3, [r0, #8]
 8008f48:	8181      	strh	r1, [r0, #12]
 8008f4a:	6643      	str	r3, [r0, #100]	; 0x64
 8008f4c:	81c2      	strh	r2, [r0, #14]
 8008f4e:	6183      	str	r3, [r0, #24]
 8008f50:	4619      	mov	r1, r3
 8008f52:	2208      	movs	r2, #8
 8008f54:	305c      	adds	r0, #92	; 0x5c
 8008f56:	f000 f91a 	bl	800918e <memset>
 8008f5a:	4b05      	ldr	r3, [pc, #20]	; (8008f70 <std+0x38>)
 8008f5c:	6263      	str	r3, [r4, #36]	; 0x24
 8008f5e:	4b05      	ldr	r3, [pc, #20]	; (8008f74 <std+0x3c>)
 8008f60:	62a3      	str	r3, [r4, #40]	; 0x28
 8008f62:	4b05      	ldr	r3, [pc, #20]	; (8008f78 <std+0x40>)
 8008f64:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008f66:	4b05      	ldr	r3, [pc, #20]	; (8008f7c <std+0x44>)
 8008f68:	6224      	str	r4, [r4, #32]
 8008f6a:	6323      	str	r3, [r4, #48]	; 0x30
 8008f6c:	bd10      	pop	{r4, pc}
 8008f6e:	bf00      	nop
 8008f70:	08009465 	.word	0x08009465
 8008f74:	08009487 	.word	0x08009487
 8008f78:	080094bf 	.word	0x080094bf
 8008f7c:	080094e3 	.word	0x080094e3

08008f80 <_cleanup_r>:
 8008f80:	4901      	ldr	r1, [pc, #4]	; (8008f88 <_cleanup_r+0x8>)
 8008f82:	f000 b8af 	b.w	80090e4 <_fwalk_reent>
 8008f86:	bf00      	nop
 8008f88:	080096ad 	.word	0x080096ad

08008f8c <__sfmoreglue>:
 8008f8c:	b570      	push	{r4, r5, r6, lr}
 8008f8e:	1e4a      	subs	r2, r1, #1
 8008f90:	2568      	movs	r5, #104	; 0x68
 8008f92:	4355      	muls	r5, r2
 8008f94:	460e      	mov	r6, r1
 8008f96:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008f9a:	f000 f901 	bl	80091a0 <_malloc_r>
 8008f9e:	4604      	mov	r4, r0
 8008fa0:	b140      	cbz	r0, 8008fb4 <__sfmoreglue+0x28>
 8008fa2:	2100      	movs	r1, #0
 8008fa4:	e9c0 1600 	strd	r1, r6, [r0]
 8008fa8:	300c      	adds	r0, #12
 8008faa:	60a0      	str	r0, [r4, #8]
 8008fac:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008fb0:	f000 f8ed 	bl	800918e <memset>
 8008fb4:	4620      	mov	r0, r4
 8008fb6:	bd70      	pop	{r4, r5, r6, pc}

08008fb8 <__sfp_lock_acquire>:
 8008fb8:	4801      	ldr	r0, [pc, #4]	; (8008fc0 <__sfp_lock_acquire+0x8>)
 8008fba:	f000 b8d8 	b.w	800916e <__retarget_lock_acquire_recursive>
 8008fbe:	bf00      	nop
 8008fc0:	2000514c 	.word	0x2000514c

08008fc4 <__sfp_lock_release>:
 8008fc4:	4801      	ldr	r0, [pc, #4]	; (8008fcc <__sfp_lock_release+0x8>)
 8008fc6:	f000 b8d3 	b.w	8009170 <__retarget_lock_release_recursive>
 8008fca:	bf00      	nop
 8008fcc:	2000514c 	.word	0x2000514c

08008fd0 <__sinit_lock_acquire>:
 8008fd0:	4801      	ldr	r0, [pc, #4]	; (8008fd8 <__sinit_lock_acquire+0x8>)
 8008fd2:	f000 b8cc 	b.w	800916e <__retarget_lock_acquire_recursive>
 8008fd6:	bf00      	nop
 8008fd8:	20005147 	.word	0x20005147

08008fdc <__sinit_lock_release>:
 8008fdc:	4801      	ldr	r0, [pc, #4]	; (8008fe4 <__sinit_lock_release+0x8>)
 8008fde:	f000 b8c7 	b.w	8009170 <__retarget_lock_release_recursive>
 8008fe2:	bf00      	nop
 8008fe4:	20005147 	.word	0x20005147

08008fe8 <__sinit>:
 8008fe8:	b510      	push	{r4, lr}
 8008fea:	4604      	mov	r4, r0
 8008fec:	f7ff fff0 	bl	8008fd0 <__sinit_lock_acquire>
 8008ff0:	69a3      	ldr	r3, [r4, #24]
 8008ff2:	b11b      	cbz	r3, 8008ffc <__sinit+0x14>
 8008ff4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008ff8:	f7ff bff0 	b.w	8008fdc <__sinit_lock_release>
 8008ffc:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8009000:	6523      	str	r3, [r4, #80]	; 0x50
 8009002:	4b13      	ldr	r3, [pc, #76]	; (8009050 <__sinit+0x68>)
 8009004:	4a13      	ldr	r2, [pc, #76]	; (8009054 <__sinit+0x6c>)
 8009006:	681b      	ldr	r3, [r3, #0]
 8009008:	62a2      	str	r2, [r4, #40]	; 0x28
 800900a:	42a3      	cmp	r3, r4
 800900c:	bf04      	itt	eq
 800900e:	2301      	moveq	r3, #1
 8009010:	61a3      	streq	r3, [r4, #24]
 8009012:	4620      	mov	r0, r4
 8009014:	f000 f820 	bl	8009058 <__sfp>
 8009018:	6060      	str	r0, [r4, #4]
 800901a:	4620      	mov	r0, r4
 800901c:	f000 f81c 	bl	8009058 <__sfp>
 8009020:	60a0      	str	r0, [r4, #8]
 8009022:	4620      	mov	r0, r4
 8009024:	f000 f818 	bl	8009058 <__sfp>
 8009028:	2200      	movs	r2, #0
 800902a:	60e0      	str	r0, [r4, #12]
 800902c:	2104      	movs	r1, #4
 800902e:	6860      	ldr	r0, [r4, #4]
 8009030:	f7ff ff82 	bl	8008f38 <std>
 8009034:	68a0      	ldr	r0, [r4, #8]
 8009036:	2201      	movs	r2, #1
 8009038:	2109      	movs	r1, #9
 800903a:	f7ff ff7d 	bl	8008f38 <std>
 800903e:	68e0      	ldr	r0, [r4, #12]
 8009040:	2202      	movs	r2, #2
 8009042:	2112      	movs	r1, #18
 8009044:	f7ff ff78 	bl	8008f38 <std>
 8009048:	2301      	movs	r3, #1
 800904a:	61a3      	str	r3, [r4, #24]
 800904c:	e7d2      	b.n	8008ff4 <__sinit+0xc>
 800904e:	bf00      	nop
 8009050:	0800a7cc 	.word	0x0800a7cc
 8009054:	08008f81 	.word	0x08008f81

08009058 <__sfp>:
 8009058:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800905a:	4607      	mov	r7, r0
 800905c:	f7ff ffac 	bl	8008fb8 <__sfp_lock_acquire>
 8009060:	4b1e      	ldr	r3, [pc, #120]	; (80090dc <__sfp+0x84>)
 8009062:	681e      	ldr	r6, [r3, #0]
 8009064:	69b3      	ldr	r3, [r6, #24]
 8009066:	b913      	cbnz	r3, 800906e <__sfp+0x16>
 8009068:	4630      	mov	r0, r6
 800906a:	f7ff ffbd 	bl	8008fe8 <__sinit>
 800906e:	3648      	adds	r6, #72	; 0x48
 8009070:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009074:	3b01      	subs	r3, #1
 8009076:	d503      	bpl.n	8009080 <__sfp+0x28>
 8009078:	6833      	ldr	r3, [r6, #0]
 800907a:	b30b      	cbz	r3, 80090c0 <__sfp+0x68>
 800907c:	6836      	ldr	r6, [r6, #0]
 800907e:	e7f7      	b.n	8009070 <__sfp+0x18>
 8009080:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009084:	b9d5      	cbnz	r5, 80090bc <__sfp+0x64>
 8009086:	4b16      	ldr	r3, [pc, #88]	; (80090e0 <__sfp+0x88>)
 8009088:	60e3      	str	r3, [r4, #12]
 800908a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800908e:	6665      	str	r5, [r4, #100]	; 0x64
 8009090:	f000 f86c 	bl	800916c <__retarget_lock_init_recursive>
 8009094:	f7ff ff96 	bl	8008fc4 <__sfp_lock_release>
 8009098:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800909c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80090a0:	6025      	str	r5, [r4, #0]
 80090a2:	61a5      	str	r5, [r4, #24]
 80090a4:	2208      	movs	r2, #8
 80090a6:	4629      	mov	r1, r5
 80090a8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80090ac:	f000 f86f 	bl	800918e <memset>
 80090b0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80090b4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80090b8:	4620      	mov	r0, r4
 80090ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80090bc:	3468      	adds	r4, #104	; 0x68
 80090be:	e7d9      	b.n	8009074 <__sfp+0x1c>
 80090c0:	2104      	movs	r1, #4
 80090c2:	4638      	mov	r0, r7
 80090c4:	f7ff ff62 	bl	8008f8c <__sfmoreglue>
 80090c8:	4604      	mov	r4, r0
 80090ca:	6030      	str	r0, [r6, #0]
 80090cc:	2800      	cmp	r0, #0
 80090ce:	d1d5      	bne.n	800907c <__sfp+0x24>
 80090d0:	f7ff ff78 	bl	8008fc4 <__sfp_lock_release>
 80090d4:	230c      	movs	r3, #12
 80090d6:	603b      	str	r3, [r7, #0]
 80090d8:	e7ee      	b.n	80090b8 <__sfp+0x60>
 80090da:	bf00      	nop
 80090dc:	0800a7cc 	.word	0x0800a7cc
 80090e0:	ffff0001 	.word	0xffff0001

080090e4 <_fwalk_reent>:
 80090e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80090e8:	4606      	mov	r6, r0
 80090ea:	4688      	mov	r8, r1
 80090ec:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80090f0:	2700      	movs	r7, #0
 80090f2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80090f6:	f1b9 0901 	subs.w	r9, r9, #1
 80090fa:	d505      	bpl.n	8009108 <_fwalk_reent+0x24>
 80090fc:	6824      	ldr	r4, [r4, #0]
 80090fe:	2c00      	cmp	r4, #0
 8009100:	d1f7      	bne.n	80090f2 <_fwalk_reent+0xe>
 8009102:	4638      	mov	r0, r7
 8009104:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009108:	89ab      	ldrh	r3, [r5, #12]
 800910a:	2b01      	cmp	r3, #1
 800910c:	d907      	bls.n	800911e <_fwalk_reent+0x3a>
 800910e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009112:	3301      	adds	r3, #1
 8009114:	d003      	beq.n	800911e <_fwalk_reent+0x3a>
 8009116:	4629      	mov	r1, r5
 8009118:	4630      	mov	r0, r6
 800911a:	47c0      	blx	r8
 800911c:	4307      	orrs	r7, r0
 800911e:	3568      	adds	r5, #104	; 0x68
 8009120:	e7e9      	b.n	80090f6 <_fwalk_reent+0x12>
	...

08009124 <__libc_init_array>:
 8009124:	b570      	push	{r4, r5, r6, lr}
 8009126:	4d0d      	ldr	r5, [pc, #52]	; (800915c <__libc_init_array+0x38>)
 8009128:	4c0d      	ldr	r4, [pc, #52]	; (8009160 <__libc_init_array+0x3c>)
 800912a:	1b64      	subs	r4, r4, r5
 800912c:	10a4      	asrs	r4, r4, #2
 800912e:	2600      	movs	r6, #0
 8009130:	42a6      	cmp	r6, r4
 8009132:	d109      	bne.n	8009148 <__libc_init_array+0x24>
 8009134:	4d0b      	ldr	r5, [pc, #44]	; (8009164 <__libc_init_array+0x40>)
 8009136:	4c0c      	ldr	r4, [pc, #48]	; (8009168 <__libc_init_array+0x44>)
 8009138:	f001 f9cc 	bl	800a4d4 <_init>
 800913c:	1b64      	subs	r4, r4, r5
 800913e:	10a4      	asrs	r4, r4, #2
 8009140:	2600      	movs	r6, #0
 8009142:	42a6      	cmp	r6, r4
 8009144:	d105      	bne.n	8009152 <__libc_init_array+0x2e>
 8009146:	bd70      	pop	{r4, r5, r6, pc}
 8009148:	f855 3b04 	ldr.w	r3, [r5], #4
 800914c:	4798      	blx	r3
 800914e:	3601      	adds	r6, #1
 8009150:	e7ee      	b.n	8009130 <__libc_init_array+0xc>
 8009152:	f855 3b04 	ldr.w	r3, [r5], #4
 8009156:	4798      	blx	r3
 8009158:	3601      	adds	r6, #1
 800915a:	e7f2      	b.n	8009142 <__libc_init_array+0x1e>
 800915c:	0800a8b8 	.word	0x0800a8b8
 8009160:	0800a8b8 	.word	0x0800a8b8
 8009164:	0800a8b8 	.word	0x0800a8b8
 8009168:	0800a8bc 	.word	0x0800a8bc

0800916c <__retarget_lock_init_recursive>:
 800916c:	4770      	bx	lr

0800916e <__retarget_lock_acquire_recursive>:
 800916e:	4770      	bx	lr

08009170 <__retarget_lock_release_recursive>:
 8009170:	4770      	bx	lr

08009172 <memcpy>:
 8009172:	440a      	add	r2, r1
 8009174:	4291      	cmp	r1, r2
 8009176:	f100 33ff 	add.w	r3, r0, #4294967295
 800917a:	d100      	bne.n	800917e <memcpy+0xc>
 800917c:	4770      	bx	lr
 800917e:	b510      	push	{r4, lr}
 8009180:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009184:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009188:	4291      	cmp	r1, r2
 800918a:	d1f9      	bne.n	8009180 <memcpy+0xe>
 800918c:	bd10      	pop	{r4, pc}

0800918e <memset>:
 800918e:	4402      	add	r2, r0
 8009190:	4603      	mov	r3, r0
 8009192:	4293      	cmp	r3, r2
 8009194:	d100      	bne.n	8009198 <memset+0xa>
 8009196:	4770      	bx	lr
 8009198:	f803 1b01 	strb.w	r1, [r3], #1
 800919c:	e7f9      	b.n	8009192 <memset+0x4>
	...

080091a0 <_malloc_r>:
 80091a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80091a2:	1ccd      	adds	r5, r1, #3
 80091a4:	f025 0503 	bic.w	r5, r5, #3
 80091a8:	3508      	adds	r5, #8
 80091aa:	2d0c      	cmp	r5, #12
 80091ac:	bf38      	it	cc
 80091ae:	250c      	movcc	r5, #12
 80091b0:	2d00      	cmp	r5, #0
 80091b2:	4606      	mov	r6, r0
 80091b4:	db01      	blt.n	80091ba <_malloc_r+0x1a>
 80091b6:	42a9      	cmp	r1, r5
 80091b8:	d903      	bls.n	80091c2 <_malloc_r+0x22>
 80091ba:	230c      	movs	r3, #12
 80091bc:	6033      	str	r3, [r6, #0]
 80091be:	2000      	movs	r0, #0
 80091c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80091c2:	f000 faed 	bl	80097a0 <__malloc_lock>
 80091c6:	4921      	ldr	r1, [pc, #132]	; (800924c <_malloc_r+0xac>)
 80091c8:	680a      	ldr	r2, [r1, #0]
 80091ca:	4614      	mov	r4, r2
 80091cc:	b99c      	cbnz	r4, 80091f6 <_malloc_r+0x56>
 80091ce:	4f20      	ldr	r7, [pc, #128]	; (8009250 <_malloc_r+0xb0>)
 80091d0:	683b      	ldr	r3, [r7, #0]
 80091d2:	b923      	cbnz	r3, 80091de <_malloc_r+0x3e>
 80091d4:	4621      	mov	r1, r4
 80091d6:	4630      	mov	r0, r6
 80091d8:	f000 f914 	bl	8009404 <_sbrk_r>
 80091dc:	6038      	str	r0, [r7, #0]
 80091de:	4629      	mov	r1, r5
 80091e0:	4630      	mov	r0, r6
 80091e2:	f000 f90f 	bl	8009404 <_sbrk_r>
 80091e6:	1c43      	adds	r3, r0, #1
 80091e8:	d123      	bne.n	8009232 <_malloc_r+0x92>
 80091ea:	230c      	movs	r3, #12
 80091ec:	6033      	str	r3, [r6, #0]
 80091ee:	4630      	mov	r0, r6
 80091f0:	f000 fadc 	bl	80097ac <__malloc_unlock>
 80091f4:	e7e3      	b.n	80091be <_malloc_r+0x1e>
 80091f6:	6823      	ldr	r3, [r4, #0]
 80091f8:	1b5b      	subs	r3, r3, r5
 80091fa:	d417      	bmi.n	800922c <_malloc_r+0x8c>
 80091fc:	2b0b      	cmp	r3, #11
 80091fe:	d903      	bls.n	8009208 <_malloc_r+0x68>
 8009200:	6023      	str	r3, [r4, #0]
 8009202:	441c      	add	r4, r3
 8009204:	6025      	str	r5, [r4, #0]
 8009206:	e004      	b.n	8009212 <_malloc_r+0x72>
 8009208:	6863      	ldr	r3, [r4, #4]
 800920a:	42a2      	cmp	r2, r4
 800920c:	bf0c      	ite	eq
 800920e:	600b      	streq	r3, [r1, #0]
 8009210:	6053      	strne	r3, [r2, #4]
 8009212:	4630      	mov	r0, r6
 8009214:	f000 faca 	bl	80097ac <__malloc_unlock>
 8009218:	f104 000b 	add.w	r0, r4, #11
 800921c:	1d23      	adds	r3, r4, #4
 800921e:	f020 0007 	bic.w	r0, r0, #7
 8009222:	1ac2      	subs	r2, r0, r3
 8009224:	d0cc      	beq.n	80091c0 <_malloc_r+0x20>
 8009226:	1a1b      	subs	r3, r3, r0
 8009228:	50a3      	str	r3, [r4, r2]
 800922a:	e7c9      	b.n	80091c0 <_malloc_r+0x20>
 800922c:	4622      	mov	r2, r4
 800922e:	6864      	ldr	r4, [r4, #4]
 8009230:	e7cc      	b.n	80091cc <_malloc_r+0x2c>
 8009232:	1cc4      	adds	r4, r0, #3
 8009234:	f024 0403 	bic.w	r4, r4, #3
 8009238:	42a0      	cmp	r0, r4
 800923a:	d0e3      	beq.n	8009204 <_malloc_r+0x64>
 800923c:	1a21      	subs	r1, r4, r0
 800923e:	4630      	mov	r0, r6
 8009240:	f000 f8e0 	bl	8009404 <_sbrk_r>
 8009244:	3001      	adds	r0, #1
 8009246:	d1dd      	bne.n	8009204 <_malloc_r+0x64>
 8009248:	e7cf      	b.n	80091ea <_malloc_r+0x4a>
 800924a:	bf00      	nop
 800924c:	20004c48 	.word	0x20004c48
 8009250:	20004c4c 	.word	0x20004c4c

08009254 <srand>:
 8009254:	b538      	push	{r3, r4, r5, lr}
 8009256:	4b10      	ldr	r3, [pc, #64]	; (8009298 <srand+0x44>)
 8009258:	681d      	ldr	r5, [r3, #0]
 800925a:	6bab      	ldr	r3, [r5, #56]	; 0x38
 800925c:	4604      	mov	r4, r0
 800925e:	b9b3      	cbnz	r3, 800928e <srand+0x3a>
 8009260:	2018      	movs	r0, #24
 8009262:	f000 fa95 	bl	8009790 <malloc>
 8009266:	4602      	mov	r2, r0
 8009268:	63a8      	str	r0, [r5, #56]	; 0x38
 800926a:	b920      	cbnz	r0, 8009276 <srand+0x22>
 800926c:	4b0b      	ldr	r3, [pc, #44]	; (800929c <srand+0x48>)
 800926e:	480c      	ldr	r0, [pc, #48]	; (80092a0 <srand+0x4c>)
 8009270:	2142      	movs	r1, #66	; 0x42
 8009272:	f000 f967 	bl	8009544 <__assert_func>
 8009276:	490b      	ldr	r1, [pc, #44]	; (80092a4 <srand+0x50>)
 8009278:	4b0b      	ldr	r3, [pc, #44]	; (80092a8 <srand+0x54>)
 800927a:	e9c0 1300 	strd	r1, r3, [r0]
 800927e:	4b0b      	ldr	r3, [pc, #44]	; (80092ac <srand+0x58>)
 8009280:	6083      	str	r3, [r0, #8]
 8009282:	230b      	movs	r3, #11
 8009284:	8183      	strh	r3, [r0, #12]
 8009286:	2100      	movs	r1, #0
 8009288:	2001      	movs	r0, #1
 800928a:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800928e:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8009290:	2200      	movs	r2, #0
 8009292:	611c      	str	r4, [r3, #16]
 8009294:	615a      	str	r2, [r3, #20]
 8009296:	bd38      	pop	{r3, r4, r5, pc}
 8009298:	200001f0 	.word	0x200001f0
 800929c:	0800a7d0 	.word	0x0800a7d0
 80092a0:	0800a7e7 	.word	0x0800a7e7
 80092a4:	abcd330e 	.word	0xabcd330e
 80092a8:	e66d1234 	.word	0xe66d1234
 80092ac:	0005deec 	.word	0x0005deec

080092b0 <rand>:
 80092b0:	4b17      	ldr	r3, [pc, #92]	; (8009310 <rand+0x60>)
 80092b2:	b510      	push	{r4, lr}
 80092b4:	681c      	ldr	r4, [r3, #0]
 80092b6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80092b8:	b9b3      	cbnz	r3, 80092e8 <rand+0x38>
 80092ba:	2018      	movs	r0, #24
 80092bc:	f000 fa68 	bl	8009790 <malloc>
 80092c0:	63a0      	str	r0, [r4, #56]	; 0x38
 80092c2:	b928      	cbnz	r0, 80092d0 <rand+0x20>
 80092c4:	4602      	mov	r2, r0
 80092c6:	4b13      	ldr	r3, [pc, #76]	; (8009314 <rand+0x64>)
 80092c8:	4813      	ldr	r0, [pc, #76]	; (8009318 <rand+0x68>)
 80092ca:	214e      	movs	r1, #78	; 0x4e
 80092cc:	f000 f93a 	bl	8009544 <__assert_func>
 80092d0:	4a12      	ldr	r2, [pc, #72]	; (800931c <rand+0x6c>)
 80092d2:	4b13      	ldr	r3, [pc, #76]	; (8009320 <rand+0x70>)
 80092d4:	e9c0 2300 	strd	r2, r3, [r0]
 80092d8:	4b12      	ldr	r3, [pc, #72]	; (8009324 <rand+0x74>)
 80092da:	6083      	str	r3, [r0, #8]
 80092dc:	230b      	movs	r3, #11
 80092de:	8183      	strh	r3, [r0, #12]
 80092e0:	2201      	movs	r2, #1
 80092e2:	2300      	movs	r3, #0
 80092e4:	e9c0 2304 	strd	r2, r3, [r0, #16]
 80092e8:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80092ea:	480f      	ldr	r0, [pc, #60]	; (8009328 <rand+0x78>)
 80092ec:	690a      	ldr	r2, [r1, #16]
 80092ee:	694b      	ldr	r3, [r1, #20]
 80092f0:	4c0e      	ldr	r4, [pc, #56]	; (800932c <rand+0x7c>)
 80092f2:	4350      	muls	r0, r2
 80092f4:	fb04 0003 	mla	r0, r4, r3, r0
 80092f8:	fba2 3404 	umull	r3, r4, r2, r4
 80092fc:	1c5a      	adds	r2, r3, #1
 80092fe:	4404      	add	r4, r0
 8009300:	f144 0000 	adc.w	r0, r4, #0
 8009304:	e9c1 2004 	strd	r2, r0, [r1, #16]
 8009308:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800930c:	bd10      	pop	{r4, pc}
 800930e:	bf00      	nop
 8009310:	200001f0 	.word	0x200001f0
 8009314:	0800a7d0 	.word	0x0800a7d0
 8009318:	0800a7e7 	.word	0x0800a7e7
 800931c:	abcd330e 	.word	0xabcd330e
 8009320:	e66d1234 	.word	0xe66d1234
 8009324:	0005deec 	.word	0x0005deec
 8009328:	5851f42d 	.word	0x5851f42d
 800932c:	4c957f2d 	.word	0x4c957f2d

08009330 <cleanup_glue>:
 8009330:	b538      	push	{r3, r4, r5, lr}
 8009332:	460c      	mov	r4, r1
 8009334:	6809      	ldr	r1, [r1, #0]
 8009336:	4605      	mov	r5, r0
 8009338:	b109      	cbz	r1, 800933e <cleanup_glue+0xe>
 800933a:	f7ff fff9 	bl	8009330 <cleanup_glue>
 800933e:	4621      	mov	r1, r4
 8009340:	4628      	mov	r0, r5
 8009342:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009346:	f000 ba37 	b.w	80097b8 <_free_r>
	...

0800934c <_reclaim_reent>:
 800934c:	4b2c      	ldr	r3, [pc, #176]	; (8009400 <_reclaim_reent+0xb4>)
 800934e:	681b      	ldr	r3, [r3, #0]
 8009350:	4283      	cmp	r3, r0
 8009352:	b570      	push	{r4, r5, r6, lr}
 8009354:	4604      	mov	r4, r0
 8009356:	d051      	beq.n	80093fc <_reclaim_reent+0xb0>
 8009358:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800935a:	b143      	cbz	r3, 800936e <_reclaim_reent+0x22>
 800935c:	68db      	ldr	r3, [r3, #12]
 800935e:	2b00      	cmp	r3, #0
 8009360:	d14a      	bne.n	80093f8 <_reclaim_reent+0xac>
 8009362:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009364:	6819      	ldr	r1, [r3, #0]
 8009366:	b111      	cbz	r1, 800936e <_reclaim_reent+0x22>
 8009368:	4620      	mov	r0, r4
 800936a:	f000 fa25 	bl	80097b8 <_free_r>
 800936e:	6961      	ldr	r1, [r4, #20]
 8009370:	b111      	cbz	r1, 8009378 <_reclaim_reent+0x2c>
 8009372:	4620      	mov	r0, r4
 8009374:	f000 fa20 	bl	80097b8 <_free_r>
 8009378:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800937a:	b111      	cbz	r1, 8009382 <_reclaim_reent+0x36>
 800937c:	4620      	mov	r0, r4
 800937e:	f000 fa1b 	bl	80097b8 <_free_r>
 8009382:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8009384:	b111      	cbz	r1, 800938c <_reclaim_reent+0x40>
 8009386:	4620      	mov	r0, r4
 8009388:	f000 fa16 	bl	80097b8 <_free_r>
 800938c:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800938e:	b111      	cbz	r1, 8009396 <_reclaim_reent+0x4a>
 8009390:	4620      	mov	r0, r4
 8009392:	f000 fa11 	bl	80097b8 <_free_r>
 8009396:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8009398:	b111      	cbz	r1, 80093a0 <_reclaim_reent+0x54>
 800939a:	4620      	mov	r0, r4
 800939c:	f000 fa0c 	bl	80097b8 <_free_r>
 80093a0:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 80093a2:	b111      	cbz	r1, 80093aa <_reclaim_reent+0x5e>
 80093a4:	4620      	mov	r0, r4
 80093a6:	f000 fa07 	bl	80097b8 <_free_r>
 80093aa:	6da1      	ldr	r1, [r4, #88]	; 0x58
 80093ac:	b111      	cbz	r1, 80093b4 <_reclaim_reent+0x68>
 80093ae:	4620      	mov	r0, r4
 80093b0:	f000 fa02 	bl	80097b8 <_free_r>
 80093b4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80093b6:	b111      	cbz	r1, 80093be <_reclaim_reent+0x72>
 80093b8:	4620      	mov	r0, r4
 80093ba:	f000 f9fd 	bl	80097b8 <_free_r>
 80093be:	69a3      	ldr	r3, [r4, #24]
 80093c0:	b1e3      	cbz	r3, 80093fc <_reclaim_reent+0xb0>
 80093c2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80093c4:	4620      	mov	r0, r4
 80093c6:	4798      	blx	r3
 80093c8:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80093ca:	b1b9      	cbz	r1, 80093fc <_reclaim_reent+0xb0>
 80093cc:	4620      	mov	r0, r4
 80093ce:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80093d2:	f7ff bfad 	b.w	8009330 <cleanup_glue>
 80093d6:	5949      	ldr	r1, [r1, r5]
 80093d8:	b941      	cbnz	r1, 80093ec <_reclaim_reent+0xa0>
 80093da:	3504      	adds	r5, #4
 80093dc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80093de:	2d80      	cmp	r5, #128	; 0x80
 80093e0:	68d9      	ldr	r1, [r3, #12]
 80093e2:	d1f8      	bne.n	80093d6 <_reclaim_reent+0x8a>
 80093e4:	4620      	mov	r0, r4
 80093e6:	f000 f9e7 	bl	80097b8 <_free_r>
 80093ea:	e7ba      	b.n	8009362 <_reclaim_reent+0x16>
 80093ec:	680e      	ldr	r6, [r1, #0]
 80093ee:	4620      	mov	r0, r4
 80093f0:	f000 f9e2 	bl	80097b8 <_free_r>
 80093f4:	4631      	mov	r1, r6
 80093f6:	e7ef      	b.n	80093d8 <_reclaim_reent+0x8c>
 80093f8:	2500      	movs	r5, #0
 80093fa:	e7ef      	b.n	80093dc <_reclaim_reent+0x90>
 80093fc:	bd70      	pop	{r4, r5, r6, pc}
 80093fe:	bf00      	nop
 8009400:	200001f0 	.word	0x200001f0

08009404 <_sbrk_r>:
 8009404:	b538      	push	{r3, r4, r5, lr}
 8009406:	4d06      	ldr	r5, [pc, #24]	; (8009420 <_sbrk_r+0x1c>)
 8009408:	2300      	movs	r3, #0
 800940a:	4604      	mov	r4, r0
 800940c:	4608      	mov	r0, r1
 800940e:	602b      	str	r3, [r5, #0]
 8009410:	f7f9 f8f6 	bl	8002600 <_sbrk>
 8009414:	1c43      	adds	r3, r0, #1
 8009416:	d102      	bne.n	800941e <_sbrk_r+0x1a>
 8009418:	682b      	ldr	r3, [r5, #0]
 800941a:	b103      	cbz	r3, 800941e <_sbrk_r+0x1a>
 800941c:	6023      	str	r3, [r4, #0]
 800941e:	bd38      	pop	{r3, r4, r5, pc}
 8009420:	20005150 	.word	0x20005150

08009424 <siprintf>:
 8009424:	b40e      	push	{r1, r2, r3}
 8009426:	b500      	push	{lr}
 8009428:	b09c      	sub	sp, #112	; 0x70
 800942a:	ab1d      	add	r3, sp, #116	; 0x74
 800942c:	9002      	str	r0, [sp, #8]
 800942e:	9006      	str	r0, [sp, #24]
 8009430:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009434:	4809      	ldr	r0, [pc, #36]	; (800945c <siprintf+0x38>)
 8009436:	9107      	str	r1, [sp, #28]
 8009438:	9104      	str	r1, [sp, #16]
 800943a:	4909      	ldr	r1, [pc, #36]	; (8009460 <siprintf+0x3c>)
 800943c:	f853 2b04 	ldr.w	r2, [r3], #4
 8009440:	9105      	str	r1, [sp, #20]
 8009442:	6800      	ldr	r0, [r0, #0]
 8009444:	9301      	str	r3, [sp, #4]
 8009446:	a902      	add	r1, sp, #8
 8009448:	f000 fa62 	bl	8009910 <_svfiprintf_r>
 800944c:	9b02      	ldr	r3, [sp, #8]
 800944e:	2200      	movs	r2, #0
 8009450:	701a      	strb	r2, [r3, #0]
 8009452:	b01c      	add	sp, #112	; 0x70
 8009454:	f85d eb04 	ldr.w	lr, [sp], #4
 8009458:	b003      	add	sp, #12
 800945a:	4770      	bx	lr
 800945c:	200001f0 	.word	0x200001f0
 8009460:	ffff0208 	.word	0xffff0208

08009464 <__sread>:
 8009464:	b510      	push	{r4, lr}
 8009466:	460c      	mov	r4, r1
 8009468:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800946c:	f000 fe3e 	bl	800a0ec <_read_r>
 8009470:	2800      	cmp	r0, #0
 8009472:	bfab      	itete	ge
 8009474:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009476:	89a3      	ldrhlt	r3, [r4, #12]
 8009478:	181b      	addge	r3, r3, r0
 800947a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800947e:	bfac      	ite	ge
 8009480:	6563      	strge	r3, [r4, #84]	; 0x54
 8009482:	81a3      	strhlt	r3, [r4, #12]
 8009484:	bd10      	pop	{r4, pc}

08009486 <__swrite>:
 8009486:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800948a:	461f      	mov	r7, r3
 800948c:	898b      	ldrh	r3, [r1, #12]
 800948e:	05db      	lsls	r3, r3, #23
 8009490:	4605      	mov	r5, r0
 8009492:	460c      	mov	r4, r1
 8009494:	4616      	mov	r6, r2
 8009496:	d505      	bpl.n	80094a4 <__swrite+0x1e>
 8009498:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800949c:	2302      	movs	r3, #2
 800949e:	2200      	movs	r2, #0
 80094a0:	f000 f964 	bl	800976c <_lseek_r>
 80094a4:	89a3      	ldrh	r3, [r4, #12]
 80094a6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80094aa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80094ae:	81a3      	strh	r3, [r4, #12]
 80094b0:	4632      	mov	r2, r6
 80094b2:	463b      	mov	r3, r7
 80094b4:	4628      	mov	r0, r5
 80094b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80094ba:	f000 b831 	b.w	8009520 <_write_r>

080094be <__sseek>:
 80094be:	b510      	push	{r4, lr}
 80094c0:	460c      	mov	r4, r1
 80094c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80094c6:	f000 f951 	bl	800976c <_lseek_r>
 80094ca:	1c43      	adds	r3, r0, #1
 80094cc:	89a3      	ldrh	r3, [r4, #12]
 80094ce:	bf15      	itete	ne
 80094d0:	6560      	strne	r0, [r4, #84]	; 0x54
 80094d2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80094d6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80094da:	81a3      	strheq	r3, [r4, #12]
 80094dc:	bf18      	it	ne
 80094de:	81a3      	strhne	r3, [r4, #12]
 80094e0:	bd10      	pop	{r4, pc}

080094e2 <__sclose>:
 80094e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80094e6:	f000 b84b 	b.w	8009580 <_close_r>
	...

080094ec <time>:
 80094ec:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80094ee:	4b0b      	ldr	r3, [pc, #44]	; (800951c <time+0x30>)
 80094f0:	2200      	movs	r2, #0
 80094f2:	4669      	mov	r1, sp
 80094f4:	4604      	mov	r4, r0
 80094f6:	6818      	ldr	r0, [r3, #0]
 80094f8:	f000 f926 	bl	8009748 <_gettimeofday_r>
 80094fc:	2800      	cmp	r0, #0
 80094fe:	bfbe      	ittt	lt
 8009500:	f04f 32ff 	movlt.w	r2, #4294967295
 8009504:	f04f 33ff 	movlt.w	r3, #4294967295
 8009508:	e9cd 2300 	strdlt	r2, r3, [sp]
 800950c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009510:	b10c      	cbz	r4, 8009516 <time+0x2a>
 8009512:	e9c4 0100 	strd	r0, r1, [r4]
 8009516:	b004      	add	sp, #16
 8009518:	bd10      	pop	{r4, pc}
 800951a:	bf00      	nop
 800951c:	200001f0 	.word	0x200001f0

08009520 <_write_r>:
 8009520:	b538      	push	{r3, r4, r5, lr}
 8009522:	4d07      	ldr	r5, [pc, #28]	; (8009540 <_write_r+0x20>)
 8009524:	4604      	mov	r4, r0
 8009526:	4608      	mov	r0, r1
 8009528:	4611      	mov	r1, r2
 800952a:	2200      	movs	r2, #0
 800952c:	602a      	str	r2, [r5, #0]
 800952e:	461a      	mov	r2, r3
 8009530:	f7f9 f815 	bl	800255e <_write>
 8009534:	1c43      	adds	r3, r0, #1
 8009536:	d102      	bne.n	800953e <_write_r+0x1e>
 8009538:	682b      	ldr	r3, [r5, #0]
 800953a:	b103      	cbz	r3, 800953e <_write_r+0x1e>
 800953c:	6023      	str	r3, [r4, #0]
 800953e:	bd38      	pop	{r3, r4, r5, pc}
 8009540:	20005150 	.word	0x20005150

08009544 <__assert_func>:
 8009544:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009546:	4614      	mov	r4, r2
 8009548:	461a      	mov	r2, r3
 800954a:	4b09      	ldr	r3, [pc, #36]	; (8009570 <__assert_func+0x2c>)
 800954c:	681b      	ldr	r3, [r3, #0]
 800954e:	4605      	mov	r5, r0
 8009550:	68d8      	ldr	r0, [r3, #12]
 8009552:	b14c      	cbz	r4, 8009568 <__assert_func+0x24>
 8009554:	4b07      	ldr	r3, [pc, #28]	; (8009574 <__assert_func+0x30>)
 8009556:	9100      	str	r1, [sp, #0]
 8009558:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800955c:	4906      	ldr	r1, [pc, #24]	; (8009578 <__assert_func+0x34>)
 800955e:	462b      	mov	r3, r5
 8009560:	f000 f8e0 	bl	8009724 <fiprintf>
 8009564:	f000 fe94 	bl	800a290 <abort>
 8009568:	4b04      	ldr	r3, [pc, #16]	; (800957c <__assert_func+0x38>)
 800956a:	461c      	mov	r4, r3
 800956c:	e7f3      	b.n	8009556 <__assert_func+0x12>
 800956e:	bf00      	nop
 8009570:	200001f0 	.word	0x200001f0
 8009574:	0800a846 	.word	0x0800a846
 8009578:	0800a853 	.word	0x0800a853
 800957c:	0800a881 	.word	0x0800a881

08009580 <_close_r>:
 8009580:	b538      	push	{r3, r4, r5, lr}
 8009582:	4d06      	ldr	r5, [pc, #24]	; (800959c <_close_r+0x1c>)
 8009584:	2300      	movs	r3, #0
 8009586:	4604      	mov	r4, r0
 8009588:	4608      	mov	r0, r1
 800958a:	602b      	str	r3, [r5, #0]
 800958c:	f7f9 f803 	bl	8002596 <_close>
 8009590:	1c43      	adds	r3, r0, #1
 8009592:	d102      	bne.n	800959a <_close_r+0x1a>
 8009594:	682b      	ldr	r3, [r5, #0]
 8009596:	b103      	cbz	r3, 800959a <_close_r+0x1a>
 8009598:	6023      	str	r3, [r4, #0]
 800959a:	bd38      	pop	{r3, r4, r5, pc}
 800959c:	20005150 	.word	0x20005150

080095a0 <__sflush_r>:
 80095a0:	898a      	ldrh	r2, [r1, #12]
 80095a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80095a6:	4605      	mov	r5, r0
 80095a8:	0710      	lsls	r0, r2, #28
 80095aa:	460c      	mov	r4, r1
 80095ac:	d458      	bmi.n	8009660 <__sflush_r+0xc0>
 80095ae:	684b      	ldr	r3, [r1, #4]
 80095b0:	2b00      	cmp	r3, #0
 80095b2:	dc05      	bgt.n	80095c0 <__sflush_r+0x20>
 80095b4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80095b6:	2b00      	cmp	r3, #0
 80095b8:	dc02      	bgt.n	80095c0 <__sflush_r+0x20>
 80095ba:	2000      	movs	r0, #0
 80095bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80095c0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80095c2:	2e00      	cmp	r6, #0
 80095c4:	d0f9      	beq.n	80095ba <__sflush_r+0x1a>
 80095c6:	2300      	movs	r3, #0
 80095c8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80095cc:	682f      	ldr	r7, [r5, #0]
 80095ce:	602b      	str	r3, [r5, #0]
 80095d0:	d032      	beq.n	8009638 <__sflush_r+0x98>
 80095d2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80095d4:	89a3      	ldrh	r3, [r4, #12]
 80095d6:	075a      	lsls	r2, r3, #29
 80095d8:	d505      	bpl.n	80095e6 <__sflush_r+0x46>
 80095da:	6863      	ldr	r3, [r4, #4]
 80095dc:	1ac0      	subs	r0, r0, r3
 80095de:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80095e0:	b10b      	cbz	r3, 80095e6 <__sflush_r+0x46>
 80095e2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80095e4:	1ac0      	subs	r0, r0, r3
 80095e6:	2300      	movs	r3, #0
 80095e8:	4602      	mov	r2, r0
 80095ea:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80095ec:	6a21      	ldr	r1, [r4, #32]
 80095ee:	4628      	mov	r0, r5
 80095f0:	47b0      	blx	r6
 80095f2:	1c43      	adds	r3, r0, #1
 80095f4:	89a3      	ldrh	r3, [r4, #12]
 80095f6:	d106      	bne.n	8009606 <__sflush_r+0x66>
 80095f8:	6829      	ldr	r1, [r5, #0]
 80095fa:	291d      	cmp	r1, #29
 80095fc:	d82c      	bhi.n	8009658 <__sflush_r+0xb8>
 80095fe:	4a2a      	ldr	r2, [pc, #168]	; (80096a8 <__sflush_r+0x108>)
 8009600:	40ca      	lsrs	r2, r1
 8009602:	07d6      	lsls	r6, r2, #31
 8009604:	d528      	bpl.n	8009658 <__sflush_r+0xb8>
 8009606:	2200      	movs	r2, #0
 8009608:	6062      	str	r2, [r4, #4]
 800960a:	04d9      	lsls	r1, r3, #19
 800960c:	6922      	ldr	r2, [r4, #16]
 800960e:	6022      	str	r2, [r4, #0]
 8009610:	d504      	bpl.n	800961c <__sflush_r+0x7c>
 8009612:	1c42      	adds	r2, r0, #1
 8009614:	d101      	bne.n	800961a <__sflush_r+0x7a>
 8009616:	682b      	ldr	r3, [r5, #0]
 8009618:	b903      	cbnz	r3, 800961c <__sflush_r+0x7c>
 800961a:	6560      	str	r0, [r4, #84]	; 0x54
 800961c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800961e:	602f      	str	r7, [r5, #0]
 8009620:	2900      	cmp	r1, #0
 8009622:	d0ca      	beq.n	80095ba <__sflush_r+0x1a>
 8009624:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009628:	4299      	cmp	r1, r3
 800962a:	d002      	beq.n	8009632 <__sflush_r+0x92>
 800962c:	4628      	mov	r0, r5
 800962e:	f000 f8c3 	bl	80097b8 <_free_r>
 8009632:	2000      	movs	r0, #0
 8009634:	6360      	str	r0, [r4, #52]	; 0x34
 8009636:	e7c1      	b.n	80095bc <__sflush_r+0x1c>
 8009638:	6a21      	ldr	r1, [r4, #32]
 800963a:	2301      	movs	r3, #1
 800963c:	4628      	mov	r0, r5
 800963e:	47b0      	blx	r6
 8009640:	1c41      	adds	r1, r0, #1
 8009642:	d1c7      	bne.n	80095d4 <__sflush_r+0x34>
 8009644:	682b      	ldr	r3, [r5, #0]
 8009646:	2b00      	cmp	r3, #0
 8009648:	d0c4      	beq.n	80095d4 <__sflush_r+0x34>
 800964a:	2b1d      	cmp	r3, #29
 800964c:	d001      	beq.n	8009652 <__sflush_r+0xb2>
 800964e:	2b16      	cmp	r3, #22
 8009650:	d101      	bne.n	8009656 <__sflush_r+0xb6>
 8009652:	602f      	str	r7, [r5, #0]
 8009654:	e7b1      	b.n	80095ba <__sflush_r+0x1a>
 8009656:	89a3      	ldrh	r3, [r4, #12]
 8009658:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800965c:	81a3      	strh	r3, [r4, #12]
 800965e:	e7ad      	b.n	80095bc <__sflush_r+0x1c>
 8009660:	690f      	ldr	r7, [r1, #16]
 8009662:	2f00      	cmp	r7, #0
 8009664:	d0a9      	beq.n	80095ba <__sflush_r+0x1a>
 8009666:	0793      	lsls	r3, r2, #30
 8009668:	680e      	ldr	r6, [r1, #0]
 800966a:	bf08      	it	eq
 800966c:	694b      	ldreq	r3, [r1, #20]
 800966e:	600f      	str	r7, [r1, #0]
 8009670:	bf18      	it	ne
 8009672:	2300      	movne	r3, #0
 8009674:	eba6 0807 	sub.w	r8, r6, r7
 8009678:	608b      	str	r3, [r1, #8]
 800967a:	f1b8 0f00 	cmp.w	r8, #0
 800967e:	dd9c      	ble.n	80095ba <__sflush_r+0x1a>
 8009680:	6a21      	ldr	r1, [r4, #32]
 8009682:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009684:	4643      	mov	r3, r8
 8009686:	463a      	mov	r2, r7
 8009688:	4628      	mov	r0, r5
 800968a:	47b0      	blx	r6
 800968c:	2800      	cmp	r0, #0
 800968e:	dc06      	bgt.n	800969e <__sflush_r+0xfe>
 8009690:	89a3      	ldrh	r3, [r4, #12]
 8009692:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009696:	81a3      	strh	r3, [r4, #12]
 8009698:	f04f 30ff 	mov.w	r0, #4294967295
 800969c:	e78e      	b.n	80095bc <__sflush_r+0x1c>
 800969e:	4407      	add	r7, r0
 80096a0:	eba8 0800 	sub.w	r8, r8, r0
 80096a4:	e7e9      	b.n	800967a <__sflush_r+0xda>
 80096a6:	bf00      	nop
 80096a8:	20400001 	.word	0x20400001

080096ac <_fflush_r>:
 80096ac:	b538      	push	{r3, r4, r5, lr}
 80096ae:	690b      	ldr	r3, [r1, #16]
 80096b0:	4605      	mov	r5, r0
 80096b2:	460c      	mov	r4, r1
 80096b4:	b913      	cbnz	r3, 80096bc <_fflush_r+0x10>
 80096b6:	2500      	movs	r5, #0
 80096b8:	4628      	mov	r0, r5
 80096ba:	bd38      	pop	{r3, r4, r5, pc}
 80096bc:	b118      	cbz	r0, 80096c6 <_fflush_r+0x1a>
 80096be:	6983      	ldr	r3, [r0, #24]
 80096c0:	b90b      	cbnz	r3, 80096c6 <_fflush_r+0x1a>
 80096c2:	f7ff fc91 	bl	8008fe8 <__sinit>
 80096c6:	4b14      	ldr	r3, [pc, #80]	; (8009718 <_fflush_r+0x6c>)
 80096c8:	429c      	cmp	r4, r3
 80096ca:	d11b      	bne.n	8009704 <_fflush_r+0x58>
 80096cc:	686c      	ldr	r4, [r5, #4]
 80096ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80096d2:	2b00      	cmp	r3, #0
 80096d4:	d0ef      	beq.n	80096b6 <_fflush_r+0xa>
 80096d6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80096d8:	07d0      	lsls	r0, r2, #31
 80096da:	d404      	bmi.n	80096e6 <_fflush_r+0x3a>
 80096dc:	0599      	lsls	r1, r3, #22
 80096de:	d402      	bmi.n	80096e6 <_fflush_r+0x3a>
 80096e0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80096e2:	f7ff fd44 	bl	800916e <__retarget_lock_acquire_recursive>
 80096e6:	4628      	mov	r0, r5
 80096e8:	4621      	mov	r1, r4
 80096ea:	f7ff ff59 	bl	80095a0 <__sflush_r>
 80096ee:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80096f0:	07da      	lsls	r2, r3, #31
 80096f2:	4605      	mov	r5, r0
 80096f4:	d4e0      	bmi.n	80096b8 <_fflush_r+0xc>
 80096f6:	89a3      	ldrh	r3, [r4, #12]
 80096f8:	059b      	lsls	r3, r3, #22
 80096fa:	d4dd      	bmi.n	80096b8 <_fflush_r+0xc>
 80096fc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80096fe:	f7ff fd37 	bl	8009170 <__retarget_lock_release_recursive>
 8009702:	e7d9      	b.n	80096b8 <_fflush_r+0xc>
 8009704:	4b05      	ldr	r3, [pc, #20]	; (800971c <_fflush_r+0x70>)
 8009706:	429c      	cmp	r4, r3
 8009708:	d101      	bne.n	800970e <_fflush_r+0x62>
 800970a:	68ac      	ldr	r4, [r5, #8]
 800970c:	e7df      	b.n	80096ce <_fflush_r+0x22>
 800970e:	4b04      	ldr	r3, [pc, #16]	; (8009720 <_fflush_r+0x74>)
 8009710:	429c      	cmp	r4, r3
 8009712:	bf08      	it	eq
 8009714:	68ec      	ldreq	r4, [r5, #12]
 8009716:	e7da      	b.n	80096ce <_fflush_r+0x22>
 8009718:	0800a78c 	.word	0x0800a78c
 800971c:	0800a7ac 	.word	0x0800a7ac
 8009720:	0800a76c 	.word	0x0800a76c

08009724 <fiprintf>:
 8009724:	b40e      	push	{r1, r2, r3}
 8009726:	b503      	push	{r0, r1, lr}
 8009728:	4601      	mov	r1, r0
 800972a:	ab03      	add	r3, sp, #12
 800972c:	4805      	ldr	r0, [pc, #20]	; (8009744 <fiprintf+0x20>)
 800972e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009732:	6800      	ldr	r0, [r0, #0]
 8009734:	9301      	str	r3, [sp, #4]
 8009736:	f000 fa15 	bl	8009b64 <_vfiprintf_r>
 800973a:	b002      	add	sp, #8
 800973c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009740:	b003      	add	sp, #12
 8009742:	4770      	bx	lr
 8009744:	200001f0 	.word	0x200001f0

08009748 <_gettimeofday_r>:
 8009748:	b538      	push	{r3, r4, r5, lr}
 800974a:	4d07      	ldr	r5, [pc, #28]	; (8009768 <_gettimeofday_r+0x20>)
 800974c:	2300      	movs	r3, #0
 800974e:	4604      	mov	r4, r0
 8009750:	4608      	mov	r0, r1
 8009752:	4611      	mov	r1, r2
 8009754:	602b      	str	r3, [r5, #0]
 8009756:	f000 feb5 	bl	800a4c4 <_gettimeofday>
 800975a:	1c43      	adds	r3, r0, #1
 800975c:	d102      	bne.n	8009764 <_gettimeofday_r+0x1c>
 800975e:	682b      	ldr	r3, [r5, #0]
 8009760:	b103      	cbz	r3, 8009764 <_gettimeofday_r+0x1c>
 8009762:	6023      	str	r3, [r4, #0]
 8009764:	bd38      	pop	{r3, r4, r5, pc}
 8009766:	bf00      	nop
 8009768:	20005150 	.word	0x20005150

0800976c <_lseek_r>:
 800976c:	b538      	push	{r3, r4, r5, lr}
 800976e:	4d07      	ldr	r5, [pc, #28]	; (800978c <_lseek_r+0x20>)
 8009770:	4604      	mov	r4, r0
 8009772:	4608      	mov	r0, r1
 8009774:	4611      	mov	r1, r2
 8009776:	2200      	movs	r2, #0
 8009778:	602a      	str	r2, [r5, #0]
 800977a:	461a      	mov	r2, r3
 800977c:	f7f8 ff32 	bl	80025e4 <_lseek>
 8009780:	1c43      	adds	r3, r0, #1
 8009782:	d102      	bne.n	800978a <_lseek_r+0x1e>
 8009784:	682b      	ldr	r3, [r5, #0]
 8009786:	b103      	cbz	r3, 800978a <_lseek_r+0x1e>
 8009788:	6023      	str	r3, [r4, #0]
 800978a:	bd38      	pop	{r3, r4, r5, pc}
 800978c:	20005150 	.word	0x20005150

08009790 <malloc>:
 8009790:	4b02      	ldr	r3, [pc, #8]	; (800979c <malloc+0xc>)
 8009792:	4601      	mov	r1, r0
 8009794:	6818      	ldr	r0, [r3, #0]
 8009796:	f7ff bd03 	b.w	80091a0 <_malloc_r>
 800979a:	bf00      	nop
 800979c:	200001f0 	.word	0x200001f0

080097a0 <__malloc_lock>:
 80097a0:	4801      	ldr	r0, [pc, #4]	; (80097a8 <__malloc_lock+0x8>)
 80097a2:	f7ff bce4 	b.w	800916e <__retarget_lock_acquire_recursive>
 80097a6:	bf00      	nop
 80097a8:	20005148 	.word	0x20005148

080097ac <__malloc_unlock>:
 80097ac:	4801      	ldr	r0, [pc, #4]	; (80097b4 <__malloc_unlock+0x8>)
 80097ae:	f7ff bcdf 	b.w	8009170 <__retarget_lock_release_recursive>
 80097b2:	bf00      	nop
 80097b4:	20005148 	.word	0x20005148

080097b8 <_free_r>:
 80097b8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80097ba:	2900      	cmp	r1, #0
 80097bc:	d048      	beq.n	8009850 <_free_r+0x98>
 80097be:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80097c2:	9001      	str	r0, [sp, #4]
 80097c4:	2b00      	cmp	r3, #0
 80097c6:	f1a1 0404 	sub.w	r4, r1, #4
 80097ca:	bfb8      	it	lt
 80097cc:	18e4      	addlt	r4, r4, r3
 80097ce:	f7ff ffe7 	bl	80097a0 <__malloc_lock>
 80097d2:	4a20      	ldr	r2, [pc, #128]	; (8009854 <_free_r+0x9c>)
 80097d4:	9801      	ldr	r0, [sp, #4]
 80097d6:	6813      	ldr	r3, [r2, #0]
 80097d8:	4615      	mov	r5, r2
 80097da:	b933      	cbnz	r3, 80097ea <_free_r+0x32>
 80097dc:	6063      	str	r3, [r4, #4]
 80097de:	6014      	str	r4, [r2, #0]
 80097e0:	b003      	add	sp, #12
 80097e2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80097e6:	f7ff bfe1 	b.w	80097ac <__malloc_unlock>
 80097ea:	42a3      	cmp	r3, r4
 80097ec:	d90b      	bls.n	8009806 <_free_r+0x4e>
 80097ee:	6821      	ldr	r1, [r4, #0]
 80097f0:	1862      	adds	r2, r4, r1
 80097f2:	4293      	cmp	r3, r2
 80097f4:	bf04      	itt	eq
 80097f6:	681a      	ldreq	r2, [r3, #0]
 80097f8:	685b      	ldreq	r3, [r3, #4]
 80097fa:	6063      	str	r3, [r4, #4]
 80097fc:	bf04      	itt	eq
 80097fe:	1852      	addeq	r2, r2, r1
 8009800:	6022      	streq	r2, [r4, #0]
 8009802:	602c      	str	r4, [r5, #0]
 8009804:	e7ec      	b.n	80097e0 <_free_r+0x28>
 8009806:	461a      	mov	r2, r3
 8009808:	685b      	ldr	r3, [r3, #4]
 800980a:	b10b      	cbz	r3, 8009810 <_free_r+0x58>
 800980c:	42a3      	cmp	r3, r4
 800980e:	d9fa      	bls.n	8009806 <_free_r+0x4e>
 8009810:	6811      	ldr	r1, [r2, #0]
 8009812:	1855      	adds	r5, r2, r1
 8009814:	42a5      	cmp	r5, r4
 8009816:	d10b      	bne.n	8009830 <_free_r+0x78>
 8009818:	6824      	ldr	r4, [r4, #0]
 800981a:	4421      	add	r1, r4
 800981c:	1854      	adds	r4, r2, r1
 800981e:	42a3      	cmp	r3, r4
 8009820:	6011      	str	r1, [r2, #0]
 8009822:	d1dd      	bne.n	80097e0 <_free_r+0x28>
 8009824:	681c      	ldr	r4, [r3, #0]
 8009826:	685b      	ldr	r3, [r3, #4]
 8009828:	6053      	str	r3, [r2, #4]
 800982a:	4421      	add	r1, r4
 800982c:	6011      	str	r1, [r2, #0]
 800982e:	e7d7      	b.n	80097e0 <_free_r+0x28>
 8009830:	d902      	bls.n	8009838 <_free_r+0x80>
 8009832:	230c      	movs	r3, #12
 8009834:	6003      	str	r3, [r0, #0]
 8009836:	e7d3      	b.n	80097e0 <_free_r+0x28>
 8009838:	6825      	ldr	r5, [r4, #0]
 800983a:	1961      	adds	r1, r4, r5
 800983c:	428b      	cmp	r3, r1
 800983e:	bf04      	itt	eq
 8009840:	6819      	ldreq	r1, [r3, #0]
 8009842:	685b      	ldreq	r3, [r3, #4]
 8009844:	6063      	str	r3, [r4, #4]
 8009846:	bf04      	itt	eq
 8009848:	1949      	addeq	r1, r1, r5
 800984a:	6021      	streq	r1, [r4, #0]
 800984c:	6054      	str	r4, [r2, #4]
 800984e:	e7c7      	b.n	80097e0 <_free_r+0x28>
 8009850:	b003      	add	sp, #12
 8009852:	bd30      	pop	{r4, r5, pc}
 8009854:	20004c48 	.word	0x20004c48

08009858 <__ssputs_r>:
 8009858:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800985c:	688e      	ldr	r6, [r1, #8]
 800985e:	429e      	cmp	r6, r3
 8009860:	4682      	mov	sl, r0
 8009862:	460c      	mov	r4, r1
 8009864:	4690      	mov	r8, r2
 8009866:	461f      	mov	r7, r3
 8009868:	d838      	bhi.n	80098dc <__ssputs_r+0x84>
 800986a:	898a      	ldrh	r2, [r1, #12]
 800986c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009870:	d032      	beq.n	80098d8 <__ssputs_r+0x80>
 8009872:	6825      	ldr	r5, [r4, #0]
 8009874:	6909      	ldr	r1, [r1, #16]
 8009876:	eba5 0901 	sub.w	r9, r5, r1
 800987a:	6965      	ldr	r5, [r4, #20]
 800987c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009880:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009884:	3301      	adds	r3, #1
 8009886:	444b      	add	r3, r9
 8009888:	106d      	asrs	r5, r5, #1
 800988a:	429d      	cmp	r5, r3
 800988c:	bf38      	it	cc
 800988e:	461d      	movcc	r5, r3
 8009890:	0553      	lsls	r3, r2, #21
 8009892:	d531      	bpl.n	80098f8 <__ssputs_r+0xa0>
 8009894:	4629      	mov	r1, r5
 8009896:	f7ff fc83 	bl	80091a0 <_malloc_r>
 800989a:	4606      	mov	r6, r0
 800989c:	b950      	cbnz	r0, 80098b4 <__ssputs_r+0x5c>
 800989e:	230c      	movs	r3, #12
 80098a0:	f8ca 3000 	str.w	r3, [sl]
 80098a4:	89a3      	ldrh	r3, [r4, #12]
 80098a6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80098aa:	81a3      	strh	r3, [r4, #12]
 80098ac:	f04f 30ff 	mov.w	r0, #4294967295
 80098b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80098b4:	6921      	ldr	r1, [r4, #16]
 80098b6:	464a      	mov	r2, r9
 80098b8:	f7ff fc5b 	bl	8009172 <memcpy>
 80098bc:	89a3      	ldrh	r3, [r4, #12]
 80098be:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80098c2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80098c6:	81a3      	strh	r3, [r4, #12]
 80098c8:	6126      	str	r6, [r4, #16]
 80098ca:	6165      	str	r5, [r4, #20]
 80098cc:	444e      	add	r6, r9
 80098ce:	eba5 0509 	sub.w	r5, r5, r9
 80098d2:	6026      	str	r6, [r4, #0]
 80098d4:	60a5      	str	r5, [r4, #8]
 80098d6:	463e      	mov	r6, r7
 80098d8:	42be      	cmp	r6, r7
 80098da:	d900      	bls.n	80098de <__ssputs_r+0x86>
 80098dc:	463e      	mov	r6, r7
 80098de:	4632      	mov	r2, r6
 80098e0:	6820      	ldr	r0, [r4, #0]
 80098e2:	4641      	mov	r1, r8
 80098e4:	f000 fd40 	bl	800a368 <memmove>
 80098e8:	68a3      	ldr	r3, [r4, #8]
 80098ea:	6822      	ldr	r2, [r4, #0]
 80098ec:	1b9b      	subs	r3, r3, r6
 80098ee:	4432      	add	r2, r6
 80098f0:	60a3      	str	r3, [r4, #8]
 80098f2:	6022      	str	r2, [r4, #0]
 80098f4:	2000      	movs	r0, #0
 80098f6:	e7db      	b.n	80098b0 <__ssputs_r+0x58>
 80098f8:	462a      	mov	r2, r5
 80098fa:	f000 fd4f 	bl	800a39c <_realloc_r>
 80098fe:	4606      	mov	r6, r0
 8009900:	2800      	cmp	r0, #0
 8009902:	d1e1      	bne.n	80098c8 <__ssputs_r+0x70>
 8009904:	6921      	ldr	r1, [r4, #16]
 8009906:	4650      	mov	r0, sl
 8009908:	f7ff ff56 	bl	80097b8 <_free_r>
 800990c:	e7c7      	b.n	800989e <__ssputs_r+0x46>
	...

08009910 <_svfiprintf_r>:
 8009910:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009914:	4698      	mov	r8, r3
 8009916:	898b      	ldrh	r3, [r1, #12]
 8009918:	061b      	lsls	r3, r3, #24
 800991a:	b09d      	sub	sp, #116	; 0x74
 800991c:	4607      	mov	r7, r0
 800991e:	460d      	mov	r5, r1
 8009920:	4614      	mov	r4, r2
 8009922:	d50e      	bpl.n	8009942 <_svfiprintf_r+0x32>
 8009924:	690b      	ldr	r3, [r1, #16]
 8009926:	b963      	cbnz	r3, 8009942 <_svfiprintf_r+0x32>
 8009928:	2140      	movs	r1, #64	; 0x40
 800992a:	f7ff fc39 	bl	80091a0 <_malloc_r>
 800992e:	6028      	str	r0, [r5, #0]
 8009930:	6128      	str	r0, [r5, #16]
 8009932:	b920      	cbnz	r0, 800993e <_svfiprintf_r+0x2e>
 8009934:	230c      	movs	r3, #12
 8009936:	603b      	str	r3, [r7, #0]
 8009938:	f04f 30ff 	mov.w	r0, #4294967295
 800993c:	e0d1      	b.n	8009ae2 <_svfiprintf_r+0x1d2>
 800993e:	2340      	movs	r3, #64	; 0x40
 8009940:	616b      	str	r3, [r5, #20]
 8009942:	2300      	movs	r3, #0
 8009944:	9309      	str	r3, [sp, #36]	; 0x24
 8009946:	2320      	movs	r3, #32
 8009948:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800994c:	f8cd 800c 	str.w	r8, [sp, #12]
 8009950:	2330      	movs	r3, #48	; 0x30
 8009952:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8009afc <_svfiprintf_r+0x1ec>
 8009956:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800995a:	f04f 0901 	mov.w	r9, #1
 800995e:	4623      	mov	r3, r4
 8009960:	469a      	mov	sl, r3
 8009962:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009966:	b10a      	cbz	r2, 800996c <_svfiprintf_r+0x5c>
 8009968:	2a25      	cmp	r2, #37	; 0x25
 800996a:	d1f9      	bne.n	8009960 <_svfiprintf_r+0x50>
 800996c:	ebba 0b04 	subs.w	fp, sl, r4
 8009970:	d00b      	beq.n	800998a <_svfiprintf_r+0x7a>
 8009972:	465b      	mov	r3, fp
 8009974:	4622      	mov	r2, r4
 8009976:	4629      	mov	r1, r5
 8009978:	4638      	mov	r0, r7
 800997a:	f7ff ff6d 	bl	8009858 <__ssputs_r>
 800997e:	3001      	adds	r0, #1
 8009980:	f000 80aa 	beq.w	8009ad8 <_svfiprintf_r+0x1c8>
 8009984:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009986:	445a      	add	r2, fp
 8009988:	9209      	str	r2, [sp, #36]	; 0x24
 800998a:	f89a 3000 	ldrb.w	r3, [sl]
 800998e:	2b00      	cmp	r3, #0
 8009990:	f000 80a2 	beq.w	8009ad8 <_svfiprintf_r+0x1c8>
 8009994:	2300      	movs	r3, #0
 8009996:	f04f 32ff 	mov.w	r2, #4294967295
 800999a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800999e:	f10a 0a01 	add.w	sl, sl, #1
 80099a2:	9304      	str	r3, [sp, #16]
 80099a4:	9307      	str	r3, [sp, #28]
 80099a6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80099aa:	931a      	str	r3, [sp, #104]	; 0x68
 80099ac:	4654      	mov	r4, sl
 80099ae:	2205      	movs	r2, #5
 80099b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80099b4:	4851      	ldr	r0, [pc, #324]	; (8009afc <_svfiprintf_r+0x1ec>)
 80099b6:	f7f6 fc13 	bl	80001e0 <memchr>
 80099ba:	9a04      	ldr	r2, [sp, #16]
 80099bc:	b9d8      	cbnz	r0, 80099f6 <_svfiprintf_r+0xe6>
 80099be:	06d0      	lsls	r0, r2, #27
 80099c0:	bf44      	itt	mi
 80099c2:	2320      	movmi	r3, #32
 80099c4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80099c8:	0711      	lsls	r1, r2, #28
 80099ca:	bf44      	itt	mi
 80099cc:	232b      	movmi	r3, #43	; 0x2b
 80099ce:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80099d2:	f89a 3000 	ldrb.w	r3, [sl]
 80099d6:	2b2a      	cmp	r3, #42	; 0x2a
 80099d8:	d015      	beq.n	8009a06 <_svfiprintf_r+0xf6>
 80099da:	9a07      	ldr	r2, [sp, #28]
 80099dc:	4654      	mov	r4, sl
 80099de:	2000      	movs	r0, #0
 80099e0:	f04f 0c0a 	mov.w	ip, #10
 80099e4:	4621      	mov	r1, r4
 80099e6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80099ea:	3b30      	subs	r3, #48	; 0x30
 80099ec:	2b09      	cmp	r3, #9
 80099ee:	d94e      	bls.n	8009a8e <_svfiprintf_r+0x17e>
 80099f0:	b1b0      	cbz	r0, 8009a20 <_svfiprintf_r+0x110>
 80099f2:	9207      	str	r2, [sp, #28]
 80099f4:	e014      	b.n	8009a20 <_svfiprintf_r+0x110>
 80099f6:	eba0 0308 	sub.w	r3, r0, r8
 80099fa:	fa09 f303 	lsl.w	r3, r9, r3
 80099fe:	4313      	orrs	r3, r2
 8009a00:	9304      	str	r3, [sp, #16]
 8009a02:	46a2      	mov	sl, r4
 8009a04:	e7d2      	b.n	80099ac <_svfiprintf_r+0x9c>
 8009a06:	9b03      	ldr	r3, [sp, #12]
 8009a08:	1d19      	adds	r1, r3, #4
 8009a0a:	681b      	ldr	r3, [r3, #0]
 8009a0c:	9103      	str	r1, [sp, #12]
 8009a0e:	2b00      	cmp	r3, #0
 8009a10:	bfbb      	ittet	lt
 8009a12:	425b      	neglt	r3, r3
 8009a14:	f042 0202 	orrlt.w	r2, r2, #2
 8009a18:	9307      	strge	r3, [sp, #28]
 8009a1a:	9307      	strlt	r3, [sp, #28]
 8009a1c:	bfb8      	it	lt
 8009a1e:	9204      	strlt	r2, [sp, #16]
 8009a20:	7823      	ldrb	r3, [r4, #0]
 8009a22:	2b2e      	cmp	r3, #46	; 0x2e
 8009a24:	d10c      	bne.n	8009a40 <_svfiprintf_r+0x130>
 8009a26:	7863      	ldrb	r3, [r4, #1]
 8009a28:	2b2a      	cmp	r3, #42	; 0x2a
 8009a2a:	d135      	bne.n	8009a98 <_svfiprintf_r+0x188>
 8009a2c:	9b03      	ldr	r3, [sp, #12]
 8009a2e:	1d1a      	adds	r2, r3, #4
 8009a30:	681b      	ldr	r3, [r3, #0]
 8009a32:	9203      	str	r2, [sp, #12]
 8009a34:	2b00      	cmp	r3, #0
 8009a36:	bfb8      	it	lt
 8009a38:	f04f 33ff 	movlt.w	r3, #4294967295
 8009a3c:	3402      	adds	r4, #2
 8009a3e:	9305      	str	r3, [sp, #20]
 8009a40:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8009b0c <_svfiprintf_r+0x1fc>
 8009a44:	7821      	ldrb	r1, [r4, #0]
 8009a46:	2203      	movs	r2, #3
 8009a48:	4650      	mov	r0, sl
 8009a4a:	f7f6 fbc9 	bl	80001e0 <memchr>
 8009a4e:	b140      	cbz	r0, 8009a62 <_svfiprintf_r+0x152>
 8009a50:	2340      	movs	r3, #64	; 0x40
 8009a52:	eba0 000a 	sub.w	r0, r0, sl
 8009a56:	fa03 f000 	lsl.w	r0, r3, r0
 8009a5a:	9b04      	ldr	r3, [sp, #16]
 8009a5c:	4303      	orrs	r3, r0
 8009a5e:	3401      	adds	r4, #1
 8009a60:	9304      	str	r3, [sp, #16]
 8009a62:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009a66:	4826      	ldr	r0, [pc, #152]	; (8009b00 <_svfiprintf_r+0x1f0>)
 8009a68:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009a6c:	2206      	movs	r2, #6
 8009a6e:	f7f6 fbb7 	bl	80001e0 <memchr>
 8009a72:	2800      	cmp	r0, #0
 8009a74:	d038      	beq.n	8009ae8 <_svfiprintf_r+0x1d8>
 8009a76:	4b23      	ldr	r3, [pc, #140]	; (8009b04 <_svfiprintf_r+0x1f4>)
 8009a78:	bb1b      	cbnz	r3, 8009ac2 <_svfiprintf_r+0x1b2>
 8009a7a:	9b03      	ldr	r3, [sp, #12]
 8009a7c:	3307      	adds	r3, #7
 8009a7e:	f023 0307 	bic.w	r3, r3, #7
 8009a82:	3308      	adds	r3, #8
 8009a84:	9303      	str	r3, [sp, #12]
 8009a86:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009a88:	4433      	add	r3, r6
 8009a8a:	9309      	str	r3, [sp, #36]	; 0x24
 8009a8c:	e767      	b.n	800995e <_svfiprintf_r+0x4e>
 8009a8e:	fb0c 3202 	mla	r2, ip, r2, r3
 8009a92:	460c      	mov	r4, r1
 8009a94:	2001      	movs	r0, #1
 8009a96:	e7a5      	b.n	80099e4 <_svfiprintf_r+0xd4>
 8009a98:	2300      	movs	r3, #0
 8009a9a:	3401      	adds	r4, #1
 8009a9c:	9305      	str	r3, [sp, #20]
 8009a9e:	4619      	mov	r1, r3
 8009aa0:	f04f 0c0a 	mov.w	ip, #10
 8009aa4:	4620      	mov	r0, r4
 8009aa6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009aaa:	3a30      	subs	r2, #48	; 0x30
 8009aac:	2a09      	cmp	r2, #9
 8009aae:	d903      	bls.n	8009ab8 <_svfiprintf_r+0x1a8>
 8009ab0:	2b00      	cmp	r3, #0
 8009ab2:	d0c5      	beq.n	8009a40 <_svfiprintf_r+0x130>
 8009ab4:	9105      	str	r1, [sp, #20]
 8009ab6:	e7c3      	b.n	8009a40 <_svfiprintf_r+0x130>
 8009ab8:	fb0c 2101 	mla	r1, ip, r1, r2
 8009abc:	4604      	mov	r4, r0
 8009abe:	2301      	movs	r3, #1
 8009ac0:	e7f0      	b.n	8009aa4 <_svfiprintf_r+0x194>
 8009ac2:	ab03      	add	r3, sp, #12
 8009ac4:	9300      	str	r3, [sp, #0]
 8009ac6:	462a      	mov	r2, r5
 8009ac8:	4b0f      	ldr	r3, [pc, #60]	; (8009b08 <_svfiprintf_r+0x1f8>)
 8009aca:	a904      	add	r1, sp, #16
 8009acc:	4638      	mov	r0, r7
 8009ace:	f3af 8000 	nop.w
 8009ad2:	1c42      	adds	r2, r0, #1
 8009ad4:	4606      	mov	r6, r0
 8009ad6:	d1d6      	bne.n	8009a86 <_svfiprintf_r+0x176>
 8009ad8:	89ab      	ldrh	r3, [r5, #12]
 8009ada:	065b      	lsls	r3, r3, #25
 8009adc:	f53f af2c 	bmi.w	8009938 <_svfiprintf_r+0x28>
 8009ae0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009ae2:	b01d      	add	sp, #116	; 0x74
 8009ae4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ae8:	ab03      	add	r3, sp, #12
 8009aea:	9300      	str	r3, [sp, #0]
 8009aec:	462a      	mov	r2, r5
 8009aee:	4b06      	ldr	r3, [pc, #24]	; (8009b08 <_svfiprintf_r+0x1f8>)
 8009af0:	a904      	add	r1, sp, #16
 8009af2:	4638      	mov	r0, r7
 8009af4:	f000 f9d4 	bl	8009ea0 <_printf_i>
 8009af8:	e7eb      	b.n	8009ad2 <_svfiprintf_r+0x1c2>
 8009afa:	bf00      	nop
 8009afc:	0800a882 	.word	0x0800a882
 8009b00:	0800a88c 	.word	0x0800a88c
 8009b04:	00000000 	.word	0x00000000
 8009b08:	08009859 	.word	0x08009859
 8009b0c:	0800a888 	.word	0x0800a888

08009b10 <__sfputc_r>:
 8009b10:	6893      	ldr	r3, [r2, #8]
 8009b12:	3b01      	subs	r3, #1
 8009b14:	2b00      	cmp	r3, #0
 8009b16:	b410      	push	{r4}
 8009b18:	6093      	str	r3, [r2, #8]
 8009b1a:	da08      	bge.n	8009b2e <__sfputc_r+0x1e>
 8009b1c:	6994      	ldr	r4, [r2, #24]
 8009b1e:	42a3      	cmp	r3, r4
 8009b20:	db01      	blt.n	8009b26 <__sfputc_r+0x16>
 8009b22:	290a      	cmp	r1, #10
 8009b24:	d103      	bne.n	8009b2e <__sfputc_r+0x1e>
 8009b26:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009b2a:	f000 baf1 	b.w	800a110 <__swbuf_r>
 8009b2e:	6813      	ldr	r3, [r2, #0]
 8009b30:	1c58      	adds	r0, r3, #1
 8009b32:	6010      	str	r0, [r2, #0]
 8009b34:	7019      	strb	r1, [r3, #0]
 8009b36:	4608      	mov	r0, r1
 8009b38:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009b3c:	4770      	bx	lr

08009b3e <__sfputs_r>:
 8009b3e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b40:	4606      	mov	r6, r0
 8009b42:	460f      	mov	r7, r1
 8009b44:	4614      	mov	r4, r2
 8009b46:	18d5      	adds	r5, r2, r3
 8009b48:	42ac      	cmp	r4, r5
 8009b4a:	d101      	bne.n	8009b50 <__sfputs_r+0x12>
 8009b4c:	2000      	movs	r0, #0
 8009b4e:	e007      	b.n	8009b60 <__sfputs_r+0x22>
 8009b50:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009b54:	463a      	mov	r2, r7
 8009b56:	4630      	mov	r0, r6
 8009b58:	f7ff ffda 	bl	8009b10 <__sfputc_r>
 8009b5c:	1c43      	adds	r3, r0, #1
 8009b5e:	d1f3      	bne.n	8009b48 <__sfputs_r+0xa>
 8009b60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009b64 <_vfiprintf_r>:
 8009b64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b68:	460d      	mov	r5, r1
 8009b6a:	b09d      	sub	sp, #116	; 0x74
 8009b6c:	4614      	mov	r4, r2
 8009b6e:	4698      	mov	r8, r3
 8009b70:	4606      	mov	r6, r0
 8009b72:	b118      	cbz	r0, 8009b7c <_vfiprintf_r+0x18>
 8009b74:	6983      	ldr	r3, [r0, #24]
 8009b76:	b90b      	cbnz	r3, 8009b7c <_vfiprintf_r+0x18>
 8009b78:	f7ff fa36 	bl	8008fe8 <__sinit>
 8009b7c:	4b89      	ldr	r3, [pc, #548]	; (8009da4 <_vfiprintf_r+0x240>)
 8009b7e:	429d      	cmp	r5, r3
 8009b80:	d11b      	bne.n	8009bba <_vfiprintf_r+0x56>
 8009b82:	6875      	ldr	r5, [r6, #4]
 8009b84:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009b86:	07d9      	lsls	r1, r3, #31
 8009b88:	d405      	bmi.n	8009b96 <_vfiprintf_r+0x32>
 8009b8a:	89ab      	ldrh	r3, [r5, #12]
 8009b8c:	059a      	lsls	r2, r3, #22
 8009b8e:	d402      	bmi.n	8009b96 <_vfiprintf_r+0x32>
 8009b90:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009b92:	f7ff faec 	bl	800916e <__retarget_lock_acquire_recursive>
 8009b96:	89ab      	ldrh	r3, [r5, #12]
 8009b98:	071b      	lsls	r3, r3, #28
 8009b9a:	d501      	bpl.n	8009ba0 <_vfiprintf_r+0x3c>
 8009b9c:	692b      	ldr	r3, [r5, #16]
 8009b9e:	b9eb      	cbnz	r3, 8009bdc <_vfiprintf_r+0x78>
 8009ba0:	4629      	mov	r1, r5
 8009ba2:	4630      	mov	r0, r6
 8009ba4:	f000 fb06 	bl	800a1b4 <__swsetup_r>
 8009ba8:	b1c0      	cbz	r0, 8009bdc <_vfiprintf_r+0x78>
 8009baa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009bac:	07dc      	lsls	r4, r3, #31
 8009bae:	d50e      	bpl.n	8009bce <_vfiprintf_r+0x6a>
 8009bb0:	f04f 30ff 	mov.w	r0, #4294967295
 8009bb4:	b01d      	add	sp, #116	; 0x74
 8009bb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009bba:	4b7b      	ldr	r3, [pc, #492]	; (8009da8 <_vfiprintf_r+0x244>)
 8009bbc:	429d      	cmp	r5, r3
 8009bbe:	d101      	bne.n	8009bc4 <_vfiprintf_r+0x60>
 8009bc0:	68b5      	ldr	r5, [r6, #8]
 8009bc2:	e7df      	b.n	8009b84 <_vfiprintf_r+0x20>
 8009bc4:	4b79      	ldr	r3, [pc, #484]	; (8009dac <_vfiprintf_r+0x248>)
 8009bc6:	429d      	cmp	r5, r3
 8009bc8:	bf08      	it	eq
 8009bca:	68f5      	ldreq	r5, [r6, #12]
 8009bcc:	e7da      	b.n	8009b84 <_vfiprintf_r+0x20>
 8009bce:	89ab      	ldrh	r3, [r5, #12]
 8009bd0:	0598      	lsls	r0, r3, #22
 8009bd2:	d4ed      	bmi.n	8009bb0 <_vfiprintf_r+0x4c>
 8009bd4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009bd6:	f7ff facb 	bl	8009170 <__retarget_lock_release_recursive>
 8009bda:	e7e9      	b.n	8009bb0 <_vfiprintf_r+0x4c>
 8009bdc:	2300      	movs	r3, #0
 8009bde:	9309      	str	r3, [sp, #36]	; 0x24
 8009be0:	2320      	movs	r3, #32
 8009be2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009be6:	f8cd 800c 	str.w	r8, [sp, #12]
 8009bea:	2330      	movs	r3, #48	; 0x30
 8009bec:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8009db0 <_vfiprintf_r+0x24c>
 8009bf0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009bf4:	f04f 0901 	mov.w	r9, #1
 8009bf8:	4623      	mov	r3, r4
 8009bfa:	469a      	mov	sl, r3
 8009bfc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009c00:	b10a      	cbz	r2, 8009c06 <_vfiprintf_r+0xa2>
 8009c02:	2a25      	cmp	r2, #37	; 0x25
 8009c04:	d1f9      	bne.n	8009bfa <_vfiprintf_r+0x96>
 8009c06:	ebba 0b04 	subs.w	fp, sl, r4
 8009c0a:	d00b      	beq.n	8009c24 <_vfiprintf_r+0xc0>
 8009c0c:	465b      	mov	r3, fp
 8009c0e:	4622      	mov	r2, r4
 8009c10:	4629      	mov	r1, r5
 8009c12:	4630      	mov	r0, r6
 8009c14:	f7ff ff93 	bl	8009b3e <__sfputs_r>
 8009c18:	3001      	adds	r0, #1
 8009c1a:	f000 80aa 	beq.w	8009d72 <_vfiprintf_r+0x20e>
 8009c1e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009c20:	445a      	add	r2, fp
 8009c22:	9209      	str	r2, [sp, #36]	; 0x24
 8009c24:	f89a 3000 	ldrb.w	r3, [sl]
 8009c28:	2b00      	cmp	r3, #0
 8009c2a:	f000 80a2 	beq.w	8009d72 <_vfiprintf_r+0x20e>
 8009c2e:	2300      	movs	r3, #0
 8009c30:	f04f 32ff 	mov.w	r2, #4294967295
 8009c34:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009c38:	f10a 0a01 	add.w	sl, sl, #1
 8009c3c:	9304      	str	r3, [sp, #16]
 8009c3e:	9307      	str	r3, [sp, #28]
 8009c40:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009c44:	931a      	str	r3, [sp, #104]	; 0x68
 8009c46:	4654      	mov	r4, sl
 8009c48:	2205      	movs	r2, #5
 8009c4a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009c4e:	4858      	ldr	r0, [pc, #352]	; (8009db0 <_vfiprintf_r+0x24c>)
 8009c50:	f7f6 fac6 	bl	80001e0 <memchr>
 8009c54:	9a04      	ldr	r2, [sp, #16]
 8009c56:	b9d8      	cbnz	r0, 8009c90 <_vfiprintf_r+0x12c>
 8009c58:	06d1      	lsls	r1, r2, #27
 8009c5a:	bf44      	itt	mi
 8009c5c:	2320      	movmi	r3, #32
 8009c5e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009c62:	0713      	lsls	r3, r2, #28
 8009c64:	bf44      	itt	mi
 8009c66:	232b      	movmi	r3, #43	; 0x2b
 8009c68:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009c6c:	f89a 3000 	ldrb.w	r3, [sl]
 8009c70:	2b2a      	cmp	r3, #42	; 0x2a
 8009c72:	d015      	beq.n	8009ca0 <_vfiprintf_r+0x13c>
 8009c74:	9a07      	ldr	r2, [sp, #28]
 8009c76:	4654      	mov	r4, sl
 8009c78:	2000      	movs	r0, #0
 8009c7a:	f04f 0c0a 	mov.w	ip, #10
 8009c7e:	4621      	mov	r1, r4
 8009c80:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009c84:	3b30      	subs	r3, #48	; 0x30
 8009c86:	2b09      	cmp	r3, #9
 8009c88:	d94e      	bls.n	8009d28 <_vfiprintf_r+0x1c4>
 8009c8a:	b1b0      	cbz	r0, 8009cba <_vfiprintf_r+0x156>
 8009c8c:	9207      	str	r2, [sp, #28]
 8009c8e:	e014      	b.n	8009cba <_vfiprintf_r+0x156>
 8009c90:	eba0 0308 	sub.w	r3, r0, r8
 8009c94:	fa09 f303 	lsl.w	r3, r9, r3
 8009c98:	4313      	orrs	r3, r2
 8009c9a:	9304      	str	r3, [sp, #16]
 8009c9c:	46a2      	mov	sl, r4
 8009c9e:	e7d2      	b.n	8009c46 <_vfiprintf_r+0xe2>
 8009ca0:	9b03      	ldr	r3, [sp, #12]
 8009ca2:	1d19      	adds	r1, r3, #4
 8009ca4:	681b      	ldr	r3, [r3, #0]
 8009ca6:	9103      	str	r1, [sp, #12]
 8009ca8:	2b00      	cmp	r3, #0
 8009caa:	bfbb      	ittet	lt
 8009cac:	425b      	neglt	r3, r3
 8009cae:	f042 0202 	orrlt.w	r2, r2, #2
 8009cb2:	9307      	strge	r3, [sp, #28]
 8009cb4:	9307      	strlt	r3, [sp, #28]
 8009cb6:	bfb8      	it	lt
 8009cb8:	9204      	strlt	r2, [sp, #16]
 8009cba:	7823      	ldrb	r3, [r4, #0]
 8009cbc:	2b2e      	cmp	r3, #46	; 0x2e
 8009cbe:	d10c      	bne.n	8009cda <_vfiprintf_r+0x176>
 8009cc0:	7863      	ldrb	r3, [r4, #1]
 8009cc2:	2b2a      	cmp	r3, #42	; 0x2a
 8009cc4:	d135      	bne.n	8009d32 <_vfiprintf_r+0x1ce>
 8009cc6:	9b03      	ldr	r3, [sp, #12]
 8009cc8:	1d1a      	adds	r2, r3, #4
 8009cca:	681b      	ldr	r3, [r3, #0]
 8009ccc:	9203      	str	r2, [sp, #12]
 8009cce:	2b00      	cmp	r3, #0
 8009cd0:	bfb8      	it	lt
 8009cd2:	f04f 33ff 	movlt.w	r3, #4294967295
 8009cd6:	3402      	adds	r4, #2
 8009cd8:	9305      	str	r3, [sp, #20]
 8009cda:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8009dc0 <_vfiprintf_r+0x25c>
 8009cde:	7821      	ldrb	r1, [r4, #0]
 8009ce0:	2203      	movs	r2, #3
 8009ce2:	4650      	mov	r0, sl
 8009ce4:	f7f6 fa7c 	bl	80001e0 <memchr>
 8009ce8:	b140      	cbz	r0, 8009cfc <_vfiprintf_r+0x198>
 8009cea:	2340      	movs	r3, #64	; 0x40
 8009cec:	eba0 000a 	sub.w	r0, r0, sl
 8009cf0:	fa03 f000 	lsl.w	r0, r3, r0
 8009cf4:	9b04      	ldr	r3, [sp, #16]
 8009cf6:	4303      	orrs	r3, r0
 8009cf8:	3401      	adds	r4, #1
 8009cfa:	9304      	str	r3, [sp, #16]
 8009cfc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009d00:	482c      	ldr	r0, [pc, #176]	; (8009db4 <_vfiprintf_r+0x250>)
 8009d02:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009d06:	2206      	movs	r2, #6
 8009d08:	f7f6 fa6a 	bl	80001e0 <memchr>
 8009d0c:	2800      	cmp	r0, #0
 8009d0e:	d03f      	beq.n	8009d90 <_vfiprintf_r+0x22c>
 8009d10:	4b29      	ldr	r3, [pc, #164]	; (8009db8 <_vfiprintf_r+0x254>)
 8009d12:	bb1b      	cbnz	r3, 8009d5c <_vfiprintf_r+0x1f8>
 8009d14:	9b03      	ldr	r3, [sp, #12]
 8009d16:	3307      	adds	r3, #7
 8009d18:	f023 0307 	bic.w	r3, r3, #7
 8009d1c:	3308      	adds	r3, #8
 8009d1e:	9303      	str	r3, [sp, #12]
 8009d20:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009d22:	443b      	add	r3, r7
 8009d24:	9309      	str	r3, [sp, #36]	; 0x24
 8009d26:	e767      	b.n	8009bf8 <_vfiprintf_r+0x94>
 8009d28:	fb0c 3202 	mla	r2, ip, r2, r3
 8009d2c:	460c      	mov	r4, r1
 8009d2e:	2001      	movs	r0, #1
 8009d30:	e7a5      	b.n	8009c7e <_vfiprintf_r+0x11a>
 8009d32:	2300      	movs	r3, #0
 8009d34:	3401      	adds	r4, #1
 8009d36:	9305      	str	r3, [sp, #20]
 8009d38:	4619      	mov	r1, r3
 8009d3a:	f04f 0c0a 	mov.w	ip, #10
 8009d3e:	4620      	mov	r0, r4
 8009d40:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009d44:	3a30      	subs	r2, #48	; 0x30
 8009d46:	2a09      	cmp	r2, #9
 8009d48:	d903      	bls.n	8009d52 <_vfiprintf_r+0x1ee>
 8009d4a:	2b00      	cmp	r3, #0
 8009d4c:	d0c5      	beq.n	8009cda <_vfiprintf_r+0x176>
 8009d4e:	9105      	str	r1, [sp, #20]
 8009d50:	e7c3      	b.n	8009cda <_vfiprintf_r+0x176>
 8009d52:	fb0c 2101 	mla	r1, ip, r1, r2
 8009d56:	4604      	mov	r4, r0
 8009d58:	2301      	movs	r3, #1
 8009d5a:	e7f0      	b.n	8009d3e <_vfiprintf_r+0x1da>
 8009d5c:	ab03      	add	r3, sp, #12
 8009d5e:	9300      	str	r3, [sp, #0]
 8009d60:	462a      	mov	r2, r5
 8009d62:	4b16      	ldr	r3, [pc, #88]	; (8009dbc <_vfiprintf_r+0x258>)
 8009d64:	a904      	add	r1, sp, #16
 8009d66:	4630      	mov	r0, r6
 8009d68:	f3af 8000 	nop.w
 8009d6c:	4607      	mov	r7, r0
 8009d6e:	1c78      	adds	r0, r7, #1
 8009d70:	d1d6      	bne.n	8009d20 <_vfiprintf_r+0x1bc>
 8009d72:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009d74:	07d9      	lsls	r1, r3, #31
 8009d76:	d405      	bmi.n	8009d84 <_vfiprintf_r+0x220>
 8009d78:	89ab      	ldrh	r3, [r5, #12]
 8009d7a:	059a      	lsls	r2, r3, #22
 8009d7c:	d402      	bmi.n	8009d84 <_vfiprintf_r+0x220>
 8009d7e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009d80:	f7ff f9f6 	bl	8009170 <__retarget_lock_release_recursive>
 8009d84:	89ab      	ldrh	r3, [r5, #12]
 8009d86:	065b      	lsls	r3, r3, #25
 8009d88:	f53f af12 	bmi.w	8009bb0 <_vfiprintf_r+0x4c>
 8009d8c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009d8e:	e711      	b.n	8009bb4 <_vfiprintf_r+0x50>
 8009d90:	ab03      	add	r3, sp, #12
 8009d92:	9300      	str	r3, [sp, #0]
 8009d94:	462a      	mov	r2, r5
 8009d96:	4b09      	ldr	r3, [pc, #36]	; (8009dbc <_vfiprintf_r+0x258>)
 8009d98:	a904      	add	r1, sp, #16
 8009d9a:	4630      	mov	r0, r6
 8009d9c:	f000 f880 	bl	8009ea0 <_printf_i>
 8009da0:	e7e4      	b.n	8009d6c <_vfiprintf_r+0x208>
 8009da2:	bf00      	nop
 8009da4:	0800a78c 	.word	0x0800a78c
 8009da8:	0800a7ac 	.word	0x0800a7ac
 8009dac:	0800a76c 	.word	0x0800a76c
 8009db0:	0800a882 	.word	0x0800a882
 8009db4:	0800a88c 	.word	0x0800a88c
 8009db8:	00000000 	.word	0x00000000
 8009dbc:	08009b3f 	.word	0x08009b3f
 8009dc0:	0800a888 	.word	0x0800a888

08009dc4 <_printf_common>:
 8009dc4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009dc8:	4616      	mov	r6, r2
 8009dca:	4699      	mov	r9, r3
 8009dcc:	688a      	ldr	r2, [r1, #8]
 8009dce:	690b      	ldr	r3, [r1, #16]
 8009dd0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009dd4:	4293      	cmp	r3, r2
 8009dd6:	bfb8      	it	lt
 8009dd8:	4613      	movlt	r3, r2
 8009dda:	6033      	str	r3, [r6, #0]
 8009ddc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009de0:	4607      	mov	r7, r0
 8009de2:	460c      	mov	r4, r1
 8009de4:	b10a      	cbz	r2, 8009dea <_printf_common+0x26>
 8009de6:	3301      	adds	r3, #1
 8009de8:	6033      	str	r3, [r6, #0]
 8009dea:	6823      	ldr	r3, [r4, #0]
 8009dec:	0699      	lsls	r1, r3, #26
 8009dee:	bf42      	ittt	mi
 8009df0:	6833      	ldrmi	r3, [r6, #0]
 8009df2:	3302      	addmi	r3, #2
 8009df4:	6033      	strmi	r3, [r6, #0]
 8009df6:	6825      	ldr	r5, [r4, #0]
 8009df8:	f015 0506 	ands.w	r5, r5, #6
 8009dfc:	d106      	bne.n	8009e0c <_printf_common+0x48>
 8009dfe:	f104 0a19 	add.w	sl, r4, #25
 8009e02:	68e3      	ldr	r3, [r4, #12]
 8009e04:	6832      	ldr	r2, [r6, #0]
 8009e06:	1a9b      	subs	r3, r3, r2
 8009e08:	42ab      	cmp	r3, r5
 8009e0a:	dc26      	bgt.n	8009e5a <_printf_common+0x96>
 8009e0c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009e10:	1e13      	subs	r3, r2, #0
 8009e12:	6822      	ldr	r2, [r4, #0]
 8009e14:	bf18      	it	ne
 8009e16:	2301      	movne	r3, #1
 8009e18:	0692      	lsls	r2, r2, #26
 8009e1a:	d42b      	bmi.n	8009e74 <_printf_common+0xb0>
 8009e1c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009e20:	4649      	mov	r1, r9
 8009e22:	4638      	mov	r0, r7
 8009e24:	47c0      	blx	r8
 8009e26:	3001      	adds	r0, #1
 8009e28:	d01e      	beq.n	8009e68 <_printf_common+0xa4>
 8009e2a:	6823      	ldr	r3, [r4, #0]
 8009e2c:	68e5      	ldr	r5, [r4, #12]
 8009e2e:	6832      	ldr	r2, [r6, #0]
 8009e30:	f003 0306 	and.w	r3, r3, #6
 8009e34:	2b04      	cmp	r3, #4
 8009e36:	bf08      	it	eq
 8009e38:	1aad      	subeq	r5, r5, r2
 8009e3a:	68a3      	ldr	r3, [r4, #8]
 8009e3c:	6922      	ldr	r2, [r4, #16]
 8009e3e:	bf0c      	ite	eq
 8009e40:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009e44:	2500      	movne	r5, #0
 8009e46:	4293      	cmp	r3, r2
 8009e48:	bfc4      	itt	gt
 8009e4a:	1a9b      	subgt	r3, r3, r2
 8009e4c:	18ed      	addgt	r5, r5, r3
 8009e4e:	2600      	movs	r6, #0
 8009e50:	341a      	adds	r4, #26
 8009e52:	42b5      	cmp	r5, r6
 8009e54:	d11a      	bne.n	8009e8c <_printf_common+0xc8>
 8009e56:	2000      	movs	r0, #0
 8009e58:	e008      	b.n	8009e6c <_printf_common+0xa8>
 8009e5a:	2301      	movs	r3, #1
 8009e5c:	4652      	mov	r2, sl
 8009e5e:	4649      	mov	r1, r9
 8009e60:	4638      	mov	r0, r7
 8009e62:	47c0      	blx	r8
 8009e64:	3001      	adds	r0, #1
 8009e66:	d103      	bne.n	8009e70 <_printf_common+0xac>
 8009e68:	f04f 30ff 	mov.w	r0, #4294967295
 8009e6c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009e70:	3501      	adds	r5, #1
 8009e72:	e7c6      	b.n	8009e02 <_printf_common+0x3e>
 8009e74:	18e1      	adds	r1, r4, r3
 8009e76:	1c5a      	adds	r2, r3, #1
 8009e78:	2030      	movs	r0, #48	; 0x30
 8009e7a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009e7e:	4422      	add	r2, r4
 8009e80:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009e84:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009e88:	3302      	adds	r3, #2
 8009e8a:	e7c7      	b.n	8009e1c <_printf_common+0x58>
 8009e8c:	2301      	movs	r3, #1
 8009e8e:	4622      	mov	r2, r4
 8009e90:	4649      	mov	r1, r9
 8009e92:	4638      	mov	r0, r7
 8009e94:	47c0      	blx	r8
 8009e96:	3001      	adds	r0, #1
 8009e98:	d0e6      	beq.n	8009e68 <_printf_common+0xa4>
 8009e9a:	3601      	adds	r6, #1
 8009e9c:	e7d9      	b.n	8009e52 <_printf_common+0x8e>
	...

08009ea0 <_printf_i>:
 8009ea0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009ea4:	460c      	mov	r4, r1
 8009ea6:	4691      	mov	r9, r2
 8009ea8:	7e27      	ldrb	r7, [r4, #24]
 8009eaa:	990c      	ldr	r1, [sp, #48]	; 0x30
 8009eac:	2f78      	cmp	r7, #120	; 0x78
 8009eae:	4680      	mov	r8, r0
 8009eb0:	469a      	mov	sl, r3
 8009eb2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009eb6:	d807      	bhi.n	8009ec8 <_printf_i+0x28>
 8009eb8:	2f62      	cmp	r7, #98	; 0x62
 8009eba:	d80a      	bhi.n	8009ed2 <_printf_i+0x32>
 8009ebc:	2f00      	cmp	r7, #0
 8009ebe:	f000 80d8 	beq.w	800a072 <_printf_i+0x1d2>
 8009ec2:	2f58      	cmp	r7, #88	; 0x58
 8009ec4:	f000 80a3 	beq.w	800a00e <_printf_i+0x16e>
 8009ec8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8009ecc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009ed0:	e03a      	b.n	8009f48 <_printf_i+0xa8>
 8009ed2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009ed6:	2b15      	cmp	r3, #21
 8009ed8:	d8f6      	bhi.n	8009ec8 <_printf_i+0x28>
 8009eda:	a001      	add	r0, pc, #4	; (adr r0, 8009ee0 <_printf_i+0x40>)
 8009edc:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8009ee0:	08009f39 	.word	0x08009f39
 8009ee4:	08009f4d 	.word	0x08009f4d
 8009ee8:	08009ec9 	.word	0x08009ec9
 8009eec:	08009ec9 	.word	0x08009ec9
 8009ef0:	08009ec9 	.word	0x08009ec9
 8009ef4:	08009ec9 	.word	0x08009ec9
 8009ef8:	08009f4d 	.word	0x08009f4d
 8009efc:	08009ec9 	.word	0x08009ec9
 8009f00:	08009ec9 	.word	0x08009ec9
 8009f04:	08009ec9 	.word	0x08009ec9
 8009f08:	08009ec9 	.word	0x08009ec9
 8009f0c:	0800a059 	.word	0x0800a059
 8009f10:	08009f7d 	.word	0x08009f7d
 8009f14:	0800a03b 	.word	0x0800a03b
 8009f18:	08009ec9 	.word	0x08009ec9
 8009f1c:	08009ec9 	.word	0x08009ec9
 8009f20:	0800a07b 	.word	0x0800a07b
 8009f24:	08009ec9 	.word	0x08009ec9
 8009f28:	08009f7d 	.word	0x08009f7d
 8009f2c:	08009ec9 	.word	0x08009ec9
 8009f30:	08009ec9 	.word	0x08009ec9
 8009f34:	0800a043 	.word	0x0800a043
 8009f38:	680b      	ldr	r3, [r1, #0]
 8009f3a:	1d1a      	adds	r2, r3, #4
 8009f3c:	681b      	ldr	r3, [r3, #0]
 8009f3e:	600a      	str	r2, [r1, #0]
 8009f40:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8009f44:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009f48:	2301      	movs	r3, #1
 8009f4a:	e0a3      	b.n	800a094 <_printf_i+0x1f4>
 8009f4c:	6825      	ldr	r5, [r4, #0]
 8009f4e:	6808      	ldr	r0, [r1, #0]
 8009f50:	062e      	lsls	r6, r5, #24
 8009f52:	f100 0304 	add.w	r3, r0, #4
 8009f56:	d50a      	bpl.n	8009f6e <_printf_i+0xce>
 8009f58:	6805      	ldr	r5, [r0, #0]
 8009f5a:	600b      	str	r3, [r1, #0]
 8009f5c:	2d00      	cmp	r5, #0
 8009f5e:	da03      	bge.n	8009f68 <_printf_i+0xc8>
 8009f60:	232d      	movs	r3, #45	; 0x2d
 8009f62:	426d      	negs	r5, r5
 8009f64:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009f68:	485e      	ldr	r0, [pc, #376]	; (800a0e4 <_printf_i+0x244>)
 8009f6a:	230a      	movs	r3, #10
 8009f6c:	e019      	b.n	8009fa2 <_printf_i+0x102>
 8009f6e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8009f72:	6805      	ldr	r5, [r0, #0]
 8009f74:	600b      	str	r3, [r1, #0]
 8009f76:	bf18      	it	ne
 8009f78:	b22d      	sxthne	r5, r5
 8009f7a:	e7ef      	b.n	8009f5c <_printf_i+0xbc>
 8009f7c:	680b      	ldr	r3, [r1, #0]
 8009f7e:	6825      	ldr	r5, [r4, #0]
 8009f80:	1d18      	adds	r0, r3, #4
 8009f82:	6008      	str	r0, [r1, #0]
 8009f84:	0628      	lsls	r0, r5, #24
 8009f86:	d501      	bpl.n	8009f8c <_printf_i+0xec>
 8009f88:	681d      	ldr	r5, [r3, #0]
 8009f8a:	e002      	b.n	8009f92 <_printf_i+0xf2>
 8009f8c:	0669      	lsls	r1, r5, #25
 8009f8e:	d5fb      	bpl.n	8009f88 <_printf_i+0xe8>
 8009f90:	881d      	ldrh	r5, [r3, #0]
 8009f92:	4854      	ldr	r0, [pc, #336]	; (800a0e4 <_printf_i+0x244>)
 8009f94:	2f6f      	cmp	r7, #111	; 0x6f
 8009f96:	bf0c      	ite	eq
 8009f98:	2308      	moveq	r3, #8
 8009f9a:	230a      	movne	r3, #10
 8009f9c:	2100      	movs	r1, #0
 8009f9e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009fa2:	6866      	ldr	r6, [r4, #4]
 8009fa4:	60a6      	str	r6, [r4, #8]
 8009fa6:	2e00      	cmp	r6, #0
 8009fa8:	bfa2      	ittt	ge
 8009faa:	6821      	ldrge	r1, [r4, #0]
 8009fac:	f021 0104 	bicge.w	r1, r1, #4
 8009fb0:	6021      	strge	r1, [r4, #0]
 8009fb2:	b90d      	cbnz	r5, 8009fb8 <_printf_i+0x118>
 8009fb4:	2e00      	cmp	r6, #0
 8009fb6:	d04d      	beq.n	800a054 <_printf_i+0x1b4>
 8009fb8:	4616      	mov	r6, r2
 8009fba:	fbb5 f1f3 	udiv	r1, r5, r3
 8009fbe:	fb03 5711 	mls	r7, r3, r1, r5
 8009fc2:	5dc7      	ldrb	r7, [r0, r7]
 8009fc4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009fc8:	462f      	mov	r7, r5
 8009fca:	42bb      	cmp	r3, r7
 8009fcc:	460d      	mov	r5, r1
 8009fce:	d9f4      	bls.n	8009fba <_printf_i+0x11a>
 8009fd0:	2b08      	cmp	r3, #8
 8009fd2:	d10b      	bne.n	8009fec <_printf_i+0x14c>
 8009fd4:	6823      	ldr	r3, [r4, #0]
 8009fd6:	07df      	lsls	r7, r3, #31
 8009fd8:	d508      	bpl.n	8009fec <_printf_i+0x14c>
 8009fda:	6923      	ldr	r3, [r4, #16]
 8009fdc:	6861      	ldr	r1, [r4, #4]
 8009fde:	4299      	cmp	r1, r3
 8009fe0:	bfde      	ittt	le
 8009fe2:	2330      	movle	r3, #48	; 0x30
 8009fe4:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009fe8:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009fec:	1b92      	subs	r2, r2, r6
 8009fee:	6122      	str	r2, [r4, #16]
 8009ff0:	f8cd a000 	str.w	sl, [sp]
 8009ff4:	464b      	mov	r3, r9
 8009ff6:	aa03      	add	r2, sp, #12
 8009ff8:	4621      	mov	r1, r4
 8009ffa:	4640      	mov	r0, r8
 8009ffc:	f7ff fee2 	bl	8009dc4 <_printf_common>
 800a000:	3001      	adds	r0, #1
 800a002:	d14c      	bne.n	800a09e <_printf_i+0x1fe>
 800a004:	f04f 30ff 	mov.w	r0, #4294967295
 800a008:	b004      	add	sp, #16
 800a00a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a00e:	4835      	ldr	r0, [pc, #212]	; (800a0e4 <_printf_i+0x244>)
 800a010:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800a014:	6823      	ldr	r3, [r4, #0]
 800a016:	680e      	ldr	r6, [r1, #0]
 800a018:	061f      	lsls	r7, r3, #24
 800a01a:	f856 5b04 	ldr.w	r5, [r6], #4
 800a01e:	600e      	str	r6, [r1, #0]
 800a020:	d514      	bpl.n	800a04c <_printf_i+0x1ac>
 800a022:	07d9      	lsls	r1, r3, #31
 800a024:	bf44      	itt	mi
 800a026:	f043 0320 	orrmi.w	r3, r3, #32
 800a02a:	6023      	strmi	r3, [r4, #0]
 800a02c:	b91d      	cbnz	r5, 800a036 <_printf_i+0x196>
 800a02e:	6823      	ldr	r3, [r4, #0]
 800a030:	f023 0320 	bic.w	r3, r3, #32
 800a034:	6023      	str	r3, [r4, #0]
 800a036:	2310      	movs	r3, #16
 800a038:	e7b0      	b.n	8009f9c <_printf_i+0xfc>
 800a03a:	6823      	ldr	r3, [r4, #0]
 800a03c:	f043 0320 	orr.w	r3, r3, #32
 800a040:	6023      	str	r3, [r4, #0]
 800a042:	2378      	movs	r3, #120	; 0x78
 800a044:	4828      	ldr	r0, [pc, #160]	; (800a0e8 <_printf_i+0x248>)
 800a046:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a04a:	e7e3      	b.n	800a014 <_printf_i+0x174>
 800a04c:	065e      	lsls	r6, r3, #25
 800a04e:	bf48      	it	mi
 800a050:	b2ad      	uxthmi	r5, r5
 800a052:	e7e6      	b.n	800a022 <_printf_i+0x182>
 800a054:	4616      	mov	r6, r2
 800a056:	e7bb      	b.n	8009fd0 <_printf_i+0x130>
 800a058:	680b      	ldr	r3, [r1, #0]
 800a05a:	6826      	ldr	r6, [r4, #0]
 800a05c:	6960      	ldr	r0, [r4, #20]
 800a05e:	1d1d      	adds	r5, r3, #4
 800a060:	600d      	str	r5, [r1, #0]
 800a062:	0635      	lsls	r5, r6, #24
 800a064:	681b      	ldr	r3, [r3, #0]
 800a066:	d501      	bpl.n	800a06c <_printf_i+0x1cc>
 800a068:	6018      	str	r0, [r3, #0]
 800a06a:	e002      	b.n	800a072 <_printf_i+0x1d2>
 800a06c:	0671      	lsls	r1, r6, #25
 800a06e:	d5fb      	bpl.n	800a068 <_printf_i+0x1c8>
 800a070:	8018      	strh	r0, [r3, #0]
 800a072:	2300      	movs	r3, #0
 800a074:	6123      	str	r3, [r4, #16]
 800a076:	4616      	mov	r6, r2
 800a078:	e7ba      	b.n	8009ff0 <_printf_i+0x150>
 800a07a:	680b      	ldr	r3, [r1, #0]
 800a07c:	1d1a      	adds	r2, r3, #4
 800a07e:	600a      	str	r2, [r1, #0]
 800a080:	681e      	ldr	r6, [r3, #0]
 800a082:	6862      	ldr	r2, [r4, #4]
 800a084:	2100      	movs	r1, #0
 800a086:	4630      	mov	r0, r6
 800a088:	f7f6 f8aa 	bl	80001e0 <memchr>
 800a08c:	b108      	cbz	r0, 800a092 <_printf_i+0x1f2>
 800a08e:	1b80      	subs	r0, r0, r6
 800a090:	6060      	str	r0, [r4, #4]
 800a092:	6863      	ldr	r3, [r4, #4]
 800a094:	6123      	str	r3, [r4, #16]
 800a096:	2300      	movs	r3, #0
 800a098:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a09c:	e7a8      	b.n	8009ff0 <_printf_i+0x150>
 800a09e:	6923      	ldr	r3, [r4, #16]
 800a0a0:	4632      	mov	r2, r6
 800a0a2:	4649      	mov	r1, r9
 800a0a4:	4640      	mov	r0, r8
 800a0a6:	47d0      	blx	sl
 800a0a8:	3001      	adds	r0, #1
 800a0aa:	d0ab      	beq.n	800a004 <_printf_i+0x164>
 800a0ac:	6823      	ldr	r3, [r4, #0]
 800a0ae:	079b      	lsls	r3, r3, #30
 800a0b0:	d413      	bmi.n	800a0da <_printf_i+0x23a>
 800a0b2:	68e0      	ldr	r0, [r4, #12]
 800a0b4:	9b03      	ldr	r3, [sp, #12]
 800a0b6:	4298      	cmp	r0, r3
 800a0b8:	bfb8      	it	lt
 800a0ba:	4618      	movlt	r0, r3
 800a0bc:	e7a4      	b.n	800a008 <_printf_i+0x168>
 800a0be:	2301      	movs	r3, #1
 800a0c0:	4632      	mov	r2, r6
 800a0c2:	4649      	mov	r1, r9
 800a0c4:	4640      	mov	r0, r8
 800a0c6:	47d0      	blx	sl
 800a0c8:	3001      	adds	r0, #1
 800a0ca:	d09b      	beq.n	800a004 <_printf_i+0x164>
 800a0cc:	3501      	adds	r5, #1
 800a0ce:	68e3      	ldr	r3, [r4, #12]
 800a0d0:	9903      	ldr	r1, [sp, #12]
 800a0d2:	1a5b      	subs	r3, r3, r1
 800a0d4:	42ab      	cmp	r3, r5
 800a0d6:	dcf2      	bgt.n	800a0be <_printf_i+0x21e>
 800a0d8:	e7eb      	b.n	800a0b2 <_printf_i+0x212>
 800a0da:	2500      	movs	r5, #0
 800a0dc:	f104 0619 	add.w	r6, r4, #25
 800a0e0:	e7f5      	b.n	800a0ce <_printf_i+0x22e>
 800a0e2:	bf00      	nop
 800a0e4:	0800a893 	.word	0x0800a893
 800a0e8:	0800a8a4 	.word	0x0800a8a4

0800a0ec <_read_r>:
 800a0ec:	b538      	push	{r3, r4, r5, lr}
 800a0ee:	4d07      	ldr	r5, [pc, #28]	; (800a10c <_read_r+0x20>)
 800a0f0:	4604      	mov	r4, r0
 800a0f2:	4608      	mov	r0, r1
 800a0f4:	4611      	mov	r1, r2
 800a0f6:	2200      	movs	r2, #0
 800a0f8:	602a      	str	r2, [r5, #0]
 800a0fa:	461a      	mov	r2, r3
 800a0fc:	f7f8 fa12 	bl	8002524 <_read>
 800a100:	1c43      	adds	r3, r0, #1
 800a102:	d102      	bne.n	800a10a <_read_r+0x1e>
 800a104:	682b      	ldr	r3, [r5, #0]
 800a106:	b103      	cbz	r3, 800a10a <_read_r+0x1e>
 800a108:	6023      	str	r3, [r4, #0]
 800a10a:	bd38      	pop	{r3, r4, r5, pc}
 800a10c:	20005150 	.word	0x20005150

0800a110 <__swbuf_r>:
 800a110:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a112:	460e      	mov	r6, r1
 800a114:	4614      	mov	r4, r2
 800a116:	4605      	mov	r5, r0
 800a118:	b118      	cbz	r0, 800a122 <__swbuf_r+0x12>
 800a11a:	6983      	ldr	r3, [r0, #24]
 800a11c:	b90b      	cbnz	r3, 800a122 <__swbuf_r+0x12>
 800a11e:	f7fe ff63 	bl	8008fe8 <__sinit>
 800a122:	4b21      	ldr	r3, [pc, #132]	; (800a1a8 <__swbuf_r+0x98>)
 800a124:	429c      	cmp	r4, r3
 800a126:	d12b      	bne.n	800a180 <__swbuf_r+0x70>
 800a128:	686c      	ldr	r4, [r5, #4]
 800a12a:	69a3      	ldr	r3, [r4, #24]
 800a12c:	60a3      	str	r3, [r4, #8]
 800a12e:	89a3      	ldrh	r3, [r4, #12]
 800a130:	071a      	lsls	r2, r3, #28
 800a132:	d52f      	bpl.n	800a194 <__swbuf_r+0x84>
 800a134:	6923      	ldr	r3, [r4, #16]
 800a136:	b36b      	cbz	r3, 800a194 <__swbuf_r+0x84>
 800a138:	6923      	ldr	r3, [r4, #16]
 800a13a:	6820      	ldr	r0, [r4, #0]
 800a13c:	1ac0      	subs	r0, r0, r3
 800a13e:	6963      	ldr	r3, [r4, #20]
 800a140:	b2f6      	uxtb	r6, r6
 800a142:	4283      	cmp	r3, r0
 800a144:	4637      	mov	r7, r6
 800a146:	dc04      	bgt.n	800a152 <__swbuf_r+0x42>
 800a148:	4621      	mov	r1, r4
 800a14a:	4628      	mov	r0, r5
 800a14c:	f7ff faae 	bl	80096ac <_fflush_r>
 800a150:	bb30      	cbnz	r0, 800a1a0 <__swbuf_r+0x90>
 800a152:	68a3      	ldr	r3, [r4, #8]
 800a154:	3b01      	subs	r3, #1
 800a156:	60a3      	str	r3, [r4, #8]
 800a158:	6823      	ldr	r3, [r4, #0]
 800a15a:	1c5a      	adds	r2, r3, #1
 800a15c:	6022      	str	r2, [r4, #0]
 800a15e:	701e      	strb	r6, [r3, #0]
 800a160:	6963      	ldr	r3, [r4, #20]
 800a162:	3001      	adds	r0, #1
 800a164:	4283      	cmp	r3, r0
 800a166:	d004      	beq.n	800a172 <__swbuf_r+0x62>
 800a168:	89a3      	ldrh	r3, [r4, #12]
 800a16a:	07db      	lsls	r3, r3, #31
 800a16c:	d506      	bpl.n	800a17c <__swbuf_r+0x6c>
 800a16e:	2e0a      	cmp	r6, #10
 800a170:	d104      	bne.n	800a17c <__swbuf_r+0x6c>
 800a172:	4621      	mov	r1, r4
 800a174:	4628      	mov	r0, r5
 800a176:	f7ff fa99 	bl	80096ac <_fflush_r>
 800a17a:	b988      	cbnz	r0, 800a1a0 <__swbuf_r+0x90>
 800a17c:	4638      	mov	r0, r7
 800a17e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a180:	4b0a      	ldr	r3, [pc, #40]	; (800a1ac <__swbuf_r+0x9c>)
 800a182:	429c      	cmp	r4, r3
 800a184:	d101      	bne.n	800a18a <__swbuf_r+0x7a>
 800a186:	68ac      	ldr	r4, [r5, #8]
 800a188:	e7cf      	b.n	800a12a <__swbuf_r+0x1a>
 800a18a:	4b09      	ldr	r3, [pc, #36]	; (800a1b0 <__swbuf_r+0xa0>)
 800a18c:	429c      	cmp	r4, r3
 800a18e:	bf08      	it	eq
 800a190:	68ec      	ldreq	r4, [r5, #12]
 800a192:	e7ca      	b.n	800a12a <__swbuf_r+0x1a>
 800a194:	4621      	mov	r1, r4
 800a196:	4628      	mov	r0, r5
 800a198:	f000 f80c 	bl	800a1b4 <__swsetup_r>
 800a19c:	2800      	cmp	r0, #0
 800a19e:	d0cb      	beq.n	800a138 <__swbuf_r+0x28>
 800a1a0:	f04f 37ff 	mov.w	r7, #4294967295
 800a1a4:	e7ea      	b.n	800a17c <__swbuf_r+0x6c>
 800a1a6:	bf00      	nop
 800a1a8:	0800a78c 	.word	0x0800a78c
 800a1ac:	0800a7ac 	.word	0x0800a7ac
 800a1b0:	0800a76c 	.word	0x0800a76c

0800a1b4 <__swsetup_r>:
 800a1b4:	4b32      	ldr	r3, [pc, #200]	; (800a280 <__swsetup_r+0xcc>)
 800a1b6:	b570      	push	{r4, r5, r6, lr}
 800a1b8:	681d      	ldr	r5, [r3, #0]
 800a1ba:	4606      	mov	r6, r0
 800a1bc:	460c      	mov	r4, r1
 800a1be:	b125      	cbz	r5, 800a1ca <__swsetup_r+0x16>
 800a1c0:	69ab      	ldr	r3, [r5, #24]
 800a1c2:	b913      	cbnz	r3, 800a1ca <__swsetup_r+0x16>
 800a1c4:	4628      	mov	r0, r5
 800a1c6:	f7fe ff0f 	bl	8008fe8 <__sinit>
 800a1ca:	4b2e      	ldr	r3, [pc, #184]	; (800a284 <__swsetup_r+0xd0>)
 800a1cc:	429c      	cmp	r4, r3
 800a1ce:	d10f      	bne.n	800a1f0 <__swsetup_r+0x3c>
 800a1d0:	686c      	ldr	r4, [r5, #4]
 800a1d2:	89a3      	ldrh	r3, [r4, #12]
 800a1d4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a1d8:	0719      	lsls	r1, r3, #28
 800a1da:	d42c      	bmi.n	800a236 <__swsetup_r+0x82>
 800a1dc:	06dd      	lsls	r5, r3, #27
 800a1de:	d411      	bmi.n	800a204 <__swsetup_r+0x50>
 800a1e0:	2309      	movs	r3, #9
 800a1e2:	6033      	str	r3, [r6, #0]
 800a1e4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a1e8:	81a3      	strh	r3, [r4, #12]
 800a1ea:	f04f 30ff 	mov.w	r0, #4294967295
 800a1ee:	e03e      	b.n	800a26e <__swsetup_r+0xba>
 800a1f0:	4b25      	ldr	r3, [pc, #148]	; (800a288 <__swsetup_r+0xd4>)
 800a1f2:	429c      	cmp	r4, r3
 800a1f4:	d101      	bne.n	800a1fa <__swsetup_r+0x46>
 800a1f6:	68ac      	ldr	r4, [r5, #8]
 800a1f8:	e7eb      	b.n	800a1d2 <__swsetup_r+0x1e>
 800a1fa:	4b24      	ldr	r3, [pc, #144]	; (800a28c <__swsetup_r+0xd8>)
 800a1fc:	429c      	cmp	r4, r3
 800a1fe:	bf08      	it	eq
 800a200:	68ec      	ldreq	r4, [r5, #12]
 800a202:	e7e6      	b.n	800a1d2 <__swsetup_r+0x1e>
 800a204:	0758      	lsls	r0, r3, #29
 800a206:	d512      	bpl.n	800a22e <__swsetup_r+0x7a>
 800a208:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a20a:	b141      	cbz	r1, 800a21e <__swsetup_r+0x6a>
 800a20c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a210:	4299      	cmp	r1, r3
 800a212:	d002      	beq.n	800a21a <__swsetup_r+0x66>
 800a214:	4630      	mov	r0, r6
 800a216:	f7ff facf 	bl	80097b8 <_free_r>
 800a21a:	2300      	movs	r3, #0
 800a21c:	6363      	str	r3, [r4, #52]	; 0x34
 800a21e:	89a3      	ldrh	r3, [r4, #12]
 800a220:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a224:	81a3      	strh	r3, [r4, #12]
 800a226:	2300      	movs	r3, #0
 800a228:	6063      	str	r3, [r4, #4]
 800a22a:	6923      	ldr	r3, [r4, #16]
 800a22c:	6023      	str	r3, [r4, #0]
 800a22e:	89a3      	ldrh	r3, [r4, #12]
 800a230:	f043 0308 	orr.w	r3, r3, #8
 800a234:	81a3      	strh	r3, [r4, #12]
 800a236:	6923      	ldr	r3, [r4, #16]
 800a238:	b94b      	cbnz	r3, 800a24e <__swsetup_r+0x9a>
 800a23a:	89a3      	ldrh	r3, [r4, #12]
 800a23c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a240:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a244:	d003      	beq.n	800a24e <__swsetup_r+0x9a>
 800a246:	4621      	mov	r1, r4
 800a248:	4630      	mov	r0, r6
 800a24a:	f000 f84d 	bl	800a2e8 <__smakebuf_r>
 800a24e:	89a0      	ldrh	r0, [r4, #12]
 800a250:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a254:	f010 0301 	ands.w	r3, r0, #1
 800a258:	d00a      	beq.n	800a270 <__swsetup_r+0xbc>
 800a25a:	2300      	movs	r3, #0
 800a25c:	60a3      	str	r3, [r4, #8]
 800a25e:	6963      	ldr	r3, [r4, #20]
 800a260:	425b      	negs	r3, r3
 800a262:	61a3      	str	r3, [r4, #24]
 800a264:	6923      	ldr	r3, [r4, #16]
 800a266:	b943      	cbnz	r3, 800a27a <__swsetup_r+0xc6>
 800a268:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a26c:	d1ba      	bne.n	800a1e4 <__swsetup_r+0x30>
 800a26e:	bd70      	pop	{r4, r5, r6, pc}
 800a270:	0781      	lsls	r1, r0, #30
 800a272:	bf58      	it	pl
 800a274:	6963      	ldrpl	r3, [r4, #20]
 800a276:	60a3      	str	r3, [r4, #8]
 800a278:	e7f4      	b.n	800a264 <__swsetup_r+0xb0>
 800a27a:	2000      	movs	r0, #0
 800a27c:	e7f7      	b.n	800a26e <__swsetup_r+0xba>
 800a27e:	bf00      	nop
 800a280:	200001f0 	.word	0x200001f0
 800a284:	0800a78c 	.word	0x0800a78c
 800a288:	0800a7ac 	.word	0x0800a7ac
 800a28c:	0800a76c 	.word	0x0800a76c

0800a290 <abort>:
 800a290:	b508      	push	{r3, lr}
 800a292:	2006      	movs	r0, #6
 800a294:	f000 f8d0 	bl	800a438 <raise>
 800a298:	2001      	movs	r0, #1
 800a29a:	f7f8 f939 	bl	8002510 <_exit>

0800a29e <__swhatbuf_r>:
 800a29e:	b570      	push	{r4, r5, r6, lr}
 800a2a0:	460e      	mov	r6, r1
 800a2a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a2a6:	2900      	cmp	r1, #0
 800a2a8:	b096      	sub	sp, #88	; 0x58
 800a2aa:	4614      	mov	r4, r2
 800a2ac:	461d      	mov	r5, r3
 800a2ae:	da07      	bge.n	800a2c0 <__swhatbuf_r+0x22>
 800a2b0:	2300      	movs	r3, #0
 800a2b2:	602b      	str	r3, [r5, #0]
 800a2b4:	89b3      	ldrh	r3, [r6, #12]
 800a2b6:	061a      	lsls	r2, r3, #24
 800a2b8:	d410      	bmi.n	800a2dc <__swhatbuf_r+0x3e>
 800a2ba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a2be:	e00e      	b.n	800a2de <__swhatbuf_r+0x40>
 800a2c0:	466a      	mov	r2, sp
 800a2c2:	f000 f8d5 	bl	800a470 <_fstat_r>
 800a2c6:	2800      	cmp	r0, #0
 800a2c8:	dbf2      	blt.n	800a2b0 <__swhatbuf_r+0x12>
 800a2ca:	9a01      	ldr	r2, [sp, #4]
 800a2cc:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a2d0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a2d4:	425a      	negs	r2, r3
 800a2d6:	415a      	adcs	r2, r3
 800a2d8:	602a      	str	r2, [r5, #0]
 800a2da:	e7ee      	b.n	800a2ba <__swhatbuf_r+0x1c>
 800a2dc:	2340      	movs	r3, #64	; 0x40
 800a2de:	2000      	movs	r0, #0
 800a2e0:	6023      	str	r3, [r4, #0]
 800a2e2:	b016      	add	sp, #88	; 0x58
 800a2e4:	bd70      	pop	{r4, r5, r6, pc}
	...

0800a2e8 <__smakebuf_r>:
 800a2e8:	898b      	ldrh	r3, [r1, #12]
 800a2ea:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a2ec:	079d      	lsls	r5, r3, #30
 800a2ee:	4606      	mov	r6, r0
 800a2f0:	460c      	mov	r4, r1
 800a2f2:	d507      	bpl.n	800a304 <__smakebuf_r+0x1c>
 800a2f4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a2f8:	6023      	str	r3, [r4, #0]
 800a2fa:	6123      	str	r3, [r4, #16]
 800a2fc:	2301      	movs	r3, #1
 800a2fe:	6163      	str	r3, [r4, #20]
 800a300:	b002      	add	sp, #8
 800a302:	bd70      	pop	{r4, r5, r6, pc}
 800a304:	ab01      	add	r3, sp, #4
 800a306:	466a      	mov	r2, sp
 800a308:	f7ff ffc9 	bl	800a29e <__swhatbuf_r>
 800a30c:	9900      	ldr	r1, [sp, #0]
 800a30e:	4605      	mov	r5, r0
 800a310:	4630      	mov	r0, r6
 800a312:	f7fe ff45 	bl	80091a0 <_malloc_r>
 800a316:	b948      	cbnz	r0, 800a32c <__smakebuf_r+0x44>
 800a318:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a31c:	059a      	lsls	r2, r3, #22
 800a31e:	d4ef      	bmi.n	800a300 <__smakebuf_r+0x18>
 800a320:	f023 0303 	bic.w	r3, r3, #3
 800a324:	f043 0302 	orr.w	r3, r3, #2
 800a328:	81a3      	strh	r3, [r4, #12]
 800a32a:	e7e3      	b.n	800a2f4 <__smakebuf_r+0xc>
 800a32c:	4b0d      	ldr	r3, [pc, #52]	; (800a364 <__smakebuf_r+0x7c>)
 800a32e:	62b3      	str	r3, [r6, #40]	; 0x28
 800a330:	89a3      	ldrh	r3, [r4, #12]
 800a332:	6020      	str	r0, [r4, #0]
 800a334:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a338:	81a3      	strh	r3, [r4, #12]
 800a33a:	9b00      	ldr	r3, [sp, #0]
 800a33c:	6163      	str	r3, [r4, #20]
 800a33e:	9b01      	ldr	r3, [sp, #4]
 800a340:	6120      	str	r0, [r4, #16]
 800a342:	b15b      	cbz	r3, 800a35c <__smakebuf_r+0x74>
 800a344:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a348:	4630      	mov	r0, r6
 800a34a:	f000 f8a3 	bl	800a494 <_isatty_r>
 800a34e:	b128      	cbz	r0, 800a35c <__smakebuf_r+0x74>
 800a350:	89a3      	ldrh	r3, [r4, #12]
 800a352:	f023 0303 	bic.w	r3, r3, #3
 800a356:	f043 0301 	orr.w	r3, r3, #1
 800a35a:	81a3      	strh	r3, [r4, #12]
 800a35c:	89a0      	ldrh	r0, [r4, #12]
 800a35e:	4305      	orrs	r5, r0
 800a360:	81a5      	strh	r5, [r4, #12]
 800a362:	e7cd      	b.n	800a300 <__smakebuf_r+0x18>
 800a364:	08008f81 	.word	0x08008f81

0800a368 <memmove>:
 800a368:	4288      	cmp	r0, r1
 800a36a:	b510      	push	{r4, lr}
 800a36c:	eb01 0402 	add.w	r4, r1, r2
 800a370:	d902      	bls.n	800a378 <memmove+0x10>
 800a372:	4284      	cmp	r4, r0
 800a374:	4623      	mov	r3, r4
 800a376:	d807      	bhi.n	800a388 <memmove+0x20>
 800a378:	1e43      	subs	r3, r0, #1
 800a37a:	42a1      	cmp	r1, r4
 800a37c:	d008      	beq.n	800a390 <memmove+0x28>
 800a37e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a382:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a386:	e7f8      	b.n	800a37a <memmove+0x12>
 800a388:	4402      	add	r2, r0
 800a38a:	4601      	mov	r1, r0
 800a38c:	428a      	cmp	r2, r1
 800a38e:	d100      	bne.n	800a392 <memmove+0x2a>
 800a390:	bd10      	pop	{r4, pc}
 800a392:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a396:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a39a:	e7f7      	b.n	800a38c <memmove+0x24>

0800a39c <_realloc_r>:
 800a39c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a39e:	4607      	mov	r7, r0
 800a3a0:	4614      	mov	r4, r2
 800a3a2:	460e      	mov	r6, r1
 800a3a4:	b921      	cbnz	r1, 800a3b0 <_realloc_r+0x14>
 800a3a6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800a3aa:	4611      	mov	r1, r2
 800a3ac:	f7fe bef8 	b.w	80091a0 <_malloc_r>
 800a3b0:	b922      	cbnz	r2, 800a3bc <_realloc_r+0x20>
 800a3b2:	f7ff fa01 	bl	80097b8 <_free_r>
 800a3b6:	4625      	mov	r5, r4
 800a3b8:	4628      	mov	r0, r5
 800a3ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a3bc:	f000 f87a 	bl	800a4b4 <_malloc_usable_size_r>
 800a3c0:	42a0      	cmp	r0, r4
 800a3c2:	d20f      	bcs.n	800a3e4 <_realloc_r+0x48>
 800a3c4:	4621      	mov	r1, r4
 800a3c6:	4638      	mov	r0, r7
 800a3c8:	f7fe feea 	bl	80091a0 <_malloc_r>
 800a3cc:	4605      	mov	r5, r0
 800a3ce:	2800      	cmp	r0, #0
 800a3d0:	d0f2      	beq.n	800a3b8 <_realloc_r+0x1c>
 800a3d2:	4631      	mov	r1, r6
 800a3d4:	4622      	mov	r2, r4
 800a3d6:	f7fe fecc 	bl	8009172 <memcpy>
 800a3da:	4631      	mov	r1, r6
 800a3dc:	4638      	mov	r0, r7
 800a3de:	f7ff f9eb 	bl	80097b8 <_free_r>
 800a3e2:	e7e9      	b.n	800a3b8 <_realloc_r+0x1c>
 800a3e4:	4635      	mov	r5, r6
 800a3e6:	e7e7      	b.n	800a3b8 <_realloc_r+0x1c>

0800a3e8 <_raise_r>:
 800a3e8:	291f      	cmp	r1, #31
 800a3ea:	b538      	push	{r3, r4, r5, lr}
 800a3ec:	4604      	mov	r4, r0
 800a3ee:	460d      	mov	r5, r1
 800a3f0:	d904      	bls.n	800a3fc <_raise_r+0x14>
 800a3f2:	2316      	movs	r3, #22
 800a3f4:	6003      	str	r3, [r0, #0]
 800a3f6:	f04f 30ff 	mov.w	r0, #4294967295
 800a3fa:	bd38      	pop	{r3, r4, r5, pc}
 800a3fc:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800a3fe:	b112      	cbz	r2, 800a406 <_raise_r+0x1e>
 800a400:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a404:	b94b      	cbnz	r3, 800a41a <_raise_r+0x32>
 800a406:	4620      	mov	r0, r4
 800a408:	f000 f830 	bl	800a46c <_getpid_r>
 800a40c:	462a      	mov	r2, r5
 800a40e:	4601      	mov	r1, r0
 800a410:	4620      	mov	r0, r4
 800a412:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a416:	f000 b817 	b.w	800a448 <_kill_r>
 800a41a:	2b01      	cmp	r3, #1
 800a41c:	d00a      	beq.n	800a434 <_raise_r+0x4c>
 800a41e:	1c59      	adds	r1, r3, #1
 800a420:	d103      	bne.n	800a42a <_raise_r+0x42>
 800a422:	2316      	movs	r3, #22
 800a424:	6003      	str	r3, [r0, #0]
 800a426:	2001      	movs	r0, #1
 800a428:	e7e7      	b.n	800a3fa <_raise_r+0x12>
 800a42a:	2400      	movs	r4, #0
 800a42c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800a430:	4628      	mov	r0, r5
 800a432:	4798      	blx	r3
 800a434:	2000      	movs	r0, #0
 800a436:	e7e0      	b.n	800a3fa <_raise_r+0x12>

0800a438 <raise>:
 800a438:	4b02      	ldr	r3, [pc, #8]	; (800a444 <raise+0xc>)
 800a43a:	4601      	mov	r1, r0
 800a43c:	6818      	ldr	r0, [r3, #0]
 800a43e:	f7ff bfd3 	b.w	800a3e8 <_raise_r>
 800a442:	bf00      	nop
 800a444:	200001f0 	.word	0x200001f0

0800a448 <_kill_r>:
 800a448:	b538      	push	{r3, r4, r5, lr}
 800a44a:	4d07      	ldr	r5, [pc, #28]	; (800a468 <_kill_r+0x20>)
 800a44c:	2300      	movs	r3, #0
 800a44e:	4604      	mov	r4, r0
 800a450:	4608      	mov	r0, r1
 800a452:	4611      	mov	r1, r2
 800a454:	602b      	str	r3, [r5, #0]
 800a456:	f7f8 f84b 	bl	80024f0 <_kill>
 800a45a:	1c43      	adds	r3, r0, #1
 800a45c:	d102      	bne.n	800a464 <_kill_r+0x1c>
 800a45e:	682b      	ldr	r3, [r5, #0]
 800a460:	b103      	cbz	r3, 800a464 <_kill_r+0x1c>
 800a462:	6023      	str	r3, [r4, #0]
 800a464:	bd38      	pop	{r3, r4, r5, pc}
 800a466:	bf00      	nop
 800a468:	20005150 	.word	0x20005150

0800a46c <_getpid_r>:
 800a46c:	f7f8 b838 	b.w	80024e0 <_getpid>

0800a470 <_fstat_r>:
 800a470:	b538      	push	{r3, r4, r5, lr}
 800a472:	4d07      	ldr	r5, [pc, #28]	; (800a490 <_fstat_r+0x20>)
 800a474:	2300      	movs	r3, #0
 800a476:	4604      	mov	r4, r0
 800a478:	4608      	mov	r0, r1
 800a47a:	4611      	mov	r1, r2
 800a47c:	602b      	str	r3, [r5, #0]
 800a47e:	f7f8 f896 	bl	80025ae <_fstat>
 800a482:	1c43      	adds	r3, r0, #1
 800a484:	d102      	bne.n	800a48c <_fstat_r+0x1c>
 800a486:	682b      	ldr	r3, [r5, #0]
 800a488:	b103      	cbz	r3, 800a48c <_fstat_r+0x1c>
 800a48a:	6023      	str	r3, [r4, #0]
 800a48c:	bd38      	pop	{r3, r4, r5, pc}
 800a48e:	bf00      	nop
 800a490:	20005150 	.word	0x20005150

0800a494 <_isatty_r>:
 800a494:	b538      	push	{r3, r4, r5, lr}
 800a496:	4d06      	ldr	r5, [pc, #24]	; (800a4b0 <_isatty_r+0x1c>)
 800a498:	2300      	movs	r3, #0
 800a49a:	4604      	mov	r4, r0
 800a49c:	4608      	mov	r0, r1
 800a49e:	602b      	str	r3, [r5, #0]
 800a4a0:	f7f8 f895 	bl	80025ce <_isatty>
 800a4a4:	1c43      	adds	r3, r0, #1
 800a4a6:	d102      	bne.n	800a4ae <_isatty_r+0x1a>
 800a4a8:	682b      	ldr	r3, [r5, #0]
 800a4aa:	b103      	cbz	r3, 800a4ae <_isatty_r+0x1a>
 800a4ac:	6023      	str	r3, [r4, #0]
 800a4ae:	bd38      	pop	{r3, r4, r5, pc}
 800a4b0:	20005150 	.word	0x20005150

0800a4b4 <_malloc_usable_size_r>:
 800a4b4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a4b8:	1f18      	subs	r0, r3, #4
 800a4ba:	2b00      	cmp	r3, #0
 800a4bc:	bfbc      	itt	lt
 800a4be:	580b      	ldrlt	r3, [r1, r0]
 800a4c0:	18c0      	addlt	r0, r0, r3
 800a4c2:	4770      	bx	lr

0800a4c4 <_gettimeofday>:
 800a4c4:	4b02      	ldr	r3, [pc, #8]	; (800a4d0 <_gettimeofday+0xc>)
 800a4c6:	2258      	movs	r2, #88	; 0x58
 800a4c8:	601a      	str	r2, [r3, #0]
 800a4ca:	f04f 30ff 	mov.w	r0, #4294967295
 800a4ce:	4770      	bx	lr
 800a4d0:	20005150 	.word	0x20005150

0800a4d4 <_init>:
 800a4d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a4d6:	bf00      	nop
 800a4d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a4da:	bc08      	pop	{r3}
 800a4dc:	469e      	mov	lr, r3
 800a4de:	4770      	bx	lr

0800a4e0 <_fini>:
 800a4e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a4e2:	bf00      	nop
 800a4e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a4e6:	bc08      	pop	{r3}
 800a4e8:	469e      	mov	lr, r3
 800a4ea:	4770      	bx	lr
