<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_64_1_1_U11" SOURCE="fmm_hls_greedy_potential.cpp:306" VARIABLE="mul_ln306" MODULE="Block_entry_proc_1" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln307_fu_128_p2" SOURCE="fmm_hls_greedy_potential.cpp:307" VARIABLE="icmp_ln307" MODULE="Block_entry_proc_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setlt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln307_1_fu_133_p2" SOURCE="fmm_hls_greedy_potential.cpp:307" VARIABLE="icmp_ln307_1" MODULE="Block_entry_proc_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln307_fu_138_p2" SOURCE="fmm_hls_greedy_potential.cpp:307" VARIABLE="and_ln307" MODULE="Block_entry_proc_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln308_fu_110_p2" SOURCE="fmm_hls_greedy_potential.cpp:308" VARIABLE="xor_ln308" MODULE="Block_entry_proc_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setlt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln308_fu_116_p2" SOURCE="fmm_hls_greedy_potential.cpp:308" VARIABLE="icmp_ln308" MODULE="Block_entry_proc_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln308_fu_122_p2" SOURCE="fmm_hls_greedy_potential.cpp:308" VARIABLE="and_ln308" MODULE="Block_entry_proc_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln50_fu_84_p2" SOURCE="fmm_hls_greedy_potential.cpp:50" VARIABLE="icmp_ln50" MODULE="load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_52_2" LOOP="VITIS_LOOP_50_1_VITIS_LOOP_52_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_1_fu_90_p2" SOURCE="fmm_hls_greedy_potential.cpp:50" VARIABLE="add_ln50_1" MODULE="load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_52_2" LOOP="VITIS_LOOP_50_1_VITIS_LOOP_52_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_fu_102_p2" SOURCE="fmm_hls_greedy_potential.cpp:50" VARIABLE="add_ln50" MODULE="load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_52_2" LOOP="VITIS_LOOP_50_1_VITIS_LOOP_52_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln52_fu_108_p2" SOURCE="fmm_hls_greedy_potential.cpp:52" VARIABLE="icmp_ln52" MODULE="load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_52_2" LOOP="VITIS_LOOP_50_1_VITIS_LOOP_52_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_fu_114_p3" SOURCE="fmm_hls_greedy_potential.cpp:50" VARIABLE="select_ln50" MODULE="load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_52_2" LOOP="VITIS_LOOP_50_1_VITIS_LOOP_52_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_1_fu_122_p3" SOURCE="fmm_hls_greedy_potential.cpp:50" VARIABLE="select_ln50_1" MODULE="load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_52_2" LOOP="VITIS_LOOP_50_1_VITIS_LOOP_52_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_fu_166_p2" SOURCE="fmm_hls_greedy_potential.cpp:52" VARIABLE="add_ln52" MODULE="load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_52_2" LOOP="VITIS_LOOP_50_1_VITIS_LOOP_52_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setlt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln60_fu_189_p2" SOURCE="fmm_hls_greedy_potential.cpp:60" VARIABLE="icmp_ln60" MODULE="load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_59_3_VITIS_LOOP_60_4" LOOP="VITIS_LOOP_59_3_VITIS_LOOP_60_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln59_fu_194_p2" SOURCE="fmm_hls_greedy_potential.cpp:59" VARIABLE="icmp_ln59" MODULE="load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_59_3_VITIS_LOOP_60_4" LOOP="VITIS_LOOP_59_3_VITIS_LOOP_60_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_1_fu_199_p2" SOURCE="fmm_hls_greedy_potential.cpp:59" VARIABLE="add_ln59_1" MODULE="load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_59_3_VITIS_LOOP_60_4" LOOP="VITIS_LOOP_59_3_VITIS_LOOP_60_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_fu_208_p2" SOURCE="fmm_hls_greedy_potential.cpp:59" VARIABLE="add_ln59" MODULE="load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_59_3_VITIS_LOOP_60_4" LOOP="VITIS_LOOP_59_3_VITIS_LOOP_60_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln59_fu_214_p3" SOURCE="fmm_hls_greedy_potential.cpp:59" VARIABLE="select_ln59" MODULE="load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_59_3_VITIS_LOOP_60_4" LOOP="VITIS_LOOP_59_3_VITIS_LOOP_60_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln59_1_fu_222_p3" SOURCE="fmm_hls_greedy_potential.cpp:59" VARIABLE="select_ln59_1" MODULE="load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_59_3_VITIS_LOOP_60_4" LOOP="VITIS_LOOP_59_3_VITIS_LOOP_60_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1_fu_254_p2" SOURCE="fmm_hls_greedy_potential.cpp:66" VARIABLE="add_ln66_1" MODULE="load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_59_3_VITIS_LOOP_60_4" LOOP="VITIS_LOOP_59_3_VITIS_LOOP_60_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_31ns_62_1_1_U20" SOURCE="fmm_hls_greedy_potential.cpp:59" VARIABLE="empty" MODULE="load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_59_3_VITIS_LOOP_60_4" LOOP="VITIS_LOOP_59_3_VITIS_LOOP_60_4" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_fu_293_p2" SOURCE="fmm_hls_greedy_potential.cpp:66" VARIABLE="add_ln66" MODULE="load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_59_3_VITIS_LOOP_60_4" LOOP="VITIS_LOOP_59_3_VITIS_LOOP_60_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_fu_305_p2" SOURCE="fmm_hls_greedy_potential.cpp:62" VARIABLE="add_ln62" MODULE="load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_59_3_VITIS_LOOP_60_4" LOOP="VITIS_LOOP_59_3_VITIS_LOOP_60_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln63_fu_320_p2" SOURCE="fmm_hls_greedy_potential.cpp:63" VARIABLE="icmp_ln63" MODULE="load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_59_3_VITIS_LOOP_60_4" LOOP="VITIS_LOOP_59_3_VITIS_LOOP_60_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_fu_334_p2" SOURCE="fmm_hls_greedy_potential.cpp:64" VARIABLE="add_ln64" MODULE="load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_59_3_VITIS_LOOP_60_4" LOOP="VITIS_LOOP_59_3_VITIS_LOOP_60_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_fu_268_p2" SOURCE="fmm_hls_greedy_potential.cpp:60" VARIABLE="add_ln60" MODULE="load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_59_3_VITIS_LOOP_60_4" LOOP="VITIS_LOOP_59_3_VITIS_LOOP_60_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="empty_41_fu_115_p2" SOURCE="" VARIABLE="empty_41" MODULE="load_matrix_from_dram_safe" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="smax_fu_121_p3" SOURCE="" VARIABLE="smax" MODULE="load_matrix_from_dram_safe" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="empty_42_fu_129_p2" SOURCE="" VARIABLE="empty_42" MODULE="load_matrix_from_dram_safe" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="smax2_fu_135_p3" SOURCE="" VARIABLE="smax2" MODULE="load_matrix_from_dram_safe" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_31ns_31ns_62_1_1_U28" SOURCE="fmm_hls_greedy_potential.cpp:59" VARIABLE="mul_ln59" MODULE="load_matrix_from_dram_safe" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setlt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln93_fu_133_p2" SOURCE="fmm_hls_greedy_potential.cpp:93" VARIABLE="icmp_ln93" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1" LOOP="VITIS_LOOP_104_1_VITIS_LOOP_93_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln107_fu_252_p2" SOURCE="fmm_hls_greedy_potential.cpp:107" VARIABLE="icmp_ln107" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1" LOOP="VITIS_LOOP_104_1_VITIS_LOOP_93_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln107_fu_258_p2" SOURCE="fmm_hls_greedy_potential.cpp:107" VARIABLE="add_ln107" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1" LOOP="VITIS_LOOP_104_1_VITIS_LOOP_93_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln107_fu_264_p3" SOURCE="fmm_hls_greedy_potential.cpp:107" VARIABLE="select_ln107" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1" LOOP="VITIS_LOOP_104_1_VITIS_LOOP_93_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="s_12_fu_276_p2" SOURCE="fmm_hls_greedy_potential.cpp:107" VARIABLE="s_12" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1" LOOP="VITIS_LOOP_104_1_VITIS_LOOP_93_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln104_fu_138_p2" SOURCE="fmm_hls_greedy_potential.cpp:104" VARIABLE="icmp_ln104" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1" LOOP="VITIS_LOOP_104_1_VITIS_LOOP_93_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln104_2_fu_143_p2" SOURCE="fmm_hls_greedy_potential.cpp:104" VARIABLE="add_ln104_2" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1" LOOP="VITIS_LOOP_104_1_VITIS_LOOP_93_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln104_fu_210_p2" SOURCE="fmm_hls_greedy_potential.cpp:104" VARIABLE="add_ln104" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1" LOOP="VITIS_LOOP_104_1_VITIS_LOOP_93_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln104_fu_149_p3" SOURCE="fmm_hls_greedy_potential.cpp:104" VARIABLE="select_ln104" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1" LOOP="VITIS_LOOP_104_1_VITIS_LOOP_93_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln104_1_fu_283_p3" SOURCE="fmm_hls_greedy_potential.cpp:104" VARIABLE="select_ln104_1" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1" LOOP="VITIS_LOOP_104_1_VITIS_LOOP_93_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln104_2_fu_216_p3" SOURCE="fmm_hls_greedy_potential.cpp:104" VARIABLE="select_ln104_2" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1" LOOP="VITIS_LOOP_104_1_VITIS_LOOP_93_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln104_3_fu_290_p3" SOURCE="fmm_hls_greedy_potential.cpp:104" VARIABLE="select_ln104_3" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1" LOOP="VITIS_LOOP_104_1_VITIS_LOOP_93_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_3_fu_181_p2" SOURCE="fmm_hls_greedy_potential.cpp:95" VARIABLE="add_ln95_3" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1" LOOP="VITIS_LOOP_104_1_VITIS_LOOP_93_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_2_fu_227_p2" SOURCE="fmm_hls_greedy_potential.cpp:95" VARIABLE="add_ln95_2" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1" LOOP="VITIS_LOOP_104_1_VITIS_LOOP_93_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln95_fu_297_p2" SOURCE="fmm_hls_greedy_potential.cpp:95" VARIABLE="icmp_ln95" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1" LOOP="VITIS_LOOP_104_1_VITIS_LOOP_93_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_fu_303_p2" SOURCE="fmm_hls_greedy_potential.cpp:95" VARIABLE="add_ln95" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1" LOOP="VITIS_LOOP_104_1_VITIS_LOOP_93_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="cnt_4_fu_309_p3" SOURCE="fmm_hls_greedy_potential.cpp:95" VARIABLE="cnt_4" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1" LOOP="VITIS_LOOP_104_1_VITIS_LOOP_93_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_fu_191_p2" SOURCE="fmm_hls_greedy_potential.cpp:93" VARIABLE="add_ln93" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1" LOOP="VITIS_LOOP_104_1_VITIS_LOOP_93_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setlt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln116_fu_135_p2" SOURCE="fmm_hls_greedy_potential.cpp:116" VARIABLE="icmp_ln116" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1" LOOP="VITIS_LOOP_116_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_fu_141_p2" SOURCE="fmm_hls_greedy_potential.cpp:116" VARIABLE="add_ln116" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1" LOOP="VITIS_LOOP_116_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_fu_151_p2" SOURCE="fmm_hls_greedy_potential.cpp:118" VARIABLE="add_ln118" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1" LOOP="VITIS_LOOP_116_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln119_fu_201_p2" SOURCE="fmm_hls_greedy_potential.cpp:119" VARIABLE="icmp_ln119" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1" LOOP="VITIS_LOOP_116_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln121_fu_207_p2" SOURCE="fmm_hls_greedy_potential.cpp:121" VARIABLE="icmp_ln121" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1" LOOP="VITIS_LOOP_116_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln122_fu_212_p2" SOURCE="fmm_hls_greedy_potential.cpp:122" VARIABLE="icmp_ln122" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1" LOOP="VITIS_LOOP_116_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_7_fu_217_p2" SOURCE="fmm_hls_greedy_potential.cpp:122" VARIABLE="p_7" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1" LOOP="VITIS_LOOP_116_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln123_fu_226_p2" SOURCE="fmm_hls_greedy_potential.cpp:123" VARIABLE="sub_ln123" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1" LOOP="VITIS_LOOP_116_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln123_fu_236_p2" SOURCE="fmm_hls_greedy_potential.cpp:123" VARIABLE="icmp_ln123" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1" LOOP="VITIS_LOOP_116_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln123_fu_242_p2" SOURCE="fmm_hls_greedy_potential.cpp:123" VARIABLE="add_ln123" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1" LOOP="VITIS_LOOP_116_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="n_8_fu_248_p3" SOURCE="fmm_hls_greedy_potential.cpp:123" VARIABLE="n_8" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1" LOOP="VITIS_LOOP_116_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln121_fu_256_p2" SOURCE="fmm_hls_greedy_potential.cpp:121" VARIABLE="or_ln121" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1" LOOP="VITIS_LOOP_116_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln122_fu_262_p2" SOURCE="fmm_hls_greedy_potential.cpp:122" VARIABLE="xor_ln122" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1" LOOP="VITIS_LOOP_116_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln122_fu_268_p2" SOURCE="fmm_hls_greedy_potential.cpp:122" VARIABLE="or_ln122" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1" LOOP="VITIS_LOOP_116_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="p_3_fu_274_p3" SOURCE="fmm_hls_greedy_potential.cpp:122" VARIABLE="p_3" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1" LOOP="VITIS_LOOP_116_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln122_1_fu_282_p2" SOURCE="fmm_hls_greedy_potential.cpp:122" VARIABLE="or_ln122_1" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1" LOOP="VITIS_LOOP_116_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="n_2_fu_288_p3" SOURCE="fmm_hls_greedy_potential.cpp:122" VARIABLE="n_2" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1" LOOP="VITIS_LOOP_116_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setlt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln116_fu_113_p2" SOURCE="fmm_hls_greedy_potential.cpp:116" VARIABLE="icmp_ln116" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13" LOOP="VITIS_LOOP_116_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_fu_119_p2" SOURCE="fmm_hls_greedy_potential.cpp:116" VARIABLE="add_ln116" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13" LOOP="VITIS_LOOP_116_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_fu_129_p2" SOURCE="fmm_hls_greedy_potential.cpp:118" VARIABLE="add_ln118" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13" LOOP="VITIS_LOOP_116_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln119_fu_177_p2" SOURCE="fmm_hls_greedy_potential.cpp:119" VARIABLE="icmp_ln119" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13" LOOP="VITIS_LOOP_116_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln121_fu_183_p2" SOURCE="fmm_hls_greedy_potential.cpp:121" VARIABLE="icmp_ln121" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13" LOOP="VITIS_LOOP_116_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln122_fu_189_p2" SOURCE="fmm_hls_greedy_potential.cpp:122" VARIABLE="icmp_ln122" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13" LOOP="VITIS_LOOP_116_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln121_fu_195_p2" SOURCE="fmm_hls_greedy_potential.cpp:121" VARIABLE="and_ln121" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13" LOOP="VITIS_LOOP_116_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln122_fu_201_p2" SOURCE="fmm_hls_greedy_potential.cpp:122" VARIABLE="add_ln122" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13" LOOP="VITIS_LOOP_116_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln121_fu_207_p3" SOURCE="fmm_hls_greedy_potential.cpp:121" VARIABLE="select_ln121" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13" LOOP="VITIS_LOOP_116_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="p_4_fu_215_p3" SOURCE="fmm_hls_greedy_potential.cpp:119" VARIABLE="p_4" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13" LOOP="VITIS_LOOP_116_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setlt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln136_fu_106_p2" SOURCE="fmm_hls_greedy_potential.cpp:136" VARIABLE="icmp_ln136" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1" LOOP="VITIS_LOOP_136_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln136_fu_112_p2" SOURCE="fmm_hls_greedy_potential.cpp:136" VARIABLE="add_ln136" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1" LOOP="VITIS_LOOP_136_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln138_fu_122_p2" SOURCE="fmm_hls_greedy_potential.cpp:138" VARIABLE="add_ln138" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1" LOOP="VITIS_LOOP_136_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln140_fu_133_p2" SOURCE="fmm_hls_greedy_potential.cpp:140" VARIABLE="add_ln140" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1" LOOP="VITIS_LOOP_136_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln145_fu_139_p2" SOURCE="fmm_hls_greedy_potential.cpp:145" VARIABLE="add_ln145" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1" LOOP="VITIS_LOOP_136_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln139_fu_158_p2" SOURCE="fmm_hls_greedy_potential.cpp:139" VARIABLE="icmp_ln139" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1" LOOP="VITIS_LOOP_136_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln141_fu_164_p2" SOURCE="fmm_hls_greedy_potential.cpp:141" VARIABLE="icmp_ln141" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1" LOOP="VITIS_LOOP_136_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_fu_170_p2" SOURCE="fmm_hls_greedy_potential.cpp:142" VARIABLE="icmp_ln142" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1" LOOP="VITIS_LOOP_136_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setlt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln116_fu_196_p2" SOURCE="fmm_hls_greedy_potential.cpp:116" VARIABLE="icmp_ln116" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1" LOOP="VITIS_LOOP_193_2_VITIS_LOOP_116_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln197_fu_328_p2" SOURCE="fmm_hls_greedy_potential.cpp:197" VARIABLE="icmp_ln197" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1" LOOP="VITIS_LOOP_193_2_VITIS_LOOP_116_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="s_7_fu_346_p3" SOURCE="fmm_hls_greedy_potential.cpp:197" VARIABLE="s_7" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1" LOOP="VITIS_LOOP_193_2_VITIS_LOOP_116_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln198_fu_364_p2" SOURCE="fmm_hls_greedy_potential.cpp:198" VARIABLE="icmp_ln198" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1" LOOP="VITIS_LOOP_193_2_VITIS_LOOP_116_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="s_9_fu_382_p3" SOURCE="fmm_hls_greedy_potential.cpp:198" VARIABLE="s_9" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1" LOOP="VITIS_LOOP_193_2_VITIS_LOOP_116_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln193_fu_201_p2" SOURCE="fmm_hls_greedy_potential.cpp:193" VARIABLE="icmp_ln193" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1" LOOP="VITIS_LOOP_193_2_VITIS_LOOP_116_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln193_fu_206_p2" SOURCE="fmm_hls_greedy_potential.cpp:193" VARIABLE="add_ln193" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1" LOOP="VITIS_LOOP_193_2_VITIS_LOOP_116_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln193_1_fu_215_p2" SOURCE="fmm_hls_greedy_potential.cpp:193" VARIABLE="add_ln193_1" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1" LOOP="VITIS_LOOP_193_2_VITIS_LOOP_116_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln194_fu_221_p3" SOURCE="fmm_hls_greedy_potential.cpp:194" VARIABLE="select_ln194" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1" LOOP="VITIS_LOOP_193_2_VITIS_LOOP_116_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln194_1_fu_391_p3" SOURCE="fmm_hls_greedy_potential.cpp:194" VARIABLE="select_ln194_1" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1" LOOP="VITIS_LOOP_193_2_VITIS_LOOP_116_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln194_2_fu_398_p3" SOURCE="fmm_hls_greedy_potential.cpp:194" VARIABLE="select_ln194_2" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1" LOOP="VITIS_LOOP_193_2_VITIS_LOOP_116_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln193_fu_229_p3" SOURCE="fmm_hls_greedy_potential.cpp:193" VARIABLE="select_ln193" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1" LOOP="VITIS_LOOP_193_2_VITIS_LOOP_116_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln193_1_fu_405_p3" SOURCE="fmm_hls_greedy_potential.cpp:193" VARIABLE="select_ln193_1" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1" LOOP="VITIS_LOOP_193_2_VITIS_LOOP_116_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_fu_290_p2" SOURCE="fmm_hls_greedy_potential.cpp:118" VARIABLE="add_ln118" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1" LOOP="VITIS_LOOP_193_2_VITIS_LOOP_116_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln119_fu_412_p2" SOURCE="fmm_hls_greedy_potential.cpp:119" VARIABLE="icmp_ln119" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1" LOOP="VITIS_LOOP_193_2_VITIS_LOOP_116_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln121_fu_418_p2" SOURCE="fmm_hls_greedy_potential.cpp:121" VARIABLE="icmp_ln121" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1" LOOP="VITIS_LOOP_193_2_VITIS_LOOP_116_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln122_fu_424_p2" SOURCE="fmm_hls_greedy_potential.cpp:122" VARIABLE="icmp_ln122" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1" LOOP="VITIS_LOOP_193_2_VITIS_LOOP_116_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_5_fu_430_p2" SOURCE="fmm_hls_greedy_potential.cpp:122" VARIABLE="p_5" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1" LOOP="VITIS_LOOP_193_2_VITIS_LOOP_116_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln123_fu_440_p2" SOURCE="fmm_hls_greedy_potential.cpp:123" VARIABLE="sub_ln123" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1" LOOP="VITIS_LOOP_193_2_VITIS_LOOP_116_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln123_fu_450_p2" SOURCE="fmm_hls_greedy_potential.cpp:123" VARIABLE="icmp_ln123" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1" LOOP="VITIS_LOOP_193_2_VITIS_LOOP_116_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln123_fu_456_p2" SOURCE="fmm_hls_greedy_potential.cpp:123" VARIABLE="add_ln123" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1" LOOP="VITIS_LOOP_193_2_VITIS_LOOP_116_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="n_4_fu_462_p3" SOURCE="fmm_hls_greedy_potential.cpp:123" VARIABLE="n_4" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1" LOOP="VITIS_LOOP_193_2_VITIS_LOOP_116_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln121_fu_470_p2" SOURCE="fmm_hls_greedy_potential.cpp:121" VARIABLE="or_ln121" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1" LOOP="VITIS_LOOP_193_2_VITIS_LOOP_116_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln122_fu_476_p2" SOURCE="fmm_hls_greedy_potential.cpp:122" VARIABLE="or_ln122" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1" LOOP="VITIS_LOOP_193_2_VITIS_LOOP_116_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="n_5_fu_482_p3" SOURCE="fmm_hls_greedy_potential.cpp:122" VARIABLE="n_5" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1" LOOP="VITIS_LOOP_193_2_VITIS_LOOP_116_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln122_fu_490_p2" SOURCE="fmm_hls_greedy_potential.cpp:122" VARIABLE="xor_ln122" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1" LOOP="VITIS_LOOP_193_2_VITIS_LOOP_116_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln122_2_fu_496_p2" SOURCE="fmm_hls_greedy_potential.cpp:122" VARIABLE="or_ln122_2" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1" LOOP="VITIS_LOOP_193_2_VITIS_LOOP_116_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="p_6_fu_502_p3" SOURCE="fmm_hls_greedy_potential.cpp:122" VARIABLE="p_6" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1" LOOP="VITIS_LOOP_193_2_VITIS_LOOP_116_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_fu_249_p2" SOURCE="fmm_hls_greedy_potential.cpp:116" VARIABLE="add_ln116" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1" LOOP="VITIS_LOOP_193_2_VITIS_LOOP_116_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setlt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln158_fu_102_p2" SOURCE="fmm_hls_greedy_potential.cpp:158" VARIABLE="icmp_ln158" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1" LOOP="VITIS_LOOP_158_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln158_fu_108_p2" SOURCE="fmm_hls_greedy_potential.cpp:158" VARIABLE="add_ln158" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1" LOOP="VITIS_LOOP_158_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln160_2_fu_138_p2" SOURCE="fmm_hls_greedy_potential.cpp:160" VARIABLE="add_ln160_2" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1" LOOP="VITIS_LOOP_158_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln160_fu_148_p2" SOURCE="fmm_hls_greedy_potential.cpp:160" VARIABLE="add_ln160" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1" LOOP="VITIS_LOOP_158_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln161_fu_159_p2" SOURCE="fmm_hls_greedy_potential.cpp:161" VARIABLE="icmp_ln161" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1" LOOP="VITIS_LOOP_158_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln166_2_fu_153_p2" SOURCE="fmm_hls_greedy_potential.cpp:166" VARIABLE="add_ln166_2" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2" LOOP="VITIS_LOOP_164_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln166_fu_163_p2" SOURCE="fmm_hls_greedy_potential.cpp:166" VARIABLE="add_ln166" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2" LOOP="VITIS_LOOP_164_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln167_fu_196_p2" SOURCE="fmm_hls_greedy_potential.cpp:167" VARIABLE="icmp_ln167" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2" LOOP="VITIS_LOOP_164_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="move_type_4_fu_202_p3" SOURCE="fmm_hls_greedy_potential.cpp:167" VARIABLE="move_type_4" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2" LOOP="VITIS_LOOP_164_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="row2_4_fu_211_p3" SOURCE="fmm_hls_greedy_potential.cpp:167" VARIABLE="row2_4" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2" LOOP="VITIS_LOOP_164_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln164_fu_178_p2" SOURCE="fmm_hls_greedy_potential.cpp:164" VARIABLE="add_ln164" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2" LOOP="VITIS_LOOP_164_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln164_fu_184_p2" SOURCE="fmm_hls_greedy_potential.cpp:164" VARIABLE="icmp_ln164" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2" LOOP="VITIS_LOOP_164_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="or_cond284_i_fu_219_p2" SOURCE="fmm_hls_greedy_potential.cpp:167" VARIABLE="or_cond284_i" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2" LOOP="VITIS_LOOP_164_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="cmp80_i_i431_i_i_fu_105_p2" SOURCE="" VARIABLE="cmp80_i_i431_i_i" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setlt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln175_fu_123_p2" SOURCE="fmm_hls_greedy_potential.cpp:175" VARIABLE="icmp_ln175" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3" LOOP="VITIS_LOOP_175_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln175_fu_129_p2" SOURCE="fmm_hls_greedy_potential.cpp:175" VARIABLE="add_ln175" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3" LOOP="VITIS_LOOP_175_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln177_fu_139_p2" SOURCE="fmm_hls_greedy_potential.cpp:177" VARIABLE="add_ln177" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3" LOOP="VITIS_LOOP_175_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln180_fu_161_p2" SOURCE="fmm_hls_greedy_potential.cpp:180" VARIABLE="add_ln180" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3" LOOP="VITIS_LOOP_175_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_fu_170_p2" SOURCE="fmm_hls_greedy_potential.cpp:182" VARIABLE="add_ln182" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3" LOOP="VITIS_LOOP_175_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln178_fu_155_p2" SOURCE="fmm_hls_greedy_potential.cpp:178" VARIABLE="icmp_ln178" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3" LOOP="VITIS_LOOP_175_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="v2_fu_179_p2" SOURCE="fmm_hls_greedy_potential.cpp:181" VARIABLE="v2" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3" LOOP="VITIS_LOOP_175_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="v2_2_fu_184_p3" SOURCE="fmm_hls_greedy_potential.cpp:181" VARIABLE="v2_2" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3" LOOP="VITIS_LOOP_175_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setlt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln116_fu_115_p2" SOURCE="fmm_hls_greedy_potential.cpp:116" VARIABLE="icmp_ln116" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14" LOOP="VITIS_LOOP_116_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_fu_121_p2" SOURCE="fmm_hls_greedy_potential.cpp:116" VARIABLE="add_ln116" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14" LOOP="VITIS_LOOP_116_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_fu_131_p2" SOURCE="fmm_hls_greedy_potential.cpp:118" VARIABLE="add_ln118" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14" LOOP="VITIS_LOOP_116_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln119_fu_178_p2" SOURCE="fmm_hls_greedy_potential.cpp:119" VARIABLE="icmp_ln119" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14" LOOP="VITIS_LOOP_116_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln121_fu_184_p2" SOURCE="fmm_hls_greedy_potential.cpp:121" VARIABLE="icmp_ln121" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14" LOOP="VITIS_LOOP_116_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln122_fu_189_p2" SOURCE="fmm_hls_greedy_potential.cpp:122" VARIABLE="icmp_ln122" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14" LOOP="VITIS_LOOP_116_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln123_fu_197_p2" SOURCE="fmm_hls_greedy_potential.cpp:123" VARIABLE="sub_ln123" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14" LOOP="VITIS_LOOP_116_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln123_fu_207_p2" SOURCE="fmm_hls_greedy_potential.cpp:123" VARIABLE="icmp_ln123" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14" LOOP="VITIS_LOOP_116_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln123_fu_213_p2" SOURCE="fmm_hls_greedy_potential.cpp:123" VARIABLE="add_ln123" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14" LOOP="VITIS_LOOP_116_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="n_6_fu_219_p3" SOURCE="fmm_hls_greedy_potential.cpp:123" VARIABLE="n_6" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14" LOOP="VITIS_LOOP_116_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln121_fu_227_p2" SOURCE="fmm_hls_greedy_potential.cpp:121" VARIABLE="or_ln121" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14" LOOP="VITIS_LOOP_116_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln121_1_fu_233_p2" SOURCE="fmm_hls_greedy_potential.cpp:121" VARIABLE="or_ln121_1" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14" LOOP="VITIS_LOOP_116_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="n_7_fu_239_p3" SOURCE="fmm_hls_greedy_potential.cpp:121" VARIABLE="n_7" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14" LOOP="VITIS_LOOP_116_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setlt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln136_fu_113_p2" SOURCE="fmm_hls_greedy_potential.cpp:136" VARIABLE="icmp_ln136" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15" LOOP="VITIS_LOOP_136_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln136_fu_119_p2" SOURCE="fmm_hls_greedy_potential.cpp:136" VARIABLE="add_ln136" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15" LOOP="VITIS_LOOP_136_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln138_fu_129_p2" SOURCE="fmm_hls_greedy_potential.cpp:138" VARIABLE="add_ln138" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15" LOOP="VITIS_LOOP_136_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln140_fu_145_p2" SOURCE="fmm_hls_greedy_potential.cpp:140" VARIABLE="add_ln140" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15" LOOP="VITIS_LOOP_136_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln145_fu_154_p2" SOURCE="fmm_hls_greedy_potential.cpp:145" VARIABLE="add_ln145" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15" LOOP="VITIS_LOOP_136_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_95_p2" SOURCE="fmm_hls_greedy_potential.cpp:139" VARIABLE="icmp_ln139" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15" LOOP="VITIS_LOOP_136_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_95_p2" SOURCE="fmm_hls_greedy_potential.cpp:141" VARIABLE="icmp_ln141" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15" LOOP="VITIS_LOOP_136_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln142_fu_167_p2" SOURCE="fmm_hls_greedy_potential.cpp:142" VARIABLE="sub_ln142" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15" LOOP="VITIS_LOOP_136_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_fu_176_p2" SOURCE="fmm_hls_greedy_potential.cpp:142" VARIABLE="icmp_ln142" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15" LOOP="VITIS_LOOP_136_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setlt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln116_fu_196_p2" SOURCE="fmm_hls_greedy_potential.cpp:116" VARIABLE="icmp_ln116" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16" LOOP="VITIS_LOOP_193_2_VITIS_LOOP_116_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln197_fu_328_p2" SOURCE="fmm_hls_greedy_potential.cpp:197" VARIABLE="icmp_ln197" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16" LOOP="VITIS_LOOP_193_2_VITIS_LOOP_116_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="s_3_fu_346_p3" SOURCE="fmm_hls_greedy_potential.cpp:197" VARIABLE="s_3" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16" LOOP="VITIS_LOOP_193_2_VITIS_LOOP_116_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln198_fu_364_p2" SOURCE="fmm_hls_greedy_potential.cpp:198" VARIABLE="icmp_ln198" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16" LOOP="VITIS_LOOP_193_2_VITIS_LOOP_116_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="s_5_fu_382_p3" SOURCE="fmm_hls_greedy_potential.cpp:198" VARIABLE="s_5" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16" LOOP="VITIS_LOOP_193_2_VITIS_LOOP_116_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln193_fu_201_p2" SOURCE="fmm_hls_greedy_potential.cpp:193" VARIABLE="icmp_ln193" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16" LOOP="VITIS_LOOP_193_2_VITIS_LOOP_116_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln193_fu_206_p2" SOURCE="fmm_hls_greedy_potential.cpp:193" VARIABLE="add_ln193" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16" LOOP="VITIS_LOOP_193_2_VITIS_LOOP_116_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln193_1_fu_215_p2" SOURCE="fmm_hls_greedy_potential.cpp:193" VARIABLE="add_ln193_1" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16" LOOP="VITIS_LOOP_193_2_VITIS_LOOP_116_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln194_fu_221_p3" SOURCE="fmm_hls_greedy_potential.cpp:194" VARIABLE="select_ln194" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16" LOOP="VITIS_LOOP_193_2_VITIS_LOOP_116_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln194_1_fu_391_p3" SOURCE="fmm_hls_greedy_potential.cpp:194" VARIABLE="select_ln194_1" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16" LOOP="VITIS_LOOP_193_2_VITIS_LOOP_116_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln194_2_fu_398_p3" SOURCE="fmm_hls_greedy_potential.cpp:194" VARIABLE="select_ln194_2" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16" LOOP="VITIS_LOOP_193_2_VITIS_LOOP_116_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln193_fu_229_p3" SOURCE="fmm_hls_greedy_potential.cpp:193" VARIABLE="select_ln193" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16" LOOP="VITIS_LOOP_193_2_VITIS_LOOP_116_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln193_1_fu_405_p3" SOURCE="fmm_hls_greedy_potential.cpp:193" VARIABLE="select_ln193_1" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16" LOOP="VITIS_LOOP_193_2_VITIS_LOOP_116_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_fu_290_p2" SOURCE="fmm_hls_greedy_potential.cpp:118" VARIABLE="add_ln118" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16" LOOP="VITIS_LOOP_193_2_VITIS_LOOP_116_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln119_fu_412_p2" SOURCE="fmm_hls_greedy_potential.cpp:119" VARIABLE="icmp_ln119" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16" LOOP="VITIS_LOOP_193_2_VITIS_LOOP_116_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln121_fu_418_p2" SOURCE="fmm_hls_greedy_potential.cpp:121" VARIABLE="icmp_ln121" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16" LOOP="VITIS_LOOP_193_2_VITIS_LOOP_116_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln122_fu_424_p2" SOURCE="fmm_hls_greedy_potential.cpp:122" VARIABLE="icmp_ln122" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16" LOOP="VITIS_LOOP_193_2_VITIS_LOOP_116_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_2_fu_430_p2" SOURCE="fmm_hls_greedy_potential.cpp:122" VARIABLE="p_2" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16" LOOP="VITIS_LOOP_193_2_VITIS_LOOP_116_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln123_fu_440_p2" SOURCE="fmm_hls_greedy_potential.cpp:123" VARIABLE="sub_ln123" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16" LOOP="VITIS_LOOP_193_2_VITIS_LOOP_116_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln123_fu_450_p2" SOURCE="fmm_hls_greedy_potential.cpp:123" VARIABLE="icmp_ln123" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16" LOOP="VITIS_LOOP_193_2_VITIS_LOOP_116_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln123_fu_456_p2" SOURCE="fmm_hls_greedy_potential.cpp:123" VARIABLE="add_ln123" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16" LOOP="VITIS_LOOP_193_2_VITIS_LOOP_116_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="n_2_fu_462_p3" SOURCE="fmm_hls_greedy_potential.cpp:123" VARIABLE="n_2" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16" LOOP="VITIS_LOOP_193_2_VITIS_LOOP_116_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln121_fu_470_p2" SOURCE="fmm_hls_greedy_potential.cpp:121" VARIABLE="or_ln121" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16" LOOP="VITIS_LOOP_193_2_VITIS_LOOP_116_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln122_fu_476_p2" SOURCE="fmm_hls_greedy_potential.cpp:122" VARIABLE="or_ln122" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16" LOOP="VITIS_LOOP_193_2_VITIS_LOOP_116_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="n_3_fu_482_p3" SOURCE="fmm_hls_greedy_potential.cpp:122" VARIABLE="n_3" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16" LOOP="VITIS_LOOP_193_2_VITIS_LOOP_116_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln122_fu_490_p2" SOURCE="fmm_hls_greedy_potential.cpp:122" VARIABLE="xor_ln122" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16" LOOP="VITIS_LOOP_193_2_VITIS_LOOP_116_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln122_1_fu_496_p2" SOURCE="fmm_hls_greedy_potential.cpp:122" VARIABLE="or_ln122_1" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16" LOOP="VITIS_LOOP_193_2_VITIS_LOOP_116_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="p_3_fu_502_p3" SOURCE="fmm_hls_greedy_potential.cpp:122" VARIABLE="p_3" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16" LOOP="VITIS_LOOP_193_2_VITIS_LOOP_116_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_fu_249_p2" SOURCE="fmm_hls_greedy_potential.cpp:116" VARIABLE="add_ln116" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16" LOOP="VITIS_LOOP_193_2_VITIS_LOOP_116_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setlt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln158_fu_102_p2" SOURCE="fmm_hls_greedy_potential.cpp:158" VARIABLE="icmp_ln158" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17" LOOP="VITIS_LOOP_158_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln158_fu_108_p2" SOURCE="fmm_hls_greedy_potential.cpp:158" VARIABLE="add_ln158" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17" LOOP="VITIS_LOOP_158_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln160_fu_138_p2" SOURCE="fmm_hls_greedy_potential.cpp:160" VARIABLE="add_ln160" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17" LOOP="VITIS_LOOP_158_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln160_1_fu_148_p2" SOURCE="fmm_hls_greedy_potential.cpp:160" VARIABLE="add_ln160_1" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17" LOOP="VITIS_LOOP_158_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln161_fu_159_p2" SOURCE="fmm_hls_greedy_potential.cpp:161" VARIABLE="icmp_ln161" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17" LOOP="VITIS_LOOP_158_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln166_fu_153_p2" SOURCE="fmm_hls_greedy_potential.cpp:166" VARIABLE="add_ln166" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28" LOOP="VITIS_LOOP_164_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln166_1_fu_163_p2" SOURCE="fmm_hls_greedy_potential.cpp:166" VARIABLE="add_ln166_1" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28" LOOP="VITIS_LOOP_164_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln167_fu_196_p2" SOURCE="fmm_hls_greedy_potential.cpp:167" VARIABLE="icmp_ln167" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28" LOOP="VITIS_LOOP_164_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="move_type_4_out" SOURCE="fmm_hls_greedy_potential.cpp:167" VARIABLE="move_type_2" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28" LOOP="VITIS_LOOP_164_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="row2_4_out" SOURCE="fmm_hls_greedy_potential.cpp:167" VARIABLE="row2_2" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28" LOOP="VITIS_LOOP_164_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln164_fu_178_p2" SOURCE="fmm_hls_greedy_potential.cpp:164" VARIABLE="add_ln164" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28" LOOP="VITIS_LOOP_164_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln164_fu_184_p2" SOURCE="fmm_hls_greedy_potential.cpp:164" VARIABLE="icmp_ln164" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28" LOOP="VITIS_LOOP_164_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="or_cond285_i_fu_219_p2" SOURCE="fmm_hls_greedy_potential.cpp:167" VARIABLE="or_cond285_i" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28" LOOP="VITIS_LOOP_164_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="cmp80_i_i_i_i_fu_105_p2" SOURCE="" VARIABLE="cmp80_i_i_i_i" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setlt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln175_fu_123_p2" SOURCE="fmm_hls_greedy_potential.cpp:175" VARIABLE="icmp_ln175" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39" LOOP="VITIS_LOOP_175_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln175_fu_129_p2" SOURCE="fmm_hls_greedy_potential.cpp:175" VARIABLE="add_ln175" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39" LOOP="VITIS_LOOP_175_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln177_fu_139_p2" SOURCE="fmm_hls_greedy_potential.cpp:177" VARIABLE="add_ln177" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39" LOOP="VITIS_LOOP_175_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln180_fu_161_p2" SOURCE="fmm_hls_greedy_potential.cpp:180" VARIABLE="add_ln180" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39" LOOP="VITIS_LOOP_175_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_fu_170_p2" SOURCE="fmm_hls_greedy_potential.cpp:182" VARIABLE="add_ln182" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39" LOOP="VITIS_LOOP_175_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln178_fu_155_p2" SOURCE="fmm_hls_greedy_potential.cpp:178" VARIABLE="icmp_ln178" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39" LOOP="VITIS_LOOP_175_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="v2_fu_179_p2" SOURCE="fmm_hls_greedy_potential.cpp:181" VARIABLE="v2" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39" LOOP="VITIS_LOOP_175_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="v2_1_fu_184_p3" SOURCE="fmm_hls_greedy_potential.cpp:181" VARIABLE="v2_1" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39" LOOP="VITIS_LOOP_175_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setlt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln136_fu_131_p2" SOURCE="fmm_hls_greedy_potential.cpp:136" VARIABLE="icmp_ln136" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110" LOOP="VITIS_LOOP_136_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln136_fu_137_p2" SOURCE="fmm_hls_greedy_potential.cpp:136" VARIABLE="add_ln136" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110" LOOP="VITIS_LOOP_136_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln138_fu_147_p2" SOURCE="fmm_hls_greedy_potential.cpp:138" VARIABLE="add_ln138" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110" LOOP="VITIS_LOOP_136_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln140_fu_163_p2" SOURCE="fmm_hls_greedy_potential.cpp:140" VARIABLE="add_ln140" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110" LOOP="VITIS_LOOP_136_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln145_fu_172_p2" SOURCE="fmm_hls_greedy_potential.cpp:145" VARIABLE="add_ln145" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110" LOOP="VITIS_LOOP_136_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_113_p2" SOURCE="fmm_hls_greedy_potential.cpp:139" VARIABLE="icmp_ln139" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110" LOOP="VITIS_LOOP_136_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_113_p2" SOURCE="fmm_hls_greedy_potential.cpp:141" VARIABLE="icmp_ln141" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110" LOOP="VITIS_LOOP_136_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_fu_181_p2" SOURCE="fmm_hls_greedy_potential.cpp:142" VARIABLE="icmp_ln142" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110" LOOP="VITIS_LOOP_136_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln142_fu_186_p2" SOURCE="fmm_hls_greedy_potential.cpp:142" VARIABLE="and_ln142" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110" LOOP="VITIS_LOOP_136_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln142_fu_191_p2" SOURCE="fmm_hls_greedy_potential.cpp:142" VARIABLE="or_ln142" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110" LOOP="VITIS_LOOP_136_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln142_fu_200_p2" SOURCE="fmm_hls_greedy_potential.cpp:142" VARIABLE="sub_ln142" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110" LOOP="VITIS_LOOP_136_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_1_fu_209_p2" SOURCE="fmm_hls_greedy_potential.cpp:142" VARIABLE="icmp_ln142_1" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110" LOOP="VITIS_LOOP_136_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setlt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln93_fu_133_p2" SOURCE="fmm_hls_greedy_potential.cpp:93" VARIABLE="icmp_ln93" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111" LOOP="VITIS_LOOP_104_1_VITIS_LOOP_93_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln107_fu_252_p2" SOURCE="fmm_hls_greedy_potential.cpp:107" VARIABLE="icmp_ln107" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111" LOOP="VITIS_LOOP_104_1_VITIS_LOOP_93_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln107_fu_258_p2" SOURCE="fmm_hls_greedy_potential.cpp:107" VARIABLE="add_ln107" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111" LOOP="VITIS_LOOP_104_1_VITIS_LOOP_93_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln107_fu_264_p3" SOURCE="fmm_hls_greedy_potential.cpp:107" VARIABLE="select_ln107" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111" LOOP="VITIS_LOOP_104_1_VITIS_LOOP_93_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="s_10_fu_276_p2" SOURCE="fmm_hls_greedy_potential.cpp:107" VARIABLE="s_10" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111" LOOP="VITIS_LOOP_104_1_VITIS_LOOP_93_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln104_fu_138_p2" SOURCE="fmm_hls_greedy_potential.cpp:104" VARIABLE="icmp_ln104" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111" LOOP="VITIS_LOOP_104_1_VITIS_LOOP_93_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln104_fu_143_p2" SOURCE="fmm_hls_greedy_potential.cpp:104" VARIABLE="add_ln104" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111" LOOP="VITIS_LOOP_104_1_VITIS_LOOP_93_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln104_1_fu_210_p2" SOURCE="fmm_hls_greedy_potential.cpp:104" VARIABLE="add_ln104_1" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111" LOOP="VITIS_LOOP_104_1_VITIS_LOOP_93_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln104_fu_149_p3" SOURCE="fmm_hls_greedy_potential.cpp:104" VARIABLE="select_ln104" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111" LOOP="VITIS_LOOP_104_1_VITIS_LOOP_93_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln104_1_fu_283_p3" SOURCE="fmm_hls_greedy_potential.cpp:104" VARIABLE="select_ln104_1" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111" LOOP="VITIS_LOOP_104_1_VITIS_LOOP_93_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln104_2_fu_216_p3" SOURCE="fmm_hls_greedy_potential.cpp:104" VARIABLE="select_ln104_2" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111" LOOP="VITIS_LOOP_104_1_VITIS_LOOP_93_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln104_3_fu_290_p3" SOURCE="fmm_hls_greedy_potential.cpp:104" VARIABLE="select_ln104_3" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111" LOOP="VITIS_LOOP_104_1_VITIS_LOOP_93_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_fu_181_p2" SOURCE="fmm_hls_greedy_potential.cpp:95" VARIABLE="add_ln95" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111" LOOP="VITIS_LOOP_104_1_VITIS_LOOP_93_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_2_fu_227_p2" SOURCE="fmm_hls_greedy_potential.cpp:95" VARIABLE="add_ln95_2" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111" LOOP="VITIS_LOOP_104_1_VITIS_LOOP_93_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln95_fu_297_p2" SOURCE="fmm_hls_greedy_potential.cpp:95" VARIABLE="icmp_ln95" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111" LOOP="VITIS_LOOP_104_1_VITIS_LOOP_93_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_1_fu_303_p2" SOURCE="fmm_hls_greedy_potential.cpp:95" VARIABLE="add_ln95_1" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111" LOOP="VITIS_LOOP_104_1_VITIS_LOOP_93_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="cnt_2_fu_309_p3" SOURCE="fmm_hls_greedy_potential.cpp:95" VARIABLE="cnt_2" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111" LOOP="VITIS_LOOP_104_1_VITIS_LOOP_93_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_fu_191_p2" SOURCE="fmm_hls_greedy_potential.cpp:93" VARIABLE="add_ln93" MODULE="greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111" LOOP="VITIS_LOOP_104_1_VITIS_LOOP_93_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln245_fu_1105_p2" SOURCE="fmm_hls_greedy_potential.cpp:245" VARIABLE="icmp_ln245" MODULE="greedy_potential_reduce_with_debug" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_64_1_1_U128" SOURCE="" VARIABLE="mul" MODULE="greedy_potential_reduce_with_debug" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="rec_capacity_fu_1125_p3" SOURCE="fmm_hls_greedy_potential.cpp:245" VARIABLE="rec_capacity" MODULE="greedy_potential_reduce_with_debug" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln249_fu_1132_p2" SOURCE="fmm_hls_greedy_potential.cpp:249" VARIABLE="icmp_ln249" MODULE="greedy_potential_reduce_with_debug" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln252_fu_1177_p2" SOURCE="fmm_hls_greedy_potential.cpp:252" VARIABLE="add_ln252" MODULE="greedy_potential_reduce_with_debug" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln253_fu_1251_p2" SOURCE="fmm_hls_greedy_potential.cpp:253" VARIABLE="add_ln253" MODULE="greedy_potential_reduce_with_debug" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln254_fu_1284_p2" SOURCE="fmm_hls_greedy_potential.cpp:254" VARIABLE="add_ln254" MODULE="greedy_potential_reduce_with_debug" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="total_cols_fu_1203_p2" SOURCE="fmm_hls_greedy_potential.cpp:102" VARIABLE="total_cols" MODULE="greedy_potential_reduce_with_debug" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="total_rows_fu_1213_p2" SOURCE="fmm_hls_greedy_potential.cpp:249" VARIABLE="total_rows" MODULE="greedy_potential_reduce_with_debug" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="empty_43_fu_1223_p2" SOURCE="fmm_hls_greedy_potential.cpp:102" VARIABLE="empty_43" MODULE="greedy_potential_reduce_with_debug" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="smax_fu_1229_p3" SOURCE="fmm_hls_greedy_potential.cpp:102" VARIABLE="smax" MODULE="greedy_potential_reduce_with_debug" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="empty_44_fu_1237_p2" SOURCE="fmm_hls_greedy_potential.cpp:249" VARIABLE="empty_44" MODULE="greedy_potential_reduce_with_debug" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="smax1_fu_1243_p3" SOURCE="fmm_hls_greedy_potential.cpp:249" VARIABLE="smax1" MODULE="greedy_potential_reduce_with_debug" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_31ns_31ns_62_1_1_U127" SOURCE="fmm_hls_greedy_potential.cpp:251" VARIABLE="mul_ln251" MODULE="greedy_potential_reduce_with_debug" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln255_fu_1309_p2" SOURCE="fmm_hls_greedy_potential.cpp:255" VARIABLE="add_ln255" MODULE="greedy_potential_reduce_with_debug" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="cmp2_i140_i_i_fu_1342_p2" SOURCE="" VARIABLE="cmp2_i140_i_i" MODULE="greedy_potential_reduce_with_debug" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="empty_45_fu_1351_p2" SOURCE="fmm_hls_greedy_potential.cpp:102" VARIABLE="empty_45" MODULE="greedy_potential_reduce_with_debug" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="smax3_fu_1356_p3" SOURCE="fmm_hls_greedy_potential.cpp:102" VARIABLE="smax3" MODULE="greedy_potential_reduce_with_debug" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="R_fu_1377_p2" SOURCE="fmm_hls_greedy_potential.cpp:223" VARIABLE="R" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_260_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setlt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln225_fu_1390_p2" SOURCE="fmm_hls_greedy_potential.cpp:225" VARIABLE="icmp_ln225" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_224_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln225_fu_1395_p2" SOURCE="fmm_hls_greedy_potential.cpp:225" VARIABLE="add_ln225" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_224_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_fu_1429_p2" SOURCE="fmm_hls_greedy_potential.cpp:118" VARIABLE="add_ln118" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_224_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln225_1_fu_1518_p2" SOURCE="fmm_hls_greedy_potential.cpp:225" VARIABLE="icmp_ln225_1" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_225_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln229_fu_1550_p2" SOURCE="fmm_hls_greedy_potential.cpp:229" VARIABLE="icmp_ln229" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_225_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setlt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln209_fu_1570_p2" SOURCE="fmm_hls_greedy_potential.cpp:209" VARIABLE="icmp_ln209" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_225_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U129" SOURCE="fmm_hls_greedy_potential.cpp:210" VARIABLE="score" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_225_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setlt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln130_1_fu_1580_p2" SOURCE="fmm_hls_greedy_potential.cpp:130" VARIABLE="icmp_ln130_1" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_225_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="new_col_fu_1585_p2" SOURCE="fmm_hls_greedy_potential.cpp:131" VARIABLE="new_col" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_225_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="new_row_1_fu_1590_p2" SOURCE="fmm_hls_greedy_potential.cpp:132" VARIABLE="new_row_1" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_225_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_1_fu_1599_p2" SOURCE="fmm_hls_greedy_potential.cpp:133" VARIABLE="add_ln133_1" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_225_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln120_fu_1633_p2" SOURCE="fmm_hls_greedy_potential.cpp:120" VARIABLE="add_ln120" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_225_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_1_fu_1639_p2" SOURCE="fmm_hls_greedy_potential.cpp:134" VARIABLE="add_ln134_1" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_225_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln136_1_fu_1668_p2" SOURCE="fmm_hls_greedy_potential.cpp:136" VARIABLE="add_ln136_1" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_225_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln148_1_fu_1675_p2" SOURCE="fmm_hls_greedy_potential.cpp:148" VARIABLE="add_ln148_1" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_225_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="R_1_fu_1688_p2" SOURCE="fmm_hls_greedy_potential.cpp:190" VARIABLE="R_1" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_225_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln192_2_fu_1697_p2" SOURCE="fmm_hls_greedy_potential.cpp:192" VARIABLE="add_ln192_2" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_192_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setlt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln193_fu_1707_p2" SOURCE="fmm_hls_greedy_potential.cpp:193" VARIABLE="icmp_ln193" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_192_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln193_fu_1712_p2" SOURCE="fmm_hls_greedy_potential.cpp:193" VARIABLE="add_ln193" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_192_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_1_fu_1746_p2" SOURCE="fmm_hls_greedy_potential.cpp:118" VARIABLE="add_ln118_1" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_192_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_31ns_95_3_1_U130" SOURCE="fmm_hls_greedy_potential.cpp:192" VARIABLE="mul_ln192" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_192_1" BUNDLEDNAME="" DSP="8" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln192_fu_1756_p2" SOURCE="fmm_hls_greedy_potential.cpp:192" VARIABLE="add_ln192" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_192_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setlt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln153_fu_1762_p2" SOURCE="fmm_hls_greedy_potential.cpp:153" VARIABLE="icmp_ln153" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_225_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="t_old_fu_1768_p2" SOURCE="fmm_hls_greedy_potential.cpp:154" VARIABLE="t_old" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_225_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="rowt_fu_1785_p2" SOURCE="fmm_hls_greedy_potential.cpp:155" VARIABLE="rowt" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_225_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="colt_fu_1790_p2" SOURCE="fmm_hls_greedy_potential.cpp:156" VARIABLE="colt" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_225_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln177_fu_1823_p2" SOURCE="fmm_hls_greedy_potential.cpp:177" VARIABLE="add_ln177" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_225_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="r_fu_1836_p2" SOURCE="fmm_hls_greedy_potential.cpp:164" VARIABLE="r" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_225_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln164_fu_1841_p2" SOURCE="fmm_hls_greedy_potential.cpp:164" VARIABLE="icmp_ln164" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_225_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln172_fu_1866_p2" SOURCE="fmm_hls_greedy_potential.cpp:172" VARIABLE="xor_ln172" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_225_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln172_fu_1872_p2" SOURCE="fmm_hls_greedy_potential.cpp:172" VARIABLE="icmp_ln172" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_225_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln172_fu_1877_p2" SOURCE="fmm_hls_greedy_potential.cpp:172" VARIABLE="and_ln172" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_225_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_47_fu_1883_p2" SOURCE="" VARIABLE="empty_47" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_225_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_48_fu_1889_p2" SOURCE="" VARIABLE="empty_48" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_225_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="empty_49_fu_1895_p2" SOURCE="" VARIABLE="empty_49" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_225_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_2_fu_1923_p2" SOURCE="fmm_hls_greedy_potential.cpp:173" VARIABLE="add_ln173_2" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_225_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_fu_1933_p2" SOURCE="fmm_hls_greedy_potential.cpp:173" VARIABLE="add_ln173" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_225_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_2_fu_1967_p2" SOURCE="fmm_hls_greedy_potential.cpp:174" VARIABLE="add_ln174_2" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_225_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_fu_1982_p2" SOURCE="fmm_hls_greedy_potential.cpp:174" VARIABLE="add_ln174" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_225_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U129" SOURCE="fmm_hls_greedy_potential.cpp:215" VARIABLE="mul_ln215" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_225_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="score_1_fu_1991_p2" SOURCE="fmm_hls_greedy_potential.cpp:215" VARIABLE="score_1" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_225_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln231_fu_1995_p2" SOURCE="fmm_hls_greedy_potential.cpp:231" VARIABLE="icmp_ln231" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_225_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="r1_2_fu_2001_p3" SOURCE="fmm_hls_greedy_potential.cpp:231" VARIABLE="r1_2" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_225_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="r2_2_fu_2013_p3" SOURCE="fmm_hls_greedy_potential.cpp:231" VARIABLE="r2_2" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_225_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sign_2_fu_2022_p3" SOURCE="fmm_hls_greedy_potential.cpp:231" VARIABLE="sign_2" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_225_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="best_score_2_fu_2031_p3" SOURCE="fmm_hls_greedy_potential.cpp:231" VARIABLE="best_score_2" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_225_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln233_fu_2049_p2" SOURCE="fmm_hls_greedy_potential.cpp:233" VARIABLE="icmp_ln233" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_225_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setlt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln209_1_fu_2069_p2" SOURCE="fmm_hls_greedy_potential.cpp:209" VARIABLE="icmp_ln209_1" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_225_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U129" SOURCE="fmm_hls_greedy_potential.cpp:210" VARIABLE="score_2" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_225_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setlt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln130_2_fu_2079_p2" SOURCE="fmm_hls_greedy_potential.cpp:130" VARIABLE="icmp_ln130_2" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_225_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="new_col_2_fu_2084_p2" SOURCE="fmm_hls_greedy_potential.cpp:131" VARIABLE="new_col_2" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_225_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="new_row_2_fu_2089_p2" SOURCE="fmm_hls_greedy_potential.cpp:132" VARIABLE="new_row_2" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_225_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_2_fu_2098_p2" SOURCE="fmm_hls_greedy_potential.cpp:133" VARIABLE="add_ln133_2" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_225_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln120_5_fu_2132_p2" SOURCE="fmm_hls_greedy_potential.cpp:120" VARIABLE="add_ln120_5" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_225_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_2_fu_2138_p2" SOURCE="fmm_hls_greedy_potential.cpp:134" VARIABLE="add_ln134_2" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_225_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln136_2_fu_2167_p2" SOURCE="fmm_hls_greedy_potential.cpp:136" VARIABLE="add_ln136_2" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_225_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln148_2_fu_2174_p2" SOURCE="fmm_hls_greedy_potential.cpp:148" VARIABLE="add_ln148_2" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_225_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="R_2_fu_2187_p2" SOURCE="fmm_hls_greedy_potential.cpp:190" VARIABLE="R_2" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_225_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln192_3_fu_2196_p2" SOURCE="fmm_hls_greedy_potential.cpp:192" VARIABLE="add_ln192_3" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_192_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setlt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln193_1_fu_2206_p2" SOURCE="fmm_hls_greedy_potential.cpp:193" VARIABLE="icmp_ln193_1" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_192_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln193_2_fu_2211_p2" SOURCE="fmm_hls_greedy_potential.cpp:193" VARIABLE="add_ln193_2" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_192_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_2_fu_2245_p2" SOURCE="fmm_hls_greedy_potential.cpp:118" VARIABLE="add_ln118_2" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_192_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_31ns_95_3_1_U130" SOURCE="fmm_hls_greedy_potential.cpp:192" VARIABLE="mul_ln192_1" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_192_1" BUNDLEDNAME="" DSP="8" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln192_1_fu_2255_p2" SOURCE="fmm_hls_greedy_potential.cpp:192" VARIABLE="add_ln192_1" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_192_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setlt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln153_1_fu_2261_p2" SOURCE="fmm_hls_greedy_potential.cpp:153" VARIABLE="icmp_ln153_1" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_225_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="t_old_1_fu_2267_p2" SOURCE="fmm_hls_greedy_potential.cpp:154" VARIABLE="t_old_1" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_225_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="rowt_1_fu_2284_p2" SOURCE="fmm_hls_greedy_potential.cpp:155" VARIABLE="rowt_1" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_225_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="colt_1_fu_2289_p2" SOURCE="fmm_hls_greedy_potential.cpp:156" VARIABLE="colt_1" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_225_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln177_1_fu_2322_p2" SOURCE="fmm_hls_greedy_potential.cpp:177" VARIABLE="add_ln177_1" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_225_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="r_4_fu_2332_p2" SOURCE="fmm_hls_greedy_potential.cpp:164" VARIABLE="r_4" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_225_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln164_1_fu_2341_p2" SOURCE="fmm_hls_greedy_potential.cpp:164" VARIABLE="icmp_ln164_1" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_225_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln172_1_fu_2365_p2" SOURCE="fmm_hls_greedy_potential.cpp:172" VARIABLE="xor_ln172_1" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_225_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln172_1_fu_2371_p2" SOURCE="fmm_hls_greedy_potential.cpp:172" VARIABLE="icmp_ln172_1" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_225_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln172_1_fu_2376_p2" SOURCE="fmm_hls_greedy_potential.cpp:172" VARIABLE="and_ln172_1" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_225_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_51_fu_2382_p2" SOURCE="" VARIABLE="empty_51" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_225_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_52_fu_2388_p2" SOURCE="" VARIABLE="empty_52" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_225_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="empty_53_fu_2394_p2" SOURCE="" VARIABLE="empty_53" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_225_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_3_fu_2422_p2" SOURCE="fmm_hls_greedy_potential.cpp:173" VARIABLE="add_ln173_3" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_225_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_1_fu_2432_p2" SOURCE="fmm_hls_greedy_potential.cpp:173" VARIABLE="add_ln173_1" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_225_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_3_fu_2466_p2" SOURCE="fmm_hls_greedy_potential.cpp:174" VARIABLE="add_ln174_3" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_225_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_1_fu_2481_p2" SOURCE="fmm_hls_greedy_potential.cpp:174" VARIABLE="add_ln174_1" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_225_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U129" SOURCE="fmm_hls_greedy_potential.cpp:215" VARIABLE="mul_ln215_1" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_225_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="score_3_fu_2490_p2" SOURCE="fmm_hls_greedy_potential.cpp:215" VARIABLE="score_3" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_225_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln235_fu_2495_p2" SOURCE="fmm_hls_greedy_potential.cpp:235" VARIABLE="icmp_ln235" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_225_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="r1_4_fu_2501_p3" SOURCE="fmm_hls_greedy_potential.cpp:235" VARIABLE="r1_4" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_225_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="r2_4_fu_2513_p3" SOURCE="fmm_hls_greedy_potential.cpp:235" VARIABLE="r2_4" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_225_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sign_4_fu_2522_p3" SOURCE="fmm_hls_greedy_potential.cpp:235" VARIABLE="sign_4" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_225_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="best_score_4_fu_2531_p3" SOURCE="fmm_hls_greedy_potential.cpp:235" VARIABLE="best_score_4" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_225_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln225_1_fu_2540_p2" SOURCE="fmm_hls_greedy_potential.cpp:225" VARIABLE="add_ln225_1" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_225_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln224_fu_1528_p2" SOURCE="fmm_hls_greedy_potential.cpp:224" VARIABLE="add_ln224" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_224_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setlt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln263_fu_1449_p2" SOURCE="fmm_hls_greedy_potential.cpp:263" VARIABLE="icmp_ln263" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_260_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setlt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln130_fu_1459_p2" SOURCE="fmm_hls_greedy_potential.cpp:130" VARIABLE="icmp_ln130" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_260_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="new_col_3_fu_1464_p2" SOURCE="fmm_hls_greedy_potential.cpp:131" VARIABLE="new_col_3" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_260_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="new_row_fu_2546_p2" SOURCE="fmm_hls_greedy_potential.cpp:132" VARIABLE="new_row" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_260_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_3_fu_1493_p2" SOURCE="fmm_hls_greedy_potential.cpp:133" VARIABLE="add_ln133_3" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_260_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_fu_1507_p2" SOURCE="fmm_hls_greedy_potential.cpp:133" VARIABLE="add_ln133" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_260_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln134_fu_2550_p2" SOURCE="fmm_hls_greedy_potential.cpp:134" VARIABLE="icmp_ln134" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_260_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln134_fu_2556_p3" SOURCE="fmm_hls_greedy_potential.cpp:134" VARIABLE="select_ln134" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_260_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_3_fu_2589_p2" SOURCE="fmm_hls_greedy_potential.cpp:134" VARIABLE="add_ln134_3" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_260_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_fu_2599_p2" SOURCE="fmm_hls_greedy_potential.cpp:134" VARIABLE="add_ln134" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_260_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="cmp34_i_i_fu_2609_p2" SOURCE="fmm_hls_greedy_potential.cpp:235" VARIABLE="cmp34_i_i" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_260_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln136_fu_2634_p2" SOURCE="fmm_hls_greedy_potential.cpp:136" VARIABLE="add_ln136" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_260_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln148_fu_2641_p2" SOURCE="fmm_hls_greedy_potential.cpp:148" VARIABLE="add_ln148" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_260_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setlt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln266_fu_2656_p2" SOURCE="fmm_hls_greedy_potential.cpp:266" VARIABLE="icmp_ln266" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_260_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="base_fu_2667_p2" SOURCE="fmm_hls_greedy_potential.cpp:267" VARIABLE="base" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_260_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln268_fu_2685_p2" SOURCE="fmm_hls_greedy_potential.cpp:268" VARIABLE="add_ln268" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_260_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln269_fu_2767_p2" SOURCE="fmm_hls_greedy_potential.cpp:269" VARIABLE="add_ln269" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_260_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln269_1_fu_2784_p2" SOURCE="fmm_hls_greedy_potential.cpp:269" VARIABLE="add_ln269_1" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_260_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln270_fu_2809_p2" SOURCE="fmm_hls_greedy_potential.cpp:270" VARIABLE="add_ln270" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_260_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln270_1_fu_2826_p2" SOURCE="fmm_hls_greedy_potential.cpp:270" VARIABLE="add_ln270_1" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_260_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln271_fu_2851_p2" SOURCE="fmm_hls_greedy_potential.cpp:271" VARIABLE="add_ln271" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_260_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln271_1_fu_2868_p2" SOURCE="fmm_hls_greedy_potential.cpp:271" VARIABLE="add_ln271_1" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_260_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="total_cols_1_fu_2710_p2" SOURCE="fmm_hls_greedy_potential.cpp:102" VARIABLE="total_cols_1" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_260_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="total_rows_1_fu_2719_p2" SOURCE="fmm_hls_greedy_potential.cpp:249" VARIABLE="total_rows_1" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_260_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="empty_55_fu_2728_p2" SOURCE="fmm_hls_greedy_potential.cpp:102" VARIABLE="empty_55" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_260_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="smax21_fu_2734_p3" SOURCE="fmm_hls_greedy_potential.cpp:102" VARIABLE="smax21" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_260_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="empty_56_fu_2742_p2" SOURCE="fmm_hls_greedy_potential.cpp:249" VARIABLE="empty_56" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_260_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="smax22_fu_2748_p3" SOURCE="fmm_hls_greedy_potential.cpp:249" VARIABLE="smax22" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_260_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_31ns_31ns_62_1_1_U127" SOURCE="fmm_hls_greedy_potential.cpp:267" VARIABLE="mul_ln267" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_260_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln272_fu_2901_p2" SOURCE="fmm_hls_greedy_potential.cpp:272" VARIABLE="add_ln272" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_260_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln272_1_fu_2918_p2" SOURCE="fmm_hls_greedy_potential.cpp:272" VARIABLE="add_ln272_1" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_260_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="rec_idx_2_fu_2756_p2" SOURCE="fmm_hls_greedy_potential.cpp:273" VARIABLE="rec_idx_2" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_260_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln275_fu_2947_p2" SOURCE="fmm_hls_greedy_potential.cpp:275" VARIABLE="add_ln275" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_260_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln275_fu_2976_p2" SOURCE="fmm_hls_greedy_potential.cpp:275" VARIABLE="icmp_ln275" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_260_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln260_fu_2982_p2" SOURCE="fmm_hls_greedy_potential.cpp:260" VARIABLE="add_ln260" MODULE="greedy_potential_reduce_with_debug" LOOP="VITIS_LOOP_260_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setlt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln78_fu_190_p2" SOURCE="fmm_hls_greedy_potential.cpp:78" VARIABLE="icmp_ln78" MODULE="store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_78_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln77_fu_195_p2" SOURCE="fmm_hls_greedy_potential.cpp:77" VARIABLE="icmp_ln77" MODULE="store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_78_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_1_fu_200_p2" SOURCE="fmm_hls_greedy_potential.cpp:77" VARIABLE="add_ln77_1" MODULE="store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_78_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_fu_209_p2" SOURCE="fmm_hls_greedy_potential.cpp:77" VARIABLE="add_ln77" MODULE="store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_78_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_fu_215_p3" SOURCE="fmm_hls_greedy_potential.cpp:77" VARIABLE="select_ln77" MODULE="store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_78_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_1_fu_223_p3" SOURCE="fmm_hls_greedy_potential.cpp:77" VARIABLE="select_ln77_1" MODULE="store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_78_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_2_fu_255_p2" SOURCE="fmm_hls_greedy_potential.cpp:82" VARIABLE="add_ln82_2" MODULE="store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_78_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_31ns_62_1_1_U144" SOURCE="fmm_hls_greedy_potential.cpp:77" VARIABLE="empty" MODULE="store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_78_2" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_1_fu_294_p2" SOURCE="fmm_hls_greedy_potential.cpp:82" VARIABLE="add_ln82_1" MODULE="store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_78_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_fu_305_p2" SOURCE="fmm_hls_greedy_potential.cpp:80" VARIABLE="add_ln80" MODULE="store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_78_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln81_fu_320_p2" SOURCE="fmm_hls_greedy_potential.cpp:81" VARIABLE="icmp_ln81" MODULE="store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_78_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_fu_334_p2" SOURCE="fmm_hls_greedy_potential.cpp:82" VARIABLE="add_ln82" MODULE="store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_78_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_fu_269_p2" SOURCE="fmm_hls_greedy_potential.cpp:78" VARIABLE="add_ln78" MODULE="store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_78_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="empty_fu_73_p2" SOURCE="fmm_hls_greedy_potential.cpp:74" VARIABLE="empty" MODULE="store_matrix_to_dram_safe" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="smax_fu_79_p3" SOURCE="fmm_hls_greedy_potential.cpp:74" VARIABLE="smax" MODULE="store_matrix_to_dram_safe" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="empty_39_fu_87_p2" SOURCE="fmm_hls_greedy_potential.cpp:75" VARIABLE="empty_39" MODULE="store_matrix_to_dram_safe" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="smax1_fu_93_p3" SOURCE="fmm_hls_greedy_potential.cpp:75" VARIABLE="smax1" MODULE="store_matrix_to_dram_safe" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_31ns_31ns_62_1_1_U151" SOURCE="fmm_hls_greedy_potential.cpp:74" VARIABLE="bound" MODULE="store_matrix_to_dram_safe" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln309_fu_231_p2" SOURCE="fmm_hls_greedy_potential.cpp:309" VARIABLE="and_ln309" MODULE="Block_entry_proc" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln310_fu_237_p2" SOURCE="fmm_hls_greedy_potential.cpp:310" VARIABLE="icmp_ln310" MODULE="Block_entry_proc" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln311_fu_243_p3" SOURCE="fmm_hls_greedy_potential.cpp:311" VARIABLE="select_ln311" MODULE="Block_entry_proc" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="M_e_U" SOURCE="" VARIABLE="M_e" MODULE="Block_entry_proc" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="256" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE="32 102400 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_dram_c_U" SOURCE="fmm_hls_greedy_potential.cpp:304" VARIABLE="A_dram_c" MODULE="fmm_reduce_kernel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="channel" STORAGESUBTYPE="scalar prop" STORAGESIZE="64 3 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="t_capacity_c_U" SOURCE="fmm_hls_greedy_potential.cpp:304" VARIABLE="t_capacity_c" MODULE="fmm_reduce_kernel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="channel" STORAGESUBTYPE="scalar prop" STORAGESIZE="32 3 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="k1_c_U" SOURCE="fmm_hls_greedy_potential.cpp:304" VARIABLE="k1_c" MODULE="fmm_reduce_kernel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="channel" STORAGESUBTYPE="scalar prop" STORAGESIZE="32 3 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="k2_c_U" SOURCE="fmm_hls_greedy_potential.cpp:304" VARIABLE="k2_c" MODULE="fmm_reduce_kernel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="channel" STORAGESUBTYPE="scalar prop" STORAGESIZE="32 3 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="debug_dram_c_U" SOURCE="fmm_hls_greedy_potential.cpp:304" VARIABLE="debug_dram_c" MODULE="fmm_reduce_kernel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="channel" STORAGESUBTYPE="scalar prop" STORAGESIZE="64 3 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="rows_c_U" SOURCE="fmm_hls_greedy_potential.cpp:304" VARIABLE="rows_c" MODULE="fmm_reduce_kernel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="channel" STORAGESUBTYPE="scalar prop" STORAGESIZE="32 2 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="cols_c_U" SOURCE="fmm_hls_greedy_potential.cpp:304" VARIABLE="cols_c" MODULE="fmm_reduce_kernel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="channel" STORAGESUBTYPE="scalar prop" STORAGESIZE="32 2 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="debug_capacity_c_U" SOURCE="fmm_hls_greedy_potential.cpp:304" VARIABLE="debug_capacity_c" MODULE="fmm_reduce_kernel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="channel" STORAGESUBTYPE="scalar prop" STORAGESIZE="32 2 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="spec_select_loc_channel_U" SOURCE="fmm_hls_greedy_potential.cpp:306" VARIABLE="spec_select_loc_channel" MODULE="fmm_reduce_kernel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="channel" STORAGESUBTYPE="task level" STORAGESIZE="1 2 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="p_loc_channel_U" SOURCE="fmm_hls_greedy_potential.cpp:306" VARIABLE="p_loc_channel" MODULE="fmm_reduce_kernel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="channel" STORAGESUBTYPE="task level" STORAGESIZE="1 2 1"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axilite" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" VARIABLE="" MODULE="fmm_reduce_kernel" LOOP="" BUNDLEDNAME="control" DSP="0" BRAM="0" URAM="0" USAGE="interface" STORAGESUBTYPE="s_axilite" STORAGESIZE=""/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axilite" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="" RTLNAME="control_r_s_axi_U" SOURCE="" VARIABLE="" MODULE="fmm_reduce_kernel" LOOP="" BUNDLEDNAME="control_r" DSP="0" BRAM="0" URAM="0" USAGE="interface" STORAGESUBTYPE="s_axilite" STORAGESIZE=""/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="" RTLNAME="gmem_m_axi_U" SOURCE="" VARIABLE="" MODULE="fmm_reduce_kernel" LOOP="" BUNDLEDNAME="gmem" DSP="0" BRAM="2" URAM="0" USAGE="interface" STORAGESUBTYPE="m_axi" STORAGESIZE=""/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="" RTLNAME="gmem2_m_axi_U" SOURCE="" VARIABLE="" MODULE="fmm_reduce_kernel" LOOP="" BUNDLEDNAME="gmem2" DSP="0" BRAM="0" URAM="0" USAGE="interface" STORAGESUBTYPE="m_axi" STORAGESIZE=""/>
	<BindNode BINDTYPE="interface" DISPLAY="bind_storage bram" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="no" RTLNAME="" SOURCE="" VARIABLE="gmem" MODULE="fmm_reduce_kernel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="interface" STORAGESUBTYPE="bram" STORAGESIZE="32 0 1"/>
	<BindNode BINDTYPE="interface" DISPLAY="bind_storage bram" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="no" RTLNAME="" SOURCE="" VARIABLE="gmem2" MODULE="fmm_reduce_kernel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="interface" STORAGESUBTYPE="bram" STORAGESIZE="32 0 1"/>
</BindInfo>
