# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../practical.srcs/sources_1/ip/axi_uartlite_1/sim/axi_uartlite_1.vhd" \
"../../../../practical.srcs/sources_1/ip/axi_uartlite_0/sim/axi_uartlite_0.vhd" \
"../../../../practical.srcs/sources_1/new/uart_rx_tx.vhd" \
"../../../../practical.srcs/sources_1/new/uart_comm.vhd" \
"../../../../practical.srcs/sim_1/new/uart_comm_test.vhd" \

# Do not sort compile order
nosort
