Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Apr 13 11:01:56 2023
| Host         : LAPTOP-QS7C2R87 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  31          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.517        0.000                      0                  346        0.180        0.000                      0                  346        4.500        0.000                       0                   137  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               1.517        0.000                      0                  346        0.180        0.000                      0                  346        4.500        0.000                       0                   137  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        1.517ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.517ns  (required time - arrival time)
  Source:                 player_move_right/M_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/regfile/M_player_pos_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.158ns  (logic 2.707ns (33.183%)  route 5.451ns (66.817%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.621     5.205    player_move_right/clk_IBUF_BUFG
    SLICE_X64Y86         FDRE                                         r  player_move_right/M_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDRE (Prop_fdre_C_Q)         0.518     5.723 f  player_move_right/M_ctr_q_reg[9]/Q
                         net (fo=2, routed)           0.807     6.530    player_move_right/M_ctr_q_reg[9]
    SLICE_X65Y85         LUT4 (Prop_lut4_I2_O)        0.124     6.654 r  player_move_right/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.433     7.087    player_move_right/M_last_q_i_4__0_n_0
    SLICE_X65Y85         LUT6 (Prop_lut6_I4_O)        0.124     7.211 r  player_move_right/M_last_q_i_3__0/O
                         net (fo=1, routed)           0.598     7.809    player_move_right/M_last_q_i_3__0_n_0
    SLICE_X63Y88         LUT6 (Prop_lut6_I5_O)        0.124     7.933 f  player_move_right/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.657     8.590    player_move_right/M_player_move_right_out
    SLICE_X63Y88         LUT2 (Prop_lut2_I0_O)        0.124     8.714 f  player_move_right/io_led_OBUF[23]_inst_i_2/O
                         net (fo=6, routed)           0.644     9.358    main/alu/math/pmove_final
    SLICE_X62Y89         LUT4 (Prop_lut4_I0_O)        0.120     9.478 r  main/alu/math/__5_carry_i_13/O
                         net (fo=12, routed)          0.491     9.969    main/regfile/__5_carry__0_i_4_1
    SLICE_X62Y90         LUT6 (Prop_lut6_I4_O)        0.327    10.296 r  main/regfile/__5_carry_i_1/O
                         net (fo=2, routed)           0.538    10.834    main/alu/math/M_alu_a[0]
    SLICE_X64Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    11.429 r  main/alu/math/__5_carry/CO[3]
                         net (fo=1, routed)           0.000    11.429    main/alu/math/__5_carry_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.744 r  main/alu/math/__5_carry__0/O[3]
                         net (fo=1, routed)           0.737    12.481    main/alu/math/p_1_in[7]
    SLICE_X64Y91         LUT4 (Prop_lut4_I3_O)        0.336    12.817 r  main/alu/math/M_state_dff_q[7]_i_2/O
                         net (fo=3, routed)           0.546    13.363    main/regfile/D[7]
    SLICE_X62Y89         FDRE                                         r  main/regfile/M_player_pos_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.507    14.911    main/regfile/clk_IBUF_BUFG
    SLICE_X62Y89         FDRE                                         r  main/regfile/M_player_pos_q_reg[7]/C
                         clock pessimism              0.272    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X62Y89         FDRE (Setup_fdre_C_D)       -0.268    14.880    main/regfile/M_player_pos_q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                         -13.363    
  -------------------------------------------------------------------
                         slack                                  1.517    

Slack (MET) :             1.521ns  (required time - arrival time)
  Source:                 player_move_right/M_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/regfile/M_state_dff_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.153ns  (logic 2.707ns (33.201%)  route 5.446ns (66.799%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.621     5.205    player_move_right/clk_IBUF_BUFG
    SLICE_X64Y86         FDRE                                         r  player_move_right/M_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDRE (Prop_fdre_C_Q)         0.518     5.723 f  player_move_right/M_ctr_q_reg[9]/Q
                         net (fo=2, routed)           0.807     6.530    player_move_right/M_ctr_q_reg[9]
    SLICE_X65Y85         LUT4 (Prop_lut4_I2_O)        0.124     6.654 r  player_move_right/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.433     7.087    player_move_right/M_last_q_i_4__0_n_0
    SLICE_X65Y85         LUT6 (Prop_lut6_I4_O)        0.124     7.211 r  player_move_right/M_last_q_i_3__0/O
                         net (fo=1, routed)           0.598     7.809    player_move_right/M_last_q_i_3__0_n_0
    SLICE_X63Y88         LUT6 (Prop_lut6_I5_O)        0.124     7.933 f  player_move_right/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.657     8.590    player_move_right/M_player_move_right_out
    SLICE_X63Y88         LUT2 (Prop_lut2_I0_O)        0.124     8.714 f  player_move_right/io_led_OBUF[23]_inst_i_2/O
                         net (fo=6, routed)           0.644     9.358    main/alu/math/pmove_final
    SLICE_X62Y89         LUT4 (Prop_lut4_I0_O)        0.120     9.478 r  main/alu/math/__5_carry_i_13/O
                         net (fo=12, routed)          0.491     9.969    main/regfile/__5_carry__0_i_4_1
    SLICE_X62Y90         LUT6 (Prop_lut6_I4_O)        0.327    10.296 r  main/regfile/__5_carry_i_1/O
                         net (fo=2, routed)           0.538    10.834    main/alu/math/M_alu_a[0]
    SLICE_X64Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    11.429 r  main/alu/math/__5_carry/CO[3]
                         net (fo=1, routed)           0.000    11.429    main/alu/math/__5_carry_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.744 r  main/alu/math/__5_carry__0/O[3]
                         net (fo=1, routed)           0.737    12.481    main/alu/math/p_1_in[7]
    SLICE_X64Y91         LUT4 (Prop_lut4_I3_O)        0.336    12.817 r  main/alu/math/M_state_dff_q[7]_i_2/O
                         net (fo=3, routed)           0.541    13.358    main/regfile/D[7]
    SLICE_X62Y90         FDRE                                         r  main/regfile/M_state_dff_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.507    14.911    main/regfile/clk_IBUF_BUFG
    SLICE_X62Y90         FDRE                                         r  main/regfile/M_state_dff_q_reg[7]/C
                         clock pessimism              0.272    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X62Y90         FDRE (Setup_fdre_C_D)       -0.268    14.880    main/regfile/M_state_dff_q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                         -13.358    
  -------------------------------------------------------------------
                         slack                                  1.521    

Slack (MET) :             1.711ns  (required time - arrival time)
  Source:                 player_move_right/M_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/regfile/M_state_dff_q_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.967ns  (logic 2.707ns (33.977%)  route 5.260ns (66.023%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.621     5.205    player_move_right/clk_IBUF_BUFG
    SLICE_X64Y86         FDRE                                         r  player_move_right/M_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDRE (Prop_fdre_C_Q)         0.518     5.723 f  player_move_right/M_ctr_q_reg[9]/Q
                         net (fo=2, routed)           0.807     6.530    player_move_right/M_ctr_q_reg[9]
    SLICE_X65Y85         LUT4 (Prop_lut4_I2_O)        0.124     6.654 r  player_move_right/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.433     7.087    player_move_right/M_last_q_i_4__0_n_0
    SLICE_X65Y85         LUT6 (Prop_lut6_I4_O)        0.124     7.211 r  player_move_right/M_last_q_i_3__0/O
                         net (fo=1, routed)           0.598     7.809    player_move_right/M_last_q_i_3__0_n_0
    SLICE_X63Y88         LUT6 (Prop_lut6_I5_O)        0.124     7.933 f  player_move_right/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.657     8.590    player_move_right/M_player_move_right_out
    SLICE_X63Y88         LUT2 (Prop_lut2_I0_O)        0.124     8.714 f  player_move_right/io_led_OBUF[23]_inst_i_2/O
                         net (fo=6, routed)           0.644     9.358    main/alu/math/pmove_final
    SLICE_X62Y89         LUT4 (Prop_lut4_I0_O)        0.120     9.478 r  main/alu/math/__5_carry_i_13/O
                         net (fo=12, routed)          0.491     9.969    main/regfile/__5_carry__0_i_4_1
    SLICE_X62Y90         LUT6 (Prop_lut6_I4_O)        0.327    10.296 r  main/regfile/__5_carry_i_1/O
                         net (fo=2, routed)           0.538    10.834    main/alu/math/M_alu_a[0]
    SLICE_X64Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    11.429 r  main/alu/math/__5_carry/CO[3]
                         net (fo=1, routed)           0.000    11.429    main/alu/math/__5_carry_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.744 r  main/alu/math/__5_carry__0/O[3]
                         net (fo=1, routed)           0.737    12.481    main/alu/math/p_1_in[7]
    SLICE_X64Y91         LUT4 (Prop_lut4_I3_O)        0.336    12.817 r  main/alu/math/M_state_dff_q[7]_i_2/O
                         net (fo=3, routed)           0.355    13.172    main/regfile/D[7]
    SLICE_X62Y90         FDRE                                         r  main/regfile/M_state_dff_q_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.507    14.911    main/regfile/clk_IBUF_BUFG
    SLICE_X62Y90         FDRE                                         r  main/regfile/M_state_dff_q_reg[7]_lopt_replica/C
                         clock pessimism              0.272    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X62Y90         FDRE (Setup_fdre_C_D)       -0.265    14.883    main/regfile/M_state_dff_q_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.883    
                         arrival time                         -13.172    
  -------------------------------------------------------------------
                         slack                                  1.711    

Slack (MET) :             1.883ns  (required time - arrival time)
  Source:                 player_move_right/M_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/regfile/M_state_dff_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.789ns  (logic 2.389ns (30.670%)  route 5.400ns (69.330%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.621     5.205    player_move_right/clk_IBUF_BUFG
    SLICE_X64Y86         FDRE                                         r  player_move_right/M_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDRE (Prop_fdre_C_Q)         0.518     5.723 f  player_move_right/M_ctr_q_reg[9]/Q
                         net (fo=2, routed)           0.807     6.530    player_move_right/M_ctr_q_reg[9]
    SLICE_X65Y85         LUT4 (Prop_lut4_I2_O)        0.124     6.654 r  player_move_right/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.433     7.087    player_move_right/M_last_q_i_4__0_n_0
    SLICE_X65Y85         LUT6 (Prop_lut6_I4_O)        0.124     7.211 r  player_move_right/M_last_q_i_3__0/O
                         net (fo=1, routed)           0.598     7.809    player_move_right/M_last_q_i_3__0_n_0
    SLICE_X63Y88         LUT6 (Prop_lut6_I5_O)        0.124     7.933 f  player_move_right/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.657     8.590    player_move_right/M_player_move_right_out
    SLICE_X63Y88         LUT2 (Prop_lut2_I0_O)        0.124     8.714 f  player_move_right/io_led_OBUF[23]_inst_i_2/O
                         net (fo=6, routed)           0.644     9.358    main/alu/math/pmove_final
    SLICE_X62Y89         LUT4 (Prop_lut4_I0_O)        0.120     9.478 r  main/alu/math/__5_carry_i_13/O
                         net (fo=12, routed)          0.491     9.969    main/regfile/__5_carry__0_i_4_1
    SLICE_X62Y90         LUT6 (Prop_lut6_I4_O)        0.327    10.296 r  main/regfile/__5_carry_i_1/O
                         net (fo=2, routed)           0.538    10.834    main/alu/math/M_alu_a[0]
    SLICE_X64Y89         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.630    11.464 r  main/alu/math/__5_carry/O[1]
                         net (fo=1, routed)           0.572    12.037    main/alu/math/p_1_in[1]
    SLICE_X64Y91         LUT4 (Prop_lut4_I3_O)        0.298    12.335 r  main/alu/math/M_state_dff_q[1]_i_1/O
                         net (fo=2, routed)           0.660    12.994    main/regfile/D[1]
    SLICE_X62Y91         FDRE                                         r  main/regfile/M_state_dff_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.508    14.912    main/regfile/clk_IBUF_BUFG
    SLICE_X62Y91         FDRE                                         r  main/regfile/M_state_dff_q_reg[1]/C
                         clock pessimism              0.272    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X62Y91         FDRE (Setup_fdre_C_D)       -0.271    14.878    main/regfile/M_state_dff_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.878    
                         arrival time                         -12.994    
  -------------------------------------------------------------------
                         slack                                  1.883    

Slack (MET) :             1.889ns  (required time - arrival time)
  Source:                 player_move_right/M_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/regfile/M_player_pos_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.783ns  (logic 2.389ns (30.693%)  route 5.394ns (69.307%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.621     5.205    player_move_right/clk_IBUF_BUFG
    SLICE_X64Y86         FDRE                                         r  player_move_right/M_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDRE (Prop_fdre_C_Q)         0.518     5.723 f  player_move_right/M_ctr_q_reg[9]/Q
                         net (fo=2, routed)           0.807     6.530    player_move_right/M_ctr_q_reg[9]
    SLICE_X65Y85         LUT4 (Prop_lut4_I2_O)        0.124     6.654 r  player_move_right/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.433     7.087    player_move_right/M_last_q_i_4__0_n_0
    SLICE_X65Y85         LUT6 (Prop_lut6_I4_O)        0.124     7.211 r  player_move_right/M_last_q_i_3__0/O
                         net (fo=1, routed)           0.598     7.809    player_move_right/M_last_q_i_3__0_n_0
    SLICE_X63Y88         LUT6 (Prop_lut6_I5_O)        0.124     7.933 f  player_move_right/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.657     8.590    player_move_right/M_player_move_right_out
    SLICE_X63Y88         LUT2 (Prop_lut2_I0_O)        0.124     8.714 f  player_move_right/io_led_OBUF[23]_inst_i_2/O
                         net (fo=6, routed)           0.644     9.358    main/alu/math/pmove_final
    SLICE_X62Y89         LUT4 (Prop_lut4_I0_O)        0.120     9.478 r  main/alu/math/__5_carry_i_13/O
                         net (fo=12, routed)          0.491     9.969    main/regfile/__5_carry__0_i_4_1
    SLICE_X62Y90         LUT6 (Prop_lut6_I4_O)        0.327    10.296 r  main/regfile/__5_carry_i_1/O
                         net (fo=2, routed)           0.538    10.834    main/alu/math/M_alu_a[0]
    SLICE_X64Y89         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.630    11.464 r  main/alu/math/__5_carry/O[1]
                         net (fo=1, routed)           0.572    12.037    main/alu/math/p_1_in[1]
    SLICE_X64Y91         LUT4 (Prop_lut4_I3_O)        0.298    12.335 r  main/alu/math/M_state_dff_q[1]_i_1/O
                         net (fo=2, routed)           0.654    12.988    main/regfile/D[1]
    SLICE_X63Y91         FDRE                                         r  main/regfile/M_player_pos_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.508    14.912    main/regfile/clk_IBUF_BUFG
    SLICE_X63Y91         FDRE                                         r  main/regfile/M_player_pos_q_reg[1]/C
                         clock pessimism              0.272    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X63Y91         FDRE (Setup_fdre_C_D)       -0.271    14.878    main/regfile/M_player_pos_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.878    
                         arrival time                         -12.989    
  -------------------------------------------------------------------
                         slack                                  1.889    

Slack (MET) :             1.935ns  (required time - arrival time)
  Source:                 player_move_right/M_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/regfile/M_player_pos_q_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.722ns  (logic 2.589ns (33.527%)  route 5.133ns (66.473%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.621     5.205    player_move_right/clk_IBUF_BUFG
    SLICE_X64Y86         FDRE                                         r  player_move_right/M_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDRE (Prop_fdre_C_Q)         0.518     5.723 f  player_move_right/M_ctr_q_reg[9]/Q
                         net (fo=2, routed)           0.807     6.530    player_move_right/M_ctr_q_reg[9]
    SLICE_X65Y85         LUT4 (Prop_lut4_I2_O)        0.124     6.654 r  player_move_right/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.433     7.087    player_move_right/M_last_q_i_4__0_n_0
    SLICE_X65Y85         LUT6 (Prop_lut6_I4_O)        0.124     7.211 r  player_move_right/M_last_q_i_3__0/O
                         net (fo=1, routed)           0.598     7.809    player_move_right/M_last_q_i_3__0_n_0
    SLICE_X63Y88         LUT6 (Prop_lut6_I5_O)        0.124     7.933 f  player_move_right/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.657     8.590    player_move_right/M_player_move_right_out
    SLICE_X63Y88         LUT2 (Prop_lut2_I0_O)        0.124     8.714 f  player_move_right/io_led_OBUF[23]_inst_i_2/O
                         net (fo=6, routed)           0.644     9.358    main/alu/math/pmove_final
    SLICE_X62Y89         LUT4 (Prop_lut4_I0_O)        0.120     9.478 r  main/alu/math/__5_carry_i_13/O
                         net (fo=12, routed)          0.491     9.969    main/regfile/__5_carry__0_i_4_1
    SLICE_X62Y90         LUT6 (Prop_lut6_I4_O)        0.327    10.296 r  main/regfile/__5_carry_i_1/O
                         net (fo=2, routed)           0.538    10.834    main/alu/math/M_alu_a[0]
    SLICE_X64Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    11.429 r  main/alu/math/__5_carry/CO[3]
                         net (fo=1, routed)           0.000    11.429    main/alu/math/__5_carry_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.668 r  main/alu/math/__5_carry__0/O[2]
                         net (fo=1, routed)           0.432    12.100    main/alu/math/p_1_in[6]
    SLICE_X64Y91         LUT4 (Prop_lut4_I3_O)        0.294    12.394 r  main/alu/math/M_state_dff_q[6]_i_1/O
                         net (fo=2, routed)           0.533    12.927    main/regfile/D[6]
    SLICE_X63Y91         FDSE                                         r  main/regfile/M_player_pos_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.508    14.912    main/regfile/clk_IBUF_BUFG
    SLICE_X63Y91         FDSE                                         r  main/regfile/M_player_pos_q_reg[6]/C
                         clock pessimism              0.272    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X63Y91         FDSE (Setup_fdse_C_D)       -0.286    14.863    main/regfile/M_player_pos_q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                         -12.927    
  -------------------------------------------------------------------
                         slack                                  1.935    

Slack (MET) :             1.970ns  (required time - arrival time)
  Source:                 player_move_right/M_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/regfile/M_state_dff_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.913ns  (logic 2.570ns (32.479%)  route 5.343ns (67.521%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.621     5.205    player_move_right/clk_IBUF_BUFG
    SLICE_X64Y86         FDRE                                         r  player_move_right/M_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDRE (Prop_fdre_C_Q)         0.518     5.723 f  player_move_right/M_ctr_q_reg[9]/Q
                         net (fo=2, routed)           0.807     6.530    player_move_right/M_ctr_q_reg[9]
    SLICE_X65Y85         LUT4 (Prop_lut4_I2_O)        0.124     6.654 r  player_move_right/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.433     7.087    player_move_right/M_last_q_i_4__0_n_0
    SLICE_X65Y85         LUT6 (Prop_lut6_I4_O)        0.124     7.211 r  player_move_right/M_last_q_i_3__0/O
                         net (fo=1, routed)           0.598     7.809    player_move_right/M_last_q_i_3__0_n_0
    SLICE_X63Y88         LUT6 (Prop_lut6_I5_O)        0.124     7.933 f  player_move_right/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.657     8.590    player_move_right/M_player_move_right_out
    SLICE_X63Y88         LUT2 (Prop_lut2_I0_O)        0.124     8.714 f  player_move_right/io_led_OBUF[23]_inst_i_2/O
                         net (fo=6, routed)           0.644     9.358    main/alu/math/pmove_final
    SLICE_X62Y89         LUT4 (Prop_lut4_I0_O)        0.120     9.478 r  main/alu/math/__5_carry_i_13/O
                         net (fo=12, routed)          0.491     9.969    main/regfile/__5_carry__0_i_4_1
    SLICE_X62Y90         LUT6 (Prop_lut6_I4_O)        0.327    10.296 r  main/regfile/__5_carry_i_1/O
                         net (fo=2, routed)           0.538    10.834    main/alu/math/M_alu_a[0]
    SLICE_X64Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    11.429 r  main/alu/math/__5_carry/CO[3]
                         net (fo=1, routed)           0.000    11.429    main/alu/math/__5_carry_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.648 r  main/alu/math/__5_carry__0/O[0]
                         net (fo=1, routed)           0.663    12.311    main/alu/math/p_1_in[4]
    SLICE_X64Y91         LUT4 (Prop_lut4_I3_O)        0.295    12.606 r  main/alu/math/M_state_dff_q[4]_i_1/O
                         net (fo=2, routed)           0.512    13.118    main/regfile/D[4]
    SLICE_X62Y91         FDRE                                         r  main/regfile/M_state_dff_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.508    14.912    main/regfile/clk_IBUF_BUFG
    SLICE_X62Y91         FDRE                                         r  main/regfile/M_state_dff_q_reg[4]/C
                         clock pessimism              0.272    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X62Y91         FDRE (Setup_fdre_C_D)       -0.061    15.088    main/regfile/M_state_dff_q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                         -13.118    
  -------------------------------------------------------------------
                         slack                                  1.970    

Slack (MET) :             1.983ns  (required time - arrival time)
  Source:                 player_move_right/M_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/regfile/M_state_dff_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.675ns  (logic 2.589ns (33.734%)  route 5.086ns (66.266%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.621     5.205    player_move_right/clk_IBUF_BUFG
    SLICE_X64Y86         FDRE                                         r  player_move_right/M_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDRE (Prop_fdre_C_Q)         0.518     5.723 f  player_move_right/M_ctr_q_reg[9]/Q
                         net (fo=2, routed)           0.807     6.530    player_move_right/M_ctr_q_reg[9]
    SLICE_X65Y85         LUT4 (Prop_lut4_I2_O)        0.124     6.654 r  player_move_right/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.433     7.087    player_move_right/M_last_q_i_4__0_n_0
    SLICE_X65Y85         LUT6 (Prop_lut6_I4_O)        0.124     7.211 r  player_move_right/M_last_q_i_3__0/O
                         net (fo=1, routed)           0.598     7.809    player_move_right/M_last_q_i_3__0_n_0
    SLICE_X63Y88         LUT6 (Prop_lut6_I5_O)        0.124     7.933 f  player_move_right/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.657     8.590    player_move_right/M_player_move_right_out
    SLICE_X63Y88         LUT2 (Prop_lut2_I0_O)        0.124     8.714 f  player_move_right/io_led_OBUF[23]_inst_i_2/O
                         net (fo=6, routed)           0.644     9.358    main/alu/math/pmove_final
    SLICE_X62Y89         LUT4 (Prop_lut4_I0_O)        0.120     9.478 r  main/alu/math/__5_carry_i_13/O
                         net (fo=12, routed)          0.491     9.969    main/regfile/__5_carry__0_i_4_1
    SLICE_X62Y90         LUT6 (Prop_lut6_I4_O)        0.327    10.296 r  main/regfile/__5_carry_i_1/O
                         net (fo=2, routed)           0.538    10.834    main/alu/math/M_alu_a[0]
    SLICE_X64Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    11.429 r  main/alu/math/__5_carry/CO[3]
                         net (fo=1, routed)           0.000    11.429    main/alu/math/__5_carry_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.668 r  main/alu/math/__5_carry__0/O[2]
                         net (fo=1, routed)           0.432    12.100    main/alu/math/p_1_in[6]
    SLICE_X64Y91         LUT4 (Prop_lut4_I3_O)        0.294    12.394 r  main/alu/math/M_state_dff_q[6]_i_1/O
                         net (fo=2, routed)           0.486    12.880    main/regfile/D[6]
    SLICE_X62Y91         FDRE                                         r  main/regfile/M_state_dff_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.508    14.912    main/regfile/clk_IBUF_BUFG
    SLICE_X62Y91         FDRE                                         r  main/regfile/M_state_dff_q_reg[6]/C
                         clock pessimism              0.272    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X62Y91         FDRE (Setup_fdre_C_D)       -0.286    14.863    main/regfile/M_state_dff_q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                         -12.880    
  -------------------------------------------------------------------
                         slack                                  1.983    

Slack (MET) :             2.093ns  (required time - arrival time)
  Source:                 player_move_right/M_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/regfile/M_player_pos_q_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.792ns  (logic 2.685ns (34.457%)  route 5.107ns (65.543%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.621     5.205    player_move_right/clk_IBUF_BUFG
    SLICE_X64Y86         FDRE                                         r  player_move_right/M_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDRE (Prop_fdre_C_Q)         0.518     5.723 f  player_move_right/M_ctr_q_reg[9]/Q
                         net (fo=2, routed)           0.807     6.530    player_move_right/M_ctr_q_reg[9]
    SLICE_X65Y85         LUT4 (Prop_lut4_I2_O)        0.124     6.654 r  player_move_right/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.433     7.087    player_move_right/M_last_q_i_4__0_n_0
    SLICE_X65Y85         LUT6 (Prop_lut6_I4_O)        0.124     7.211 r  player_move_right/M_last_q_i_3__0/O
                         net (fo=1, routed)           0.598     7.809    player_move_right/M_last_q_i_3__0_n_0
    SLICE_X63Y88         LUT6 (Prop_lut6_I5_O)        0.124     7.933 f  player_move_right/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.657     8.590    player_move_right/M_player_move_right_out
    SLICE_X63Y88         LUT2 (Prop_lut2_I0_O)        0.124     8.714 f  player_move_right/io_led_OBUF[23]_inst_i_2/O
                         net (fo=6, routed)           0.644     9.358    main/alu/math/pmove_final
    SLICE_X62Y89         LUT4 (Prop_lut4_I0_O)        0.120     9.478 r  main/alu/math/__5_carry_i_13/O
                         net (fo=12, routed)          0.491     9.969    main/regfile/__5_carry__0_i_4_1
    SLICE_X62Y90         LUT6 (Prop_lut6_I4_O)        0.327    10.296 r  main/regfile/__5_carry_i_1/O
                         net (fo=2, routed)           0.538    10.834    main/alu/math/M_alu_a[0]
    SLICE_X64Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    11.429 r  main/alu/math/__5_carry/CO[3]
                         net (fo=1, routed)           0.000    11.429    main/alu/math/__5_carry_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.752 r  main/alu/math/__5_carry__0/O[1]
                         net (fo=1, routed)           0.427    12.179    main/alu/math/p_1_in[5]
    SLICE_X64Y91         LUT4 (Prop_lut4_I3_O)        0.306    12.485 r  main/alu/math/M_state_dff_q[5]_i_1/O
                         net (fo=2, routed)           0.512    12.997    main/regfile/D[5]
    SLICE_X63Y91         FDSE                                         r  main/regfile/M_player_pos_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.508    14.912    main/regfile/clk_IBUF_BUFG
    SLICE_X63Y91         FDSE                                         r  main/regfile/M_player_pos_q_reg[5]/C
                         clock pessimism              0.272    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X63Y91         FDSE (Setup_fdse_C_D)       -0.058    15.091    main/regfile/M_player_pos_q_reg[5]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                         -12.997    
  -------------------------------------------------------------------
                         slack                                  2.093    

Slack (MET) :             2.150ns  (required time - arrival time)
  Source:                 player_move_right/M_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/regfile/M_state_dff_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.725ns  (logic 2.468ns (31.947%)  route 5.257ns (68.053%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.621     5.205    player_move_right/clk_IBUF_BUFG
    SLICE_X64Y86         FDRE                                         r  player_move_right/M_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDRE (Prop_fdre_C_Q)         0.518     5.723 f  player_move_right/M_ctr_q_reg[9]/Q
                         net (fo=2, routed)           0.807     6.530    player_move_right/M_ctr_q_reg[9]
    SLICE_X65Y85         LUT4 (Prop_lut4_I2_O)        0.124     6.654 r  player_move_right/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.433     7.087    player_move_right/M_last_q_i_4__0_n_0
    SLICE_X65Y85         LUT6 (Prop_lut6_I4_O)        0.124     7.211 r  player_move_right/M_last_q_i_3__0/O
                         net (fo=1, routed)           0.598     7.809    player_move_right/M_last_q_i_3__0_n_0
    SLICE_X63Y88         LUT6 (Prop_lut6_I5_O)        0.124     7.933 f  player_move_right/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.657     8.590    player_move_right/M_player_move_right_out
    SLICE_X63Y88         LUT2 (Prop_lut2_I0_O)        0.124     8.714 f  player_move_right/io_led_OBUF[23]_inst_i_2/O
                         net (fo=6, routed)           0.644     9.358    main/alu/math/pmove_final
    SLICE_X62Y89         LUT4 (Prop_lut4_I0_O)        0.120     9.478 r  main/alu/math/__5_carry_i_13/O
                         net (fo=12, routed)          0.487     9.965    main/regfile/__5_carry__0_i_4_1
    SLICE_X65Y89         LUT6 (Prop_lut6_I1_O)        0.327    10.292 r  main/regfile/__5_carry_i_2/O
                         net (fo=2, routed)           0.651    10.943    main/regfile/FSM_sequential_M_states_q_reg[2][3]
    SLICE_X65Y90         LUT6 (Prop_lut6_I1_O)        0.124    11.067 r  main/regfile/res0_carry_i_2/O
                         net (fo=1, routed)           0.000    11.067    main/alu/comparator/S[1]
    SLICE_X65Y90         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    11.637 r  main/alu/comparator/res0_carry/CO[2]
                         net (fo=4, routed)           0.643    12.280    main/alu/math/CO[0]
    SLICE_X62Y89         LUT5 (Prop_lut5_I4_O)        0.313    12.593 r  main/alu/math/M_state_dff_q[0]_i_1/O
                         net (fo=2, routed)           0.337    12.930    main/regfile/D[0]
    SLICE_X62Y90         FDRE                                         r  main/regfile/M_state_dff_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.507    14.911    main/regfile/clk_IBUF_BUFG
    SLICE_X62Y90         FDRE                                         r  main/regfile/M_state_dff_q_reg[0]/C
                         clock pessimism              0.272    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X62Y90         FDRE (Setup_fdre_C_D)       -0.067    15.081    main/regfile/M_state_dff_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                         -12.930    
  -------------------------------------------------------------------
                         slack                                  2.150    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 display/led_matrix/writer/M_bit_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/led_matrix/writer/M_bit_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.189ns (58.044%)  route 0.137ns (41.956%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.564     1.508    display/led_matrix/writer/clk_IBUF_BUFG
    SLICE_X57Y89         FDRE                                         r  display/led_matrix/writer/M_bit_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y89         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  display/led_matrix/writer/M_bit_ctr_q_reg[0]/Q
                         net (fo=8, routed)           0.137     1.785    display/led_matrix/writer/M_bit_ctr_q[0]
    SLICE_X56Y89         LUT3 (Prop_lut3_I2_O)        0.048     1.833 r  display/led_matrix/writer/M_bit_ctr_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.833    display/led_matrix/writer/M_bit_ctr_q[2]_i_1_n_0
    SLICE_X56Y89         FDRE                                         r  display/led_matrix/writer/M_bit_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.832     2.022    display/led_matrix/writer/clk_IBUF_BUFG
    SLICE_X56Y89         FDRE                                         r  display/led_matrix/writer/M_bit_ctr_q_reg[2]/C
                         clock pessimism             -0.502     1.521    
    SLICE_X56Y89         FDRE (Hold_fdre_C_D)         0.133     1.654    display/led_matrix/writer/M_bit_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 main/regfile/M_state_dff_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/regfile/M_enemy_positions_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.874%)  route 0.166ns (47.126%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.592     1.536    main/regfile/clk_IBUF_BUFG
    SLICE_X62Y91         FDRE                                         r  main/regfile/M_state_dff_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y91         FDRE (Prop_fdre_C_Q)         0.141     1.677 f  main/regfile/M_state_dff_q_reg[3]/Q
                         net (fo=41, routed)          0.166     1.843    main/regfile/rom/Q[3]
    SLICE_X60Y90         LUT6 (Prop_lut6_I3_O)        0.045     1.888 r  main/regfile/rom//M_enemy_positions_q[6]_i_1/O
                         net (fo=1, routed)           0.000     1.888    main/regfile/rom_n_1
    SLICE_X60Y90         FDRE                                         r  main/regfile/M_enemy_positions_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.860     2.050    main/regfile/clk_IBUF_BUFG
    SLICE_X60Y90         FDRE                                         r  main/regfile/M_enemy_positions_q_reg[6]/C
                         clock pessimism             -0.480     1.571    
    SLICE_X60Y90         FDRE (Hold_fdre_C_D)         0.120     1.691    main/regfile/M_enemy_positions_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 display/led_matrix/writer/M_pixel_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/led_matrix/writer/M_pixel_ctr_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.214%)  route 0.151ns (44.786%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.565     1.509    display/led_matrix/writer/clk_IBUF_BUFG
    SLICE_X57Y92         FDRE                                         r  display/led_matrix/writer/M_pixel_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y92         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  display/led_matrix/writer/M_pixel_ctr_q_reg[0]/Q
                         net (fo=23, routed)          0.151     1.801    display/led_matrix/writer/M_pixel_ctr_q_reg[0]
    SLICE_X56Y92         LUT6 (Prop_lut6_I4_O)        0.045     1.846 r  display/led_matrix/writer/M_pixel_ctr_q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.846    display/led_matrix/writer/p_1_in[5]
    SLICE_X56Y92         FDRE                                         r  display/led_matrix/writer/M_pixel_ctr_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.833     2.023    display/led_matrix/writer/clk_IBUF_BUFG
    SLICE_X56Y92         FDRE                                         r  display/led_matrix/writer/M_pixel_ctr_q_reg[5]/C
                         clock pessimism             -0.502     1.522    
    SLICE_X56Y92         FDRE (Hold_fdre_C_D)         0.121     1.643    display/led_matrix/writer/M_pixel_ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 main/slowclock/M_ctr_q_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/slowclock_edge/M_last_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.734%)  route 0.197ns (58.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.591     1.535    main/slowclock/clk_IBUF_BUFG
    SLICE_X61Y91         FDRE                                         r  main/slowclock/M_ctr_q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  main/slowclock/M_ctr_q_reg[25]/Q
                         net (fo=3, routed)           0.197     1.873    main/slowclock_edge/M_last_q_reg_0[0]
    SLICE_X63Y90         FDRE                                         r  main/slowclock_edge/M_last_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.862     2.052    main/slowclock_edge/clk_IBUF_BUFG
    SLICE_X63Y90         FDRE                                         r  main/slowclock_edge/M_last_q_reg/C
                         clock pessimism             -0.480     1.573    
    SLICE_X63Y90         FDRE (Hold_fdre_C_D)         0.075     1.648    main/slowclock_edge/M_last_q_reg
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.887%)  route 0.173ns (55.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.589     1.533    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y86         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDSE (Prop_fdse_C_Q)         0.141     1.674 r  reset_cond/M_stage_q_reg[2]/Q
                         net (fo=1, routed)           0.173     1.847    reset_cond/M_stage_d[3]
    SLICE_X63Y87         FDSE                                         r  reset_cond/M_stage_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.859     2.049    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y87         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
                         clock pessimism             -0.501     1.549    
    SLICE_X63Y87         FDSE (Hold_fdse_C_D)         0.070     1.619    reset_cond/M_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.589     1.533    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y86         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDSE (Prop_fdse_C_Q)         0.141     1.674 r  reset_cond/M_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.172     1.846    reset_cond/M_stage_d[2]
    SLICE_X62Y86         FDSE                                         r  reset_cond/M_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.858     2.048    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y86         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
                         clock pessimism             -0.516     1.533    
    SLICE_X62Y86         FDSE (Hold_fdse_C_D)         0.070     1.603    reset_cond/M_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 main/slowclock/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/slowclock/M_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.588     1.532    main/slowclock/clk_IBUF_BUFG
    SLICE_X61Y85         FDRE                                         r  main/slowclock/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  main/slowclock/M_ctr_q_reg[3]/Q
                         net (fo=1, routed)           0.108     1.781    main/slowclock/M_ctr_q_reg_n_0_[3]
    SLICE_X61Y85         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.889 r  main/slowclock/M_ctr_q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.889    main/slowclock/M_ctr_q_reg[0]_i_1_n_4
    SLICE_X61Y85         FDRE                                         r  main/slowclock/M_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.856     2.046    main/slowclock/clk_IBUF_BUFG
    SLICE_X61Y85         FDRE                                         r  main/slowclock/M_ctr_q_reg[3]/C
                         clock pessimism             -0.515     1.532    
    SLICE_X61Y85         FDRE (Hold_fdre_C_D)         0.105     1.637    main/slowclock/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 main/slowclock/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/slowclock/M_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.588     1.532    main/slowclock/clk_IBUF_BUFG
    SLICE_X61Y86         FDRE                                         r  main/slowclock/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y86         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  main/slowclock/M_ctr_q_reg[7]/Q
                         net (fo=1, routed)           0.108     1.781    main/slowclock/M_ctr_q_reg_n_0_[7]
    SLICE_X61Y86         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.889 r  main/slowclock/M_ctr_q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.889    main/slowclock/M_ctr_q_reg[4]_i_1_n_4
    SLICE_X61Y86         FDRE                                         r  main/slowclock/M_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.856     2.046    main/slowclock/clk_IBUF_BUFG
    SLICE_X61Y86         FDRE                                         r  main/slowclock/M_ctr_q_reg[7]/C
                         clock pessimism             -0.515     1.532    
    SLICE_X61Y86         FDRE (Hold_fdre_C_D)         0.105     1.637    main/slowclock/M_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 main/slowclock/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/slowclock/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.590     1.534    main/slowclock/clk_IBUF_BUFG
    SLICE_X61Y88         FDRE                                         r  main/slowclock/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  main/slowclock/M_ctr_q_reg[15]/Q
                         net (fo=1, routed)           0.108     1.783    main/slowclock/M_ctr_q_reg_n_0_[15]
    SLICE_X61Y88         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.891 r  main/slowclock/M_ctr_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.891    main/slowclock/M_ctr_q_reg[12]_i_1_n_4
    SLICE_X61Y88         FDRE                                         r  main/slowclock/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.860     2.049    main/slowclock/clk_IBUF_BUFG
    SLICE_X61Y88         FDRE                                         r  main/slowclock/M_ctr_q_reg[15]/C
                         clock pessimism             -0.516     1.534    
    SLICE_X61Y88         FDRE (Hold_fdre_C_D)         0.105     1.639    main/slowclock/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 main/slowclock/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/slowclock/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.590     1.534    main/slowclock/clk_IBUF_BUFG
    SLICE_X61Y89         FDRE                                         r  main/slowclock/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  main/slowclock/M_ctr_q_reg[19]/Q
                         net (fo=1, routed)           0.108     1.783    main/slowclock/M_ctr_q_reg_n_0_[19]
    SLICE_X61Y89         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.891 r  main/slowclock/M_ctr_q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.891    main/slowclock/M_ctr_q_reg[16]_i_1_n_4
    SLICE_X61Y89         FDRE                                         r  main/slowclock/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.860     2.049    main/slowclock/clk_IBUF_BUFG
    SLICE_X61Y89         FDRE                                         r  main/slowclock/M_ctr_q_reg[19]/C
                         clock pessimism             -0.516     1.534    
    SLICE_X61Y89         FDRE (Hold_fdre_C_D)         0.105     1.639    main/slowclock/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y88   button_left_edge/M_last_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y88   button_right_edge/M_last_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y89   display/led_matrix/writer/M_bit_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y89   display/led_matrix/writer/M_bit_ctr_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y89   display/led_matrix/writer/M_bit_ctr_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y89   display/led_matrix/writer/M_bit_ctr_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y89   display/led_matrix/writer/M_bit_ctr_q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y90   display/led_matrix/writer/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y91   display/led_matrix/writer/M_ctr_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y88   button_left_edge/M_last_q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y88   button_left_edge/M_last_q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y88   button_right_edge/M_last_q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y88   button_right_edge/M_last_q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y89   display/led_matrix/writer/M_bit_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y89   display/led_matrix/writer/M_bit_ctr_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y89   display/led_matrix/writer/M_bit_ctr_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y89   display/led_matrix/writer/M_bit_ctr_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y89   display/led_matrix/writer/M_bit_ctr_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y89   display/led_matrix/writer/M_bit_ctr_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y88   button_left_edge/M_last_q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y88   button_left_edge/M_last_q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y88   button_right_edge/M_last_q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y88   button_right_edge/M_last_q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y89   display/led_matrix/writer/M_bit_ctr_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y89   display/led_matrix/writer/M_bit_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y89   display/led_matrix/writer/M_bit_ctr_q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y89   display/led_matrix/writer/M_bit_ctr_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y89   display/led_matrix/writer/M_bit_ctr_q_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y89   display/led_matrix/writer/M_bit_ctr_q_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.411ns  (logic 4.987ns (47.898%)  route 5.424ns (52.102%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=1, routed)           5.424     6.898    led_OBUF[0]
    K13                  OBUF (Prop_obuf_I_O)         3.513    10.411 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.411    led[0]
    K13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[7]
                            (input port)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.373ns  (logic 5.077ns (48.943%)  route 5.296ns (51.057%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  io_dip[7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[7]
    C4                   IBUF (Prop_ibuf_I_O)         1.525     1.525 r  io_dip_IBUF[7]_inst/O
                         net (fo=1, routed)           5.296     6.821    led_OBUF[7]
    N16                  OBUF (Prop_obuf_I_O)         3.552    10.373 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.373    led[7]
    N16                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.265ns  (logic 4.976ns (48.481%)  route 5.288ns (51.519%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 r  io_dip[1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1]
    D5                   IBUF (Prop_ibuf_I_O)         1.471     1.471 r  io_dip_IBUF[1]_inst/O
                         net (fo=1, routed)           5.288     6.759    led_OBUF[1]
    K12                  OBUF (Prop_obuf_I_O)         3.505    10.265 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.265    led[1]
    K12                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[6]
                            (input port)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.219ns  (logic 5.044ns (49.362%)  route 5.175ns (50.638%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 r  io_dip[6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[6]
    D4                   IBUF (Prop_ibuf_I_O)         1.519     1.519 r  io_dip_IBUF[6]_inst/O
                         net (fo=1, routed)           5.175     6.694    led_OBUF[6]
    M12                  OBUF (Prop_obuf_I_O)         3.525    10.219 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.219    led[6]
    M12                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[4]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.084ns  (logic 5.030ns (49.876%)  route 5.055ns (50.124%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  io_dip[4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[4]
    G5                   IBUF (Prop_ibuf_I_O)         1.468     1.468 r  io_dip_IBUF[4]_inst/O
                         net (fo=1, routed)           5.055     6.523    led_OBUF[4]
    M16                  OBUF (Prop_obuf_I_O)         3.562    10.084 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.084    led[4]
    M16                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.078ns  (logic 5.023ns (49.843%)  route 5.055ns (50.157%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F5                                                0.000     0.000 r  io_dip[2] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2]
    F5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  io_dip_IBUF[2]_inst/O
                         net (fo=1, routed)           5.055     6.540    led_OBUF[2]
    L14                  OBUF (Prop_obuf_I_O)         3.538    10.078 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.078    led[2]
    L14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[5]
                            (input port)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.867ns  (logic 4.999ns (50.666%)  route 4.868ns (49.334%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  io_dip[5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[5]
    G4                   IBUF (Prop_ibuf_I_O)         1.462     1.462 r  io_dip_IBUF[5]_inst/O
                         net (fo=1, routed)           4.868     6.330    led_OBUF[5]
    M14                  OBUF (Prop_obuf_I_O)         3.537     9.867 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.867    led[5]
    M14                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[3]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.130ns  (logic 5.002ns (54.780%)  route 4.129ns (45.220%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 r  io_dip[3] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[3]
    E5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  io_dip_IBUF[3]_inst/O
                         net (fo=1, routed)           4.129     5.615    led_OBUF[3]
    L13                  OBUF (Prop_obuf_I_O)         3.515     9.130 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.130    led[3]
    L13                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[3]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.934ns  (logic 1.470ns (50.113%)  route 1.464ns (49.887%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 r  io_dip[3] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[3]
    E5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  io_dip_IBUF[3]_inst/O
                         net (fo=1, routed)           1.464     1.718    led_OBUF[3]
    L13                  OBUF (Prop_obuf_I_O)         1.216     2.934 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.934    led[3]
    L13                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[5]
                            (input port)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.340ns  (logic 1.468ns (43.956%)  route 1.872ns (56.044%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  io_dip[5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[5]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  io_dip_IBUF[5]_inst/O
                         net (fo=1, routed)           1.872     2.102    led_OBUF[5]
    M14                  OBUF (Prop_obuf_I_O)         1.238     3.340 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.340    led[5]
    M14                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.458ns  (logic 1.492ns (43.145%)  route 1.966ns (56.855%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F5                                                0.000     0.000 r  io_dip[2] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2]
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  io_dip_IBUF[2]_inst/O
                         net (fo=1, routed)           1.966     2.219    led_OBUF[2]
    L14                  OBUF (Prop_obuf_I_O)         1.239     3.458 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.458    led[2]
    L14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[4]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.464ns  (logic 1.498ns (43.252%)  route 1.966ns (56.748%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  io_dip[4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[4]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  io_dip_IBUF[4]_inst/O
                         net (fo=1, routed)           1.966     2.202    led_OBUF[4]
    M16                  OBUF (Prop_obuf_I_O)         1.262     3.464 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.464    led[4]
    M16                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.526ns  (logic 1.445ns (40.997%)  route 2.080ns (59.003%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 r  io_dip[1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1]
    D5                   IBUF (Prop_ibuf_I_O)         0.239     0.239 r  io_dip_IBUF[1]_inst/O
                         net (fo=1, routed)           2.080     2.319    led_OBUF[1]
    K12                  OBUF (Prop_obuf_I_O)         1.207     3.526 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.526    led[1]
    K12                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[6]
                            (input port)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.549ns  (logic 1.513ns (42.619%)  route 2.037ns (57.381%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 r  io_dip[6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[6]
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  io_dip_IBUF[6]_inst/O
                         net (fo=1, routed)           2.037     2.323    led_OBUF[6]
    M12                  OBUF (Prop_obuf_I_O)         1.226     3.549 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.549    led[6]
    M12                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.624ns  (logic 1.456ns (40.167%)  route 2.168ns (59.833%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  io_dip_IBUF[0]_inst/O
                         net (fo=1, routed)           2.168     2.410    led_OBUF[0]
    K13                  OBUF (Prop_obuf_I_O)         1.214     3.624 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.624    led[0]
    K13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[7]
                            (input port)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.635ns  (logic 1.545ns (42.500%)  route 2.090ns (57.500%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  io_dip[7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[7]
    C4                   IBUF (Prop_ibuf_I_O)         0.292     0.292 r  io_dip_IBUF[7]_inst/O
                         net (fo=1, routed)           2.090     2.382    led_OBUF[7]
    N16                  OBUF (Prop_obuf_I_O)         1.253     3.635 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.635    led[7]
    N16                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main/regfile/M_state_dff_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outled
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.388ns  (logic 5.264ns (30.274%)  route 12.124ns (69.726%))
  Logic Levels:           8  (LUT4=1 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.625     5.209    main/regfile/clk_IBUF_BUFG
    SLICE_X62Y91         FDRE                                         r  main/regfile/M_state_dff_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y91         FDRE (Prop_fdre_C_Q)         0.419     5.628 r  main/regfile/M_state_dff_q_reg[6]/Q
                         net (fo=39, routed)          2.221     7.849    rom/io_led_OBUF[6]
    SLICE_X58Y97         LUT6 (Prop_lut6_I3_O)        0.296     8.145 r  rom//outled_OBUF_inst_i_160/O
                         net (fo=3, routed)           1.008     9.153    rom/M_state_dff_q_reg[1]_4
    SLICE_X57Y95         LUT4 (Prop_lut4_I2_O)        0.150     9.303 r  rom//outled_OBUF_inst_i_93/O
                         net (fo=5, routed)           0.831    10.133    display/led_matrix/writer/M_display_enemy_positions[6]
    SLICE_X56Y95         LUT6 (Prop_lut6_I3_O)        0.332    10.465 f  display/led_matrix/writer/outled_OBUF_inst_i_97/O
                         net (fo=1, routed)           0.836    11.301    display/led_matrix/writer/outled_OBUF_inst_i_97_n_0
    SLICE_X55Y95         LUT6 (Prop_lut6_I4_O)        0.124    11.425 f  display/led_matrix/writer/outled_OBUF_inst_i_30/O
                         net (fo=1, routed)           0.796    12.221    display/led_matrix/writer/outled_OBUF_inst_i_30_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I3_O)        0.124    12.345 r  display/led_matrix/writer/outled_OBUF_inst_i_11/O
                         net (fo=2, routed)           1.024    13.369    display/led_matrix/writer/outled_OBUF_inst_i_11_n_0
    SLICE_X56Y90         LUT6 (Prop_lut6_I2_O)        0.124    13.493 f  display/led_matrix/writer/outled_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.680    14.173    display/led_matrix/writer/outled_OBUF_inst_i_4_n_0
    SLICE_X56Y90         LUT6 (Prop_lut6_I3_O)        0.124    14.297 r  display/led_matrix/writer/outled_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.729    19.026    outled_OBUF
    N13                  OBUF (Prop_obuf_I_O)         3.571    22.597 r  outled_OBUF_inst/O
                         net (fo=0)                   0.000    22.597    outled
    N13                                                               r  outled (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player_move_right/M_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.757ns  (logic 4.669ns (43.409%)  route 6.087ns (56.591%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.621     5.205    player_move_right/clk_IBUF_BUFG
    SLICE_X64Y86         FDRE                                         r  player_move_right/M_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDRE (Prop_fdre_C_Q)         0.518     5.723 r  player_move_right/M_ctr_q_reg[9]/Q
                         net (fo=2, routed)           0.807     6.530    player_move_right/M_ctr_q_reg[9]
    SLICE_X65Y85         LUT4 (Prop_lut4_I2_O)        0.124     6.654 f  player_move_right/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.433     7.087    player_move_right/M_last_q_i_4__0_n_0
    SLICE_X65Y85         LUT6 (Prop_lut6_I4_O)        0.124     7.211 f  player_move_right/M_last_q_i_3__0/O
                         net (fo=1, routed)           0.598     7.809    player_move_right/M_last_q_i_3__0_n_0
    SLICE_X63Y88         LUT6 (Prop_lut6_I5_O)        0.124     7.933 r  player_move_right/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.657     8.590    player_move_right/M_player_move_right_out
    SLICE_X63Y88         LUT2 (Prop_lut2_I0_O)        0.124     8.714 r  player_move_right/io_led_OBUF[23]_inst_i_2/O
                         net (fo=6, routed)           0.679     9.393    player_move/pmove_final
    SLICE_X62Y88         LUT2 (Prop_lut2_I1_O)        0.124     9.517 r  player_move/io_led_OBUF[23]_inst_i_1/O
                         net (fo=2, routed)           2.913    12.430    io_led_OBUF[23]
    L2                   OBUF (Prop_obuf_I_O)         3.531    15.962 r  io_led_OBUF[23]_inst/O
                         net (fo=0)                   0.000    15.962    io_led[23]
    L2                                                                r  io_led[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main/regfile/M_player_pos_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.107ns  (logic 3.957ns (55.672%)  route 3.150ns (44.328%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.624     5.208    main/regfile/clk_IBUF_BUFG
    SLICE_X62Y89         FDRE                                         r  main/regfile/M_player_pos_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y89         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  main/regfile/M_player_pos_q_reg[7]/Q
                         net (fo=11, routed)          3.150     8.814    io_led_OBUF[15]
    K5                   OBUF (Prop_obuf_I_O)         3.501    12.315 r  io_led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    12.315    io_led[15]
    K5                                                                r  io_led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main/regfile/M_player_pos_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.800ns  (logic 4.005ns (58.896%)  route 2.795ns (41.104%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.625     5.209    main/regfile/clk_IBUF_BUFG
    SLICE_X63Y91         FDRE                                         r  main/regfile/M_player_pos_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y91         FDRE (Prop_fdre_C_Q)         0.456     5.665 r  main/regfile/M_player_pos_q_reg[1]/Q
                         net (fo=5, routed)           2.795     8.460    io_led_OBUF[9]
    E1                   OBUF (Prop_obuf_I_O)         3.549    12.009 r  io_led_OBUF[9]_inst/O
                         net (fo=0)                   0.000    12.009    io_led[9]
    E1                                                                r  io_led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main/regfile/M_player_pos_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.757ns  (logic 4.003ns (59.251%)  route 2.753ns (40.749%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.624     5.208    main/regfile/clk_IBUF_BUFG
    SLICE_X62Y89         FDSE                                         r  main/regfile/M_player_pos_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y89         FDSE (Prop_fdse_C_Q)         0.456     5.664 r  main/regfile/M_player_pos_q_reg[0]/Q
                         net (fo=5, routed)           2.753     8.417    io_led_OBUF[8]
    F2                   OBUF (Prop_obuf_I_O)         3.547    11.965 r  io_led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    11.965    io_led[8]
    F2                                                                r  io_led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main/regfile/M_state_dff_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.738ns  (logic 4.007ns (59.464%)  route 2.731ns (40.536%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.624     5.208    main/regfile/clk_IBUF_BUFG
    SLICE_X62Y90         FDRE                                         r  main/regfile/M_state_dff_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  main/regfile/M_state_dff_q_reg[2]/Q
                         net (fo=41, routed)          2.731     8.395    io_led_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         3.551    11.946 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.946    io_led[2]
    A5                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main/regfile/M_state_dff_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.677ns  (logic 4.132ns (61.887%)  route 2.545ns (38.113%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.625     5.209    main/regfile/clk_IBUF_BUFG
    SLICE_X62Y91         FDRE                                         r  main/regfile/M_state_dff_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y91         FDRE (Prop_fdre_C_Q)         0.419     5.628 r  main/regfile/M_state_dff_q_reg[6]/Q
                         net (fo=39, routed)          2.545     8.173    io_led_OBUF[6]
    F4                   OBUF (Prop_obuf_I_O)         3.713    11.886 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.886    io_led[6]
    F4                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main/regfile/M_state_dff_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.567ns  (logic 4.002ns (60.939%)  route 2.565ns (39.061%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.625     5.209    main/regfile/clk_IBUF_BUFG
    SLICE_X62Y91         FDRE                                         r  main/regfile/M_state_dff_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y91         FDRE (Prop_fdre_C_Q)         0.456     5.665 r  main/regfile/M_state_dff_q_reg[1]/Q
                         net (fo=38, routed)          2.565     8.230    io_led_OBUF[1]
    B5                   OBUF (Prop_obuf_I_O)         3.546    11.776 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.776    io_led[1]
    B5                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main/regfile/M_state_dff_q_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.451ns  (logic 3.998ns (61.971%)  route 2.453ns (38.029%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.624     5.208    main/regfile/clk_IBUF_BUFG
    SLICE_X62Y90         FDRE                                         r  main/regfile/M_state_dff_q_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  main/regfile/M_state_dff_q_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           2.453     8.117    lopt
    F3                   OBUF (Prop_obuf_I_O)         3.542    11.659 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.659    io_led[7]
    F3                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main/regfile/M_player_pos_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.262ns  (logic 4.009ns (64.029%)  route 2.252ns (35.971%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.625     5.209    main/regfile/clk_IBUF_BUFG
    SLICE_X63Y91         FDSE                                         r  main/regfile/M_player_pos_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y91         FDSE (Prop_fdse_C_Q)         0.456     5.665 r  main/regfile/M_player_pos_q_reg[5]/Q
                         net (fo=7, routed)           2.252     7.917    io_led_OBUF[13]
    D1                   OBUF (Prop_obuf_I_O)         3.553    11.471 r  io_led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    11.471    io_led[13]
    D1                                                                r  io_led[13] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main/regfile/M_player_pos_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.751ns  (logic 1.391ns (79.452%)  route 0.360ns (20.548%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.591     1.535    main/regfile/clk_IBUF_BUFG
    SLICE_X62Y89         FDRE                                         r  main/regfile/M_player_pos_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y89         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  main/regfile/M_player_pos_q_reg[2]/Q
                         net (fo=5, routed)           0.360     2.036    io_led_OBUF[10]
    B2                   OBUF (Prop_obuf_I_O)         1.250     3.286 r  io_led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.286    io_led[10]
    B2                                                                r  io_led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main/regfile/M_state_dff_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.763ns  (logic 1.392ns (78.961%)  route 0.371ns (21.039%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.592     1.536    main/regfile/clk_IBUF_BUFG
    SLICE_X62Y91         FDRE                                         r  main/regfile/M_state_dff_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y91         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  main/regfile/M_state_dff_q_reg[4]/Q
                         net (fo=41, routed)          0.371     2.048    io_led_OBUF[4]
    B4                   OBUF (Prop_obuf_I_O)         1.251     3.299 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.299    io_led[4]
    B4                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main/regfile/M_state_dff_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.840ns  (logic 1.391ns (75.613%)  route 0.449ns (24.387%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.592     1.536    main/regfile/clk_IBUF_BUFG
    SLICE_X62Y91         FDRE                                         r  main/regfile/M_state_dff_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y91         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  main/regfile/M_state_dff_q_reg[3]/Q
                         net (fo=41, routed)          0.449     2.125    io_led_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         1.250     3.376 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.376    io_led[3]
    A4                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main/regfile/M_state_dff_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.867ns  (logic 1.387ns (74.313%)  route 0.480ns (25.687%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.592     1.536    main/regfile/clk_IBUF_BUFG
    SLICE_X62Y90         FDRE                                         r  main/regfile/M_state_dff_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  main/regfile/M_state_dff_q_reg[0]/Q
                         net (fo=47, routed)          0.480     2.156    io_led_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         1.246     3.403 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.403    io_led[0]
    B6                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main/regfile/M_player_pos_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.896ns  (logic 1.386ns (73.091%)  route 0.510ns (26.909%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.592     1.536    main/regfile/clk_IBUF_BUFG
    SLICE_X63Y91         FDRE                                         r  main/regfile/M_player_pos_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y91         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  main/regfile/M_player_pos_q_reg[4]/Q
                         net (fo=5, routed)           0.510     2.187    io_led_OBUF[12]
    E2                   OBUF (Prop_obuf_I_O)         1.245     3.432 r  io_led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.432    io_led[12]
    E2                                                                r  io_led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main/regfile/M_state_dff_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.898ns  (logic 1.390ns (73.230%)  route 0.508ns (26.770%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.592     1.536    main/regfile/clk_IBUF_BUFG
    SLICE_X62Y91         FDRE                                         r  main/regfile/M_state_dff_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y91         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  main/regfile/M_state_dff_q_reg[5]/Q
                         net (fo=40, routed)          0.508     2.185    io_led_OBUF[5]
    A3                   OBUF (Prop_obuf_I_O)         1.249     3.434 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.434    io_led[5]
    A3                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main/regfile/M_player_pos_q_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.925ns  (logic 1.385ns (71.948%)  route 0.540ns (28.052%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.592     1.536    main/regfile/clk_IBUF_BUFG
    SLICE_X63Y91         FDSE                                         r  main/regfile/M_player_pos_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y91         FDSE (Prop_fdse_C_Q)         0.128     1.664 r  main/regfile/M_player_pos_q_reg[6]/Q
                         net (fo=6, routed)           0.540     2.204    io_led_OBUF[14]
    E6                   OBUF (Prop_obuf_I_O)         1.257     3.461 r  io_led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.461    io_led[14]
    E6                                                                r  io_led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main/regfile/M_player_pos_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.963ns  (logic 1.400ns (71.319%)  route 0.563ns (28.681%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.592     1.536    main/regfile/clk_IBUF_BUFG
    SLICE_X63Y91         FDRE                                         r  main/regfile/M_player_pos_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y91         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  main/regfile/M_player_pos_q_reg[3]/Q
                         net (fo=5, routed)           0.563     2.240    io_led_OBUF[11]
    A2                   OBUF (Prop_obuf_I_O)         1.259     3.499 r  io_led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.499    io_led[11]
    A2                                                                r  io_led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main/regfile/M_player_pos_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.981ns  (logic 1.395ns (70.405%)  route 0.586ns (29.595%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.592     1.536    main/regfile/clk_IBUF_BUFG
    SLICE_X63Y91         FDSE                                         r  main/regfile/M_player_pos_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y91         FDSE (Prop_fdse_C_Q)         0.141     1.677 r  main/regfile/M_player_pos_q_reg[5]/Q
                         net (fo=7, routed)           0.586     2.263    io_led_OBUF[13]
    D1                   OBUF (Prop_obuf_I_O)         1.254     3.517 r  io_led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.517    io_led[13]
    D1                                                                r  io_led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main/regfile/M_state_dff_q_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.046ns  (logic 1.383ns (67.630%)  route 0.662ns (32.370%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.592     1.536    main/regfile/clk_IBUF_BUFG
    SLICE_X62Y90         FDRE                                         r  main/regfile/M_state_dff_q_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  main/regfile/M_state_dff_q_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.662     2.339    lopt
    F3                   OBUF (Prop_obuf_I_O)         1.242     3.581 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.581    io_led[7]
    F3                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.412ns  (logic 1.634ns (22.044%)  route 5.778ns (77.956%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           5.184     6.694    reset_cond/rst_n_IBUF
    SLICE_X62Y86         LUT1 (Prop_lut1_I0_O)        0.124     6.818 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.593     7.412    reset_cond/M_reset_cond_in
    SLICE_X62Y86         FDSE                                         r  reset_cond/M_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.504     4.908    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y86         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.412ns  (logic 1.634ns (22.044%)  route 5.778ns (77.956%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           5.184     6.694    reset_cond/rst_n_IBUF
    SLICE_X62Y86         LUT1 (Prop_lut1_I0_O)        0.124     6.818 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.593     7.412    reset_cond/M_reset_cond_in
    SLICE_X62Y86         FDSE                                         r  reset_cond/M_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.504     4.908    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y86         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.412ns  (logic 1.634ns (22.044%)  route 5.778ns (77.956%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           5.184     6.694    reset_cond/rst_n_IBUF
    SLICE_X62Y86         LUT1 (Prop_lut1_I0_O)        0.124     6.818 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.593     7.412    reset_cond/M_reset_cond_in
    SLICE_X62Y86         FDSE                                         r  reset_cond/M_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.504     4.908    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y86         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.169ns  (logic 1.634ns (22.790%)  route 5.535ns (77.210%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           5.184     6.694    reset_cond/rst_n_IBUF
    SLICE_X62Y86         LUT1 (Prop_lut1_I0_O)        0.124     6.818 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.351     7.169    reset_cond/M_reset_cond_in
    SLICE_X63Y87         FDSE                                         r  reset_cond/M_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.505     4.909    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y87         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            player_move_left/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.595ns  (logic 1.492ns (57.501%)  route 1.103ns (42.499%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         1.492     1.492 r  io_button_IBUF[0]_inst/O
                         net (fo=1, routed)           1.103     2.595    player_move_left/sync/D[0]
    SLICE_X65Y85         FDRE                                         r  player_move_left/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.504     4.908    player_move_left/sync/clk_IBUF_BUFG
    SLICE_X65Y85         FDRE                                         r  player_move_left/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            player_move_right/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.432ns  (logic 1.489ns (61.230%)  route 0.943ns (38.770%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  io_button_IBUF[1]_inst/O
                         net (fo=1, routed)           0.943     2.432    player_move_right/sync/D[0]
    SLICE_X65Y85         FDRE                                         r  player_move_right/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.504     4.908    player_move_right/sync/clk_IBUF_BUFG
    SLICE_X65Y85         FDRE                                         r  player_move_right/sync/M_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            player_move_right/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.629ns  (logic 0.257ns (40.776%)  route 0.373ns (59.224%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_button_IBUF[1]_inst/O
                         net (fo=1, routed)           0.373     0.629    player_move_right/sync/D[0]
    SLICE_X65Y85         FDRE                                         r  player_move_right/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.858     2.048    player_move_right/sync/clk_IBUF_BUFG
    SLICE_X65Y85         FDRE                                         r  player_move_right/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            player_move_left/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.688ns  (logic 0.260ns (37.786%)  route 0.428ns (62.214%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  io_button_IBUF[0]_inst/O
                         net (fo=1, routed)           0.428     0.688    player_move_left/sync/D[0]
    SLICE_X65Y85         FDRE                                         r  player_move_left/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.858     2.048    player_move_left/sync/clk_IBUF_BUFG
    SLICE_X65Y85         FDRE                                         r  player_move_left/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.805ns  (logic 0.322ns (11.495%)  route 2.482ns (88.505%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.355     2.633    reset_cond/rst_n_IBUF
    SLICE_X62Y86         LUT1 (Prop_lut1_I0_O)        0.045     2.678 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.127     2.805    reset_cond/M_reset_cond_in
    SLICE_X63Y87         FDSE                                         r  reset_cond/M_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.859     2.049    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y87         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.874ns  (logic 0.322ns (11.216%)  route 2.552ns (88.784%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.355     2.633    reset_cond/rst_n_IBUF
    SLICE_X62Y86         LUT1 (Prop_lut1_I0_O)        0.045     2.678 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.196     2.874    reset_cond/M_reset_cond_in
    SLICE_X62Y86         FDSE                                         r  reset_cond/M_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.858     2.048    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y86         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.874ns  (logic 0.322ns (11.216%)  route 2.552ns (88.784%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.355     2.633    reset_cond/rst_n_IBUF
    SLICE_X62Y86         LUT1 (Prop_lut1_I0_O)        0.045     2.678 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.196     2.874    reset_cond/M_reset_cond_in
    SLICE_X62Y86         FDSE                                         r  reset_cond/M_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.858     2.048    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y86         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.874ns  (logic 0.322ns (11.216%)  route 2.552ns (88.784%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.355     2.633    reset_cond/rst_n_IBUF
    SLICE_X62Y86         LUT1 (Prop_lut1_I0_O)        0.045     2.678 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.196     2.874    reset_cond/M_reset_cond_in
    SLICE_X62Y86         FDSE                                         r  reset_cond/M_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.858     2.048    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y86         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C





