{"sha": "35d2bec0454ef630dd3c2258c34b2b05a21995a5", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MzVkMmJlYzA0NTRlZjYzMGRkM2MyMjU4YzM0YjJiMDVhMjE5OTVhNQ==", "commit": {"author": {"name": "Siddhesh Poyarekar", "email": "siddhesh.poyarekar@linaro.org", "date": "2016-11-10T10:24:53Z"}, "committer": {"name": "Richard Earnshaw", "email": "rearnsha@gcc.gnu.org", "date": "2016-11-10T10:24:53Z"}, "message": "[ARM/AArch64] Add Falkor CPU support.\n\n\t2016-11-10  Siddhesh Poyarekar  <siddhesh.poyarekar@linaro.org>\n\n\t* config/aarch64/aarch64-cores.def (qdf24xx): Update part\n\tnumber.\n\t(falkor): New core.\n\t* config/aarch64/aarch64-tune.md: Regenerated.\n\t* config/arm/arm-cores.def (falkor): New core.\n\t* config/arm/arm-tables.opt: Regenerated.\n\t* config/arm/arm-tune.md: Regenerated.\n\t* config/arm/bpabi.h (BE8_LINK_SPEC): Add falkor support.\n\t* config/arm/t-aprofile (MULTILIB_MATCHES): Likewise.\n\t* doc/invoke.texi (AArch64 Options/-mtune): Document it.\n\t(ARM Options/-mtune): Likewise.\n\nFrom-SVN: r242033", "tree": {"sha": "322fac64847355a3edbd232b2f6fd48c70d3c9c3", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/322fac64847355a3edbd232b2f6fd48c70d3c9c3"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/35d2bec0454ef630dd3c2258c34b2b05a21995a5", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/35d2bec0454ef630dd3c2258c34b2b05a21995a5", "html_url": "https://github.com/Rust-GCC/gccrs/commit/35d2bec0454ef630dd3c2258c34b2b05a21995a5", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/35d2bec0454ef630dd3c2258c34b2b05a21995a5/comments", "author": {"login": "siddhesh", "id": 158582, "node_id": "MDQ6VXNlcjE1ODU4Mg==", "avatar_url": "https://avatars.githubusercontent.com/u/158582?v=4", "gravatar_id": "", "url": "https://api.github.com/users/siddhesh", "html_url": "https://github.com/siddhesh", "followers_url": "https://api.github.com/users/siddhesh/followers", "following_url": "https://api.github.com/users/siddhesh/following{/other_user}", "gists_url": "https://api.github.com/users/siddhesh/gists{/gist_id}", "starred_url": "https://api.github.com/users/siddhesh/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/siddhesh/subscriptions", "organizations_url": "https://api.github.com/users/siddhesh/orgs", "repos_url": "https://api.github.com/users/siddhesh/repos", "events_url": "https://api.github.com/users/siddhesh/events{/privacy}", "received_events_url": "https://api.github.com/users/siddhesh/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "e32d2c92d9c59cba60545bfedf4ffc110ca03432", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/e32d2c92d9c59cba60545bfedf4ffc110ca03432", "html_url": "https://github.com/Rust-GCC/gccrs/commit/e32d2c92d9c59cba60545bfedf4ffc110ca03432"}], "stats": {"total": 41, "additions": 32, "deletions": 9}, "files": [{"sha": "fa964594323e74621d63415998c5f5d9b73a6ae5", "filename": "gcc/ChangeLog", "status": "modified", "additions": 14, "deletions": 0, "changes": 14, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/35d2bec0454ef630dd3c2258c34b2b05a21995a5/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/35d2bec0454ef630dd3c2258c34b2b05a21995a5/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=35d2bec0454ef630dd3c2258c34b2b05a21995a5", "patch": "@@ -1,3 +1,17 @@\n+2016-11-10  Siddhesh Poyarekar  <siddhesh.poyarekar@linaro.org>\n+\n+\t* config/aarch64/aarch64-cores.def (qdf24xx): Update part\n+\tnumber.\n+\t(falkor): New core.\n+\t* config/aarch64/aarch64-tune.md: Regenerated.\n+\t* config/arm/arm-cores.def (falkor): New core.\n+\t* config/arm/arm-tables.opt: Regenerated.\n+\t* config/arm/arm-tune.md: Regenerated.\n+\t* config/arm/bpabi.h (BE8_LINK_SPEC): Add falkor support.\n+\t* config/arm/t-aprofile (MULTILIB_MATCHES): Likewise.\n+\t* doc/invoke.texi (AArch64 Options/-mtune): Document it.\n+\t(ARM Options/-mtune): Likewise.\n+\n 2016-11-10  Kugan Vivekanandarajah  <kuganv@linaro.org>\n \n \tRevert"}, {"sha": "4b00f3f2d1bd7b15884f0a5e36eeff9de2187b81", "filename": "gcc/config/aarch64/aarch64-cores.def", "status": "modified", "additions": 2, "deletions": 1, "changes": 3, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/35d2bec0454ef630dd3c2258c34b2b05a21995a5/gcc%2Fconfig%2Faarch64%2Faarch64-cores.def", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/35d2bec0454ef630dd3c2258c34b2b05a21995a5/gcc%2Fconfig%2Faarch64%2Faarch64-cores.def", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Faarch64%2Faarch64-cores.def?ref=35d2bec0454ef630dd3c2258c34b2b05a21995a5", "patch": "@@ -54,7 +54,8 @@ AARCH64_CORE(\"cortex-a73\",  cortexa73, cortexa57, 8A,  AARCH64_FL_FOR_ARCH8 | AA\n AARCH64_CORE(\"exynos-m1\",   exynosm1,  exynosm1,  8A,  AARCH64_FL_FOR_ARCH8 | AARCH64_FL_CRC | AARCH64_FL_CRYPTO, exynosm1,  0x53, 0x001)\n \n /* Qualcomm ('Q') cores. */\n-AARCH64_CORE(\"qdf24xx\",     qdf24xx,   cortexa57, 8A,  AARCH64_FL_FOR_ARCH8 | AARCH64_FL_CRC | AARCH64_FL_CRYPTO, qdf24xx,   0x51, 0x800)\n+AARCH64_CORE(\"falkor\",      falkor,    cortexa57, 8A,  AARCH64_FL_FOR_ARCH8 | AARCH64_FL_CRC | AARCH64_FL_CRYPTO, qdf24xx,   0x51, 0xC00)\n+AARCH64_CORE(\"qdf24xx\",     qdf24xx,   cortexa57, 8A,  AARCH64_FL_FOR_ARCH8 | AARCH64_FL_CRC | AARCH64_FL_CRYPTO, qdf24xx,   0x51, 0xC00)\n \n /* Cavium ('C') cores. */\n AARCH64_CORE(\"thunderx\",    thunderx,  thunderx,  8A,  AARCH64_FL_FOR_ARCH8 | AARCH64_FL_CRC | AARCH64_FL_CRYPTO, thunderx,  0x43, 0x0a1)"}, {"sha": "29afcdf78d45ff828b9343e234ac6bc625821293", "filename": "gcc/config/aarch64/aarch64-tune.md", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/35d2bec0454ef630dd3c2258c34b2b05a21995a5/gcc%2Fconfig%2Faarch64%2Faarch64-tune.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/35d2bec0454ef630dd3c2258c34b2b05a21995a5/gcc%2Fconfig%2Faarch64%2Faarch64-tune.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Faarch64%2Faarch64-tune.md?ref=35d2bec0454ef630dd3c2258c34b2b05a21995a5", "patch": "@@ -1,5 +1,5 @@\n ;; -*- buffer-read-only: t -*-\n ;; Generated automatically by gentune.sh from aarch64-cores.def\n (define_attr \"tune\"\n-\t\"cortexa35,cortexa53,cortexa57,cortexa72,cortexa73,exynosm1,qdf24xx,thunderx,xgene1,vulcan,cortexa57cortexa53,cortexa72cortexa53,cortexa73cortexa35,cortexa73cortexa53\"\n+\t\"cortexa35,cortexa53,cortexa57,cortexa72,cortexa73,exynosm1,falkor,qdf24xx,thunderx,xgene1,vulcan,cortexa57cortexa53,cortexa72cortexa53,cortexa73cortexa35,cortexa73cortexa53\"\n \t(const (symbol_ref \"((enum attr_tune) aarch64_tune)\")))"}, {"sha": "3f77c718da7eb314705720428650d48062063e9b", "filename": "gcc/config/arm/arm-cores.def", "status": "modified", "additions": 1, "deletions": 0, "changes": 1, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/35d2bec0454ef630dd3c2258c34b2b05a21995a5/gcc%2Fconfig%2Farm%2Farm-cores.def", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/35d2bec0454ef630dd3c2258c34b2b05a21995a5/gcc%2Fconfig%2Farm%2Farm-cores.def", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Farm-cores.def?ref=35d2bec0454ef630dd3c2258c34b2b05a21995a5", "patch": "@@ -175,6 +175,7 @@ ARM_CORE(\"cortex-a57\",\tcortexa57, cortexa57,\t8A,\tARM_FSET_MAKE_CPU1 (FL_LDSCHED\n ARM_CORE(\"cortex-a72\",\tcortexa72, cortexa57,\t8A,\tARM_FSET_MAKE_CPU1 (FL_LDSCHED | FL_CRC32 | FL_FOR_ARCH8A), cortex_a57)\n ARM_CORE(\"cortex-a73\",\tcortexa73, cortexa57,\t8A,\tARM_FSET_MAKE_CPU1 (FL_LDSCHED | FL_CRC32 | FL_FOR_ARCH8A), cortex_a73)\n ARM_CORE(\"exynos-m1\",\texynosm1,  exynosm1,\t8A,\tARM_FSET_MAKE_CPU1 (FL_LDSCHED | FL_CRC32 | FL_FOR_ARCH8A), exynosm1)\n+ARM_CORE(\"falkor\",\tfalkor,    cortexa57,\t8A,\tARM_FSET_MAKE_CPU1 (FL_LDSCHED | FL_CRC32 | FL_FOR_ARCH8A), qdf24xx)\n ARM_CORE(\"qdf24xx\",\tqdf24xx,   cortexa57,\t8A,\tARM_FSET_MAKE_CPU1 (FL_LDSCHED | FL_CRC32 | FL_FOR_ARCH8A), qdf24xx)\n ARM_CORE(\"xgene1\",      xgene1,    xgene1,      8A,\tARM_FSET_MAKE_CPU1 (FL_LDSCHED | FL_FOR_ARCH8A),            xgene1)\n "}, {"sha": "d63585d085e967e4e812018e45e69e351d35da2d", "filename": "gcc/config/arm/arm-tables.opt", "status": "modified", "additions": 3, "deletions": 0, "changes": 3, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/35d2bec0454ef630dd3c2258c34b2b05a21995a5/gcc%2Fconfig%2Farm%2Farm-tables.opt", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/35d2bec0454ef630dd3c2258c34b2b05a21995a5/gcc%2Fconfig%2Farm%2Farm-tables.opt", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Farm-tables.opt?ref=35d2bec0454ef630dd3c2258c34b2b05a21995a5", "patch": "@@ -333,6 +333,9 @@ Enum(processor_type) String(cortex-a73) Value(cortexa73)\n EnumValue\n Enum(processor_type) String(exynos-m1) Value(exynosm1)\n \n+EnumValue\n+Enum(processor_type) String(falkor) Value(falkor)\n+\n EnumValue\n Enum(processor_type) String(qdf24xx) Value(qdf24xx)\n "}, {"sha": "42a6d7a752789afe6f364084997a1d95526d6fc6", "filename": "gcc/config/arm/arm-tune.md", "status": "modified", "additions": 3, "deletions": 3, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/35d2bec0454ef630dd3c2258c34b2b05a21995a5/gcc%2Fconfig%2Farm%2Farm-tune.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/35d2bec0454ef630dd3c2258c34b2b05a21995a5/gcc%2Fconfig%2Farm%2Farm-tune.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Farm-tune.md?ref=35d2bec0454ef630dd3c2258c34b2b05a21995a5", "patch": "@@ -35,7 +35,7 @@\n \tcortexa17cortexa7,cortexm23,cortexa32,\n \tcortexm33,cortexa35,cortexa53,\n \tcortexa57,cortexa72,cortexa73,\n-\texynosm1,qdf24xx,xgene1,\n-\tcortexa57cortexa53,cortexa72cortexa53,cortexa73cortexa35,\n-\tcortexa73cortexa53\"\n+\texynosm1,falkor,qdf24xx,\n+\txgene1,cortexa57cortexa53,cortexa72cortexa53,\n+\tcortexa73cortexa35,cortexa73cortexa53\"\n \t(const (symbol_ref \"((enum attr_tune) arm_tune)\")))"}, {"sha": "a75051c5607bfb53931447b69aa8712d7877201d", "filename": "gcc/config/arm/bpabi.h", "status": "modified", "additions": 2, "deletions": 0, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/35d2bec0454ef630dd3c2258c34b2b05a21995a5/gcc%2Fconfig%2Farm%2Fbpabi.h", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/35d2bec0454ef630dd3c2258c34b2b05a21995a5/gcc%2Fconfig%2Farm%2Fbpabi.h", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Fbpabi.h?ref=35d2bec0454ef630dd3c2258c34b2b05a21995a5", "patch": "@@ -79,6 +79,7 @@\n    |mcpu=cortex-a73.cortex-a35\t\t\t\t\\\n    |mcpu=cortex-a73.cortex-a53\t\t\t\t\\\n    |mcpu=exynos-m1                                      \\\n+   |mcpu=falkor\t\t\t\t\t\t\\\n    |mcpu=qdf24xx\t\t\t\t\t\\\n    |mcpu=xgene1                                         \\\n    |mcpu=cortex-m1.small-multiply                       \\\n@@ -117,6 +118,7 @@\n    |mcpu=cortex-a73.cortex-a35\t\t\t\t\\\n    |mcpu=cortex-a73.cortex-a53\t\t\t\t\\\n    |mcpu=exynos-m1                                      \\\n+   |mcpu=falkor\t\t\t\t\t\t\\\n    |mcpu=qdf24xx\t\t\t\t\t\\\n    |mcpu=xgene1                                         \\\n    |mcpu=cortex-m1.small-multiply                       \\"}, {"sha": "8b591badf6037e37813ac98dffb2171e3be9b910", "filename": "gcc/config/arm/t-aprofile", "status": "modified", "additions": 1, "deletions": 0, "changes": 1, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/35d2bec0454ef630dd3c2258c34b2b05a21995a5/gcc%2Fconfig%2Farm%2Ft-aprofile", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/35d2bec0454ef630dd3c2258c34b2b05a21995a5/gcc%2Fconfig%2Farm%2Ft-aprofile", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Ft-aprofile?ref=35d2bec0454ef630dd3c2258c34b2b05a21995a5", "patch": "@@ -92,6 +92,7 @@ MULTILIB_MATCHES       += march?armv8-a=mcpu?cortex-a73\n MULTILIB_MATCHES       += march?armv8-a=mcpu?cortex-a73.cortex-a35\n MULTILIB_MATCHES       += march?armv8-a=mcpu?cortex-a73.cortex-a53\n MULTILIB_MATCHES       += march?armv8-a=mcpu?exynos-m1\n+MULTILIB_MATCHES       += march?armv8-a=mcpu?falkor\n MULTILIB_MATCHES       += march?armv8-a=mcpu?qdf24xx\n MULTILIB_MATCHES       += march?armv8-a=mcpu?xgene1\n "}, {"sha": "f133b3a4b9b441d4313e05bacafb769c0c2e258f", "filename": "gcc/doc/invoke.texi", "status": "modified", "additions": 5, "deletions": 4, "changes": 9, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/35d2bec0454ef630dd3c2258c34b2b05a21995a5/gcc%2Fdoc%2Finvoke.texi", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/35d2bec0454ef630dd3c2258c34b2b05a21995a5/gcc%2Fdoc%2Finvoke.texi", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fdoc%2Finvoke.texi?ref=35d2bec0454ef630dd3c2258c34b2b05a21995a5", "patch": "@@ -13878,10 +13878,10 @@ processors implementing the target architecture.\n Specify the name of the target processor for which GCC should tune the\n performance of the code.  Permissible values for this option are:\n @samp{generic}, @samp{cortex-a35}, @samp{cortex-a53}, @samp{cortex-a57},\n-@samp{cortex-a72}, @samp{cortex-a73}, @samp{exynos-m1}, @samp{qdf24xx},\n-@samp{thunderx}, @samp{xgene1}, @samp{vulcan}, @samp{cortex-a57.cortex-a53},\n-@samp{cortex-a72.cortex-a53}, @samp{cortex-a73.cortex-a35},\n-@samp{cortex-a73.cortex-a53}, @samp{native}.\n+@samp{cortex-a72}, @samp{cortex-a73}, @samp{exynos-m1}, @samp{falkor},\n+@samp{qdf24xx}, @samp{thunderx}, @samp{xgene1}, @samp{vulcan},\n+@samp{cortex-a57.cortex-a53}, @samp{cortex-a72.cortex-a53},\n+@samp{cortex-a73.cortex-a35}, @samp{cortex-a73.cortex-a53}, @samp{native}.\n \n The values @samp{cortex-a57.cortex-a53}, @samp{cortex-a72.cortex-a53},\n @samp{cortex-a73.cortex-a35}, @samp{cortex-a73.cortex-a53}\n@@ -14970,6 +14970,7 @@ Permissible names are: @samp{arm2}, @samp{arm250},\n @samp{cortex-m0.small-multiply},\n @samp{cortex-m0plus.small-multiply},\n @samp{exynos-m1},\n+@samp{falkor},\n @samp{qdf24xx},\n @samp{marvell-pj4},\n @samp{xscale}, @samp{iwmmxt}, @samp{iwmmxt2}, @samp{ep9312},"}]}