Ahmed Abousamra , Alex K. Jones , Rami Melhem, Codesign of NoC and Cache Organization for Reducing Access Latency in Chip Multiprocessors, IEEE Transactions on Parallel and Distributed Systems, v.23 n.6, p.1038-1046, June 2012[doi>10.1109/TPDS.2011.238]
Ahmed Abousamra , Rami Melhem , Alex Jones, Winning with Pinning in NoC, Proceedings of the 2009 17th IEEE Symposium on High Performance Interconnects, p.13-21, August 25-27, 2009[doi>10.1109/HOTI.2009.15]
Minseon Ahn , Eun Jung Kim, Pseudo-Circuit: Accelerating Communication for On-Chip Interconnection Networks, Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture, p.399-408, December 04-08, 2010[doi>10.1109/MICRO.2010.10]
Christian Bienia , Sanjeev Kumar , Jaswinder Pal Singh , Kai Li, The PARSEC benchmark suite: characterization and architectural implications, Proceedings of the 17th international conference on Parallel architectures and compilation techniques, October 25-29, 2008, Toronto, Ontario, Canada[doi>10.1145/1454115.1454128]
Liqun Cheng , Naveen Muralimanohar , Karthik Ramani , Rajeev Balasubramonian , John B. Carter, Interconnect-Aware Coherence Protocols for Chip Multiprocessors, Proceedings of the 33rd annual international symposium on Computer Architecture, p.339-351, June 17-21, 2006[doi>10.1109/ISCA.2006.23]
Pat Conway , Nathan Kalyanasundharam , Gregg Donley , Kevin Lepak , Bill Hughes, Cache Hierarchy and Memory Subsystem of the AMD Opteron Processor, IEEE Micro, v.30 n.2, p.16-29, March 2010[doi>10.1109/MM.2010.31]
Duato, J., López, P., Silla, F., and Yalamanchili, S. 1996. A high performance router architecture for interconnection networks. In Proceedings of the International Conference on Parallel Processing, Vol. 1. 61--68.
Antonio Flores , Juan L. Aragon , Manuel E. Acacio, Heterogeneous Interconnects for Energy-Efficient Message Management in CMPs, IEEE Transactions on Computers, v.59 n.1, p.16-28, January 2010[doi>10.1109/TC.2009.129]
Kees Goossens , Andreas Hansson, The aethereal network on chip after ten years: goals, evolution, lessons, and future, Proceedings of the 47th Design Automation Conference, June 13-18, 2010, Anaheim, California[doi>10.1145/1837274.1837353]
Andreas Hansson , Mahesh Subburaman , Kees Goossens, aelite: a flit-synchronous network on chip with composable and predictable services, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
Sebastian Herbert , Diana Marculescu, Analysis of dynamic voltage/frequency scaling in chip-multiprocessors, Proceedings of the 2007 international symposium on Low power electronics and design, August 27-29, 2007, Portland, OR, USA[doi>10.1145/1283780.1283790]
Yatin Hoskote , Sriram Vangal , Arvind Singh , Nitin Borkar , Shekhar Borkar, A 5-GHz Mesh Interconnect for a Teraflops Processor, IEEE Micro, v.27 n.5, p.51-61, September 2007[doi>10.1109/MM.2007.77]
Howard, J. and Dighe, S. 2010. A 48-Core IA-32 message-passing processor with DVFS in 45nm CMOS. In Proceedings of the IEEE International Solid- State Circuits Conference (ISSCC'10). 108--109. DOI:http://dx.doi.org/10.1109/ISSCC.2010.5434077.
Jerger, N. D. E., Peh, L.-S., and Lipasti, M. H. 2008. Circuit-switched coherence. Comput. Archit. Lett. 6, 1, 193--202.
Andrew B. Kahng , Bin Li , Li-Shiuan Peh , Kambiz Samadi, ORION 2.0: a fast and accurate NoC power and area model for early-stage design space exploration, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
Amit Kumar , Li-Shiuan Peh , Niraj K. Jha, Token flow control, Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture, p.342-353, November 08-12, 2008[doi>10.1109/MICRO.2008.4771803]
Amit Kumar , Li-Shiuan Peh , Partha Kundu , Niraj K. Jha, Express virtual channels: towards the ideal interconnection fabric, Proceedings of the 34th annual international symposium on Computer architecture, June 09-13, 2007, San Diego, California, USA[doi>10.1145/1250662.1250681]
Seung Eun Lee , Nader Bagherzadeh, A variable frequency link for a power-aware network-on-chip (NoC), Integration, the VLSI Journal, v.42 n.4, p.479-485, September, 2009[doi>10.1016/j.vlsi.2009.01.002]
Yong Li , Ahmed Abousamra , Rami Melhem , Alex K. Jones, Compiler-Assisted Data Distribution and Network Configuration for Chip Multiprocessors, IEEE Transactions on Parallel and Distributed Systems, v.23 n.11, p.2058-2066, November 2012[doi>10.1109/TPDS.2011.279]
Zheng Li , Changyun Zhu , Li Shang , Robert Dick , Yihe Sun, Transaction-Aware Network-on-Chip Resource Reservation, IEEE Computer Architecture Letters, v.7 n.2, p.53-56, July 2008[doi>10.1109/L-CA.2008.9]
Peter S. Magnusson , Magnus Christensson , Jesper Eskilson , Daniel Forsgren , Gustav Hållberg , Johan Högberg , Fredrik Larsson , Andreas Moestedt , Bengt Werner, Simics: A Full System Simulation Platform, Computer, v.35 n.2, p.50-58, February 2002[doi>10.1109/2.982916]
Robert Mullins , Andrew West , Simon Moore, Low-Latency Virtual-Channel Routers for On-Chip Networks, Proceedings of the 31st annual international symposium on Computer architecture, p.188, June 19-23, 2004, München, Germany
Naveen Muralimanohar , Rajeev Balasubramonian , Norm Jouppi, Optimizing NUCA Organizations and Wiring Alternatives for Large Caches with CACTI 6.0, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.3-14, December 01-05, 2007[doi>10.1109/MICRO.2007.30]
John D. Owens , William J. Dally , Ron Ho , D. N.  (Jay) Jayasimha , Stephen W. Keckler , Li-Shiuan Peh, Research Challenges for On-Chip Interconnection Networks, IEEE Micro, v.27 n.5, p.96-108, September 2007[doi>10.1109/MM.2007.91]
Dongkook Park , Reetuparna Das , Chrysostomos Nicopoulos , Jongman Kim , N. Vijaykrishnan , Ravishankar Iyer , Chita R. Das, Design of a Dynamic Priority-Based Fast Path Architecture for On-Chip Interconnects, Proceedings of the 15th Annual IEEE Symposium on High-Performance Interconnects, p.15-20, August 22-24, 2007[doi>10.1109/HOTI.2007.13]
Peh, L.-S. and Dally, W. J. 2000. Flit-reservation flow control. In Proceedings of the International Symposium on High-Performance Computer Architecture. 73--84.
Li-Shiuan Peh , William J. Dally, A Delay Model and Speculative Architecture for Pipelined Routers, Proceedings of the 7th International Symposium on High-Performance Computer Architecture, p.255, January 20-24, 2001
Sawant, S., Desai, U., Shamanna, G., Sharma, L., Ranade, M., Agarwal, A., Dakshinamurthy, S., and Narayanan, R. 2011. A 32nm Westmere-EX Xeon R enterprise processor. In Proceedings of the IEEE International Solid-State Circuits Conference. 74--75.
Martin Schoeberl , Florian Brandner , Jens Sparsø , Evangelia Kasapaki, A Statically Scheduled Time-Division-Multiplexed Network-on-Chip for Real-Time Systems, Proceedings of the 2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip, p.152-160, May 09-11, 2012[doi>10.1109/NOCS.2012.25]
Li Shang , Li-Shiuan Peh , Niraj K. Jha, Dynamic Voltage Scaling with Links for Power Optimization of Interconnection Networks, Proceedings of the 9th International Symposium on High-Performance Computer Architecture, p.91, February 08-12, 2003
Vassos Soteriou , Li-Shiuan Peh, Exploring the Design Space of Self-Regulating Power-Aware On/Off Interconnection Networks, IEEE Transactions on Parallel and Distributed Systems, v.18 n.3, p.393-408, March 2007[doi>10.1109/TPDS.2007.43]
SPEC. 2005. SPEC Benchmarks. (2005).
Volpe, J. 2011. Tilera's new 100-core CPU elbows its way to the cloud, face-melt still included. Engaget.
Steven Cameron Woo , Moriyoshi Ohara , Evan Torrie , Jaswinder Pal Singh , Anoop Gupta, The SPLASH-2 programs: characterization and methodological considerations, Proceedings of the 22nd annual international symposium on Computer architecture, p.24-36, June 22-24, 1995, S. Margherita Ligure, Italy[doi>10.1145/223982.223990]
