
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000051                       # Number of seconds simulated
sim_ticks                                    51230000                       # Number of ticks simulated
final_tick                                   51230000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 137902                       # Simulator instruction rate (inst/s)
host_op_rate                                   144215                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               20518345                       # Simulator tick rate (ticks/s)
host_mem_usage                                 736536                       # Number of bytes of host memory used
host_seconds                                     2.50                       # Real time elapsed on the host
sim_insts                                      344307                       # Number of instructions simulated
sim_ops                                        360072                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu00.inst         31616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu00.data         24896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.inst          1280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.data           384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.inst           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.inst           128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.inst           448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.inst           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.data           320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              63168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu00.inst        31616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu01.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu02.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu03.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu04.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu05.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu08.inst          448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu11.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu12.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu15.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         34240                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu00.inst            494                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu00.data            389                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.inst             20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.data              6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.inst              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.inst              2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.inst              7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.inst              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.data              5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 987                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu00.inst        617138395                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu00.data        485965255                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.inst         24985360                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.data          7495608                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.inst          4997072                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.data          4997072                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.inst          2498536                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.data          4997072                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.inst          1249268                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.data          4997072                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.inst          1249268                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.data          4997072                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.data          4997072                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.data          4997072                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.inst          8744876                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.data          4997072                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.data          4997072                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.data          4997072                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.inst          4997072                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.data          4997072                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.inst          1249268                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.data          6246340                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.data          4997072                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.data          4997072                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.inst          1249268                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.data          4997072                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1233027523                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu00.inst    617138395                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu01.inst     24985360                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu02.inst      4997072                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu03.inst      2498536                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu04.inst      1249268                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu05.inst      1249268                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu08.inst      8744876                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu11.inst      4997072                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu12.inst      1249268                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu15.inst      1249268                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        668358384                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.inst       617138395                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.data       485965255                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.inst        24985360                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.data         7495608                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.inst         4997072                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.data         4997072                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.inst         2498536                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.data         4997072                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.inst         1249268                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.data         4997072                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.inst         1249268                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.data         4997072                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.data         4997072                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.data         4997072                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.inst         8744876                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.data         4997072                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.data         4997072                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.data         4997072                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.inst         4997072                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.data         4997072                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.inst         1249268                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.data         6246340                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.data         4997072                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.data         4997072                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.inst         1249268                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.data         4997072                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1233027523                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         987                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       987                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  63168                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   63168                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           12                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                85                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                17                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                81                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                6                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               54                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      51186500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   987                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     509                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     327                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      91                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          273                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    225.054945                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   132.210149                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   277.132906                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          149     54.58%     54.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           46     16.85%     71.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           29     10.62%     82.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            9      3.30%     85.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            7      2.56%     87.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            7      2.56%     90.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      1.83%     92.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            6      2.20%     94.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           15      5.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          273                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     15932499                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                34438749                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    4935000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     16142.35                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34892.35                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1233.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1233.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.63                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.63                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.88                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      704                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.33                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      51860.69                       # Average gap between requests
system.mem_ctrls.pageHitRate                    71.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1837080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1002375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 6232200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              3051360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             31851315                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               246750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy               44221080                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            941.324677                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE       754750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       1560000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      45242250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   173880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                    94875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1006200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy              3051360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             25371270                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              5922750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy               35620335                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            758.464454                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     11014500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       1560000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      35699500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu00.branchPred.lookups                 10653                       # Number of BP lookups
system.cpu00.branchPred.condPredicted            8109                       # Number of conditional branches predicted
system.cpu00.branchPred.condIncorrect             996                       # Number of conditional branches incorrect
system.cpu00.branchPred.BTBLookups               8063                       # Number of BTB lookups
system.cpu00.branchPred.BTBHits                  4305                       # Number of BTB hits
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct           53.392038                       # BTB Hit Percentage
system.cpu00.branchPred.usedRAS                   979                       # Number of times the RAS was used to get a target.
system.cpu00.branchPred.RASInCorrect               13                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.inst_hits                          0                       # ITB inst hits
system.cpu00.dtb.inst_misses                        0                       # ITB inst misses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.dtb.hits                               0                       # DTB hits
system.cpu00.dtb.misses                             0                       # DTB misses
system.cpu00.dtb.accesses                           0                       # DTB accesses
system.cpu00.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.itb.walker.walks                       0                       # Table walker walks requested
system.cpu00.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.inst_hits                          0                       # ITB inst hits
system.cpu00.itb.inst_misses                        0                       # ITB inst misses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.itb.hits                               0                       # DTB hits
system.cpu00.itb.misses                             0                       # DTB misses
system.cpu00.itb.accesses                           0                       # DTB accesses
system.cpu00.workload.num_syscalls                335                       # Number of system calls
system.cpu00.numCycles                         102461                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.fetch.icacheStallCycles            20750                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.Insts                        60607                       # Number of instructions fetch has processed
system.cpu00.fetch.Branches                     10653                       # Number of branches that fetch encountered
system.cpu00.fetch.predictedBranches             5284                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.Cycles                       39594                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.SquashCycles                  2123                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.cpu00.fetch.CacheLines                    7261                       # Number of cache lines fetched
system.cpu00.fetch.IcacheSquashes                 628                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.rateDist::samples            61409                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            1.147242                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           2.541143                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0                  48967     79.74%     79.74% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                    998      1.63%     81.36% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2                   1317      2.14%     83.51% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3                    762      1.24%     84.75% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::4                   1190      1.94%     86.69% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::5                    667      1.09%     87.77% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::6                   1200      1.95%     89.73% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::7                   1226      2.00%     91.72% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::8                   5082      8.28%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total              61409                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.branchRate                0.103971                       # Number of branch fetches per cycle
system.cpu00.fetch.rate                      0.591513                       # Number of inst fetches per cycle
system.cpu00.decode.IdleCycles                  15720                       # Number of cycles decode is idle
system.cpu00.decode.BlockedCycles               35286                       # Number of cycles decode is blocked
system.cpu00.decode.RunCycles                    7494                       # Number of cycles decode is running
system.cpu00.decode.UnblockCycles                2155                       # Number of cycles decode is unblocking
system.cpu00.decode.SquashCycles                  754                       # Number of cycles decode is squashing
system.cpu00.decode.BranchResolved               1126                       # Number of times decode resolved a branch
system.cpu00.decode.BranchMispred                 319                       # Number of times decode detected a branch misprediction
system.cpu00.decode.DecodedInsts                60296                       # Number of instructions handled by decode
system.cpu00.decode.SquashedInsts                1182                       # Number of squashed instructions handled by decode
system.cpu00.rename.SquashCycles                  754                       # Number of cycles rename is squashing
system.cpu00.rename.IdleCycles                  16872                       # Number of cycles rename is idle
system.cpu00.rename.BlockCycles                  3344                       # Number of cycles rename is blocking
system.cpu00.rename.serializeStallCycles        14378                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.RunCycles                    8458                       # Number of cycles rename is running
system.cpu00.rename.UnblockCycles               17603                       # Number of cycles rename is unblocking
system.cpu00.rename.RenamedInsts                58145                       # Number of instructions processed by rename
system.cpu00.rename.ROBFullEvents                   4                       # Number of times rename has blocked due to ROB full
system.cpu00.rename.IQFullEvents                 3609                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.LQFullEvents                  255                       # Number of times rename has blocked due to LQ full
system.cpu00.rename.SQFullEvents                13464                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.RenamedOperands             64723                       # Number of destination operands rename has renamed
system.cpu00.rename.RenameLookups              275108                       # Number of register rename lookups that rename has made
system.cpu00.rename.int_rename_lookups          75539                       # Number of integer rename lookups
system.cpu00.rename.fp_rename_lookups              22                       # Number of floating rename lookups
system.cpu00.rename.CommittedMaps               40746                       # Number of HB maps that are committed
system.cpu00.rename.UndoneMaps                  23977                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.serializingInsts              162                       # count of serializing insts renamed
system.cpu00.rename.tempSerializingInsts          163                       # count of temporary serializing insts renamed
system.cpu00.rename.skidInsts                   10804                       # count of insts added to the skid buffer
system.cpu00.memDep0.insertedLoads               8166                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores              9065                       # Number of stores inserted to the mem dependence unit.
system.cpu00.memDep0.conflictingLoads             523                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores            408                       # Number of conflicting stores.
system.cpu00.iq.iqInstsAdded                    55236                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqNonSpecInstsAdded               298                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqInstsIssued                   41041                       # Number of instructions issued
system.cpu00.iq.iqSquashedInstsIssued            1887                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedInstsExamined         18899                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedOperandsExamined        69914                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.iqSquashedNonSpecRemoved           82                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.issued_per_cycle::samples        61409                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       0.668322                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      0.917844                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0             39428     64.21%     64.21% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1              2921      4.76%     68.96% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2             19060     31.04%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total         61409                       # Number of insts issued each cycle
system.cpu00.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu00.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu               26183     63.80%     63.80% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult               1356      3.30%     67.10% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv                   0      0.00%     67.10% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd                 0      0.00%     67.10% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                 0      0.00%     67.10% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     67.10% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult                0      0.00%     67.10% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv                 0      0.00%     67.10% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     67.10% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     67.10% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     67.10% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu                  0      0.00%     67.10% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     67.10% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                  0      0.00%     67.10% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc                 0      0.00%     67.10% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     67.10% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     67.10% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     67.10% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     67.10% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     67.10% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd             0      0.00%     67.10% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     67.10% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     67.10% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt             0      0.00%     67.10% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             0      0.00%     67.10% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            3      0.01%     67.11% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            0      0.00%     67.11% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.11% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     67.11% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead               6128     14.93%     82.04% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite              7371     17.96%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total                41041                       # Type of FU issued
system.cpu00.iq.rate                         0.400552                       # Inst issue rate
system.cpu00.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.int_inst_queue_reads           145322                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_writes           74431                       # Number of integer instruction queue writes
system.cpu00.iq.int_inst_queue_wakeup_accesses        39957                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_reads                56                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_writes               28                       # Number of floating instruction queue writes
system.cpu00.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.int_alu_accesses                41013                       # Number of integer alu accesses
system.cpu00.iq.fp_alu_accesses                    28                       # Number of floating point alu accesses
system.cpu00.iew.lsq.thread0.forwLoads             76                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.squashedLoads         3370                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.memOrderViolation           26                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.squashedStores         2030                       # Number of stores squashed
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.rescheduledLoads           31                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.cacheBlocked           59                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewSquashCycles                  754                       # Number of cycles IEW is squashing
system.cpu00.iew.iewBlockCycles                  2689                       # Number of cycles IEW is blocking
system.cpu00.iew.iewUnblockCycles                 447                       # Number of cycles IEW is unblocking
system.cpu00.iew.iewDispatchedInsts             55541                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewDispSquashedInsts             111                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispLoadInsts                8166                       # Number of dispatched load instructions
system.cpu00.iew.iewDispStoreInsts               9065                       # Number of dispatched store instructions
system.cpu00.iew.iewDispNonSpecInsts              152                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewIQFullEvents                   16                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewLSQFullEvents                 428                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.memOrderViolationEvents           26                       # Number of memory order violations
system.cpu00.iew.predictedTakenIncorrect          160                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.predictedNotTakenIncorrect          564                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.branchMispredicts                724                       # Number of branch mispredicts detected at execute
system.cpu00.iew.iewExecutedInsts               40588                       # Number of executed instructions
system.cpu00.iew.iewExecLoadInsts                5938                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts             453                       # Number of squashed instructions skipped in execute
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.exec_nop                           7                       # number of nop insts executed
system.cpu00.iew.exec_refs                      13186                       # number of memory reference insts executed
system.cpu00.iew.exec_branches                   5551                       # Number of branches executed
system.cpu00.iew.exec_stores                     7248                       # Number of stores executed
system.cpu00.iew.exec_rate                   0.396131                       # Inst execution rate
system.cpu00.iew.wb_sent                        40177                       # cumulative count of insts sent to commit
system.cpu00.iew.wb_count                       39985                       # cumulative count of insts written-back
system.cpu00.iew.wb_producers                   23786                       # num instructions producing a value
system.cpu00.iew.wb_consumers                   55844                       # num instructions consuming a value
system.cpu00.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu00.iew.wb_rate                     0.390246                       # insts written-back per cycle
system.cpu00.iew.wb_fanout                   0.425937                       # average fanout of values written-back
system.cpu00.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu00.commit.commitSquashedInsts         18909                       # The number of squashed insts skipped by commit
system.cpu00.commit.commitNonSpecStalls           216                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.branchMispredicts             689                       # The number of times a branch was mispredicted
system.cpu00.commit.committed_per_cycle::samples        58576                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     0.625427                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     1.339447                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0        42646     72.80%     72.80% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1         5384      9.19%     82.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2         7053     12.04%     94.04% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3         1102      1.88%     95.92% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4          478      0.82%     96.73% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5          608      1.04%     97.77% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6          708      1.21%     98.98% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7          137      0.23%     99.21% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8          460      0.79%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total        58576                       # Number of insts commited each cycle
system.cpu00.commit.committedInsts              30791                       # Number of instructions committed
system.cpu00.commit.committedOps                36635                       # Number of ops (including micro ops) committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.refs                        11831                       # Number of memory references committed
system.cpu00.commit.loads                        4796                       # Number of loads committed
system.cpu00.commit.membars                       114                       # Number of memory barriers committed
system.cpu00.commit.branches                     4880                       # Number of branches committed
system.cpu00.commit.fp_insts                       28                       # Number of committed floating point instructions.
system.cpu00.commit.int_insts                   32363                       # Number of committed integer instructions.
system.cpu00.commit.function_calls                343                       # Number of function calls committed.
system.cpu00.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu          23480     64.09%     64.09% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult          1321      3.61%     67.70% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv              0      0.00%     67.70% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd            0      0.00%     67.70% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp            0      0.00%     67.70% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     67.70% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult            0      0.00%     67.70% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv            0      0.00%     67.70% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     67.70% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     67.70% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     67.70% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu             0      0.00%     67.70% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     67.70% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt             0      0.00%     67.70% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc            0      0.00%     67.70% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     67.70% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     67.70% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     67.70% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     67.70% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     67.70% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd            0      0.00%     67.70% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     67.70% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     67.70% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt            0      0.00%     67.70% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     67.70% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            3      0.01%     67.71% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            0      0.00%     67.71% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.71% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.71% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead          4796     13.09%     80.80% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite         7035     19.20%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total           36635                       # Class of committed instruction
system.cpu00.commit.bw_lim_events                 460                       # number cycles where commit BW limit reached
system.cpu00.rob.rob_reads                     113074                       # The number of ROB reads
system.cpu00.rob.rob_writes                    113928                       # The number of ROB writes
system.cpu00.timesIdled                           397                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.idleCycles                         41052                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.committedInsts                     30791                       # Number of Instructions Simulated
system.cpu00.committedOps                       36635                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             3.327628                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       3.327628                       # CPI: Total CPI of All Threads
system.cpu00.ipc                             0.300514                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       0.300514                       # IPC: Total IPC of All Threads
system.cpu00.int_regfile_reads                  51492                       # number of integer regfile reads
system.cpu00.int_regfile_writes                 23984                       # number of integer regfile writes
system.cpu00.fp_regfile_reads                    2422                       # number of floating regfile reads
system.cpu00.fp_regfile_writes                      6                       # number of floating regfile writes
system.cpu00.cc_regfile_reads                  138368                       # number of cc regfile reads
system.cpu00.cc_regfile_writes                  20438                       # number of cc regfile writes
system.cpu00.misc_regfile_reads                 14663                       # number of misc regfile reads
system.cpu00.misc_regfile_writes                  118                       # number of misc regfile writes
system.cpu00.dcache.tags.replacements              81                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         192.958679                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs              9086                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs             405                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           22.434568                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   192.958679                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.376872                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.376872                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          324                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1          267                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.632812                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses           25676                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses          25676                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::cpu00.data         5336                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total          5336                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::cpu00.data         3642                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total         3642                       # number of WriteReq hits
system.cpu00.dcache.SoftPFReq_hits::cpu00.data            3                       # number of SoftPFReq hits
system.cpu00.dcache.SoftPFReq_hits::total            3                       # number of SoftPFReq hits
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data           51                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total           51                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::cpu00.data           51                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total           51                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::cpu00.data         8978                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total           8978                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::cpu00.data         8981                       # number of overall hits
system.cpu00.dcache.overall_hits::total          8981                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::cpu00.data          276                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total          276                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::cpu00.data         3240                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total         3240                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data            5                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::cpu00.data            4                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::cpu00.data         3516                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total         3516                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::cpu00.data         3516                       # number of overall misses
system.cpu00.dcache.overall_misses::total         3516                       # number of overall misses
system.cpu00.dcache.ReadReq_miss_latency::cpu00.data     16581962                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_latency::total     16581962                       # number of ReadReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::cpu00.data    241152259                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::total    241152259                       # number of WriteReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::cpu00.data       185000                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::total       185000                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::cpu00.data        72002                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::total        72002                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondFailReq_miss_latency::cpu00.data         5000                       # number of StoreCondFailReq miss cycles
system.cpu00.dcache.StoreCondFailReq_miss_latency::total         5000                       # number of StoreCondFailReq miss cycles
system.cpu00.dcache.demand_miss_latency::cpu00.data    257734221                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_latency::total    257734221                       # number of demand (read+write) miss cycles
system.cpu00.dcache.overall_miss_latency::cpu00.data    257734221                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_latency::total    257734221                       # number of overall miss cycles
system.cpu00.dcache.ReadReq_accesses::cpu00.data         5612                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total         5612                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::cpu00.data         6882                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total         6882                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.SoftPFReq_accesses::cpu00.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu00.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data           56                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total           56                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data           55                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total           55                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::cpu00.data        12494                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total        12494                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::cpu00.data        12497                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total        12497                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data     0.049180                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.049180                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data     0.470793                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.470793                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data     0.089286                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.089286                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::cpu00.data     0.072727                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.072727                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::cpu00.data     0.281415                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.281415                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.281348                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.281348                       # miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_miss_latency::cpu00.data 60079.572464                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total 60079.572464                       # average ReadReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::cpu00.data 74429.709568                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total 74429.709568                       # average WriteReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::cpu00.data        37000                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total        37000                       # average LoadLockedReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::cpu00.data 18000.500000                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total 18000.500000                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondFailReq_avg_miss_latency::cpu00.data          inf                       # average StoreCondFailReq miss latency
system.cpu00.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu00.dcache.demand_avg_miss_latency::cpu00.data 73303.248294                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total 73303.248294                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::cpu00.data 73303.248294                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total 73303.248294                       # average overall miss latency
system.cpu00.dcache.blocked_cycles::no_mshrs          689                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs              14                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs    49.214286                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks           43                       # number of writebacks
system.cpu00.dcache.writebacks::total              43                       # number of writebacks
system.cpu00.dcache.ReadReq_mshr_hits::cpu00.data          107                       # number of ReadReq MSHR hits
system.cpu00.dcache.ReadReq_mshr_hits::total          107                       # number of ReadReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::cpu00.data         2942                       # number of WriteReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::total         2942                       # number of WriteReq MSHR hits
system.cpu00.dcache.demand_mshr_hits::cpu00.data         3049                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_hits::total         3049                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.overall_mshr_hits::cpu00.data         3049                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_hits::total         3049                       # number of overall MSHR hits
system.cpu00.dcache.ReadReq_mshr_misses::cpu00.data          169                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_misses::total          169                       # number of ReadReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::cpu00.data          298                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::total          298                       # number of WriteReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::cpu00.data            5                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::cpu00.data            4                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.demand_mshr_misses::cpu00.data          467                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.demand_mshr_misses::total          467                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.overall_mshr_misses::cpu00.data          467                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_misses::total          467                       # number of overall MSHR misses
system.cpu00.dcache.ReadReq_mshr_miss_latency::cpu00.data     10538773                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_latency::total     10538773                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::cpu00.data     23675236                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::total     23675236                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::cpu00.data       176500                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::total       176500                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::cpu00.data        67498                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::total        67498                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondFailReq_mshr_miss_latency::cpu00.data         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu00.dcache.StoreCondFailReq_mshr_miss_latency::total         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::cpu00.data     34214009                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::total     34214009                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::cpu00.data     34214009                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::total     34214009                       # number of overall MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::cpu00.data     0.030114                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total     0.030114                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::cpu00.data     0.043301                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total     0.043301                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::cpu00.data     0.089286                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total     0.089286                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::cpu00.data     0.072727                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total     0.072727                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_mshr_miss_rate::cpu00.data     0.037378                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total     0.037378                       # mshr miss rate for demand accesses
system.cpu00.dcache.overall_mshr_miss_rate::cpu00.data     0.037369                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total     0.037369                       # mshr miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::cpu00.data 62359.603550                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::total 62359.603550                       # average ReadReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::cpu00.data 79447.100671                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::total 79447.100671                       # average WriteReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu00.data        35300                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::total        35300                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::cpu00.data 16874.500000                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::total 16874.500000                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu00.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu00.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::cpu00.data 73263.402570                       # average overall mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::total 73263.402570                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::cpu00.data 73263.402570                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::total 73263.402570                       # average overall mshr miss latency
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements             222                       # number of replacements
system.cpu00.icache.tags.tagsinuse         249.369727                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs              6466                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs             604                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs           10.705298                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   249.369727                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.487050                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total     0.487050                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          382                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1          298                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024     0.746094                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses           15126                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses          15126                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::cpu00.inst         6466                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total          6466                       # number of ReadReq hits
system.cpu00.icache.demand_hits::cpu00.inst         6466                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total           6466                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::cpu00.inst         6466                       # number of overall hits
system.cpu00.icache.overall_hits::total          6466                       # number of overall hits
system.cpu00.icache.ReadReq_misses::cpu00.inst          795                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total          795                       # number of ReadReq misses
system.cpu00.icache.demand_misses::cpu00.inst          795                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total          795                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::cpu00.inst          795                       # number of overall misses
system.cpu00.icache.overall_misses::total          795                       # number of overall misses
system.cpu00.icache.ReadReq_miss_latency::cpu00.inst     51893454                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_latency::total     51893454                       # number of ReadReq miss cycles
system.cpu00.icache.demand_miss_latency::cpu00.inst     51893454                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_latency::total     51893454                       # number of demand (read+write) miss cycles
system.cpu00.icache.overall_miss_latency::cpu00.inst     51893454                       # number of overall miss cycles
system.cpu00.icache.overall_miss_latency::total     51893454                       # number of overall miss cycles
system.cpu00.icache.ReadReq_accesses::cpu00.inst         7261                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total         7261                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::cpu00.inst         7261                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total         7261                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::cpu00.inst         7261                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total         7261                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst     0.109489                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.109489                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::cpu00.inst     0.109489                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.109489                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.109489                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.109489                       # miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_miss_latency::cpu00.inst 65274.784906                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total 65274.784906                       # average ReadReq miss latency
system.cpu00.icache.demand_avg_miss_latency::cpu00.inst 65274.784906                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total 65274.784906                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::cpu00.inst 65274.784906                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total 65274.784906                       # average overall miss latency
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.ReadReq_mshr_hits::cpu00.inst          189                       # number of ReadReq MSHR hits
system.cpu00.icache.ReadReq_mshr_hits::total          189                       # number of ReadReq MSHR hits
system.cpu00.icache.demand_mshr_hits::cpu00.inst          189                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_hits::total          189                       # number of demand (read+write) MSHR hits
system.cpu00.icache.overall_mshr_hits::cpu00.inst          189                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_hits::total          189                       # number of overall MSHR hits
system.cpu00.icache.ReadReq_mshr_misses::cpu00.inst          606                       # number of ReadReq MSHR misses
system.cpu00.icache.ReadReq_mshr_misses::total          606                       # number of ReadReq MSHR misses
system.cpu00.icache.demand_mshr_misses::cpu00.inst          606                       # number of demand (read+write) MSHR misses
system.cpu00.icache.demand_mshr_misses::total          606                       # number of demand (read+write) MSHR misses
system.cpu00.icache.overall_mshr_misses::cpu00.inst          606                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_misses::total          606                       # number of overall MSHR misses
system.cpu00.icache.ReadReq_mshr_miss_latency::cpu00.inst     40367786                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_latency::total     40367786                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::cpu00.inst     40367786                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::total     40367786                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::cpu00.inst     40367786                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::total     40367786                       # number of overall MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::cpu00.inst     0.083460                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total     0.083460                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.demand_mshr_miss_rate::cpu00.inst     0.083460                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total     0.083460                       # mshr miss rate for demand accesses
system.cpu00.icache.overall_mshr_miss_rate::cpu00.inst     0.083460                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total     0.083460                       # mshr miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::cpu00.inst 66613.508251                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::total 66613.508251                       # average ReadReq mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::cpu00.inst 66613.508251                       # average overall mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::total 66613.508251                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::cpu00.inst 66613.508251                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::total 66613.508251                       # average overall mshr miss latency
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.branchPred.lookups                  6864                       # Number of BP lookups
system.cpu01.branchPred.condPredicted            6341                       # Number of conditional branches predicted
system.cpu01.branchPred.condIncorrect             146                       # Number of conditional branches incorrect
system.cpu01.branchPred.BTBLookups               5306                       # Number of BTB lookups
system.cpu01.branchPred.BTBHits                  3562                       # Number of BTB hits
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct           67.131549                       # BTB Hit Percentage
system.cpu01.branchPred.usedRAS                   195                       # Number of times the RAS was used to get a target.
system.cpu01.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu01.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.inst_hits                          0                       # ITB inst hits
system.cpu01.dtb.inst_misses                        0                       # ITB inst misses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.dtb.hits                               0                       # DTB hits
system.cpu01.dtb.misses                             0                       # DTB misses
system.cpu01.dtb.accesses                           0                       # DTB accesses
system.cpu01.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.itb.walker.walks                       0                       # Table walker walks requested
system.cpu01.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.inst_hits                          0                       # ITB inst hits
system.cpu01.itb.inst_misses                        0                       # ITB inst misses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.itb.hits                               0                       # DTB hits
system.cpu01.itb.misses                             0                       # DTB misses
system.cpu01.itb.accesses                           0                       # DTB accesses
system.cpu01.numCycles                          19957                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.fetch.icacheStallCycles             2811                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.Insts                        32661                       # Number of instructions fetch has processed
system.cpu01.fetch.Branches                      6864                       # Number of branches that fetch encountered
system.cpu01.fetch.predictedBranches             3757                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.Cycles                       14004                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.SquashCycles                   355                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu01.fetch.CacheLines                    1588                       # Number of cache lines fetched
system.cpu01.fetch.IcacheSquashes                  57                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.rateDist::samples            17000                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            2.038235                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           3.330785                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0                  11917     70.10%     70.10% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                    291      1.71%     71.81% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                    103      0.61%     72.42% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                    235      1.38%     73.80% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::4                    194      1.14%     74.94% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::5                    236      1.39%     76.33% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::6                    178      1.05%     77.38% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::7                    344      2.02%     79.40% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::8                   3502     20.60%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total              17000                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.branchRate                0.343939                       # Number of branch fetches per cycle
system.cpu01.fetch.rate                      1.636569                       # Number of inst fetches per cycle
system.cpu01.decode.IdleCycles                   2518                       # Number of cycles decode is idle
system.cpu01.decode.BlockedCycles               10094                       # Number of cycles decode is blocked
system.cpu01.decode.RunCycles                    1270                       # Number of cycles decode is running
system.cpu01.decode.UnblockCycles                2969                       # Number of cycles decode is unblocking
system.cpu01.decode.SquashCycles                  149                       # Number of cycles decode is squashing
system.cpu01.decode.BranchResolved                250                       # Number of times decode resolved a branch
system.cpu01.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu01.decode.DecodedInsts                31657                       # Number of instructions handled by decode
system.cpu01.decode.SquashedInsts                 111                       # Number of squashed instructions handled by decode
system.cpu01.rename.SquashCycles                  149                       # Number of cycles rename is squashing
system.cpu01.rename.IdleCycles                   3568                       # Number of cycles rename is idle
system.cpu01.rename.BlockCycles                   777                       # Number of cycles rename is blocking
system.cpu01.rename.serializeStallCycles         1676                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.RunCycles                    3147                       # Number of cycles rename is running
system.cpu01.rename.UnblockCycles                7683                       # Number of cycles rename is unblocking
system.cpu01.rename.RenamedInsts                31016                       # Number of instructions processed by rename
system.cpu01.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.IQFullEvents                 7577                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.RenamedOperands             50824                       # Number of destination operands rename has renamed
system.cpu01.rename.RenameLookups              150564                       # Number of register rename lookups that rename has made
system.cpu01.rename.int_rename_lookups          42953                       # Number of integer rename lookups
system.cpu01.rename.CommittedMaps               44258                       # Number of HB maps that are committed
system.cpu01.rename.UndoneMaps                   6562                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.serializingInsts               62                       # count of serializing insts renamed
system.cpu01.rename.tempSerializingInsts           63                       # count of temporary serializing insts renamed
system.cpu01.rename.skidInsts                   14644                       # count of insts added to the skid buffer
system.cpu01.memDep0.insertedLoads               4965                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores              1045                       # Number of stores inserted to the mem dependence unit.
system.cpu01.memDep0.conflictingLoads             262                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores            137                       # Number of conflicting stores.
system.cpu01.iq.iqInstsAdded                    30356                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqNonSpecInstsAdded                98                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqInstsIssued                   26900                       # Number of instructions issued
system.cpu01.iq.iqSquashedInstsIssued             549                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedInstsExamined          4426                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedOperandsExamined        18380                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.iqSquashedNonSpecRemoved           25                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.issued_per_cycle::samples        17000                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       1.582353                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      0.797177                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0              3334     19.61%     19.61% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1               432      2.54%     22.15% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2             13234     77.85%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total         17000                       # Number of insts issued each cycle
system.cpu01.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu01.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu               21002     78.07%     78.07% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult                772      2.87%     80.94% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   0      0.00%     80.94% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd                 0      0.00%     80.94% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 0      0.00%     80.94% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     80.94% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult                0      0.00%     80.94% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv                 0      0.00%     80.94% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     80.94% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     80.94% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     80.94% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu                  0      0.00%     80.94% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     80.94% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     80.94% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 0      0.00%     80.94% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     80.94% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     80.94% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     80.94% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     80.94% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     80.94% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd             0      0.00%     80.94% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     80.94% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     80.94% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt             0      0.00%     80.94% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     80.94% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     80.94% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     80.94% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.94% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.94% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead               4475     16.64%     97.58% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite               651      2.42%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total                26900                       # Type of FU issued
system.cpu01.iq.rate                         1.347898                       # Inst issue rate
system.cpu01.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.int_inst_queue_reads            71347                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_writes           34887                       # Number of integer instruction queue writes
system.cpu01.iq.int_inst_queue_wakeup_accesses        26601                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu01.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.int_alu_accesses                26900                       # Number of integer alu accesses
system.cpu01.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu01.iew.lsq.thread0.forwLoads              4                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.squashedLoads          813                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.squashedStores          459                       # Number of stores squashed
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.cacheBlocked           76                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewSquashCycles                  149                       # Number of cycles IEW is squashing
system.cpu01.iew.iewBlockCycles                   633                       # Number of cycles IEW is blocking
system.cpu01.iew.iewUnblockCycles                   1                       # Number of cycles IEW is unblocking
system.cpu01.iew.iewDispatchedInsts             30457                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewDispSquashedInsts              72                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispLoadInsts                4965                       # Number of dispatched load instructions
system.cpu01.iew.iewDispStoreInsts               1045                       # Number of dispatched store instructions
system.cpu01.iew.iewDispNonSpecInsts               48                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewIQFullEvents                    0                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu01.iew.predictedTakenIncorrect           48                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.predictedNotTakenIncorrect           80                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.branchMispredicts                128                       # Number of branch mispredicts detected at execute
system.cpu01.iew.iewExecutedInsts               26797                       # Number of executed instructions
system.cpu01.iew.iewExecLoadInsts                4408                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts             101                       # Number of squashed instructions skipped in execute
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.exec_nop                           3                       # number of nop insts executed
system.cpu01.iew.exec_refs                       5046                       # number of memory reference insts executed
system.cpu01.iew.exec_branches                   5556                       # Number of branches executed
system.cpu01.iew.exec_stores                      638                       # Number of stores executed
system.cpu01.iew.exec_rate                   1.342737                       # Inst execution rate
system.cpu01.iew.wb_sent                        26637                       # cumulative count of insts sent to commit
system.cpu01.iew.wb_count                       26601                       # cumulative count of insts written-back
system.cpu01.iew.wb_producers                   19773                       # num instructions producing a value
system.cpu01.iew.wb_consumers                   38637                       # num instructions consuming a value
system.cpu01.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu01.iew.wb_rate                     1.332916                       # insts written-back per cycle
system.cpu01.iew.wb_fanout                   0.511763                       # average fanout of values written-back
system.cpu01.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu01.commit.commitSquashedInsts          4367                       # The number of squashed insts skipped by commit
system.cpu01.commit.commitNonSpecStalls            73                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.branchMispredicts             118                       # The number of times a branch was mispredicted
system.cpu01.commit.committed_per_cycle::samples        16382                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     1.588817                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     1.825156                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0         5032     30.72%     30.72% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1         5903     36.03%     66.75% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2         1642     10.02%     76.77% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3         1697     10.36%     87.13% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4           15      0.09%     87.22% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5         1614      9.85%     97.08% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6           56      0.34%     97.42% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7          100      0.61%     98.03% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8          323      1.97%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total        16382                       # Number of insts commited each cycle
system.cpu01.commit.committedInsts              25203                       # Number of instructions committed
system.cpu01.commit.committedOps                26028                       # Number of ops (including micro ops) committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.refs                         4738                       # Number of memory references committed
system.cpu01.commit.loads                        4152                       # Number of loads committed
system.cpu01.commit.membars                        34                       # Number of memory barriers committed
system.cpu01.commit.branches                     5466                       # Number of branches committed
system.cpu01.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu01.commit.int_insts                   20704                       # Number of committed integer instructions.
system.cpu01.commit.function_calls                 88                       # Number of function calls committed.
system.cpu01.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu          20519     78.83%     78.83% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult           771      2.96%     81.80% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              0      0.00%     81.80% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd            0      0.00%     81.80% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            0      0.00%     81.80% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     81.80% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult            0      0.00%     81.80% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv            0      0.00%     81.80% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     81.80% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     81.80% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     81.80% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu             0      0.00%     81.80% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     81.80% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     81.80% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            0      0.00%     81.80% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     81.80% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     81.80% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     81.80% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     81.80% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     81.80% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd            0      0.00%     81.80% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     81.80% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     81.80% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt            0      0.00%     81.80% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     81.80% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     81.80% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     81.80% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.80% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.80% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead          4152     15.95%     97.75% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite          586      2.25%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total           26028                       # Class of committed instruction
system.cpu01.commit.bw_lim_events                 323                       # number cycles where commit BW limit reached
system.cpu01.rob.rob_reads                      46129                       # The number of ROB reads
system.cpu01.rob.rob_writes                     61475                       # The number of ROB writes
system.cpu01.timesIdled                            26                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu01.idleCycles                          2957                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.quiesceCycles                      82503                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.committedInsts                     25203                       # Number of Instructions Simulated
system.cpu01.committedOps                       26028                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             0.791850                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       0.791850                       # CPI: Total CPI of All Threads
system.cpu01.ipc                             1.262865                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       1.262865                       # IPC: Total IPC of All Threads
system.cpu01.int_regfile_reads                  36901                       # number of integer regfile reads
system.cpu01.int_regfile_writes                 13306                       # number of integer regfile writes
system.cpu01.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu01.cc_regfile_reads                   93159                       # number of cc regfile reads
system.cpu01.cc_regfile_writes                  31741                       # number of cc regfile writes
system.cpu01.misc_regfile_reads                  5771                       # number of misc regfile reads
system.cpu01.misc_regfile_writes                   61                       # number of misc regfile writes
system.cpu01.dcache.tags.replacements               0                       # number of replacements
system.cpu01.dcache.tags.tagsinuse           7.716246                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs              4714                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs              64                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           73.656250                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data     7.716246                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.015071                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.015071                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.125000                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses            9874                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses           9874                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::cpu01.data         4165                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total          4165                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::cpu01.data          544                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total          544                       # number of WriteReq hits
system.cpu01.dcache.SoftPFReq_hits::cpu01.data            2                       # number of SoftPFReq hits
system.cpu01.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu01.dcache.LoadLockedReq_hits::cpu01.data            1                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu01.dcache.demand_hits::cpu01.data         4709                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total           4709                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::cpu01.data         4711                       # number of overall hits
system.cpu01.dcache.overall_hits::total          4711                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::cpu01.data          135                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total          135                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::cpu01.data           25                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total           25                       # number of WriteReq misses
system.cpu01.dcache.SoftPFReq_misses::cpu01.data            1                       # number of SoftPFReq misses
system.cpu01.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data           14                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total           14                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::cpu01.data            4                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::cpu01.data          160                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total          160                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::cpu01.data          161                       # number of overall misses
system.cpu01.dcache.overall_misses::total          161                       # number of overall misses
system.cpu01.dcache.ReadReq_miss_latency::cpu01.data      5141745                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_latency::total      5141745                       # number of ReadReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::cpu01.data      2518500                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::total      2518500                       # number of WriteReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::cpu01.data        59500                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::total        59500                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::cpu01.data        12000                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::cpu01.data         5000                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::total         5000                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.demand_miss_latency::cpu01.data      7660245                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_latency::total      7660245                       # number of demand (read+write) miss cycles
system.cpu01.dcache.overall_miss_latency::cpu01.data      7660245                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_latency::total      7660245                       # number of overall miss cycles
system.cpu01.dcache.ReadReq_accesses::cpu01.data         4300                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total         4300                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::cpu01.data          569                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total          569                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.SoftPFReq_accesses::cpu01.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu01.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data           15                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total           15                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::cpu01.data         4869                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total         4869                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::cpu01.data         4872                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total         4872                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data     0.031395                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.031395                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data     0.043937                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.043937                       # miss rate for WriteReq accesses
system.cpu01.dcache.SoftPFReq_miss_rate::cpu01.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu01.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data     0.933333                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.933333                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data            1                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::cpu01.data     0.032861                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.032861                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.033046                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.033046                       # miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_miss_latency::cpu01.data        38087                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total        38087                       # average ReadReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::cpu01.data       100740                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total       100740                       # average WriteReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::cpu01.data         4250                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total         4250                       # average LoadLockedReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::cpu01.data         3000                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total         3000                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::cpu01.data          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.demand_avg_miss_latency::cpu01.data 47876.531250                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total 47876.531250                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::cpu01.data 47579.161491                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total 47579.161491                       # average overall miss latency
system.cpu01.dcache.blocked_cycles::no_mshrs          230                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets          102                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs              11                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs    20.909091                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          102                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.ReadReq_mshr_hits::cpu01.data           68                       # number of ReadReq MSHR hits
system.cpu01.dcache.ReadReq_mshr_hits::total           68                       # number of ReadReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::cpu01.data           15                       # number of WriteReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu01.dcache.demand_mshr_hits::cpu01.data           83                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_hits::total           83                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.overall_mshr_hits::cpu01.data           83                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_hits::total           83                       # number of overall MSHR hits
system.cpu01.dcache.ReadReq_mshr_misses::cpu01.data           67                       # number of ReadReq MSHR misses
system.cpu01.dcache.ReadReq_mshr_misses::total           67                       # number of ReadReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::cpu01.data           10                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu01.dcache.SoftPFReq_mshr_misses::cpu01.data            1                       # number of SoftPFReq MSHR misses
system.cpu01.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::cpu01.data           14                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::total           14                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::cpu01.data            4                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.demand_mshr_misses::cpu01.data           77                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.demand_mshr_misses::total           77                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.overall_mshr_misses::cpu01.data           78                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_misses::total           78                       # number of overall MSHR misses
system.cpu01.dcache.ReadReq_mshr_miss_latency::cpu01.data      1477505                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_latency::total      1477505                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::cpu01.data       799250                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::total       799250                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.SoftPFReq_mshr_miss_latency::cpu01.data        11500                       # number of SoftPFReq MSHR miss cycles
system.cpu01.dcache.SoftPFReq_mshr_miss_latency::total        11500                       # number of SoftPFReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::cpu01.data        38500                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::total        38500                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::cpu01.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::cpu01.data         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::total         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::cpu01.data      2276755                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::total      2276755                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::cpu01.data      2288255                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::total      2288255                       # number of overall MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::cpu01.data     0.015581                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total     0.015581                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::cpu01.data     0.017575                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total     0.017575                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.SoftPFReq_mshr_miss_rate::cpu01.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu01.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::cpu01.data     0.933333                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total     0.933333                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::cpu01.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_mshr_miss_rate::cpu01.data     0.015814                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total     0.015814                       # mshr miss rate for demand accesses
system.cpu01.dcache.overall_mshr_miss_rate::cpu01.data     0.016010                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total     0.016010                       # mshr miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::cpu01.data 22052.313433                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::total 22052.313433                       # average ReadReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::cpu01.data        79925                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::total        79925                       # average WriteReq mshr miss latency
system.cpu01.dcache.SoftPFReq_avg_mshr_miss_latency::cpu01.data        11500                       # average SoftPFReq mshr miss latency
system.cpu01.dcache.SoftPFReq_avg_mshr_miss_latency::total        11500                       # average SoftPFReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu01.data         2750                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::total         2750                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::cpu01.data         1875                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::total         1875                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu01.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::cpu01.data 29568.246753                       # average overall mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::total 29568.246753                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::cpu01.data 29336.602564                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::total 29336.602564                       # average overall mshr miss latency
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements               0                       # number of replacements
system.cpu01.icache.tags.tagsinuse           7.830236                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs              1512                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs              52                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs           29.076923                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst     7.830236                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.015293                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.015293                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses            3228                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses           3228                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::cpu01.inst         1512                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total          1512                       # number of ReadReq hits
system.cpu01.icache.demand_hits::cpu01.inst         1512                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total           1512                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::cpu01.inst         1512                       # number of overall hits
system.cpu01.icache.overall_hits::total          1512                       # number of overall hits
system.cpu01.icache.ReadReq_misses::cpu01.inst           76                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total           76                       # number of ReadReq misses
system.cpu01.icache.demand_misses::cpu01.inst           76                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total           76                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::cpu01.inst           76                       # number of overall misses
system.cpu01.icache.overall_misses::total           76                       # number of overall misses
system.cpu01.icache.ReadReq_miss_latency::cpu01.inst      4813684                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_latency::total      4813684                       # number of ReadReq miss cycles
system.cpu01.icache.demand_miss_latency::cpu01.inst      4813684                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_latency::total      4813684                       # number of demand (read+write) miss cycles
system.cpu01.icache.overall_miss_latency::cpu01.inst      4813684                       # number of overall miss cycles
system.cpu01.icache.overall_miss_latency::total      4813684                       # number of overall miss cycles
system.cpu01.icache.ReadReq_accesses::cpu01.inst         1588                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total         1588                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::cpu01.inst         1588                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total         1588                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::cpu01.inst         1588                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total         1588                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst     0.047859                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.047859                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::cpu01.inst     0.047859                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.047859                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.047859                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.047859                       # miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_miss_latency::cpu01.inst 63337.947368                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total 63337.947368                       # average ReadReq miss latency
system.cpu01.icache.demand_avg_miss_latency::cpu01.inst 63337.947368                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total 63337.947368                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::cpu01.inst 63337.947368                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total 63337.947368                       # average overall miss latency
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.ReadReq_mshr_hits::cpu01.inst           24                       # number of ReadReq MSHR hits
system.cpu01.icache.ReadReq_mshr_hits::total           24                       # number of ReadReq MSHR hits
system.cpu01.icache.demand_mshr_hits::cpu01.inst           24                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_hits::total           24                       # number of demand (read+write) MSHR hits
system.cpu01.icache.overall_mshr_hits::cpu01.inst           24                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_hits::total           24                       # number of overall MSHR hits
system.cpu01.icache.ReadReq_mshr_misses::cpu01.inst           52                       # number of ReadReq MSHR misses
system.cpu01.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu01.icache.demand_mshr_misses::cpu01.inst           52                       # number of demand (read+write) MSHR misses
system.cpu01.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu01.icache.overall_mshr_misses::cpu01.inst           52                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu01.icache.ReadReq_mshr_miss_latency::cpu01.inst      3573061                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_latency::total      3573061                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::cpu01.inst      3573061                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::total      3573061                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::cpu01.inst      3573061                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::total      3573061                       # number of overall MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::cpu01.inst     0.032746                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total     0.032746                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.demand_mshr_miss_rate::cpu01.inst     0.032746                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total     0.032746                       # mshr miss rate for demand accesses
system.cpu01.icache.overall_mshr_miss_rate::cpu01.inst     0.032746                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total     0.032746                       # mshr miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::cpu01.inst 68712.711538                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::total 68712.711538                       # average ReadReq mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::cpu01.inst 68712.711538                       # average overall mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::total 68712.711538                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::cpu01.inst 68712.711538                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::total 68712.711538                       # average overall mshr miss latency
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.branchPred.lookups                  6842                       # Number of BP lookups
system.cpu02.branchPred.condPredicted            6346                       # Number of conditional branches predicted
system.cpu02.branchPred.condIncorrect             140                       # Number of conditional branches incorrect
system.cpu02.branchPred.BTBLookups               5003                       # Number of BTB lookups
system.cpu02.branchPred.BTBHits                  3543                       # Number of BTB hits
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct           70.817509                       # BTB Hit Percentage
system.cpu02.branchPred.usedRAS                   191                       # Number of times the RAS was used to get a target.
system.cpu02.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu02.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.inst_hits                          0                       # ITB inst hits
system.cpu02.dtb.inst_misses                        0                       # ITB inst misses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.dtb.hits                               0                       # DTB hits
system.cpu02.dtb.misses                             0                       # DTB misses
system.cpu02.dtb.accesses                           0                       # DTB accesses
system.cpu02.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.itb.walker.walks                       0                       # Table walker walks requested
system.cpu02.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.inst_hits                          0                       # ITB inst hits
system.cpu02.itb.inst_misses                        0                       # ITB inst misses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.itb.hits                               0                       # DTB hits
system.cpu02.itb.misses                             0                       # DTB misses
system.cpu02.itb.accesses                           0                       # DTB accesses
system.cpu02.numCycles                          19407                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.fetch.icacheStallCycles             2724                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.Insts                        32449                       # Number of instructions fetch has processed
system.cpu02.fetch.Branches                      6842                       # Number of branches that fetch encountered
system.cpu02.fetch.predictedBranches             3734                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.Cycles                       13982                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.SquashCycles                   341                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu02.fetch.CacheLines                    1538                       # Number of cache lines fetched
system.cpu02.fetch.IcacheSquashes                  57                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.rateDist::samples            16884                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            2.034589                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           3.333199                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0                  11868     70.29%     70.29% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                    274      1.62%     71.91% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2                    107      0.63%     72.55% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                    226      1.34%     73.89% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::4                    185      1.10%     74.98% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::5                    209      1.24%     76.22% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::6                    185      1.10%     77.32% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::7                    349      2.07%     79.38% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::8                   3481     20.62%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total              16884                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.branchRate                0.352553                       # Number of branch fetches per cycle
system.cpu02.fetch.rate                      1.672026                       # Number of inst fetches per cycle
system.cpu02.decode.IdleCycles                   2484                       # Number of cycles decode is idle
system.cpu02.decode.BlockedCycles               10038                       # Number of cycles decode is blocked
system.cpu02.decode.RunCycles                    1248                       # Number of cycles decode is running
system.cpu02.decode.UnblockCycles                2972                       # Number of cycles decode is unblocking
system.cpu02.decode.SquashCycles                  142                       # Number of cycles decode is squashing
system.cpu02.decode.BranchResolved                237                       # Number of times decode resolved a branch
system.cpu02.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu02.decode.DecodedInsts                31512                       # Number of instructions handled by decode
system.cpu02.decode.SquashedInsts                 101                       # Number of squashed instructions handled by decode
system.cpu02.rename.SquashCycles                  142                       # Number of cycles rename is squashing
system.cpu02.rename.IdleCycles                   3529                       # Number of cycles rename is idle
system.cpu02.rename.BlockCycles                   865                       # Number of cycles rename is blocking
system.cpu02.rename.serializeStallCycles         1526                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.RunCycles                    3132                       # Number of cycles rename is running
system.cpu02.rename.UnblockCycles                7690                       # Number of cycles rename is unblocking
system.cpu02.rename.RenamedInsts                30934                       # Number of instructions processed by rename
system.cpu02.rename.ROBFullEvents                   7                       # Number of times rename has blocked due to ROB full
system.cpu02.rename.IQFullEvents                 7587                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.RenamedOperands             50872                       # Number of destination operands rename has renamed
system.cpu02.rename.RenameLookups              150162                       # Number of register rename lookups that rename has made
system.cpu02.rename.int_rename_lookups          42838                       # Number of integer rename lookups
system.cpu02.rename.CommittedMaps               44482                       # Number of HB maps that are committed
system.cpu02.rename.UndoneMaps                   6386                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.serializingInsts               54                       # count of serializing insts renamed
system.cpu02.rename.tempSerializingInsts           53                       # count of temporary serializing insts renamed
system.cpu02.rename.skidInsts                   14621                       # count of insts added to the skid buffer
system.cpu02.memDep0.insertedLoads               4979                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores              1016                       # Number of stores inserted to the mem dependence unit.
system.cpu02.memDep0.conflictingLoads             283                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores            133                       # Number of conflicting stores.
system.cpu02.iq.iqInstsAdded                    30383                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqNonSpecInstsAdded                79                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqInstsIssued                   26919                       # Number of instructions issued
system.cpu02.iq.iqSquashedInstsIssued             541                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedInstsExamined          4349                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedOperandsExamined        18224                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.issued_per_cycle::samples        16884                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       1.594350                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      0.788950                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0              3219     19.07%     19.07% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1               411      2.43%     21.50% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2             13254     78.50%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total         16884                       # Number of insts issued each cycle
system.cpu02.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu02.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu               21079     78.31%     78.31% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult                772      2.87%     81.17% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   0      0.00%     81.17% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd                 0      0.00%     81.17% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 0      0.00%     81.17% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     81.17% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult                0      0.00%     81.17% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv                 0      0.00%     81.17% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     81.17% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     81.17% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     81.17% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu                  0      0.00%     81.17% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     81.17% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     81.17% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 0      0.00%     81.17% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     81.17% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     81.17% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     81.17% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     81.17% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     81.17% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd             0      0.00%     81.17% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     81.17% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     81.17% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt             0      0.00%     81.17% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     81.17% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     81.17% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     81.17% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.17% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     81.17% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead               4449     16.53%     97.70% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite               619      2.30%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total                26919                       # Type of FU issued
system.cpu02.iq.rate                         1.387077                       # Inst issue rate
system.cpu02.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.int_inst_queue_reads            71261                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_writes           34817                       # Number of integer instruction queue writes
system.cpu02.iq.int_inst_queue_wakeup_accesses        26655                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu02.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.int_alu_accesses                26919                       # Number of integer alu accesses
system.cpu02.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu02.iew.lsq.thread0.forwLoads              5                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.squashedLoads          822                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.squashedStores          449                       # Number of stores squashed
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.cacheBlocked           48                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewSquashCycles                  142                       # Number of cycles IEW is squashing
system.cpu02.iew.iewBlockCycles                   465                       # Number of cycles IEW is blocking
system.cpu02.iew.iewUnblockCycles                   0                       # Number of cycles IEW is unblocking
system.cpu02.iew.iewDispatchedInsts             30465                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewDispSquashedInsts               8                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispLoadInsts                4979                       # Number of dispatched load instructions
system.cpu02.iew.iewDispStoreInsts               1016                       # Number of dispatched store instructions
system.cpu02.iew.iewDispNonSpecInsts               39                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewIQFullEvents                    0                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.memOrderViolationEvents            6                       # Number of memory order violations
system.cpu02.iew.predictedTakenIncorrect           50                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.predictedNotTakenIncorrect           71                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.branchMispredicts                121                       # Number of branch mispredicts detected at execute
system.cpu02.iew.iewExecutedInsts               26831                       # Number of executed instructions
system.cpu02.iew.iewExecLoadInsts                4386                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts              86                       # Number of squashed instructions skipped in execute
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.exec_nop                           3                       # number of nop insts executed
system.cpu02.iew.exec_refs                       4996                       # number of memory reference insts executed
system.cpu02.iew.exec_branches                   5581                       # Number of branches executed
system.cpu02.iew.exec_stores                      610                       # Number of stores executed
system.cpu02.iew.exec_rate                   1.382542                       # Inst execution rate
system.cpu02.iew.wb_sent                        26693                       # cumulative count of insts sent to commit
system.cpu02.iew.wb_count                       26655                       # cumulative count of insts written-back
system.cpu02.iew.wb_producers                   19829                       # num instructions producing a value
system.cpu02.iew.wb_consumers                   38722                       # num instructions consuming a value
system.cpu02.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu02.iew.wb_rate                     1.373473                       # insts written-back per cycle
system.cpu02.iew.wb_fanout                   0.512086                       # average fanout of values written-back
system.cpu02.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu02.commit.commitSquashedInsts          4286                       # The number of squashed insts skipped by commit
system.cpu02.commit.commitNonSpecStalls            66                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.branchMispredicts             112                       # The number of times a branch was mispredicted
system.cpu02.commit.committed_per_cycle::samples        16277                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     1.604288                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     1.824309                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0         4883     30.00%     30.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1         5928     36.42%     66.42% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2         1638     10.06%     76.48% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3         1713     10.52%     87.01% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4           15      0.09%     87.10% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5         1627     10.00%     97.09% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6           56      0.34%     97.44% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7           97      0.60%     98.03% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8          320      1.97%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total        16277                       # Number of insts commited each cycle
system.cpu02.commit.committedInsts              25308                       # Number of instructions committed
system.cpu02.commit.committedOps                26113                       # Number of ops (including micro ops) committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.refs                         4724                       # Number of memory references committed
system.cpu02.commit.loads                        4157                       # Number of loads committed
system.cpu02.commit.membars                        34                       # Number of memory barriers committed
system.cpu02.commit.branches                     5496                       # Number of branches committed
system.cpu02.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu02.commit.int_insts                   20755                       # Number of committed integer instructions.
system.cpu02.commit.function_calls                 86                       # Number of function calls committed.
system.cpu02.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu          20618     78.96%     78.96% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult           771      2.95%     81.91% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              0      0.00%     81.91% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd            0      0.00%     81.91% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            0      0.00%     81.91% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     81.91% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult            0      0.00%     81.91% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv            0      0.00%     81.91% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     81.91% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     81.91% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     81.91% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu             0      0.00%     81.91% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     81.91% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     81.91% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            0      0.00%     81.91% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     81.91% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     81.91% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     81.91% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     81.91% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     81.91% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd            0      0.00%     81.91% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     81.91% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     81.91% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt            0      0.00%     81.91% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     81.91% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     81.91% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     81.91% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.91% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.91% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead          4157     15.92%     97.83% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite          567      2.17%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total           26113                       # Class of committed instruction
system.cpu02.commit.bw_lim_events                 320                       # number cycles where commit BW limit reached
system.cpu02.rob.rob_reads                      46044                       # The number of ROB reads
system.cpu02.rob.rob_writes                     61474                       # The number of ROB writes
system.cpu02.timesIdled                            27                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.idleCycles                          2523                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.quiesceCycles                      83053                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.committedInsts                     25308                       # Number of Instructions Simulated
system.cpu02.committedOps                       26113                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             0.766833                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       0.766833                       # CPI: Total CPI of All Threads
system.cpu02.ipc                             1.304066                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       1.304066                       # IPC: Total IPC of All Threads
system.cpu02.int_regfile_reads                  36965                       # number of integer regfile reads
system.cpu02.int_regfile_writes                 13308                       # number of integer regfile writes
system.cpu02.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu02.cc_regfile_reads                   93246                       # number of cc regfile reads
system.cpu02.cc_regfile_writes                  31930                       # number of cc regfile writes
system.cpu02.misc_regfile_reads                  5709                       # number of misc regfile reads
system.cpu02.misc_regfile_writes                   37                       # number of misc regfile writes
system.cpu02.dcache.tags.replacements               0                       # number of replacements
system.cpu02.dcache.tags.tagsinuse           7.805100                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs              4706                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs              63                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           74.698413                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data     7.805100                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.015244                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.015244                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024           63                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.123047                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses            9849                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses           9849                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::cpu02.data         4177                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total          4177                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::cpu02.data          528                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total          528                       # number of WriteReq hits
system.cpu02.dcache.SoftPFReq_hits::cpu02.data            2                       # number of SoftPFReq hits
system.cpu02.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu02.dcache.LoadLockedReq_hits::cpu02.data            1                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu02.dcache.demand_hits::cpu02.data         4705                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total           4705                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::cpu02.data         4707                       # number of overall hits
system.cpu02.dcache.overall_hits::total          4707                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::cpu02.data          135                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total          135                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::cpu02.data           28                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total           28                       # number of WriteReq misses
system.cpu02.dcache.SoftPFReq_misses::cpu02.data            1                       # number of SoftPFReq misses
system.cpu02.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data            8                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::cpu02.data            3                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::cpu02.data          163                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total          163                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::cpu02.data          164                       # number of overall misses
system.cpu02.dcache.overall_misses::total          164                       # number of overall misses
system.cpu02.dcache.ReadReq_miss_latency::cpu02.data      5290989                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_latency::total      5290989                       # number of ReadReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::cpu02.data      2472000                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::total      2472000                       # number of WriteReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::cpu02.data        36999                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::total        36999                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::cpu02.data        12000                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu02.dcache.demand_miss_latency::cpu02.data      7762989                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_latency::total      7762989                       # number of demand (read+write) miss cycles
system.cpu02.dcache.overall_miss_latency::cpu02.data      7762989                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_latency::total      7762989                       # number of overall miss cycles
system.cpu02.dcache.ReadReq_accesses::cpu02.data         4312                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total         4312                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::cpu02.data          556                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total          556                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.SoftPFReq_accesses::cpu02.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu02.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::cpu02.data         4868                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total         4868                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::cpu02.data         4871                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total         4871                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data     0.031308                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.031308                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data     0.050360                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.050360                       # miss rate for WriteReq accesses
system.cpu02.dcache.SoftPFReq_miss_rate::cpu02.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu02.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data     0.888889                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.888889                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data            1                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::cpu02.data     0.033484                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.033484                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.033669                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.033669                       # miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_miss_latency::cpu02.data 39192.511111                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total 39192.511111                       # average ReadReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::cpu02.data 88285.714286                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total 88285.714286                       # average WriteReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::cpu02.data  4624.875000                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total  4624.875000                       # average LoadLockedReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::cpu02.data         4000                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu02.dcache.demand_avg_miss_latency::cpu02.data 47625.699387                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total 47625.699387                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::cpu02.data 47335.298780                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total 47335.298780                       # average overall miss latency
system.cpu02.dcache.blocked_cycles::no_mshrs          205                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets          197                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               7                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs    29.285714                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          197                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.ReadReq_mshr_hits::cpu02.data           70                       # number of ReadReq MSHR hits
system.cpu02.dcache.ReadReq_mshr_hits::total           70                       # number of ReadReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::cpu02.data           18                       # number of WriteReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::total           18                       # number of WriteReq MSHR hits
system.cpu02.dcache.demand_mshr_hits::cpu02.data           88                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_hits::total           88                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.overall_mshr_hits::cpu02.data           88                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_hits::total           88                       # number of overall MSHR hits
system.cpu02.dcache.ReadReq_mshr_misses::cpu02.data           65                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_misses::total           65                       # number of ReadReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::cpu02.data           10                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu02.dcache.SoftPFReq_mshr_misses::cpu02.data            1                       # number of SoftPFReq MSHR misses
system.cpu02.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::cpu02.data            8                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::cpu02.data            3                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.demand_mshr_misses::cpu02.data           75                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.demand_mshr_misses::total           75                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.overall_mshr_misses::cpu02.data           76                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_misses::total           76                       # number of overall MSHR misses
system.cpu02.dcache.ReadReq_mshr_miss_latency::cpu02.data      1309506                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_latency::total      1309506                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::cpu02.data       740750                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::total       740750                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.SoftPFReq_mshr_miss_latency::cpu02.data         3000                       # number of SoftPFReq MSHR miss cycles
system.cpu02.dcache.SoftPFReq_mshr_miss_latency::total         3000                       # number of SoftPFReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::cpu02.data        24001                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::total        24001                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::cpu02.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::cpu02.data      2050256                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::total      2050256                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::cpu02.data      2053256                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::total      2053256                       # number of overall MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::cpu02.data     0.015074                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total     0.015074                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::cpu02.data     0.017986                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total     0.017986                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.SoftPFReq_mshr_miss_rate::cpu02.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu02.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::cpu02.data     0.888889                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total     0.888889                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::cpu02.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_mshr_miss_rate::cpu02.data     0.015407                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total     0.015407                       # mshr miss rate for demand accesses
system.cpu02.dcache.overall_mshr_miss_rate::cpu02.data     0.015603                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total     0.015603                       # mshr miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::cpu02.data 20146.246154                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::total 20146.246154                       # average ReadReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::cpu02.data        74075                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::total        74075                       # average WriteReq mshr miss latency
system.cpu02.dcache.SoftPFReq_avg_mshr_miss_latency::cpu02.data         3000                       # average SoftPFReq mshr miss latency
system.cpu02.dcache.SoftPFReq_avg_mshr_miss_latency::total         3000                       # average SoftPFReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu02.data  3000.125000                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3000.125000                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::cpu02.data         2500                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::cpu02.data 27336.746667                       # average overall mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::total 27336.746667                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::cpu02.data 27016.526316                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::total 27016.526316                       # average overall mshr miss latency
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements               0                       # number of replacements
system.cpu02.icache.tags.tagsinuse           7.768505                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs              1464                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs              52                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs           28.153846                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst     7.768505                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.015173                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.015173                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses            3128                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses           3128                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::cpu02.inst         1464                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total          1464                       # number of ReadReq hits
system.cpu02.icache.demand_hits::cpu02.inst         1464                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total           1464                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::cpu02.inst         1464                       # number of overall hits
system.cpu02.icache.overall_hits::total          1464                       # number of overall hits
system.cpu02.icache.ReadReq_misses::cpu02.inst           74                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total           74                       # number of ReadReq misses
system.cpu02.icache.demand_misses::cpu02.inst           74                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total           74                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::cpu02.inst           74                       # number of overall misses
system.cpu02.icache.overall_misses::total           74                       # number of overall misses
system.cpu02.icache.ReadReq_miss_latency::cpu02.inst      3988427                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_latency::total      3988427                       # number of ReadReq miss cycles
system.cpu02.icache.demand_miss_latency::cpu02.inst      3988427                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_latency::total      3988427                       # number of demand (read+write) miss cycles
system.cpu02.icache.overall_miss_latency::cpu02.inst      3988427                       # number of overall miss cycles
system.cpu02.icache.overall_miss_latency::total      3988427                       # number of overall miss cycles
system.cpu02.icache.ReadReq_accesses::cpu02.inst         1538                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total         1538                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::cpu02.inst         1538                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total         1538                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::cpu02.inst         1538                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total         1538                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst     0.048114                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.048114                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::cpu02.inst     0.048114                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.048114                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.048114                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.048114                       # miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_miss_latency::cpu02.inst 53897.662162                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total 53897.662162                       # average ReadReq miss latency
system.cpu02.icache.demand_avg_miss_latency::cpu02.inst 53897.662162                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total 53897.662162                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::cpu02.inst 53897.662162                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total 53897.662162                       # average overall miss latency
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.ReadReq_mshr_hits::cpu02.inst           22                       # number of ReadReq MSHR hits
system.cpu02.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu02.icache.demand_mshr_hits::cpu02.inst           22                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu02.icache.overall_mshr_hits::cpu02.inst           22                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu02.icache.ReadReq_mshr_misses::cpu02.inst           52                       # number of ReadReq MSHR misses
system.cpu02.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu02.icache.demand_mshr_misses::cpu02.inst           52                       # number of demand (read+write) MSHR misses
system.cpu02.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu02.icache.overall_mshr_misses::cpu02.inst           52                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu02.icache.ReadReq_mshr_miss_latency::cpu02.inst      2690058                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_latency::total      2690058                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::cpu02.inst      2690058                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::total      2690058                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::cpu02.inst      2690058                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::total      2690058                       # number of overall MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::cpu02.inst     0.033810                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total     0.033810                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.demand_mshr_miss_rate::cpu02.inst     0.033810                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total     0.033810                       # mshr miss rate for demand accesses
system.cpu02.icache.overall_mshr_miss_rate::cpu02.inst     0.033810                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total     0.033810                       # mshr miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::cpu02.inst 51731.884615                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::total 51731.884615                       # average ReadReq mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::cpu02.inst 51731.884615                       # average overall mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::total 51731.884615                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::cpu02.inst 51731.884615                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::total 51731.884615                       # average overall mshr miss latency
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.branchPred.lookups                  6771                       # Number of BP lookups
system.cpu03.branchPred.condPredicted            6271                       # Number of conditional branches predicted
system.cpu03.branchPred.condIncorrect             142                       # Number of conditional branches incorrect
system.cpu03.branchPred.BTBLookups               4933                       # Number of BTB lookups
system.cpu03.branchPred.BTBHits                  3511                       # Number of BTB hits
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct           71.173728                       # BTB Hit Percentage
system.cpu03.branchPred.usedRAS                   189                       # Number of times the RAS was used to get a target.
system.cpu03.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu03.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.inst_hits                          0                       # ITB inst hits
system.cpu03.dtb.inst_misses                        0                       # ITB inst misses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.dtb.hits                               0                       # DTB hits
system.cpu03.dtb.misses                             0                       # DTB misses
system.cpu03.dtb.accesses                           0                       # DTB accesses
system.cpu03.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.itb.walker.walks                       0                       # Table walker walks requested
system.cpu03.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.inst_hits                          0                       # ITB inst hits
system.cpu03.itb.inst_misses                        0                       # ITB inst misses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.itb.hits                               0                       # DTB hits
system.cpu03.itb.misses                             0                       # DTB misses
system.cpu03.itb.accesses                           0                       # DTB accesses
system.cpu03.numCycles                          19047                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.fetch.icacheStallCycles             2677                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.Insts                        32332                       # Number of instructions fetch has processed
system.cpu03.fetch.Branches                      6771                       # Number of branches that fetch encountered
system.cpu03.fetch.predictedBranches             3700                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.Cycles                       14173                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.SquashCycles                   347                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu03.fetch.CacheLines                    1595                       # Number of cache lines fetched
system.cpu03.fetch.IcacheSquashes                  64                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.rateDist::samples            17031                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            2.011039                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           3.315562                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0                  12004     70.48%     70.48% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                    285      1.67%     72.16% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                    106      0.62%     72.78% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                    248      1.46%     74.24% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::4                    168      0.99%     75.22% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::5                    232      1.36%     76.58% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::6                    166      0.97%     77.56% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::7                    395      2.32%     79.88% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::8                   3427     20.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total              17031                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.branchRate                0.355489                       # Number of branch fetches per cycle
system.cpu03.fetch.rate                      1.697485                       # Number of inst fetches per cycle
system.cpu03.decode.IdleCycles                   2436                       # Number of cycles decode is idle
system.cpu03.decode.BlockedCycles               10272                       # Number of cycles decode is blocked
system.cpu03.decode.RunCycles                    1251                       # Number of cycles decode is running
system.cpu03.decode.UnblockCycles                2927                       # Number of cycles decode is unblocking
system.cpu03.decode.SquashCycles                  145                       # Number of cycles decode is squashing
system.cpu03.decode.BranchResolved                241                       # Number of times decode resolved a branch
system.cpu03.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu03.decode.DecodedInsts                31347                       # Number of instructions handled by decode
system.cpu03.decode.SquashedInsts                  95                       # Number of squashed instructions handled by decode
system.cpu03.rename.SquashCycles                  145                       # Number of cycles rename is squashing
system.cpu03.rename.IdleCycles                   3484                       # Number of cycles rename is idle
system.cpu03.rename.BlockCycles                   815                       # Number of cycles rename is blocking
system.cpu03.rename.serializeStallCycles         1890                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.RunCycles                    3105                       # Number of cycles rename is running
system.cpu03.rename.UnblockCycles                7592                       # Number of cycles rename is unblocking
system.cpu03.rename.RenamedInsts                30744                       # Number of instructions processed by rename
system.cpu03.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.IQFullEvents                 7489                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.RenamedOperands             50404                       # Number of destination operands rename has renamed
system.cpu03.rename.RenameLookups              149313                       # Number of register rename lookups that rename has made
system.cpu03.rename.int_rename_lookups          42625                       # Number of integer rename lookups
system.cpu03.rename.CommittedMaps               43915                       # Number of HB maps that are committed
system.cpu03.rename.UndoneMaps                   6485                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.serializingInsts               61                       # count of serializing insts renamed
system.cpu03.rename.tempSerializingInsts           61                       # count of temporary serializing insts renamed
system.cpu03.rename.skidInsts                   14319                       # count of insts added to the skid buffer
system.cpu03.memDep0.insertedLoads               4935                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores              1015                       # Number of stores inserted to the mem dependence unit.
system.cpu03.memDep0.conflictingLoads             289                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores            151                       # Number of conflicting stores.
system.cpu03.iq.iqInstsAdded                    30111                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqNonSpecInstsAdded                87                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqInstsIssued                   26620                       # Number of instructions issued
system.cpu03.iq.iqSquashedInstsIssued             526                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedInstsExamined          4398                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedOperandsExamined        18297                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.iqSquashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.issued_per_cycle::samples        17031                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       1.563032                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      0.810967                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0              3505     20.58%     20.58% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1               432      2.54%     23.12% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2             13094     76.88%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total         17031                       # Number of insts issued each cycle
system.cpu03.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu03.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu               20830     78.25%     78.25% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult                772      2.90%     81.15% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   0      0.00%     81.15% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd                 0      0.00%     81.15% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     81.15% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     81.15% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult                0      0.00%     81.15% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv                 0      0.00%     81.15% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     81.15% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     81.15% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     81.15% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu                  0      0.00%     81.15% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     81.15% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     81.15% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 0      0.00%     81.15% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     81.15% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     81.15% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     81.15% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     81.15% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     81.15% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd             0      0.00%     81.15% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     81.15% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     81.15% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt             0      0.00%     81.15% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     81.15% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     81.15% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     81.15% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.15% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     81.15% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead               4387     16.48%     97.63% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite               631      2.37%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total                26620                       # Type of FU issued
system.cpu03.iq.rate                         1.397595                       # Inst issue rate
system.cpu03.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.int_inst_queue_reads            70795                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_writes           34603                       # Number of integer instruction queue writes
system.cpu03.iq.int_inst_queue_wakeup_accesses        26370                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu03.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.int_alu_accesses                26620                       # Number of integer alu accesses
system.cpu03.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu03.iew.lsq.thread0.forwLoads              3                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.squashedLoads          823                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.squashedStores          449                       # Number of stores squashed
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.cacheBlocked           30                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewSquashCycles                  145                       # Number of cycles IEW is squashing
system.cpu03.iew.iewBlockCycles                   467                       # Number of cycles IEW is blocking
system.cpu03.iew.iewUnblockCycles                   0                       # Number of cycles IEW is unblocking
system.cpu03.iew.iewDispatchedInsts             30201                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewDispSquashedInsts              40                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispLoadInsts                4935                       # Number of dispatched load instructions
system.cpu03.iew.iewDispStoreInsts               1015                       # Number of dispatched store instructions
system.cpu03.iew.iewDispNonSpecInsts               42                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewIQFullEvents                    0                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu03.iew.predictedTakenIncorrect           47                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.predictedNotTakenIncorrect           76                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.branchMispredicts                123                       # Number of branch mispredicts detected at execute
system.cpu03.iew.iewExecutedInsts               26521                       # Number of executed instructions
system.cpu03.iew.iewExecLoadInsts                4319                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts              97                       # Number of squashed instructions skipped in execute
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.exec_nop                           3                       # number of nop insts executed
system.cpu03.iew.exec_refs                       4938                       # number of memory reference insts executed
system.cpu03.iew.exec_branches                   5504                       # Number of branches executed
system.cpu03.iew.exec_stores                      619                       # Number of stores executed
system.cpu03.iew.exec_rate                   1.392398                       # Inst execution rate
system.cpu03.iew.wb_sent                        26404                       # cumulative count of insts sent to commit
system.cpu03.iew.wb_count                       26370                       # cumulative count of insts written-back
system.cpu03.iew.wb_producers                   19603                       # num instructions producing a value
system.cpu03.iew.wb_consumers                   38293                       # num instructions consuming a value
system.cpu03.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu03.iew.wb_rate                     1.384470                       # insts written-back per cycle
system.cpu03.iew.wb_fanout                   0.511921                       # average fanout of values written-back
system.cpu03.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu03.commit.commitSquashedInsts          4338                       # The number of squashed insts skipped by commit
system.cpu03.commit.commitNonSpecStalls            69                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.branchMispredicts             114                       # The number of times a branch was mispredicted
system.cpu03.commit.committed_per_cycle::samples        16419                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     1.571350                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     1.819401                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0         5134     31.27%     31.27% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1         5895     35.90%     67.17% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2         1626      9.90%     77.08% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3         1667     10.15%     87.23% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4           46      0.28%     87.51% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5         1580      9.62%     97.13% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6           53      0.32%     97.45% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7           94      0.57%     98.03% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8          324      1.97%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total        16419                       # Number of insts commited each cycle
system.cpu03.commit.committedInsts              25004                       # Number of instructions committed
system.cpu03.commit.committedOps                25800                       # Number of ops (including micro ops) committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.refs                         4678                       # Number of memory references committed
system.cpu03.commit.loads                        4112                       # Number of loads committed
system.cpu03.commit.membars                        33                       # Number of memory barriers committed
system.cpu03.commit.branches                     5420                       # Number of branches committed
system.cpu03.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu03.commit.int_insts                   20517                       # Number of committed integer instructions.
system.cpu03.commit.function_calls                 85                       # Number of function calls committed.
system.cpu03.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu          20351     78.88%     78.88% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult           771      2.99%     81.87% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              0      0.00%     81.87% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd            0      0.00%     81.87% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     81.87% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     81.87% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult            0      0.00%     81.87% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv            0      0.00%     81.87% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     81.87% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     81.87% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     81.87% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu             0      0.00%     81.87% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     81.87% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     81.87% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            0      0.00%     81.87% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     81.87% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     81.87% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     81.87% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     81.87% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     81.87% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd            0      0.00%     81.87% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     81.87% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     81.87% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt            0      0.00%     81.87% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     81.87% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     81.87% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     81.87% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.87% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.87% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead          4112     15.94%     97.81% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite          566      2.19%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total           25800                       # Class of committed instruction
system.cpu03.commit.bw_lim_events                 324                       # number cycles where commit BW limit reached
system.cpu03.rob.rob_reads                      45921                       # The number of ROB reads
system.cpu03.rob.rob_writes                     60956                       # The number of ROB writes
system.cpu03.timesIdled                            22                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.idleCycles                          2016                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.quiesceCycles                      83413                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.committedInsts                     25004                       # Number of Instructions Simulated
system.cpu03.committedOps                       25800                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             0.761758                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       0.761758                       # CPI: Total CPI of All Threads
system.cpu03.ipc                             1.312753                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       1.312753                       # IPC: Total IPC of All Threads
system.cpu03.int_regfile_reads                  36570                       # number of integer regfile reads
system.cpu03.int_regfile_writes                 13191                       # number of integer regfile writes
system.cpu03.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu03.cc_regfile_reads                   92196                       # number of cc regfile reads
system.cpu03.cc_regfile_writes                  31500                       # number of cc regfile writes
system.cpu03.misc_regfile_reads                  5682                       # number of misc regfile reads
system.cpu03.misc_regfile_writes                   53                       # number of misc regfile writes
system.cpu03.dcache.tags.replacements               1                       # number of replacements
system.cpu03.dcache.tags.tagsinuse           7.551031                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs              4660                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs              63                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           73.968254                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data     7.551031                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.014748                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.014748                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.121094                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses            9753                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses           9753                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::cpu03.data         4136                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total          4136                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::cpu03.data          523                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total          523                       # number of WriteReq hits
system.cpu03.dcache.SoftPFReq_hits::cpu03.data            2                       # number of SoftPFReq hits
system.cpu03.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu03.dcache.LoadLockedReq_hits::cpu03.data            1                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu03.dcache.demand_hits::cpu03.data         4659                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total           4659                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::cpu03.data         4661                       # number of overall hits
system.cpu03.dcache.overall_hits::total          4661                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::cpu03.data          128                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total          128                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::cpu03.data           28                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total           28                       # number of WriteReq misses
system.cpu03.dcache.SoftPFReq_misses::cpu03.data            1                       # number of SoftPFReq misses
system.cpu03.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data           11                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total           11                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::cpu03.data            4                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::cpu03.data          156                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total          156                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::cpu03.data          157                       # number of overall misses
system.cpu03.dcache.overall_misses::total          157                       # number of overall misses
system.cpu03.dcache.ReadReq_miss_latency::cpu03.data      5464487                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_latency::total      5464487                       # number of ReadReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::cpu03.data      2842000                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::total      2842000                       # number of WriteReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::cpu03.data        52998                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::total        52998                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::cpu03.data        12000                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::cpu03.data         5000                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::total         5000                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.demand_miss_latency::cpu03.data      8306487                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_latency::total      8306487                       # number of demand (read+write) miss cycles
system.cpu03.dcache.overall_miss_latency::cpu03.data      8306487                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_latency::total      8306487                       # number of overall miss cycles
system.cpu03.dcache.ReadReq_accesses::cpu03.data         4264                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total         4264                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::cpu03.data          551                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total          551                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.SoftPFReq_accesses::cpu03.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu03.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::cpu03.data         4815                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total         4815                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::cpu03.data         4818                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total         4818                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data     0.030019                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.030019                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data     0.050817                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.050817                       # miss rate for WriteReq accesses
system.cpu03.dcache.SoftPFReq_miss_rate::cpu03.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu03.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data     0.916667                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.916667                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data            1                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::cpu03.data     0.032399                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.032399                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.032586                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.032586                       # miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_miss_latency::cpu03.data 42691.304688                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total 42691.304688                       # average ReadReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::cpu03.data       101500                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total       101500                       # average WriteReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::cpu03.data         4818                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total         4818                       # average LoadLockedReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::cpu03.data         3000                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total         3000                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::cpu03.data          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.demand_avg_miss_latency::cpu03.data 53246.711538                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total 53246.711538                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::cpu03.data 52907.560510                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total 52907.560510                       # average overall miss latency
system.cpu03.dcache.blocked_cycles::no_mshrs           13                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets          295                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               3                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs     4.333333                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          295                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.ReadReq_mshr_hits::cpu03.data           65                       # number of ReadReq MSHR hits
system.cpu03.dcache.ReadReq_mshr_hits::total           65                       # number of ReadReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::cpu03.data           18                       # number of WriteReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::total           18                       # number of WriteReq MSHR hits
system.cpu03.dcache.demand_mshr_hits::cpu03.data           83                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_hits::total           83                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.overall_mshr_hits::cpu03.data           83                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_hits::total           83                       # number of overall MSHR hits
system.cpu03.dcache.ReadReq_mshr_misses::cpu03.data           63                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_misses::total           63                       # number of ReadReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::cpu03.data           10                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu03.dcache.SoftPFReq_mshr_misses::cpu03.data            1                       # number of SoftPFReq MSHR misses
system.cpu03.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::cpu03.data           11                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::total           11                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::cpu03.data            4                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.demand_mshr_misses::cpu03.data           73                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.demand_mshr_misses::total           73                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.overall_mshr_misses::cpu03.data           74                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_misses::total           74                       # number of overall MSHR misses
system.cpu03.dcache.ReadReq_mshr_miss_latency::cpu03.data      1072509                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_latency::total      1072509                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::cpu03.data       741750                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::total       741750                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.SoftPFReq_mshr_miss_latency::cpu03.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu03.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::cpu03.data        35502                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::total        35502                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::cpu03.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::cpu03.data         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::total         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::cpu03.data      1814259                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::total      1814259                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::cpu03.data      1816759                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::total      1816759                       # number of overall MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::cpu03.data     0.014775                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total     0.014775                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::cpu03.data     0.018149                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total     0.018149                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.SoftPFReq_mshr_miss_rate::cpu03.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu03.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::cpu03.data     0.916667                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total     0.916667                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::cpu03.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_mshr_miss_rate::cpu03.data     0.015161                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total     0.015161                       # mshr miss rate for demand accesses
system.cpu03.dcache.overall_mshr_miss_rate::cpu03.data     0.015359                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total     0.015359                       # mshr miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::cpu03.data 17023.952381                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::total 17023.952381                       # average ReadReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::cpu03.data        74175                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::total        74175                       # average WriteReq mshr miss latency
system.cpu03.dcache.SoftPFReq_avg_mshr_miss_latency::cpu03.data         2500                       # average SoftPFReq mshr miss latency
system.cpu03.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu03.data  3227.454545                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3227.454545                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::cpu03.data         1875                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::total         1875                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu03.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::cpu03.data 24852.863014                       # average overall mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::total 24852.863014                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::cpu03.data 24550.797297                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::total 24550.797297                       # average overall mshr miss latency
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements               0                       # number of replacements
system.cpu03.icache.tags.tagsinuse           7.924082                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs              1516                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs           28.074074                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst     7.924082                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.015477                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total     0.015477                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses            3244                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses           3244                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::cpu03.inst         1516                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total          1516                       # number of ReadReq hits
system.cpu03.icache.demand_hits::cpu03.inst         1516                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total           1516                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::cpu03.inst         1516                       # number of overall hits
system.cpu03.icache.overall_hits::total          1516                       # number of overall hits
system.cpu03.icache.ReadReq_misses::cpu03.inst           79                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total           79                       # number of ReadReq misses
system.cpu03.icache.demand_misses::cpu03.inst           79                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total           79                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::cpu03.inst           79                       # number of overall misses
system.cpu03.icache.overall_misses::total           79                       # number of overall misses
system.cpu03.icache.ReadReq_miss_latency::cpu03.inst      3676633                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_latency::total      3676633                       # number of ReadReq miss cycles
system.cpu03.icache.demand_miss_latency::cpu03.inst      3676633                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_latency::total      3676633                       # number of demand (read+write) miss cycles
system.cpu03.icache.overall_miss_latency::cpu03.inst      3676633                       # number of overall miss cycles
system.cpu03.icache.overall_miss_latency::total      3676633                       # number of overall miss cycles
system.cpu03.icache.ReadReq_accesses::cpu03.inst         1595                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total         1595                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::cpu03.inst         1595                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total         1595                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::cpu03.inst         1595                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total         1595                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst     0.049530                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.049530                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::cpu03.inst     0.049530                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.049530                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.049530                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.049530                       # miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_miss_latency::cpu03.inst 46539.658228                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total 46539.658228                       # average ReadReq miss latency
system.cpu03.icache.demand_avg_miss_latency::cpu03.inst 46539.658228                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total 46539.658228                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::cpu03.inst 46539.658228                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total 46539.658228                       # average overall miss latency
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.ReadReq_mshr_hits::cpu03.inst           25                       # number of ReadReq MSHR hits
system.cpu03.icache.ReadReq_mshr_hits::total           25                       # number of ReadReq MSHR hits
system.cpu03.icache.demand_mshr_hits::cpu03.inst           25                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_hits::total           25                       # number of demand (read+write) MSHR hits
system.cpu03.icache.overall_mshr_hits::cpu03.inst           25                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_hits::total           25                       # number of overall MSHR hits
system.cpu03.icache.ReadReq_mshr_misses::cpu03.inst           54                       # number of ReadReq MSHR misses
system.cpu03.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu03.icache.demand_mshr_misses::cpu03.inst           54                       # number of demand (read+write) MSHR misses
system.cpu03.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu03.icache.overall_mshr_misses::cpu03.inst           54                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu03.icache.ReadReq_mshr_miss_latency::cpu03.inst      2211811                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_latency::total      2211811                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::cpu03.inst      2211811                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::total      2211811                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::cpu03.inst      2211811                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::total      2211811                       # number of overall MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::cpu03.inst     0.033856                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total     0.033856                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.demand_mshr_miss_rate::cpu03.inst     0.033856                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total     0.033856                       # mshr miss rate for demand accesses
system.cpu03.icache.overall_mshr_miss_rate::cpu03.inst     0.033856                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total     0.033856                       # mshr miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::cpu03.inst 40959.462963                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::total 40959.462963                       # average ReadReq mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::cpu03.inst 40959.462963                       # average overall mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::total 40959.462963                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::cpu03.inst 40959.462963                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::total 40959.462963                       # average overall mshr miss latency
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.branchPred.lookups                  6800                       # Number of BP lookups
system.cpu04.branchPred.condPredicted            6295                       # Number of conditional branches predicted
system.cpu04.branchPred.condIncorrect             141                       # Number of conditional branches incorrect
system.cpu04.branchPred.BTBLookups               4931                       # Number of BTB lookups
system.cpu04.branchPred.BTBHits                  3510                       # Number of BTB hits
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct           71.182316                       # BTB Hit Percentage
system.cpu04.branchPred.usedRAS                   194                       # Number of times the RAS was used to get a target.
system.cpu04.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu04.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.inst_hits                          0                       # ITB inst hits
system.cpu04.dtb.inst_misses                        0                       # ITB inst misses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.dtb.hits                               0                       # DTB hits
system.cpu04.dtb.misses                             0                       # DTB misses
system.cpu04.dtb.accesses                           0                       # DTB accesses
system.cpu04.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.itb.walker.walks                       0                       # Table walker walks requested
system.cpu04.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.inst_hits                          0                       # ITB inst hits
system.cpu04.itb.inst_misses                        0                       # ITB inst misses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.itb.hits                               0                       # DTB hits
system.cpu04.itb.misses                             0                       # DTB misses
system.cpu04.itb.accesses                           0                       # DTB accesses
system.cpu04.numCycles                          18461                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.fetch.icacheStallCycles             2443                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.Insts                        32218                       # Number of instructions fetch has processed
system.cpu04.fetch.Branches                      6800                       # Number of branches that fetch encountered
system.cpu04.fetch.predictedBranches             3704                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.Cycles                       14339                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.SquashCycles                   339                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu04.fetch.CacheLines                    1541                       # Number of cache lines fetched
system.cpu04.fetch.IcacheSquashes                  55                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.rateDist::samples            16959                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            2.014506                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           3.322083                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0                  11965     70.55%     70.55% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                    274      1.62%     72.17% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                    111      0.65%     72.82% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                    227      1.34%     74.16% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::4                    180      1.06%     75.22% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::5                    213      1.26%     76.48% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::6                    182      1.07%     77.55% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::7                    346      2.04%     79.59% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::8                   3461     20.41%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total              16959                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.branchRate                0.368344                       # Number of branch fetches per cycle
system.cpu04.fetch.rate                      1.745193                       # Number of inst fetches per cycle
system.cpu04.decode.IdleCycles                   2372                       # Number of cycles decode is idle
system.cpu04.decode.BlockedCycles               10252                       # Number of cycles decode is blocked
system.cpu04.decode.RunCycles                    1246                       # Number of cycles decode is running
system.cpu04.decode.UnblockCycles                2949                       # Number of cycles decode is unblocking
system.cpu04.decode.SquashCycles                  140                       # Number of cycles decode is squashing
system.cpu04.decode.BranchResolved                240                       # Number of times decode resolved a branch
system.cpu04.decode.BranchMispred                  30                       # Number of times decode detected a branch misprediction
system.cpu04.decode.DecodedInsts                31303                       # Number of instructions handled by decode
system.cpu04.decode.SquashedInsts                 106                       # Number of squashed instructions handled by decode
system.cpu04.rename.SquashCycles                  140                       # Number of cycles rename is squashing
system.cpu04.rename.IdleCycles                   3409                       # Number of cycles rename is idle
system.cpu04.rename.BlockCycles                   891                       # Number of cycles rename is blocking
system.cpu04.rename.serializeStallCycles         1786                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.RunCycles                    3115                       # Number of cycles rename is running
system.cpu04.rename.UnblockCycles                7618                       # Number of cycles rename is unblocking
system.cpu04.rename.RenamedInsts                30740                       # Number of instructions processed by rename
system.cpu04.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.IQFullEvents                 7517                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.RenamedOperands             50477                       # Number of destination operands rename has renamed
system.cpu04.rename.RenameLookups              149261                       # Number of register rename lookups that rename has made
system.cpu04.rename.int_rename_lookups          42549                       # Number of integer rename lookups
system.cpu04.rename.CommittedMaps               44083                       # Number of HB maps that are committed
system.cpu04.rename.UndoneMaps                   6390                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.serializingInsts               55                       # count of serializing insts renamed
system.cpu04.rename.tempSerializingInsts           53                       # count of temporary serializing insts renamed
system.cpu04.rename.skidInsts                   14475                       # count of insts added to the skid buffer
system.cpu04.memDep0.insertedLoads               4941                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores              1028                       # Number of stores inserted to the mem dependence unit.
system.cpu04.memDep0.conflictingLoads             275                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores            143                       # Number of conflicting stores.
system.cpu04.iq.iqInstsAdded                    30181                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqNonSpecInstsAdded                77                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqInstsIssued                   26679                       # Number of instructions issued
system.cpu04.iq.iqSquashedInstsIssued             545                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedInstsExamined          4364                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedOperandsExamined        18267                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.issued_per_cycle::samples        16959                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       1.573147                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      0.805066                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0              3421     20.17%     20.17% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1               397      2.34%     22.51% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2             13141     77.49%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total         16959                       # Number of insts issued each cycle
system.cpu04.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu04.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu               20890     78.30%     78.30% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult                772      2.89%     81.19% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   0      0.00%     81.19% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd                 0      0.00%     81.19% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 0      0.00%     81.19% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     81.19% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult                0      0.00%     81.19% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv                 0      0.00%     81.19% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     81.19% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     81.19% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     81.19% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu                  0      0.00%     81.19% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     81.19% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     81.19% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 0      0.00%     81.19% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     81.19% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     81.19% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     81.19% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     81.19% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     81.19% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd             0      0.00%     81.19% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     81.19% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     81.19% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt             0      0.00%     81.19% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     81.19% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     81.19% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     81.19% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.19% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     81.19% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead               4394     16.47%     97.66% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite               623      2.34%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total                26679                       # Type of FU issued
system.cpu04.iq.rate                         1.445155                       # Inst issue rate
system.cpu04.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.int_inst_queue_reads            70860                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_writes           34626                       # Number of integer instruction queue writes
system.cpu04.iq.int_inst_queue_wakeup_accesses        26436                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu04.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.int_alu_accesses                26679                       # Number of integer alu accesses
system.cpu04.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu04.iew.lsq.thread0.forwLoads              3                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.squashedLoads          813                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.memOrderViolation            4                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.squashedStores          465                       # Number of stores squashed
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.cacheBlocked           26                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewSquashCycles                  140                       # Number of cycles IEW is squashing
system.cpu04.iew.iewBlockCycles                   466                       # Number of cycles IEW is blocking
system.cpu04.iew.iewUnblockCycles                   0                       # Number of cycles IEW is unblocking
system.cpu04.iew.iewDispatchedInsts             30261                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewDispSquashedInsts               8                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispLoadInsts                4941                       # Number of dispatched load instructions
system.cpu04.iew.iewDispStoreInsts               1028                       # Number of dispatched store instructions
system.cpu04.iew.iewDispNonSpecInsts               35                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewIQFullEvents                    0                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.memOrderViolationEvents            4                       # Number of memory order violations
system.cpu04.iew.predictedTakenIncorrect           50                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.predictedNotTakenIncorrect           73                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.branchMispredicts                123                       # Number of branch mispredicts detected at execute
system.cpu04.iew.iewExecutedInsts               26587                       # Number of executed instructions
system.cpu04.iew.iewExecLoadInsts                4331                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts              90                       # Number of squashed instructions skipped in execute
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.exec_nop                           3                       # number of nop insts executed
system.cpu04.iew.exec_refs                       4943                       # number of memory reference insts executed
system.cpu04.iew.exec_branches                   5528                       # Number of branches executed
system.cpu04.iew.exec_stores                      612                       # Number of stores executed
system.cpu04.iew.exec_rate                   1.440171                       # Inst execution rate
system.cpu04.iew.wb_sent                        26472                       # cumulative count of insts sent to commit
system.cpu04.iew.wb_count                       26436                       # cumulative count of insts written-back
system.cpu04.iew.wb_producers                   19671                       # num instructions producing a value
system.cpu04.iew.wb_consumers                   38434                       # num instructions consuming a value
system.cpu04.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu04.iew.wb_rate                     1.431992                       # insts written-back per cycle
system.cpu04.iew.wb_fanout                   0.511812                       # average fanout of values written-back
system.cpu04.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu04.commit.commitSquashedInsts          4305                       # The number of squashed insts skipped by commit
system.cpu04.commit.commitNonSpecStalls            62                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.branchMispredicts             112                       # The number of times a branch was mispredicted
system.cpu04.commit.committed_per_cycle::samples        16353                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     1.583440                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     1.822015                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0         5060     30.94%     30.94% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1         5866     35.87%     66.81% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2         1633      9.99%     76.80% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3         1699     10.39%     87.19% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4           14      0.09%     87.27% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5         1611      9.85%     97.13% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6           54      0.33%     97.46% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7           98      0.60%     98.06% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8          318      1.94%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total        16353                       # Number of insts commited each cycle
system.cpu04.commit.committedInsts              25089                       # Number of instructions committed
system.cpu04.commit.committedOps                25894                       # Number of ops (including micro ops) committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.refs                         4691                       # Number of memory references committed
system.cpu04.commit.loads                        4128                       # Number of loads committed
system.cpu04.commit.membars                        34                       # Number of memory barriers committed
system.cpu04.commit.branches                     5442                       # Number of branches committed
system.cpu04.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu04.commit.int_insts                   20590                       # Number of committed integer instructions.
system.cpu04.commit.function_calls                 86                       # Number of function calls committed.
system.cpu04.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu          20432     78.91%     78.91% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult           771      2.98%     81.88% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              0      0.00%     81.88% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd            0      0.00%     81.88% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            0      0.00%     81.88% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     81.88% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult            0      0.00%     81.88% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv            0      0.00%     81.88% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     81.88% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     81.88% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     81.88% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu             0      0.00%     81.88% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     81.88% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     81.88% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            0      0.00%     81.88% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     81.88% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     81.88% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     81.88% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     81.88% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     81.88% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd            0      0.00%     81.88% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     81.88% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     81.88% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt            0      0.00%     81.88% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     81.88% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     81.88% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     81.88% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.88% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.88% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead          4128     15.94%     97.83% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite          563      2.17%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total           25894                       # Class of committed instruction
system.cpu04.commit.bw_lim_events                 318                       # number cycles where commit BW limit reached
system.cpu04.rob.rob_reads                      45922                       # The number of ROB reads
system.cpu04.rob.rob_writes                     61071                       # The number of ROB writes
system.cpu04.timesIdled                            21                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.idleCycles                          1502                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.quiesceCycles                      83999                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.committedInsts                     25089                       # Number of Instructions Simulated
system.cpu04.committedOps                       25894                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             0.735820                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       0.735820                       # CPI: Total CPI of All Threads
system.cpu04.ipc                             1.359027                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       1.359027                       # IPC: Total IPC of All Threads
system.cpu04.int_regfile_reads                  36643                       # number of integer regfile reads
system.cpu04.int_regfile_writes                 13213                       # number of integer regfile writes
system.cpu04.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu04.cc_regfile_reads                   92412                       # number of cc regfile reads
system.cpu04.cc_regfile_writes                  31621                       # number of cc regfile writes
system.cpu04.misc_regfile_reads                  5683                       # number of misc regfile reads
system.cpu04.misc_regfile_writes                   19                       # number of misc regfile writes
system.cpu04.dcache.tags.replacements               1                       # number of replacements
system.cpu04.dcache.tags.tagsinuse           7.644477                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs              4686                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs              64                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           73.218750                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data     7.644477                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.014931                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.014931                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024           63                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.123047                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses            9792                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses           9792                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::cpu04.data         4157                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total          4157                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::cpu04.data          529                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total          529                       # number of WriteReq hits
system.cpu04.dcache.SoftPFReq_hits::cpu04.data            2                       # number of SoftPFReq hits
system.cpu04.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu04.dcache.demand_hits::cpu04.data         4686                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total           4686                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::cpu04.data         4688                       # number of overall hits
system.cpu04.dcache.overall_hits::total          4688                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::cpu04.data          132                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total          132                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::cpu04.data           27                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total           27                       # number of WriteReq misses
system.cpu04.dcache.SoftPFReq_misses::cpu04.data            1                       # number of SoftPFReq misses
system.cpu04.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data            5                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::cpu04.data            3                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::cpu04.data          159                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total          159                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::cpu04.data          160                       # number of overall misses
system.cpu04.dcache.overall_misses::total          160                       # number of overall misses
system.cpu04.dcache.ReadReq_miss_latency::cpu04.data      6073739                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_latency::total      6073739                       # number of ReadReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::cpu04.data      2909500                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::total      2909500                       # number of WriteReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::cpu04.data        21500                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::total        21500                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::cpu04.data        12000                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu04.dcache.demand_miss_latency::cpu04.data      8983239                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_latency::total      8983239                       # number of demand (read+write) miss cycles
system.cpu04.dcache.overall_miss_latency::cpu04.data      8983239                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_latency::total      8983239                       # number of overall miss cycles
system.cpu04.dcache.ReadReq_accesses::cpu04.data         4289                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total         4289                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::cpu04.data          556                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total          556                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.SoftPFReq_accesses::cpu04.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu04.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::cpu04.data         4845                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total         4845                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::cpu04.data         4848                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total         4848                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data     0.030776                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.030776                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data     0.048561                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.048561                       # miss rate for WriteReq accesses
system.cpu04.dcache.SoftPFReq_miss_rate::cpu04.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu04.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data            1                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data            1                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::cpu04.data     0.032817                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.032817                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.033003                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.033003                       # miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_miss_latency::cpu04.data 46013.174242                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total 46013.174242                       # average ReadReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::cpu04.data 107759.259259                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total 107759.259259                       # average WriteReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::cpu04.data         4300                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total         4300                       # average LoadLockedReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::cpu04.data         4000                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu04.dcache.demand_avg_miss_latency::cpu04.data 56498.358491                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total 56498.358491                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::cpu04.data 56145.243750                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total 56145.243750                       # average overall miss latency
system.cpu04.dcache.blocked_cycles::no_mshrs            9                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets          391                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               3                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs            3                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          391                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.ReadReq_mshr_hits::cpu04.data           67                       # number of ReadReq MSHR hits
system.cpu04.dcache.ReadReq_mshr_hits::total           67                       # number of ReadReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::cpu04.data           17                       # number of WriteReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::total           17                       # number of WriteReq MSHR hits
system.cpu04.dcache.demand_mshr_hits::cpu04.data           84                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_hits::total           84                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.overall_mshr_hits::cpu04.data           84                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_hits::total           84                       # number of overall MSHR hits
system.cpu04.dcache.ReadReq_mshr_misses::cpu04.data           65                       # number of ReadReq MSHR misses
system.cpu04.dcache.ReadReq_mshr_misses::total           65                       # number of ReadReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::cpu04.data           10                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu04.dcache.SoftPFReq_mshr_misses::cpu04.data            1                       # number of SoftPFReq MSHR misses
system.cpu04.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::cpu04.data            5                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::cpu04.data            3                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.demand_mshr_misses::cpu04.data           75                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.demand_mshr_misses::total           75                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.overall_mshr_misses::cpu04.data           76                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_misses::total           76                       # number of overall MSHR misses
system.cpu04.dcache.ReadReq_mshr_miss_latency::cpu04.data      1088005                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_latency::total      1088005                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::cpu04.data       735500                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::total       735500                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.SoftPFReq_mshr_miss_latency::cpu04.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu04.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::cpu04.data        14000                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::total        14000                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::cpu04.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::cpu04.data      1823505                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::total      1823505                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::cpu04.data      1826005                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::total      1826005                       # number of overall MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::cpu04.data     0.015155                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total     0.015155                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::cpu04.data     0.017986                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total     0.017986                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.SoftPFReq_mshr_miss_rate::cpu04.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu04.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::cpu04.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::cpu04.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_mshr_miss_rate::cpu04.data     0.015480                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total     0.015480                       # mshr miss rate for demand accesses
system.cpu04.dcache.overall_mshr_miss_rate::cpu04.data     0.015677                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total     0.015677                       # mshr miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::cpu04.data 16738.538462                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::total 16738.538462                       # average ReadReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::cpu04.data        73550                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::total        73550                       # average WriteReq mshr miss latency
system.cpu04.dcache.SoftPFReq_avg_mshr_miss_latency::cpu04.data         2500                       # average SoftPFReq mshr miss latency
system.cpu04.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu04.data         2800                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::total         2800                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::cpu04.data         2500                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::cpu04.data 24313.400000                       # average overall mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::total 24313.400000                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::cpu04.data 24026.381579                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::total 24026.381579                       # average overall mshr miss latency
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements               0                       # number of replacements
system.cpu04.icache.tags.tagsinuse           7.765372                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs              1468                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs              53                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs           27.698113                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst     7.765372                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.015167                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.015167                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses            3135                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses           3135                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::cpu04.inst         1468                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total          1468                       # number of ReadReq hits
system.cpu04.icache.demand_hits::cpu04.inst         1468                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total           1468                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::cpu04.inst         1468                       # number of overall hits
system.cpu04.icache.overall_hits::total          1468                       # number of overall hits
system.cpu04.icache.ReadReq_misses::cpu04.inst           73                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total           73                       # number of ReadReq misses
system.cpu04.icache.demand_misses::cpu04.inst           73                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total           73                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::cpu04.inst           73                       # number of overall misses
system.cpu04.icache.overall_misses::total           73                       # number of overall misses
system.cpu04.icache.ReadReq_miss_latency::cpu04.inst      2886658                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_latency::total      2886658                       # number of ReadReq miss cycles
system.cpu04.icache.demand_miss_latency::cpu04.inst      2886658                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_latency::total      2886658                       # number of demand (read+write) miss cycles
system.cpu04.icache.overall_miss_latency::cpu04.inst      2886658                       # number of overall miss cycles
system.cpu04.icache.overall_miss_latency::total      2886658                       # number of overall miss cycles
system.cpu04.icache.ReadReq_accesses::cpu04.inst         1541                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total         1541                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::cpu04.inst         1541                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total         1541                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::cpu04.inst         1541                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total         1541                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst     0.047372                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.047372                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::cpu04.inst     0.047372                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.047372                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.047372                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.047372                       # miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_miss_latency::cpu04.inst 39543.260274                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total 39543.260274                       # average ReadReq miss latency
system.cpu04.icache.demand_avg_miss_latency::cpu04.inst 39543.260274                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total 39543.260274                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::cpu04.inst 39543.260274                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total 39543.260274                       # average overall miss latency
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.ReadReq_mshr_hits::cpu04.inst           20                       # number of ReadReq MSHR hits
system.cpu04.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu04.icache.demand_mshr_hits::cpu04.inst           20                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu04.icache.overall_mshr_hits::cpu04.inst           20                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu04.icache.ReadReq_mshr_misses::cpu04.inst           53                       # number of ReadReq MSHR misses
system.cpu04.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu04.icache.demand_mshr_misses::cpu04.inst           53                       # number of demand (read+write) MSHR misses
system.cpu04.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu04.icache.overall_mshr_misses::cpu04.inst           53                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu04.icache.ReadReq_mshr_miss_latency::cpu04.inst      1871057                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_latency::total      1871057                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::cpu04.inst      1871057                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::total      1871057                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::cpu04.inst      1871057                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::total      1871057                       # number of overall MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::cpu04.inst     0.034393                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total     0.034393                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.demand_mshr_miss_rate::cpu04.inst     0.034393                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total     0.034393                       # mshr miss rate for demand accesses
system.cpu04.icache.overall_mshr_miss_rate::cpu04.inst     0.034393                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total     0.034393                       # mshr miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::cpu04.inst 35302.962264                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::total 35302.962264                       # average ReadReq mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::cpu04.inst 35302.962264                       # average overall mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::total 35302.962264                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::cpu04.inst 35302.962264                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::total 35302.962264                       # average overall mshr miss latency
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.branchPred.lookups                  6630                       # Number of BP lookups
system.cpu05.branchPred.condPredicted            6110                       # Number of conditional branches predicted
system.cpu05.branchPred.condIncorrect             141                       # Number of conditional branches incorrect
system.cpu05.branchPred.BTBLookups               4801                       # Number of BTB lookups
system.cpu05.branchPred.BTBHits                  3421                       # Number of BTB hits
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct           71.255988                       # BTB Hit Percentage
system.cpu05.branchPred.usedRAS                   179                       # Number of times the RAS was used to get a target.
system.cpu05.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu05.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.inst_hits                          0                       # ITB inst hits
system.cpu05.dtb.inst_misses                        0                       # ITB inst misses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.dtb.hits                               0                       # DTB hits
system.cpu05.dtb.misses                             0                       # DTB misses
system.cpu05.dtb.accesses                           0                       # DTB accesses
system.cpu05.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.itb.walker.walks                       0                       # Table walker walks requested
system.cpu05.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.inst_hits                          0                       # ITB inst hits
system.cpu05.itb.inst_misses                        0                       # ITB inst misses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.itb.hits                               0                       # DTB hits
system.cpu05.itb.misses                             0                       # DTB misses
system.cpu05.itb.accesses                           0                       # DTB accesses
system.cpu05.numCycles                          17837                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.fetch.icacheStallCycles             2458                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.Insts                        31725                       # Number of instructions fetch has processed
system.cpu05.fetch.Branches                      6630                       # Number of branches that fetch encountered
system.cpu05.fetch.predictedBranches             3600                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.Cycles                       13831                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.SquashCycles                   343                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu05.fetch.CacheLines                    1573                       # Number of cache lines fetched
system.cpu05.fetch.IcacheSquashes                  55                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.rateDist::samples            16468                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            2.046272                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           3.333407                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0                  11530     70.01%     70.01% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                    266      1.62%     71.63% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2                    104      0.63%     72.26% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                    245      1.49%     73.75% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::4                    176      1.07%     74.82% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::5                    222      1.35%     76.17% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::6                    176      1.07%     77.23% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::7                    373      2.26%     79.50% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::8                   3376     20.50%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total              16468                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.branchRate                0.371699                       # Number of branch fetches per cycle
system.cpu05.fetch.rate                      1.778606                       # Number of inst fetches per cycle
system.cpu05.decode.IdleCycles                   2308                       # Number of cycles decode is idle
system.cpu05.decode.BlockedCycles                9907                       # Number of cycles decode is blocked
system.cpu05.decode.RunCycles                    1268                       # Number of cycles decode is running
system.cpu05.decode.UnblockCycles                2843                       # Number of cycles decode is unblocking
system.cpu05.decode.SquashCycles                  142                       # Number of cycles decode is squashing
system.cpu05.decode.BranchResolved                242                       # Number of times decode resolved a branch
system.cpu05.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu05.decode.DecodedInsts                30715                       # Number of instructions handled by decode
system.cpu05.decode.SquashedInsts                 106                       # Number of squashed instructions handled by decode
system.cpu05.rename.SquashCycles                  142                       # Number of cycles rename is squashing
system.cpu05.rename.IdleCycles                   3321                       # Number of cycles rename is idle
system.cpu05.rename.BlockCycles                   677                       # Number of cycles rename is blocking
system.cpu05.rename.serializeStallCycles         1913                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.RunCycles                    3064                       # Number of cycles rename is running
system.cpu05.rename.UnblockCycles                7351                       # Number of cycles rename is unblocking
system.cpu05.rename.RenamedInsts                30078                       # Number of instructions processed by rename
system.cpu05.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu05.rename.IQFullEvents                 7250                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.RenamedOperands             49111                       # Number of destination operands rename has renamed
system.cpu05.rename.RenameLookups              146055                       # Number of register rename lookups that rename has made
system.cpu05.rename.int_rename_lookups          41683                       # Number of integer rename lookups
system.cpu05.rename.CommittedMaps               42692                       # Number of HB maps that are committed
system.cpu05.rename.UndoneMaps                   6413                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.serializingInsts               59                       # count of serializing insts renamed
system.cpu05.rename.tempSerializingInsts           58                       # count of temporary serializing insts renamed
system.cpu05.rename.skidInsts                   13919                       # count of insts added to the skid buffer
system.cpu05.memDep0.insertedLoads               4857                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores              1021                       # Number of stores inserted to the mem dependence unit.
system.cpu05.memDep0.conflictingLoads             287                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores            138                       # Number of conflicting stores.
system.cpu05.iq.iqInstsAdded                    29433                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqNonSpecInstsAdded                81                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqInstsIssued                   25917                       # Number of instructions issued
system.cpu05.iq.iqSquashedInstsIssued             548                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedInstsExamined          4391                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedOperandsExamined        18396                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.issued_per_cycle::samples        16468                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       1.573779                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      0.803805                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0              3306     20.08%     20.08% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1               407      2.47%     22.55% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2             12755     77.45%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total         16468                       # Number of insts issued each cycle
system.cpu05.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu05.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu               20237     78.08%     78.08% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult                772      2.98%     81.06% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   0      0.00%     81.06% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd                 0      0.00%     81.06% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 0      0.00%     81.06% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     81.06% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult                0      0.00%     81.06% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv                 0      0.00%     81.06% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     81.06% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     81.06% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     81.06% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu                  0      0.00%     81.06% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     81.06% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     81.06% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 0      0.00%     81.06% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     81.06% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     81.06% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     81.06% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     81.06% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     81.06% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd             0      0.00%     81.06% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     81.06% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     81.06% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt             0      0.00%     81.06% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     81.06% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     81.06% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     81.06% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.06% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     81.06% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead               4296     16.58%     97.64% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite               612      2.36%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total                25917                       # Type of FU issued
system.cpu05.iq.rate                         1.452991                       # Inst issue rate
system.cpu05.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.int_inst_queue_reads            68848                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_writes           33913                       # Number of integer instruction queue writes
system.cpu05.iq.int_inst_queue_wakeup_accesses        25668                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu05.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.int_alu_accesses                25917                       # Number of integer alu accesses
system.cpu05.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu05.iew.lsq.thread0.forwLoads              3                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.squashedLoads          835                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.squashedStores          470                       # Number of stores squashed
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.cacheBlocked           31                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewSquashCycles                  142                       # Number of cycles IEW is squashing
system.cpu05.iew.iewBlockCycles                   468                       # Number of cycles IEW is blocking
system.cpu05.iew.iewUnblockCycles                   0                       # Number of cycles IEW is unblocking
system.cpu05.iew.iewDispatchedInsts             29517                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewDispSquashedInsts               8                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispLoadInsts                4857                       # Number of dispatched load instructions
system.cpu05.iew.iewDispStoreInsts               1021                       # Number of dispatched store instructions
system.cpu05.iew.iewDispNonSpecInsts               40                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewIQFullEvents                    0                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.cpu05.iew.predictedTakenIncorrect           49                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.predictedNotTakenIncorrect           74                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.branchMispredicts                123                       # Number of branch mispredicts detected at execute
system.cpu05.iew.iewExecutedInsts               25825                       # Number of executed instructions
system.cpu05.iew.iewExecLoadInsts                4234                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts              90                       # Number of squashed instructions skipped in execute
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.exec_nop                           3                       # number of nop insts executed
system.cpu05.iew.exec_refs                       4834                       # number of memory reference insts executed
system.cpu05.iew.exec_branches                   5341                       # Number of branches executed
system.cpu05.iew.exec_stores                      600                       # Number of stores executed
system.cpu05.iew.exec_rate                   1.447833                       # Inst execution rate
system.cpu05.iew.wb_sent                        25706                       # cumulative count of insts sent to commit
system.cpu05.iew.wb_count                       25668                       # cumulative count of insts written-back
system.cpu05.iew.wb_producers                   19100                       # num instructions producing a value
system.cpu05.iew.wb_consumers                   37255                       # num instructions consuming a value
system.cpu05.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu05.iew.wb_rate                     1.439031                       # insts written-back per cycle
system.cpu05.iew.wb_fanout                   0.512683                       # average fanout of values written-back
system.cpu05.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu05.commit.commitSquashedInsts          4330                       # The number of squashed insts skipped by commit
system.cpu05.commit.commitNonSpecStalls            66                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.branchMispredicts             112                       # The number of times a branch was mispredicted
system.cpu05.commit.committed_per_cycle::samples        15858                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     1.584248                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     1.824382                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0         4891     30.84%     30.84% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1         5715     36.04%     66.88% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2         1590     10.03%     76.91% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3         1623     10.23%     87.14% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4           20      0.13%     87.27% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5         1558      9.82%     97.09% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6           54      0.34%     97.43% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7           91      0.57%     98.01% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8          316      1.99%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total        15858                       # Number of insts commited each cycle
system.cpu05.commit.committedInsts              24347                       # Number of instructions committed
system.cpu05.commit.committedOps                25123                       # Number of ops (including micro ops) committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.refs                         4573                       # Number of memory references committed
system.cpu05.commit.loads                        4022                       # Number of loads committed
system.cpu05.commit.membars                        33                       # Number of memory barriers committed
system.cpu05.commit.branches                     5258                       # Number of branches committed
system.cpu05.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu05.commit.int_insts                   19998                       # Number of committed integer instructions.
system.cpu05.commit.function_calls                 83                       # Number of function calls committed.
system.cpu05.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu          19779     78.73%     78.73% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult           771      3.07%     81.80% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              0      0.00%     81.80% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd            0      0.00%     81.80% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            0      0.00%     81.80% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     81.80% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult            0      0.00%     81.80% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv            0      0.00%     81.80% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     81.80% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     81.80% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     81.80% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu             0      0.00%     81.80% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     81.80% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     81.80% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            0      0.00%     81.80% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     81.80% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     81.80% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     81.80% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     81.80% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     81.80% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd            0      0.00%     81.80% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     81.80% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     81.80% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt            0      0.00%     81.80% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     81.80% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     81.80% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     81.80% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.80% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.80% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead          4022     16.01%     97.81% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite          551      2.19%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total           25123                       # Class of committed instruction
system.cpu05.commit.bw_lim_events                 316                       # number cycles where commit BW limit reached
system.cpu05.rob.rob_reads                      44696                       # The number of ROB reads
system.cpu05.rob.rob_writes                     59582                       # The number of ROB writes
system.cpu05.timesIdled                            21                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.idleCycles                          1369                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.quiesceCycles                      84623                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.committedInsts                     24347                       # Number of Instructions Simulated
system.cpu05.committedOps                       25123                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             0.732616                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       0.732616                       # CPI: Total CPI of All Threads
system.cpu05.ipc                             1.364972                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       1.364972                       # IPC: Total IPC of All Threads
system.cpu05.int_regfile_reads                  35607                       # number of integer regfile reads
system.cpu05.int_regfile_writes                 12916                       # number of integer regfile writes
system.cpu05.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu05.cc_regfile_reads                   89841                       # number of cc regfile reads
system.cpu05.cc_regfile_writes                  30520                       # number of cc regfile writes
system.cpu05.misc_regfile_reads                  5570                       # number of misc regfile reads
system.cpu05.misc_regfile_writes                   43                       # number of misc regfile writes
system.cpu05.dcache.tags.replacements               0                       # number of replacements
system.cpu05.dcache.tags.tagsinuse           7.631652                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs              4556                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs              64                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           71.187500                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data     7.631652                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.014906                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.014906                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.125000                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses            9560                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses           9560                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::cpu05.data         4045                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total          4045                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::cpu05.data          510                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total          510                       # number of WriteReq hits
system.cpu05.dcache.SoftPFReq_hits::cpu05.data            2                       # number of SoftPFReq hits
system.cpu05.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu05.dcache.demand_hits::cpu05.data         4555                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total           4555                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::cpu05.data         4557                       # number of overall hits
system.cpu05.dcache.overall_hits::total          4557                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::cpu05.data          136                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total          136                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::cpu05.data           28                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total           28                       # number of WriteReq misses
system.cpu05.dcache.SoftPFReq_misses::cpu05.data            1                       # number of SoftPFReq misses
system.cpu05.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data           11                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total           11                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::cpu05.data            4                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::cpu05.data          164                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total          164                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::cpu05.data          165                       # number of overall misses
system.cpu05.dcache.overall_misses::total          165                       # number of overall misses
system.cpu05.dcache.ReadReq_miss_latency::cpu05.data      4367994                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_latency::total      4367994                       # number of ReadReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::cpu05.data      2211748                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::total      2211748                       # number of WriteReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::cpu05.data        46500                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::total        46500                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::cpu05.data        12000                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondFailReq_miss_latency::cpu05.data         5000                       # number of StoreCondFailReq miss cycles
system.cpu05.dcache.StoreCondFailReq_miss_latency::total         5000                       # number of StoreCondFailReq miss cycles
system.cpu05.dcache.demand_miss_latency::cpu05.data      6579742                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_latency::total      6579742                       # number of demand (read+write) miss cycles
system.cpu05.dcache.overall_miss_latency::cpu05.data      6579742                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_latency::total      6579742                       # number of overall miss cycles
system.cpu05.dcache.ReadReq_accesses::cpu05.data         4181                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total         4181                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::cpu05.data          538                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total          538                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.SoftPFReq_accesses::cpu05.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu05.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::cpu05.data         4719                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total         4719                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::cpu05.data         4722                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total         4722                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data     0.032528                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.032528                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data     0.052045                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.052045                       # miss rate for WriteReq accesses
system.cpu05.dcache.SoftPFReq_miss_rate::cpu05.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu05.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data            1                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data            1                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::cpu05.data     0.034753                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.034753                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.034943                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.034943                       # miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_miss_latency::cpu05.data 32117.602941                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total 32117.602941                       # average ReadReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::cpu05.data        78991                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total        78991                       # average WriteReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::cpu05.data  4227.272727                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total  4227.272727                       # average LoadLockedReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::cpu05.data         3000                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total         3000                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::cpu05.data          inf                       # average StoreCondFailReq miss latency
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu05.dcache.demand_avg_miss_latency::cpu05.data 40120.378049                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total 40120.378049                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::cpu05.data 39877.224242                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total 39877.224242                       # average overall miss latency
system.cpu05.dcache.blocked_cycles::no_mshrs           18                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets          171                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               5                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs     3.600000                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          171                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.ReadReq_mshr_hits::cpu05.data           72                       # number of ReadReq MSHR hits
system.cpu05.dcache.ReadReq_mshr_hits::total           72                       # number of ReadReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::cpu05.data           18                       # number of WriteReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::total           18                       # number of WriteReq MSHR hits
system.cpu05.dcache.demand_mshr_hits::cpu05.data           90                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_hits::total           90                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.overall_mshr_hits::cpu05.data           90                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_hits::total           90                       # number of overall MSHR hits
system.cpu05.dcache.ReadReq_mshr_misses::cpu05.data           64                       # number of ReadReq MSHR misses
system.cpu05.dcache.ReadReq_mshr_misses::total           64                       # number of ReadReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::cpu05.data           10                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu05.dcache.SoftPFReq_mshr_misses::cpu05.data            1                       # number of SoftPFReq MSHR misses
system.cpu05.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::cpu05.data           11                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::total           11                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::cpu05.data            4                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.demand_mshr_misses::cpu05.data           74                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.demand_mshr_misses::total           74                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.overall_mshr_misses::cpu05.data           75                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_misses::total           75                       # number of overall MSHR misses
system.cpu05.dcache.ReadReq_mshr_miss_latency::cpu05.data      1135506                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_latency::total      1135506                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::cpu05.data       579501                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::total       579501                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.SoftPFReq_mshr_miss_latency::cpu05.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu05.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::cpu05.data        30000                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::total        30000                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::cpu05.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::cpu05.data         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::total         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::cpu05.data      1715007                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::total      1715007                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::cpu05.data      1717507                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::total      1717507                       # number of overall MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::cpu05.data     0.015307                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total     0.015307                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::cpu05.data     0.018587                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total     0.018587                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.SoftPFReq_mshr_miss_rate::cpu05.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu05.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::cpu05.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::cpu05.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_mshr_miss_rate::cpu05.data     0.015681                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total     0.015681                       # mshr miss rate for demand accesses
system.cpu05.dcache.overall_mshr_miss_rate::cpu05.data     0.015883                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total     0.015883                       # mshr miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::cpu05.data 17742.281250                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::total 17742.281250                       # average ReadReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::cpu05.data 57950.100000                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::total 57950.100000                       # average WriteReq mshr miss latency
system.cpu05.dcache.SoftPFReq_avg_mshr_miss_latency::cpu05.data         2500                       # average SoftPFReq mshr miss latency
system.cpu05.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu05.data  2727.272727                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::total  2727.272727                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::cpu05.data         1875                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::total         1875                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu05.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::cpu05.data 23175.770270                       # average overall mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::total 23175.770270                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::cpu05.data 22900.093333                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::total 22900.093333                       # average overall mshr miss latency
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements               0                       # number of replacements
system.cpu05.icache.tags.tagsinuse           7.751498                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs              1506                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs           27.888889                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst     7.751498                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.015140                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total     0.015140                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses            3200                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses           3200                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::cpu05.inst         1506                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total          1506                       # number of ReadReq hits
system.cpu05.icache.demand_hits::cpu05.inst         1506                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total           1506                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::cpu05.inst         1506                       # number of overall hits
system.cpu05.icache.overall_hits::total          1506                       # number of overall hits
system.cpu05.icache.ReadReq_misses::cpu05.inst           67                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total           67                       # number of ReadReq misses
system.cpu05.icache.demand_misses::cpu05.inst           67                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total           67                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::cpu05.inst           67                       # number of overall misses
system.cpu05.icache.overall_misses::total           67                       # number of overall misses
system.cpu05.icache.ReadReq_miss_latency::cpu05.inst      1873427                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_latency::total      1873427                       # number of ReadReq miss cycles
system.cpu05.icache.demand_miss_latency::cpu05.inst      1873427                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_latency::total      1873427                       # number of demand (read+write) miss cycles
system.cpu05.icache.overall_miss_latency::cpu05.inst      1873427                       # number of overall miss cycles
system.cpu05.icache.overall_miss_latency::total      1873427                       # number of overall miss cycles
system.cpu05.icache.ReadReq_accesses::cpu05.inst         1573                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total         1573                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::cpu05.inst         1573                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total         1573                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::cpu05.inst         1573                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total         1573                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst     0.042594                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.042594                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::cpu05.inst     0.042594                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.042594                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.042594                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.042594                       # miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_miss_latency::cpu05.inst 27961.597015                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total 27961.597015                       # average ReadReq miss latency
system.cpu05.icache.demand_avg_miss_latency::cpu05.inst 27961.597015                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total 27961.597015                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::cpu05.inst 27961.597015                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total 27961.597015                       # average overall miss latency
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.ReadReq_mshr_hits::cpu05.inst           13                       # number of ReadReq MSHR hits
system.cpu05.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu05.icache.demand_mshr_hits::cpu05.inst           13                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu05.icache.overall_mshr_hits::cpu05.inst           13                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu05.icache.ReadReq_mshr_misses::cpu05.inst           54                       # number of ReadReq MSHR misses
system.cpu05.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu05.icache.demand_mshr_misses::cpu05.inst           54                       # number of demand (read+write) MSHR misses
system.cpu05.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu05.icache.overall_mshr_misses::cpu05.inst           54                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu05.icache.ReadReq_mshr_miss_latency::cpu05.inst      1517299                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_latency::total      1517299                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::cpu05.inst      1517299                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::total      1517299                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::cpu05.inst      1517299                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::total      1517299                       # number of overall MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::cpu05.inst     0.034329                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total     0.034329                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.demand_mshr_miss_rate::cpu05.inst     0.034329                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total     0.034329                       # mshr miss rate for demand accesses
system.cpu05.icache.overall_mshr_miss_rate::cpu05.inst     0.034329                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total     0.034329                       # mshr miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::cpu05.inst 28098.129630                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::total 28098.129630                       # average ReadReq mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::cpu05.inst 28098.129630                       # average overall mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::total 28098.129630                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::cpu05.inst 28098.129630                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::total 28098.129630                       # average overall mshr miss latency
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.branchPred.lookups                  6382                       # Number of BP lookups
system.cpu06.branchPred.condPredicted            5869                       # Number of conditional branches predicted
system.cpu06.branchPred.condIncorrect             144                       # Number of conditional branches incorrect
system.cpu06.branchPred.BTBLookups               4824                       # Number of BTB lookups
system.cpu06.branchPred.BTBHits                  3306                       # Number of BTB hits
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct           68.532338                       # BTB Hit Percentage
system.cpu06.branchPred.usedRAS                   180                       # Number of times the RAS was used to get a target.
system.cpu06.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu06.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.inst_hits                          0                       # ITB inst hits
system.cpu06.dtb.inst_misses                        0                       # ITB inst misses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.dtb.hits                               0                       # DTB hits
system.cpu06.dtb.misses                             0                       # DTB misses
system.cpu06.dtb.accesses                           0                       # DTB accesses
system.cpu06.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.itb.walker.walks                       0                       # Table walker walks requested
system.cpu06.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.inst_hits                          0                       # ITB inst hits
system.cpu06.itb.inst_misses                        0                       # ITB inst misses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.itb.hits                               0                       # DTB hits
system.cpu06.itb.misses                             0                       # DTB misses
system.cpu06.itb.accesses                           0                       # DTB accesses
system.cpu06.numCycles                          17293                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.fetch.icacheStallCycles             2486                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.Insts                        31014                       # Number of instructions fetch has processed
system.cpu06.fetch.Branches                      6382                       # Number of branches that fetch encountered
system.cpu06.fetch.predictedBranches             3486                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.Cycles                       13260                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.SquashCycles                   347                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu06.fetch.CacheLines                    1615                       # Number of cache lines fetched
system.cpu06.fetch.IcacheSquashes                  54                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.rateDist::samples            15927                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            2.069567                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           3.335907                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0                  11051     69.39%     69.39% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                    291      1.83%     71.21% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                    104      0.65%     71.87% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                    244      1.53%     73.40% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::4                    162      1.02%     74.41% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::5                    264      1.66%     76.07% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::6                    161      1.01%     77.08% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::7                    403      2.53%     79.61% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::8                   3247     20.39%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total              15927                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.branchRate                0.369051                       # Number of branch fetches per cycle
system.cpu06.fetch.rate                      1.793442                       # Number of inst fetches per cycle
system.cpu06.decode.IdleCycles                   2258                       # Number of cycles decode is idle
system.cpu06.decode.BlockedCycles                9538                       # Number of cycles decode is blocked
system.cpu06.decode.RunCycles                    1251                       # Number of cycles decode is running
system.cpu06.decode.UnblockCycles                2735                       # Number of cycles decode is unblocking
system.cpu06.decode.SquashCycles                  145                       # Number of cycles decode is squashing
system.cpu06.decode.BranchResolved                241                       # Number of times decode resolved a branch
system.cpu06.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu06.decode.DecodedInsts                29858                       # Number of instructions handled by decode
system.cpu06.decode.SquashedInsts                 108                       # Number of squashed instructions handled by decode
system.cpu06.rename.SquashCycles                  145                       # Number of cycles rename is squashing
system.cpu06.rename.IdleCycles                   3248                       # Number of cycles rename is idle
system.cpu06.rename.BlockCycles                   634                       # Number of cycles rename is blocking
system.cpu06.rename.serializeStallCycles         1839                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.RunCycles                    2971                       # Number of cycles rename is running
system.cpu06.rename.UnblockCycles                7090                       # Number of cycles rename is unblocking
system.cpu06.rename.RenamedInsts                29207                       # Number of instructions processed by rename
system.cpu06.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu06.rename.IQFullEvents                 6990                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.LQFullEvents                    6                       # Number of times rename has blocked due to LQ full
system.cpu06.rename.RenamedOperands             47356                       # Number of destination operands rename has renamed
system.cpu06.rename.RenameLookups              141832                       # Number of register rename lookups that rename has made
system.cpu06.rename.int_rename_lookups          40574                       # Number of integer rename lookups
system.cpu06.rename.CommittedMaps               40809                       # Number of HB maps that are committed
system.cpu06.rename.UndoneMaps                   6543                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.serializingInsts               61                       # count of serializing insts renamed
system.cpu06.rename.tempSerializingInsts           63                       # count of temporary serializing insts renamed
system.cpu06.rename.skidInsts                   13475                       # count of insts added to the skid buffer
system.cpu06.memDep0.insertedLoads               4735                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores              1008                       # Number of stores inserted to the mem dependence unit.
system.cpu06.memDep0.conflictingLoads             250                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores            115                       # Number of conflicting stores.
system.cpu06.iq.iqInstsAdded                    28472                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqNonSpecInstsAdded                87                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqInstsIssued                   24964                       # Number of instructions issued
system.cpu06.iq.iqSquashedInstsIssued             540                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedInstsExamined          4492                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedOperandsExamined        18430                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.iqSquashedNonSpecRemoved           21                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.issued_per_cycle::samples        15927                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       1.567401                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      0.807218                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0              3234     20.31%     20.31% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1               422      2.65%     22.95% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2             12271     77.05%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total         15927                       # Number of insts issued each cycle
system.cpu06.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu06.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu               19410     77.75%     77.75% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult                772      3.09%     80.84% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   0      0.00%     80.84% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd                 0      0.00%     80.84% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 0      0.00%     80.84% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     80.84% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult                0      0.00%     80.84% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv                 0      0.00%     80.84% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     80.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     80.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     80.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu                  0      0.00%     80.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     80.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     80.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 0      0.00%     80.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     80.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     80.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     80.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     80.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     80.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd             0      0.00%     80.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     80.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     80.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt             0      0.00%     80.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     80.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     80.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     80.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.84% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.84% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead               4182     16.75%     97.60% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite               600      2.40%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total                24964                       # Type of FU issued
system.cpu06.iq.rate                         1.443590                       # Inst issue rate
system.cpu06.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.int_inst_queue_reads            66393                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_writes           33058                       # Number of integer instruction queue writes
system.cpu06.iq.int_inst_queue_wakeup_accesses        24700                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu06.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.int_alu_accesses                24964                       # Number of integer alu accesses
system.cpu06.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu06.iew.lsq.thread0.forwLoads              8                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.squashedLoads          862                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.squashedStores          477                       # Number of stores squashed
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.cacheBlocked           36                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewSquashCycles                  145                       # Number of cycles IEW is squashing
system.cpu06.iew.iewBlockCycles                   482                       # Number of cycles IEW is blocking
system.cpu06.iew.iewUnblockCycles                  21                       # Number of cycles IEW is unblocking
system.cpu06.iew.iewDispatchedInsts             28562                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewDispSquashedInsts              64                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispLoadInsts                4735                       # Number of dispatched load instructions
system.cpu06.iew.iewDispStoreInsts               1008                       # Number of dispatched store instructions
system.cpu06.iew.iewDispNonSpecInsts               44                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewLSQFullEvents                  20                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu06.iew.predictedTakenIncorrect           46                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.predictedNotTakenIncorrect           80                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.branchMispredicts                126                       # Number of branch mispredicts detected at execute
system.cpu06.iew.iewExecutedInsts               24860                       # Number of executed instructions
system.cpu06.iew.iewExecLoadInsts                4115                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts             102                       # Number of squashed instructions skipped in execute
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.exec_nop                           3                       # number of nop insts executed
system.cpu06.iew.exec_refs                       4702                       # number of memory reference insts executed
system.cpu06.iew.exec_branches                   5098                       # Number of branches executed
system.cpu06.iew.exec_stores                      587                       # Number of stores executed
system.cpu06.iew.exec_rate                   1.437576                       # Inst execution rate
system.cpu06.iew.wb_sent                        24737                       # cumulative count of insts sent to commit
system.cpu06.iew.wb_count                       24700                       # cumulative count of insts written-back
system.cpu06.iew.wb_producers                   18405                       # num instructions producing a value
system.cpu06.iew.wb_consumers                   35843                       # num instructions consuming a value
system.cpu06.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu06.iew.wb_rate                     1.428324                       # insts written-back per cycle
system.cpu06.iew.wb_fanout                   0.513489                       # average fanout of values written-back
system.cpu06.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu06.commit.commitSquashedInsts          4432                       # The number of squashed insts skipped by commit
system.cpu06.commit.commitNonSpecStalls            66                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.branchMispredicts             116                       # The number of times a branch was mispredicted
system.cpu06.commit.committed_per_cycle::samples        15300                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     1.573007                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     1.825004                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0         4784     31.27%     31.27% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1         5496     35.92%     67.19% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2         1526      9.97%     77.16% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3         1534     10.03%     87.19% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4           41      0.27%     87.46% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5         1470      9.61%     97.07% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6           50      0.33%     97.39% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7           89      0.58%     97.97% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8          310      2.03%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total        15300                       # Number of insts commited each cycle
system.cpu06.commit.committedInsts              23329                       # Number of instructions committed
system.cpu06.commit.committedOps                24067                       # Number of ops (including micro ops) committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.refs                         4404                       # Number of memory references committed
system.cpu06.commit.loads                        3873                       # Number of loads committed
system.cpu06.commit.membars                        31                       # Number of memory barriers committed
system.cpu06.commit.branches                     5007                       # Number of branches committed
system.cpu06.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu06.commit.int_insts                   19187                       # Number of committed integer instructions.
system.cpu06.commit.function_calls                 79                       # Number of function calls committed.
system.cpu06.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu          18892     78.50%     78.50% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult           771      3.20%     81.70% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              0      0.00%     81.70% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd            0      0.00%     81.70% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            0      0.00%     81.70% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     81.70% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult            0      0.00%     81.70% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv            0      0.00%     81.70% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     81.70% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     81.70% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     81.70% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu             0      0.00%     81.70% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     81.70% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     81.70% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            0      0.00%     81.70% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     81.70% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     81.70% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     81.70% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     81.70% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     81.70% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd            0      0.00%     81.70% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     81.70% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     81.70% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt            0      0.00%     81.70% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     81.70% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     81.70% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     81.70% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.70% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.70% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead          3873     16.09%     97.79% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite          531      2.21%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total           24067                       # Class of committed instruction
system.cpu06.commit.bw_lim_events                 310                       # number cycles where commit BW limit reached
system.cpu06.rob.rob_reads                      43203                       # The number of ROB reads
system.cpu06.rob.rob_writes                     57693                       # The number of ROB writes
system.cpu06.timesIdled                            21                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.idleCycles                          1366                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.quiesceCycles                      85167                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.committedInsts                     23329                       # Number of Instructions Simulated
system.cpu06.committedOps                       24067                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             0.741266                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       0.741266                       # CPI: Total CPI of All Threads
system.cpu06.ipc                             1.349043                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       1.349043                       # IPC: Total IPC of All Threads
system.cpu06.int_regfile_reads                  34329                       # number of integer regfile reads
system.cpu06.int_regfile_writes                 12535                       # number of integer regfile writes
system.cpu06.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu06.cc_regfile_reads                   86574                       # number of cc regfile reads
system.cpu06.cc_regfile_writes                  29124                       # number of cc regfile writes
system.cpu06.misc_regfile_reads                  5423                       # number of misc regfile reads
system.cpu06.misc_regfile_writes                   56                       # number of misc regfile writes
system.cpu06.dcache.tags.replacements               0                       # number of replacements
system.cpu06.dcache.tags.tagsinuse           7.498547                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs              4403                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs              64                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           68.796875                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data     7.498547                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.014646                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.014646                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.125000                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses            9253                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses           9253                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::cpu06.data         3915                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total          3915                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::cpu06.data          488                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total          488                       # number of WriteReq hits
system.cpu06.dcache.SoftPFReq_hits::cpu06.data            2                       # number of SoftPFReq hits
system.cpu06.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu06.dcache.LoadLockedReq_hits::cpu06.data            3                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu06.dcache.demand_hits::cpu06.data         4403                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total           4403                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::cpu06.data         4405                       # number of overall hits
system.cpu06.dcache.overall_hits::total          4405                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::cpu06.data          131                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total          131                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::cpu06.data           27                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total           27                       # number of WriteReq misses
system.cpu06.dcache.SoftPFReq_misses::cpu06.data            1                       # number of SoftPFReq misses
system.cpu06.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data           12                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total           12                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::cpu06.data            4                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::cpu06.data          158                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total          158                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::cpu06.data          159                       # number of overall misses
system.cpu06.dcache.overall_misses::total          159                       # number of overall misses
system.cpu06.dcache.ReadReq_miss_latency::cpu06.data      3536492                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_latency::total      3536492                       # number of ReadReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::cpu06.data      2771000                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::total      2771000                       # number of WriteReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::cpu06.data        76499                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::total        76499                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::cpu06.data        12000                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::cpu06.data         5500                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::total         5500                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.demand_miss_latency::cpu06.data      6307492                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_latency::total      6307492                       # number of demand (read+write) miss cycles
system.cpu06.dcache.overall_miss_latency::cpu06.data      6307492                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_latency::total      6307492                       # number of overall miss cycles
system.cpu06.dcache.ReadReq_accesses::cpu06.data         4046                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total         4046                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::cpu06.data          515                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total          515                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.SoftPFReq_accesses::cpu06.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu06.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data           15                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total           15                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::cpu06.data         4561                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total         4561                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::cpu06.data         4564                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total         4564                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data     0.032378                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.032378                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data     0.052427                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.052427                       # miss rate for WriteReq accesses
system.cpu06.dcache.SoftPFReq_miss_rate::cpu06.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu06.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data            1                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::cpu06.data     0.034642                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.034642                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.034838                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.034838                       # miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_miss_latency::cpu06.data 26996.122137                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total 26996.122137                       # average ReadReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::cpu06.data 102629.629630                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total 102629.629630                       # average WriteReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::cpu06.data  6374.916667                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total  6374.916667                       # average LoadLockedReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::cpu06.data         3000                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total         3000                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::cpu06.data          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.demand_avg_miss_latency::cpu06.data 39920.835443                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total 39920.835443                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::cpu06.data 39669.761006                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total 39669.761006                       # average overall miss latency
system.cpu06.dcache.blocked_cycles::no_mshrs           25                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets           81                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               7                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs     3.571429                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets           81                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.ReadReq_mshr_hits::cpu06.data           67                       # number of ReadReq MSHR hits
system.cpu06.dcache.ReadReq_mshr_hits::total           67                       # number of ReadReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::cpu06.data           17                       # number of WriteReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::total           17                       # number of WriteReq MSHR hits
system.cpu06.dcache.demand_mshr_hits::cpu06.data           84                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_hits::total           84                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.overall_mshr_hits::cpu06.data           84                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_hits::total           84                       # number of overall MSHR hits
system.cpu06.dcache.ReadReq_mshr_misses::cpu06.data           64                       # number of ReadReq MSHR misses
system.cpu06.dcache.ReadReq_mshr_misses::total           64                       # number of ReadReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::cpu06.data           10                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu06.dcache.SoftPFReq_mshr_misses::cpu06.data            1                       # number of SoftPFReq MSHR misses
system.cpu06.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::cpu06.data           12                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::total           12                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::cpu06.data            4                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.demand_mshr_misses::cpu06.data           74                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.demand_mshr_misses::total           74                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.overall_mshr_misses::cpu06.data           75                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_misses::total           75                       # number of overall MSHR misses
system.cpu06.dcache.ReadReq_mshr_miss_latency::cpu06.data       782507                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_latency::total       782507                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::cpu06.data       805000                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::total       805000                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.SoftPFReq_mshr_miss_latency::cpu06.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu06.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::cpu06.data        57501                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::total        57501                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::cpu06.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::cpu06.data         4000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::total         4000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::cpu06.data      1587507                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::total      1587507                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::cpu06.data      1590007                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::total      1590007                       # number of overall MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::cpu06.data     0.015818                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total     0.015818                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::cpu06.data     0.019417                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total     0.019417                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.SoftPFReq_mshr_miss_rate::cpu06.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu06.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::cpu06.data     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::cpu06.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_mshr_miss_rate::cpu06.data     0.016225                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total     0.016225                       # mshr miss rate for demand accesses
system.cpu06.dcache.overall_mshr_miss_rate::cpu06.data     0.016433                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total     0.016433                       # mshr miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::cpu06.data 12226.671875                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::total 12226.671875                       # average ReadReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::cpu06.data        80500                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::total        80500                       # average WriteReq mshr miss latency
system.cpu06.dcache.SoftPFReq_avg_mshr_miss_latency::cpu06.data         2500                       # average SoftPFReq mshr miss latency
system.cpu06.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu06.data  4791.750000                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4791.750000                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::cpu06.data         1875                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::total         1875                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu06.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::cpu06.data 21452.797297                       # average overall mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::total 21452.797297                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::cpu06.data 21200.093333                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::total 21200.093333                       # average overall mshr miss latency
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements               0                       # number of replacements
system.cpu06.icache.tags.tagsinuse           7.576986                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs              1551                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs           28.722222                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst     7.576986                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.014799                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.014799                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses            3284                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses           3284                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::cpu06.inst         1551                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total          1551                       # number of ReadReq hits
system.cpu06.icache.demand_hits::cpu06.inst         1551                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total           1551                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::cpu06.inst         1551                       # number of overall hits
system.cpu06.icache.overall_hits::total          1551                       # number of overall hits
system.cpu06.icache.ReadReq_misses::cpu06.inst           64                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total           64                       # number of ReadReq misses
system.cpu06.icache.demand_misses::cpu06.inst           64                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total           64                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::cpu06.inst           64                       # number of overall misses
system.cpu06.icache.overall_misses::total           64                       # number of overall misses
system.cpu06.icache.ReadReq_miss_latency::cpu06.inst      1718949                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_latency::total      1718949                       # number of ReadReq miss cycles
system.cpu06.icache.demand_miss_latency::cpu06.inst      1718949                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_latency::total      1718949                       # number of demand (read+write) miss cycles
system.cpu06.icache.overall_miss_latency::cpu06.inst      1718949                       # number of overall miss cycles
system.cpu06.icache.overall_miss_latency::total      1718949                       # number of overall miss cycles
system.cpu06.icache.ReadReq_accesses::cpu06.inst         1615                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total         1615                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::cpu06.inst         1615                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total         1615                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::cpu06.inst         1615                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total         1615                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst     0.039628                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.039628                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::cpu06.inst     0.039628                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.039628                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.039628                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.039628                       # miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_miss_latency::cpu06.inst 26858.578125                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total 26858.578125                       # average ReadReq miss latency
system.cpu06.icache.demand_avg_miss_latency::cpu06.inst 26858.578125                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total 26858.578125                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::cpu06.inst 26858.578125                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total 26858.578125                       # average overall miss latency
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.ReadReq_mshr_hits::cpu06.inst           10                       # number of ReadReq MSHR hits
system.cpu06.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu06.icache.demand_mshr_hits::cpu06.inst           10                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu06.icache.overall_mshr_hits::cpu06.inst           10                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu06.icache.ReadReq_mshr_misses::cpu06.inst           54                       # number of ReadReq MSHR misses
system.cpu06.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu06.icache.demand_mshr_misses::cpu06.inst           54                       # number of demand (read+write) MSHR misses
system.cpu06.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu06.icache.overall_mshr_misses::cpu06.inst           54                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu06.icache.ReadReq_mshr_miss_latency::cpu06.inst      1558051                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_latency::total      1558051                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::cpu06.inst      1558051                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::total      1558051                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::cpu06.inst      1558051                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::total      1558051                       # number of overall MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::cpu06.inst     0.033437                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total     0.033437                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.demand_mshr_miss_rate::cpu06.inst     0.033437                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total     0.033437                       # mshr miss rate for demand accesses
system.cpu06.icache.overall_mshr_miss_rate::cpu06.inst     0.033437                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total     0.033437                       # mshr miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::cpu06.inst 28852.796296                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::total 28852.796296                       # average ReadReq mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::cpu06.inst 28852.796296                       # average overall mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::total 28852.796296                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::cpu06.inst 28852.796296                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::total 28852.796296                       # average overall mshr miss latency
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.branchPred.lookups                  6148                       # Number of BP lookups
system.cpu07.branchPred.condPredicted            5669                       # Number of conditional branches predicted
system.cpu07.branchPred.condIncorrect             136                       # Number of conditional branches incorrect
system.cpu07.branchPred.BTBLookups               4311                       # Number of BTB lookups
system.cpu07.branchPred.BTBHits                  3176                       # Number of BTB hits
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct           73.672002                       # BTB Hit Percentage
system.cpu07.branchPred.usedRAS                   158                       # Number of times the RAS was used to get a target.
system.cpu07.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu07.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.inst_hits                          0                       # ITB inst hits
system.cpu07.dtb.inst_misses                        0                       # ITB inst misses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.dtb.hits                               0                       # DTB hits
system.cpu07.dtb.misses                             0                       # DTB misses
system.cpu07.dtb.accesses                           0                       # DTB accesses
system.cpu07.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.itb.walker.walks                       0                       # Table walker walks requested
system.cpu07.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.inst_hits                          0                       # ITB inst hits
system.cpu07.itb.inst_misses                        0                       # ITB inst misses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.itb.hits                               0                       # DTB hits
system.cpu07.itb.misses                             0                       # DTB misses
system.cpu07.itb.accesses                           0                       # DTB accesses
system.cpu07.numCycles                          16717                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.fetch.icacheStallCycles             2379                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.Insts                        29730                       # Number of instructions fetch has processed
system.cpu07.fetch.Branches                      6148                       # Number of branches that fetch encountered
system.cpu07.fetch.predictedBranches             3334                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.Cycles                       12792                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.SquashCycles                   327                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu07.fetch.CacheLines                    1500                       # Number of cache lines fetched
system.cpu07.fetch.IcacheSquashes                  51                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.rateDist::samples            15342                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            2.055599                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           3.336656                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0                  10712     69.82%     69.82% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                    260      1.69%     71.52% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                     98      0.64%     72.15% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                    223      1.45%     73.61% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::4                    162      1.06%     74.66% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::5                    210      1.37%     76.03% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::6                    162      1.06%     77.09% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::7                    378      2.46%     79.55% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::8                   3137     20.45%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total              15342                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.branchRate                0.367769                       # Number of branch fetches per cycle
system.cpu07.fetch.rate                      1.778429                       # Number of inst fetches per cycle
system.cpu07.decode.IdleCycles                   2190                       # Number of cycles decode is idle
system.cpu07.decode.BlockedCycles                9181                       # Number of cycles decode is blocked
system.cpu07.decode.RunCycles                    1159                       # Number of cycles decode is running
system.cpu07.decode.UnblockCycles                2677                       # Number of cycles decode is unblocking
system.cpu07.decode.SquashCycles                  135                       # Number of cycles decode is squashing
system.cpu07.decode.BranchResolved                225                       # Number of times decode resolved a branch
system.cpu07.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu07.decode.DecodedInsts                28743                       # Number of instructions handled by decode
system.cpu07.decode.SquashedInsts                 106                       # Number of squashed instructions handled by decode
system.cpu07.rename.SquashCycles                  135                       # Number of cycles rename is squashing
system.cpu07.rename.IdleCycles                   3149                       # Number of cycles rename is idle
system.cpu07.rename.BlockCycles                   717                       # Number of cycles rename is blocking
system.cpu07.rename.serializeStallCycles         1575                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.RunCycles                    2844                       # Number of cycles rename is running
system.cpu07.rename.UnblockCycles                6922                       # Number of cycles rename is unblocking
system.cpu07.rename.RenamedInsts                28113                       # Number of instructions processed by rename
system.cpu07.rename.ROBFullEvents                   8                       # Number of times rename has blocked due to ROB full
system.cpu07.rename.IQFullEvents                 6823                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.RenamedOperands             45812                       # Number of destination operands rename has renamed
system.cpu07.rename.RenameLookups              136532                       # Number of register rename lookups that rename has made
system.cpu07.rename.int_rename_lookups          39122                       # Number of integer rename lookups
system.cpu07.rename.CommittedMaps               39910                       # Number of HB maps that are committed
system.cpu07.rename.UndoneMaps                   5901                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.serializingInsts               52                       # count of serializing insts renamed
system.cpu07.rename.tempSerializingInsts           51                       # count of temporary serializing insts renamed
system.cpu07.rename.skidInsts                   13073                       # count of insts added to the skid buffer
system.cpu07.memDep0.insertedLoads               4557                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores               943                       # Number of stores inserted to the mem dependence unit.
system.cpu07.memDep0.conflictingLoads             254                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores            131                       # Number of conflicting stores.
system.cpu07.iq.iqInstsAdded                    27517                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqNonSpecInstsAdded                72                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqInstsIssued                   24304                       # Number of instructions issued
system.cpu07.iq.iqSquashedInstsIssued             492                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedInstsExamined          4047                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedOperandsExamined        16930                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.issued_per_cycle::samples        15342                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       1.584148                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      0.796023                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0              2997     19.53%     19.53% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1               386      2.52%     22.05% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2             11959     77.95%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total         15342                       # Number of insts issued each cycle
system.cpu07.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu07.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu               18905     77.79%     77.79% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult                772      3.18%     80.96% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   0      0.00%     80.96% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd                 0      0.00%     80.96% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 0      0.00%     80.96% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     80.96% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult                0      0.00%     80.96% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv                 0      0.00%     80.96% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     80.96% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     80.96% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     80.96% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu                  0      0.00%     80.96% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     80.96% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     80.96% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 0      0.00%     80.96% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     80.96% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     80.96% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     80.96% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     80.96% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     80.96% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd             0      0.00%     80.96% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     80.96% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     80.96% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt             0      0.00%     80.96% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     80.96% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     80.96% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     80.96% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.96% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.96% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead               4059     16.70%     97.66% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite               568      2.34%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total                24304                       # Type of FU issued
system.cpu07.iq.rate                         1.453849                       # Inst issue rate
system.cpu07.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.int_inst_queue_reads            64440                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_writes           31642                       # Number of integer instruction queue writes
system.cpu07.iq.int_inst_queue_wakeup_accesses        24052                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu07.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.int_alu_accesses                24304                       # Number of integer alu accesses
system.cpu07.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu07.iew.lsq.thread0.forwLoads              6                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.squashedLoads          763                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.squashedStores          433                       # Number of stores squashed
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.cacheBlocked           43                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewSquashCycles                  135                       # Number of cycles IEW is squashing
system.cpu07.iew.iewBlockCycles                   430                       # Number of cycles IEW is blocking
system.cpu07.iew.iewUnblockCycles                   0                       # Number of cycles IEW is unblocking
system.cpu07.iew.iewDispatchedInsts             27592                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewDispSquashedInsts              16                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispLoadInsts                4557                       # Number of dispatched load instructions
system.cpu07.iew.iewDispStoreInsts                943                       # Number of dispatched store instructions
system.cpu07.iew.iewDispNonSpecInsts               37                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewIQFullEvents                    0                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.memOrderViolationEvents            6                       # Number of memory order violations
system.cpu07.iew.predictedTakenIncorrect           44                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.predictedNotTakenIncorrect           73                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.branchMispredicts                117                       # Number of branch mispredicts detected at execute
system.cpu07.iew.iewExecutedInsts               24213                       # Number of executed instructions
system.cpu07.iew.iewExecLoadInsts                4001                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts              89                       # Number of squashed instructions skipped in execute
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.exec_nop                           3                       # number of nop insts executed
system.cpu07.iew.exec_refs                       4558                       # number of memory reference insts executed
system.cpu07.iew.exec_branches                   4962                       # Number of branches executed
system.cpu07.iew.exec_stores                      557                       # Number of stores executed
system.cpu07.iew.exec_rate                   1.448406                       # Inst execution rate
system.cpu07.iew.wb_sent                        24083                       # cumulative count of insts sent to commit
system.cpu07.iew.wb_count                       24052                       # cumulative count of insts written-back
system.cpu07.iew.wb_producers                   17958                       # num instructions producing a value
system.cpu07.iew.wb_consumers                   34968                       # num instructions consuming a value
system.cpu07.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu07.iew.wb_rate                     1.438775                       # insts written-back per cycle
system.cpu07.iew.wb_fanout                   0.513555                       # average fanout of values written-back
system.cpu07.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu07.commit.commitSquashedInsts          3985                       # The number of squashed insts skipped by commit
system.cpu07.commit.commitNonSpecStalls            61                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.branchMispredicts             108                       # The number of times a branch was mispredicted
system.cpu07.commit.committed_per_cycle::samples        14777                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     1.593152                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     1.824605                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0         4469     30.24%     30.24% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1         5390     36.48%     66.72% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2         1490     10.08%     76.80% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3         1520     10.29%     87.09% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4           76      0.51%     87.60% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5         1389      9.40%     97.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6           45      0.30%     97.31% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7           91      0.62%     97.92% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8          307      2.08%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total        14777                       # Number of insts commited each cycle
system.cpu07.commit.committedInsts              22833                       # Number of instructions committed
system.cpu07.commit.committedOps                23542                       # Number of ops (including micro ops) committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.refs                         4304                       # Number of memory references committed
system.cpu07.commit.loads                        3794                       # Number of loads committed
system.cpu07.commit.membars                        30                       # Number of memory barriers committed
system.cpu07.commit.branches                     4887                       # Number of branches committed
system.cpu07.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu07.commit.int_insts                   18777                       # Number of committed integer instructions.
system.cpu07.commit.function_calls                 76                       # Number of function calls committed.
system.cpu07.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu          18467     78.44%     78.44% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult           771      3.27%     81.72% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              0      0.00%     81.72% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd            0      0.00%     81.72% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            0      0.00%     81.72% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     81.72% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult            0      0.00%     81.72% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv            0      0.00%     81.72% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     81.72% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     81.72% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     81.72% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu             0      0.00%     81.72% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     81.72% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     81.72% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            0      0.00%     81.72% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     81.72% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     81.72% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     81.72% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     81.72% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     81.72% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd            0      0.00%     81.72% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     81.72% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     81.72% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt            0      0.00%     81.72% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     81.72% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     81.72% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     81.72% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.72% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.72% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead          3794     16.12%     97.83% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite          510      2.17%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total           23542                       # Class of committed instruction
system.cpu07.commit.bw_lim_events                 307                       # number cycles where commit BW limit reached
system.cpu07.rob.rob_reads                      41724                       # The number of ROB reads
system.cpu07.rob.rob_writes                     55686                       # The number of ROB writes
system.cpu07.timesIdled                            20                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.idleCycles                          1375                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.quiesceCycles                      85743                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.committedInsts                     22833                       # Number of Instructions Simulated
system.cpu07.committedOps                       23542                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             0.732142                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       0.732142                       # CPI: Total CPI of All Threads
system.cpu07.ipc                             1.365855                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       1.365855                       # IPC: Total IPC of All Threads
system.cpu07.int_regfile_reads                  33488                       # number of integer regfile reads
system.cpu07.int_regfile_writes                 12213                       # number of integer regfile writes
system.cpu07.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu07.cc_regfile_reads                   84273                       # number of cc regfile reads
system.cpu07.cc_regfile_writes                  28398                       # number of cc regfile writes
system.cpu07.misc_regfile_reads                  5261                       # number of misc regfile reads
system.cpu07.misc_regfile_writes                   46                       # number of misc regfile writes
system.cpu07.dcache.tags.replacements               0                       # number of replacements
system.cpu07.dcache.tags.tagsinuse           7.438577                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs              4273                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs              64                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs           66.765625                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data     7.438577                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.014528                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.014528                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.125000                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses            8984                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses           8984                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::cpu07.data         3800                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total          3800                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::cpu07.data          469                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total          469                       # number of WriteReq hits
system.cpu07.dcache.SoftPFReq_hits::cpu07.data            2                       # number of SoftPFReq hits
system.cpu07.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu07.dcache.LoadLockedReq_hits::cpu07.data            2                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu07.dcache.demand_hits::cpu07.data         4269                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total           4269                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::cpu07.data         4271                       # number of overall hits
system.cpu07.dcache.overall_hits::total          4271                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::cpu07.data          133                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total          133                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::cpu07.data           28                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total           28                       # number of WriteReq misses
system.cpu07.dcache.SoftPFReq_misses::cpu07.data            1                       # number of SoftPFReq misses
system.cpu07.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data            9                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::cpu07.data            5                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::cpu07.data          161                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total          161                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::cpu07.data          162                       # number of overall misses
system.cpu07.dcache.overall_misses::total          162                       # number of overall misses
system.cpu07.dcache.ReadReq_miss_latency::cpu07.data      3924983                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_latency::total      3924983                       # number of ReadReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::cpu07.data      1737750                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::total      1737750                       # number of WriteReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::cpu07.data        39499                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::total        39499                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::cpu07.data        12000                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::cpu07.data        10000                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::total        10000                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.demand_miss_latency::cpu07.data      5662733                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_latency::total      5662733                       # number of demand (read+write) miss cycles
system.cpu07.dcache.overall_miss_latency::cpu07.data      5662733                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_latency::total      5662733                       # number of overall miss cycles
system.cpu07.dcache.ReadReq_accesses::cpu07.data         3933                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total         3933                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::cpu07.data          497                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total          497                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.SoftPFReq_accesses::cpu07.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu07.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::cpu07.data         4430                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total         4430                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::cpu07.data         4433                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total         4433                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data     0.033816                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.033816                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data     0.056338                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.056338                       # miss rate for WriteReq accesses
system.cpu07.dcache.SoftPFReq_miss_rate::cpu07.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu07.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data     0.818182                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.818182                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data            1                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::cpu07.data     0.036343                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.036343                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.036544                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.036544                       # miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_miss_latency::cpu07.data 29511.150376                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total 29511.150376                       # average ReadReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::cpu07.data 62062.500000                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total 62062.500000                       # average WriteReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::cpu07.data  4388.777778                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total  4388.777778                       # average LoadLockedReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::cpu07.data         2400                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total         2400                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::cpu07.data          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.demand_avg_miss_latency::cpu07.data 35172.254658                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total 35172.254658                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::cpu07.data 34955.141975                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total 34955.141975                       # average overall miss latency
system.cpu07.dcache.blocked_cycles::no_mshrs          199                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets           81                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               4                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs    49.750000                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets           81                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.ReadReq_mshr_hits::cpu07.data           68                       # number of ReadReq MSHR hits
system.cpu07.dcache.ReadReq_mshr_hits::total           68                       # number of ReadReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::cpu07.data           18                       # number of WriteReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::total           18                       # number of WriteReq MSHR hits
system.cpu07.dcache.demand_mshr_hits::cpu07.data           86                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_hits::total           86                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.overall_mshr_hits::cpu07.data           86                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_hits::total           86                       # number of overall MSHR hits
system.cpu07.dcache.ReadReq_mshr_misses::cpu07.data           65                       # number of ReadReq MSHR misses
system.cpu07.dcache.ReadReq_mshr_misses::total           65                       # number of ReadReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::cpu07.data           10                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu07.dcache.SoftPFReq_mshr_misses::cpu07.data            1                       # number of SoftPFReq MSHR misses
system.cpu07.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::cpu07.data            9                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::total            9                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::cpu07.data            5                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.demand_mshr_misses::cpu07.data           75                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.demand_mshr_misses::total           75                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.overall_mshr_misses::cpu07.data           76                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_misses::total           76                       # number of overall MSHR misses
system.cpu07.dcache.ReadReq_mshr_miss_latency::cpu07.data      1433017                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_latency::total      1433017                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::cpu07.data       457750                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::total       457750                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.SoftPFReq_mshr_miss_latency::cpu07.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu07.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::cpu07.data        25001                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::total        25001                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::cpu07.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::cpu07.data         7000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::total         7000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::cpu07.data      1890767                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::total      1890767                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::cpu07.data      1893267                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::total      1893267                       # number of overall MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::cpu07.data     0.016527                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total     0.016527                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::cpu07.data     0.020121                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total     0.020121                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.SoftPFReq_mshr_miss_rate::cpu07.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu07.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::cpu07.data     0.818182                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total     0.818182                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::cpu07.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_mshr_miss_rate::cpu07.data     0.016930                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total     0.016930                       # mshr miss rate for demand accesses
system.cpu07.dcache.overall_mshr_miss_rate::cpu07.data     0.017144                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total     0.017144                       # mshr miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::cpu07.data 22046.415385                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::total 22046.415385                       # average ReadReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::cpu07.data        45775                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::total        45775                       # average WriteReq mshr miss latency
system.cpu07.dcache.SoftPFReq_avg_mshr_miss_latency::cpu07.data         2500                       # average SoftPFReq mshr miss latency
system.cpu07.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu07.data  2777.888889                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::total  2777.888889                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::cpu07.data         1500                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::total         1500                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu07.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::cpu07.data 25210.226667                       # average overall mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::total 25210.226667                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::cpu07.data 24911.407895                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::total 24911.407895                       # average overall mshr miss latency
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements               0                       # number of replacements
system.cpu07.icache.tags.tagsinuse           7.339718                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs              1435                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs           26.574074                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst     7.339718                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.014335                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.014335                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses            3054                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses           3054                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::cpu07.inst         1435                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total          1435                       # number of ReadReq hits
system.cpu07.icache.demand_hits::cpu07.inst         1435                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total           1435                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::cpu07.inst         1435                       # number of overall hits
system.cpu07.icache.overall_hits::total          1435                       # number of overall hits
system.cpu07.icache.ReadReq_misses::cpu07.inst           65                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total           65                       # number of ReadReq misses
system.cpu07.icache.demand_misses::cpu07.inst           65                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total           65                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::cpu07.inst           65                       # number of overall misses
system.cpu07.icache.overall_misses::total           65                       # number of overall misses
system.cpu07.icache.ReadReq_miss_latency::cpu07.inst      1778186                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_latency::total      1778186                       # number of ReadReq miss cycles
system.cpu07.icache.demand_miss_latency::cpu07.inst      1778186                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_latency::total      1778186                       # number of demand (read+write) miss cycles
system.cpu07.icache.overall_miss_latency::cpu07.inst      1778186                       # number of overall miss cycles
system.cpu07.icache.overall_miss_latency::total      1778186                       # number of overall miss cycles
system.cpu07.icache.ReadReq_accesses::cpu07.inst         1500                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total         1500                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::cpu07.inst         1500                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total         1500                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::cpu07.inst         1500                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total         1500                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst     0.043333                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.043333                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::cpu07.inst     0.043333                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.043333                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.043333                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.043333                       # miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_miss_latency::cpu07.inst 27356.707692                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total 27356.707692                       # average ReadReq miss latency
system.cpu07.icache.demand_avg_miss_latency::cpu07.inst 27356.707692                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total 27356.707692                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::cpu07.inst 27356.707692                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total 27356.707692                       # average overall miss latency
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.ReadReq_mshr_hits::cpu07.inst           11                       # number of ReadReq MSHR hits
system.cpu07.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu07.icache.demand_mshr_hits::cpu07.inst           11                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu07.icache.overall_mshr_hits::cpu07.inst           11                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu07.icache.ReadReq_mshr_misses::cpu07.inst           54                       # number of ReadReq MSHR misses
system.cpu07.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu07.icache.demand_mshr_misses::cpu07.inst           54                       # number of demand (read+write) MSHR misses
system.cpu07.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu07.icache.overall_mshr_misses::cpu07.inst           54                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu07.icache.ReadReq_mshr_miss_latency::cpu07.inst      1479803                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_latency::total      1479803                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::cpu07.inst      1479803                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::total      1479803                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::cpu07.inst      1479803                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::total      1479803                       # number of overall MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::cpu07.inst     0.036000                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total     0.036000                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.demand_mshr_miss_rate::cpu07.inst     0.036000                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total     0.036000                       # mshr miss rate for demand accesses
system.cpu07.icache.overall_mshr_miss_rate::cpu07.inst     0.036000                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total     0.036000                       # mshr miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::cpu07.inst 27403.759259                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::total 27403.759259                       # average ReadReq mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::cpu07.inst 27403.759259                       # average overall mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::total 27403.759259                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::cpu07.inst 27403.759259                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::total 27403.759259                       # average overall mshr miss latency
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.branchPred.lookups                  5798                       # Number of BP lookups
system.cpu08.branchPred.condPredicted            5314                       # Number of conditional branches predicted
system.cpu08.branchPred.condIncorrect             137                       # Number of conditional branches incorrect
system.cpu08.branchPred.BTBLookups               4001                       # Number of BTB lookups
system.cpu08.branchPred.BTBHits                  2993                       # Number of BTB hits
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct           74.806298                       # BTB Hit Percentage
system.cpu08.branchPred.usedRAS                   160                       # Number of times the RAS was used to get a target.
system.cpu08.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu08.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.inst_hits                          0                       # ITB inst hits
system.cpu08.dtb.inst_misses                        0                       # ITB inst misses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.dtb.hits                               0                       # DTB hits
system.cpu08.dtb.misses                             0                       # DTB misses
system.cpu08.dtb.accesses                           0                       # DTB accesses
system.cpu08.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.itb.walker.walks                       0                       # Table walker walks requested
system.cpu08.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.inst_hits                          0                       # ITB inst hits
system.cpu08.itb.inst_misses                        0                       # ITB inst misses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.itb.hits                               0                       # DTB hits
system.cpu08.itb.misses                             0                       # DTB misses
system.cpu08.itb.accesses                           0                       # DTB accesses
system.cpu08.numCycles                          16125                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.fetch.icacheStallCycles             2357                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.Insts                        28198                       # Number of instructions fetch has processed
system.cpu08.fetch.Branches                      5798                       # Number of branches that fetch encountered
system.cpu08.fetch.predictedBranches             3153                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.Cycles                       12112                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.SquashCycles                   321                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu08.fetch.CacheLines                    1474                       # Number of cache lines fetched
system.cpu08.fetch.IcacheSquashes                  50                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.rateDist::samples            14637                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            2.050625                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           3.333838                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0                  10241     69.97%     69.97% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                    225      1.54%     71.50% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                     97      0.66%     72.17% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                    212      1.45%     73.61% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::4                    168      1.15%     74.76% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::5                    201      1.37%     76.14% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::6                    175      1.20%     77.33% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::7                    311      2.12%     79.46% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::8                   3007     20.54%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total              14637                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.branchRate                0.359566                       # Number of branch fetches per cycle
system.cpu08.fetch.rate                      1.748713                       # Number of inst fetches per cycle
system.cpu08.decode.IdleCycles                   2130                       # Number of cycles decode is idle
system.cpu08.decode.BlockedCycles                8707                       # Number of cycles decode is blocked
system.cpu08.decode.RunCycles                    1149                       # Number of cycles decode is running
system.cpu08.decode.UnblockCycles                2520                       # Number of cycles decode is unblocking
system.cpu08.decode.SquashCycles                  131                       # Number of cycles decode is squashing
system.cpu08.decode.BranchResolved                228                       # Number of times decode resolved a branch
system.cpu08.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu08.decode.DecodedInsts                27328                       # Number of instructions handled by decode
system.cpu08.decode.SquashedInsts                 106                       # Number of squashed instructions handled by decode
system.cpu08.rename.SquashCycles                  131                       # Number of cycles rename is squashing
system.cpu08.rename.IdleCycles                   3023                       # Number of cycles rename is idle
system.cpu08.rename.BlockCycles                   672                       # Number of cycles rename is blocking
system.cpu08.rename.serializeStallCycles         1606                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.RunCycles                    2738                       # Number of cycles rename is running
system.cpu08.rename.UnblockCycles                6467                       # Number of cycles rename is unblocking
system.cpu08.rename.RenamedInsts                26733                       # Number of instructions processed by rename
system.cpu08.rename.ROBFullEvents                  11                       # Number of times rename has blocked due to ROB full
system.cpu08.rename.IQFullEvents                 6362                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.RenamedOperands             43214                       # Number of destination operands rename has renamed
system.cpu08.rename.RenameLookups              129780                       # Number of register rename lookups that rename has made
system.cpu08.rename.int_rename_lookups          37147                       # Number of integer rename lookups
system.cpu08.rename.CommittedMaps               37383                       # Number of HB maps that are committed
system.cpu08.rename.UndoneMaps                   5828                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.serializingInsts               56                       # count of serializing insts renamed
system.cpu08.rename.tempSerializingInsts           55                       # count of temporary serializing insts renamed
system.cpu08.rename.skidInsts                   12367                       # count of insts added to the skid buffer
system.cpu08.memDep0.insertedLoads               4386                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores               952                       # Number of stores inserted to the mem dependence unit.
system.cpu08.memDep0.conflictingLoads             234                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores            125                       # Number of conflicting stores.
system.cpu08.iq.iqInstsAdded                    26137                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqNonSpecInstsAdded                76                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqInstsIssued                   22941                       # Number of instructions issued
system.cpu08.iq.iqSquashedInstsIssued             511                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedInstsExamined          4035                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedOperandsExamined        16888                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.issued_per_cycle::samples        14637                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       1.567329                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      0.807136                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0              2971     20.30%     20.30% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1               391      2.67%     22.97% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2             11275     77.03%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total         14637                       # Number of insts issued each cycle
system.cpu08.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu08.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu               17721     77.25%     77.25% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult                772      3.37%     80.61% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   0      0.00%     80.61% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd                 0      0.00%     80.61% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 0      0.00%     80.61% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     80.61% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult                0      0.00%     80.61% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv                 0      0.00%     80.61% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     80.61% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     80.61% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     80.61% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu                  0      0.00%     80.61% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     80.61% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     80.61% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 0      0.00%     80.61% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     80.61% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     80.61% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     80.61% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     80.61% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     80.61% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd             0      0.00%     80.61% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     80.61% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     80.61% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt             0      0.00%     80.61% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     80.61% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     80.61% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     80.61% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.61% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.61% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead               3894     16.97%     97.59% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite               554      2.41%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total                22941                       # Type of FU issued
system.cpu08.iq.rate                         1.422698                       # Inst issue rate
system.cpu08.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.int_inst_queue_reads            61028                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_writes           30251                       # Number of integer instruction queue writes
system.cpu08.iq.int_inst_queue_wakeup_accesses        22681                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu08.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.int_alu_accesses                22941                       # Number of integer alu accesses
system.cpu08.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu08.iew.lsq.thread0.forwLoads              3                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.squashedLoads          765                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.squashedStores          453                       # Number of stores squashed
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.cacheBlocked           54                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewSquashCycles                  131                       # Number of cycles IEW is squashing
system.cpu08.iew.iewBlockCycles                   433                       # Number of cycles IEW is blocking
system.cpu08.iew.iewUnblockCycles                   2                       # Number of cycles IEW is unblocking
system.cpu08.iew.iewDispatchedInsts             26216                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewDispSquashedInsts               8                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispLoadInsts                4386                       # Number of dispatched load instructions
system.cpu08.iew.iewDispStoreInsts                952                       # Number of dispatched store instructions
system.cpu08.iew.iewDispNonSpecInsts               39                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewIQFullEvents                    2                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.memOrderViolationEvents            3                       # Number of memory order violations
system.cpu08.iew.predictedTakenIncorrect           45                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.predictedNotTakenIncorrect           74                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.branchMispredicts                119                       # Number of branch mispredicts detected at execute
system.cpu08.iew.iewExecutedInsts               22856                       # Number of executed instructions
system.cpu08.iew.iewExecLoadInsts                3839                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts              83                       # Number of squashed instructions skipped in execute
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.exec_nop                           3                       # number of nop insts executed
system.cpu08.iew.exec_refs                       4381                       # number of memory reference insts executed
system.cpu08.iew.exec_branches                   4633                       # Number of branches executed
system.cpu08.iew.exec_stores                      542                       # Number of stores executed
system.cpu08.iew.exec_rate                   1.417426                       # Inst execution rate
system.cpu08.iew.wb_sent                        22714                       # cumulative count of insts sent to commit
system.cpu08.iew.wb_count                       22681                       # cumulative count of insts written-back
system.cpu08.iew.wb_producers                   16935                       # num instructions producing a value
system.cpu08.iew.wb_consumers                   32886                       # num instructions consuming a value
system.cpu08.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu08.iew.wb_rate                     1.406574                       # insts written-back per cycle
system.cpu08.iew.wb_fanout                   0.514961                       # average fanout of values written-back
system.cpu08.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu08.commit.commitSquashedInsts          3971                       # The number of squashed insts skipped by commit
system.cpu08.commit.commitNonSpecStalls            62                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.branchMispredicts             108                       # The number of times a branch was mispredicted
system.cpu08.commit.committed_per_cycle::samples        14073                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     1.575926                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     1.831774                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0         4396     31.24%     31.24% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1         5036     35.78%     67.02% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2         1432     10.18%     77.20% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3         1423     10.11%     87.31% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4           44      0.31%     87.62% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5         1309      9.30%     96.92% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6           48      0.34%     97.26% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7           80      0.57%     97.83% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8          305      2.17%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total        14073                       # Number of insts commited each cycle
system.cpu08.commit.committedInsts              21489                       # Number of instructions committed
system.cpu08.commit.committedOps                22178                       # Number of ops (including micro ops) committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.refs                         4120                       # Number of memory references committed
system.cpu08.commit.loads                        3621                       # Number of loads committed
system.cpu08.commit.membars                        30                       # Number of memory barriers committed
system.cpu08.commit.branches                     4552                       # Number of branches committed
system.cpu08.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu08.commit.int_insts                   17744                       # Number of committed integer instructions.
system.cpu08.commit.function_calls                 74                       # Number of function calls committed.
system.cpu08.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu          17287     77.95%     77.95% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult           771      3.48%     81.42% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              0      0.00%     81.42% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd            0      0.00%     81.42% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            0      0.00%     81.42% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     81.42% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult            0      0.00%     81.42% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv            0      0.00%     81.42% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     81.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     81.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     81.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu             0      0.00%     81.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     81.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     81.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            0      0.00%     81.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     81.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     81.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     81.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     81.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     81.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd            0      0.00%     81.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     81.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     81.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt            0      0.00%     81.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     81.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     81.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     81.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.42% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead          3621     16.33%     97.75% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite          499      2.25%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total           22178                       # Class of committed instruction
system.cpu08.commit.bw_lim_events                 305                       # number cycles where commit BW limit reached
system.cpu08.rob.rob_reads                      39657                       # The number of ROB reads
system.cpu08.rob.rob_writes                     52931                       # The number of ROB writes
system.cpu08.timesIdled                            20                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.idleCycles                          1488                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.quiesceCycles                      86335                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.committedInsts                     21489                       # Number of Instructions Simulated
system.cpu08.committedOps                       22178                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             0.750384                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       0.750384                       # CPI: Total CPI of All Threads
system.cpu08.ipc                             1.332651                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       1.332651                       # IPC: Total IPC of All Threads
system.cpu08.int_regfile_reads                  31620                       # number of integer regfile reads
system.cpu08.int_regfile_writes                 11681                       # number of integer regfile writes
system.cpu08.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu08.cc_regfile_reads                   79686                       # number of cc regfile reads
system.cpu08.cc_regfile_writes                  26401                       # number of cc regfile writes
system.cpu08.misc_regfile_reads                  5074                       # number of misc regfile reads
system.cpu08.misc_regfile_writes                   52                       # number of misc regfile writes
system.cpu08.dcache.tags.replacements               0                       # number of replacements
system.cpu08.dcache.tags.tagsinuse           7.182384                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs              4089                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs              63                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           64.904762                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data     7.182384                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.014028                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.014028                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024           63                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.123047                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses            8621                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses           8621                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::cpu08.data         3629                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total          3629                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::cpu08.data          456                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total          456                       # number of WriteReq hits
system.cpu08.dcache.SoftPFReq_hits::cpu08.data            2                       # number of SoftPFReq hits
system.cpu08.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu08.dcache.LoadLockedReq_hits::cpu08.data            4                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total            4                       # number of LoadLockedReq hits
system.cpu08.dcache.demand_hits::cpu08.data         4085                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total           4085                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::cpu08.data         4087                       # number of overall hits
system.cpu08.dcache.overall_hits::total          4087                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::cpu08.data          132                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total          132                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::cpu08.data           28                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total           28                       # number of WriteReq misses
system.cpu08.dcache.SoftPFReq_misses::cpu08.data            1                       # number of SoftPFReq misses
system.cpu08.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data            9                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::cpu08.data            6                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::cpu08.data          160                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total          160                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::cpu08.data          161                       # number of overall misses
system.cpu08.dcache.overall_misses::total          161                       # number of overall misses
system.cpu08.dcache.ReadReq_miss_latency::cpu08.data      3571996                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_latency::total      3571996                       # number of ReadReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::cpu08.data      1597500                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::total      1597500                       # number of WriteReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::cpu08.data        39997                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::total        39997                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::cpu08.data        12500                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::total        12500                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::cpu08.data        18501                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::total        18501                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.demand_miss_latency::cpu08.data      5169496                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_latency::total      5169496                       # number of demand (read+write) miss cycles
system.cpu08.dcache.overall_miss_latency::cpu08.data      5169496                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_latency::total      5169496                       # number of overall miss cycles
system.cpu08.dcache.ReadReq_accesses::cpu08.data         3761                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total         3761                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::cpu08.data          484                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total          484                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.SoftPFReq_accesses::cpu08.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu08.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::cpu08.data         4245                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total         4245                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::cpu08.data         4248                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total         4248                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data     0.035097                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.035097                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data     0.057851                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.057851                       # miss rate for WriteReq accesses
system.cpu08.dcache.SoftPFReq_miss_rate::cpu08.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu08.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data     0.692308                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.692308                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data            1                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::cpu08.data     0.037691                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.037691                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.037900                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.037900                       # miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_miss_latency::cpu08.data 27060.575758                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total 27060.575758                       # average ReadReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::cpu08.data 57053.571429                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total 57053.571429                       # average WriteReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::cpu08.data  4444.111111                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total  4444.111111                       # average LoadLockedReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::cpu08.data  2083.333333                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total  2083.333333                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::cpu08.data          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.demand_avg_miss_latency::cpu08.data 32309.350000                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total 32309.350000                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::cpu08.data 32108.670807                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total 32108.670807                       # average overall miss latency
system.cpu08.dcache.blocked_cycles::no_mshrs          165                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets           81                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               7                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs    23.571429                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets           81                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.ReadReq_mshr_hits::cpu08.data           67                       # number of ReadReq MSHR hits
system.cpu08.dcache.ReadReq_mshr_hits::total           67                       # number of ReadReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::cpu08.data           18                       # number of WriteReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::total           18                       # number of WriteReq MSHR hits
system.cpu08.dcache.demand_mshr_hits::cpu08.data           85                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_hits::total           85                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.overall_mshr_hits::cpu08.data           85                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_hits::total           85                       # number of overall MSHR hits
system.cpu08.dcache.ReadReq_mshr_misses::cpu08.data           65                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_misses::total           65                       # number of ReadReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::cpu08.data           10                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu08.dcache.SoftPFReq_mshr_misses::cpu08.data            1                       # number of SoftPFReq MSHR misses
system.cpu08.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::cpu08.data            9                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::total            9                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::cpu08.data            6                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.demand_mshr_misses::cpu08.data           75                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.demand_mshr_misses::total           75                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.overall_mshr_misses::cpu08.data           76                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_misses::total           76                       # number of overall MSHR misses
system.cpu08.dcache.ReadReq_mshr_miss_latency::cpu08.data      1229504                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_latency::total      1229504                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::cpu08.data       410000                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::total       410000                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.SoftPFReq_mshr_miss_latency::cpu08.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu08.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::cpu08.data        24503                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::total        24503                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::cpu08.data         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::total         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::cpu08.data        13999                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::total        13999                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::cpu08.data      1639504                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::total      1639504                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::cpu08.data      1642004                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::total      1642004                       # number of overall MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::cpu08.data     0.017283                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total     0.017283                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::cpu08.data     0.020661                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total     0.020661                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.SoftPFReq_mshr_miss_rate::cpu08.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu08.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::cpu08.data     0.692308                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total     0.692308                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::cpu08.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_mshr_miss_rate::cpu08.data     0.017668                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total     0.017668                       # mshr miss rate for demand accesses
system.cpu08.dcache.overall_mshr_miss_rate::cpu08.data     0.017891                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total     0.017891                       # mshr miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::cpu08.data 18915.446154                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::total 18915.446154                       # average ReadReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::cpu08.data        41000                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::total        41000                       # average WriteReq mshr miss latency
system.cpu08.dcache.SoftPFReq_avg_mshr_miss_latency::cpu08.data         2500                       # average SoftPFReq mshr miss latency
system.cpu08.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu08.data  2722.555556                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::total  2722.555556                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::cpu08.data  1333.333333                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::total  1333.333333                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu08.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::cpu08.data 21860.053333                       # average overall mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::total 21860.053333                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::cpu08.data 21605.315789                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::total 21605.315789                       # average overall mshr miss latency
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements               0                       # number of replacements
system.cpu08.icache.tags.tagsinuse           7.118998                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs              1408                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs           26.074074                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst     7.118998                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.013904                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.013904                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses            3002                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses           3002                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::cpu08.inst         1408                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total          1408                       # number of ReadReq hits
system.cpu08.icache.demand_hits::cpu08.inst         1408                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total           1408                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::cpu08.inst         1408                       # number of overall hits
system.cpu08.icache.overall_hits::total          1408                       # number of overall hits
system.cpu08.icache.ReadReq_misses::cpu08.inst           66                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total           66                       # number of ReadReq misses
system.cpu08.icache.demand_misses::cpu08.inst           66                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total           66                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::cpu08.inst           66                       # number of overall misses
system.cpu08.icache.overall_misses::total           66                       # number of overall misses
system.cpu08.icache.ReadReq_miss_latency::cpu08.inst      1990220                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_latency::total      1990220                       # number of ReadReq miss cycles
system.cpu08.icache.demand_miss_latency::cpu08.inst      1990220                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_latency::total      1990220                       # number of demand (read+write) miss cycles
system.cpu08.icache.overall_miss_latency::cpu08.inst      1990220                       # number of overall miss cycles
system.cpu08.icache.overall_miss_latency::total      1990220                       # number of overall miss cycles
system.cpu08.icache.ReadReq_accesses::cpu08.inst         1474                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total         1474                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::cpu08.inst         1474                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total         1474                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::cpu08.inst         1474                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total         1474                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst     0.044776                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.044776                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::cpu08.inst     0.044776                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.044776                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.044776                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.044776                       # miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_miss_latency::cpu08.inst 30154.848485                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total 30154.848485                       # average ReadReq miss latency
system.cpu08.icache.demand_avg_miss_latency::cpu08.inst 30154.848485                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total 30154.848485                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::cpu08.inst 30154.848485                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total 30154.848485                       # average overall miss latency
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.ReadReq_mshr_hits::cpu08.inst           12                       # number of ReadReq MSHR hits
system.cpu08.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu08.icache.demand_mshr_hits::cpu08.inst           12                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu08.icache.overall_mshr_hits::cpu08.inst           12                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu08.icache.ReadReq_mshr_misses::cpu08.inst           54                       # number of ReadReq MSHR misses
system.cpu08.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu08.icache.demand_mshr_misses::cpu08.inst           54                       # number of demand (read+write) MSHR misses
system.cpu08.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu08.icache.overall_mshr_misses::cpu08.inst           54                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu08.icache.ReadReq_mshr_miss_latency::cpu08.inst      1624778                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_latency::total      1624778                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::cpu08.inst      1624778                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::total      1624778                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::cpu08.inst      1624778                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::total      1624778                       # number of overall MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::cpu08.inst     0.036635                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total     0.036635                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.demand_mshr_miss_rate::cpu08.inst     0.036635                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total     0.036635                       # mshr miss rate for demand accesses
system.cpu08.icache.overall_mshr_miss_rate::cpu08.inst     0.036635                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total     0.036635                       # mshr miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::cpu08.inst 30088.481481                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::total 30088.481481                       # average ReadReq mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::cpu08.inst 30088.481481                       # average overall mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::total 30088.481481                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::cpu08.inst 30088.481481                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::total 30088.481481                       # average overall mshr miss latency
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.branchPred.lookups                  5609                       # Number of BP lookups
system.cpu09.branchPred.condPredicted            5133                       # Number of conditional branches predicted
system.cpu09.branchPred.condIncorrect             137                       # Number of conditional branches incorrect
system.cpu09.branchPred.BTBLookups               3775                       # Number of BTB lookups
system.cpu09.branchPred.BTBHits                  2895                       # Number of BTB hits
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct           76.688742                       # BTB Hit Percentage
system.cpu09.branchPred.usedRAS                   154                       # Number of times the RAS was used to get a target.
system.cpu09.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu09.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.inst_hits                          0                       # ITB inst hits
system.cpu09.dtb.inst_misses                        0                       # ITB inst misses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.dtb.hits                               0                       # DTB hits
system.cpu09.dtb.misses                             0                       # DTB misses
system.cpu09.dtb.accesses                           0                       # DTB accesses
system.cpu09.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.itb.walker.walks                       0                       # Table walker walks requested
system.cpu09.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.inst_hits                          0                       # ITB inst hits
system.cpu09.itb.inst_misses                        0                       # ITB inst misses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.itb.hits                               0                       # DTB hits
system.cpu09.itb.misses                             0                       # DTB misses
system.cpu09.itb.accesses                           0                       # DTB accesses
system.cpu09.numCycles                          15547                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.fetch.icacheStallCycles             2378                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.Insts                        27586                       # Number of instructions fetch has processed
system.cpu09.fetch.Branches                      5609                       # Number of branches that fetch encountered
system.cpu09.fetch.predictedBranches             3049                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.Cycles                       11594                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.SquashCycles                   325                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu09.fetch.CacheLines                    1480                       # Number of cache lines fetched
system.cpu09.fetch.IcacheSquashes                  53                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.rateDist::samples            14142                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            2.077500                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           3.350820                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0                   9876     69.83%     69.83% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                    173      1.22%     71.06% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                    100      0.71%     71.76% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                    210      1.48%     73.25% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::4                    169      1.20%     74.44% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::5                    195      1.38%     75.82% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::6                    172      1.22%     77.04% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::7                    282      1.99%     79.03% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::8                   2965     20.97%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total              14142                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.branchRate                0.360777                       # Number of branch fetches per cycle
system.cpu09.fetch.rate                      1.774362                       # Number of inst fetches per cycle
system.cpu09.decode.IdleCycles                   2133                       # Number of cycles decode is idle
system.cpu09.decode.BlockedCycles                8286                       # Number of cycles decode is blocked
system.cpu09.decode.RunCycles                    1158                       # Number of cycles decode is running
system.cpu09.decode.UnblockCycles                2432                       # Number of cycles decode is unblocking
system.cpu09.decode.SquashCycles                  133                       # Number of cycles decode is squashing
system.cpu09.decode.BranchResolved                223                       # Number of times decode resolved a branch
system.cpu09.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu09.decode.DecodedInsts                26740                       # Number of instructions handled by decode
system.cpu09.decode.SquashedInsts                 106                       # Number of squashed instructions handled by decode
system.cpu09.rename.SquashCycles                  133                       # Number of cycles rename is squashing
system.cpu09.rename.IdleCycles                   2996                       # Number of cycles rename is idle
system.cpu09.rename.BlockCycles                   718                       # Number of cycles rename is blocking
system.cpu09.rename.serializeStallCycles         1367                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.RunCycles                    2689                       # Number of cycles rename is running
system.cpu09.rename.UnblockCycles                6239                       # Number of cycles rename is unblocking
system.cpu09.rename.RenamedInsts                26146                       # Number of instructions processed by rename
system.cpu09.rename.ROBFullEvents                   7                       # Number of times rename has blocked due to ROB full
system.cpu09.rename.IQFullEvents                 6152                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.RenamedOperands             42101                       # Number of destination operands rename has renamed
system.cpu09.rename.RenameLookups              126929                       # Number of register rename lookups that rename has made
system.cpu09.rename.int_rename_lookups          36403                       # Number of integer rename lookups
system.cpu09.rename.CommittedMaps               36178                       # Number of HB maps that are committed
system.cpu09.rename.UndoneMaps                   5912                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.serializingInsts               47                       # count of serializing insts renamed
system.cpu09.rename.tempSerializingInsts           46                       # count of temporary serializing insts renamed
system.cpu09.rename.skidInsts                   11853                       # count of insts added to the skid buffer
system.cpu09.memDep0.insertedLoads               4322                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores               935                       # Number of stores inserted to the mem dependence unit.
system.cpu09.memDep0.conflictingLoads             250                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores            115                       # Number of conflicting stores.
system.cpu09.iq.iqInstsAdded                    25533                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqNonSpecInstsAdded                66                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqInstsIssued                   22270                       # Number of instructions issued
system.cpu09.iq.iqSquashedInstsIssued             524                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedInstsExamined          4112                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedOperandsExamined        17133                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.issued_per_cycle::samples        14142                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       1.574742                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      0.802130                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0              2821     19.95%     19.95% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1               372      2.63%     22.58% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2             10949     77.42%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total         14142                       # Number of insts issued each cycle
system.cpu09.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu09.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu               17166     77.08%     77.08% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult                772      3.47%     80.55% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   0      0.00%     80.55% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd                 0      0.00%     80.55% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 0      0.00%     80.55% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     80.55% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult                0      0.00%     80.55% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv                 0      0.00%     80.55% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     80.55% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     80.55% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     80.55% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu                  0      0.00%     80.55% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     80.55% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     80.55% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 0      0.00%     80.55% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     80.55% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     80.55% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     80.55% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     80.55% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     80.55% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd             0      0.00%     80.55% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     80.55% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     80.55% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt             0      0.00%     80.55% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     80.55% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     80.55% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     80.55% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.55% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.55% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead               3806     17.09%     97.64% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite               526      2.36%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total                22270                       # Type of FU issued
system.cpu09.iq.rate                         1.432431                       # Inst issue rate
system.cpu09.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.int_inst_queue_reads            59204                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_writes           29717                       # Number of integer instruction queue writes
system.cpu09.iq.int_inst_queue_wakeup_accesses        22019                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu09.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.int_alu_accesses                22270                       # Number of integer alu accesses
system.cpu09.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu09.iew.lsq.thread0.forwLoads              3                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.squashedLoads          802                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.squashedStores          461                       # Number of stores squashed
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.cacheBlocked           44                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewSquashCycles                  133                       # Number of cycles IEW is squashing
system.cpu09.iew.iewBlockCycles                   439                       # Number of cycles IEW is blocking
system.cpu09.iew.iewUnblockCycles                   0                       # Number of cycles IEW is unblocking
system.cpu09.iew.iewDispatchedInsts             25602                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewDispSquashedInsts               8                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispLoadInsts                4322                       # Number of dispatched load instructions
system.cpu09.iew.iewDispStoreInsts                935                       # Number of dispatched store instructions
system.cpu09.iew.iewDispNonSpecInsts               31                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewIQFullEvents                    0                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.memOrderViolationEvents            6                       # Number of memory order violations
system.cpu09.iew.predictedTakenIncorrect           45                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.predictedNotTakenIncorrect           73                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.branchMispredicts                118                       # Number of branch mispredicts detected at execute
system.cpu09.iew.iewExecutedInsts               22183                       # Number of executed instructions
system.cpu09.iew.iewExecLoadInsts                3747                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts              85                       # Number of squashed instructions skipped in execute
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.exec_nop                           3                       # number of nop insts executed
system.cpu09.iew.exec_refs                       4262                       # number of memory reference insts executed
system.cpu09.iew.exec_branches                   4467                       # Number of branches executed
system.cpu09.iew.exec_stores                      515                       # Number of stores executed
system.cpu09.iew.exec_rate                   1.426835                       # Inst execution rate
system.cpu09.iew.wb_sent                        22053                       # cumulative count of insts sent to commit
system.cpu09.iew.wb_count                       22019                       # cumulative count of insts written-back
system.cpu09.iew.wb_producers                   16484                       # num instructions producing a value
system.cpu09.iew.wb_consumers                   31952                       # num instructions consuming a value
system.cpu09.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu09.iew.wb_rate                     1.416286                       # insts written-back per cycle
system.cpu09.iew.wb_fanout                   0.515899                       # average fanout of values written-back
system.cpu09.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu09.commit.commitSquashedInsts          4050                       # The number of squashed insts skipped by commit
system.cpu09.commit.commitNonSpecStalls            53                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.branchMispredicts             108                       # The number of times a branch was mispredicted
system.cpu09.commit.committed_per_cycle::samples        13570                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     1.583419                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     1.835927                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0         4219     31.09%     31.09% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1         4852     35.76%     66.85% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2         1381     10.18%     77.02% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3         1383     10.19%     87.21% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4           46      0.34%     87.55% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5         1266      9.33%     96.88% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6           44      0.32%     97.21% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7           86      0.63%     97.84% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8          293      2.16%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total        13570                       # Number of insts commited each cycle
system.cpu09.commit.committedInsts              20827                       # Number of instructions committed
system.cpu09.commit.committedOps                21487                       # Number of ops (including micro ops) committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.refs                         3994                       # Number of memory references committed
system.cpu09.commit.loads                        3520                       # Number of loads committed
system.cpu09.commit.membars                        29                       # Number of memory barriers committed
system.cpu09.commit.branches                     4391                       # Number of branches committed
system.cpu09.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu09.commit.int_insts                   17209                       # Number of committed integer instructions.
system.cpu09.commit.function_calls                 71                       # Number of function calls committed.
system.cpu09.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu          16722     77.82%     77.82% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult           771      3.59%     81.41% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              0      0.00%     81.41% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd            0      0.00%     81.41% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            0      0.00%     81.41% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     81.41% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult            0      0.00%     81.41% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv            0      0.00%     81.41% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     81.41% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     81.41% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     81.41% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu             0      0.00%     81.41% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     81.41% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     81.41% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            0      0.00%     81.41% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     81.41% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     81.41% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     81.41% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     81.41% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     81.41% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd            0      0.00%     81.41% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     81.41% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     81.41% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt            0      0.00%     81.41% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     81.41% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     81.41% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     81.41% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.41% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.41% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead          3520     16.38%     97.79% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite          474      2.21%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total           21487                       # Class of committed instruction
system.cpu09.commit.bw_lim_events                 293                       # number cycles where commit BW limit reached
system.cpu09.rob.rob_reads                      38567                       # The number of ROB reads
system.cpu09.rob.rob_writes                     51711                       # The number of ROB writes
system.cpu09.timesIdled                            22                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.idleCycles                          1405                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.quiesceCycles                      86913                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.committedInsts                     20827                       # Number of Instructions Simulated
system.cpu09.committedOps                       21487                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             0.746483                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       0.746483                       # CPI: Total CPI of All Threads
system.cpu09.ipc                             1.339615                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       1.339615                       # IPC: Total IPC of All Threads
system.cpu09.int_regfile_reads                  30734                       # number of integer regfile reads
system.cpu09.int_regfile_writes                 11415                       # number of integer regfile writes
system.cpu09.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu09.cc_regfile_reads                   77400                       # number of cc regfile reads
system.cpu09.cc_regfile_writes                  25513                       # number of cc regfile writes
system.cpu09.misc_regfile_reads                  4932                       # number of misc regfile reads
system.cpu09.misc_regfile_writes                   23                       # number of misc regfile writes
system.cpu09.dcache.tags.replacements               0                       # number of replacements
system.cpu09.dcache.tags.tagsinuse           7.060171                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs              3984                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs              63                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           63.238095                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data     7.060171                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.013789                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.013789                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024           63                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.123047                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses            8404                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses           8404                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::cpu09.data         3545                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total          3545                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::cpu09.data          438                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total          438                       # number of WriteReq hits
system.cpu09.dcache.SoftPFReq_hits::cpu09.data            2                       # number of SoftPFReq hits
system.cpu09.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu09.dcache.demand_hits::cpu09.data         3983                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total           3983                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::cpu09.data         3985                       # number of overall hits
system.cpu09.dcache.overall_hits::total          3985                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::cpu09.data          139                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total          139                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::cpu09.data           28                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total           28                       # number of WriteReq misses
system.cpu09.dcache.SoftPFReq_misses::cpu09.data            1                       # number of SoftPFReq misses
system.cpu09.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data            6                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::cpu09.data            3                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::cpu09.data          167                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total          167                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::cpu09.data          168                       # number of overall misses
system.cpu09.dcache.overall_misses::total          168                       # number of overall misses
system.cpu09.dcache.ReadReq_miss_latency::cpu09.data      4129992                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_latency::total      4129992                       # number of ReadReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::cpu09.data      2474500                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::total      2474500                       # number of WriteReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::cpu09.data        24500                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::total        24500                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::cpu09.data        12000                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu09.dcache.demand_miss_latency::cpu09.data      6604492                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_latency::total      6604492                       # number of demand (read+write) miss cycles
system.cpu09.dcache.overall_miss_latency::cpu09.data      6604492                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_latency::total      6604492                       # number of overall miss cycles
system.cpu09.dcache.ReadReq_accesses::cpu09.data         3684                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total         3684                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::cpu09.data          466                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total          466                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.SoftPFReq_accesses::cpu09.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu09.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::cpu09.data         4150                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total         4150                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::cpu09.data         4153                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total         4153                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data     0.037731                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.037731                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data     0.060086                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.060086                       # miss rate for WriteReq accesses
system.cpu09.dcache.SoftPFReq_miss_rate::cpu09.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu09.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data            1                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data            1                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::cpu09.data     0.040241                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.040241                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.040453                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.040453                       # miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_miss_latency::cpu09.data 29712.172662                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total 29712.172662                       # average ReadReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::cpu09.data        88375                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total        88375                       # average WriteReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::cpu09.data  4083.333333                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total  4083.333333                       # average LoadLockedReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::cpu09.data         4000                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu09.dcache.demand_avg_miss_latency::cpu09.data 39547.856287                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total 39547.856287                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::cpu09.data 39312.452381                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total 39312.452381                       # average overall miss latency
system.cpu09.dcache.blocked_cycles::no_mshrs          200                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets           81                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               4                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs           50                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets           81                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.ReadReq_mshr_hits::cpu09.data           75                       # number of ReadReq MSHR hits
system.cpu09.dcache.ReadReq_mshr_hits::total           75                       # number of ReadReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::cpu09.data           18                       # number of WriteReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::total           18                       # number of WriteReq MSHR hits
system.cpu09.dcache.demand_mshr_hits::cpu09.data           93                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_hits::total           93                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.overall_mshr_hits::cpu09.data           93                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_hits::total           93                       # number of overall MSHR hits
system.cpu09.dcache.ReadReq_mshr_misses::cpu09.data           64                       # number of ReadReq MSHR misses
system.cpu09.dcache.ReadReq_mshr_misses::total           64                       # number of ReadReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::cpu09.data           10                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu09.dcache.SoftPFReq_mshr_misses::cpu09.data            1                       # number of SoftPFReq MSHR misses
system.cpu09.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::cpu09.data            6                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::cpu09.data            3                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.demand_mshr_misses::cpu09.data           74                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.demand_mshr_misses::total           74                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.overall_mshr_misses::cpu09.data           75                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_misses::total           75                       # number of overall MSHR misses
system.cpu09.dcache.ReadReq_mshr_miss_latency::cpu09.data      1217007                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_latency::total      1217007                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::cpu09.data       702000                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::total       702000                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.SoftPFReq_mshr_miss_latency::cpu09.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu09.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::cpu09.data        15500                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::total        15500                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::cpu09.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::cpu09.data      1919007                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::total      1919007                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::cpu09.data      1921507                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::total      1921507                       # number of overall MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::cpu09.data     0.017372                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total     0.017372                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::cpu09.data     0.021459                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total     0.021459                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.SoftPFReq_mshr_miss_rate::cpu09.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu09.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::cpu09.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::cpu09.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_mshr_miss_rate::cpu09.data     0.017831                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total     0.017831                       # mshr miss rate for demand accesses
system.cpu09.dcache.overall_mshr_miss_rate::cpu09.data     0.018059                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total     0.018059                       # mshr miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::cpu09.data 19015.734375                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::total 19015.734375                       # average ReadReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::cpu09.data        70200                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::total        70200                       # average WriteReq mshr miss latency
system.cpu09.dcache.SoftPFReq_avg_mshr_miss_latency::cpu09.data         2500                       # average SoftPFReq mshr miss latency
system.cpu09.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu09.data  2583.333333                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::total  2583.333333                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::cpu09.data         2500                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::cpu09.data 25932.527027                       # average overall mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::total 25932.527027                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::cpu09.data 25620.093333                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::total 25620.093333                       # average overall mshr miss latency
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements               0                       # number of replacements
system.cpu09.icache.tags.tagsinuse           6.902347                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs              1414                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs           26.185185                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst     6.902347                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.013481                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total     0.013481                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses            3014                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses           3014                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::cpu09.inst         1414                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total          1414                       # number of ReadReq hits
system.cpu09.icache.demand_hits::cpu09.inst         1414                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total           1414                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::cpu09.inst         1414                       # number of overall hits
system.cpu09.icache.overall_hits::total          1414                       # number of overall hits
system.cpu09.icache.ReadReq_misses::cpu09.inst           66                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total           66                       # number of ReadReq misses
system.cpu09.icache.demand_misses::cpu09.inst           66                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total           66                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::cpu09.inst           66                       # number of overall misses
system.cpu09.icache.overall_misses::total           66                       # number of overall misses
system.cpu09.icache.ReadReq_miss_latency::cpu09.inst      1861940                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_latency::total      1861940                       # number of ReadReq miss cycles
system.cpu09.icache.demand_miss_latency::cpu09.inst      1861940                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_latency::total      1861940                       # number of demand (read+write) miss cycles
system.cpu09.icache.overall_miss_latency::cpu09.inst      1861940                       # number of overall miss cycles
system.cpu09.icache.overall_miss_latency::total      1861940                       # number of overall miss cycles
system.cpu09.icache.ReadReq_accesses::cpu09.inst         1480                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total         1480                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::cpu09.inst         1480                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total         1480                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::cpu09.inst         1480                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total         1480                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst     0.044595                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.044595                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::cpu09.inst     0.044595                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.044595                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.044595                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.044595                       # miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_miss_latency::cpu09.inst 28211.212121                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total 28211.212121                       # average ReadReq miss latency
system.cpu09.icache.demand_avg_miss_latency::cpu09.inst 28211.212121                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total 28211.212121                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::cpu09.inst 28211.212121                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total 28211.212121                       # average overall miss latency
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.ReadReq_mshr_hits::cpu09.inst           12                       # number of ReadReq MSHR hits
system.cpu09.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu09.icache.demand_mshr_hits::cpu09.inst           12                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu09.icache.overall_mshr_hits::cpu09.inst           12                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu09.icache.ReadReq_mshr_misses::cpu09.inst           54                       # number of ReadReq MSHR misses
system.cpu09.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu09.icache.demand_mshr_misses::cpu09.inst           54                       # number of demand (read+write) MSHR misses
system.cpu09.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu09.icache.overall_mshr_misses::cpu09.inst           54                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu09.icache.ReadReq_mshr_miss_latency::cpu09.inst      1565799                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_latency::total      1565799                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::cpu09.inst      1565799                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::total      1565799                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::cpu09.inst      1565799                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::total      1565799                       # number of overall MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::cpu09.inst     0.036486                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total     0.036486                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.demand_mshr_miss_rate::cpu09.inst     0.036486                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total     0.036486                       # mshr miss rate for demand accesses
system.cpu09.icache.overall_mshr_miss_rate::cpu09.inst     0.036486                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total     0.036486                       # mshr miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::cpu09.inst 28996.277778                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::total 28996.277778                       # average ReadReq mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::cpu09.inst 28996.277778                       # average overall mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::total 28996.277778                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::cpu09.inst 28996.277778                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::total 28996.277778                       # average overall mshr miss latency
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.branchPred.lookups                  5306                       # Number of BP lookups
system.cpu10.branchPred.condPredicted            4828                       # Number of conditional branches predicted
system.cpu10.branchPred.condIncorrect             140                       # Number of conditional branches incorrect
system.cpu10.branchPred.BTBLookups               3485                       # Number of BTB lookups
system.cpu10.branchPred.BTBHits                  2716                       # Number of BTB hits
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct           77.934003                       # BTB Hit Percentage
system.cpu10.branchPred.usedRAS                   157                       # Number of times the RAS was used to get a target.
system.cpu10.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu10.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.inst_hits                          0                       # ITB inst hits
system.cpu10.dtb.inst_misses                        0                       # ITB inst misses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.dtb.hits                               0                       # DTB hits
system.cpu10.dtb.misses                             0                       # DTB misses
system.cpu10.dtb.accesses                           0                       # DTB accesses
system.cpu10.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.itb.walker.walks                       0                       # Table walker walks requested
system.cpu10.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.inst_hits                          0                       # ITB inst hits
system.cpu10.itb.inst_misses                        0                       # ITB inst misses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.itb.hits                               0                       # DTB hits
system.cpu10.itb.misses                             0                       # DTB misses
system.cpu10.itb.accesses                           0                       # DTB accesses
system.cpu10.numCycles                          14957                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.fetch.icacheStallCycles             2362                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.Insts                        26463                       # Number of instructions fetch has processed
system.cpu10.fetch.Branches                      5306                       # Number of branches that fetch encountered
system.cpu10.fetch.predictedBranches             2873                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.Cycles                       11012                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.SquashCycles                   329                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu10.fetch.CacheLines                    1501                       # Number of cache lines fetched
system.cpu10.fetch.IcacheSquashes                  59                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.rateDist::samples            13546                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            2.084748                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           3.338896                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0                   9359     69.09%     69.09% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                    241      1.78%     70.87% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                    103      0.76%     71.63% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                    202      1.49%     73.12% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::4                    163      1.20%     74.32% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::5                    201      1.48%     75.81% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::6                    167      1.23%     77.04% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::7                    352      2.60%     79.64% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::8                   2758     20.36%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total              13546                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.branchRate                0.354750                       # Number of branch fetches per cycle
system.cpu10.fetch.rate                      1.769272                       # Number of inst fetches per cycle
system.cpu10.decode.IdleCycles                   2073                       # Number of cycles decode is idle
system.cpu10.decode.BlockedCycles                7891                       # Number of cycles decode is blocked
system.cpu10.decode.RunCycles                    1154                       # Number of cycles decode is running
system.cpu10.decode.UnblockCycles                2295                       # Number of cycles decode is unblocking
system.cpu10.decode.SquashCycles                  133                       # Number of cycles decode is squashing
system.cpu10.decode.BranchResolved                224                       # Number of times decode resolved a branch
system.cpu10.decode.BranchMispred                  31                       # Number of times decode detected a branch misprediction
system.cpu10.decode.DecodedInsts                25636                       # Number of instructions handled by decode
system.cpu10.decode.SquashedInsts                 130                       # Number of squashed instructions handled by decode
system.cpu10.rename.SquashCycles                  133                       # Number of cycles rename is squashing
system.cpu10.rename.IdleCycles                   2892                       # Number of cycles rename is idle
system.cpu10.rename.BlockCycles                   693                       # Number of cycles rename is blocking
system.cpu10.rename.serializeStallCycles         1373                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.RunCycles                    2596                       # Number of cycles rename is running
system.cpu10.rename.UnblockCycles                5859                       # Number of cycles rename is unblocking
system.cpu10.rename.RenamedInsts                25039                       # Number of instructions processed by rename
system.cpu10.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu10.rename.IQFullEvents                 5775                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.LQFullEvents                    6                       # Number of times rename has blocked due to LQ full
system.cpu10.rename.RenamedOperands             39932                       # Number of destination operands rename has renamed
system.cpu10.rename.RenameLookups              121603                       # Number of register rename lookups that rename has made
system.cpu10.rename.int_rename_lookups          34902                       # Number of integer rename lookups
system.cpu10.rename.CommittedMaps               33951                       # Number of HB maps that are committed
system.cpu10.rename.UndoneMaps                   5977                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.serializingInsts               49                       # count of serializing insts renamed
system.cpu10.rename.tempSerializingInsts           50                       # count of temporary serializing insts renamed
system.cpu10.rename.skidInsts                   11170                       # count of insts added to the skid buffer
system.cpu10.memDep0.insertedLoads               4205                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores               938                       # Number of stores inserted to the mem dependence unit.
system.cpu10.memDep0.conflictingLoads             233                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores            105                       # Number of conflicting stores.
system.cpu10.iq.iqInstsAdded                    24434                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqNonSpecInstsAdded                67                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqInstsIssued                   21056                       # Number of instructions issued
system.cpu10.iq.iqSquashedInstsIssued             557                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedInstsExamined          4287                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedOperandsExamined        17657                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.issued_per_cycle::samples        13546                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       1.554407                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      0.816605                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0              2843     20.99%     20.99% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1               350      2.58%     23.57% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2             10353     76.43%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total         13546                       # Number of insts issued each cycle
system.cpu10.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu10.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu               16133     76.62%     76.62% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult                772      3.67%     80.29% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   0      0.00%     80.29% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd                 0      0.00%     80.29% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 0      0.00%     80.29% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     80.29% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult                0      0.00%     80.29% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv                 0      0.00%     80.29% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     80.29% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     80.29% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     80.29% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu                  0      0.00%     80.29% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     80.29% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     80.29% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 0      0.00%     80.29% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     80.29% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     80.29% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     80.29% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     80.29% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     80.29% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd             0      0.00%     80.29% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     80.29% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     80.29% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt             0      0.00%     80.29% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     80.29% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     80.29% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     80.29% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.29% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.29% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead               3649     17.33%     97.62% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite               502      2.38%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total                21056                       # Type of FU issued
system.cpu10.iq.rate                         1.407769                       # Inst issue rate
system.cpu10.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.int_inst_queue_reads            56213                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_writes           28798                       # Number of integer instruction queue writes
system.cpu10.iq.int_inst_queue_wakeup_accesses        20805                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu10.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.int_alu_accesses                21056                       # Number of integer alu accesses
system.cpu10.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu10.iew.lsq.thread0.forwLoads              7                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.squashedLoads          866                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.squashedStores          501                       # Number of stores squashed
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.cacheBlocked           42                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewSquashCycles                  133                       # Number of cycles IEW is squashing
system.cpu10.iew.iewBlockCycles                   460                       # Number of cycles IEW is blocking
system.cpu10.iew.iewUnblockCycles                 117                       # Number of cycles IEW is unblocking
system.cpu10.iew.iewDispatchedInsts             24504                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispLoadInsts                4205                       # Number of dispatched load instructions
system.cpu10.iew.iewDispStoreInsts                938                       # Number of dispatched store instructions
system.cpu10.iew.iewDispNonSpecInsts               29                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewLSQFullEvents                 116                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.memOrderViolationEvents           10                       # Number of memory order violations
system.cpu10.iew.predictedTakenIncorrect           43                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.predictedNotTakenIncorrect           78                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.branchMispredicts                121                       # Number of branch mispredicts detected at execute
system.cpu10.iew.iewExecutedInsts               20969                       # Number of executed instructions
system.cpu10.iew.iewExecLoadInsts                3592                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts              85                       # Number of squashed instructions skipped in execute
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.exec_nop                           3                       # number of nop insts executed
system.cpu10.iew.exec_refs                       4080                       # number of memory reference insts executed
system.cpu10.iew.exec_branches                   4173                       # Number of branches executed
system.cpu10.iew.exec_stores                      488                       # Number of stores executed
system.cpu10.iew.exec_rate                   1.401952                       # Inst execution rate
system.cpu10.iew.wb_sent                        20843                       # cumulative count of insts sent to commit
system.cpu10.iew.wb_count                       20805                       # cumulative count of insts written-back
system.cpu10.iew.wb_producers                   15612                       # num instructions producing a value
system.cpu10.iew.wb_consumers                   30171                       # num instructions consuming a value
system.cpu10.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu10.iew.wb_rate                     1.390987                       # insts written-back per cycle
system.cpu10.iew.wb_fanout                   0.517451                       # average fanout of values written-back
system.cpu10.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu10.commit.commitSquashedInsts          4227                       # The number of squashed insts skipped by commit
system.cpu10.commit.commitNonSpecStalls            48                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.branchMispredicts             109                       # The number of times a branch was mispredicted
system.cpu10.commit.committed_per_cycle::samples        12953                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     1.560565                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     1.841729                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0         4175     32.23%     32.23% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1         4549     35.12%     67.35% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2         1308     10.10%     77.45% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3         1294      9.99%     87.44% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4           48      0.37%     87.81% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5         1167      9.01%     96.82% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6           40      0.31%     97.13% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7           76      0.59%     97.71% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8          296      2.29%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total        12953                       # Number of insts commited each cycle
system.cpu10.commit.committedInsts              19612                       # Number of instructions committed
system.cpu10.commit.committedOps                20214                       # Number of ops (including micro ops) committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.refs                         3776                       # Number of memory references committed
system.cpu10.commit.loads                        3339                       # Number of loads committed
system.cpu10.commit.membars                        27                       # Number of memory barriers committed
system.cpu10.commit.branches                     4094                       # Number of branches committed
system.cpu10.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu10.commit.int_insts                   16223                       # Number of committed integer instructions.
system.cpu10.commit.function_calls                 65                       # Number of function calls committed.
system.cpu10.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu          15667     77.51%     77.51% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult           771      3.81%     81.32% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              0      0.00%     81.32% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd            0      0.00%     81.32% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            0      0.00%     81.32% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     81.32% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult            0      0.00%     81.32% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv            0      0.00%     81.32% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     81.32% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     81.32% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     81.32% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu             0      0.00%     81.32% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     81.32% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     81.32% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            0      0.00%     81.32% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     81.32% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     81.32% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     81.32% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     81.32% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     81.32% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     81.32% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     81.32% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     81.32% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     81.32% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     81.32% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     81.32% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     81.32% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.32% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.32% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead          3339     16.52%     97.84% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite          437      2.16%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total           20214                       # Class of committed instruction
system.cpu10.commit.bw_lim_events                 296                       # number cycles where commit BW limit reached
system.cpu10.rob.rob_reads                      36877                       # The number of ROB reads
system.cpu10.rob.rob_writes                     49543                       # The number of ROB writes
system.cpu10.timesIdled                            22                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.idleCycles                          1411                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.quiesceCycles                      87503                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.committedInsts                     19612                       # Number of Instructions Simulated
system.cpu10.committedOps                       20214                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             0.762645                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       0.762645                       # CPI: Total CPI of All Threads
system.cpu10.ipc                             1.311226                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       1.311226                       # IPC: Total IPC of All Threads
system.cpu10.int_regfile_reads                  29116                       # number of integer regfile reads
system.cpu10.int_regfile_writes                 10927                       # number of integer regfile writes
system.cpu10.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu10.cc_regfile_reads                   73296                       # number of cc regfile reads
system.cpu10.cc_regfile_writes                  23823                       # number of cc regfile writes
system.cpu10.misc_regfile_reads                  4745                       # number of misc regfile reads
system.cpu10.misc_regfile_writes                   18                       # number of misc regfile writes
system.cpu10.dcache.tags.replacements               0                       # number of replacements
system.cpu10.dcache.tags.tagsinuse           7.038484                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs              3793                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs              64                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           59.265625                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data     7.038484                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.013747                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.013747                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.125000                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses            8018                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses           8018                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::cpu10.data         3390                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total          3390                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::cpu10.data          402                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total          402                       # number of WriteReq hits
system.cpu10.dcache.SoftPFReq_hits::cpu10.data            2                       # number of SoftPFReq hits
system.cpu10.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu10.dcache.LoadLockedReq_hits::cpu10.data            1                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu10.dcache.demand_hits::cpu10.data         3792                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total           3792                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::cpu10.data         3794                       # number of overall hits
system.cpu10.dcache.overall_hits::total          3794                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::cpu10.data          137                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total          137                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::cpu10.data           28                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total           28                       # number of WriteReq misses
system.cpu10.dcache.SoftPFReq_misses::cpu10.data            1                       # number of SoftPFReq misses
system.cpu10.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data            4                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::cpu10.data            4                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::cpu10.data          165                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total          165                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::cpu10.data          166                       # number of overall misses
system.cpu10.dcache.overall_misses::total          166                       # number of overall misses
system.cpu10.dcache.ReadReq_miss_latency::cpu10.data      3508720                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total      3508720                       # number of ReadReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::cpu10.data      2928995                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total      2928995                       # number of WriteReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::cpu10.data        16000                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total        16000                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::cpu10.data        12500                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total        12500                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::cpu10.data        35000                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::total        35000                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.demand_miss_latency::cpu10.data      6437715                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total      6437715                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::cpu10.data      6437715                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total      6437715                       # number of overall miss cycles
system.cpu10.dcache.ReadReq_accesses::cpu10.data         3527                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total         3527                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::cpu10.data          430                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total          430                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.SoftPFReq_accesses::cpu10.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu10.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::cpu10.data         3957                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total         3957                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::cpu10.data         3960                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total         3960                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data     0.038843                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.038843                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data     0.065116                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.065116                       # miss rate for WriteReq accesses
system.cpu10.dcache.SoftPFReq_miss_rate::cpu10.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu10.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data            1                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::cpu10.data     0.041698                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.041698                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.041919                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.041919                       # miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::cpu10.data 25611.094891                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 25611.094891                       # average ReadReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::cpu10.data 104606.964286                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 104606.964286                       # average WriteReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::cpu10.data         4000                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total         4000                       # average LoadLockedReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::cpu10.data         3125                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total         3125                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::cpu10.data          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.demand_avg_miss_latency::cpu10.data 39016.454545                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 39016.454545                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::cpu10.data 38781.415663                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 38781.415663                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs           26                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets           83                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               5                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs     5.200000                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets           83                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.ReadReq_mshr_hits::cpu10.data           72                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total           72                       # number of ReadReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::cpu10.data           18                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total           18                       # number of WriteReq MSHR hits
system.cpu10.dcache.demand_mshr_hits::cpu10.data           90                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total           90                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::cpu10.data           90                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total           90                       # number of overall MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::cpu10.data           65                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total           65                       # number of ReadReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::cpu10.data           10                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu10.dcache.SoftPFReq_mshr_misses::cpu10.data            1                       # number of SoftPFReq MSHR misses
system.cpu10.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::cpu10.data            4                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::cpu10.data            4                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.demand_mshr_misses::cpu10.data           75                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total           75                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::cpu10.data           76                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total           76                       # number of overall MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::cpu10.data       701512                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total       701512                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::cpu10.data       860501                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total       860501                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.SoftPFReq_mshr_miss_latency::cpu10.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu10.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::cpu10.data        10000                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total        10000                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::cpu10.data         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::cpu10.data        33500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::total        33500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::cpu10.data      1562013                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total      1562013                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::cpu10.data      1564513                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total      1564513                       # number of overall MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::cpu10.data     0.018429                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.018429                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::cpu10.data     0.023256                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.023256                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.SoftPFReq_mshr_miss_rate::cpu10.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu10.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::cpu10.data     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::cpu10.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_mshr_miss_rate::cpu10.data     0.018954                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.018954                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::cpu10.data     0.019192                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.019192                       # mshr miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::cpu10.data 10792.492308                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 10792.492308                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::cpu10.data 86050.100000                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 86050.100000                       # average WriteReq mshr miss latency
system.cpu10.dcache.SoftPFReq_avg_mshr_miss_latency::cpu10.data         2500                       # average SoftPFReq mshr miss latency
system.cpu10.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu10.data         2500                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total         2500                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::cpu10.data         2000                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total         2000                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu10.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::cpu10.data 20826.840000                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 20826.840000                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::cpu10.data 20585.697368                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 20585.697368                       # average overall mshr miss latency
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements               0                       # number of replacements
system.cpu10.icache.tags.tagsinuse           6.875224                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs              1434                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs              57                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs           25.157895                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst     6.875224                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.013428                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.013428                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.111328                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses            3059                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses           3059                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::cpu10.inst         1434                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total          1434                       # number of ReadReq hits
system.cpu10.icache.demand_hits::cpu10.inst         1434                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total           1434                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::cpu10.inst         1434                       # number of overall hits
system.cpu10.icache.overall_hits::total          1434                       # number of overall hits
system.cpu10.icache.ReadReq_misses::cpu10.inst           67                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total           67                       # number of ReadReq misses
system.cpu10.icache.demand_misses::cpu10.inst           67                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total           67                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::cpu10.inst           67                       # number of overall misses
system.cpu10.icache.overall_misses::total           67                       # number of overall misses
system.cpu10.icache.ReadReq_miss_latency::cpu10.inst      1873696                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total      1873696                       # number of ReadReq miss cycles
system.cpu10.icache.demand_miss_latency::cpu10.inst      1873696                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total      1873696                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::cpu10.inst      1873696                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total      1873696                       # number of overall miss cycles
system.cpu10.icache.ReadReq_accesses::cpu10.inst         1501                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total         1501                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::cpu10.inst         1501                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total         1501                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::cpu10.inst         1501                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total         1501                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst     0.044637                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.044637                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::cpu10.inst     0.044637                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.044637                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.044637                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.044637                       # miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_miss_latency::cpu10.inst 27965.611940                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 27965.611940                       # average ReadReq miss latency
system.cpu10.icache.demand_avg_miss_latency::cpu10.inst 27965.611940                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 27965.611940                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::cpu10.inst 27965.611940                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 27965.611940                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.ReadReq_mshr_hits::cpu10.inst           10                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu10.icache.demand_mshr_hits::cpu10.inst           10                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::cpu10.inst           10                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::cpu10.inst           57                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu10.icache.demand_mshr_misses::cpu10.inst           57                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::cpu10.inst           57                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::cpu10.inst      1709804                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total      1709804                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::cpu10.inst      1709804                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total      1709804                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::cpu10.inst      1709804                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total      1709804                       # number of overall MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::cpu10.inst     0.037975                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.037975                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.demand_mshr_miss_rate::cpu10.inst     0.037975                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.037975                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::cpu10.inst     0.037975                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.037975                       # mshr miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::cpu10.inst 29996.561404                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 29996.561404                       # average ReadReq mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::cpu10.inst 29996.561404                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 29996.561404                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::cpu10.inst 29996.561404                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 29996.561404                       # average overall mshr miss latency
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.branchPred.lookups                  4979                       # Number of BP lookups
system.cpu11.branchPred.condPredicted            4518                       # Number of conditional branches predicted
system.cpu11.branchPred.condIncorrect             137                       # Number of conditional branches incorrect
system.cpu11.branchPred.BTBLookups               3192                       # Number of BTB lookups
system.cpu11.branchPred.BTBHits                  2563                       # Number of BTB hits
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct           80.294486                       # BTB Hit Percentage
system.cpu11.branchPred.usedRAS                   142                       # Number of times the RAS was used to get a target.
system.cpu11.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu11.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.inst_hits                          0                       # ITB inst hits
system.cpu11.dtb.inst_misses                        0                       # ITB inst misses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.dtb.hits                               0                       # DTB hits
system.cpu11.dtb.misses                             0                       # DTB misses
system.cpu11.dtb.accesses                           0                       # DTB accesses
system.cpu11.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.itb.walker.walks                       0                       # Table walker walks requested
system.cpu11.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.inst_hits                          0                       # ITB inst hits
system.cpu11.itb.inst_misses                        0                       # ITB inst misses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.itb.hits                               0                       # DTB hits
system.cpu11.itb.misses                             0                       # DTB misses
system.cpu11.itb.accesses                           0                       # DTB accesses
system.cpu11.numCycles                          14381                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.fetch.icacheStallCycles             2391                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.Insts                        25276                       # Number of instructions fetch has processed
system.cpu11.fetch.Branches                      4979                       # Number of branches that fetch encountered
system.cpu11.fetch.predictedBranches             2705                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.Cycles                       10417                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.SquashCycles                   321                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu11.fetch.CacheLines                    1498                       # Number of cache lines fetched
system.cpu11.fetch.IcacheSquashes                  53                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.rateDist::samples            12976                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            2.079146                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           3.327398                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0                   8943     68.92%     68.92% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                    251      1.93%     70.85% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                     97      0.75%     71.60% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                    211      1.63%     73.23% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::4                    136      1.05%     74.28% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::5                    217      1.67%     75.95% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::6                    152      1.17%     77.12% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::7                    392      3.02%     80.14% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::8                   2577     19.86%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total              12976                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.branchRate                0.346221                       # Number of branch fetches per cycle
system.cpu11.fetch.rate                      1.757597                       # Number of inst fetches per cycle
system.cpu11.decode.IdleCycles                   2008                       # Number of cycles decode is idle
system.cpu11.decode.BlockedCycles                7573                       # Number of cycles decode is blocked
system.cpu11.decode.RunCycles                    1124                       # Number of cycles decode is running
system.cpu11.decode.UnblockCycles                2141                       # Number of cycles decode is unblocking
system.cpu11.decode.SquashCycles                  130                       # Number of cycles decode is squashing
system.cpu11.decode.BranchResolved                215                       # Number of times decode resolved a branch
system.cpu11.decode.BranchMispred                  30                       # Number of times decode detected a branch misprediction
system.cpu11.decode.DecodedInsts                24356                       # Number of instructions handled by decode
system.cpu11.decode.SquashedInsts                 122                       # Number of squashed instructions handled by decode
system.cpu11.rename.SquashCycles                  130                       # Number of cycles rename is squashing
system.cpu11.rename.IdleCycles                   2782                       # Number of cycles rename is idle
system.cpu11.rename.BlockCycles                   798                       # Number of cycles rename is blocking
system.cpu11.rename.serializeStallCycles         1312                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.RunCycles                    2470                       # Number of cycles rename is running
system.cpu11.rename.UnblockCycles                5484                       # Number of cycles rename is unblocking
system.cpu11.rename.RenamedInsts                23809                       # Number of instructions processed by rename
system.cpu11.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu11.rename.IQFullEvents                 5399                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.LQFullEvents                    6                       # Number of times rename has blocked due to LQ full
system.cpu11.rename.RenamedOperands             37669                       # Number of destination operands rename has renamed
system.cpu11.rename.RenameLookups              115669                       # Number of register rename lookups that rename has made
system.cpu11.rename.int_rename_lookups          33287                       # Number of integer rename lookups
system.cpu11.rename.CommittedMaps               31807                       # Number of HB maps that are committed
system.cpu11.rename.UndoneMaps                   5858                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.serializingInsts               52                       # count of serializing insts renamed
system.cpu11.rename.tempSerializingInsts           52                       # count of temporary serializing insts renamed
system.cpu11.rename.skidInsts                   10517                       # count of insts added to the skid buffer
system.cpu11.memDep0.insertedLoads               4028                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores               916                       # Number of stores inserted to the mem dependence unit.
system.cpu11.memDep0.conflictingLoads             202                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores             94                       # Number of conflicting stores.
system.cpu11.iq.iqInstsAdded                    23175                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqNonSpecInstsAdded                68                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqInstsIssued                   19844                       # Number of instructions issued
system.cpu11.iq.iqSquashedInstsIssued             519                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedInstsExamined          4208                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedOperandsExamined        17326                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.iqSquashedNonSpecRemoved           20                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.issued_per_cycle::samples        12976                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       1.529285                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      0.831873                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0              2873     22.14%     22.14% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1               362      2.79%     24.93% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2              9741     75.07%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total         12976                       # Number of insts issued each cycle
system.cpu11.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu11.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu               15124     76.21%     76.21% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult                772      3.89%     80.10% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   0      0.00%     80.10% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd                 0      0.00%     80.10% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 0      0.00%     80.10% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     80.10% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult                0      0.00%     80.10% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv                 0      0.00%     80.10% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     80.10% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     80.10% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     80.10% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu                  0      0.00%     80.10% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     80.10% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     80.10% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 0      0.00%     80.10% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     80.10% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     80.10% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     80.10% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     80.10% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     80.10% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd             0      0.00%     80.10% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     80.10% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     80.10% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt             0      0.00%     80.10% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     80.10% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     80.10% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     80.10% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.10% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.10% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead               3463     17.45%     97.56% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite               485      2.44%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total                19844                       # Type of FU issued
system.cpu11.iq.rate                         1.379876                       # Inst issue rate
system.cpu11.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.int_inst_queue_reads            53181                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_writes           27458                       # Number of integer instruction queue writes
system.cpu11.iq.int_inst_queue_wakeup_accesses        19618                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu11.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.int_alu_accesses                19844                       # Number of integer alu accesses
system.cpu11.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu11.iew.lsq.thread0.forwLoads              8                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.squashedLoads          847                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.squashedStores          495                       # Number of stores squashed
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.cacheBlocked           20                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewSquashCycles                  130                       # Number of cycles IEW is squashing
system.cpu11.iew.iewBlockCycles                   455                       # Number of cycles IEW is blocking
system.cpu11.iew.iewUnblockCycles                 217                       # Number of cycles IEW is unblocking
system.cpu11.iew.iewDispatchedInsts             23246                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewDispSquashedInsts              16                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispLoadInsts                4028                       # Number of dispatched load instructions
system.cpu11.iew.iewDispStoreInsts                916                       # Number of dispatched store instructions
system.cpu11.iew.iewDispNonSpecInsts               31                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewLSQFullEvents                 216                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu11.iew.predictedTakenIncorrect           39                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.predictedNotTakenIncorrect           79                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.branchMispredicts                118                       # Number of branch mispredicts detected at execute
system.cpu11.iew.iewExecutedInsts               19762                       # Number of executed instructions
system.cpu11.iew.iewExecLoadInsts                3410                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts              80                       # Number of squashed instructions skipped in execute
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.exec_nop                           3                       # number of nop insts executed
system.cpu11.iew.exec_refs                       3882                       # number of memory reference insts executed
system.cpu11.iew.exec_branches                   3885                       # Number of branches executed
system.cpu11.iew.exec_stores                      472                       # Number of stores executed
system.cpu11.iew.exec_rate                   1.374174                       # Inst execution rate
system.cpu11.iew.wb_sent                        19656                       # cumulative count of insts sent to commit
system.cpu11.iew.wb_count                       19618                       # cumulative count of insts written-back
system.cpu11.iew.wb_producers                   14735                       # num instructions producing a value
system.cpu11.iew.wb_consumers                   28403                       # num instructions consuming a value
system.cpu11.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu11.iew.wb_rate                     1.364161                       # insts written-back per cycle
system.cpu11.iew.wb_fanout                   0.518783                       # average fanout of values written-back
system.cpu11.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu11.commit.commitSquashedInsts          4148                       # The number of squashed insts skipped by commit
system.cpu11.commit.commitNonSpecStalls            48                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.branchMispredicts             107                       # The number of times a branch was mispredicted
system.cpu11.commit.committed_per_cycle::samples        12391                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     1.536196                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     1.856157                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0         4180     33.73%     33.73% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1         4244     34.25%     67.98% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2         1247     10.06%     78.05% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3         1179      9.51%     87.56% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4           18      0.15%     87.71% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5         1115      9.00%     96.71% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6           38      0.31%     97.01% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7           75      0.61%     97.62% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8          295      2.38%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total        12391                       # Number of insts commited each cycle
system.cpu11.commit.committedInsts              18462                       # Number of instructions committed
system.cpu11.commit.committedOps                19035                       # Number of ops (including micro ops) committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.refs                         3602                       # Number of memory references committed
system.cpu11.commit.loads                        3181                       # Number of loads committed
system.cpu11.commit.membars                        26                       # Number of memory barriers committed
system.cpu11.commit.branches                     3809                       # Number of branches committed
system.cpu11.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu11.commit.int_insts                   15324                       # Number of committed integer instructions.
system.cpu11.commit.function_calls                 62                       # Number of function calls committed.
system.cpu11.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu          14662     77.03%     77.03% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult           771      4.05%     81.08% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              0      0.00%     81.08% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd            0      0.00%     81.08% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            0      0.00%     81.08% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     81.08% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult            0      0.00%     81.08% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv            0      0.00%     81.08% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     81.08% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     81.08% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     81.08% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu             0      0.00%     81.08% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     81.08% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     81.08% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            0      0.00%     81.08% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     81.08% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     81.08% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     81.08% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     81.08% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     81.08% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     81.08% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     81.08% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     81.08% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     81.08% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     81.08% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     81.08% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     81.08% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.08% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.08% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead          3181     16.71%     97.79% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite          421      2.21%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total           19035                       # Class of committed instruction
system.cpu11.commit.bw_lim_events                 295                       # number cycles where commit BW limit reached
system.cpu11.rob.rob_reads                      35071                       # The number of ROB reads
system.cpu11.rob.rob_writes                     47020                       # The number of ROB writes
system.cpu11.timesIdled                            22                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.idleCycles                          1405                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.quiesceCycles                      88079                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.committedInsts                     18462                       # Number of Instructions Simulated
system.cpu11.committedOps                       19035                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             0.778951                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       0.778951                       # CPI: Total CPI of All Threads
system.cpu11.ipc                             1.283777                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       1.283777                       # IPC: Total IPC of All Threads
system.cpu11.int_regfile_reads                  27509                       # number of integer regfile reads
system.cpu11.int_regfile_writes                 10446                       # number of integer regfile writes
system.cpu11.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu11.cc_regfile_reads                   69195                       # number of cc regfile reads
system.cpu11.cc_regfile_writes                  22149                       # number of cc regfile writes
system.cpu11.misc_regfile_reads                  4566                       # number of misc regfile reads
system.cpu11.misc_regfile_writes                   27                       # number of misc regfile writes
system.cpu11.dcache.tags.replacements               0                       # number of replacements
system.cpu11.dcache.tags.tagsinuse           7.030383                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs              3617                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs              65                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           55.646154                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data     7.030383                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.013731                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.013731                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024           65                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.126953                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses            7662                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses           7662                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::cpu11.data         3232                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total          3232                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::cpu11.data          384                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total          384                       # number of WriteReq hits
system.cpu11.dcache.SoftPFReq_hits::cpu11.data            2                       # number of SoftPFReq hits
system.cpu11.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu11.dcache.LoadLockedReq_hits::cpu11.data            1                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu11.dcache.demand_hits::cpu11.data         3616                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total           3616                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::cpu11.data         3618                       # number of overall hits
system.cpu11.dcache.overall_hits::total          3618                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::cpu11.data          132                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total          132                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::cpu11.data           28                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total           28                       # number of WriteReq misses
system.cpu11.dcache.SoftPFReq_misses::cpu11.data            1                       # number of SoftPFReq misses
system.cpu11.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data            6                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::cpu11.data            4                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::cpu11.data          160                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total          160                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::cpu11.data          161                       # number of overall misses
system.cpu11.dcache.overall_misses::total          161                       # number of overall misses
system.cpu11.dcache.ReadReq_miss_latency::cpu11.data      3402484                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total      3402484                       # number of ReadReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::cpu11.data      3061500                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total      3061500                       # number of WriteReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::cpu11.data        27498                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total        27498                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::cpu11.data        12000                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::cpu11.data         6500                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::total         6500                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.demand_miss_latency::cpu11.data      6463984                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total      6463984                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::cpu11.data      6463984                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total      6463984                       # number of overall miss cycles
system.cpu11.dcache.ReadReq_accesses::cpu11.data         3364                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total         3364                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::cpu11.data          412                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total          412                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.SoftPFReq_accesses::cpu11.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu11.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::cpu11.data         3776                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total         3776                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::cpu11.data         3779                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total         3779                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data     0.039239                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.039239                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data     0.067961                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.067961                       # miss rate for WriteReq accesses
system.cpu11.dcache.SoftPFReq_miss_rate::cpu11.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu11.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data     0.857143                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.857143                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data            1                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::cpu11.data     0.042373                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.042373                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.042604                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.042604                       # miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::cpu11.data 25776.393939                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 25776.393939                       # average ReadReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::cpu11.data 109339.285714                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 109339.285714                       # average WriteReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::cpu11.data         4583                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total         4583                       # average LoadLockedReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::cpu11.data         3000                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total         3000                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::cpu11.data          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.demand_avg_miss_latency::cpu11.data 40399.900000                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 40399.900000                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::cpu11.data 40148.968944                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 40148.968944                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets           84                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets           84                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.ReadReq_mshr_hits::cpu11.data           67                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total           67                       # number of ReadReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::cpu11.data           18                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total           18                       # number of WriteReq MSHR hits
system.cpu11.dcache.demand_mshr_hits::cpu11.data           85                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total           85                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::cpu11.data           85                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total           85                       # number of overall MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::cpu11.data           65                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total           65                       # number of ReadReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::cpu11.data           10                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu11.dcache.SoftPFReq_mshr_misses::cpu11.data            1                       # number of SoftPFReq MSHR misses
system.cpu11.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::cpu11.data            6                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::cpu11.data            4                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.demand_mshr_misses::cpu11.data           75                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total           75                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::cpu11.data           76                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total           76                       # number of overall MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::cpu11.data       615012                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total       615012                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::cpu11.data       899500                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total       899500                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.SoftPFReq_mshr_miss_latency::cpu11.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu11.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::cpu11.data        17502                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total        17502                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::cpu11.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::cpu11.data         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::total         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::cpu11.data      1514512                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total      1514512                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::cpu11.data      1517012                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total      1517012                       # number of overall MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::cpu11.data     0.019322                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.019322                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::cpu11.data     0.024272                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.024272                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.SoftPFReq_mshr_miss_rate::cpu11.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu11.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::cpu11.data     0.857143                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total     0.857143                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::cpu11.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_mshr_miss_rate::cpu11.data     0.019862                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.019862                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::cpu11.data     0.020111                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.020111                       # mshr miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::cpu11.data  9461.723077                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total  9461.723077                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::cpu11.data        89950                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total        89950                       # average WriteReq mshr miss latency
system.cpu11.dcache.SoftPFReq_avg_mshr_miss_latency::cpu11.data         2500                       # average SoftPFReq mshr miss latency
system.cpu11.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu11.data         2917                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total         2917                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::cpu11.data         1875                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total         1875                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu11.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::cpu11.data 20193.493333                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 20193.493333                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::cpu11.data 19960.684211                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 19960.684211                       # average overall mshr miss latency
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements               0                       # number of replacements
system.cpu11.icache.tags.tagsinuse           6.643173                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs              1432                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs              57                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs           25.122807                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst     6.643173                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.012975                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.012975                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.111328                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses            3053                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses           3053                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::cpu11.inst         1432                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total          1432                       # number of ReadReq hits
system.cpu11.icache.demand_hits::cpu11.inst         1432                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total           1432                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::cpu11.inst         1432                       # number of overall hits
system.cpu11.icache.overall_hits::total          1432                       # number of overall hits
system.cpu11.icache.ReadReq_misses::cpu11.inst           66                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total           66                       # number of ReadReq misses
system.cpu11.icache.demand_misses::cpu11.inst           66                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total           66                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::cpu11.inst           66                       # number of overall misses
system.cpu11.icache.overall_misses::total           66                       # number of overall misses
system.cpu11.icache.ReadReq_miss_latency::cpu11.inst      1753698                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total      1753698                       # number of ReadReq miss cycles
system.cpu11.icache.demand_miss_latency::cpu11.inst      1753698                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total      1753698                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::cpu11.inst      1753698                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total      1753698                       # number of overall miss cycles
system.cpu11.icache.ReadReq_accesses::cpu11.inst         1498                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total         1498                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::cpu11.inst         1498                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total         1498                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::cpu11.inst         1498                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total         1498                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst     0.044059                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.044059                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::cpu11.inst     0.044059                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.044059                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.044059                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.044059                       # miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_miss_latency::cpu11.inst 26571.181818                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 26571.181818                       # average ReadReq miss latency
system.cpu11.icache.demand_avg_miss_latency::cpu11.inst 26571.181818                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 26571.181818                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::cpu11.inst 26571.181818                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 26571.181818                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.ReadReq_mshr_hits::cpu11.inst            9                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu11.icache.demand_mshr_hits::cpu11.inst            9                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::cpu11.inst            9                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::cpu11.inst           57                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu11.icache.demand_mshr_misses::cpu11.inst           57                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::cpu11.inst           57                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::cpu11.inst      1599302                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total      1599302                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::cpu11.inst      1599302                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total      1599302                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::cpu11.inst      1599302                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total      1599302                       # number of overall MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::cpu11.inst     0.038051                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.038051                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.demand_mshr_miss_rate::cpu11.inst     0.038051                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.038051                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::cpu11.inst     0.038051                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.038051                       # mshr miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::cpu11.inst 28057.929825                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 28057.929825                       # average ReadReq mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::cpu11.inst 28057.929825                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 28057.929825                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::cpu11.inst 28057.929825                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 28057.929825                       # average overall mshr miss latency
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.branchPred.lookups                  4418                       # Number of BP lookups
system.cpu12.branchPred.condPredicted            4008                       # Number of conditional branches predicted
system.cpu12.branchPred.condIncorrect             146                       # Number of conditional branches incorrect
system.cpu12.branchPred.BTBLookups               2821                       # Number of BTB lookups
system.cpu12.branchPred.BTBHits                  2269                       # Number of BTB hits
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct           80.432471                       # BTB Hit Percentage
system.cpu12.branchPred.usedRAS                   147                       # Number of times the RAS was used to get a target.
system.cpu12.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu12.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.inst_hits                          0                       # ITB inst hits
system.cpu12.dtb.inst_misses                        0                       # ITB inst misses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.dtb.hits                               0                       # DTB hits
system.cpu12.dtb.misses                             0                       # DTB misses
system.cpu12.dtb.accesses                           0                       # DTB accesses
system.cpu12.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.itb.walker.walks                       0                       # Table walker walks requested
system.cpu12.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.inst_hits                          0                       # ITB inst hits
system.cpu12.itb.inst_misses                        0                       # ITB inst misses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.itb.hits                               0                       # DTB hits
system.cpu12.itb.misses                             0                       # DTB misses
system.cpu12.itb.accesses                           0                       # DTB accesses
system.cpu12.numCycles                          13789                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.fetch.icacheStallCycles             2374                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.Insts                        23695                       # Number of instructions fetch has processed
system.cpu12.fetch.Branches                      4418                       # Number of branches that fetch encountered
system.cpu12.fetch.predictedBranches             2416                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.Cycles                        9874                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.SquashCycles                   331                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu12.fetch.CacheLines                    1510                       # Number of cache lines fetched
system.cpu12.fetch.IcacheSquashes                  53                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.rateDist::samples            12421                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            2.037759                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           3.281251                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0                   8491     68.36%     68.36% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                    382      3.08%     71.44% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                     87      0.70%     72.14% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                    182      1.47%     73.60% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::4                    165      1.33%     74.93% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::5                    191      1.54%     76.47% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::6                    147      1.18%     77.65% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::7                    496      3.99%     81.64% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::8                   2280     18.36%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total              12421                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.branchRate                0.320400                       # Number of branch fetches per cycle
system.cpu12.fetch.rate                      1.718399                       # Number of inst fetches per cycle
system.cpu12.decode.IdleCycles                   1906                       # Number of cycles decode is idle
system.cpu12.decode.BlockedCycles                7294                       # Number of cycles decode is blocked
system.cpu12.decode.RunCycles                    1211                       # Number of cycles decode is running
system.cpu12.decode.UnblockCycles                1874                       # Number of cycles decode is unblocking
system.cpu12.decode.SquashCycles                  136                       # Number of cycles decode is squashing
system.cpu12.decode.BranchResolved                197                       # Number of times decode resolved a branch
system.cpu12.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu12.decode.DecodedInsts                22921                       # Number of instructions handled by decode
system.cpu12.decode.SquashedInsts                 110                       # Number of squashed instructions handled by decode
system.cpu12.rename.SquashCycles                  136                       # Number of cycles rename is squashing
system.cpu12.rename.IdleCycles                   2584                       # Number of cycles rename is idle
system.cpu12.rename.BlockCycles                  1206                       # Number of cycles rename is blocking
system.cpu12.rename.serializeStallCycles         1414                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.RunCycles                    2372                       # Number of cycles rename is running
system.cpu12.rename.UnblockCycles                4709                       # Number of cycles rename is unblocking
system.cpu12.rename.RenamedInsts                22280                       # Number of instructions processed by rename
system.cpu12.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu12.rename.IQFullEvents                 4623                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.LQFullEvents                    6                       # Number of times rename has blocked due to LQ full
system.cpu12.rename.RenamedOperands             34324                       # Number of destination operands rename has renamed
system.cpu12.rename.RenameLookups              108236                       # Number of register rename lookups that rename has made
system.cpu12.rename.int_rename_lookups          31380                       # Number of integer rename lookups
system.cpu12.rename.CommittedMaps               27786                       # Number of HB maps that are committed
system.cpu12.rename.UndoneMaps                   6534                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.serializingInsts               50                       # count of serializing insts renamed
system.cpu12.rename.tempSerializingInsts           51                       # count of temporary serializing insts renamed
system.cpu12.rename.skidInsts                    9176                       # count of insts added to the skid buffer
system.cpu12.memDep0.insertedLoads               3919                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores               975                       # Number of stores inserted to the mem dependence unit.
system.cpu12.memDep0.conflictingLoads             196                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores             67                       # Number of conflicting stores.
system.cpu12.iq.iqInstsAdded                    21485                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqNonSpecInstsAdded                63                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqInstsIssued                   17683                       # Number of instructions issued
system.cpu12.iq.iqSquashedInstsIssued             593                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedInstsExamined          4741                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedOperandsExamined        19737                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.issued_per_cycle::samples        12421                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       1.423637                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      0.885508                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0              3353     26.99%     26.99% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1               453      3.65%     30.64% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2              8615     69.36%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total         12421                       # Number of insts issued each cycle
system.cpu12.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu12.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu               13267     75.03%     75.03% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult                772      4.37%     79.39% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   0      0.00%     79.39% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd                 0      0.00%     79.39% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 0      0.00%     79.39% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     79.39% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult                0      0.00%     79.39% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv                 0      0.00%     79.39% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     79.39% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     79.39% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     79.39% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu                  0      0.00%     79.39% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     79.39% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     79.39% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 0      0.00%     79.39% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     79.39% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     79.39% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     79.39% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     79.39% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     79.39% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd             0      0.00%     79.39% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     79.39% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     79.39% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt             0      0.00%     79.39% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     79.39% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.39% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     79.39% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.39% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.39% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead               3208     18.14%     97.53% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite               436      2.47%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total                17683                       # Type of FU issued
system.cpu12.iq.rate                         1.282399                       # Inst issue rate
system.cpu12.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.int_inst_queue_reads            48378                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_writes           26295                       # Number of integer instruction queue writes
system.cpu12.iq.int_inst_queue_wakeup_accesses        17457                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu12.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.int_alu_accesses                17683                       # Number of integer alu accesses
system.cpu12.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu12.iew.lsq.thread0.forwLoads              9                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.squashedLoads         1044                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.squashedStores          588                       # Number of stores squashed
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.cacheBlocked           21                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewSquashCycles                  136                       # Number of cycles IEW is squashing
system.cpu12.iew.iewBlockCycles                   520                       # Number of cycles IEW is blocking
system.cpu12.iew.iewUnblockCycles                 504                       # Number of cycles IEW is unblocking
system.cpu12.iew.iewDispatchedInsts             21551                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewDispSquashedInsts               8                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispLoadInsts                3919                       # Number of dispatched load instructions
system.cpu12.iew.iewDispStoreInsts                975                       # Number of dispatched store instructions
system.cpu12.iew.iewDispNonSpecInsts               35                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewLSQFullEvents                 503                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.memOrderViolationEvents            6                       # Number of memory order violations
system.cpu12.iew.predictedTakenIncorrect           37                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.predictedNotTakenIncorrect           91                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.branchMispredicts                128                       # Number of branch mispredicts detected at execute
system.cpu12.iew.iewExecutedInsts               17610                       # Number of executed instructions
system.cpu12.iew.iewExecLoadInsts                3157                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts              71                       # Number of squashed instructions skipped in execute
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.exec_nop                           3                       # number of nop insts executed
system.cpu12.iew.exec_refs                       3583                       # number of memory reference insts executed
system.cpu12.iew.exec_branches                   3353                       # Number of branches executed
system.cpu12.iew.exec_stores                      426                       # Number of stores executed
system.cpu12.iew.exec_rate                   1.277105                       # Inst execution rate
system.cpu12.iew.wb_sent                        17489                       # cumulative count of insts sent to commit
system.cpu12.iew.wb_count                       17457                       # cumulative count of insts written-back
system.cpu12.iew.wb_producers                   13144                       # num instructions producing a value
system.cpu12.iew.wb_consumers                   25106                       # num instructions consuming a value
system.cpu12.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu12.iew.wb_rate                     1.266009                       # insts written-back per cycle
system.cpu12.iew.wb_fanout                   0.523540                       # average fanout of values written-back
system.cpu12.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu12.commit.commitSquashedInsts          4681                       # The number of squashed insts skipped by commit
system.cpu12.commit.commitNonSpecStalls            50                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.branchMispredicts             117                       # The number of times a branch was mispredicted
system.cpu12.commit.committed_per_cycle::samples        11765                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     1.428559                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     1.833590                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0         4499     38.24%     38.24% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1         3751     31.88%     70.12% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2         1138      9.67%     79.80% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3         1031      8.76%     88.56% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4           24      0.20%     88.76% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5          946      8.04%     96.80% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6           43      0.37%     97.17% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7           61      0.52%     97.69% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8          272      2.31%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total        11765                       # Number of insts commited each cycle
system.cpu12.commit.committedInsts              16301                       # Number of instructions committed
system.cpu12.commit.committedOps                16807                       # Number of ops (including micro ops) committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.refs                         3262                       # Number of memory references committed
system.cpu12.commit.loads                        2875                       # Number of loads committed
system.cpu12.commit.membars                        23                       # Number of memory barriers committed
system.cpu12.commit.branches                     3274                       # Number of branches committed
system.cpu12.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu12.commit.int_insts                   13620                       # Number of committed integer instructions.
system.cpu12.commit.function_calls                 55                       # Number of function calls committed.
system.cpu12.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu          12774     76.00%     76.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult           771      4.59%     80.59% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              0      0.00%     80.59% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd            0      0.00%     80.59% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            0      0.00%     80.59% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     80.59% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult            0      0.00%     80.59% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv            0      0.00%     80.59% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     80.59% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     80.59% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     80.59% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu             0      0.00%     80.59% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     80.59% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     80.59% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            0      0.00%     80.59% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     80.59% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     80.59% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     80.59% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     80.59% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     80.59% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     80.59% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     80.59% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     80.59% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     80.59% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     80.59% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     80.59% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     80.59% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.59% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.59% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead          2875     17.11%     97.70% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite          387      2.30%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total           16807                       # Class of committed instruction
system.cpu12.commit.bw_lim_events                 272                       # number cycles where commit BW limit reached
system.cpu12.rob.rob_reads                      32799                       # The number of ROB reads
system.cpu12.rob.rob_writes                     43700                       # The number of ROB writes
system.cpu12.timesIdled                            23                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.idleCycles                          1368                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.quiesceCycles                      88671                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.committedInsts                     16301                       # Number of Instructions Simulated
system.cpu12.committedOps                       16807                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             0.845899                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       0.845899                       # CPI: Total CPI of All Threads
system.cpu12.ipc                             1.182174                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       1.182174                       # IPC: Total IPC of All Threads
system.cpu12.int_regfile_reads                  24578                       # number of integer regfile reads
system.cpu12.int_regfile_writes                  9617                       # number of integer regfile writes
system.cpu12.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu12.cc_regfile_reads                   61956                       # number of cc regfile reads
system.cpu12.cc_regfile_writes                  19048                       # number of cc regfile writes
system.cpu12.misc_regfile_reads                  4260                       # number of misc regfile reads
system.cpu12.misc_regfile_writes                   59                       # number of misc regfile writes
system.cpu12.dcache.tags.replacements               0                       # number of replacements
system.cpu12.dcache.tags.tagsinuse           6.588416                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs              3316                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs              64                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           51.812500                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data     6.588416                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.012868                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.012868                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.125000                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses            7075                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses           7075                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::cpu12.data         2972                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total          2972                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::cpu12.data          344                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total          344                       # number of WriteReq hits
system.cpu12.dcache.SoftPFReq_hits::cpu12.data            2                       # number of SoftPFReq hits
system.cpu12.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu12.dcache.LoadLockedReq_hits::cpu12.data            2                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu12.dcache.demand_hits::cpu12.data         3316                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total           3316                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::cpu12.data         3318                       # number of overall hits
system.cpu12.dcache.overall_hits::total          3318                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::cpu12.data          130                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total          130                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::cpu12.data           27                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total           27                       # number of WriteReq misses
system.cpu12.dcache.SoftPFReq_misses::cpu12.data            1                       # number of SoftPFReq misses
system.cpu12.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data           12                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total           12                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::cpu12.data            4                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::cpu12.data          157                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total          157                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::cpu12.data          158                       # number of overall misses
system.cpu12.dcache.overall_misses::total          158                       # number of overall misses
system.cpu12.dcache.ReadReq_miss_latency::cpu12.data      4373502                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total      4373502                       # number of ReadReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::cpu12.data      3771750                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total      3771750                       # number of WriteReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::cpu12.data        51500                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total        51500                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::cpu12.data        12000                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::cpu12.data         5000                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::total         5000                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.demand_miss_latency::cpu12.data      8145252                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total      8145252                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::cpu12.data      8145252                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total      8145252                       # number of overall miss cycles
system.cpu12.dcache.ReadReq_accesses::cpu12.data         3102                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total         3102                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::cpu12.data          371                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total          371                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.SoftPFReq_accesses::cpu12.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu12.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::cpu12.data         3473                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total         3473                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::cpu12.data         3476                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total         3476                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data     0.041908                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.041908                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data     0.072776                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.072776                       # miss rate for WriteReq accesses
system.cpu12.dcache.SoftPFReq_miss_rate::cpu12.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu12.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data     0.857143                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.857143                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data            1                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::cpu12.data     0.045206                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.045206                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.045455                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.045455                       # miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::cpu12.data 33642.323077                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 33642.323077                       # average ReadReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::cpu12.data 139694.444444                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 139694.444444                       # average WriteReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::cpu12.data  4291.666667                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total  4291.666667                       # average LoadLockedReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::cpu12.data         3000                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total         3000                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::cpu12.data          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.demand_avg_miss_latency::cpu12.data 51880.585987                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 51880.585987                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::cpu12.data 51552.227848                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 51552.227848                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets          158                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          158                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.ReadReq_mshr_hits::cpu12.data           66                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total           66                       # number of ReadReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::cpu12.data           17                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total           17                       # number of WriteReq MSHR hits
system.cpu12.dcache.demand_mshr_hits::cpu12.data           83                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total           83                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::cpu12.data           83                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total           83                       # number of overall MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::cpu12.data           64                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total           64                       # number of ReadReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::cpu12.data           10                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu12.dcache.SoftPFReq_mshr_misses::cpu12.data            1                       # number of SoftPFReq MSHR misses
system.cpu12.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::cpu12.data           12                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total           12                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::cpu12.data            4                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.demand_mshr_misses::cpu12.data           74                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total           74                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::cpu12.data           75                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total           75                       # number of overall MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::cpu12.data       727749                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total       727749                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::cpu12.data      1184250                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total      1184250                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.SoftPFReq_mshr_miss_latency::cpu12.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu12.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::cpu12.data        33500                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total        33500                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::cpu12.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::cpu12.data         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::total         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::cpu12.data      1911999                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total      1911999                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::cpu12.data      1914499                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total      1914499                       # number of overall MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::cpu12.data     0.020632                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.020632                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::cpu12.data     0.026954                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.026954                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.SoftPFReq_mshr_miss_rate::cpu12.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu12.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::cpu12.data     0.857143                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total     0.857143                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::cpu12.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_mshr_miss_rate::cpu12.data     0.021307                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.021307                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::cpu12.data     0.021577                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.021577                       # mshr miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::cpu12.data 11371.078125                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 11371.078125                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::cpu12.data       118425                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total       118425                       # average WriteReq mshr miss latency
system.cpu12.dcache.SoftPFReq_avg_mshr_miss_latency::cpu12.data         2500                       # average SoftPFReq mshr miss latency
system.cpu12.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu12.data  2791.666667                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total  2791.666667                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::cpu12.data         1875                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total         1875                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu12.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::cpu12.data 25837.824324                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 25837.824324                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::cpu12.data 25526.653333                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 25526.653333                       # average overall mshr miss latency
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements               0                       # number of replacements
system.cpu12.icache.tags.tagsinuse           6.361742                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs              1443                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs              57                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs           25.315789                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst     6.361742                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.012425                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.012425                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.111328                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses            3077                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses           3077                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::cpu12.inst         1443                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total          1443                       # number of ReadReq hits
system.cpu12.icache.demand_hits::cpu12.inst         1443                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total           1443                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::cpu12.inst         1443                       # number of overall hits
system.cpu12.icache.overall_hits::total          1443                       # number of overall hits
system.cpu12.icache.ReadReq_misses::cpu12.inst           67                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total           67                       # number of ReadReq misses
system.cpu12.icache.demand_misses::cpu12.inst           67                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total           67                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::cpu12.inst           67                       # number of overall misses
system.cpu12.icache.overall_misses::total           67                       # number of overall misses
system.cpu12.icache.ReadReq_miss_latency::cpu12.inst      1899989                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total      1899989                       # number of ReadReq miss cycles
system.cpu12.icache.demand_miss_latency::cpu12.inst      1899989                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total      1899989                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::cpu12.inst      1899989                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total      1899989                       # number of overall miss cycles
system.cpu12.icache.ReadReq_accesses::cpu12.inst         1510                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total         1510                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::cpu12.inst         1510                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total         1510                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::cpu12.inst         1510                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total         1510                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst     0.044371                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.044371                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::cpu12.inst     0.044371                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.044371                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.044371                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.044371                       # miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_miss_latency::cpu12.inst 28358.044776                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 28358.044776                       # average ReadReq miss latency
system.cpu12.icache.demand_avg_miss_latency::cpu12.inst 28358.044776                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 28358.044776                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::cpu12.inst 28358.044776                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 28358.044776                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.ReadReq_mshr_hits::cpu12.inst           10                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu12.icache.demand_mshr_hits::cpu12.inst           10                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::cpu12.inst           10                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::cpu12.inst           57                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu12.icache.demand_mshr_misses::cpu12.inst           57                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::cpu12.inst           57                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::cpu12.inst      1597011                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total      1597011                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::cpu12.inst      1597011                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total      1597011                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::cpu12.inst      1597011                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total      1597011                       # number of overall MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::cpu12.inst     0.037748                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.037748                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.demand_mshr_miss_rate::cpu12.inst     0.037748                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.037748                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::cpu12.inst     0.037748                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.037748                       # mshr miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::cpu12.inst 28017.736842                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 28017.736842                       # average ReadReq mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::cpu12.inst 28017.736842                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 28017.736842                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::cpu12.inst 28017.736842                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 28017.736842                       # average overall mshr miss latency
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.branchPred.lookups                  4400                       # Number of BP lookups
system.cpu13.branchPred.condPredicted            3988                       # Number of conditional branches predicted
system.cpu13.branchPred.condIncorrect             147                       # Number of conditional branches incorrect
system.cpu13.branchPred.BTBLookups               2608                       # Number of BTB lookups
system.cpu13.branchPred.BTBHits                  2242                       # Number of BTB hits
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct           85.966258                       # BTB Hit Percentage
system.cpu13.branchPred.usedRAS                   145                       # Number of times the RAS was used to get a target.
system.cpu13.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu13.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.inst_hits                          0                       # ITB inst hits
system.cpu13.dtb.inst_misses                        0                       # ITB inst misses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.dtb.hits                               0                       # DTB hits
system.cpu13.dtb.misses                             0                       # DTB misses
system.cpu13.dtb.accesses                           0                       # DTB accesses
system.cpu13.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.itb.walker.walks                       0                       # Table walker walks requested
system.cpu13.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.inst_hits                          0                       # ITB inst hits
system.cpu13.itb.inst_misses                        0                       # ITB inst misses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.itb.hits                               0                       # DTB hits
system.cpu13.itb.misses                             0                       # DTB misses
system.cpu13.itb.accesses                           0                       # DTB accesses
system.cpu13.numCycles                          13213                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.fetch.icacheStallCycles             2331                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.Insts                        23667                       # Number of instructions fetch has processed
system.cpu13.fetch.Branches                      4400                       # Number of branches that fetch encountered
system.cpu13.fetch.predictedBranches             2387                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.Cycles                        9099                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.SquashCycles                   333                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu13.fetch.CacheLines                    1501                       # Number of cache lines fetched
system.cpu13.fetch.IcacheSquashes                  52                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.rateDist::samples            11604                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            2.176060                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           3.353454                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0                   7705     66.40%     66.40% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                    368      3.17%     69.57% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2                     94      0.81%     70.38% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                    161      1.39%     71.77% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::4                    187      1.61%     73.38% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::5                    162      1.40%     74.78% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::6                    149      1.28%     76.06% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::7                    464      4.00%     80.06% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::8                   2314     19.94%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total              11604                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.branchRate                0.333005                       # Number of branch fetches per cycle
system.cpu13.fetch.rate                      1.791190                       # Number of inst fetches per cycle
system.cpu13.decode.IdleCycles                   1907                       # Number of cycles decode is idle
system.cpu13.decode.BlockedCycles                6473                       # Number of cycles decode is blocked
system.cpu13.decode.RunCycles                    1221                       # Number of cycles decode is running
system.cpu13.decode.UnblockCycles                1866                       # Number of cycles decode is unblocking
system.cpu13.decode.SquashCycles                  137                       # Number of cycles decode is squashing
system.cpu13.decode.BranchResolved                190                       # Number of times decode resolved a branch
system.cpu13.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu13.decode.DecodedInsts                22865                       # Number of instructions handled by decode
system.cpu13.decode.SquashedInsts                 106                       # Number of squashed instructions handled by decode
system.cpu13.rename.SquashCycles                  137                       # Number of cycles rename is squashing
system.cpu13.rename.IdleCycles                   2574                       # Number of cycles rename is idle
system.cpu13.rename.BlockCycles                   717                       # Number of cycles rename is blocking
system.cpu13.rename.serializeStallCycles         1114                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.RunCycles                    2377                       # Number of cycles rename is running
system.cpu13.rename.UnblockCycles                4685                       # Number of cycles rename is unblocking
system.cpu13.rename.RenamedInsts                22267                       # Number of instructions processed by rename
system.cpu13.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu13.rename.IQFullEvents                 4609                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.LQFullEvents                    5                       # Number of times rename has blocked due to LQ full
system.cpu13.rename.RenamedOperands             34323                       # Number of destination operands rename has renamed
system.cpu13.rename.RenameLookups              108281                       # Number of register rename lookups that rename has made
system.cpu13.rename.int_rename_lookups          31379                       # Number of integer rename lookups
system.cpu13.rename.CommittedMaps               27691                       # Number of HB maps that are committed
system.cpu13.rename.UndoneMaps                   6621                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.serializingInsts               39                       # count of serializing insts renamed
system.cpu13.rename.tempSerializingInsts           40                       # count of temporary serializing insts renamed
system.cpu13.rename.skidInsts                    9075                       # count of insts added to the skid buffer
system.cpu13.memDep0.insertedLoads               3960                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores               935                       # Number of stores inserted to the mem dependence unit.
system.cpu13.memDep0.conflictingLoads             245                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores            107                       # Number of conflicting stores.
system.cpu13.iq.iqInstsAdded                    21466                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqNonSpecInstsAdded                54                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqInstsIssued                   17613                       # Number of instructions issued
system.cpu13.iq.iqSquashedInstsIssued             617                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedInstsExamined          4760                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedOperandsExamined        19931                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.issued_per_cycle::samples        11604                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       1.517839                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      0.833523                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0              2582     22.25%     22.25% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1               431      3.71%     25.97% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2              8591     74.03%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total         11604                       # Number of insts issued each cycle
system.cpu13.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu13.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu               13209     75.00%     75.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult                772      4.38%     79.38% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   0      0.00%     79.38% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd                 0      0.00%     79.38% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 0      0.00%     79.38% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     79.38% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult                0      0.00%     79.38% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv                 0      0.00%     79.38% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     79.38% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     79.38% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     79.38% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu                  0      0.00%     79.38% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     79.38% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     79.38% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 0      0.00%     79.38% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     79.38% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     79.38% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     79.38% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     79.38% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     79.38% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd             0      0.00%     79.38% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     79.38% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     79.38% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt             0      0.00%     79.38% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     79.38% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.38% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     79.38% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.38% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.38% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead               3197     18.15%     97.53% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite               435      2.47%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total                17613                       # Type of FU issued
system.cpu13.iq.rate                         1.333005                       # Inst issue rate
system.cpu13.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.int_inst_queue_reads            47445                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_writes           26286                       # Number of integer instruction queue writes
system.cpu13.iq.int_inst_queue_wakeup_accesses        17391                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu13.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.int_alu_accesses                17613                       # Number of integer alu accesses
system.cpu13.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu13.iew.lsq.thread0.forwLoads              9                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.squashedLoads         1088                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.squashedStores          553                       # Number of stores squashed
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.cacheBlocked           30                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewSquashCycles                  137                       # Number of cycles IEW is squashing
system.cpu13.iew.iewBlockCycles                   523                       # Number of cycles IEW is blocking
system.cpu13.iew.iewUnblockCycles                 101                       # Number of cycles IEW is unblocking
system.cpu13.iew.iewDispatchedInsts             21523                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispLoadInsts                3960                       # Number of dispatched load instructions
system.cpu13.iew.iewDispStoreInsts                935                       # Number of dispatched store instructions
system.cpu13.iew.iewDispNonSpecInsts               21                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewLSQFullEvents                 100                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.memOrderViolationEvents            6                       # Number of memory order violations
system.cpu13.iew.predictedTakenIncorrect           38                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.predictedNotTakenIncorrect           91                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.branchMispredicts                129                       # Number of branch mispredicts detected at execute
system.cpu13.iew.iewExecutedInsts               17548                       # Number of executed instructions
system.cpu13.iew.iewExecLoadInsts                3155                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts              63                       # Number of squashed instructions skipped in execute
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.exec_nop                           3                       # number of nop insts executed
system.cpu13.iew.exec_refs                       3579                       # number of memory reference insts executed
system.cpu13.iew.exec_branches                   3337                       # Number of branches executed
system.cpu13.iew.exec_stores                      424                       # Number of stores executed
system.cpu13.iew.exec_rate                   1.328086                       # Inst execution rate
system.cpu13.iew.wb_sent                        17426                       # cumulative count of insts sent to commit
system.cpu13.iew.wb_count                       17391                       # cumulative count of insts written-back
system.cpu13.iew.wb_producers                   13102                       # num instructions producing a value
system.cpu13.iew.wb_consumers                   25050                       # num instructions consuming a value
system.cpu13.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu13.iew.wb_rate                     1.316204                       # insts written-back per cycle
system.cpu13.iew.wb_fanout                   0.523034                       # average fanout of values written-back
system.cpu13.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu13.commit.commitSquashedInsts          4699                       # The number of squashed insts skipped by commit
system.cpu13.commit.commitNonSpecStalls            41                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.branchMispredicts             118                       # The number of times a branch was mispredicted
system.cpu13.commit.committed_per_cycle::samples        10944                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     1.531433                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     1.848042                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0         3682     33.64%     33.64% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1         3740     34.17%     67.82% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2         1135     10.37%     78.19% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3         1047      9.57%     87.76% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4           55      0.50%     88.26% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5          916      8.37%     96.63% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6           43      0.39%     97.02% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7           57      0.52%     97.54% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8          269      2.46%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total        10944                       # Number of insts commited each cycle
system.cpu13.commit.committedInsts              16245                       # Number of instructions committed
system.cpu13.commit.committedOps                16760                       # Number of ops (including micro ops) committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.refs                         3254                       # Number of memory references committed
system.cpu13.commit.loads                        2872                       # Number of loads committed
system.cpu13.commit.membars                        24                       # Number of memory barriers committed
system.cpu13.commit.branches                     3261                       # Number of branches committed
system.cpu13.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu13.commit.int_insts                   13587                       # Number of committed integer instructions.
system.cpu13.commit.function_calls                 56                       # Number of function calls committed.
system.cpu13.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu          12735     75.98%     75.98% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult           771      4.60%     80.58% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              0      0.00%     80.58% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd            0      0.00%     80.58% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            0      0.00%     80.58% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     80.58% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult            0      0.00%     80.58% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv            0      0.00%     80.58% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     80.58% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     80.58% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     80.58% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu             0      0.00%     80.58% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     80.58% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     80.58% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            0      0.00%     80.58% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     80.58% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     80.58% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     80.58% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     80.58% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     80.58% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     80.58% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     80.58% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     80.58% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     80.58% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     80.58% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     80.58% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     80.58% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.58% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.58% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead          2872     17.14%     97.72% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite          382      2.28%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total           16760                       # Class of committed instruction
system.cpu13.commit.bw_lim_events                 269                       # number cycles where commit BW limit reached
system.cpu13.rob.rob_reads                      31952                       # The number of ROB reads
system.cpu13.rob.rob_writes                     43643                       # The number of ROB writes
system.cpu13.timesIdled                            22                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.idleCycles                          1609                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.quiesceCycles                      89247                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.committedInsts                     16245                       # Number of Instructions Simulated
system.cpu13.committedOps                       16760                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             0.813358                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       0.813358                       # CPI: Total CPI of All Threads
system.cpu13.ipc                             1.229471                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       1.229471                       # IPC: Total IPC of All Threads
system.cpu13.int_regfile_reads                  24496                       # number of integer regfile reads
system.cpu13.int_regfile_writes                  9591                       # number of integer regfile writes
system.cpu13.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu13.cc_regfile_reads                   61731                       # number of cc regfile reads
system.cpu13.cc_regfile_writes                  18953                       # number of cc regfile writes
system.cpu13.misc_regfile_reads                  4240                       # number of misc regfile reads
system.cpu13.misc_regfile_writes                   14                       # number of misc regfile writes
system.cpu13.dcache.tags.replacements               0                       # number of replacements
system.cpu13.dcache.tags.tagsinuse           6.441525                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs              3324                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs              63                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           52.761905                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data     6.441525                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.012581                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.012581                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024           63                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.123047                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses            7056                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses           7056                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::cpu13.data         2975                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total          2975                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::cpu13.data          348                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total          348                       # number of WriteReq hits
system.cpu13.dcache.SoftPFReq_hits::cpu13.data            2                       # number of SoftPFReq hits
system.cpu13.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu13.dcache.demand_hits::cpu13.data         3323                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total           3323                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::cpu13.data         3325                       # number of overall hits
system.cpu13.dcache.overall_hits::total          3325                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::cpu13.data          129                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total          129                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::cpu13.data           28                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total           28                       # number of WriteReq misses
system.cpu13.dcache.SoftPFReq_misses::cpu13.data            1                       # number of SoftPFReq misses
system.cpu13.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data            3                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::cpu13.data            3                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::cpu13.data          157                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total          157                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::cpu13.data          158                       # number of overall misses
system.cpu13.dcache.overall_misses::total          158                       # number of overall misses
system.cpu13.dcache.ReadReq_miss_latency::cpu13.data      3618000                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total      3618000                       # number of ReadReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::cpu13.data      3205750                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total      3205750                       # number of WriteReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::cpu13.data        12000                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total        12000                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::cpu13.data        12000                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu13.dcache.demand_miss_latency::cpu13.data      6823750                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total      6823750                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::cpu13.data      6823750                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total      6823750                       # number of overall miss cycles
system.cpu13.dcache.ReadReq_accesses::cpu13.data         3104                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total         3104                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::cpu13.data          376                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total          376                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.SoftPFReq_accesses::cpu13.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu13.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::cpu13.data         3480                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total         3480                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::cpu13.data         3483                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total         3483                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data     0.041559                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.041559                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data     0.074468                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.074468                       # miss rate for WriteReq accesses
system.cpu13.dcache.SoftPFReq_miss_rate::cpu13.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu13.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data            1                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data            1                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::cpu13.data     0.045115                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.045115                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.045363                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.045363                       # miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::cpu13.data 28046.511628                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 28046.511628                       # average ReadReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::cpu13.data 114491.071429                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 114491.071429                       # average WriteReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::cpu13.data         4000                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total         4000                       # average LoadLockedReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::cpu13.data         4000                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu13.dcache.demand_avg_miss_latency::cpu13.data 43463.375796                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 43463.375796                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::cpu13.data 43188.291139                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 43188.291139                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs           12                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets           81                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               3                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs            4                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets           81                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.ReadReq_mshr_hits::cpu13.data           64                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total           64                       # number of ReadReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::cpu13.data           18                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total           18                       # number of WriteReq MSHR hits
system.cpu13.dcache.demand_mshr_hits::cpu13.data           82                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total           82                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::cpu13.data           82                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total           82                       # number of overall MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::cpu13.data           65                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total           65                       # number of ReadReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::cpu13.data           10                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu13.dcache.SoftPFReq_mshr_misses::cpu13.data            1                       # number of SoftPFReq MSHR misses
system.cpu13.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::cpu13.data            3                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::cpu13.data            3                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.demand_mshr_misses::cpu13.data           75                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total           75                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::cpu13.data           76                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total           76                       # number of overall MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::cpu13.data       749500                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total       749500                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::cpu13.data       950250                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total       950250                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.SoftPFReq_mshr_miss_latency::cpu13.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu13.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::cpu13.data         7500                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total         7500                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::cpu13.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::cpu13.data      1699750                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total      1699750                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::cpu13.data      1702250                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total      1702250                       # number of overall MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::cpu13.data     0.020941                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.020941                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::cpu13.data     0.026596                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.026596                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.SoftPFReq_mshr_miss_rate::cpu13.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu13.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::cpu13.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::cpu13.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_mshr_miss_rate::cpu13.data     0.021552                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.021552                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::cpu13.data     0.021820                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.021820                       # mshr miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::cpu13.data 11530.769231                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 11530.769231                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::cpu13.data        95025                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total        95025                       # average WriteReq mshr miss latency
system.cpu13.dcache.SoftPFReq_avg_mshr_miss_latency::cpu13.data         2500                       # average SoftPFReq mshr miss latency
system.cpu13.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu13.data         2500                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total         2500                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::cpu13.data         2500                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::cpu13.data 22663.333333                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 22663.333333                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::cpu13.data 22398.026316                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 22398.026316                       # average overall mshr miss latency
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements               0                       # number of replacements
system.cpu13.icache.tags.tagsinuse           6.079871                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs              1435                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs              55                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs           26.090909                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst     6.079871                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.011875                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.011875                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses            3057                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses           3057                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::cpu13.inst         1435                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total          1435                       # number of ReadReq hits
system.cpu13.icache.demand_hits::cpu13.inst         1435                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total           1435                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::cpu13.inst         1435                       # number of overall hits
system.cpu13.icache.overall_hits::total          1435                       # number of overall hits
system.cpu13.icache.ReadReq_misses::cpu13.inst           66                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total           66                       # number of ReadReq misses
system.cpu13.icache.demand_misses::cpu13.inst           66                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total           66                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::cpu13.inst           66                       # number of overall misses
system.cpu13.icache.overall_misses::total           66                       # number of overall misses
system.cpu13.icache.ReadReq_miss_latency::cpu13.inst      1944470                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total      1944470                       # number of ReadReq miss cycles
system.cpu13.icache.demand_miss_latency::cpu13.inst      1944470                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total      1944470                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::cpu13.inst      1944470                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total      1944470                       # number of overall miss cycles
system.cpu13.icache.ReadReq_accesses::cpu13.inst         1501                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total         1501                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::cpu13.inst         1501                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total         1501                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::cpu13.inst         1501                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total         1501                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst     0.043971                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.043971                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::cpu13.inst     0.043971                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.043971                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.043971                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.043971                       # miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_miss_latency::cpu13.inst 29461.666667                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 29461.666667                       # average ReadReq miss latency
system.cpu13.icache.demand_avg_miss_latency::cpu13.inst 29461.666667                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 29461.666667                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::cpu13.inst 29461.666667                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 29461.666667                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.ReadReq_mshr_hits::cpu13.inst           11                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu13.icache.demand_mshr_hits::cpu13.inst           11                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::cpu13.inst           11                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::cpu13.inst           55                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu13.icache.demand_mshr_misses::cpu13.inst           55                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::cpu13.inst           55                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::cpu13.inst      1534269                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total      1534269                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::cpu13.inst      1534269                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total      1534269                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::cpu13.inst      1534269                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total      1534269                       # number of overall MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::cpu13.inst     0.036642                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.036642                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.demand_mshr_miss_rate::cpu13.inst     0.036642                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.036642                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::cpu13.inst     0.036642                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.036642                       # mshr miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::cpu13.inst 27895.800000                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 27895.800000                       # average ReadReq mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::cpu13.inst 27895.800000                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 27895.800000                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::cpu13.inst 27895.800000                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 27895.800000                       # average overall mshr miss latency
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.branchPred.lookups                  4124                       # Number of BP lookups
system.cpu14.branchPred.condPredicted            3789                       # Number of conditional branches predicted
system.cpu14.branchPred.condIncorrect             150                       # Number of conditional branches incorrect
system.cpu14.branchPred.BTBLookups               2399                       # Number of BTB lookups
system.cpu14.branchPred.BTBHits                  2113                       # Number of BTB hits
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct           88.078366                       # BTB Hit Percentage
system.cpu14.branchPred.usedRAS                   113                       # Number of times the RAS was used to get a target.
system.cpu14.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu14.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.inst_hits                          0                       # ITB inst hits
system.cpu14.dtb.inst_misses                        0                       # ITB inst misses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.dtb.hits                               0                       # DTB hits
system.cpu14.dtb.misses                             0                       # DTB misses
system.cpu14.dtb.accesses                           0                       # DTB accesses
system.cpu14.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.itb.walker.walks                       0                       # Table walker walks requested
system.cpu14.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.inst_hits                          0                       # ITB inst hits
system.cpu14.itb.inst_misses                        0                       # ITB inst misses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.itb.hits                               0                       # DTB hits
system.cpu14.itb.misses                             0                       # DTB misses
system.cpu14.itb.accesses                           0                       # DTB accesses
system.cpu14.numCycles                          12669                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.fetch.icacheStallCycles             2270                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.Insts                        23145                       # Number of instructions fetch has processed
system.cpu14.fetch.Branches                      4124                       # Number of branches that fetch encountered
system.cpu14.fetch.predictedBranches             2226                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.Cycles                        8855                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.SquashCycles                   335                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu14.fetch.CacheLines                    1453                       # Number of cache lines fetched
system.cpu14.fetch.IcacheSquashes                  55                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.rateDist::samples            11300                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            2.165221                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           3.393826                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0                   7753     68.61%     68.61% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                    145      1.28%     69.89% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                     84      0.74%     70.64% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                    129      1.14%     71.78% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::4                    208      1.84%     73.62% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::5                    133      1.18%     74.80% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::6                    131      1.16%     75.96% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::7                    252      2.23%     78.19% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::8                   2465     21.81%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total              11300                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.branchRate                0.325519                       # Number of branch fetches per cycle
system.cpu14.fetch.rate                      1.826900                       # Number of inst fetches per cycle
system.cpu14.decode.IdleCycles                   1875                       # Number of cycles decode is idle
system.cpu14.decode.BlockedCycles                6293                       # Number of cycles decode is blocked
system.cpu14.decode.RunCycles                    1238                       # Number of cycles decode is running
system.cpu14.decode.UnblockCycles                1756                       # Number of cycles decode is unblocking
system.cpu14.decode.SquashCycles                  138                       # Number of cycles decode is squashing
system.cpu14.decode.BranchResolved                155                       # Number of times decode resolved a branch
system.cpu14.decode.BranchMispred                  30                       # Number of times decode detected a branch misprediction
system.cpu14.decode.DecodedInsts                22242                       # Number of instructions handled by decode
system.cpu14.decode.SquashedInsts                  99                       # Number of squashed instructions handled by decode
system.cpu14.rename.SquashCycles                  138                       # Number of cycles rename is squashing
system.cpu14.rename.IdleCycles                   2499                       # Number of cycles rename is idle
system.cpu14.rename.BlockCycles                  1034                       # Number of cycles rename is blocking
system.cpu14.rename.serializeStallCycles          915                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.RunCycles                    2326                       # Number of cycles rename is running
system.cpu14.rename.UnblockCycles                4388                       # Number of cycles rename is unblocking
system.cpu14.rename.RenamedInsts                21650                       # Number of instructions processed by rename
system.cpu14.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu14.rename.IQFullEvents                 4312                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.LQFullEvents                    6                       # Number of times rename has blocked due to LQ full
system.cpu14.rename.RenamedOperands             33066                       # Number of destination operands rename has renamed
system.cpu14.rename.RenameLookups              105430                       # Number of register rename lookups that rename has made
system.cpu14.rename.int_rename_lookups          30792                       # Number of integer rename lookups
system.cpu14.rename.CommittedMaps               26130                       # Number of HB maps that are committed
system.cpu14.rename.UndoneMaps                   6935                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.serializingInsts               25                       # count of serializing insts renamed
system.cpu14.rename.tempSerializingInsts           25                       # count of temporary serializing insts renamed
system.cpu14.rename.skidInsts                    8384                       # count of insts added to the skid buffer
system.cpu14.memDep0.insertedLoads               3903                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores               880                       # Number of stores inserted to the mem dependence unit.
system.cpu14.memDep0.conflictingLoads             268                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores            104                       # Number of conflicting stores.
system.cpu14.iq.iqInstsAdded                    20697                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqNonSpecInstsAdded                48                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqInstsIssued                   16639                       # Number of instructions issued
system.cpu14.iq.iqSquashedInstsIssued             628                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedInstsExamined          4902                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedOperandsExamined        20980                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.issued_per_cycle::samples        11300                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       1.472478                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      0.860087                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0              2771     24.52%     24.52% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1               419      3.71%     28.23% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2              8110     71.77%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total         11300                       # Number of insts issued each cycle
system.cpu14.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu14.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu               12445     74.79%     74.79% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult                772      4.64%     79.43% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   0      0.00%     79.43% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd                 0      0.00%     79.43% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 0      0.00%     79.43% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     79.43% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult                0      0.00%     79.43% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv                 0      0.00%     79.43% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     79.43% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     79.43% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     79.43% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu                  0      0.00%     79.43% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     79.43% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     79.43% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 0      0.00%     79.43% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     79.43% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     79.43% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     79.43% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     79.43% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     79.43% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd             0      0.00%     79.43% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     79.43% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     79.43% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt             0      0.00%     79.43% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     79.43% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.43% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     79.43% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.43% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.43% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead               3043     18.29%     97.72% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite               379      2.28%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total                16639                       # Type of FU issued
system.cpu14.iq.rate                         1.313363                       # Inst issue rate
system.cpu14.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.int_inst_queue_reads            45204                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_writes           25653                       # Number of integer instruction queue writes
system.cpu14.iq.int_inst_queue_wakeup_accesses        16433                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu14.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.int_alu_accesses                16639                       # Number of integer alu accesses
system.cpu14.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu14.iew.lsq.thread0.forwLoads              9                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.squashedLoads         1168                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.squashedStores          534                       # Number of stores squashed
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.cacheBlocked           19                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewSquashCycles                  138                       # Number of cycles IEW is squashing
system.cpu14.iew.iewBlockCycles                   541                       # Number of cycles IEW is blocking
system.cpu14.iew.iewUnblockCycles                 407                       # Number of cycles IEW is unblocking
system.cpu14.iew.iewDispatchedInsts             20748                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispLoadInsts                3903                       # Number of dispatched load instructions
system.cpu14.iew.iewDispStoreInsts                880                       # Number of dispatched store instructions
system.cpu14.iew.iewDispNonSpecInsts               20                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewLSQFullEvents                 406                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.memOrderViolationEvents            6                       # Number of memory order violations
system.cpu14.iew.predictedTakenIncorrect           37                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.predictedNotTakenIncorrect           97                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.branchMispredicts                134                       # Number of branch mispredicts detected at execute
system.cpu14.iew.iewExecutedInsts               16576                       # Number of executed instructions
system.cpu14.iew.iewExecLoadInsts                3004                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts              61                       # Number of squashed instructions skipped in execute
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.exec_nop                           3                       # number of nop insts executed
system.cpu14.iew.exec_refs                       3372                       # number of memory reference insts executed
system.cpu14.iew.exec_branches                   3119                       # Number of branches executed
system.cpu14.iew.exec_stores                      368                       # Number of stores executed
system.cpu14.iew.exec_rate                   1.308391                       # Inst execution rate
system.cpu14.iew.wb_sent                        16462                       # cumulative count of insts sent to commit
system.cpu14.iew.wb_count                       16433                       # cumulative count of insts written-back
system.cpu14.iew.wb_producers                   12432                       # num instructions producing a value
system.cpu14.iew.wb_consumers                   23693                       # num instructions consuming a value
system.cpu14.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu14.iew.wb_rate                     1.297103                       # insts written-back per cycle
system.cpu14.iew.wb_fanout                   0.524712                       # average fanout of values written-back
system.cpu14.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu14.commit.commitSquashedInsts          4841                       # The number of squashed insts skipped by commit
system.cpu14.commit.commitNonSpecStalls            37                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.branchMispredicts             121                       # The number of times a branch was mispredicted
system.cpu14.commit.committed_per_cycle::samples        10621                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     1.491667                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     1.845606                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0         3776     35.55%     35.55% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1         3522     33.16%     68.71% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2         1069     10.06%     78.78% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3          986      9.28%     88.06% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4           36      0.34%     88.40% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5          871      8.20%     96.60% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6           55      0.52%     97.12% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7           52      0.49%     97.61% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8          254      2.39%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total        10621                       # Number of insts commited each cycle
system.cpu14.commit.committedInsts              15386                       # Number of instructions committed
system.cpu14.commit.committedOps                15843                       # Number of ops (including micro ops) committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.refs                         3081                       # Number of memory references committed
system.cpu14.commit.loads                        2735                       # Number of loads committed
system.cpu14.commit.membars                        22                       # Number of memory barriers committed
system.cpu14.commit.branches                     3053                       # Number of branches committed
system.cpu14.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu14.commit.int_insts                   12868                       # Number of committed integer instructions.
system.cpu14.commit.function_calls                 50                       # Number of function calls committed.
system.cpu14.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu          11991     75.69%     75.69% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult           771      4.87%     80.55% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              0      0.00%     80.55% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd            0      0.00%     80.55% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            0      0.00%     80.55% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     80.55% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult            0      0.00%     80.55% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv            0      0.00%     80.55% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     80.55% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     80.55% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     80.55% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu             0      0.00%     80.55% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     80.55% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     80.55% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            0      0.00%     80.55% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     80.55% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     80.55% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     80.55% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     80.55% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     80.55% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     80.55% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     80.55% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     80.55% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     80.55% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     80.55% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     80.55% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     80.55% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.55% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.55% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead          2735     17.26%     97.82% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite          346      2.18%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total           15843                       # Class of committed instruction
system.cpu14.commit.bw_lim_events                 254                       # number cycles where commit BW limit reached
system.cpu14.rob.rob_reads                      30895                       # The number of ROB reads
system.cpu14.rob.rob_writes                     42112                       # The number of ROB writes
system.cpu14.timesIdled                            25                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.idleCycles                          1369                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.quiesceCycles                      89791                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.committedInsts                     15386                       # Number of Instructions Simulated
system.cpu14.committedOps                       15843                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             0.823411                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       0.823411                       # CPI: Total CPI of All Threads
system.cpu14.ipc                             1.214460                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       1.214460                       # IPC: Total IPC of All Threads
system.cpu14.int_regfile_reads                  23250                       # number of integer regfile reads
system.cpu14.int_regfile_writes                  9135                       # number of integer regfile writes
system.cpu14.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu14.cc_regfile_reads                   58386                       # number of cc regfile reads
system.cpu14.cc_regfile_writes                  17839                       # number of cc regfile writes
system.cpu14.misc_regfile_reads                  4000                       # number of misc regfile reads
system.cpu14.misc_regfile_writes                   14                       # number of misc regfile writes
system.cpu14.dcache.tags.replacements               0                       # number of replacements
system.cpu14.dcache.tags.tagsinuse           6.215349                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs              3153                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs              63                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           50.047619                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data     6.215349                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.012139                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.012139                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024           63                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.123047                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses            6704                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses           6704                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::cpu14.data         2840                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total          2840                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::cpu14.data          313                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total          313                       # number of WriteReq hits
system.cpu14.dcache.SoftPFReq_hits::cpu14.data            2                       # number of SoftPFReq hits
system.cpu14.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu14.dcache.demand_hits::cpu14.data         3153                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total           3153                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::cpu14.data         3155                       # number of overall hits
system.cpu14.dcache.overall_hits::total          3155                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::cpu14.data          125                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total          125                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::cpu14.data           27                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total           27                       # number of WriteReq misses
system.cpu14.dcache.SoftPFReq_misses::cpu14.data            1                       # number of SoftPFReq misses
system.cpu14.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data            3                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::cpu14.data            3                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::cpu14.data          152                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total          152                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::cpu14.data          153                       # number of overall misses
system.cpu14.dcache.overall_misses::total          153                       # number of overall misses
system.cpu14.dcache.ReadReq_miss_latency::cpu14.data      3656500                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total      3656500                       # number of ReadReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::cpu14.data      3218500                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total      3218500                       # number of WriteReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::cpu14.data        12000                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total        12000                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::cpu14.data        12000                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu14.dcache.demand_miss_latency::cpu14.data      6875000                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total      6875000                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::cpu14.data      6875000                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total      6875000                       # number of overall miss cycles
system.cpu14.dcache.ReadReq_accesses::cpu14.data         2965                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total         2965                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::cpu14.data          340                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total          340                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.SoftPFReq_accesses::cpu14.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu14.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::cpu14.data         3305                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total         3305                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::cpu14.data         3308                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total         3308                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data     0.042159                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.042159                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data     0.079412                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.079412                       # miss rate for WriteReq accesses
system.cpu14.dcache.SoftPFReq_miss_rate::cpu14.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu14.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data            1                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data            1                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::cpu14.data     0.045991                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.045991                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.046252                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.046252                       # miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::cpu14.data        29252                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total        29252                       # average ReadReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::cpu14.data 119203.703704                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 119203.703704                       # average WriteReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::cpu14.data         4000                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total         4000                       # average LoadLockedReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::cpu14.data         4000                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu14.dcache.demand_avg_miss_latency::cpu14.data 45230.263158                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 45230.263158                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::cpu14.data 44934.640523                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 44934.640523                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets           81                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets           81                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.ReadReq_mshr_hits::cpu14.data           62                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total           62                       # number of ReadReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::cpu14.data           17                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total           17                       # number of WriteReq MSHR hits
system.cpu14.dcache.demand_mshr_hits::cpu14.data           79                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total           79                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::cpu14.data           79                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total           79                       # number of overall MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::cpu14.data           63                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total           63                       # number of ReadReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::cpu14.data           10                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu14.dcache.SoftPFReq_mshr_misses::cpu14.data            1                       # number of SoftPFReq MSHR misses
system.cpu14.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::cpu14.data            3                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::cpu14.data            3                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.demand_mshr_misses::cpu14.data           73                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total           73                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::cpu14.data           74                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total           74                       # number of overall MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::cpu14.data       727500                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total       727500                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::cpu14.data       962750                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total       962750                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.SoftPFReq_mshr_miss_latency::cpu14.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu14.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::cpu14.data         7500                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total         7500                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::cpu14.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::cpu14.data      1690250                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total      1690250                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::cpu14.data      1692750                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total      1692750                       # number of overall MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::cpu14.data     0.021248                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.021248                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::cpu14.data     0.029412                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.029412                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.SoftPFReq_mshr_miss_rate::cpu14.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu14.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::cpu14.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::cpu14.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_mshr_miss_rate::cpu14.data     0.022088                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.022088                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::cpu14.data     0.022370                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.022370                       # mshr miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::cpu14.data 11547.619048                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 11547.619048                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::cpu14.data        96275                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total        96275                       # average WriteReq mshr miss latency
system.cpu14.dcache.SoftPFReq_avg_mshr_miss_latency::cpu14.data         2500                       # average SoftPFReq mshr miss latency
system.cpu14.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu14.data         2500                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total         2500                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::cpu14.data         2500                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::cpu14.data 23154.109589                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 23154.109589                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::cpu14.data        22875                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total        22875                       # average overall mshr miss latency
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements               0                       # number of replacements
system.cpu14.icache.tags.tagsinuse           5.668130                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs              1388                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs           25.703704                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst     5.668130                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.011071                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.011071                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses            2960                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses           2960                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::cpu14.inst         1388                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total          1388                       # number of ReadReq hits
system.cpu14.icache.demand_hits::cpu14.inst         1388                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total           1388                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::cpu14.inst         1388                       # number of overall hits
system.cpu14.icache.overall_hits::total          1388                       # number of overall hits
system.cpu14.icache.ReadReq_misses::cpu14.inst           65                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total           65                       # number of ReadReq misses
system.cpu14.icache.demand_misses::cpu14.inst           65                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total           65                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::cpu14.inst           65                       # number of overall misses
system.cpu14.icache.overall_misses::total           65                       # number of overall misses
system.cpu14.icache.ReadReq_miss_latency::cpu14.inst      1810247                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total      1810247                       # number of ReadReq miss cycles
system.cpu14.icache.demand_miss_latency::cpu14.inst      1810247                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total      1810247                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::cpu14.inst      1810247                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total      1810247                       # number of overall miss cycles
system.cpu14.icache.ReadReq_accesses::cpu14.inst         1453                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total         1453                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::cpu14.inst         1453                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total         1453                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::cpu14.inst         1453                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total         1453                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst     0.044735                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.044735                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::cpu14.inst     0.044735                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.044735                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.044735                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.044735                       # miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_miss_latency::cpu14.inst 27849.953846                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 27849.953846                       # average ReadReq miss latency
system.cpu14.icache.demand_avg_miss_latency::cpu14.inst 27849.953846                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 27849.953846                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::cpu14.inst 27849.953846                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 27849.953846                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs            6                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs            6                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.ReadReq_mshr_hits::cpu14.inst           11                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu14.icache.demand_mshr_hits::cpu14.inst           11                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::cpu14.inst           11                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::cpu14.inst           54                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu14.icache.demand_mshr_misses::cpu14.inst           54                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::cpu14.inst           54                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::cpu14.inst      1510253                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total      1510253                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::cpu14.inst      1510253                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total      1510253                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::cpu14.inst      1510253                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total      1510253                       # number of overall MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::cpu14.inst     0.037164                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.037164                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.demand_mshr_miss_rate::cpu14.inst     0.037164                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.037164                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::cpu14.inst     0.037164                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.037164                       # mshr miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::cpu14.inst 27967.648148                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 27967.648148                       # average ReadReq mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::cpu14.inst 27967.648148                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 27967.648148                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::cpu14.inst 27967.648148                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 27967.648148                       # average overall mshr miss latency
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.branchPred.lookups                  3717                       # Number of BP lookups
system.cpu15.branchPred.condPredicted            3317                       # Number of conditional branches predicted
system.cpu15.branchPred.condIncorrect             137                       # Number of conditional branches incorrect
system.cpu15.branchPred.BTBLookups               3375                       # Number of BTB lookups
system.cpu15.branchPred.BTBHits                  1873                       # Number of BTB hits
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct           55.496296                       # BTB Hit Percentage
system.cpu15.branchPred.usedRAS                   166                       # Number of times the RAS was used to get a target.
system.cpu15.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu15.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.inst_hits                          0                       # ITB inst hits
system.cpu15.dtb.inst_misses                        0                       # ITB inst misses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.dtb.hits                               0                       # DTB hits
system.cpu15.dtb.misses                             0                       # DTB misses
system.cpu15.dtb.accesses                           0                       # DTB accesses
system.cpu15.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.itb.walker.walks                       0                       # Table walker walks requested
system.cpu15.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.inst_hits                          0                       # ITB inst hits
system.cpu15.itb.inst_misses                        0                       # ITB inst misses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.itb.hits                               0                       # DTB hits
system.cpu15.itb.misses                             0                       # DTB misses
system.cpu15.itb.accesses                           0                       # DTB accesses
system.cpu15.numCycles                          12313                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.fetch.icacheStallCycles             2299                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.Insts                        20477                       # Number of instructions fetch has processed
system.cpu15.fetch.Branches                      3717                       # Number of branches that fetch encountered
system.cpu15.fetch.predictedBranches             2039                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.Cycles                        8454                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.SquashCycles                   317                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu15.fetch.CacheLines                    1444                       # Number of cache lines fetched
system.cpu15.fetch.IcacheSquashes                  49                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.rateDist::samples            10919                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            2.007052                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           3.278076                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0                   7565     69.28%     69.28% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                    256      2.34%     71.63% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                    154      1.41%     73.04% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                    112      1.03%     74.06% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::4                    117      1.07%     75.14% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::5                    180      1.65%     76.78% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::6                    155      1.42%     78.20% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::7                    323      2.96%     81.16% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::8                   2057     18.84%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total              10919                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.branchRate                0.301876                       # Number of branch fetches per cycle
system.cpu15.fetch.rate                      1.663039                       # Number of inst fetches per cycle
system.cpu15.decode.IdleCycles                   1939                       # Number of cycles decode is idle
system.cpu15.decode.BlockedCycles                6166                       # Number of cycles decode is blocked
system.cpu15.decode.RunCycles                    1089                       # Number of cycles decode is running
system.cpu15.decode.UnblockCycles                1596                       # Number of cycles decode is unblocking
system.cpu15.decode.SquashCycles                  129                       # Number of cycles decode is squashing
system.cpu15.decode.BranchResolved                188                       # Number of times decode resolved a branch
system.cpu15.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu15.decode.DecodedInsts                19618                       # Number of instructions handled by decode
system.cpu15.decode.SquashedInsts                 108                       # Number of squashed instructions handled by decode
system.cpu15.rename.SquashCycles                  129                       # Number of cycles rename is squashing
system.cpu15.rename.IdleCycles                   2501                       # Number of cycles rename is idle
system.cpu15.rename.BlockCycles                   725                       # Number of cycles rename is blocking
system.cpu15.rename.serializeStallCycles         1555                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.RunCycles                    2100                       # Number of cycles rename is running
system.cpu15.rename.UnblockCycles                3909                       # Number of cycles rename is unblocking
system.cpu15.rename.RenamedInsts                19163                       # Number of instructions processed by rename
system.cpu15.rename.IQFullEvents                 3829                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.LQFullEvents                    6                       # Number of times rename has blocked due to LQ full
system.cpu15.rename.RenamedOperands             29250                       # Number of destination operands rename has renamed
system.cpu15.rename.RenameLookups               93294                       # Number of register rename lookups that rename has made
system.cpu15.rename.int_rename_lookups          27021                       # Number of integer rename lookups
system.cpu15.rename.CommittedMaps               23655                       # Number of HB maps that are committed
system.cpu15.rename.UndoneMaps                   5594                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.serializingInsts               53                       # count of serializing insts renamed
system.cpu15.rename.tempSerializingInsts           58                       # count of temporary serializing insts renamed
system.cpu15.rename.skidInsts                    7574                       # count of insts added to the skid buffer
system.cpu15.memDep0.insertedLoads               3620                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores               758                       # Number of stores inserted to the mem dependence unit.
system.cpu15.memDep0.conflictingLoads             178                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores             69                       # Number of conflicting stores.
system.cpu15.iq.iqInstsAdded                    18543                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqNonSpecInstsAdded                77                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqInstsIssued                   15240                       # Number of instructions issued
system.cpu15.iq.iqSquashedInstsIssued             556                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedInstsExamined          4074                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedOperandsExamined        16850                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.iqSquashedNonSpecRemoved           31                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.issued_per_cycle::samples        10919                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       1.395732                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      0.894358                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0              3061     28.03%     28.03% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1               476      4.36%     32.39% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2              7382     67.61%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total         10919                       # Number of insts issued each cycle
system.cpu15.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu15.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu               11228     73.67%     73.67% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult                772      5.07%     78.74% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   0      0.00%     78.74% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd                 0      0.00%     78.74% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 0      0.00%     78.74% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     78.74% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult                0      0.00%     78.74% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv                 0      0.00%     78.74% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     78.74% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     78.74% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     78.74% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu                  0      0.00%     78.74% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     78.74% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     78.74% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 0      0.00%     78.74% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     78.74% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     78.74% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     78.74% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     78.74% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     78.74% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd             0      0.00%     78.74% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     78.74% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     78.74% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt             0      0.00%     78.74% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     78.74% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     78.74% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     78.74% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.74% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.74% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead               2848     18.69%     97.43% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite               392      2.57%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total                15240                       # Type of FU issued
system.cpu15.iq.rate                         1.237716                       # Inst issue rate
system.cpu15.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.int_inst_queue_reads            41953                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_writes           22704                       # Number of integer instruction queue writes
system.cpu15.iq.int_inst_queue_wakeup_accesses        15080                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu15.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.int_alu_accesses                15240                       # Number of integer alu accesses
system.cpu15.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu15.iew.lsq.thread0.forwLoads              6                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.squashedLoads         1048                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.squashedStores          395                       # Number of stores squashed
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewSquashCycles                  129                       # Number of cycles IEW is squashing
system.cpu15.iew.iewBlockCycles                   439                       # Number of cycles IEW is blocking
system.cpu15.iew.iewUnblockCycles                 206                       # Number of cycles IEW is unblocking
system.cpu15.iew.iewDispatchedInsts             18623                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewDispSquashedInsts               8                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispLoadInsts                3620                       # Number of dispatched load instructions
system.cpu15.iew.iewDispStoreInsts                758                       # Number of dispatched store instructions
system.cpu15.iew.iewDispNonSpecInsts               33                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewLSQFullEvents                 205                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.memOrderViolationEvents           10                       # Number of memory order violations
system.cpu15.iew.predictedTakenIncorrect           30                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.predictedNotTakenIncorrect           85                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.branchMispredicts                115                       # Number of branch mispredicts detected at execute
system.cpu15.iew.iewExecutedInsts               15189                       # Number of executed instructions
system.cpu15.iew.iewExecLoadInsts                2815                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts              49                       # Number of squashed instructions skipped in execute
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.exec_nop                           3                       # number of nop insts executed
system.cpu15.iew.exec_refs                       3201                       # number of memory reference insts executed
system.cpu15.iew.exec_branches                   2759                       # Number of branches executed
system.cpu15.iew.exec_stores                      386                       # Number of stores executed
system.cpu15.iew.exec_rate                   1.233574                       # Inst execution rate
system.cpu15.iew.wb_sent                        15124                       # cumulative count of insts sent to commit
system.cpu15.iew.wb_count                       15080                       # cumulative count of insts written-back
system.cpu15.iew.wb_producers                   11350                       # num instructions producing a value
system.cpu15.iew.wb_consumers                   21448                       # num instructions consuming a value
system.cpu15.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu15.iew.wb_rate                     1.224722                       # insts written-back per cycle
system.cpu15.iew.wb_fanout                   0.529187                       # average fanout of values written-back
system.cpu15.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu15.commit.commitSquashedInsts          4013                       # The number of squashed insts skipped by commit
system.cpu15.commit.commitNonSpecStalls            46                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.branchMispredicts             108                       # The number of times a branch was mispredicted
system.cpu15.commit.committed_per_cycle::samples        10351                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     1.405275                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     1.824653                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0         4036     38.99%     38.99% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1         3255     31.45%     70.44% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2         1018      9.83%     80.27% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3          903      8.72%     89.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4           27      0.26%     89.26% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5          767      7.41%     96.67% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6           57      0.55%     97.22% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7           43      0.42%     97.63% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8          245      2.37%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total        10351                       # Number of insts commited each cycle
system.cpu15.commit.committedInsts              14081                       # Number of instructions committed
system.cpu15.commit.committedOps                14546                       # Number of ops (including micro ops) committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.refs                         2935                       # Number of memory references committed
system.cpu15.commit.loads                        2572                       # Number of loads committed
system.cpu15.commit.membars                        22                       # Number of memory barriers committed
system.cpu15.commit.branches                     2718                       # Number of branches committed
system.cpu15.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu15.commit.int_insts                   11906                       # Number of committed integer instructions.
system.cpu15.commit.function_calls                 50                       # Number of function calls committed.
system.cpu15.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu          10840     74.52%     74.52% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult           771      5.30%     79.82% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              0      0.00%     79.82% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd            0      0.00%     79.82% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     79.82% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     79.82% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult            0      0.00%     79.82% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv            0      0.00%     79.82% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     79.82% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     79.82% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     79.82% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu             0      0.00%     79.82% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     79.82% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     79.82% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            0      0.00%     79.82% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     79.82% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     79.82% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     79.82% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     79.82% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     79.82% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     79.82% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     79.82% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     79.82% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     79.82% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     79.82% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     79.82% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     79.82% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.82% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.82% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead          2572     17.68%     97.50% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite          363      2.50%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total           14546                       # Class of committed instruction
system.cpu15.commit.bw_lim_events                 245                       # number cycles where commit BW limit reached
system.cpu15.rob.rob_reads                      28483                       # The number of ROB reads
system.cpu15.rob.rob_writes                     37751                       # The number of ROB writes
system.cpu15.timesIdled                            23                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.idleCycles                          1394                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.quiesceCycles                      90147                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.committedInsts                     14081                       # Number of Instructions Simulated
system.cpu15.committedOps                       14546                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             0.874441                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       0.874441                       # CPI: Total CPI of All Threads
system.cpu15.ipc                             1.143588                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       1.143588                       # IPC: Total IPC of All Threads
system.cpu15.int_regfile_reads                  21450                       # number of integer regfile reads
system.cpu15.int_regfile_writes                  8653                       # number of integer regfile writes
system.cpu15.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu15.cc_regfile_reads                   53826                       # number of cc regfile reads
system.cpu15.cc_regfile_writes                  15777                       # number of cc regfile writes
system.cpu15.misc_regfile_reads                  3973                       # number of misc regfile reads
system.cpu15.misc_regfile_writes                   40                       # number of misc regfile writes
system.cpu15.dcache.tags.replacements               0                       # number of replacements
system.cpu15.dcache.tags.tagsinuse           6.477490                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs              2997                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs              69                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           43.434783                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data     6.477490                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.012651                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.012651                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024           69                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.134766                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses            6397                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses           6397                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::cpu15.data         2673                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total          2673                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::cpu15.data          321                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total          321                       # number of WriteReq hits
system.cpu15.dcache.SoftPFReq_hits::cpu15.data            2                       # number of SoftPFReq hits
system.cpu15.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu15.dcache.LoadLockedReq_hits::cpu15.data            1                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu15.dcache.demand_hits::cpu15.data         2994                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total           2994                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::cpu15.data         2996                       # number of overall hits
system.cpu15.dcache.overall_hits::total          2996                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::cpu15.data          116                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total          116                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::cpu15.data           29                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total           29                       # number of WriteReq misses
system.cpu15.dcache.SoftPFReq_misses::cpu15.data            1                       # number of SoftPFReq misses
system.cpu15.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu15.dcache.LoadLockedReq_misses::cpu15.data           10                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total           10                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::cpu15.data            3                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::cpu15.data          145                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total          145                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::cpu15.data          146                       # number of overall misses
system.cpu15.dcache.overall_misses::total          146                       # number of overall misses
system.cpu15.dcache.ReadReq_miss_latency::cpu15.data      1576496                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total      1576496                       # number of ReadReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::cpu15.data      1915750                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total      1915750                       # number of WriteReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::cpu15.data        40000                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total        40000                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::cpu15.data        12500                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total        12500                       # number of StoreCondReq miss cycles
system.cpu15.dcache.demand_miss_latency::cpu15.data      3492246                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total      3492246                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::cpu15.data      3492246                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total      3492246                       # number of overall miss cycles
system.cpu15.dcache.ReadReq_accesses::cpu15.data         2789                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total         2789                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::cpu15.data          350                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total          350                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.SoftPFReq_accesses::cpu15.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu15.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::cpu15.data           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::cpu15.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::cpu15.data         3139                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total         3139                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::cpu15.data         3142                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total         3142                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::cpu15.data     0.041592                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.041592                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::cpu15.data     0.082857                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.082857                       # miss rate for WriteReq accesses
system.cpu15.dcache.SoftPFReq_miss_rate::cpu15.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu15.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::cpu15.data     0.909091                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.909091                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::cpu15.data            1                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::cpu15.data     0.046193                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.046193                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::cpu15.data     0.046467                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.046467                       # miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::cpu15.data 13590.482759                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 13590.482759                       # average ReadReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::cpu15.data 66060.344828                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 66060.344828                       # average WriteReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::cpu15.data         4000                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total         4000                       # average LoadLockedReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::cpu15.data  4166.666667                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total  4166.666667                       # average StoreCondReq miss latency
system.cpu15.dcache.demand_avg_miss_latency::cpu15.data 24084.455172                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 24084.455172                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::cpu15.data 23919.493151                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 23919.493151                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.ReadReq_mshr_hits::cpu15.data           51                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total           51                       # number of ReadReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::cpu15.data           17                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total           17                       # number of WriteReq MSHR hits
system.cpu15.dcache.demand_mshr_hits::cpu15.data           68                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total           68                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::cpu15.data           68                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total           68                       # number of overall MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::cpu15.data           65                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total           65                       # number of ReadReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::cpu15.data           12                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu15.dcache.SoftPFReq_mshr_misses::cpu15.data            1                       # number of SoftPFReq MSHR misses
system.cpu15.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::cpu15.data           10                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total           10                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::cpu15.data            3                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.demand_mshr_misses::cpu15.data           77                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total           77                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::cpu15.data           78                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total           78                       # number of overall MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::cpu15.data       701502                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total       701502                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::cpu15.data       542750                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total       542750                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.SoftPFReq_mshr_miss_latency::cpu15.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu15.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::cpu15.data        25000                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total        25000                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::cpu15.data         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::cpu15.data      1244252                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total      1244252                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::cpu15.data      1246752                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total      1246752                       # number of overall MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::cpu15.data     0.023306                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.023306                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::cpu15.data     0.034286                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.034286                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.SoftPFReq_mshr_miss_rate::cpu15.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu15.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::cpu15.data     0.909091                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total     0.909091                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::cpu15.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_mshr_miss_rate::cpu15.data     0.024530                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.024530                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::cpu15.data     0.024825                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.024825                       # mshr miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::cpu15.data 10792.338462                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 10792.338462                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::cpu15.data 45229.166667                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 45229.166667                       # average WriteReq mshr miss latency
system.cpu15.dcache.SoftPFReq_avg_mshr_miss_latency::cpu15.data         2500                       # average SoftPFReq mshr miss latency
system.cpu15.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu15.data         2500                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total         2500                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::cpu15.data  2666.666667                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total  2666.666667                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::cpu15.data 16159.116883                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 16159.116883                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::cpu15.data        15984                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total        15984                       # average overall mshr miss latency
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements               0                       # number of replacements
system.cpu15.icache.tags.tagsinuse           5.136244                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs              1385                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs              51                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs           27.156863                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst     5.136244                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.010032                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.010032                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses            2939                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses           2939                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::cpu15.inst         1385                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total          1385                       # number of ReadReq hits
system.cpu15.icache.demand_hits::cpu15.inst         1385                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total           1385                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::cpu15.inst         1385                       # number of overall hits
system.cpu15.icache.overall_hits::total          1385                       # number of overall hits
system.cpu15.icache.ReadReq_misses::cpu15.inst           59                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu15.icache.demand_misses::cpu15.inst           59                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total           59                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::cpu15.inst           59                       # number of overall misses
system.cpu15.icache.overall_misses::total           59                       # number of overall misses
system.cpu15.icache.ReadReq_miss_latency::cpu15.inst      1494250                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total      1494250                       # number of ReadReq miss cycles
system.cpu15.icache.demand_miss_latency::cpu15.inst      1494250                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total      1494250                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::cpu15.inst      1494250                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total      1494250                       # number of overall miss cycles
system.cpu15.icache.ReadReq_accesses::cpu15.inst         1444                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total         1444                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::cpu15.inst         1444                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total         1444                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::cpu15.inst         1444                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total         1444                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::cpu15.inst     0.040859                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.040859                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::cpu15.inst     0.040859                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.040859                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::cpu15.inst     0.040859                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.040859                       # miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_miss_latency::cpu15.inst 25326.271186                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 25326.271186                       # average ReadReq miss latency
system.cpu15.icache.demand_avg_miss_latency::cpu15.inst 25326.271186                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 25326.271186                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::cpu15.inst 25326.271186                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 25326.271186                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs           92                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs           92                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.ReadReq_mshr_hits::cpu15.inst            8                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu15.icache.demand_mshr_hits::cpu15.inst            8                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::cpu15.inst            8                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::cpu15.inst           51                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu15.icache.demand_mshr_misses::cpu15.inst           51                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::cpu15.inst           51                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::cpu15.inst      1354750                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total      1354750                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::cpu15.inst      1354750                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total      1354750                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::cpu15.inst      1354750                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total      1354750                       # number of overall MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::cpu15.inst     0.035319                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.035319                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.demand_mshr_miss_rate::cpu15.inst     0.035319                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.035319                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::cpu15.inst     0.035319                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.035319                       # mshr miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::cpu15.inst 26563.725490                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total 26563.725490                       # average ReadReq mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::cpu15.inst 26563.725490                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total 26563.725490                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::cpu15.inst 26563.725490                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total 26563.725490                       # average overall mshr miss latency
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                   395.525113                       # Cycle average of tags in use
system.l2.tags.total_refs                         950                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       676                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.405325                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        6.682833                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.inst      307.515322                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.data       75.380217                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.inst        3.258145                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.data        0.233740                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.inst        0.709657                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.inst        0.346857                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.inst        0.170735                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.inst        0.093807                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.inst        0.657457                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.inst        0.326869                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.inst        0.038225                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.inst        0.111248                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000816                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.inst       0.037538                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.data       0.009202                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.inst       0.000398                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.data       0.000029                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.inst       0.000087                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.inst       0.000042                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.inst       0.000021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.inst       0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.inst       0.000080                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.inst       0.000040                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.inst       0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.inst       0.000014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.048282                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           676                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          117                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          559                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.082520                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     35776                       # Number of tag accesses
system.l2.tags.data_accesses                    35776                       # Number of data accesses
system.l2.ReadReq_hits::cpu00.inst                103                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu00.data                 43                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu01.inst                 18                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu01.data                 10                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu02.inst                 25                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu02.data                 10                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu03.inst                 35                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu03.data                 10                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu04.inst                 38                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu04.data                 10                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu05.inst                 43                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu05.data                 13                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu06.inst                 45                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu06.data                 12                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu07.inst                 45                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu07.data                 11                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu08.inst                 43                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu08.data                 12                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu09.inst                 43                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu09.data                 11                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu10.inst                 46                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu10.data                 12                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu11.inst                 47                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu11.data                 12                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu12.inst                 55                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu12.data                 12                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu13.inst                 53                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu13.data                 12                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu14.inst                 54                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu14.data                 12                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu15.inst                 50                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu15.data                 13                       # number of ReadReq hits
system.l2.ReadReq_hits::total                     958                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks               43                       # number of Writeback hits
system.l2.Writeback_hits::total                    43                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu00.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu00.data                3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu10.data                1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu13.data                1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     5                       # number of ReadExReq hits
system.l2.demand_hits::cpu00.inst                 103                       # number of demand (read+write) hits
system.l2.demand_hits::cpu00.data                  46                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.inst                  18                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.data                  10                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.inst                  25                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.data                  10                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.inst                  35                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.data                  10                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.inst                  38                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.data                  10                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.inst                  43                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.data                  13                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.inst                  45                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.data                  12                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.inst                  45                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.data                  11                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.inst                  43                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.data                  12                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.inst                  43                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.data                  11                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.inst                  46                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.data                  13                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.inst                  47                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.data                  12                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.inst                  55                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.data                  12                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.inst                  53                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.data                  13                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.inst                  54                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.data                  12                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.inst                  50                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.data                  13                       # number of demand (read+write) hits
system.l2.demand_hits::total                      963                       # number of demand (read+write) hits
system.l2.overall_hits::cpu00.inst                103                       # number of overall hits
system.l2.overall_hits::cpu00.data                 46                       # number of overall hits
system.l2.overall_hits::cpu01.inst                 18                       # number of overall hits
system.l2.overall_hits::cpu01.data                 10                       # number of overall hits
system.l2.overall_hits::cpu02.inst                 25                       # number of overall hits
system.l2.overall_hits::cpu02.data                 10                       # number of overall hits
system.l2.overall_hits::cpu03.inst                 35                       # number of overall hits
system.l2.overall_hits::cpu03.data                 10                       # number of overall hits
system.l2.overall_hits::cpu04.inst                 38                       # number of overall hits
system.l2.overall_hits::cpu04.data                 10                       # number of overall hits
system.l2.overall_hits::cpu05.inst                 43                       # number of overall hits
system.l2.overall_hits::cpu05.data                 13                       # number of overall hits
system.l2.overall_hits::cpu06.inst                 45                       # number of overall hits
system.l2.overall_hits::cpu06.data                 12                       # number of overall hits
system.l2.overall_hits::cpu07.inst                 45                       # number of overall hits
system.l2.overall_hits::cpu07.data                 11                       # number of overall hits
system.l2.overall_hits::cpu08.inst                 43                       # number of overall hits
system.l2.overall_hits::cpu08.data                 12                       # number of overall hits
system.l2.overall_hits::cpu09.inst                 43                       # number of overall hits
system.l2.overall_hits::cpu09.data                 11                       # number of overall hits
system.l2.overall_hits::cpu10.inst                 46                       # number of overall hits
system.l2.overall_hits::cpu10.data                 13                       # number of overall hits
system.l2.overall_hits::cpu11.inst                 47                       # number of overall hits
system.l2.overall_hits::cpu11.data                 12                       # number of overall hits
system.l2.overall_hits::cpu12.inst                 55                       # number of overall hits
system.l2.overall_hits::cpu12.data                 12                       # number of overall hits
system.l2.overall_hits::cpu13.inst                 53                       # number of overall hits
system.l2.overall_hits::cpu13.data                 13                       # number of overall hits
system.l2.overall_hits::cpu14.inst                 54                       # number of overall hits
system.l2.overall_hits::cpu14.data                 12                       # number of overall hits
system.l2.overall_hits::cpu15.inst                 50                       # number of overall hits
system.l2.overall_hits::cpu15.data                 13                       # number of overall hits
system.l2.overall_hits::total                     963                       # number of overall hits
system.l2.ReadReq_misses::cpu00.inst              503                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu00.data              124                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu01.inst               34                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu01.data                3                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu02.inst               27                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu02.data                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu03.inst               19                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu03.data                2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu04.inst               15                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu04.data                2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu05.inst               11                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu05.data                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu06.inst                9                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu07.inst                9                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu07.data                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu08.inst               11                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu08.data                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu09.inst               11                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu09.data                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu10.inst               11                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu11.inst               10                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu12.inst                2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu13.inst                2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu15.inst                1                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   811                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu00.data            10                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 10                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu00.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                2                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu00.data            280                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu01.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu02.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu03.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu04.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu05.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu06.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu07.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu08.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu09.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu10.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu11.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu12.data              5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu13.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu14.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu15.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 341                       # number of ReadExReq misses
system.l2.demand_misses::cpu00.inst               503                       # number of demand (read+write) misses
system.l2.demand_misses::cpu00.data               404                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.inst                34                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.data                 7                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.inst                27                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.data                 5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.inst                19                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.data                 6                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.inst                15                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.data                 6                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.inst                11                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.data                 5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.inst                 9                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.inst                 9                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.data                 5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.inst                11                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.data                 5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.inst                11                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.data                 5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.inst                11                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.inst                10                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.inst                 2                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.data                 5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.inst                 2                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.inst                 1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1152                       # number of demand (read+write) misses
system.l2.overall_misses::cpu00.inst              503                       # number of overall misses
system.l2.overall_misses::cpu00.data              404                       # number of overall misses
system.l2.overall_misses::cpu01.inst               34                       # number of overall misses
system.l2.overall_misses::cpu01.data                7                       # number of overall misses
system.l2.overall_misses::cpu02.inst               27                       # number of overall misses
system.l2.overall_misses::cpu02.data                5                       # number of overall misses
system.l2.overall_misses::cpu03.inst               19                       # number of overall misses
system.l2.overall_misses::cpu03.data                6                       # number of overall misses
system.l2.overall_misses::cpu04.inst               15                       # number of overall misses
system.l2.overall_misses::cpu04.data                6                       # number of overall misses
system.l2.overall_misses::cpu05.inst               11                       # number of overall misses
system.l2.overall_misses::cpu05.data                5                       # number of overall misses
system.l2.overall_misses::cpu06.inst                9                       # number of overall misses
system.l2.overall_misses::cpu06.data                4                       # number of overall misses
system.l2.overall_misses::cpu07.inst                9                       # number of overall misses
system.l2.overall_misses::cpu07.data                5                       # number of overall misses
system.l2.overall_misses::cpu08.inst               11                       # number of overall misses
system.l2.overall_misses::cpu08.data                5                       # number of overall misses
system.l2.overall_misses::cpu09.inst               11                       # number of overall misses
system.l2.overall_misses::cpu09.data                5                       # number of overall misses
system.l2.overall_misses::cpu10.inst               11                       # number of overall misses
system.l2.overall_misses::cpu10.data                4                       # number of overall misses
system.l2.overall_misses::cpu11.inst               10                       # number of overall misses
system.l2.overall_misses::cpu11.data                4                       # number of overall misses
system.l2.overall_misses::cpu12.inst                2                       # number of overall misses
system.l2.overall_misses::cpu12.data                5                       # number of overall misses
system.l2.overall_misses::cpu13.inst                2                       # number of overall misses
system.l2.overall_misses::cpu13.data                4                       # number of overall misses
system.l2.overall_misses::cpu14.data                4                       # number of overall misses
system.l2.overall_misses::cpu15.inst                1                       # number of overall misses
system.l2.overall_misses::cpu15.data                4                       # number of overall misses
system.l2.overall_misses::total                  1152                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu00.inst     38596250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu00.data      9823750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu01.inst      3130500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu01.data       277500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu02.inst      2281000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu02.data       103000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu03.inst      1697250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu03.data       138000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu04.inst      1326500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu04.data       133500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu05.inst       921750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu05.data        60500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu06.inst       935000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu07.inst       852750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu07.data        39500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu08.inst      1033250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu08.data        59000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu09.inst       967250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu09.data        59500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu10.inst      1068750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu11.inst       951750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu12.inst       183500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu13.inst       206750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu15.inst        69250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        64915750                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu00.data     22994250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu01.data       766250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu02.data       711250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu03.data       712750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu04.data       707000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu05.data       556000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu06.data       774000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu07.data       434750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu08.data       388000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu09.data       677000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu10.data       821750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu11.data       870500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu12.data      1024250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu13.data       780750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu14.data       801750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu15.data       454999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      33475249                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu00.inst     38596250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu00.data     32818000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.inst      3130500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.data      1043750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.inst      2281000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.data       814250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.inst      1697250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.data       850750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.inst      1326500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.data       840500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.inst       921750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.data       616500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.inst       935000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.data       774000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.inst       852750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.data       474250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.inst      1033250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.data       447000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.inst       967250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.data       736500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.inst      1068750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.data       821750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.inst       951750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.data       870500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.inst       183500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.data      1024250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.inst       206750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.data       780750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.data       801750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.inst        69250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.data       454999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         98390999                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu00.inst     38596250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu00.data     32818000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.inst      3130500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.data      1043750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.inst      2281000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.data       814250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.inst      1697250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.data       850750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.inst      1326500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.data       840500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.inst       921750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.data       616500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.inst       935000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.data       774000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.inst       852750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.data       474250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.inst      1033250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.data       447000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.inst       967250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.data       736500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.inst      1068750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.data       821750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.inst       951750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.data       870500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.inst       183500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.data      1024250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.inst       206750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.data       780750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.data       801750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.inst        69250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.data       454999                       # number of overall miss cycles
system.l2.overall_miss_latency::total        98390999                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu00.inst            606                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu00.data            167                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu01.inst             52                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu01.data             13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu02.inst             52                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu02.data             11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu03.inst             54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu03.data             12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu04.inst             53                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu04.data             12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu05.inst             54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu05.data             14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu06.inst             54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu06.data             12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu07.inst             54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu07.data             12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu08.inst             54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu08.data             13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu09.inst             54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu09.data             12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu10.inst             57                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu10.data             12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu11.inst             57                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu11.data             12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu12.inst             57                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu12.data             12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu13.inst             55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu13.data             12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu14.inst             54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu14.data             12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu15.inst             51                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu15.data             13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                1769                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks           43                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total                43                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu00.data           12                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               12                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu00.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu00.data          283                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu01.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu02.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu03.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu04.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu05.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu06.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu07.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu08.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu09.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu10.data            5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu11.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu12.data            5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu13.data            5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu14.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu15.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               346                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu00.inst             606                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu00.data             450                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.inst              52                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.data              17                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.inst              52                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.data              15                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.inst              54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.data              16                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.inst              53                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.data              16                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.inst              54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.data              18                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.inst              54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.data              16                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.inst              54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.data              16                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.inst              54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.data              17                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.inst              54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.data              16                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.inst              57                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.data              17                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.inst              57                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.data              16                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.inst              57                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.data              17                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.inst              55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.data              17                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.inst              54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.data              16                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.inst              51                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.data              17                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 2115                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu00.inst            606                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu00.data            450                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.inst             52                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.data             17                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.inst             52                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.data             15                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.inst             54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.data             16                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.inst             53                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.data             16                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.inst             54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.data             18                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.inst             54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.data             16                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.inst             54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.data             16                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.inst             54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.data             17                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.inst             54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.data             16                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.inst             57                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.data             17                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.inst             57                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.data             16                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.inst             57                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.data             17                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.inst             55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.data             17                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.inst             54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.data             16                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.inst             51                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.data             17                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                2115                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu00.inst      0.830033                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu00.data      0.742515                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu01.inst      0.653846                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu01.data      0.230769                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu02.inst      0.519231                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu02.data      0.090909                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu03.inst      0.351852                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu03.data      0.166667                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu04.inst      0.283019                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu04.data      0.166667                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu05.inst      0.203704                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu05.data      0.071429                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu06.inst      0.166667                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu07.inst      0.166667                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu07.data      0.083333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu08.inst      0.203704                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu08.data      0.076923                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu09.inst      0.203704                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu09.data      0.083333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu10.inst      0.192982                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu11.inst      0.175439                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu12.inst      0.035088                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu13.inst      0.036364                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu15.inst      0.019608                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.458451                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu00.data     0.833333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.833333                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu00.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu00.data     0.989399                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu01.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu02.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu03.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu04.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu05.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu06.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu07.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu08.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu09.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu10.data     0.800000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu11.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu12.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu13.data     0.800000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu14.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu15.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.985549                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu00.inst       0.830033                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu00.data       0.897778                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.inst       0.653846                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.data       0.411765                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.inst       0.519231                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.data       0.333333                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.inst       0.351852                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.data       0.375000                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.inst       0.283019                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.data       0.375000                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.inst       0.203704                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.data       0.277778                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.inst       0.166667                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.data       0.250000                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.inst       0.166667                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.data       0.312500                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.inst       0.203704                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.data       0.294118                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.inst       0.203704                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.data       0.312500                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.inst       0.192982                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.data       0.235294                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.inst       0.175439                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.data       0.250000                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.inst       0.035088                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.data       0.294118                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.inst       0.036364                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.data       0.235294                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.data       0.250000                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.inst       0.019608                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.data       0.235294                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.544681                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu00.inst      0.830033                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu00.data      0.897778                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.inst      0.653846                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.data      0.411765                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.inst      0.519231                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.data      0.333333                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.inst      0.351852                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.data      0.375000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.inst      0.283019                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.data      0.375000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.inst      0.203704                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.data      0.277778                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.inst      0.166667                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.data      0.250000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.inst      0.166667                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.data      0.312500                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.inst      0.203704                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.data      0.294118                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.inst      0.203704                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.data      0.312500                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.inst      0.192982                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.data      0.235294                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.inst      0.175439                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.data      0.250000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.inst      0.035088                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.data      0.294118                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.inst      0.036364                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.data      0.235294                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.data      0.250000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.inst      0.019608                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.data      0.235294                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.544681                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu00.inst 76732.107356                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu00.data 79223.790323                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu01.inst 92073.529412                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu01.data        92500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu02.inst 84481.481481                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu02.data       103000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu03.inst 89328.947368                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu03.data        69000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu04.inst 88433.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu04.data        66750                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu05.inst 83795.454545                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu05.data        60500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu06.inst 103888.888889                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu07.inst        94750                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu07.data        39500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu08.inst 93931.818182                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu08.data        59000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu09.inst 87931.818182                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu09.data        59500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu10.inst 97159.090909                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu11.inst        95175                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu12.inst        91750                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu13.inst       103375                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu15.inst        69250                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 80044.081381                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu00.data 82122.321429                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu01.data 191562.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu02.data 177812.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu03.data 178187.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu04.data       176750                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu05.data       139000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu06.data       193500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu07.data 108687.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu08.data        97000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu09.data       169250                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu10.data 205437.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu11.data       217625                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu12.data       204850                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu13.data 195187.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu14.data 200437.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu15.data 113749.750000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98167.885630                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu00.inst 76732.107356                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu00.data 81232.673267                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.inst 92073.529412                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.data 149107.142857                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.inst 84481.481481                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.data       162850                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.inst 89328.947368                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.data 141791.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.inst 88433.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.data 140083.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.inst 83795.454545                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.data       123300                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.inst 103888.888889                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.data       193500                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.inst        94750                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.data        94850                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.inst 93931.818182                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.data        89400                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.inst 87931.818182                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.data       147300                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.inst 97159.090909                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.data 205437.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.inst        95175                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.data       217625                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.inst        91750                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.data       204850                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.inst       103375                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.data 195187.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.data 200437.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.inst        69250                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.data 113749.750000                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85408.853299                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.inst 76732.107356                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.data 81232.673267                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.inst 92073.529412                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.data 149107.142857                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.inst 84481.481481                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.data       162850                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.inst 89328.947368                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.data 141791.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.inst 88433.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.data 140083.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.inst 83795.454545                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.data       123300                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.inst 103888.888889                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.data       193500                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.inst        94750                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.data        94850                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.inst 93931.818182                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.data        89400                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.inst 87931.818182                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.data       147300                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.inst 97159.090909                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.data 205437.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.inst        95175                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.data       217625                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.inst        91750                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.data       204850                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.inst       103375                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.data 195187.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.data 200437.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.inst        69250                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.data 113749.750000                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85408.853299                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets             1374                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       8                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets   171.750000                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_hits::cpu00.inst             8                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu00.data            15                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu01.inst            14                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu01.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu02.inst            23                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu02.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu03.inst            17                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu03.data             2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu04.inst            14                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu04.data             2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu05.inst            10                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu05.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu06.inst             9                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu07.inst             9                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu07.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu08.inst             4                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu08.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu09.inst            11                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu09.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu10.inst            11                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu11.inst             6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu12.inst             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu13.inst             2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                164                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu00.inst              8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu00.data             15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.inst             14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.inst             23                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.inst             17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.inst             14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.inst             10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.inst              9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.inst              9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.inst              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.inst             11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.inst             11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.inst              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.inst              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.inst              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 164                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu00.inst             8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu00.data            15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.inst            14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.inst            23                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.inst            17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.inst            14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.inst            10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.inst             9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.inst             9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.inst             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.inst            11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.inst            11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.inst             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.inst             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.inst             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                164                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu00.inst          495                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu00.data          109                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu01.inst           20                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu01.data            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu02.inst            4                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu03.inst            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu04.inst            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu05.inst            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu08.inst            7                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu11.inst            4                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu12.inst            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu15.inst            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              647                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu00.data           10                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            10                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu00.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            2                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu00.data          280                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu01.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu02.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu03.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu04.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu05.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu06.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu07.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu08.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu09.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu10.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu11.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu12.data            5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu13.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu14.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu15.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            341                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu00.inst          495                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu00.data          389                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.inst           20                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.data            6                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.inst            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.inst            7                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.inst            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.data            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               988                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu00.inst          495                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu00.data          389                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.inst           20                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.data            6                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.inst            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.inst            7                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.inst            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.data            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              988                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu00.inst     31711750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu00.data      7405000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu01.inst      1614250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu01.data       161500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu02.inst       376750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu03.inst       113500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu04.inst        83750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu05.inst       108250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu08.inst       622500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu11.inst       262500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu12.inst        56750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu15.inst        56750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     42573250                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu00.data       177010                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       177010                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu00.data        36002                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        36002                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu00.data     19496750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu01.data       714750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu02.data       662250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu03.data       661750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu04.data       656500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu05.data       506000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu06.data       722000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu07.data       383750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu08.data       336000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu09.data       625500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu10.data       770750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu11.data       819000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu12.data       961250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu13.data       729250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu14.data       751250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu15.data       404499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     29201249                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.inst     31711750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.data     26901750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.inst      1614250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.data       876250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.inst       376750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.data       662250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.inst       113500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.data       661750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.inst        83750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.data       656500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.inst       108250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.data       506000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.data       722000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.data       383750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.inst       622500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.data       336000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.data       625500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.data       770750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.inst       262500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.data       819000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.inst        56750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.data       961250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.data       729250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.data       751250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.inst        56750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.data       404499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     71774499                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.inst     31711750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.data     26901750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.inst      1614250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.data       876250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.inst       376750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.data       662250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.inst       113500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.data       661750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.inst        83750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.data       656500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.inst       108250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.data       506000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.data       722000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.data       383750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.inst       622500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.data       336000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.data       625500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.data       770750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.inst       262500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.data       819000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.inst        56750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.data       961250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.data       729250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.data       751250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.inst        56750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.data       404499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     71774499                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu00.inst     0.816832                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu00.data     0.652695                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu01.inst     0.384615                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu01.data     0.153846                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu02.inst     0.076923                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu03.inst     0.037037                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu04.inst     0.018868                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu05.inst     0.018519                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu08.inst     0.129630                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu11.inst     0.070175                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu12.inst     0.017544                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu15.inst     0.019608                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.365743                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu00.data     0.833333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.833333                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu00.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu00.data     0.989399                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu01.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu02.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu03.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu04.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu05.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu06.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu07.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu08.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu09.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu10.data     0.800000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu11.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu12.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu13.data     0.800000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu14.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu15.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.985549                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu00.inst     0.816832                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu00.data     0.864444                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.inst     0.384615                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.data     0.352941                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.inst     0.076923                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.data     0.266667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.inst     0.037037                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.data     0.250000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.inst     0.018868                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.data     0.250000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.inst     0.018519                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.data     0.222222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.data     0.250000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.data     0.250000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.inst     0.129630                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.data     0.235294                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.data     0.250000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.data     0.235294                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.inst     0.070175                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.data     0.250000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.inst     0.017544                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.data     0.294118                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.data     0.235294                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.data     0.250000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.inst     0.019608                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.data     0.235294                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.467139                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu00.inst     0.816832                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu00.data     0.864444                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.inst     0.384615                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.data     0.352941                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.inst     0.076923                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.data     0.266667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.inst     0.037037                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.data     0.250000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.inst     0.018868                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.data     0.250000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.inst     0.018519                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.data     0.222222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.data     0.250000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.data     0.250000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.inst     0.129630                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.data     0.235294                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.data     0.250000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.data     0.235294                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.inst     0.070175                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.data     0.250000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.inst     0.017544                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.data     0.294118                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.data     0.235294                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.data     0.250000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.inst     0.019608                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.data     0.235294                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.467139                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu00.inst 64064.141414                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu00.data 67935.779817                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu01.inst 80712.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu01.data        80750                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu02.inst 94187.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu03.inst        56750                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu04.inst        83750                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu05.inst       108250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu08.inst 88928.571429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu11.inst        65625                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu12.inst        56750                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu15.inst        56750                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 65801.004637                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu00.data        17701                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        17701                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu00.data        18001                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        18001                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu00.data 69631.250000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu01.data 178687.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu02.data 165562.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu03.data 165437.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu04.data       164125                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu05.data       126500                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu06.data       180500                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu07.data 95937.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu08.data        84000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu09.data       156375                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu10.data 192687.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu11.data       204750                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu12.data       192250                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu13.data 182312.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu14.data 187812.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu15.data 101124.750000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85634.161290                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.inst 64064.141414                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.data 69156.169666                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.inst 80712.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.data 146041.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.inst 94187.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.data 165562.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.inst        56750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.data 165437.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.inst        83750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.data       164125                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.inst       108250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.data       126500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.data       180500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.data 95937.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.inst 88928.571429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.data        84000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.data       156375                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.data 192687.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.inst        65625                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.data       204750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.inst        56750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.data       192250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.data 182312.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.data 187812.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.inst        56750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.data 101124.750000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72646.254049                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.inst 64064.141414                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.data 69156.169666                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.inst 80712.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.data 146041.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.inst 94187.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.data 165562.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.inst        56750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.data 165437.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.inst        83750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.data       164125                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.inst       108250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.data       126500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.data       180500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.data 95937.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.inst 88928.571429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.data        84000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.data       156375                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.data 192687.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.inst        65625                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.data       204750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.inst        56750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.data       192250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.data 182312.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.data 187812.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.inst        56750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.data 101124.750000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72646.254049                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 646                       # Transaction distribution
system.membus.trans_dist::ReadResp                645                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               28                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             48                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              12                       # Transaction distribution
system.membus.trans_dist::ReadExReq               341                       # Transaction distribution
system.membus.trans_dist::ReadExResp              341                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         2061                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2061                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        63104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   63104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               64                       # Total snoops (count)
system.membus.snoop_fanout::samples              1063                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1063    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1063                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1222751                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy            5267238                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq               2699                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp              2697                       # Transaction distribution
system.tol2bus.trans_dist::Writeback               43                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              30                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            48                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             78                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           13                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           13                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              420                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             420                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side         1210                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side          983                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side          104                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side          113                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side          104                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side          102                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side          105                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side          100                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side          107                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side          100                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side          114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side          101                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side          114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side          102                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side          114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side           99                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side           96                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side          102                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  5380                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side        38656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side        31552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side         3328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side         1088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side         3328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side          960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side         1024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side         1024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side         1152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side         1024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side         1024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side         1088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side         1024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side         3648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side         1088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side         3648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side         1024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side         3648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side         1088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side         1088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side         1024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side         3264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side         1088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 137984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1081                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples             3261                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  31                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                  3261    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             31                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             31                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               3261                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            1676991                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1002714                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            774988                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy             85439                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy            142245                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy             87442                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy            129743                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy            88689                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy           132239                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy            84943                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy           123495                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy            84701                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy           132993                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy            84449                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy           134992                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy            84197                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy           133232                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer32.occupancy            83222                       # Layer occupancy (ticks)
system.tol2bus.respLayer32.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer33.occupancy           134994                       # Layer occupancy (ticks)
system.tol2bus.respLayer33.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer36.occupancy            84701                       # Layer occupancy (ticks)
system.tol2bus.respLayer36.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer37.occupancy           124493                       # Layer occupancy (ticks)
system.tol2bus.respLayer37.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer40.occupancy            89696                       # Layer occupancy (ticks)
system.tol2bus.respLayer40.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer41.occupancy           125487                       # Layer occupancy (ticks)
system.tol2bus.respLayer41.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer44.occupancy            88698                       # Layer occupancy (ticks)
system.tol2bus.respLayer44.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer45.occupancy           128486                       # Layer occupancy (ticks)
system.tol2bus.respLayer45.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer48.occupancy            87489                       # Layer occupancy (ticks)
system.tol2bus.respLayer48.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer49.occupancy           133501                       # Layer occupancy (ticks)
system.tol2bus.respLayer49.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer52.occupancy            85231                       # Layer occupancy (ticks)
system.tol2bus.respLayer52.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer53.occupancy           119750                       # Layer occupancy (ticks)
system.tol2bus.respLayer53.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer56.occupancy            82747                       # Layer occupancy (ticks)
system.tol2bus.respLayer56.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer57.occupancy           116750                       # Layer occupancy (ticks)
system.tol2bus.respLayer57.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer60.occupancy            76750                       # Layer occupancy (ticks)
system.tol2bus.respLayer60.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer61.occupancy           131748                       # Layer occupancy (ticks)
system.tol2bus.respLayer61.utilization            0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
