
---------- Begin Simulation Statistics ----------
final_tick                               1359224290500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 326927                       # Simulator instruction rate (inst/s)
host_mem_usage                                4574852                       # Number of bytes of host memory used
host_op_rate                                   633495                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3976.42                       # Real time elapsed on the host
host_tick_rate                               25962581                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1300000006                       # Number of instructions simulated
sim_ops                                    2519041831                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.103238                       # Number of seconds simulated
sim_ticks                                103238135250                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   239                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        47392                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         94355                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect          396                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect      6182083                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     86880423                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     25204632                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups     40182226                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses     14977594                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      94916683                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS       3140875                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted      5037791                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       354284866                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      185116931                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts      6223590                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         58832436                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     28961160                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls          239                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts    174975740                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    250000004                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    485171795                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    180080588                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     2.694193                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.902463                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0     60449749     33.57%     33.57% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     27340505     15.18%     48.75% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     17188700      9.55%     58.30% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     20541814     11.41%     69.70% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      9731008      5.40%     75.11% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      7329956      4.07%     79.18% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      5198516      2.89%     82.06% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      3339180      1.85%     83.92% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     28961160     16.08%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    180080588                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts          2509809                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      2333728                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       481181977                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads            55985773                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass      2560040      0.53%      0.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    390902642     80.57%     81.10% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult       420287      0.09%     81.18% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv      3933063      0.81%     81.99% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd       374648      0.08%     82.07% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     82.07% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     82.07% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     82.07% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     82.07% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     82.07% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     82.07% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     82.07% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     82.07% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     82.07% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu       303362      0.06%     82.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     82.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt       231180      0.05%     82.18% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc       231810      0.05%     82.23% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     82.23% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     82.23% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     82.23% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     82.23% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     82.23% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     82.23% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     82.23% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     82.23% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     82.23% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt        57742      0.01%     82.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     82.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     82.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     82.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     82.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     82.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     82.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     82.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     82.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     82.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     82.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     82.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     82.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     82.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     55336528     11.41%     93.65% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     29509516      6.08%     99.73% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead       649245      0.13%     99.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite       661732      0.14%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    485171795                       # Class of committed instruction
system.switch_cpus_1.commit.refs             86157021                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         250000004                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           485171795                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.825905                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.825905                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles     31257073                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts    752622235                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       55738973                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       107733848                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles      6232399                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles      5452808                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses          69098713                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses              228311                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses          33500549                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses               35911                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches          94916683                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        55655888                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           139259009                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes      1676166                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles          168                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts            414945300                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles        36574                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles       330994                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles      12464798                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.TlbCycles                6                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus_1.fetch.branchRate        0.459698                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     60555961                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     28345507                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              2.009651                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    206415111                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     3.830580                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.627967                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       83306920     40.36%     40.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1        6018403      2.92%     43.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2        8260654      4.00%     47.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3        6870510      3.33%     50.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        6653523      3.22%     53.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5        8334822      4.04%     57.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        5763047      2.79%     60.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        4985929      2.42%     63.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       76221303     36.93%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    206415111                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads         2412345                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes        1673363                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                 61159                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts      8575688                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       67190062                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           2.831551                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          102590223                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         33500549                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles      20121947                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts     77412518                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts        27596                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       631480                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     39409830                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    660159088                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts     69089674                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts     15678756                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    584648121                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents         2603                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents       577509                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      6232399                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       581388                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked          233                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      8941830                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses        34531                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        32698                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads        30313                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads     21426738                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores      9238579                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        32698                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect      8129999                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       445689                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       682896465                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           578505934                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.622784                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       425297200                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             2.801803                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            581165880                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads      855393149                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     483416837                       # number of integer regfile writes
system.switch_cpus_1.ipc                     1.210793                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.210793                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass      4881914      0.81%      0.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    482623535     80.39%     81.21% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult       430858      0.07%     81.28% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv      4184743      0.70%     81.98% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd       432544      0.07%     82.05% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     82.05% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt          630      0.00%     82.05% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     82.05% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     82.05% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     82.05% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     82.05% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     82.05% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     82.05% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     82.05% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu       390285      0.07%     82.11% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     82.11% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt       231226      0.04%     82.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc       231824      0.04%     82.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     82.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     82.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     82.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     82.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     82.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     82.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     82.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     82.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     82.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt        57742      0.01%     82.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     82.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult          430      0.00%     82.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     82.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     82.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     82.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     82.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     82.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     82.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     82.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     82.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     82.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     82.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     82.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead     71399562     11.89%     94.09% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     34005107      5.66%     99.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead       696605      0.12%     99.87% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite       759879      0.13%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    600326884                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses       2820069                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads      5621944                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses      2640941                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes      4045687                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt          12885557                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.021464                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu      11822146     91.75%     91.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu          103      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead       969017      7.52%     99.27% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite        75580      0.59%     99.85% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0      0.00%     99.85% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite        18711      0.15%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    605510458                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   1416719440                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    575864993                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes    831110199                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        660076782                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       600326884                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded        82306                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined    174987248                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued      2386955                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved        82067                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined    261797586                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    206415111                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     2.908348                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.590737                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0     64935639     31.46%     31.46% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     15290210      7.41%     38.87% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     19959342      9.67%     48.54% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     18990423      9.20%     57.74% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     21029169     10.19%     67.92% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     21449625     10.39%     78.32% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     23760954     11.51%     89.83% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     13781796      6.68%     96.50% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      7217953      3.50%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    206415111                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 2.907486                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses          55713482                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses               57639                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads      5747896                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores      3393352                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads     77412518                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     39409830                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     243244462                       # number of misc regfile reads
system.switch_cpus_1.numCycles              206476270                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles      20412479                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    563070586                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents      1011510                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       59933576                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents         6226                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents        20529                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   1864183231                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts    723221746                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands    836383840                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       108088417                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     10096011                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles      6232399                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles     11744386                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps      273313190                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups      4102283                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups   1093609468                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles         3845                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts          270                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts         7912386                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts          270                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads          811257486                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        1347065195                       # The number of ROB writes
system.switch_cpus_1.timesIdled                 25555                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests         1056                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       194878                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          146                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       375734                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            146                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests        57082                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops          200                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests       113541                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops            200                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                266                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        46780                       # Transaction distribution
system.membus.trans_dist::CleanEvict              138                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              472                       # Transaction distribution
system.membus.trans_dist::ReadExReq             46699                       # Transaction distribution
system.membus.trans_dist::ReadExResp            46699                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           266                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       141320                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total       141320                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 141320                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port      5999680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total      5999680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5999680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             47437                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   47437    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               47437                       # Request fanout histogram
system.membus.reqLayer2.occupancy           288980000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          247331500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1359224290500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1359224290500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1359224290500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1359224290500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1359224290500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1359224290500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1359224290500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            126554                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       115987                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       101436                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            9920                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           15530                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          15530                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            53782                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           53782                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        126554                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       304772                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       266356                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                571128                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     12983552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9432896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               22416448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           47947                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3040128                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           243341                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004952                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.070195                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 242136     99.50%     99.50% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1205      0.50%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             243341                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          358260000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         125447930                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         152856000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1359224290500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst       101121                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data        22281                       # number of demand (read+write) hits
system.l2.demand_hits::total                   123402                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst       101121                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data        22281                       # number of overall hits
system.l2.overall_hits::total                  123402                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst          311                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data        56151                       # number of demand (read+write) misses
system.l2.demand_misses::total                  56462                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst          311                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data        56151                       # number of overall misses
system.l2.overall_misses::total                 56462                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst     25249000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data   4884789500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4910038500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst     25249000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data   4884789500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4910038500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst       101432                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data        78432                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               179864                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst       101432                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data        78432                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              179864                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.003066                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.715920                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.313915                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.003066                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.715920                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.313915                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 81186.495177                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 86993.811330                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86961.823882                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 81186.495177                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 86993.811330                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86961.823882                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               47030                       # number of writebacks
system.l2.writebacks::total                     47030                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst          311                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data        56151                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             56462                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst          311                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data        56151                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            56462                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst     22139000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data   4323279500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4345418500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst     22139000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data   4323279500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4345418500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.003066                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.715920                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.313915                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.003066                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.715920                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.313915                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 71186.495177                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 76993.811330                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76961.823882                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 71186.495177                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 76993.811330                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76961.823882                       # average overall mshr miss latency
system.l2.replacements                          47275                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        68957                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            68957                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        68957                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        68957                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       101433                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           101433                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       101433                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       101433                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         9317                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          9317                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data        15043                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                15043                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data          487                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                487                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data        15530                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            15530                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.031359                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.031359                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data          487                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           487                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data     18155500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     18155500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.031359                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.031359                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 37280.287474                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 37280.287474                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data         7083                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  7083                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data        46699                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               46699                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data   4611283500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4611283500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data        53782                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             53782                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.868302                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.868302                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 98744.801816                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98744.801816                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data        46699                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          46699                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data   4144293500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4144293500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.868302                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.868302                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 88744.801816                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88744.801816                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst       101121                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.data        15198                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             116319                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst          311                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data         9452                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             9763                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst     25249000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data    273506000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    298755000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst       101432                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data        24650                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         126082                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.003066                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.383448                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.077434                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 81186.495177                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 28936.309776                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 30600.737478                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          311                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data         9452                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         9763                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     22139000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data    178986000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    201125000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.003066                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.383448                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.077434                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 71186.495177                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 18936.309776                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 20600.737478                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1359224290500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3920.254927                       # Cycle average of tags in use
system.l2.tags.total_refs                      313447                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    174449                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.796783                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    3920.254927                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.957093                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.957093                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3927                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1125                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2778                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.958740                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3172430                       # Number of tag accesses
system.l2.tags.data_accesses                  3172430                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1359224290500                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.inst           95                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_1.data         9402                       # number of demand (read+write) hits
system.l3.demand_hits::total                     9497                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.inst           95                       # number of overall hits
system.l3.overall_hits::.switch_cpus_1.data         9402                       # number of overall hits
system.l3.overall_hits::total                    9497                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst          216                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data        46749                       # number of demand (read+write) misses
system.l3.demand_misses::total                  46965                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst          216                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data        46749                       # number of overall misses
system.l3.overall_misses::total                 46965                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst     19080000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data   3867592500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       3886672500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst     19080000                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data   3867592500                       # number of overall miss cycles
system.l3.overall_miss_latency::total      3886672500                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst          311                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data        56151                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                56462                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst          311                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data        56151                       # number of overall (read+write) accesses
system.l3.overall_accesses::total               56462                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst     0.694534                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.832559                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.831798                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst     0.694534                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.832559                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.831798                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 88333.333333                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 82731.020984                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 82756.786969                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 88333.333333                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 82731.020984                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 82756.786969                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks               46780                       # number of writebacks
system.l3.writebacks::total                     46780                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst          216                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data        46749                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             46965                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst          216                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data        46749                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            46965                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst     16488000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data   3306604500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   3323092500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst     16488000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data   3306604500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   3323092500                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst     0.694534                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.832559                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.831798                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst     0.694534                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.832559                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.831798                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 76333.333333                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 70731.020984                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 70756.786969                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 76333.333333                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 70731.020984                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 70756.786969                       # average overall mshr miss latency
system.l3.replacements                          46984                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks        47030                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            47030                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks        47030                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        47030                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks          134                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total           134                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data           15                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                   15                       # number of UpgradeReq hits
system.l3.UpgradeReq_misses::.switch_cpus_1.data          472                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total                472                       # number of UpgradeReq misses
system.l3.UpgradeReq_accesses::.switch_cpus_1.data          487                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total              487                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_miss_rate::.switch_cpus_1.data     0.969199                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.969199                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_misses::.switch_cpus_1.data          472                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total           472                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data      8943000                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total      8943000                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.969199                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.969199                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 18947.033898                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 18947.033898                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_misses::.switch_cpus_1.data        46699                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               46699                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data   3863102000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    3863102000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data        46699                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             46699                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data            1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 82723.441615                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 82723.441615                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data        46699                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          46699                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data   3302714000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   3302714000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 70723.441615                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 70723.441615                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.inst           95                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::.switch_cpus_1.data         9402                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total               9497                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst          216                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data           50                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total              266                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst     19080000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data      4490500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total     23570500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst          311                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data         9452                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total           9763                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.694534                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.005290                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.027246                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 88333.333333                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data        89810                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 88610.902256                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          216                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data           50                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total          266                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     16488000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data      3890500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total     20378500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.694534                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.005290                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.027246                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 76333.333333                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data        77810                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 76610.902256                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1359224290500                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                      211618                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     79752                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      2.653451                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks      11.977118                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.inst                1                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data      5943.404955                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data  5802.190112                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst    64.206689                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 20945.221126                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.000366                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.inst        0.000031                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.181378                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.177069                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.001959                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.639197                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2         1014                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3         4144                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        27610                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                   1863640                       # Number of tag accesses
system.l3.tags.data_accesses                  1863640                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1359224290500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp              9763                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty        93810                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict            9766                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq             487                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp            487                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            46699                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           46699                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq          9763                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side       170490                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side      6623488                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                           46984                       # Total snoops (count)
system.tol3bus.snoopTraffic                   2993920                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples           103933                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.001924                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.043825                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                 103733     99.81%     99.81% # Request fanout histogram
system.tol3bus.snoop_fanout::1                    200      0.19%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total             103933                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy          103800500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy          84936500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1359224290500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst        13824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data      2991936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3005760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst        13824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         13824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2993920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2993920                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst          216                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data        46749                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               46965                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        46780                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              46780                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst       133904                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data     28980919                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              29114823                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst       133904                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           133904                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       29000136                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             29000136                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       29000136                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst       133904                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data     28980919                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             58114959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     46780.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples       216.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples     46749.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004727988500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2918                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2918                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              164196                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              43945                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       46965                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      46780                       # Number of write requests accepted
system.mem_ctrls.readBursts                     46965                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    46780                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2966                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2945                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2947                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2893                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2963                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2882                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2897                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2885                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2980                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2986                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2974                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2961                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2963                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2949                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2957                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2945                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2892                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2865                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2816                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2892                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2856                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2949                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2948                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2954                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2946                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2946                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2946                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.43                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    520506500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  234825000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1401100250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11082.86                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29832.86                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    42507                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   42041                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.51                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.87                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 46965                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                46780                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   46892                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      66                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         9179                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    653.505611                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   464.717290                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   382.719588                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1218     13.27%     13.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1004     10.94%     24.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          584      6.36%     30.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          481      5.24%     35.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          524      5.71%     41.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          485      5.28%     46.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          596      6.49%     53.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          801      8.73%     62.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3486     37.98%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         9179                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2918                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.094585                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.086305                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      0.587230                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-13             1      0.03%      0.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14-15            19      0.65%      0.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-17          2834     97.12%     97.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18-19            55      1.88%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-21             7      0.24%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26-27             1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34-35             1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2918                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2918                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.025360                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.023573                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.252599                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2885     98.87%     98.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      0.17%     99.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               17      0.58%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               10      0.34%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2918                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                3005760                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2992768                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 3005760                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2993920                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        29.11                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        28.99                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     29.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     29.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.45                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.23                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.23                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  102817798000                       # Total gap between requests
system.mem_ctrls.avgGap                    1096781.67                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst        13824                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data      2991936                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2992768                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 133904.007143523049                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 28980918.657187774777                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 28988977.694654747844                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst          216                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data        46749                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        46780                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst      7576250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data   1393524000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2448770336750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     35075.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     29808.64                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  52346522.80                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    90.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             33493740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             17802345                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           168896700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          122654340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     8149511760.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       2918282010                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      37185943200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        48596584095                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        470.723187                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  96627023000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3447340000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   3163772250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             32044320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             17031960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           166433400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          121443300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     8149511760.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       2864377110                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      37231336800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        48582178650                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        470.583651                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  96745604500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3447340000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3045190750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1359224290500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1399285974                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     69491978                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     55537529                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1524315481                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1399285974                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     69491978                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     55537529                       # number of overall hits
system.cpu.icache.overall_hits::total      1524315481                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         5336                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          258                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst       118353                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         123947                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         5336                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          258                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst       118353                       # number of overall misses
system.cpu.icache.overall_misses::total        123947                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      3354000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst   1461187999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1464541999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      3354000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst   1461187999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1464541999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1399291310                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     69492236                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     55655882                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1524439428                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1399291310                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     69492236                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     55655882                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1524439428                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000004                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000004                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.002127                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000081                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000004                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000004                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.002127                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000081                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst        13000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 12346.015724                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 11815.872905                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst        13000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 12346.015724                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 11815.872905                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          783                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                23                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    34.043478                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       106518                       # number of writebacks
system.cpu.icache.writebacks::total            106518                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst        16449                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        16449                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst        16449                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        16449                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          258                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst       101904                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       102162                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          258                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst       101904                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       102162                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3096000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst   1240987499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1244083499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3096000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst   1240987499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1244083499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.001831                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000067                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.001831                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000067                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst        12000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 12178.005760                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12177.556224                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst        12000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 12178.005760                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12177.556224                       # average overall mshr miss latency
system.cpu.icache.replacements                 106518                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1399285974                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     69491978                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     55537529                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1524315481                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         5336                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          258                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst       118353                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        123947                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      3354000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst   1461187999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1464541999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1399291310                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     69492236                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     55655882                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1524439428                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.002127                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000081                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst        13000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 12346.015724                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 11815.872905                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst        16449                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        16449                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          258                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst       101904                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       102162                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3096000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst   1240987499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1244083499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.001831                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000067                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst        12000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 12178.005760                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12177.556224                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1359224290500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           510.955739                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1524422979                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            107498                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14180.942706                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   491.898361                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.916919                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst    18.140459                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.960739                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.001791                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.035431                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997960                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           81                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           36                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          383                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        6097865210                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       6097865210                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1359224290500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1359224290500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1359224290500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1359224290500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1359224290500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1359224290500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1359224290500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    367777443                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     17360308                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data     89962524                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        475100275                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    367777443                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     17360308                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data     89962524                       # number of overall hits
system.cpu.dcache.overall_hits::total       475100275                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       232807                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        18097                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data       107039                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         357943                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       232807                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        18097                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data       107039                       # number of overall misses
system.cpu.dcache.overall_misses::total        357943                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   1100225000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data   5784082969                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6884307969                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   1100225000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data   5784082969                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6884307969                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    368010250                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     17378405                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data     90069563                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    475458218                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    368010250                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     17378405                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data     90069563                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    475458218                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000633                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.001041                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.001188                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000753                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000633                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.001041                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.001188                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000753                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 60795.988285                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 54037.154392                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19232.972761                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 60795.988285                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 54037.154392                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19232.972761                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         3514                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          118                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               327                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    10.746177                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          118                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       267225                       # number of writebacks
system.cpu.dcache.writebacks::total            267225                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data        20528                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        20528                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data        20528                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        20528                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        18097                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data        86511                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       104608                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        18097                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data        86511                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       104608                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   1082128000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data   5427579969                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6509707969                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   1082128000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data   5427579969                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6509707969                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.001041                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.000960                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000220                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.001041                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.000960                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000220                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 59795.988285                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 62738.610917                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62229.542377                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 59795.988285                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 62738.610917                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62229.542377                       # average overall mshr miss latency
system.cpu.dcache.replacements                 309457                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    231035047                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     11297769                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data     59860591                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       302193407                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        48225                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         3953                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data        37727                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         89905                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data     79267500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data    757652500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    836920000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    231083272                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     11301722                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data     59898318                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    302283312                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000209                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.000350                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.000630                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000297                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 20052.491778                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 20082.500596                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  9308.937212                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data        13076                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        13076                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         3953                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data        24651                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        28604                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data     75314500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data    470474500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    545789000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.000350                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.000412                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000095                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 19052.491778                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 19085.412356                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 19080.862816                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    136742396                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      6062539                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     30101933                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      172906868                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       184582                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        14144                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data        69312                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       268038                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   1020957500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data   5026430469                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6047387969                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    136926978                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      6076683                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     30171245                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    173174906                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001348                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.002328                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.002297                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001548                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 72183.081165                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 72518.906813                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 22561.681437                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data         7452                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         7452                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        14144                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data        61860                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        76004                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   1006813500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data   4957105469                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   5963918969                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.002328                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.002050                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000439                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 71183.081165                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 80134.262350                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78468.488093                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1359224290500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.992132                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           475437876                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            309969                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1533.823950                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   441.945200                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    31.632355                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data    38.414576                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.863174                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.061782                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.075028                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999985                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          489                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1902142841                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1902142841                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1359224290500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1168016829000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 191207461500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
