// Seed: 4209133588
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_5 = 32'd98
) (
    output tri0  id_0,
    output logic id_1
);
  reg id_3;
  assign id_0 = id_3;
  wire  id_4;
  logic _id_5;
  ;
  always id_1 = 1;
  initial id_3 = 1;
  always_ff begin : LABEL_0
    id_3 = (1 == 1);
  end
  logic [7:0] id_6;
  assign {id_6, id_3 == -1, 1'b0, -1, id_4, (1) ? id_5 : 1'b0, ~-1} = id_5 ? -1 : id_5;
  assign id_1 = id_6[id_5];
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
