
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN"
 "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
 <head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
  <title>[AUTOSEL,for,4.9,031/100] kvm: vmx: Flush TLB when the APIC-access address changes - Patchwork</title>
  <link rel="stylesheet" type="text/css" href="/static/css/style.css"/>
  <script type="text/javascript" src="/static/js/common.js"></script>
  <script type="text/javascript" src="/static/js/jquery-1.10.1.min.js"></script>

 </head>
 <body>
  <div id="title">
  <h1 style="float: left;">
     <a
      href="/">Patchwork</a>
    [AUTOSEL,for,4.9,031/100] kvm: vmx: Flush TLB when the APIC-access address changes</h1>
  <div id="auth">

     <a href="/user/login/">login</a>
     <br/>
     <a href="/register/">register</a>
     <br/>
     <a href="/mail/">mail settings</a>

   </div>
   <div style="clear: both;"></div>
  </div>
  <div id="nav">
   <div id="navleft">
   
    <strong>Project</strong>: LKML
     :
     <a href="/project/LKML/list/"
      >patches</a>
     :
     <a href="/project/LKML/"
      >project info</a>
    
     :
     <a href="/"
     >other projects</a>
     
    
   </div>
   <div id="navright">
    <a href="/help/about/">about</a>
   </div>
   <div style="clear: both"></div>
  </div>

  <div id="content">

<script language="JavaScript" type="text/javascript">
function toggle_headers(link_id, headers_id)
{
    var link = document.getElementById(link_id)
    var headers = document.getElementById(headers_id)

    var hidden = headers.style['display'] == 'none';

    if (hidden) {
        link.innerHTML = 'hide';
        headers.style['display'] = 'block';
    } else {
        link.innerHTML = 'show';
        headers.style['display'] = 'none';
    }

}
</script>

<table class="patchmeta">
 <tr>
  <th>Submitter</th>
  <td><a href="/project/LKML/list/?submitter=169497">Levin, Alexander</a></td>
 </tr>
 <tr>
  <th>Date</th>
  <td>Dec. 13, 2017, 1:57 a.m.</td>
 </tr>
 <tr>
  <th>Message ID</th>
  <td>&lt;20171213015722.6722-6-alexander.levin@verizon.com&gt;</td>
 </tr>
 <tr>
  <th>Download</th>
  <td>
   <a href="/patch/10108629/mbox/"
   >mbox</a>
|
   <a href="/patch/10108629/raw/"
   >patch</a>

   </td>
 </tr>
 <tr>
  <th>Permalink</th>
  <td><a href="/patch/10108629/">/patch/10108629/</a>
 </tr>
  <tr>
   <th>State</th>
   <td>New</td>
  </tr>


 <tr>
  <th>Headers</th>
  <td><a id="togglepatchheaders"
   href="javascript:toggle_headers('togglepatchheaders', 'patchheaders')"
   >show</a>
   <div id="patchheaders" class="patchheaders" style="display:none;">
    <pre>Return-Path: &lt;linux-kernel-owner@kernel.org&gt;
Received: from mail.wl.linuxfoundation.org (pdx-wl-mail.web.codeaurora.org
	[172.30.200.125])
	by pdx-korg-patchwork.web.codeaurora.org (Postfix) with ESMTP id
	7FD07602CA for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Wed, 13 Dec 2017 01:58:27 +0000 (UTC)
Received: from mail.wl.linuxfoundation.org (localhost [127.0.0.1])
	by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 709C128A70
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Wed, 13 Dec 2017 01:58:27 +0000 (UTC)
Received: by mail.wl.linuxfoundation.org (Postfix, from userid 486)
	id 6543F28B62; Wed, 13 Dec 2017 01:58:27 +0000 (UTC)
X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on
	pdx-wl-mail.web.codeaurora.org
X-Spam-Level: 
X-Spam-Status: No, score=-6.8 required=2.0 tests=BAYES_00,DKIM_SIGNED,
	RCVD_IN_DNSWL_HI,T_DKIM_INVALID autolearn=ham version=3.3.1
Received: from vger.kernel.org (vger.kernel.org [209.132.180.67])
	by mail.wl.linuxfoundation.org (Postfix) with ESMTP id C44E628A70
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Wed, 13 Dec 2017 01:58:26 +0000 (UTC)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
	id S1753173AbdLMB6X (ORCPT
	&lt;rfc822;patchwork-LKML@patchwork.kernel.org&gt;);
	Tue, 12 Dec 2017 20:58:23 -0500
Received: from omzsmtpe03.verizonbusiness.com ([199.249.25.208]:6490 &quot;EHLO
	omzsmtpe03.verizonbusiness.com&quot; rhost-flags-OK-OK-OK-OK)
	by vger.kernel.org with ESMTP id S1752572AbdLMB6L (ORCPT
	&lt;rfc822;linux-kernel@vger.kernel.org&gt;);
	Tue, 12 Dec 2017 20:58:11 -0500
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple;
	d=verizon.com; i=@verizon.com; q=dns/txt; s=corp;
	t=1513130291; x=1544666291;
	h=from:cc:to:subject:date:message-id:references:
	in-reply-to:content-id:content-transfer-encoding:
	mime-version;
	bh=rWmcRKCH1KzvyYqrQCFYyyKlz984wy3fE4+c4Hi6jQQ=;
	b=lD/nzbcgveq2lvSme7RaDK9JvVPdXnmUcuDGRGwhSs+jHwdf0DI/pwiw
	cEk1NdNz3lLMoRGPDjnzbyHb3G7bUNPIOlrnrdKY9kYy1Ew3PN8OowEHe
	JM6Cjv/y18VeRNX+46kEOXbbxTQvszK2omytWelNtJiPBA3xhEMfS3zom E=;
Received: from unknown (HELO fldsmtpi02.verizon.com) ([166.68.71.144])
	by omzsmtpe03.verizonbusiness.com with ESMTP;
	13 Dec 2017 01:58:06 +0000
Received: from rogue-10-255-192-101.rogue.vzwcorp.com (HELO
	atlantis.verizonwireless.com) ([10.255.192.101])
	by fldsmtpi02.verizon.com with ESMTP/TLS/DHE-RSA-AES256-SHA;
	13 Dec 2017 01:57:33 +0000
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple;
	d=verizon.com; i=@verizon.com; q=dns/txt; s=corp;
	t=1513130254; x=1544666254;
	h=from:cc:to:subject:date:message-id:references:
	in-reply-to:content-id:content-transfer-encoding:
	mime-version;
	bh=rWmcRKCH1KzvyYqrQCFYyyKlz984wy3fE4+c4Hi6jQQ=;
	b=rlVqycxqMPkkFRXTXfrU8CDY0lngKA/oE9SvgKLXiyM9c6Yqfw5uShjx
	uzQ5A3Wf8z/uRbZZ7DncMqsfeuxYKYQ3HaxMTUkS2RCCddyBYHkqrRXeI
	Lz0/eLfLF6f3XkrGw8/dxJ6Vs757hDYf5mzGpUlPmXdvFo62l/gwHxKxk o=;
Received: from surveyor.tdc.vzwcorp.com (HELO eris.verizonwireless.com)
	([10.254.88.83])
	by atlantis.verizonwireless.com with ESMTP/TLS/DHE-RSA-AES256-SHA;
	12 Dec 2017 20:57:33 -0500
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple;
	d=verizon.com; i=@verizon.com; q=dns/txt; s=corp;
	t=1513130254; x=1544666254;
	h=to:subject:date:message-id:references:in-reply-to:
	content-id:content-transfer-encoding:mime-version:from:cc;
	bh=rWmcRKCH1KzvyYqrQCFYyyKlz984wy3fE4+c4Hi6jQQ=;
	b=rfYjh5GW3oFGNn0gGQoaFVfEqDnhXHAaYu9jsB83Rikm4kV8A8ZYg6Uf
	CsbbYhGcz2iAH5b6FO8D1dTdTGjoUY9wgIco8grv1AFIytj7YBOy5wd84
	WBzBP9BUokQwAVYBT2YsT28YOjbgRWTgtt+1XLJQpYN4TRDB3DTBylBGZ c=;
From: alexander.levin@verizon.com
Cc: Jim Mattson &lt;jmattson@google.com&gt;,
	=?utf-8?B?UmFkaW0gS3LEjW3DocWZ?= &lt;rkrcmar@redhat.com&gt;,
	alexander.levin@verizon.com
X-Host: surveyor.tdc.vzwcorp.com
Received: from ohtwi1exh001.uswin.ad.vzwcorp.com ([10.144.218.43])
	by eris.verizonwireless.com with ESMTP/TLS/AES128-SHA256;
	13 Dec 2017 01:57:33 +0000
Received: from tbwexch26apd.uswin.ad.vzwcorp.com (153.114.162.50) by
	OHTWI1EXH001.uswin.ad.vzwcorp.com (10.144.218.43) with Microsoft SMTP
	Server (TLS) id 14.3.248.2; Tue, 12 Dec 2017 20:57:33 -0500
Received: from OMZP1LUMXCA13.uswin.ad.vzwcorp.com (144.8.22.188) by
	tbwexch26apd.uswin.ad.vzwcorp.com (153.114.162.50) with Microsoft
	SMTP Server (TLS) id 15.0.1263.5; Tue, 12 Dec 2017 20:57:33 -0500
Received: from OMZP1LUMXCA17.uswin.ad.vzwcorp.com (144.8.22.195) by
	OMZP1LUMXCA13.uswin.ad.vzwcorp.com (144.8.22.188) with Microsoft SMTP
	Server (TLS) id 15.0.1263.5; Tue, 12 Dec 2017 19:57:32 -0600
Received: from OMZP1LUMXCA17.uswin.ad.vzwcorp.com ([144.8.22.195]) by
	OMZP1LUMXCA17.uswin.ad.vzwcorp.com ([144.8.22.195]) with mapi id
	15.00.1263.000; Tue, 12 Dec 2017 19:57:32 -0600
To: &quot;linux-kernel@vger.kernel.org&quot; &lt;linux-kernel@vger.kernel.org&gt;,
	&quot;stable@vger.kernel.org&quot; &lt;stable@vger.kernel.org&gt;
Subject: [PATCH AUTOSEL for 4.9 031/100] kvm: vmx: Flush TLB when the
	APIC-access address changes
Thread-Topic: [PATCH AUTOSEL for 4.9 031/100] kvm: vmx: Flush TLB when the
	APIC-access address changes
Thread-Index: AQHTc7W7seoaWIgDrE+CXn4gnbpVaA==
Date: Wed, 13 Dec 2017 01:57:30 +0000
Message-ID: &lt;20171213015722.6722-6-alexander.levin@verizon.com&gt;
References: &lt;20171213015722.6722-1-alexander.levin@verizon.com&gt;
In-Reply-To: &lt;20171213015722.6722-1-alexander.levin@verizon.com&gt;
Accept-Language: en-US
Content-Language: en-US
X-MS-Has-Attach: 
X-MS-TNEF-Correlator: 
x-ms-exchange-messagesentrepresentingtype: 1
x-ms-exchange-transport-fromentityheader: Hosted
x-originating-ip: [10.144.60.250]
Content-Type: text/plain; charset=&quot;utf-8&quot;
Content-ID: &lt;B1143D1707494046B707654CC080F201@vzwcorp.com&gt;
Content-Transfer-Encoding: base64
MIME-Version: 1.0
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: &lt;linux-kernel.vger.kernel.org&gt;
X-Mailing-List: linux-kernel@vger.kernel.org
X-Virus-Scanned: ClamAV using ClamSMTP
</pre>
   </div>
  </td>
 </tr>
</table>

<div class="patchforms">





 <div style="clear: both;">
 </div>
</div>



<h2>Comments</h2>

<div class="comment">
<div class="meta"><a href="/project/LKML/list/?submitter=169497">Levin, Alexander</a> - Dec. 13, 2017, 1:57 a.m.</div>
<pre class="content">
<span class="from">From: Jim Mattson &lt;jmattson@google.com&gt;</span>

[ Upstream commit fb6c8198431311027c3434d4e94ab8bc040f7aea ]

Quoting from the Intel SDM, volume 3, section 28.3.3.4: Guidelines for
Use of the INVEPT Instruction:

If EPT was in use on a logical processor at one time with EPTP X, it
is recommended that software use the INVEPT instruction with the
&quot;single-context&quot; INVEPT type and with EPTP X in the INVEPT descriptor
before a VM entry on the same logical processor that enables EPT with
EPTP X and either (a) the &quot;virtualize APIC accesses&quot; VM-execution
control was changed from 0 to 1; or (b) the value of the APIC-access
address was changed.

In the nested case, the burden falls on L1, unless L0 enables EPT in
vmcs02 when L1 doesn&#39;t enable EPT in vmcs12.
<span class="signed-off-by">
Signed-off-by: Jim Mattson &lt;jmattson@google.com&gt;</span>
<span class="signed-off-by">Signed-off-by: Radim Krčmář &lt;rkrcmar@redhat.com&gt;</span>
<span class="signed-off-by">Signed-off-by: Sasha Levin &lt;alexander.levin@verizon.com&gt;</span>
---
 arch/x86/kvm/vmx.c | 18 +++++++++++++++++-
 1 file changed, 17 insertions(+), 1 deletion(-)

-- 
2.11.0
</pre>
</div>



<h2>Patch</h2>
<div class="patch">
<pre class="content">
<span class="p_header">diff --git a/arch/x86/kvm/vmx.c b/arch/x86/kvm/vmx.c</span>
<span class="p_header">index f0d3de153e29..3ec670af9cae 100644</span>
<span class="p_header">--- a/arch/x86/kvm/vmx.c</span>
<span class="p_header">+++ b/arch/x86/kvm/vmx.c</span>
<span class="p_chunk">@@ -3816,6 +3816,12 @@</span> <span class="p_context"> static void vmx_flush_tlb(struct kvm_vcpu *vcpu)</span>
 	__vmx_flush_tlb(vcpu, to_vmx(vcpu)-&gt;vpid);
 }
 
<span class="p_add">+static void vmx_flush_tlb_ept_only(struct kvm_vcpu *vcpu)</span>
<span class="p_add">+{</span>
<span class="p_add">+	if (enable_ept)</span>
<span class="p_add">+		vmx_flush_tlb(vcpu);</span>
<span class="p_add">+}</span>
<span class="p_add">+</span>
 static void vmx_decache_cr0_guest_bits(struct kvm_vcpu *vcpu)
 {
 	ulong cr0_guest_owned_bits = vcpu-&gt;arch.cr0_guest_owned_bits;
<span class="p_chunk">@@ -8513,6 +8519,7 @@</span> <span class="p_context"> static void vmx_set_virtual_x2apic_mode(struct kvm_vcpu *vcpu, bool set)</span>
 	} else {
 		sec_exec_control &amp;= ~SECONDARY_EXEC_VIRTUALIZE_X2APIC_MODE;
 		sec_exec_control |= SECONDARY_EXEC_VIRTUALIZE_APIC_ACCESSES;
<span class="p_add">+		vmx_flush_tlb_ept_only(vcpu);</span>
 	}
 	vmcs_write32(SECONDARY_VM_EXEC_CONTROL, sec_exec_control);
 
<span class="p_chunk">@@ -8538,8 +8545,10 @@</span> <span class="p_context"> static void vmx_set_apic_access_page_addr(struct kvm_vcpu *vcpu, hpa_t hpa)</span>
 	 */
 	if (!is_guest_mode(vcpu) ||
 	    !nested_cpu_has2(get_vmcs12(&amp;vmx-&gt;vcpu),
<span class="p_del">-			     SECONDARY_EXEC_VIRTUALIZE_APIC_ACCESSES))</span>
<span class="p_add">+			     SECONDARY_EXEC_VIRTUALIZE_APIC_ACCESSES)) {</span>
 		vmcs_write64(APIC_ACCESS_ADDR, hpa);
<span class="p_add">+		vmx_flush_tlb_ept_only(vcpu);</span>
<span class="p_add">+	}</span>
 }
 
 static void vmx_hwapic_isr_update(struct kvm_vcpu *vcpu, int max_isr)
<span class="p_chunk">@@ -10114,6 +10123,9 @@</span> <span class="p_context"> static void prepare_vmcs02(struct kvm_vcpu *vcpu, struct vmcs12 *vmcs12)</span>
 	if (nested_cpu_has_ept(vmcs12)) {
 		kvm_mmu_unload(vcpu);
 		nested_ept_init_mmu_context(vcpu);
<span class="p_add">+	} else if (nested_cpu_has2(vmcs12,</span>
<span class="p_add">+				   SECONDARY_EXEC_VIRTUALIZE_APIC_ACCESSES)) {</span>
<span class="p_add">+		vmx_flush_tlb_ept_only(vcpu);</span>
 	}
 
 	if (vmcs12-&gt;vm_entry_controls &amp; VM_ENTRY_LOAD_IA32_EFER)
<span class="p_chunk">@@ -10854,6 +10866,10 @@</span> <span class="p_context"> static void nested_vmx_vmexit(struct kvm_vcpu *vcpu, u32 exit_reason,</span>
 		vmx-&gt;nested.change_vmcs01_virtual_x2apic_mode = false;
 		vmx_set_virtual_x2apic_mode(vcpu,
 				vcpu-&gt;arch.apic_base &amp; X2APIC_ENABLE);
<span class="p_add">+	} else if (!nested_cpu_has_ept(vmcs12) &amp;&amp;</span>
<span class="p_add">+		   nested_cpu_has2(vmcs12,</span>
<span class="p_add">+				   SECONDARY_EXEC_VIRTUALIZE_APIC_ACCESSES)) {</span>
<span class="p_add">+		vmx_flush_tlb_ept_only(vcpu);</span>
 	}
 
 	/* This is needed for same reason as it was needed in prepare_vmcs02 */

</pre>
</div>




  </div>
  <div id="footer">
   <a href="http://jk.ozlabs.org/projects/patchwork/">patchwork</a>
   patch tracking system
  </div>
 </body>
</html>



