
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from E:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [E:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [E:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/Professional/Desktop/XilinxVerilogAsicSha256/Asic_3/Asic/pa.fromNetlist.tcl
# create_project -name Asic -dir "C:/Users/Professional/Desktop/XilinxVerilogAsicSha256/Asic_3/Asic/planAhead_run_3" -part xc3s400pq208-4
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/Users/Professional/Desktop/XilinxVerilogAsicSha256/Asic_3/Asic/asic2.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Users/Professional/Desktop/XilinxVerilogAsicSha256/Asic_3/Asic} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "asic2.ucf" [current_fileset -constrset]
Adding file 'C:/Users/Professional/Desktop/XilinxVerilogAsicSha256/Asic_3/Asic/asic2.ucf' to fileset 'constrs_1'
# add_files [list {asic2.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s400pq208-4
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design asic2.ngc ...
WARNING:NetListWriters:298 - No output is written to asic2.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file asic2.edif ...
ngc2edif: Total memory usage is 4308560 kilobytes

Parsing EDIF File [./planAhead_run_3/Asic.data/cache/asic2_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_3/Asic.data/cache/asic2_ngc_zx.edif]
INFO: [Designutils 20-910] Reading macro library E:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn
Parsing EDIF File [E:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn]
Finished Parsing EDIF File [E:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn]
Loading clock regions from E:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s400/ClockRegion.xml
Loading clock buffers from E:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s400/ClockBuffers.xml
Loading package from E:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s400/pq208/Package.xml
Loading io standards from E:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from E:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s400/pq208/SSORules.xml
Loading list of drcs for the architecture : E:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/drc.xml
INFO: [Timing 38-77] Reading timing library E:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/spartan3-4.lib.
INFO: [Timing 38-34] Done reading timing library E:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/spartan3-4.lib.
Parsing UCF File [C:/Users/Professional/Desktop/XilinxVerilogAsicSha256/Asic_3/Asic/asic2.ucf]
Finished Parsing UCF File [C:/Users/Professional/Desktop/XilinxVerilogAsicSha256/Asic_3/Asic/asic2.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 31126e57
link_design: Time (s): elapsed = 00:00:08 . Memory (MB): peak = 527.770 ; gain = 68.785
set_property package_pin "" [get_ports [list  {in_data[31]}]]
set_property package_pin "" [get_ports [list  {in_data[30]}]]
startgroup
set_property package_pin P5 [get_ports {in_data[31]}]
endgroup
startgroup
set_property package_pin P7 [get_ports {in_data[30]}]
endgroup
startgroup
set_property package_pin P10 [get_ports {in_data[29]}]
endgroup
startgroup
set_property package_pin P11 [get_ports {in_data[28]}]
endgroup
startgroup
set_property package_pin P12 [get_ports {in_data[27]}]
endgroup
startgroup
set_property package_pin P13 [get_ports {in_data[26]}]
endgroup
startgroup
set_property package_pin P15 [get_ports {in_data[25]}]
endgroup
startgroup
set_property package_pin P16 [get_ports {in_data[24]}]
endgroup
set_property package_pin "" [get_ports [list  {in_data[23]}]]
startgroup
set_property package_pin P5 [get_ports {in_data[31]}]
endgroup
startgroup
set_property package_pin P11 [get_ports {in_data[28]}]
endgroup
startgroup
set_property package_pin P13 [get_ports {in_data[26]}]
endgroup
startgroup
set_property package_pin P15 [get_ports {in_data[25]}]
endgroup
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Tue May 03 12:35:51 2022...
INFO: [Common 17-83] Releasing license: PlanAhead
