<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: cdnsusbhs_data_sync_rx</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_cdnsusbhs_data_sync_rx'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_cdnsusbhs_data_sync_rx')">cdnsusbhs_data_sync_rx</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 59.87</td>
<td class="s8 cl rt"><a href="mod1207.html#Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1207.html#Toggle" > 13.89</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1207.html#Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/USB/rtl/usbhs/meta/cdnsusbhs_data_sync_rx.v')">/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/USB/rtl/usbhs/meta/cdnsusbhs_data_sync_rx.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_0.html#inst_tag_160007"  onclick="showContent('inst_tag_160007')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_OUT0MAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1207_0.html#inst_tag_160007_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1207_0.html#inst_tag_160007_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1207_0.html#inst_tag_160007_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_0.html#inst_tag_160008"  onclick="showContent('inst_tag_160008')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_FNADDRUP.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1207_0.html#inst_tag_160008_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1207_0.html#inst_tag_160008_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1207_0.html#inst_tag_160008_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_0.html#inst_tag_160010"  onclick="showContent('inst_tag_160010')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1207_0.html#inst_tag_160010_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1207_0.html#inst_tag_160010_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1207_0.html#inst_tag_160010_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_0.html#inst_tag_160015"  onclick="showContent('inst_tag_160015')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1207_0.html#inst_tag_160015_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1207_0.html#inst_tag_160015_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1207_0.html#inst_tag_160015_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_0.html#inst_tag_160017"  onclick="showContent('inst_tag_160017')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1207_0.html#inst_tag_160017_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1207_0.html#inst_tag_160017_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1207_0.html#inst_tag_160017_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_0.html#inst_tag_160019"  onclick="showContent('inst_tag_160019')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1207_0.html#inst_tag_160019_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1207_0.html#inst_tag_160019_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1207_0.html#inst_tag_160019_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_0.html#inst_tag_160021"  onclick="showContent('inst_tag_160021')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1207_0.html#inst_tag_160021_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1207_0.html#inst_tag_160021_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1207_0.html#inst_tag_160021_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_1.html#inst_tag_160023"  onclick="showContent('inst_tag_160023')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1207_1.html#inst_tag_160023_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1207_1.html#inst_tag_160023_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1207_1.html#inst_tag_160023_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_1.html#inst_tag_160025"  onclick="showContent('inst_tag_160025')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1207_1.html#inst_tag_160025_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1207_1.html#inst_tag_160025_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1207_1.html#inst_tag_160025_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_1.html#inst_tag_160027"  onclick="showContent('inst_tag_160027')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1207_1.html#inst_tag_160027_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1207_1.html#inst_tag_160027_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1207_1.html#inst_tag_160027_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_1.html#inst_tag_160029"  onclick="showContent('inst_tag_160029')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1207_1.html#inst_tag_160029_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1207_1.html#inst_tag_160029_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1207_1.html#inst_tag_160029_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_1.html#inst_tag_160031"  onclick="showContent('inst_tag_160031')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1207_1.html#inst_tag_160031_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1207_1.html#inst_tag_160031_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1207_1.html#inst_tag_160031_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_1.html#inst_tag_160033"  onclick="showContent('inst_tag_160033')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1207_1.html#inst_tag_160033_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1207_1.html#inst_tag_160033_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1207_1.html#inst_tag_160033_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_1.html#inst_tag_160035"  onclick="showContent('inst_tag_160035')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1207_1.html#inst_tag_160035_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1207_1.html#inst_tag_160035_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1207_1.html#inst_tag_160035_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_2.html#inst_tag_160037"  onclick="showContent('inst_tag_160037')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1207_2.html#inst_tag_160037_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1207_2.html#inst_tag_160037_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1207_2.html#inst_tag_160037_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_2.html#inst_tag_160039"  onclick="showContent('inst_tag_160039')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1207_2.html#inst_tag_160039_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1207_2.html#inst_tag_160039_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1207_2.html#inst_tag_160039_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_2.html#inst_tag_160041"  onclick="showContent('inst_tag_160041')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1207_2.html#inst_tag_160041_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1207_2.html#inst_tag_160041_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1207_2.html#inst_tag_160041_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_2.html#inst_tag_160043"  onclick="showContent('inst_tag_160043')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1207_2.html#inst_tag_160043_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1207_2.html#inst_tag_160043_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1207_2.html#inst_tag_160043_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_2.html#inst_tag_160045"  onclick="showContent('inst_tag_160045')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1207_2.html#inst_tag_160045_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1207_2.html#inst_tag_160045_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1207_2.html#inst_tag_160045_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_2.html#inst_tag_160047"  onclick="showContent('inst_tag_160047')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1207_2.html#inst_tag_160047_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1207_2.html#inst_tag_160047_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1207_2.html#inst_tag_160047_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_2.html#inst_tag_160049"  onclick="showContent('inst_tag_160049')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1207_2.html#inst_tag_160049_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1207_2.html#inst_tag_160049_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1207_2.html#inst_tag_160049_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_2.html#inst_tag_160051"  onclick="showContent('inst_tag_160051')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1207_2.html#inst_tag_160051_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1207_2.html#inst_tag_160051_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1207_2.html#inst_tag_160051_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_3.html#inst_tag_160053"  onclick="showContent('inst_tag_160053')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1207_3.html#inst_tag_160053_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1207_3.html#inst_tag_160053_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1207_3.html#inst_tag_160053_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_3.html#inst_tag_160055"  onclick="showContent('inst_tag_160055')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1207_3.html#inst_tag_160055_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1207_3.html#inst_tag_160055_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1207_3.html#inst_tag_160055_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_3.html#inst_tag_160057"  onclick="showContent('inst_tag_160057')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1207_3.html#inst_tag_160057_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1207_3.html#inst_tag_160057_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1207_3.html#inst_tag_160057_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_3.html#inst_tag_160059"  onclick="showContent('inst_tag_160059')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1207_3.html#inst_tag_160059_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1207_3.html#inst_tag_160059_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1207_3.html#inst_tag_160059_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_3.html#inst_tag_160061"  onclick="showContent('inst_tag_160061')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1207_3.html#inst_tag_160061_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1207_3.html#inst_tag_160061_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1207_3.html#inst_tag_160061_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_3.html#inst_tag_160063"  onclick="showContent('inst_tag_160063')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1207_3.html#inst_tag_160063_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1207_3.html#inst_tag_160063_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1207_3.html#inst_tag_160063_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_3.html#inst_tag_160065"  onclick="showContent('inst_tag_160065')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1207_3.html#inst_tag_160065_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1207_3.html#inst_tag_160065_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1207_3.html#inst_tag_160065_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_4.html#inst_tag_160067"  onclick="showContent('inst_tag_160067')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1207_4.html#inst_tag_160067_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1207_4.html#inst_tag_160067_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1207_4.html#inst_tag_160067_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_4.html#inst_tag_160069"  onclick="showContent('inst_tag_160069')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1207_4.html#inst_tag_160069_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1207_4.html#inst_tag_160069_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1207_4.html#inst_tag_160069_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_4.html#inst_tag_160071"  onclick="showContent('inst_tag_160071')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1207_4.html#inst_tag_160071_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1207_4.html#inst_tag_160071_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1207_4.html#inst_tag_160071_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_4.html#inst_tag_160073"  onclick="showContent('inst_tag_160073')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1207_4.html#inst_tag_160073_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1207_4.html#inst_tag_160073_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1207_4.html#inst_tag_160073_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_4.html#inst_tag_160075"  onclick="showContent('inst_tag_160075')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1207_4.html#inst_tag_160075_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1207_4.html#inst_tag_160075_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1207_4.html#inst_tag_160075_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_4.html#inst_tag_160077"  onclick="showContent('inst_tag_160077')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1207_4.html#inst_tag_160077_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1207_4.html#inst_tag_160077_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1207_4.html#inst_tag_160077_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_4.html#inst_tag_160079"  onclick="showContent('inst_tag_160079')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT8STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1207_4.html#inst_tag_160079_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1207_4.html#inst_tag_160079_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1207_4.html#inst_tag_160079_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_4.html#inst_tag_160080"  onclick="showContent('inst_tag_160080')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT7STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1207_4.html#inst_tag_160080_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1207_4.html#inst_tag_160080_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1207_4.html#inst_tag_160080_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_4.html#inst_tag_160081"  onclick="showContent('inst_tag_160081')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT6STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1207_4.html#inst_tag_160081_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1207_4.html#inst_tag_160081_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1207_4.html#inst_tag_160081_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_5.html#inst_tag_160082"  onclick="showContent('inst_tag_160082')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT5STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1207_5.html#inst_tag_160082_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1207_5.html#inst_tag_160082_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1207_5.html#inst_tag_160082_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_5.html#inst_tag_160083"  onclick="showContent('inst_tag_160083')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT4STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1207_5.html#inst_tag_160083_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1207_5.html#inst_tag_160083_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1207_5.html#inst_tag_160083_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_5.html#inst_tag_160084"  onclick="showContent('inst_tag_160084')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT3STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1207_5.html#inst_tag_160084_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1207_5.html#inst_tag_160084_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1207_5.html#inst_tag_160084_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_5.html#inst_tag_160085"  onclick="showContent('inst_tag_160085')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT2STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1207_5.html#inst_tag_160085_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1207_5.html#inst_tag_160085_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1207_5.html#inst_tag_160085_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_5.html#inst_tag_160086"  onclick="showContent('inst_tag_160086')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT1STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1207_5.html#inst_tag_160086_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1207_5.html#inst_tag_160086_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1207_5.html#inst_tag_160086_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_5.html#inst_tag_160087"  onclick="showContent('inst_tag_160087')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN8STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1207_5.html#inst_tag_160087_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1207_5.html#inst_tag_160087_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1207_5.html#inst_tag_160087_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_5.html#inst_tag_160088"  onclick="showContent('inst_tag_160088')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN7STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1207_5.html#inst_tag_160088_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1207_5.html#inst_tag_160088_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1207_5.html#inst_tag_160088_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_5.html#inst_tag_160089"  onclick="showContent('inst_tag_160089')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN6STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1207_5.html#inst_tag_160089_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1207_5.html#inst_tag_160089_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1207_5.html#inst_tag_160089_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_5.html#inst_tag_160090"  onclick="showContent('inst_tag_160090')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN5STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1207_5.html#inst_tag_160090_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1207_5.html#inst_tag_160090_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1207_5.html#inst_tag_160090_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_5.html#inst_tag_160091"  onclick="showContent('inst_tag_160091')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN4STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1207_5.html#inst_tag_160091_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1207_5.html#inst_tag_160091_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1207_5.html#inst_tag_160091_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_5.html#inst_tag_160092"  onclick="showContent('inst_tag_160092')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN3STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1207_5.html#inst_tag_160092_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1207_5.html#inst_tag_160092_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1207_5.html#inst_tag_160092_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_5.html#inst_tag_160093"  onclick="showContent('inst_tag_160093')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN2STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1207_5.html#inst_tag_160093_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1207_5.html#inst_tag_160093_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1207_5.html#inst_tag_160093_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_5.html#inst_tag_160094"  onclick="showContent('inst_tag_160094')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN1STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1207_5.html#inst_tag_160094_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1207_5.html#inst_tag_160094_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1207_5.html#inst_tag_160094_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_5.html#inst_tag_160096"  onclick="showContent('inst_tag_160096')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TBVBUSDISPLS_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1207_5.html#inst_tag_160096_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1207_5.html#inst_tag_160096_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1207_5.html#inst_tag_160096_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_6.html#inst_tag_160106"  onclick="showContent('inst_tag_160106')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGCTRL_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1207_6.html#inst_tag_160106_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1207_6.html#inst_tag_160106_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1207_6.html#inst_tag_160106_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_6.html#inst_tag_160107"  onclick="showContent('inst_tag_160107')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGFORCE_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1207_6.html#inst_tag_160107_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1207_6.html#inst_tag_160107_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1207_6.html#inst_tag_160107_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_6.html#inst_tag_160109"  onclick="showContent('inst_tag_160109')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_PORTCTRLTM_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1207_6.html#inst_tag_160109_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1207_6.html#inst_tag_160109_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1207_6.html#inst_tag_160109_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_6.html#inst_tag_160110"  onclick="showContent('inst_tag_160110')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_BC_PULLDOWN_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1207_6.html#inst_tag_160110_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1207_6.html#inst_tag_160110_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1207_6.html#inst_tag_160110_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_7.html#inst_tag_160112"  onclick="showContent('inst_tag_160112')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HCNAK_HSHK_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1207_7.html#inst_tag_160112_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1207_7.html#inst_tag_160112_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1207_7.html#inst_tag_160112_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_6.html#inst_tag_160097"  onclick="showContent('inst_tag_160097')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TAWAITBCON_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 34.05</td>
<td class="s5 cl rt"><a href="mod1207_6.html#inst_tag_160097_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1207_6.html#inst_tag_160097_Toggle" >  5.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1207_6.html#inst_tag_160097_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_0.html#inst_tag_160014"  onclick="showContent('inst_tag_160014')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCLPMCTRL_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 35.41</td>
<td class="s5 cl rt"><a href="mod1207_0.html#inst_tag_160014_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1207_0.html#inst_tag_160014_Toggle" >  9.09</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1207_0.html#inst_tag_160014_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_0.html#inst_tag_160016"  onclick="showContent('inst_tag_160016')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 35.71</td>
<td class="s5 cl rt"><a href="mod1207_0.html#inst_tag_160016_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1207_0.html#inst_tag_160016_Toggle" > 10.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1207_0.html#inst_tag_160016_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_0.html#inst_tag_160020"  onclick="showContent('inst_tag_160020')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 35.71</td>
<td class="s5 cl rt"><a href="mod1207_0.html#inst_tag_160020_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1207_0.html#inst_tag_160020_Toggle" > 10.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1207_0.html#inst_tag_160020_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_1.html#inst_tag_160024"  onclick="showContent('inst_tag_160024')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 35.71</td>
<td class="s5 cl rt"><a href="mod1207_1.html#inst_tag_160024_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1207_1.html#inst_tag_160024_Toggle" > 10.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1207_1.html#inst_tag_160024_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_1.html#inst_tag_160028"  onclick="showContent('inst_tag_160028')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 35.71</td>
<td class="s5 cl rt"><a href="mod1207_1.html#inst_tag_160028_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1207_1.html#inst_tag_160028_Toggle" > 10.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1207_1.html#inst_tag_160028_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_1.html#inst_tag_160032"  onclick="showContent('inst_tag_160032')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 35.71</td>
<td class="s5 cl rt"><a href="mod1207_1.html#inst_tag_160032_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1207_1.html#inst_tag_160032_Toggle" > 10.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1207_1.html#inst_tag_160032_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_1.html#inst_tag_160036"  onclick="showContent('inst_tag_160036')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 35.71</td>
<td class="s5 cl rt"><a href="mod1207_1.html#inst_tag_160036_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1207_1.html#inst_tag_160036_Toggle" > 10.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1207_1.html#inst_tag_160036_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_2.html#inst_tag_160040"  onclick="showContent('inst_tag_160040')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 35.71</td>
<td class="s5 cl rt"><a href="mod1207_2.html#inst_tag_160040_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1207_2.html#inst_tag_160040_Toggle" > 10.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1207_2.html#inst_tag_160040_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_2.html#inst_tag_160044"  onclick="showContent('inst_tag_160044')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 35.71</td>
<td class="s5 cl rt"><a href="mod1207_2.html#inst_tag_160044_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1207_2.html#inst_tag_160044_Toggle" > 10.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1207_2.html#inst_tag_160044_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_2.html#inst_tag_160048"  onclick="showContent('inst_tag_160048')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 35.71</td>
<td class="s5 cl rt"><a href="mod1207_2.html#inst_tag_160048_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1207_2.html#inst_tag_160048_Toggle" > 10.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1207_2.html#inst_tag_160048_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_3.html#inst_tag_160052"  onclick="showContent('inst_tag_160052')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 35.71</td>
<td class="s5 cl rt"><a href="mod1207_3.html#inst_tag_160052_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1207_3.html#inst_tag_160052_Toggle" > 10.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1207_3.html#inst_tag_160052_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_3.html#inst_tag_160056"  onclick="showContent('inst_tag_160056')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 35.71</td>
<td class="s5 cl rt"><a href="mod1207_3.html#inst_tag_160056_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1207_3.html#inst_tag_160056_Toggle" > 10.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1207_3.html#inst_tag_160056_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_3.html#inst_tag_160060"  onclick="showContent('inst_tag_160060')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 35.71</td>
<td class="s5 cl rt"><a href="mod1207_3.html#inst_tag_160060_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1207_3.html#inst_tag_160060_Toggle" > 10.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1207_3.html#inst_tag_160060_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_3.html#inst_tag_160064"  onclick="showContent('inst_tag_160064')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 35.71</td>
<td class="s5 cl rt"><a href="mod1207_3.html#inst_tag_160064_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1207_3.html#inst_tag_160064_Toggle" > 10.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1207_3.html#inst_tag_160064_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_4.html#inst_tag_160068"  onclick="showContent('inst_tag_160068')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 35.71</td>
<td class="s5 cl rt"><a href="mod1207_4.html#inst_tag_160068_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1207_4.html#inst_tag_160068_Toggle" > 10.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1207_4.html#inst_tag_160068_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_4.html#inst_tag_160072"  onclick="showContent('inst_tag_160072')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 35.71</td>
<td class="s5 cl rt"><a href="mod1207_4.html#inst_tag_160072_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1207_4.html#inst_tag_160072_Toggle" > 10.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1207_4.html#inst_tag_160072_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_4.html#inst_tag_160076"  onclick="showContent('inst_tag_160076')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 35.71</td>
<td class="s5 cl rt"><a href="mod1207_4.html#inst_tag_160076_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1207_4.html#inst_tag_160076_Toggle" > 10.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1207_4.html#inst_tag_160076_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_5.html#inst_tag_160095"  onclick="showContent('inst_tag_160095')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TBVBUSPLS_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 35.71</td>
<td class="s5 cl rt"><a href="mod1207_5.html#inst_tag_160095_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1207_5.html#inst_tag_160095_Toggle" > 10.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1207_5.html#inst_tag_160095_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_6.html#inst_tag_160108"  onclick="showContent('inst_tag_160108')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTG2CTRL_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 36.55</td>
<td class="s5 cl rt"><a href="mod1207_6.html#inst_tag_160108_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1207_6.html#inst_tag_160108_Toggle" > 12.50</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1207_6.html#inst_tag_160108_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_6.html#inst_tag_160098"  onclick="showContent('inst_tag_160098')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TAAIDLBDIS_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 37.38</td>
<td class="s5 cl rt"><a href="mod1207_6.html#inst_tag_160098_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1207_6.html#inst_tag_160098_Toggle" > 15.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1207_6.html#inst_tag_160098_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_6.html#inst_tag_160111"  onclick="showContent('inst_tag_160111')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_A_VALUE_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s4 cl rt"> 40.71</td>
<td class="s5 cl rt"><a href="mod1207_6.html#inst_tag_160111_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1207_6.html#inst_tag_160111_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1207_6.html#inst_tag_160111_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_6.html#inst_tag_160103"  onclick="showContent('inst_tag_160103')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HCFRMNR_UP.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s5 cl rt"> 57.09</td>
<td class="s8 cl rt"><a href="mod1207_6.html#inst_tag_160103_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1207_6.html#inst_tag_160103_Toggle" >  5.56</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1207_6.html#inst_tag_160103_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_6.html#inst_tag_160102"  onclick="showContent('inst_tag_160102')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HCFRMCOUNT_UP.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s5 cl rt"> 57.80</td>
<td class="s8 cl rt"><a href="mod1207_6.html#inst_tag_160102_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1207_6.html#inst_tag_160102_Toggle" >  7.69</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1207_6.html#inst_tag_160102_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_6.html#inst_tag_160104"  onclick="showContent('inst_tag_160104')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TFRMNR_UP.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s5 cl rt"> 57.80</td>
<td class="s8 cl rt"><a href="mod1207_6.html#inst_tag_160104_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1207_6.html#inst_tag_160104_Toggle" >  7.69</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1207_6.html#inst_tag_160104_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_6.html#inst_tag_160099"  onclick="showContent('inst_tag_160099')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGSTATUS_UP.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s5 cl rt"> 58.57</td>
<td class="s8 cl rt"><a href="mod1207_6.html#inst_tag_160099_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1207_6.html#inst_tag_160099_Toggle" > 10.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1207_6.html#inst_tag_160099_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_0.html#inst_tag_160009"  onclick="showContent('inst_tag_160009')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_FNADDRUSB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s5 cl rt"> 58.94</td>
<td class="s8 cl rt"><a href="mod1207_0.html#inst_tag_160009_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1207_0.html#inst_tag_160009_Toggle" > 11.11</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1207_0.html#inst_tag_160009_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_0.html#inst_tag_160013"  onclick="showContent('inst_tag_160013')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_LPM_TOKEN_UP.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s5 cl rt"> 59.40</td>
<td class="s8 cl rt"><a href="mod1207_0.html#inst_tag_160013_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1207_0.html#inst_tag_160013_Toggle" > 12.50</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1207_0.html#inst_tag_160013_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_0.html#inst_tag_160011"  onclick="showContent('inst_tag_160011')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCOUTERR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s6 cl rt"> 60.00</td>
<td class="s8 cl rt"><a href="mod1207_0.html#inst_tag_160011_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1207_0.html#inst_tag_160011_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1207_0.html#inst_tag_160011_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_0.html#inst_tag_160012"  onclick="showContent('inst_tag_160012')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCINERR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s6 cl rt"> 60.00</td>
<td class="s8 cl rt"><a href="mod1207_0.html#inst_tag_160012_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1207_0.html#inst_tag_160012_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1207_0.html#inst_tag_160012_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_0.html#inst_tag_160018"  onclick="showContent('inst_tag_160018')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s6 cl rt"> 60.00</td>
<td class="s8 cl rt"><a href="mod1207_0.html#inst_tag_160018_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1207_0.html#inst_tag_160018_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1207_0.html#inst_tag_160018_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_1.html#inst_tag_160022"  onclick="showContent('inst_tag_160022')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s6 cl rt"> 60.00</td>
<td class="s8 cl rt"><a href="mod1207_1.html#inst_tag_160022_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1207_1.html#inst_tag_160022_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1207_1.html#inst_tag_160022_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_1.html#inst_tag_160026"  onclick="showContent('inst_tag_160026')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s6 cl rt"> 60.00</td>
<td class="s8 cl rt"><a href="mod1207_1.html#inst_tag_160026_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1207_1.html#inst_tag_160026_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1207_1.html#inst_tag_160026_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_1.html#inst_tag_160030"  onclick="showContent('inst_tag_160030')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s6 cl rt"> 60.00</td>
<td class="s8 cl rt"><a href="mod1207_1.html#inst_tag_160030_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1207_1.html#inst_tag_160030_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1207_1.html#inst_tag_160030_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_1.html#inst_tag_160034"  onclick="showContent('inst_tag_160034')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s6 cl rt"> 60.00</td>
<td class="s8 cl rt"><a href="mod1207_1.html#inst_tag_160034_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1207_1.html#inst_tag_160034_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1207_1.html#inst_tag_160034_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_2.html#inst_tag_160038"  onclick="showContent('inst_tag_160038')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s6 cl rt"> 60.00</td>
<td class="s8 cl rt"><a href="mod1207_2.html#inst_tag_160038_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1207_2.html#inst_tag_160038_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1207_2.html#inst_tag_160038_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_2.html#inst_tag_160042"  onclick="showContent('inst_tag_160042')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s6 cl rt"> 60.00</td>
<td class="s8 cl rt"><a href="mod1207_2.html#inst_tag_160042_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1207_2.html#inst_tag_160042_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1207_2.html#inst_tag_160042_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_2.html#inst_tag_160046"  onclick="showContent('inst_tag_160046')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s6 cl rt"> 60.00</td>
<td class="s8 cl rt"><a href="mod1207_2.html#inst_tag_160046_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1207_2.html#inst_tag_160046_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1207_2.html#inst_tag_160046_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_2.html#inst_tag_160050"  onclick="showContent('inst_tag_160050')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s6 cl rt"> 60.00</td>
<td class="s8 cl rt"><a href="mod1207_2.html#inst_tag_160050_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1207_2.html#inst_tag_160050_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1207_2.html#inst_tag_160050_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_3.html#inst_tag_160054"  onclick="showContent('inst_tag_160054')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s6 cl rt"> 60.00</td>
<td class="s8 cl rt"><a href="mod1207_3.html#inst_tag_160054_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1207_3.html#inst_tag_160054_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1207_3.html#inst_tag_160054_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_3.html#inst_tag_160058"  onclick="showContent('inst_tag_160058')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s6 cl rt"> 60.00</td>
<td class="s8 cl rt"><a href="mod1207_3.html#inst_tag_160058_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1207_3.html#inst_tag_160058_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1207_3.html#inst_tag_160058_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_3.html#inst_tag_160062"  onclick="showContent('inst_tag_160062')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s6 cl rt"> 60.00</td>
<td class="s8 cl rt"><a href="mod1207_3.html#inst_tag_160062_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1207_3.html#inst_tag_160062_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1207_3.html#inst_tag_160062_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_3.html#inst_tag_160066"  onclick="showContent('inst_tag_160066')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s6 cl rt"> 60.00</td>
<td class="s8 cl rt"><a href="mod1207_3.html#inst_tag_160066_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1207_3.html#inst_tag_160066_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1207_3.html#inst_tag_160066_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_4.html#inst_tag_160070"  onclick="showContent('inst_tag_160070')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s6 cl rt"> 60.00</td>
<td class="s8 cl rt"><a href="mod1207_4.html#inst_tag_160070_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1207_4.html#inst_tag_160070_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1207_4.html#inst_tag_160070_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_4.html#inst_tag_160074"  onclick="showContent('inst_tag_160074')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s6 cl rt"> 60.00</td>
<td class="s8 cl rt"><a href="mod1207_4.html#inst_tag_160074_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1207_4.html#inst_tag_160074_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1207_4.html#inst_tag_160074_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_4.html#inst_tag_160078"  onclick="showContent('inst_tag_160078')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s6 cl rt"> 60.00</td>
<td class="s8 cl rt"><a href="mod1207_4.html#inst_tag_160078_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1207_4.html#inst_tag_160078_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1207_4.html#inst_tag_160078_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_6.html#inst_tag_160100"  onclick="showContent('inst_tag_160100')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGSTATE_UP.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s6 cl rt"> 60.00</td>
<td class="s8 cl rt"><a href="mod1207_6.html#inst_tag_160100_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1207_6.html#inst_tag_160100_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1207_6.html#inst_tag_160100_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_6.html#inst_tag_160101"  onclick="showContent('inst_tag_160101')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGSPEED_UP.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s6 cl rt"> 61.90</td>
<td class="s8 cl rt"><a href="mod1207_6.html#inst_tag_160101_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1207_6.html#inst_tag_160101_Toggle" > 20.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1207_6.html#inst_tag_160101_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1207_6.html#inst_tag_160105"  onclick="showContent('inst_tag_160105')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TFRMNRM_UP.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s6 cl rt"> 61.90</td>
<td class="s8 cl rt"><a href="mod1207_6.html#inst_tag_160105_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1207_6.html#inst_tag_160105_Toggle" > 20.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1207_6.html#inst_tag_160105_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_cdnsusbhs_data_sync_rx'>
<a name="Line"></a>
Line Coverage for Module : <a name="1455887115"></a>
<a href="mod1207.html" >cdnsusbhs_data_sync_rx</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>7</td><td>6</td><td>85.71</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>76</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>94</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
75                          begin : REQ_DATA_PROC
76         1/1              if `CDNSUSBHS_RESET(rxrst)
77                            begin
78         1/1                cdc_req_r &lt;= 1'b0;
79                            end
80                          else
81                            begin
82         1/1                cdc_req_r &lt;= cdc_req;
83                            end
84                          end
85                      
86                      
87                      
88                        assign cdc_ack = cdc_req_r;
89                      
90                      
91                      
92                        `CDNSUSBHS_ALWAYS(rxclk,rxrst)
93                          begin : DATA_HOLD_PROC
94         1/1              if `CDNSUSBHS_RESET(rxrst)
95                            begin
96         1/1                rxdata &lt;= {DATA_SYNC_WIDTH{1'b0}};
97                            end
98                          else
99                            begin
100        1/1                if (cdc_req != cdc_req_r)
101                             begin
102        <font color = "red">0/1     ==>          rxdata &lt;= cdc_data;</font>
103                             end
                        MISSING_ELSE
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1978637931"></a>
<a href="mod1207.html" >cdnsusbhs_data_sync_rx ( parameter DATA_SYNC_WIDTH=13 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1207_4.html#inst_tag_160079_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT8STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1207_4.html#inst_tag_160080_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT7STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1207_4.html#inst_tag_160081_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT6STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1207_5.html#inst_tag_160082_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT5STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1207_5.html#inst_tag_160083_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT4STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1207_5.html#inst_tag_160084_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT3STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1207_5.html#inst_tag_160085_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT2STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1207_5.html#inst_tag_160086_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT1STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1207_5.html#inst_tag_160087_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN8STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1207_5.html#inst_tag_160088_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN7STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1207_5.html#inst_tag_160089_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN6STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1207_5.html#inst_tag_160090_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN5STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1207_5.html#inst_tag_160091_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN4STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1207_5.html#inst_tag_160092_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN3STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1207_5.html#inst_tag_160093_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN2STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1207_5.html#inst_tag_160094_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN1STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">60</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">30</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">30</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">60</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">30</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">30</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>rxclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rxrst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rxdata[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cdc_data[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_ack</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1164148178"></a>
<a href="mod1207.html" >cdnsusbhs_data_sync_rx ( parameter DATA_SYNC_WIDTH=3 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 61.90</td>
<td class="s2 cl rt"> 20.00</td>
</tr></table>
<span class=inst><a href="mod1207_6.html#inst_tag_160101_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGSPEED_UP.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 61.90</td>
<td class="s2 cl rt"> 20.00</td>
</tr></table>
<span class=inst><a href="mod1207_6.html#inst_tag_160105_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TFRMNRM_UP.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1207_6.html#inst_tag_160110_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_BC_PULLDOWN_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">20</td>
<td class="rt">4</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">10</td>
<td class="rt">2</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">10</td>
<td class="rt">2</td>
<td class="rt">20.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">20</td>
<td class="rt">4</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">10</td>
<td class="rt">2</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">10</td>
<td class="rt">2</td>
<td class="rt">20.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>rxclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rxrst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rxdata[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cdc_data[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_ack</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="394978163"></a>
<a href="mod1207.html" >cdnsusbhs_data_sync_rx ( parameter DATA_SYNC_WIDTH=4 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1207_0.html#inst_tag_160010_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1207_0.html#inst_tag_160017_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1207_0.html#inst_tag_160021_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1207_1.html#inst_tag_160025_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1207_1.html#inst_tag_160029_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1207_1.html#inst_tag_160033_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1207_2.html#inst_tag_160037_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1207_2.html#inst_tag_160041_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1207_2.html#inst_tag_160045_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1207_2.html#inst_tag_160049_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1207_3.html#inst_tag_160053_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1207_3.html#inst_tag_160057_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1207_3.html#inst_tag_160061_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1207_3.html#inst_tag_160065_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1207_4.html#inst_tag_160069_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1207_4.html#inst_tag_160073_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1207_4.html#inst_tag_160077_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 40.71</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod1207_6.html#inst_tag_160111_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_A_VALUE_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">24</td>
<td class="rt">6</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">12</td>
<td class="rt">3</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">12</td>
<td class="rt">3</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">24</td>
<td class="rt">6</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">12</td>
<td class="rt">3</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">12</td>
<td class="rt">3</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>rxclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rxrst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rxdata[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cdc_data[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_data[3:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_ack</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="374191852"></a>
<a href="mod1207.html" >cdnsusbhs_data_sync_rx ( parameter DATA_SYNC_WIDTH=5 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.00</td>
<td class="s1 cl rt"> 14.29</td>
</tr></table>
<span class=inst><a href="mod1207_0.html#inst_tag_160011_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCOUTERR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.00</td>
<td class="s1 cl rt"> 14.29</td>
</tr></table>
<span class=inst><a href="mod1207_0.html#inst_tag_160012_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCINERR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.00</td>
<td class="s1 cl rt"> 14.29</td>
</tr></table>
<span class=inst><a href="mod1207_0.html#inst_tag_160018_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.00</td>
<td class="s1 cl rt"> 14.29</td>
</tr></table>
<span class=inst><a href="mod1207_1.html#inst_tag_160022_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.00</td>
<td class="s1 cl rt"> 14.29</td>
</tr></table>
<span class=inst><a href="mod1207_1.html#inst_tag_160026_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.00</td>
<td class="s1 cl rt"> 14.29</td>
</tr></table>
<span class=inst><a href="mod1207_1.html#inst_tag_160030_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.00</td>
<td class="s1 cl rt"> 14.29</td>
</tr></table>
<span class=inst><a href="mod1207_1.html#inst_tag_160034_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.00</td>
<td class="s1 cl rt"> 14.29</td>
</tr></table>
<span class=inst><a href="mod1207_2.html#inst_tag_160038_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.00</td>
<td class="s1 cl rt"> 14.29</td>
</tr></table>
<span class=inst><a href="mod1207_2.html#inst_tag_160042_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.00</td>
<td class="s1 cl rt"> 14.29</td>
</tr></table>
<span class=inst><a href="mod1207_2.html#inst_tag_160046_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.00</td>
<td class="s1 cl rt"> 14.29</td>
</tr></table>
<span class=inst><a href="mod1207_2.html#inst_tag_160050_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.00</td>
<td class="s1 cl rt"> 14.29</td>
</tr></table>
<span class=inst><a href="mod1207_3.html#inst_tag_160054_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.00</td>
<td class="s1 cl rt"> 14.29</td>
</tr></table>
<span class=inst><a href="mod1207_3.html#inst_tag_160058_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.00</td>
<td class="s1 cl rt"> 14.29</td>
</tr></table>
<span class=inst><a href="mod1207_3.html#inst_tag_160062_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.00</td>
<td class="s1 cl rt"> 14.29</td>
</tr></table>
<span class=inst><a href="mod1207_3.html#inst_tag_160066_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.00</td>
<td class="s1 cl rt"> 14.29</td>
</tr></table>
<span class=inst><a href="mod1207_4.html#inst_tag_160070_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.00</td>
<td class="s1 cl rt"> 14.29</td>
</tr></table>
<span class=inst><a href="mod1207_4.html#inst_tag_160074_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.00</td>
<td class="s1 cl rt"> 14.29</td>
</tr></table>
<span class=inst><a href="mod1207_4.html#inst_tag_160078_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.00</td>
<td class="s1 cl rt"> 14.29</td>
</tr></table>
<span class=inst><a href="mod1207_6.html#inst_tag_160100_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGSTATE_UP.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1207_6.html#inst_tag_160109_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_PORTCTRLTM_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">28</td>
<td class="rt">4</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">2</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">2</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">28</td>
<td class="rt">4</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">2</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">2</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>rxclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rxrst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rxdata[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cdc_data[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_ack</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1143361867"></a>
<a href="mod1207.html" >cdnsusbhs_data_sync_rx ( parameter DATA_SYNC_WIDTH=6 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 59.40</td>
<td class="s1 cl rt"> 12.50</td>
</tr></table>
<span class=inst><a href="mod1207_0.html#inst_tag_160013_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_LPM_TOKEN_UP.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1207_7.html#inst_tag_160112_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HCNAK_HSHK_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">4</td>
<td class="rt">12.50 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">2</td>
<td class="rt">12.50 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">2</td>
<td class="rt">12.50 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">4</td>
<td class="rt">12.50 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">2</td>
<td class="rt">12.50 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">2</td>
<td class="rt">12.50 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>rxclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rxrst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rxdata[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cdc_data[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_ack</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="844095384"></a>
<a href="mod1207.html" >cdnsusbhs_data_sync_rx ( parameter DATA_SYNC_WIDTH=9 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 35.41</td>
<td class="s0 cl rt">  9.09</td>
</tr></table>
<span class=inst><a href="mod1207_0.html#inst_tag_160014_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCLPMCTRL_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">44</td>
<td class="rt">4</td>
<td class="rt">9.09  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">22</td>
<td class="rt">2</td>
<td class="rt">9.09  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">22</td>
<td class="rt">2</td>
<td class="rt">9.09  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">44</td>
<td class="rt">4</td>
<td class="rt">9.09  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">22</td>
<td class="rt">2</td>
<td class="rt">9.09  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">22</td>
<td class="rt">2</td>
<td class="rt">9.09  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>rxclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rxrst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rxdata[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cdc_data[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_data[7:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_data[8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_ack</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1613265399"></a>
<a href="mod1207.html" >cdnsusbhs_data_sync_rx ( parameter DATA_SYNC_WIDTH=8 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 35.71</td>
<td class="s1 cl rt"> 10.00</td>
</tr></table>
<span class=inst><a href="mod1207_0.html#inst_tag_160016_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 35.71</td>
<td class="s1 cl rt"> 10.00</td>
</tr></table>
<span class=inst><a href="mod1207_0.html#inst_tag_160020_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 35.71</td>
<td class="s1 cl rt"> 10.00</td>
</tr></table>
<span class=inst><a href="mod1207_1.html#inst_tag_160024_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 35.71</td>
<td class="s1 cl rt"> 10.00</td>
</tr></table>
<span class=inst><a href="mod1207_1.html#inst_tag_160028_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 35.71</td>
<td class="s1 cl rt"> 10.00</td>
</tr></table>
<span class=inst><a href="mod1207_1.html#inst_tag_160032_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 35.71</td>
<td class="s1 cl rt"> 10.00</td>
</tr></table>
<span class=inst><a href="mod1207_1.html#inst_tag_160036_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 35.71</td>
<td class="s1 cl rt"> 10.00</td>
</tr></table>
<span class=inst><a href="mod1207_2.html#inst_tag_160040_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 35.71</td>
<td class="s1 cl rt"> 10.00</td>
</tr></table>
<span class=inst><a href="mod1207_2.html#inst_tag_160044_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 35.71</td>
<td class="s1 cl rt"> 10.00</td>
</tr></table>
<span class=inst><a href="mod1207_2.html#inst_tag_160048_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 35.71</td>
<td class="s1 cl rt"> 10.00</td>
</tr></table>
<span class=inst><a href="mod1207_3.html#inst_tag_160052_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 35.71</td>
<td class="s1 cl rt"> 10.00</td>
</tr></table>
<span class=inst><a href="mod1207_3.html#inst_tag_160056_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 35.71</td>
<td class="s1 cl rt"> 10.00</td>
</tr></table>
<span class=inst><a href="mod1207_3.html#inst_tag_160060_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 35.71</td>
<td class="s1 cl rt"> 10.00</td>
</tr></table>
<span class=inst><a href="mod1207_3.html#inst_tag_160064_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 35.71</td>
<td class="s1 cl rt"> 10.00</td>
</tr></table>
<span class=inst><a href="mod1207_4.html#inst_tag_160068_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 35.71</td>
<td class="s1 cl rt"> 10.00</td>
</tr></table>
<span class=inst><a href="mod1207_4.html#inst_tag_160072_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 35.71</td>
<td class="s1 cl rt"> 10.00</td>
</tr></table>
<span class=inst><a href="mod1207_4.html#inst_tag_160076_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 35.71</td>
<td class="s1 cl rt"> 10.00</td>
</tr></table>
<span class=inst><a href="mod1207_5.html#inst_tag_160095_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TBVBUSPLS_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1207_5.html#inst_tag_160096_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TBVBUSDISPLS_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 34.05</td>
<td class="s0 cl rt">  5.00</td>
</tr></table>
<span class=inst><a href="mod1207_6.html#inst_tag_160097_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TAWAITBCON_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 37.38</td>
<td class="s1 cl rt"> 15.00</td>
</tr></table>
<span class=inst><a href="mod1207_6.html#inst_tag_160098_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TAAIDLBDIS_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 58.57</td>
<td class="s1 cl rt"> 10.00</td>
</tr></table>
<span class=inst><a href="mod1207_6.html#inst_tag_160099_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGSTATUS_UP.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1207_6.html#inst_tag_160107_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGFORCE_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">40</td>
<td class="rt">14</td>
<td class="rt">35.00 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">20</td>
<td class="rt">7</td>
<td class="rt">35.00 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">20</td>
<td class="rt">7</td>
<td class="rt">35.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">40</td>
<td class="rt">14</td>
<td class="rt">35.00 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">20</td>
<td class="rt">7</td>
<td class="rt">35.00 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">20</td>
<td class="rt">7</td>
<td class="rt">35.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>rxclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rxrst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rxdata[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cdc_data[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_data[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_data[5:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_data[7:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_ack</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1912531882"></a>
<a href="mod1207.html" >cdnsusbhs_data_sync_rx ( parameter DATA_SYNC_WIDTH=7 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1207_0.html#inst_tag_160007_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_OUT0MAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1207_0.html#inst_tag_160008_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_FNADDRUP.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 58.94</td>
<td class="s1 cl rt"> 11.11</td>
</tr></table>
<span class=inst><a href="mod1207_0.html#inst_tag_160009_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_FNADDRUSB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1207_6.html#inst_tag_160106_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGCTRL_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">36</td>
<td class="rt">4</td>
<td class="rt">11.11 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">18</td>
<td class="rt">2</td>
<td class="rt">11.11 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">18</td>
<td class="rt">2</td>
<td class="rt">11.11 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">36</td>
<td class="rt">4</td>
<td class="rt">11.11 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">18</td>
<td class="rt">2</td>
<td class="rt">11.11 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">18</td>
<td class="rt">2</td>
<td class="rt">11.11 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>rxclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rxrst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rxdata[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cdc_data[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_ack</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1933318193"></a>
<a href="mod1207.html" >cdnsusbhs_data_sync_rx ( parameter DATA_SYNC_WIDTH=2 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.55</td>
<td class="s1 cl rt"> 12.50</td>
</tr></table>
<span class=inst><a href="mod1207_6.html#inst_tag_160108_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTG2CTRL_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">16</td>
<td class="rt">2</td>
<td class="rt">12.50 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">8</td>
<td class="rt">1</td>
<td class="rt">12.50 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">8</td>
<td class="rt">1</td>
<td class="rt">12.50 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">16</td>
<td class="rt">2</td>
<td class="rt">12.50 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">8</td>
<td class="rt">1</td>
<td class="rt">12.50 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">8</td>
<td class="rt">1</td>
<td class="rt">12.50 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>rxclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rxrst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rxdata[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cdc_data[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_data[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_ack</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="87114118"></a>
<a href="mod1207.html" >cdnsusbhs_data_sync_rx ( parameter DATA_SYNC_WIDTH=11 + DATA_SYNC_WIDTH=11 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1207_0.html#inst_tag_160015_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1207_0.html#inst_tag_160019_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1207_1.html#inst_tag_160023_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1207_1.html#inst_tag_160027_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1207_1.html#inst_tag_160031_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1207_1.html#inst_tag_160035_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1207_2.html#inst_tag_160039_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1207_2.html#inst_tag_160043_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1207_2.html#inst_tag_160047_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1207_2.html#inst_tag_160051_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1207_3.html#inst_tag_160055_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1207_3.html#inst_tag_160059_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1207_3.html#inst_tag_160063_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1207_4.html#inst_tag_160067_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1207_4.html#inst_tag_160071_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1207_4.html#inst_tag_160075_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 57.80</td>
<td class="s0 cl rt">  7.69</td>
</tr></table>
<span class=inst><a href="mod1207_6.html#inst_tag_160102_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HCFRMCOUNT_UP.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 57.80</td>
<td class="s0 cl rt">  7.69</td>
</tr></table>
<span class=inst><a href="mod1207_6.html#inst_tag_160104_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TFRMNR_UP.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">52</td>
<td class="rt">4</td>
<td class="rt">7.69  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">26</td>
<td class="rt">2</td>
<td class="rt">7.69  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">26</td>
<td class="rt">2</td>
<td class="rt">7.69  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">52</td>
<td class="rt">4</td>
<td class="rt">7.69  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">26</td>
<td class="rt">2</td>
<td class="rt">7.69  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">26</td>
<td class="rt">2</td>
<td class="rt">7.69  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>rxclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rxrst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rxdata[10:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cdc_data[10:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_ack</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="834696728"></a>
<a href="mod1207.html" >cdnsusbhs_data_sync_rx ( parameter DATA_SYNC_WIDTH=16 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 57.09</td>
<td class="s0 cl rt">  5.56</td>
</tr></table>
<span class=inst><a href="mod1207_6.html#inst_tag_160103_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HCFRMNR_UP.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">72</td>
<td class="rt">4</td>
<td class="rt">5.56  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">36</td>
<td class="rt">2</td>
<td class="rt">5.56  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">36</td>
<td class="rt">2</td>
<td class="rt">5.56  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">72</td>
<td class="rt">4</td>
<td class="rt">5.56  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">36</td>
<td class="rt">2</td>
<td class="rt">5.56  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">36</td>
<td class="rt">2</td>
<td class="rt">5.56  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>rxclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rxrst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rxdata[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cdc_data[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_ack</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a name="1455887115"></a>
<a href="mod1207.html" >cdnsusbhs_data_sync_rx</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">76</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">94</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
76             if `CDNSUSBHS_RESET(rxrst)
               <font color = "green">-1-</font>  
77               begin
78               cdc_req_r <= 1'b0;
           <font color = "green">      ==></font>
79               end
80             else
81               begin
82               cdc_req_r <= cdc_req;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
94             if `CDNSUSBHS_RESET(rxrst)
               <font color = "green">-1-</font>  
95               begin
96               rxdata <= {DATA_SYNC_WIDTH{1'b0}};
           <font color = "green">      ==></font>
97               end
98             else
99               begin
100              if (cdc_req != cdc_req_r)
                 <font color = "red">-2-</font>  
101                begin
102                rxdata <= cdc_data;
           <font color = "red">        ==></font>
103                end
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul>
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
