// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="fast_accel_fast_accel,hls_ip_2020_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=2,HLS_SYN_DSP=0,HLS_SYN_FF=7262,HLS_SYN_LUT=8141,HLS_VERSION=2020_2}" *)

module fast_accel (
        ap_clk,
        ap_rst_n,
        m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY,
        m_axi_gmem_AWADDR,
        m_axi_gmem_AWID,
        m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID,
        m_axi_gmem_WREADY,
        m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST,
        m_axi_gmem_WID,
        m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR,
        m_axi_gmem_ARID,
        m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID,
        m_axi_gmem_RREADY,
        m_axi_gmem_RDATA,
        m_axi_gmem_RLAST,
        m_axi_gmem_RID,
        m_axi_gmem_RUSER,
        m_axi_gmem_RRESP,
        m_axi_gmem_BVALID,
        m_axi_gmem_BREADY,
        m_axi_gmem_BRESP,
        m_axi_gmem_BID,
        m_axi_gmem_BUSER,
        s_axi_CTRL_AWVALID,
        s_axi_CTRL_AWREADY,
        s_axi_CTRL_AWADDR,
        s_axi_CTRL_WVALID,
        s_axi_CTRL_WREADY,
        s_axi_CTRL_WDATA,
        s_axi_CTRL_WSTRB,
        s_axi_CTRL_ARVALID,
        s_axi_CTRL_ARREADY,
        s_axi_CTRL_ARADDR,
        s_axi_CTRL_RVALID,
        s_axi_CTRL_RREADY,
        s_axi_CTRL_RDATA,
        s_axi_CTRL_RRESP,
        s_axi_CTRL_BVALID,
        s_axi_CTRL_BREADY,
        s_axi_CTRL_BRESP,
        interrupt,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP
);

parameter    ap_ST_fsm_state1 = 24'd1;
parameter    ap_ST_fsm_state2 = 24'd2;
parameter    ap_ST_fsm_state3 = 24'd4;
parameter    ap_ST_fsm_pp0_stage0 = 24'd8;
parameter    ap_ST_fsm_pp0_stage1 = 24'd16;
parameter    ap_ST_fsm_pp0_stage2 = 24'd32;
parameter    ap_ST_fsm_pp0_stage3 = 24'd64;
parameter    ap_ST_fsm_pp0_stage4 = 24'd128;
parameter    ap_ST_fsm_pp0_stage5 = 24'd256;
parameter    ap_ST_fsm_pp0_stage6 = 24'd512;
parameter    ap_ST_fsm_pp0_stage7 = 24'd1024;
parameter    ap_ST_fsm_pp0_stage8 = 24'd2048;
parameter    ap_ST_fsm_pp0_stage9 = 24'd4096;
parameter    ap_ST_fsm_pp0_stage10 = 24'd8192;
parameter    ap_ST_fsm_pp0_stage11 = 24'd16384;
parameter    ap_ST_fsm_pp0_stage12 = 24'd32768;
parameter    ap_ST_fsm_pp0_stage13 = 24'd65536;
parameter    ap_ST_fsm_pp0_stage14 = 24'd131072;
parameter    ap_ST_fsm_pp0_stage15 = 24'd262144;
parameter    ap_ST_fsm_pp0_stage16 = 24'd524288;
parameter    ap_ST_fsm_pp0_stage17 = 24'd1048576;
parameter    ap_ST_fsm_pp0_stage18 = 24'd2097152;
parameter    ap_ST_fsm_pp0_stage19 = 24'd4194304;
parameter    ap_ST_fsm_state56 = 24'd8388608;
parameter    C_S_AXI_CTRL_DATA_WIDTH = 32;
parameter    C_S_AXI_CTRL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 6;
parameter    C_M_AXI_GMEM_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_USER_VALUE = 0;
parameter    C_M_AXI_GMEM_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CTRL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_gmem_AWVALID;
input   m_axi_gmem_AWREADY;
output  [C_M_AXI_GMEM_ADDR_WIDTH - 1:0] m_axi_gmem_AWADDR;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_AWID;
output  [7:0] m_axi_gmem_AWLEN;
output  [2:0] m_axi_gmem_AWSIZE;
output  [1:0] m_axi_gmem_AWBURST;
output  [1:0] m_axi_gmem_AWLOCK;
output  [3:0] m_axi_gmem_AWCACHE;
output  [2:0] m_axi_gmem_AWPROT;
output  [3:0] m_axi_gmem_AWQOS;
output  [3:0] m_axi_gmem_AWREGION;
output  [C_M_AXI_GMEM_AWUSER_WIDTH - 1:0] m_axi_gmem_AWUSER;
output   m_axi_gmem_WVALID;
input   m_axi_gmem_WREADY;
output  [C_M_AXI_GMEM_DATA_WIDTH - 1:0] m_axi_gmem_WDATA;
output  [C_M_AXI_GMEM_WSTRB_WIDTH - 1:0] m_axi_gmem_WSTRB;
output   m_axi_gmem_WLAST;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_WID;
output  [C_M_AXI_GMEM_WUSER_WIDTH - 1:0] m_axi_gmem_WUSER;
output   m_axi_gmem_ARVALID;
input   m_axi_gmem_ARREADY;
output  [C_M_AXI_GMEM_ADDR_WIDTH - 1:0] m_axi_gmem_ARADDR;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_ARID;
output  [7:0] m_axi_gmem_ARLEN;
output  [2:0] m_axi_gmem_ARSIZE;
output  [1:0] m_axi_gmem_ARBURST;
output  [1:0] m_axi_gmem_ARLOCK;
output  [3:0] m_axi_gmem_ARCACHE;
output  [2:0] m_axi_gmem_ARPROT;
output  [3:0] m_axi_gmem_ARQOS;
output  [3:0] m_axi_gmem_ARREGION;
output  [C_M_AXI_GMEM_ARUSER_WIDTH - 1:0] m_axi_gmem_ARUSER;
input   m_axi_gmem_RVALID;
output   m_axi_gmem_RREADY;
input  [C_M_AXI_GMEM_DATA_WIDTH - 1:0] m_axi_gmem_RDATA;
input   m_axi_gmem_RLAST;
input  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_RID;
input  [C_M_AXI_GMEM_RUSER_WIDTH - 1:0] m_axi_gmem_RUSER;
input  [1:0] m_axi_gmem_RRESP;
input   m_axi_gmem_BVALID;
output   m_axi_gmem_BREADY;
input  [1:0] m_axi_gmem_BRESP;
input  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_BID;
input  [C_M_AXI_GMEM_BUSER_WIDTH - 1:0] m_axi_gmem_BUSER;
input   s_axi_CTRL_AWVALID;
output   s_axi_CTRL_AWREADY;
input  [C_S_AXI_CTRL_ADDR_WIDTH - 1:0] s_axi_CTRL_AWADDR;
input   s_axi_CTRL_WVALID;
output   s_axi_CTRL_WREADY;
input  [C_S_AXI_CTRL_DATA_WIDTH - 1:0] s_axi_CTRL_WDATA;
input  [C_S_AXI_CTRL_WSTRB_WIDTH - 1:0] s_axi_CTRL_WSTRB;
input   s_axi_CTRL_ARVALID;
output   s_axi_CTRL_ARREADY;
input  [C_S_AXI_CTRL_ADDR_WIDTH - 1:0] s_axi_CTRL_ARADDR;
output   s_axi_CTRL_RVALID;
input   s_axi_CTRL_RREADY;
output  [C_S_AXI_CTRL_DATA_WIDTH - 1:0] s_axi_CTRL_RDATA;
output  [1:0] s_axi_CTRL_RRESP;
output   s_axi_CTRL_BVALID;
input   s_axi_CTRL_BREADY;
output  [1:0] s_axi_CTRL_BRESP;
output   interrupt;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [23:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] img_in;
wire   [31:0] threshold;
wire   [63:0] img_out;
wire   [31:0] rows;
wire   [31:0] cols;
reg    gmem_blk_n_AW;
wire    ap_CS_fsm_pp0_stage19;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage19;
reg   [0:0] icmp_ln14_reg_2294;
reg   [0:0] icmp_ln21_reg_2663;
reg    gmem_blk_n_W;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg    gmem_blk_n_B;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5;
reg    gmem_blk_n_AR;
reg    gmem_blk_n_R;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_pp0_stage7;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_pp0_stage8;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_pp0_stage9;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_pp0_stage10;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_pp0_stage11;
wire    ap_CS_fsm_pp0_stage17;
wire    ap_block_pp0_stage17;
wire    ap_CS_fsm_pp0_stage18;
wire    ap_block_pp0_stage18;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_pp0_stage12;
reg   [0:0] icmp_ln21_reg_2663_pp0_iter1_reg;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_pp0_stage13;
reg    ap_enable_reg_pp0_iter2;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_pp0_stage14;
wire    ap_CS_fsm_pp0_stage15;
wire    ap_block_pp0_stage15;
reg   [0:0] icmp_ln28_reg_2914;
wire    ap_CS_fsm_pp0_stage16;
wire    ap_block_pp0_stage16;
reg    gmem_AWVALID;
wire    gmem_AWREADY;
reg   [63:0] gmem_AWADDR;
reg    gmem_WVALID;
wire    gmem_WREADY;
reg   [31:0] gmem_WDATA;
reg    gmem_ARVALID;
wire    gmem_ARREADY;
reg   [63:0] gmem_ARADDR;
wire    gmem_RVALID;
reg    gmem_RREADY;
wire   [31:0] gmem_RDATA;
wire    gmem_RLAST;
wire   [0:0] gmem_RID;
wire   [0:0] gmem_RUSER;
wire   [1:0] gmem_RRESP;
wire    gmem_BVALID;
reg    gmem_BREADY;
wire   [1:0] gmem_BRESP;
wire   [0:0] gmem_BID;
wire   [0:0] gmem_BUSER;
reg   [63:0] indvar_flatten_reg_425;
reg   [31:0] indvar_reg_437;
reg   [31:0] y_reg_448;
reg   [31:0] indvar93_reg_460;
reg   [31:0] x_reg_471;
reg  signed [31:0] cols_read_reg_2132;
reg   [63:0] img_out_read_reg_2141;
reg   [31:0] threshold_read_reg_2147;
reg   [63:0] img_in_read_reg_2183;
wire   [31:0] add_ln14_fu_482_p2;
reg   [31:0] add_ln14_reg_2197;
wire   [31:0] select_ln14_fu_516_p3;
reg   [31:0] select_ln14_reg_2202;
wire   [31:0] select_ln14_1_fu_546_p3;
reg   [31:0] select_ln14_1_reg_2207;
wire    ap_CS_fsm_state2;
wire  signed [61:0] sext_ln14_fu_566_p1;
reg  signed [61:0] sext_ln14_reg_2222;
wire    ap_CS_fsm_state3;
wire  signed [61:0] sext_ln14_3_fu_589_p1;
reg  signed [61:0] sext_ln14_3_reg_2236;
wire  signed [61:0] sub_ln14_1_cast_fu_621_p1;
reg  signed [61:0] sub_ln14_1_cast_reg_2242;
wire   [63:0] empty_fu_625_p2;
reg   [63:0] empty_reg_2247;
wire   [63:0] add_ln52_fu_630_p2;
reg   [63:0] add_ln52_reg_2254;
wire   [63:0] add_ln53_fu_635_p2;
reg   [63:0] add_ln53_reg_2260;
wire   [63:0] add_ln58_fu_640_p2;
reg   [63:0] add_ln58_reg_2266;
wire   [63:0] add_ln59_fu_645_p2;
reg   [63:0] add_ln59_reg_2272;
wire   [63:0] add_ln60_fu_650_p2;
reg   [63:0] add_ln60_reg_2278;
wire   [63:0] grp_fu_560_p2;
reg   [63:0] bound_reg_2284;
wire    ap_block_state4_pp0_stage0_iter0;
wire    ap_block_state24_pp0_stage0_iter1;
reg    ap_block_state24_io;
reg    ap_block_state44_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln14_fu_664_p2;
wire   [0:0] icmp_ln16_fu_669_p2;
reg   [0:0] icmp_ln16_reg_2298;
wire   [31:0] select_ln14_2_fu_674_p3;
reg   [31:0] select_ln14_2_reg_2308;
wire   [31:0] select_ln14_3_fu_682_p3;
reg   [31:0] select_ln14_3_reg_2314;
wire   [31:0] select_ln14_10_fu_696_p3;
reg   [31:0] select_ln14_10_reg_2320;
wire   [31:0] add_ln14_18_fu_712_p2;
reg   [31:0] add_ln14_18_reg_2326;
wire   [61:0] grp_fu_659_p2;
reg   [61:0] empty_20_reg_2331;
wire    ap_block_state5_pp0_stage1_iter0;
wire    ap_block_state25_pp0_stage1_iter1;
reg    ap_block_state25_io;
reg    ap_block_state45_pp0_stage1_iter2;
reg    ap_block_pp0_stage1_11001;
wire   [31:0] add_ln14_5_fu_733_p2;
reg   [31:0] add_ln14_5_reg_2342;
wire    ap_block_state6_pp0_stage2_iter0;
wire    ap_block_state26_pp0_stage2_iter1;
reg    ap_block_state26_io;
reg    ap_block_state46_pp0_stage2_iter2;
reg    ap_block_pp0_stage2_11001;
wire   [61:0] grp_fu_721_p2;
reg   [61:0] mul_ln14_4_reg_2347;
wire   [31:0] empty_21_fu_747_p2;
reg   [31:0] empty_21_reg_2359;
wire    ap_block_state7_pp0_stage3_iter0;
wire    ap_block_state27_pp0_stage3_iter1;
reg    ap_block_state27_io;
wire    ap_block_state47_pp0_stage3_iter2;
reg    ap_block_pp0_stage3_11001;
wire   [61:0] add_ln14_10_fu_766_p2;
reg   [61:0] add_ln14_10_reg_2369;
wire   [61:0] add_ln14_14_fu_776_p2;
reg   [61:0] add_ln14_14_reg_2374;
wire   [61:0] add_ln14_16_fu_781_p2;
reg   [61:0] add_ln14_16_reg_2379;
wire   [61:0] grp_fu_742_p2;
reg   [61:0] mul_ln14_5_reg_2384;
wire    ap_block_state8_pp0_stage4_iter0;
wire    ap_block_state28_pp0_stage4_iter1;
reg    ap_block_state28_io;
wire    ap_block_state48_pp0_stage4_iter2;
reg    ap_block_pp0_stage4_11001;
wire   [61:0] grp_fu_756_p2;
reg   [61:0] mul_ln14_reg_2394;
wire   [31:0] add_ln14_7_fu_801_p2;
reg   [31:0] add_ln14_7_reg_2399;
reg   [63:0] gmem_addr_reg_2404;
reg   [63:0] gmem_addr_1_reg_2410;
reg   [63:0] gmem_addr_2_reg_2416;
reg   [63:0] gmem_addr_3_reg_2422;
reg   [63:0] gmem_addr_4_reg_2428;
wire   [61:0] grp_fu_789_p2;
reg   [61:0] empty_22_reg_2434;
wire    ap_block_state9_pp0_stage5_iter0;
reg    ap_block_state9_io;
reg    ap_block_state29_pp0_stage5_iter1;
wire    ap_block_state49_pp0_stage5_iter2;
reg    ap_predicate_op563_write_state49;
reg    ap_block_state49_io;
reg    ap_block_pp0_stage5_11001;
wire   [31:0] indvars_iv_next77_fu_1020_p2;
reg   [31:0] indvars_iv_next77_reg_2439;
wire   [31:0] indvars_iv_next77_mid1_fu_1034_p2;
reg   [31:0] indvars_iv_next77_mid1_reg_2450;
wire    ap_block_state10_pp0_stage6_iter0;
reg    ap_block_state10_io;
reg    ap_block_state30_pp0_stage6_iter1;
wire    ap_block_state50_pp0_stage6_iter2;
reg    ap_predicate_op565_write_state50;
reg    ap_block_state50_io;
reg    ap_block_pp0_stage6_11001;
wire   [31:0] select_ln14_6_fu_1048_p3;
reg   [31:0] select_ln14_6_reg_2460;
wire   [61:0] grp_fu_1029_p2;
reg   [61:0] mul_ln14_2_reg_2466;
wire   [63:0] add_ln14_4_fu_1054_p2;
reg   [63:0] add_ln14_4_reg_2471;
wire    ap_block_state11_pp0_stage7_iter0;
reg    ap_block_state11_io;
reg    ap_block_state31_pp0_stage7_iter1;
wire    ap_block_state51_pp0_stage7_iter2;
reg    ap_block_pp0_stage7_11001;
wire   [61:0] grp_fu_1043_p2;
reg   [61:0] empty_23_reg_2476;
wire   [32:0] zext_ln14_2_fu_1060_p1;
reg   [32:0] zext_ln14_2_reg_2482;
wire   [32:0] add_ln14_8_fu_1071_p2;
reg   [32:0] add_ln14_8_reg_2492;
wire   [32:0] add_ln14_6_fu_1077_p2;
reg   [32:0] add_ln14_6_reg_2497;
wire    ap_block_state12_pp0_stage8_iter0;
reg    ap_block_state12_io;
reg    ap_block_state32_pp0_stage8_iter1;
wire    ap_block_state52_pp0_stage8_iter2;
reg    ap_block_pp0_stage8_11001;
wire   [61:0] grp_fu_1066_p2;
reg   [61:0] p_mid1134_reg_2502;
wire    ap_block_state13_pp0_stage9_iter0;
reg    ap_block_state13_io;
reg    ap_block_state33_pp0_stage9_iter1;
wire    ap_block_state53_pp0_stage9_iter2;
reg    ap_block_pp0_stage9_11001;
wire   [61:0] select_ln14_8_fu_1103_p3;
reg   [61:0] select_ln14_8_reg_2517;
wire   [61:0] select_ln14_9_fu_1108_p3;
reg   [61:0] select_ln14_9_reg_2522;
wire   [61:0] grp_fu_1085_p2;
reg   [61:0] mul_ln14_3_reg_2527;
wire   [61:0] zext_ln16_1_fu_1113_p1;
reg   [61:0] zext_ln16_1_reg_2532;
wire   [61:0] add_ln39_fu_1116_p2;
reg   [61:0] add_ln39_reg_2542;
wire   [31:0] add_ln16_fu_1122_p2;
reg   [31:0] add_ln16_reg_2548;
wire   [31:0] add_ln16_1_fu_1127_p2;
reg   [31:0] add_ln16_1_reg_2553;
wire   [61:0] grp_fu_1098_p2;
reg   [61:0] mul_ln14_1_reg_2558;
wire    ap_block_state14_pp0_stage10_iter0;
reg    ap_block_state34_pp0_stage10_iter1;
reg    ap_block_state34_io;
reg    ap_predicate_op572_writeresp_state54;
reg    ap_block_state54_pp0_stage10_iter2;
reg    ap_block_pp0_stage10_11001;
wire   [61:0] add_ln57_1_fu_1132_p2;
reg   [61:0] add_ln57_1_reg_2563;
wire    ap_block_state15_pp0_stage11_iter0;
reg    ap_block_state35_pp0_stage11_iter1;
reg    ap_block_state35_io;
reg    ap_predicate_op575_writeresp_state55;
reg    ap_block_state55_pp0_stage11_iter2;
reg    ap_block_pp0_stage11_11001;
reg   [31:0] center_reg_2568;
reg    ap_block_state16_pp0_stage12_iter0;
wire    ap_block_state36_pp0_stage12_iter1;
reg    ap_block_state36_io;
reg    ap_block_pp0_stage12_11001;
reg   [31:0] center_reg_2568_pp0_iter1_reg;
reg   [31:0] gmem_addr_1_read_reg_2604;
reg    ap_block_state17_pp0_stage13_iter0;
wire    ap_block_state37_pp0_stage13_iter1;
reg    ap_block_state37_io;
reg    ap_block_pp0_stage13_11001;
wire   [0:0] icmp_ln70_fu_1140_p2;
reg   [0:0] icmp_ln70_reg_2610;
reg    ap_block_state18_pp0_stage14_iter0;
wire    ap_block_state38_pp0_stage14_iter1;
reg    ap_block_state38_io;
reg    ap_block_pp0_stage14_11001;
wire   [0:0] icmp_ln70_1_fu_1149_p2;
reg   [0:0] icmp_ln70_1_reg_2615;
reg   [31:0] gmem_addr_2_read_reg_2620;
wire   [0:0] icmp_ln70_2_fu_1158_p2;
reg   [0:0] icmp_ln70_2_reg_2626;
reg    ap_block_state19_pp0_stage15_iter0;
wire    ap_block_state39_pp0_stage15_iter1;
reg    ap_block_state39_io;
reg    ap_block_pp0_stage15_11001;
wire   [0:0] icmp_ln70_3_fu_1167_p2;
reg   [0:0] icmp_ln70_3_reg_2631;
reg   [31:0] gmem_addr_3_read_reg_2636;
reg   [31:0] gmem_addr_4_read_reg_2642;
reg    ap_block_state20_pp0_stage16_iter0;
wire    ap_block_state40_pp0_stage16_iter1;
reg    ap_block_pp0_stage16_11001;
wire   [1:0] add_ln43_1_fu_1208_p2;
reg   [1:0] add_ln43_1_reg_2648;
wire   [1:0] add_ln43_2_fu_1250_p2;
reg   [1:0] add_ln43_2_reg_2653;
wire    ap_block_state21_pp0_stage17_iter0;
reg    ap_block_state41_pp0_stage17_iter1;
reg    ap_block_pp0_stage17_11001;
wire   [2:0] count_pre_2_fu_1266_p2;
reg   [2:0] count_pre_2_reg_2658;
wire    ap_block_state22_pp0_stage18_iter0;
reg    ap_block_state42_pp0_stage18_iter1;
reg    ap_block_pp0_stage18_11001;
wire   [0:0] icmp_ln21_fu_1272_p2;
reg   [63:0] gmem_addr_6_reg_2667;
reg   [63:0] gmem_addr_7_reg_2673;
reg   [63:0] gmem_addr_8_reg_2679;
reg   [63:0] gmem_addr_9_reg_2685;
reg   [63:0] gmem_addr_10_reg_2691;
reg   [63:0] gmem_addr_11_reg_2697;
reg   [63:0] gmem_addr_12_reg_2703;
reg   [63:0] gmem_addr_13_reg_2709;
reg   [63:0] gmem_addr_14_reg_2715;
reg   [63:0] gmem_addr_15_reg_2721;
reg   [63:0] gmem_addr_16_reg_2727;
reg   [63:0] gmem_addr_17_reg_2733;
reg   [63:0] gmem_addr_18_reg_2739;
reg   [63:0] gmem_addr_5_reg_2746;
reg   [31:0] gmem_addr_6_read_reg_2752;
wire   [0:0] icmp_ln70_8_fu_1709_p2;
reg   [0:0] icmp_ln70_8_reg_2758;
wire   [0:0] icmp_ln70_9_fu_1718_p2;
reg   [0:0] icmp_ln70_9_reg_2763;
reg   [31:0] gmem_addr_7_read_reg_2768;
reg   [31:0] gmem_addr_8_read_reg_2774;
wire   [1:0] add_ln27_fu_1759_p2;
reg   [1:0] add_ln27_reg_2780;
wire   [0:0] or_ln70_5_fu_1783_p2;
reg   [0:0] or_ln70_5_reg_2785;
reg   [31:0] gmem_addr_9_read_reg_2790;
wire   [2:0] add_ln27_1_fu_1792_p2;
reg   [2:0] add_ln27_1_reg_2796;
wire   [0:0] or_ln70_6_fu_1815_p2;
reg   [0:0] or_ln70_6_reg_2801;
reg   [31:0] gmem_addr_10_read_reg_2806;
wire   [0:0] or_ln70_7_fu_1839_p2;
reg   [0:0] or_ln70_7_reg_2812;
reg   [31:0] gmem_addr_11_read_reg_2817;
wire   [0:0] or_ln70_8_fu_1872_p2;
reg   [0:0] or_ln70_8_reg_2823;
wire   [3:0] add_ln27_4_fu_1897_p2;
reg   [3:0] add_ln27_4_reg_2828;
reg   [31:0] gmem_addr_12_read_reg_2833;
wire   [0:0] or_ln70_9_fu_1921_p2;
reg   [0:0] or_ln70_9_reg_2839;
reg   [31:0] gmem_addr_13_read_reg_2844;
wire   [0:0] or_ln70_10_fu_1945_p2;
reg   [0:0] or_ln70_10_reg_2850;
wire    ap_block_state23_pp0_stage19_iter0;
reg    ap_predicate_op364_readreq_state23;
reg    ap_predicate_op365_writereq_state23;
reg    ap_predicate_op366_writereq_state23;
reg    ap_block_state23_io;
reg    ap_block_state43_pp0_stage19_iter1;
reg    ap_block_pp0_stage19_11001;
reg   [31:0] gmem_addr_14_read_reg_2855;
wire   [0:0] icmp_ln70_24_fu_1964_p2;
reg   [0:0] icmp_ln70_24_reg_2861;
wire   [0:0] icmp_ln70_25_fu_1973_p2;
reg   [0:0] icmp_ln70_25_reg_2866;
reg   [31:0] gmem_addr_15_read_reg_2871;
wire   [1:0] add_ln27_6_fu_1984_p2;
reg   [1:0] add_ln27_6_reg_2877;
reg   [31:0] gmem_addr_16_read_reg_2882;
wire   [1:0] add_ln27_7_fu_2026_p2;
reg   [1:0] add_ln27_7_reg_2888;
wire   [0:0] icmp_ln70_28_fu_2036_p2;
reg   [0:0] icmp_ln70_28_reg_2893;
wire   [0:0] icmp_ln70_29_fu_2045_p2;
reg   [0:0] icmp_ln70_29_reg_2898;
reg   [31:0] gmem_addr_17_read_reg_2903;
wire   [1:0] add_ln27_8_fu_2086_p2;
reg   [1:0] add_ln27_8_reg_2909;
wire   [0:0] icmp_ln28_fu_2126_p2;
reg    ap_block_pp0_stage7_subdone;
reg    ap_condition_pp0_exit_iter0_state11;
reg    ap_block_pp0_stage19_subdone;
reg    ap_block_pp0_stage11_subdone;
reg   [63:0] ap_phi_mux_indvar_flatten_phi_fu_429_p4;
reg   [31:0] ap_phi_mux_indvar_phi_fu_441_p4;
reg   [31:0] ap_phi_mux_y_phi_fu_452_p4;
reg   [31:0] ap_phi_mux_indvar93_phi_fu_464_p4;
reg   [31:0] ap_phi_mux_x_phi_fu_475_p4;
wire  signed [63:0] sext_ln39_fu_946_p1;
wire  signed [63:0] sext_ln40_fu_962_p1;
wire  signed [63:0] sext_ln41_fu_978_p1;
wire  signed [63:0] sext_ln42_fu_994_p1;
wire  signed [63:0] sext_ln43_fu_1010_p1;
wire  signed [63:0] sext_ln52_fu_1301_p1;
wire  signed [63:0] sext_ln53_fu_1338_p1;
wire  signed [63:0] sext_ln54_fu_1375_p1;
wire  signed [63:0] sext_ln55_fu_1412_p1;
wire  signed [63:0] sext_ln56_fu_1449_p1;
wire  signed [63:0] sext_ln57_fu_1481_p1;
wire  signed [63:0] sext_ln58_fu_1506_p1;
wire  signed [63:0] sext_ln59_fu_1531_p1;
wire  signed [63:0] sext_ln60_fu_1556_p1;
wire  signed [63:0] sext_ln61_fu_1581_p1;
wire  signed [63:0] sext_ln62_fu_1606_p1;
wire  signed [63:0] sext_ln63_fu_1631_p1;
wire  signed [63:0] sext_ln29_fu_1663_p1;
wire  signed [63:0] sext_ln23_fu_1695_p1;
reg    ap_block_pp0_stage0_01001;
reg    ap_block_pp0_stage5_01001;
reg    ap_block_pp0_stage6_01001;
wire  signed [31:0] add_ln14_fu_482_p0;
wire   [31:0] add_ln14_1_fu_488_p2;
wire   [29:0] tmp_1_fu_494_p4;
wire   [0:0] icmp_fu_504_p2;
wire   [31:0] add_ln14_2_fu_510_p2;
wire   [29:0] tmp_2_fu_524_p4;
wire  signed [31:0] add_ln14_3_fu_540_p0;
wire   [0:0] icmp169_fu_534_p2;
wire   [31:0] add_ln14_3_fu_540_p2;
wire   [31:0] grp_fu_560_p0;
wire   [31:0] grp_fu_560_p1;
wire   [33:0] shl_ln_fu_572_p3;
wire  signed [34:0] sext_ln14_2_fu_579_p1;
wire  signed [34:0] sext_ln14_1_fu_569_p1;
wire   [34:0] sub_ln14_fu_583_p2;
wire   [34:0] shl_ln14_1_fu_593_p3;
wire   [32:0] shl_ln14_2_fu_604_p3;
wire  signed [35:0] sext_ln14_4_fu_600_p1;
wire  signed [35:0] sext_ln14_5_fu_611_p1;
wire   [35:0] sub_ln14_1_fu_615_p2;
wire   [31:0] grp_fu_659_p0;
wire  signed [31:0] grp_fu_659_p1;
wire   [31:0] add_ln14_20_fu_690_p2;
wire   [31:0] select_ln14_11_fu_704_p3;
wire   [31:0] grp_fu_721_p0;
wire  signed [31:0] grp_fu_721_p1;
wire   [31:0] select_ln14_5_fu_726_p3;
wire   [31:0] grp_fu_742_p0;
wire  signed [31:0] grp_fu_742_p1;
wire   [31:0] grp_fu_756_p0;
wire  signed [31:0] grp_fu_756_p1;
wire   [61:0] add_ln14_9_fu_761_p2;
wire   [61:0] add_ln14_13_fu_771_p2;
wire   [31:0] grp_fu_789_p0;
wire  signed [31:0] grp_fu_789_p1;
wire   [31:0] select_ln14_7_fu_794_p3;
wire   [63:0] sext_ln16_mid2_v_v_v_v_fu_807_p3;
wire   [63:0] add_ln14_11_fu_814_p2;
wire   [61:0] sext_ln16_mid2_v_fu_819_p4;
wire   [63:0] sext_ln16_1_mid2_v_v_v_v_fu_833_p3;
wire   [63:0] add_ln14_12_fu_840_p2;
wire   [61:0] sext_ln16_1_mid2_v_fu_845_p4;
wire   [63:0] sext_ln16_2_mid2_v_v_v_v_fu_859_p3;
wire   [63:0] add_ln14_15_fu_866_p2;
wire   [61:0] sext_ln16_2_mid2_v_fu_871_p4;
wire   [63:0] sext_ln16_3_mid2_v_v_v_v_fu_885_p3;
wire   [63:0] add_ln14_17_fu_892_p2;
wire   [61:0] sext_ln16_3_mid2_v_fu_897_p4;
wire   [63:0] sext_ln16_4_mid2_v_v_v_v_fu_911_p3;
wire   [63:0] add_ln14_19_fu_918_p2;
wire   [61:0] sext_ln16_4_mid2_v_fu_923_p4;
wire   [62:0] zext_ln16_fu_937_p1;
wire  signed [62:0] sext_ln14_6_fu_829_p1;
wire   [62:0] add_ln39_1_fu_940_p2;
wire  signed [62:0] sext_ln14_7_fu_855_p1;
wire   [62:0] add_ln40_fu_956_p2;
wire  signed [62:0] sext_ln14_8_fu_881_p1;
wire   [62:0] add_ln41_fu_972_p2;
wire  signed [62:0] sext_ln14_9_fu_907_p1;
wire   [62:0] add_ln42_fu_988_p2;
wire  signed [62:0] sext_ln14_10_fu_933_p1;
wire   [62:0] add_ln43_fu_1004_p2;
wire   [31:0] grp_fu_1029_p0;
wire  signed [31:0] grp_fu_1029_p1;
wire   [31:0] grp_fu_1043_p0;
wire  signed [31:0] grp_fu_1043_p1;
wire   [31:0] grp_fu_1066_p0;
wire  signed [31:0] grp_fu_1066_p1;
wire   [32:0] grp_fu_1085_p0;
wire  signed [31:0] grp_fu_1085_p1;
wire   [32:0] grp_fu_1098_p0;
wire  signed [31:0] grp_fu_1098_p1;
wire   [61:0] select_ln14_4_fu_1090_p3;
wire   [31:0] sub_ln70_fu_1136_p2;
wire   [31:0] sub_ln70_1_fu_1145_p2;
wire   [31:0] sub_ln70_2_fu_1154_p2;
wire   [31:0] sub_ln70_3_fu_1163_p2;
wire   [0:0] count_pre_fu_1172_p2;
wire   [31:0] sub_ln70_4_fu_1180_p2;
wire   [31:0] sub_ln70_5_fu_1189_p2;
wire   [0:0] icmp_ln70_4_fu_1184_p2;
wire   [0:0] icmp_ln70_5_fu_1193_p2;
wire   [0:0] or_ln70_1_fu_1198_p2;
wire   [1:0] zext_ln40_fu_1176_p1;
wire   [1:0] zext_ln43_fu_1204_p1;
wire   [0:0] or_ln70_fu_1214_p2;
wire   [31:0] sub_ln70_6_fu_1222_p2;
wire   [31:0] sub_ln70_7_fu_1231_p2;
wire   [0:0] icmp_ln70_6_fu_1226_p2;
wire   [0:0] icmp_ln70_7_fu_1235_p2;
wire   [0:0] or_ln70_2_fu_1240_p2;
wire   [1:0] zext_ln42_fu_1218_p1;
wire   [1:0] zext_ln43_1_fu_1246_p1;
wire   [2:0] zext_ln43_3_fu_1263_p1;
wire   [2:0] zext_ln43_2_fu_1260_p1;
wire   [61:0] add_ln52_2_fu_1256_p2;
wire   [63:0] shl_ln2_fu_1278_p3;
wire   [63:0] add_ln52_1_fu_1286_p2;
wire   [61:0] trunc_ln1_fu_1291_p4;
wire   [61:0] add_ln53_1_fu_1311_p2;
wire   [63:0] shl_ln3_fu_1315_p3;
wire   [63:0] add_ln53_2_fu_1323_p2;
wire   [61:0] trunc_ln2_fu_1328_p4;
wire   [61:0] add_ln54_fu_1348_p2;
wire   [63:0] shl_ln4_fu_1352_p3;
wire   [63:0] add_ln54_1_fu_1360_p2;
wire   [61:0] trunc_ln3_fu_1365_p4;
wire   [61:0] add_ln55_fu_1385_p2;
wire   [63:0] shl_ln5_fu_1389_p3;
wire   [63:0] add_ln55_1_fu_1397_p2;
wire   [61:0] trunc_ln4_fu_1402_p4;
wire   [61:0] add_ln56_fu_1422_p2;
wire   [63:0] shl_ln6_fu_1426_p3;
wire   [63:0] add_ln56_1_fu_1434_p2;
wire   [61:0] trunc_ln5_fu_1439_p4;
wire   [63:0] shl_ln7_fu_1459_p3;
wire   [63:0] add_ln57_fu_1466_p2;
wire   [61:0] trunc_ln6_fu_1471_p4;
wire   [63:0] add_ln58_1_fu_1491_p2;
wire   [61:0] trunc_ln7_fu_1496_p4;
wire   [63:0] add_ln59_1_fu_1516_p2;
wire   [61:0] trunc_ln8_fu_1521_p4;
wire   [63:0] add_ln60_1_fu_1541_p2;
wire   [61:0] trunc_ln9_fu_1546_p4;
wire   [63:0] add_ln61_fu_1566_p2;
wire   [61:0] trunc_ln10_fu_1571_p4;
wire   [63:0] add_ln62_fu_1591_p2;
wire   [61:0] trunc_ln11_fu_1596_p4;
wire   [63:0] add_ln63_fu_1616_p2;
wire   [61:0] trunc_ln12_fu_1621_p4;
wire   [63:0] tmp_fu_1641_p3;
wire   [63:0] empty_24_fu_1648_p2;
wire   [61:0] trunc_ln13_fu_1653_p4;
wire   [63:0] shl_ln1_fu_1673_p3;
wire   [63:0] add_ln23_fu_1680_p2;
wire   [61:0] trunc_ln_fu_1685_p4;
wire   [31:0] sub_ln70_8_fu_1705_p2;
wire   [31:0] sub_ln70_9_fu_1714_p2;
wire   [0:0] count_for_fu_1723_p2;
wire   [31:0] sub_ln70_10_fu_1731_p2;
wire   [31:0] sub_ln70_11_fu_1740_p2;
wire   [0:0] icmp_ln70_10_fu_1735_p2;
wire   [0:0] icmp_ln70_11_fu_1744_p2;
wire   [0:0] or_ln70_4_fu_1749_p2;
wire   [1:0] zext_ln52_fu_1727_p1;
wire   [1:0] zext_ln54_fu_1755_p1;
wire   [31:0] sub_ln70_12_fu_1765_p2;
wire   [31:0] sub_ln70_13_fu_1774_p2;
wire   [0:0] icmp_ln70_12_fu_1769_p2;
wire   [0:0] icmp_ln70_13_fu_1778_p2;
wire   [2:0] zext_ln27_1_fu_1789_p1;
wire   [31:0] sub_ln70_14_fu_1797_p2;
wire   [31:0] sub_ln70_15_fu_1806_p2;
wire   [0:0] icmp_ln70_14_fu_1801_p2;
wire   [0:0] icmp_ln70_15_fu_1810_p2;
wire   [31:0] sub_ln70_16_fu_1821_p2;
wire   [31:0] sub_ln70_17_fu_1830_p2;
wire   [0:0] icmp_ln70_16_fu_1825_p2;
wire   [0:0] icmp_ln70_17_fu_1834_p2;
wire   [31:0] sub_ln70_18_fu_1854_p2;
wire   [31:0] sub_ln70_19_fu_1863_p2;
wire   [0:0] icmp_ln70_18_fu_1858_p2;
wire   [0:0] icmp_ln70_19_fu_1867_p2;
wire   [1:0] zext_ln56_fu_1848_p1;
wire   [1:0] zext_ln57_fu_1851_p1;
wire   [1:0] add_ln27_2_fu_1881_p2;
wire   [1:0] zext_ln55_fu_1845_p1;
wire   [1:0] add_ln27_3_fu_1887_p2;
wire   [3:0] zext_ln27_3_fu_1893_p1;
wire   [3:0] zext_ln27_2_fu_1878_p1;
wire   [31:0] sub_ln70_20_fu_1903_p2;
wire   [31:0] sub_ln70_21_fu_1912_p2;
wire   [0:0] icmp_ln70_20_fu_1907_p2;
wire   [0:0] icmp_ln70_21_fu_1916_p2;
wire   [31:0] sub_ln70_22_fu_1927_p2;
wire   [31:0] sub_ln70_23_fu_1936_p2;
wire   [0:0] icmp_ln70_22_fu_1931_p2;
wire   [0:0] icmp_ln70_23_fu_1940_p2;
wire   [31:0] sub_ln70_24_fu_1960_p2;
wire   [31:0] sub_ln70_25_fu_1969_p2;
wire   [1:0] zext_ln59_fu_1954_p1;
wire   [1:0] zext_ln60_fu_1957_p1;
wire   [1:0] add_ln27_5_fu_1978_p2;
wire   [1:0] zext_ln58_fu_1951_p1;
wire   [0:0] or_ln70_11_fu_1990_p2;
wire   [31:0] sub_ln70_26_fu_1998_p2;
wire   [31:0] sub_ln70_27_fu_2007_p2;
wire   [0:0] icmp_ln70_26_fu_2002_p2;
wire   [0:0] icmp_ln70_27_fu_2011_p2;
wire   [0:0] or_ln70_12_fu_2016_p2;
wire   [1:0] zext_ln61_fu_1994_p1;
wire   [1:0] zext_ln62_fu_2022_p1;
wire   [31:0] sub_ln70_28_fu_2032_p2;
wire   [31:0] sub_ln70_29_fu_2041_p2;
wire   [0:0] or_ln70_13_fu_2050_p2;
wire   [31:0] sub_ln70_30_fu_2058_p2;
wire   [31:0] sub_ln70_31_fu_2067_p2;
wire   [0:0] icmp_ln70_30_fu_2062_p2;
wire   [0:0] icmp_ln70_31_fu_2071_p2;
wire   [0:0] or_ln70_14_fu_2076_p2;
wire   [1:0] zext_ln63_fu_2054_p1;
wire   [1:0] zext_ln27_fu_2082_p1;
wire   [2:0] zext_ln27_7_fu_2101_p1;
wire   [2:0] zext_ln27_6_fu_2098_p1;
wire   [2:0] add_ln27_9_fu_2104_p2;
wire   [2:0] zext_ln27_5_fu_2095_p1;
wire   [2:0] add_ln27_10_fu_2110_p2;
wire   [4:0] zext_ln27_8_fu_2116_p1;
wire   [4:0] zext_ln27_4_fu_2092_p1;
wire   [4:0] count_1_fu_2120_p2;
reg    grp_fu_659_ce;
reg    grp_fu_721_ce;
reg    grp_fu_742_ce;
reg    grp_fu_756_ce;
reg    grp_fu_789_ce;
reg    grp_fu_1029_ce;
reg    grp_fu_1043_ce;
reg    grp_fu_1066_ce;
reg    grp_fu_1085_ce;
reg    grp_fu_1098_ce;
wire    ap_CS_fsm_state56;
reg   [23:0] ap_NS_fsm;
reg    ap_block_pp0_stage0_subdone;
reg    ap_block_pp0_stage1_subdone;
reg    ap_block_pp0_stage2_subdone;
reg    ap_block_pp0_stage3_subdone;
reg    ap_block_pp0_stage4_subdone;
reg    ap_block_pp0_stage5_subdone;
reg    ap_block_pp0_stage6_subdone;
reg    ap_block_pp0_stage8_subdone;
reg    ap_block_pp0_stage9_subdone;
reg    ap_block_pp0_stage10_subdone;
reg    ap_block_pp0_stage12_subdone;
reg    ap_block_pp0_stage13_subdone;
reg    ap_block_pp0_stage14_subdone;
reg    ap_block_pp0_stage15_subdone;
reg    ap_block_pp0_stage16_subdone;
reg    ap_block_pp0_stage17_subdone;
reg    ap_block_pp0_stage18_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [61:0] grp_fu_1029_p00;
wire   [61:0] grp_fu_1043_p00;
wire   [61:0] grp_fu_1066_p00;
wire   [61:0] grp_fu_1085_p00;
wire   [61:0] grp_fu_1098_p00;
wire   [63:0] grp_fu_560_p00;
wire   [63:0] grp_fu_560_p10;
wire   [61:0] grp_fu_659_p00;
wire   [61:0] grp_fu_721_p00;
wire   [61:0] grp_fu_742_p00;
wire   [61:0] grp_fu_756_p00;
wire   [61:0] grp_fu_789_p00;
reg    ap_condition_1264;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 24'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
end

fast_accel_CTRL_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CTRL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CTRL_DATA_WIDTH ))
CTRL_s_axi_U(
    .AWVALID(s_axi_CTRL_AWVALID),
    .AWREADY(s_axi_CTRL_AWREADY),
    .AWADDR(s_axi_CTRL_AWADDR),
    .WVALID(s_axi_CTRL_WVALID),
    .WREADY(s_axi_CTRL_WREADY),
    .WDATA(s_axi_CTRL_WDATA),
    .WSTRB(s_axi_CTRL_WSTRB),
    .ARVALID(s_axi_CTRL_ARVALID),
    .ARREADY(s_axi_CTRL_ARREADY),
    .ARADDR(s_axi_CTRL_ARADDR),
    .RVALID(s_axi_CTRL_RVALID),
    .RREADY(s_axi_CTRL_RREADY),
    .RDATA(s_axi_CTRL_RDATA),
    .RRESP(s_axi_CTRL_RRESP),
    .BVALID(s_axi_CTRL_BVALID),
    .BREADY(s_axi_CTRL_BREADY),
    .BRESP(s_axi_CTRL_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .threshold(threshold),
    .rows(rows),
    .cols(cols),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

fast_accel_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .img_in(img_in),
    .img_out(img_out)
);

fast_accel_gmem_m_axi #(
    .CONSERVATIVE( 0 ),
    .USER_DW( 32 ),
    .USER_AW( 64 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM_CACHE_VALUE ))
gmem_m_axi_U(
    .AWVALID(m_axi_gmem_AWVALID),
    .AWREADY(m_axi_gmem_AWREADY),
    .AWADDR(m_axi_gmem_AWADDR),
    .AWID(m_axi_gmem_AWID),
    .AWLEN(m_axi_gmem_AWLEN),
    .AWSIZE(m_axi_gmem_AWSIZE),
    .AWBURST(m_axi_gmem_AWBURST),
    .AWLOCK(m_axi_gmem_AWLOCK),
    .AWCACHE(m_axi_gmem_AWCACHE),
    .AWPROT(m_axi_gmem_AWPROT),
    .AWQOS(m_axi_gmem_AWQOS),
    .AWREGION(m_axi_gmem_AWREGION),
    .AWUSER(m_axi_gmem_AWUSER),
    .WVALID(m_axi_gmem_WVALID),
    .WREADY(m_axi_gmem_WREADY),
    .WDATA(m_axi_gmem_WDATA),
    .WSTRB(m_axi_gmem_WSTRB),
    .WLAST(m_axi_gmem_WLAST),
    .WID(m_axi_gmem_WID),
    .WUSER(m_axi_gmem_WUSER),
    .ARVALID(m_axi_gmem_ARVALID),
    .ARREADY(m_axi_gmem_ARREADY),
    .ARADDR(m_axi_gmem_ARADDR),
    .ARID(m_axi_gmem_ARID),
    .ARLEN(m_axi_gmem_ARLEN),
    .ARSIZE(m_axi_gmem_ARSIZE),
    .ARBURST(m_axi_gmem_ARBURST),
    .ARLOCK(m_axi_gmem_ARLOCK),
    .ARCACHE(m_axi_gmem_ARCACHE),
    .ARPROT(m_axi_gmem_ARPROT),
    .ARQOS(m_axi_gmem_ARQOS),
    .ARREGION(m_axi_gmem_ARREGION),
    .ARUSER(m_axi_gmem_ARUSER),
    .RVALID(m_axi_gmem_RVALID),
    .RREADY(m_axi_gmem_RREADY),
    .RDATA(m_axi_gmem_RDATA),
    .RLAST(m_axi_gmem_RLAST),
    .RID(m_axi_gmem_RID),
    .RUSER(m_axi_gmem_RUSER),
    .RRESP(m_axi_gmem_RRESP),
    .BVALID(m_axi_gmem_BVALID),
    .BREADY(m_axi_gmem_BREADY),
    .BRESP(m_axi_gmem_BRESP),
    .BID(m_axi_gmem_BID),
    .BUSER(m_axi_gmem_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(gmem_ARVALID),
    .I_ARREADY(gmem_ARREADY),
    .I_ARADDR(gmem_ARADDR),
    .I_ARID(1'd0),
    .I_ARLEN(32'd1),
    .I_ARSIZE(3'd0),
    .I_ARLOCK(2'd0),
    .I_ARCACHE(4'd0),
    .I_ARQOS(4'd0),
    .I_ARPROT(3'd0),
    .I_ARUSER(1'd0),
    .I_ARBURST(2'd0),
    .I_ARREGION(4'd0),
    .I_RVALID(gmem_RVALID),
    .I_RREADY(gmem_RREADY),
    .I_RDATA(gmem_RDATA),
    .I_RID(gmem_RID),
    .I_RUSER(gmem_RUSER),
    .I_RRESP(gmem_RRESP),
    .I_RLAST(gmem_RLAST),
    .I_AWVALID(gmem_AWVALID),
    .I_AWREADY(gmem_AWREADY),
    .I_AWADDR(gmem_AWADDR),
    .I_AWID(1'd0),
    .I_AWLEN(32'd1),
    .I_AWSIZE(3'd0),
    .I_AWLOCK(2'd0),
    .I_AWCACHE(4'd0),
    .I_AWQOS(4'd0),
    .I_AWPROT(3'd0),
    .I_AWUSER(1'd0),
    .I_AWBURST(2'd0),
    .I_AWREGION(4'd0),
    .I_WVALID(gmem_WVALID),
    .I_WREADY(gmem_WREADY),
    .I_WDATA(gmem_WDATA),
    .I_WID(1'd0),
    .I_WUSER(1'd0),
    .I_WLAST(1'b0),
    .I_WSTRB(4'd15),
    .I_BVALID(gmem_BVALID),
    .I_BREADY(gmem_BREADY),
    .I_BRESP(gmem_BRESP),
    .I_BID(gmem_BID),
    .I_BUSER(gmem_BUSER)
);

fast_accel_mul_32ns_32ns_64_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_2_1_U1(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_560_p0),
    .din1(grp_fu_560_p1),
    .ce(1'b1),
    .dout(grp_fu_560_p2)
);

fast_accel_mul_32ns_32s_62_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 62 ))
mul_32ns_32s_62_2_1_U2(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_659_p0),
    .din1(grp_fu_659_p1),
    .ce(grp_fu_659_ce),
    .dout(grp_fu_659_p2)
);

fast_accel_mul_32ns_32s_62_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 62 ))
mul_32ns_32s_62_2_1_U3(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_721_p0),
    .din1(grp_fu_721_p1),
    .ce(grp_fu_721_ce),
    .dout(grp_fu_721_p2)
);

fast_accel_mul_32ns_32s_62_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 62 ))
mul_32ns_32s_62_2_1_U4(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_742_p0),
    .din1(grp_fu_742_p1),
    .ce(grp_fu_742_ce),
    .dout(grp_fu_742_p2)
);

fast_accel_mul_32ns_32s_62_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 62 ))
mul_32ns_32s_62_2_1_U5(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_756_p0),
    .din1(grp_fu_756_p1),
    .ce(grp_fu_756_ce),
    .dout(grp_fu_756_p2)
);

fast_accel_mul_32ns_32s_62_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 62 ))
mul_32ns_32s_62_2_1_U6(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_789_p0),
    .din1(grp_fu_789_p1),
    .ce(grp_fu_789_ce),
    .dout(grp_fu_789_p2)
);

fast_accel_mul_32ns_32s_62_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 62 ))
mul_32ns_32s_62_2_1_U7(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1029_p0),
    .din1(grp_fu_1029_p1),
    .ce(grp_fu_1029_ce),
    .dout(grp_fu_1029_p2)
);

fast_accel_mul_32ns_32s_62_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 62 ))
mul_32ns_32s_62_2_1_U8(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1043_p0),
    .din1(grp_fu_1043_p1),
    .ce(grp_fu_1043_ce),
    .dout(grp_fu_1043_p2)
);

fast_accel_mul_32ns_32s_62_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 62 ))
mul_32ns_32s_62_2_1_U9(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1066_p0),
    .din1(grp_fu_1066_p1),
    .ce(grp_fu_1066_ce),
    .dout(grp_fu_1066_p2)
);

fast_accel_mul_33ns_32s_62_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 33 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 62 ))
mul_33ns_32s_62_2_1_U10(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1085_p0),
    .din1(grp_fu_1085_p1),
    .ce(grp_fu_1085_ce),
    .dout(grp_fu_1085_p2)
);

fast_accel_mul_33ns_32s_62_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 33 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 62 ))
mul_33ns_32s_62_2_1_U11(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1098_p0),
    .din1(grp_fu_1098_p1),
    .ce(grp_fu_1098_ce),
    .dout(grp_fu_1098_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_condition_pp0_exit_iter0_state11) & (1'b0 == ap_block_pp0_stage7_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state3)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage11_subdone)) | ((1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_subdone)))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if ((1'b1 == ap_CS_fsm_state3)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln14_reg_2294 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        indvar93_reg_460 <= add_ln16_1_reg_2553;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        indvar93_reg_460 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln14_reg_2294 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        indvar_flatten_reg_425 <= add_ln14_4_reg_2471;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        indvar_flatten_reg_425 <= 64'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln14_reg_2294 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        indvar_reg_437 <= select_ln14_10_reg_2320;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        indvar_reg_437 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln14_reg_2294 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        x_reg_471 <= add_ln16_reg_2548;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        x_reg_471 <= 32'd3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln14_reg_2294 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        y_reg_448 <= select_ln14_6_reg_2460;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        y_reg_448 <= 32'd3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln14_reg_2294 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        add_ln14_10_reg_2369 <= add_ln14_10_fu_766_p2;
        add_ln14_14_reg_2374 <= add_ln14_14_fu_776_p2;
        add_ln14_16_reg_2379 <= add_ln14_16_fu_781_p2;
        mul_ln14_5_reg_2384 <= grp_fu_742_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln14_fu_664_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln14_18_reg_2326 <= add_ln14_18_fu_712_p2;
        icmp_ln16_reg_2298 <= icmp_ln16_fu_669_p2;
        select_ln14_2_reg_2308 <= select_ln14_2_fu_674_p3;
        select_ln14_3_reg_2314 <= select_ln14_3_fu_682_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        add_ln14_4_reg_2471 <= add_ln14_4_fu_1054_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln14_reg_2294 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        add_ln14_5_reg_2342 <= add_ln14_5_fu_733_p2;
        mul_ln14_4_reg_2347 <= grp_fu_721_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage8) & (icmp_ln14_reg_2294 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001))) begin
        add_ln14_6_reg_2497 <= add_ln14_6_fu_1077_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln14_reg_2294 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        add_ln14_7_reg_2399 <= add_ln14_7_fu_801_p2;
        gmem_addr_1_reg_2410 <= sext_ln40_fu_962_p1;
        gmem_addr_2_reg_2416 <= sext_ln41_fu_978_p1;
        gmem_addr_3_reg_2422 <= sext_ln42_fu_994_p1;
        gmem_addr_4_reg_2428 <= sext_ln43_fu_1010_p1;
        gmem_addr_reg_2404 <= sext_ln39_fu_946_p1;
        mul_ln14_reg_2394 <= grp_fu_756_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (icmp_ln14_reg_2294 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001))) begin
        add_ln14_8_reg_2492 <= add_ln14_8_fu_1071_p2;
        zext_ln14_2_reg_2482[31 : 0] <= zext_ln14_2_fu_1060_p1[31 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        add_ln14_reg_2197 <= add_ln14_fu_482_p2;
        cols_read_reg_2132 <= cols;
        img_in_read_reg_2183 <= img_in;
        img_out_read_reg_2141 <= img_out;
        select_ln14_1_reg_2207 <= select_ln14_1_fu_546_p3;
        select_ln14_reg_2202 <= select_ln14_fu_516_p3;
        threshold_read_reg_2147 <= threshold;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage9) & (icmp_ln14_reg_2294 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        add_ln16_1_reg_2553 <= add_ln16_1_fu_1127_p2;
        add_ln16_reg_2548 <= add_ln16_fu_1122_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage9) & (icmp_ln21_reg_2663 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001))) begin
        add_ln27_1_reg_2796 <= add_ln27_1_fu_1792_p2;
        gmem_addr_9_read_reg_2790 <= gmem_RDATA;
        or_ln70_5_reg_2785 <= or_ln70_5_fu_1783_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage12) & (icmp_ln21_reg_2663 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001))) begin
        add_ln27_4_reg_2828 <= add_ln27_4_fu_1897_p2;
        or_ln70_8_reg_2823 <= or_ln70_8_fu_1872_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln21_reg_2663_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln27_6_reg_2877 <= add_ln27_6_fu_1984_p2;
        gmem_addr_15_read_reg_2871 <= gmem_RDATA;
        icmp_ln70_24_reg_2861 <= icmp_ln70_24_fu_1964_p2;
        icmp_ln70_25_reg_2866 <= icmp_ln70_25_fu_1973_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln21_reg_2663_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        add_ln27_7_reg_2888 <= add_ln27_7_fu_2026_p2;
        gmem_addr_16_read_reg_2882 <= gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln21_reg_2663_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        add_ln27_8_reg_2909 <= add_ln27_8_fu_2086_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage8) & (icmp_ln21_reg_2663 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001))) begin
        add_ln27_reg_2780 <= add_ln27_fu_1759_p2;
        gmem_addr_8_read_reg_2774 <= gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage9) & (icmp_ln14_reg_2294 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001))) begin
        add_ln39_reg_2542 <= add_ln39_fu_1116_p2;
        mul_ln14_3_reg_2527 <= grp_fu_1085_p2;
        select_ln14_8_reg_2517 <= select_ln14_8_fu_1103_p3;
        select_ln14_9_reg_2522 <= select_ln14_9_fu_1108_p3;
        zext_ln16_1_reg_2532[31 : 0] <= zext_ln16_1_fu_1113_p1[31 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage16) & (icmp_ln14_reg_2294 == 1'd0) & (1'b0 == ap_block_pp0_stage16_11001))) begin
        add_ln43_1_reg_2648 <= add_ln43_1_fu_1208_p2;
        gmem_addr_4_read_reg_2642 <= gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage17) & (icmp_ln14_reg_2294 == 1'd0) & (1'b0 == ap_block_pp0_stage17_11001))) begin
        add_ln43_2_reg_2653 <= add_ln43_2_fu_1250_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        add_ln52_reg_2254 <= add_ln52_fu_630_p2;
        add_ln53_reg_2260 <= add_ln53_fu_635_p2;
        add_ln58_reg_2266 <= add_ln58_fu_640_p2;
        add_ln59_reg_2272 <= add_ln59_fu_645_p2;
        add_ln60_reg_2278 <= add_ln60_fu_650_p2;
        bound_reg_2284 <= grp_fu_560_p2;
        empty_reg_2247 <= empty_fu_625_p2;
        sext_ln14_3_reg_2236 <= sext_ln14_3_fu_589_p1;
        sext_ln14_reg_2222 <= sext_ln14_fu_566_p1;
        sub_ln14_1_cast_reg_2242[61 : 1] <= sub_ln14_1_cast_fu_621_p1[61 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage11) & (icmp_ln14_reg_2294 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001))) begin
        add_ln57_1_reg_2563 <= add_ln57_1_fu_1132_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage12) & (icmp_ln14_reg_2294 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001))) begin
        center_reg_2568 <= gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001))) begin
        center_reg_2568_pp0_iter1_reg <= center_reg_2568;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage18) & (icmp_ln14_reg_2294 == 1'd0) & (1'b0 == ap_block_pp0_stage18_11001))) begin
        count_pre_2_reg_2658 <= count_pre_2_fu_1266_p2;
        icmp_ln21_reg_2663 <= icmp_ln21_fu_1272_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        empty_20_reg_2331 <= grp_fu_659_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln16_reg_2298 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        empty_21_reg_2359 <= empty_21_fu_747_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln16_reg_2298 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001))) begin
        empty_22_reg_2434 <= grp_fu_789_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001))) begin
        empty_23_reg_2476 <= grp_fu_1043_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage10) & (icmp_ln21_reg_2663 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001))) begin
        gmem_addr_10_read_reg_2806 <= gmem_RDATA;
        or_ln70_6_reg_2801 <= or_ln70_6_fu_1815_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage18) & (icmp_ln14_reg_2294 == 1'd0) & (1'b0 == ap_block_pp0_stage18_11001) & (icmp_ln21_fu_1272_p2 == 1'd0))) begin
        gmem_addr_10_reg_2691 <= sext_ln56_fu_1449_p1;
        gmem_addr_11_reg_2697 <= sext_ln57_fu_1481_p1;
        gmem_addr_12_reg_2703 <= sext_ln58_fu_1506_p1;
        gmem_addr_13_reg_2709 <= sext_ln59_fu_1531_p1;
        gmem_addr_14_reg_2715 <= sext_ln60_fu_1556_p1;
        gmem_addr_15_reg_2721 <= sext_ln61_fu_1581_p1;
        gmem_addr_16_reg_2727 <= sext_ln62_fu_1606_p1;
        gmem_addr_17_reg_2733 <= sext_ln63_fu_1631_p1;
        gmem_addr_18_reg_2739 <= sext_ln29_fu_1663_p1;
        gmem_addr_6_reg_2667 <= sext_ln52_fu_1301_p1;
        gmem_addr_7_reg_2673 <= sext_ln53_fu_1338_p1;
        gmem_addr_8_reg_2679 <= sext_ln54_fu_1375_p1;
        gmem_addr_9_reg_2685 <= sext_ln55_fu_1412_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage11) & (icmp_ln21_reg_2663 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001))) begin
        gmem_addr_11_read_reg_2817 <= gmem_RDATA;
        or_ln70_7_reg_2812 <= or_ln70_7_fu_1839_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage17) & (icmp_ln21_reg_2663 == 1'd0) & (1'b0 == ap_block_pp0_stage17_11001))) begin
        gmem_addr_12_read_reg_2833 <= gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage18) & (icmp_ln21_reg_2663 == 1'd0) & (1'b0 == ap_block_pp0_stage18_11001))) begin
        gmem_addr_13_read_reg_2844 <= gmem_RDATA;
        or_ln70_9_reg_2839 <= or_ln70_9_fu_1921_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln21_reg_2663_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001))) begin
        gmem_addr_14_read_reg_2855 <= gmem_RDATA;
        or_ln70_10_reg_2850 <= or_ln70_10_fu_1945_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln21_reg_2663_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        gmem_addr_17_read_reg_2903 <= gmem_RDATA;
        icmp_ln70_28_reg_2893 <= icmp_ln70_28_fu_2036_p2;
        icmp_ln70_29_reg_2898 <= icmp_ln70_29_fu_2045_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage13) & (icmp_ln14_reg_2294 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001))) begin
        gmem_addr_1_read_reg_2604 <= gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage14) & (icmp_ln14_reg_2294 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001))) begin
        gmem_addr_2_read_reg_2620 <= gmem_RDATA;
        icmp_ln70_1_reg_2615 <= icmp_ln70_1_fu_1149_p2;
        icmp_ln70_reg_2610 <= icmp_ln70_fu_1140_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage15) & (icmp_ln14_reg_2294 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001))) begin
        gmem_addr_3_read_reg_2636 <= gmem_RDATA;
        icmp_ln70_2_reg_2626 <= icmp_ln70_2_fu_1158_p2;
        icmp_ln70_3_reg_2631 <= icmp_ln70_3_fu_1167_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage18) & (icmp_ln14_reg_2294 == 1'd0) & (1'b0 == ap_block_pp0_stage18_11001) & (icmp_ln21_fu_1272_p2 == 1'd1))) begin
        gmem_addr_5_reg_2746 <= sext_ln23_fu_1695_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln21_reg_2663 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        gmem_addr_6_read_reg_2752 <= gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (icmp_ln21_reg_2663 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001))) begin
        gmem_addr_7_read_reg_2768 <= gmem_RDATA;
        icmp_ln70_8_reg_2758 <= icmp_ln70_8_fu_1709_p2;
        icmp_ln70_9_reg_2763 <= icmp_ln70_9_fu_1718_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln14_reg_2294 <= icmp_ln14_fu_664_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001))) begin
        icmp_ln21_reg_2663_pp0_iter1_reg <= icmp_ln21_reg_2663;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln21_reg_2663_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        icmp_ln28_reg_2914 <= icmp_ln28_fu_2126_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln16_reg_2298 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln14_reg_2294 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001))) begin
        indvars_iv_next77_mid1_reg_2450 <= indvars_iv_next77_mid1_fu_1034_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001))) begin
        indvars_iv_next77_reg_2439 <= indvars_iv_next77_fu_1020_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage10) & (icmp_ln14_reg_2294 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001))) begin
        mul_ln14_1_reg_2558 <= grp_fu_1098_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln14_reg_2294 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        mul_ln14_2_reg_2466 <= grp_fu_1029_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln16_reg_2298 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage8) & (icmp_ln14_reg_2294 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001))) begin
        p_mid1134_reg_2502 <= grp_fu_1066_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln14_fu_664_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        select_ln14_10_reg_2320 <= select_ln14_10_fu_696_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln14_reg_2294 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        select_ln14_6_reg_2460 <= select_ln14_6_fu_1048_p3;
    end
end

always @ (*) begin
    if ((icmp_ln14_reg_2294 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state11 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state11 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln14_reg_2294 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_indvar93_phi_fu_464_p4 = add_ln16_1_reg_2553;
    end else begin
        ap_phi_mux_indvar93_phi_fu_464_p4 = indvar93_reg_460;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln14_reg_2294 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_indvar_flatten_phi_fu_429_p4 = add_ln14_4_reg_2471;
    end else begin
        ap_phi_mux_indvar_flatten_phi_fu_429_p4 = indvar_flatten_reg_425;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln14_reg_2294 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_indvar_phi_fu_441_p4 = select_ln14_10_reg_2320;
    end else begin
        ap_phi_mux_indvar_phi_fu_441_p4 = indvar_reg_437;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln14_reg_2294 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_x_phi_fu_475_p4 = add_ln16_reg_2548;
    end else begin
        ap_phi_mux_x_phi_fu_475_p4 = x_reg_471;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln14_reg_2294 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_y_phi_fu_452_p4 = select_ln14_6_reg_2460;
    end else begin
        ap_phi_mux_y_phi_fu_452_p4 = y_reg_448;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln21_reg_2663 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001))) begin
        gmem_ARADDR = gmem_addr_17_reg_2733;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln21_reg_2663 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001))) begin
        gmem_ARADDR = gmem_addr_16_reg_2727;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln21_reg_2663 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001))) begin
        gmem_ARADDR = gmem_addr_15_reg_2721;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln21_reg_2663 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001))) begin
        gmem_ARADDR = gmem_addr_14_reg_2715;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln21_reg_2663 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001))) begin
        gmem_ARADDR = gmem_addr_13_reg_2709;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln21_reg_2663 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001))) begin
        gmem_ARADDR = gmem_addr_12_reg_2703;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln21_reg_2663 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        gmem_ARADDR = gmem_addr_11_reg_2697;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln21_reg_2663 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        gmem_ARADDR = gmem_addr_10_reg_2691;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln21_reg_2663 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        gmem_ARADDR = gmem_addr_9_reg_2685;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln21_reg_2663 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        gmem_ARADDR = gmem_addr_8_reg_2679;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln21_reg_2663 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        gmem_ARADDR = gmem_addr_7_reg_2673;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001) & (ap_predicate_op364_readreq_state23 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        gmem_ARADDR = gmem_addr_6_reg_2667;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage9) & (icmp_ln14_reg_2294 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        gmem_ARADDR = gmem_addr_4_reg_2428;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage8) & (icmp_ln14_reg_2294 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        gmem_ARADDR = gmem_addr_3_reg_2422;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (icmp_ln14_reg_2294 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        gmem_ARADDR = gmem_addr_2_reg_2416;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln14_reg_2294 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        gmem_ARADDR = gmem_addr_1_reg_2410;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln14_reg_2294 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        gmem_ARADDR = gmem_addr_reg_2404;
    end else begin
        gmem_ARADDR = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln21_reg_2663 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln21_reg_2663 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln21_reg_2663 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln21_reg_2663 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln21_reg_2663 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln21_reg_2663 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln21_reg_2663 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln21_reg_2663 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (icmp_ln14_reg_2294 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln21_reg_2663 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (icmp_ln14_reg_2294 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln21_reg_2663 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (icmp_ln14_reg_2294 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln14_reg_2294 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln14_reg_2294 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln21_reg_2663 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001) & (ap_predicate_op364_readreq_state23 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        gmem_ARVALID = 1'b1;
    end else begin
        gmem_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1264)) begin
        if ((ap_predicate_op366_writereq_state23 == 1'b1)) begin
            gmem_AWADDR = gmem_addr_5_reg_2746;
        end else if ((ap_predicate_op365_writereq_state23 == 1'b1)) begin
            gmem_AWADDR = gmem_addr_18_reg_2739;
        end else begin
            gmem_AWADDR = 'bx;
        end
    end else begin
        gmem_AWADDR = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001) & (ap_predicate_op366_writereq_state23 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001) & (ap_predicate_op365_writereq_state23 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        gmem_AWVALID = 1'b1;
    end else begin
        gmem_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_predicate_op575_writeresp_state55 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((ap_predicate_op572_writeresp_state54 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln21_reg_2663 == 1'd1) & (1'b0 == ap_block_pp0_stage5_11001)))) begin
        gmem_BREADY = 1'b1;
    end else begin
        gmem_BREADY = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage16) & (icmp_ln14_reg_2294 == 1'd0) & (1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (icmp_ln14_reg_2294 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (icmp_ln14_reg_2294 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln21_reg_2663_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln21_reg_2663_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln21_reg_2663_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (icmp_ln14_reg_2294 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((icmp_ln21_reg_2663_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage19_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (icmp_ln14_reg_2294 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln21_reg_2663 == 1'd0) & (1'b0 == ap_block_pp0_stage18_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln21_reg_2663 == 1'd0) & (1'b0 == ap_block_pp0_stage17_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln21_reg_2663 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln21_reg_2663 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln21_reg_2663 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln21_reg_2663 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln21_reg_2663 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln21_reg_2663 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001)))) begin
        gmem_RREADY = 1'b1;
    end else begin
        gmem_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op565_write_state50 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_01001))) begin
        gmem_WDATA = 32'd255;
    end else if ((((ap_predicate_op563_write_state49 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_01001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln21_reg_2663 == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001)))) begin
        gmem_WDATA = 32'd0;
    end else begin
        gmem_WDATA = 'bx;
    end
end

always @ (*) begin
    if ((((ap_predicate_op565_write_state50 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((ap_predicate_op563_write_state49 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln21_reg_2663 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        gmem_WVALID = 1'b1;
    end else begin
        gmem_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln21_reg_2663 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln21_reg_2663 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln21_reg_2663 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln21_reg_2663 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln21_reg_2663 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln21_reg_2663 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln21_reg_2663 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln21_reg_2663 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (icmp_ln14_reg_2294 == 1'd0) & (1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln21_reg_2663 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (icmp_ln14_reg_2294 == 1'd0) & (1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln21_reg_2663 == 1'd0) & (1'b0 == ap_block_pp0_stage1)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (icmp_ln14_reg_2294 == 1'd0) & (1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln14_reg_2294 == 1'd0) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln14_reg_2294 == 1'd0) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln21_reg_2663 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((1'b1 == ap_CS_fsm_pp0_stage19) & (icmp_ln21_reg_2663 == 1'd0) & (icmp_ln14_reg_2294 == 1'd0) & (1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        gmem_blk_n_AR = m_axi_gmem_ARREADY;
    end else begin
        gmem_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage19) & (icmp_ln21_reg_2663 == 1'd0) & (icmp_ln14_reg_2294 == 1'd0) & (1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage19) & (icmp_ln21_reg_2663 == 1'd1) & (icmp_ln14_reg_2294 == 1'd0) & (1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        gmem_blk_n_AW = m_axi_gmem_AWREADY;
    end else begin
        gmem_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((((icmp_ln28_reg_2914 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln21_reg_2663_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10)) | ((icmp_ln28_reg_2914 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln21_reg_2663_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln21_reg_2663 == 1'd1) & (1'b0 == ap_block_pp0_stage5)))) begin
        gmem_blk_n_B = m_axi_gmem_BVALID;
    end else begin
        gmem_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage16) & (icmp_ln14_reg_2294 == 1'd0) & (1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (icmp_ln14_reg_2294 == 1'd0) & (1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (icmp_ln14_reg_2294 == 1'd0) & (1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln21_reg_2663_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln21_reg_2663_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln21_reg_2663_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (icmp_ln14_reg_2294 == 1'd0) & (1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((icmp_ln21_reg_2663_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage19)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (icmp_ln14_reg_2294 == 1'd0) & (1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln21_reg_2663 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln21_reg_2663 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln21_reg_2663 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln21_reg_2663 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln21_reg_2663 == 1'd0) & (1'b0 == ap_block_pp0_stage9)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln21_reg_2663 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln21_reg_2663 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln21_reg_2663 == 1'd0) & (1'b0 == ap_block_pp0_stage6)))) begin
        gmem_blk_n_R = m_axi_gmem_RVALID;
    end else begin
        gmem_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if ((((icmp_ln28_reg_2914 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln21_reg_2663_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((icmp_ln28_reg_2914 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln21_reg_2663_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln21_reg_2663 == 1'd1) & (1'b0 == ap_block_pp0_stage0)))) begin
        gmem_blk_n_W = m_axi_gmem_WREADY;
    end else begin
        gmem_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)))) begin
        grp_fu_1029_ce = 1'b1;
    end else begin
        grp_fu_1029_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)))) begin
        grp_fu_1043_ce = 1'b1;
    end else begin
        grp_fu_1043_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)))) begin
        grp_fu_1066_ce = 1'b1;
    end else begin
        grp_fu_1066_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)))) begin
        grp_fu_1085_ce = 1'b1;
    end else begin
        grp_fu_1085_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)))) begin
        grp_fu_1098_ce = 1'b1;
    end else begin
        grp_fu_1098_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_659_ce = 1'b1;
    end else begin
        grp_fu_659_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        grp_fu_721_ce = 1'b1;
    end else begin
        grp_fu_721_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        grp_fu_742_ce = 1'b1;
    end else begin
        grp_fu_742_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)))) begin
        grp_fu_756_ce = 1'b1;
    end else begin
        grp_fu_756_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)))) begin
        grp_fu_789_ce = 1'b1;
    end else begin
        grp_fu_789_ce = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((~((ap_enable_reg_pp0_iter1 == 1'b0) & (icmp_ln14_reg_2294 == 1'd1) & (1'b0 == ap_block_pp0_stage7_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1)) & (1'b0 == ap_block_pp0_stage7_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else if (((ap_enable_reg_pp0_iter1 == 1'b0) & (icmp_ln14_reg_2294 == 1'd1) & (1'b0 == ap_block_pp0_stage7_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state56;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((~((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage11_subdone)) & (1'b0 == ap_block_pp0_stage11_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage11_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state56;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        ap_ST_fsm_pp0_stage16 : begin
            if ((1'b0 == ap_block_pp0_stage16_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end
        end
        ap_ST_fsm_pp0_stage17 : begin
            if ((1'b0 == ap_block_pp0_stage17_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end
        end
        ap_ST_fsm_pp0_stage18 : begin
            if ((1'b0 == ap_block_pp0_stage18_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end
        end
        ap_ST_fsm_pp0_stage19 : begin
            if ((1'b0 == ap_block_pp0_stage19_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln14_10_fu_766_p2 = ($signed(add_ln14_9_fu_761_p2) + $signed(sext_ln14_3_reg_2236));

assign add_ln14_11_fu_814_p2 = (sext_ln16_mid2_v_v_v_v_fu_807_p3 + img_in_read_reg_2183);

assign add_ln14_12_fu_840_p2 = (sext_ln16_1_mid2_v_v_v_v_fu_833_p3 + empty_reg_2247);

assign add_ln14_13_fu_771_p2 = (mul_ln14_4_reg_2347 + 62'd6);

assign add_ln14_14_fu_776_p2 = ($signed(add_ln14_13_fu_771_p2) + $signed(sext_ln14_3_reg_2236));

assign add_ln14_15_fu_866_p2 = (sext_ln16_2_mid2_v_v_v_v_fu_859_p3 + img_in_read_reg_2183);

assign add_ln14_16_fu_781_p2 = ($signed(add_ln14_9_fu_761_p2) + $signed(sub_ln14_1_cast_reg_2242));

assign add_ln14_17_fu_892_p2 = (sext_ln16_3_mid2_v_v_v_v_fu_885_p3 + img_in_read_reg_2183);

assign add_ln14_18_fu_712_p2 = (ap_phi_mux_indvar_phi_fu_441_p4 + select_ln14_11_fu_704_p3);

assign add_ln14_19_fu_918_p2 = (sext_ln16_4_mid2_v_v_v_v_fu_911_p3 + img_in_read_reg_2183);

assign add_ln14_1_fu_488_p2 = ($signed(rows) + $signed(32'd4294967293));

assign add_ln14_20_fu_690_p2 = (ap_phi_mux_indvar_phi_fu_441_p4 + 32'd1);

assign add_ln14_2_fu_510_p2 = ($signed(rows) + $signed(32'd4294967290));

assign add_ln14_3_fu_540_p0 = cols;

assign add_ln14_3_fu_540_p2 = ($signed(add_ln14_3_fu_540_p0) + $signed(32'd4294967290));

assign add_ln14_4_fu_1054_p2 = (indvar_flatten_reg_425 + 64'd1);

assign add_ln14_5_fu_733_p2 = (y_reg_448 + select_ln14_5_fu_726_p3);

assign add_ln14_6_fu_1077_p2 = (zext_ln14_2_reg_2482 + 33'd3);

assign add_ln14_7_fu_801_p2 = (y_reg_448 + select_ln14_7_fu_794_p3);

assign add_ln14_8_fu_1071_p2 = (zext_ln14_2_fu_1060_p1 + 33'd2);

assign add_ln14_9_fu_761_p2 = (mul_ln14_4_reg_2347 + 62'd3);

assign add_ln14_fu_482_p0 = cols;

assign add_ln14_fu_482_p2 = ($signed(add_ln14_fu_482_p0) + $signed(32'd4294967293));

assign add_ln16_1_fu_1127_p2 = (select_ln14_2_reg_2308 + 32'd1);

assign add_ln16_fu_1122_p2 = (select_ln14_3_reg_2314 + 32'd1);

assign add_ln23_fu_1680_p2 = (shl_ln1_fu_1673_p3 + img_out_read_reg_2141);

assign add_ln27_10_fu_2110_p2 = (add_ln27_9_fu_2104_p2 + zext_ln27_5_fu_2095_p1);

assign add_ln27_1_fu_1792_p2 = (zext_ln27_1_fu_1789_p1 + count_pre_2_reg_2658);

assign add_ln27_2_fu_1881_p2 = (zext_ln56_fu_1848_p1 + zext_ln57_fu_1851_p1);

assign add_ln27_3_fu_1887_p2 = (add_ln27_2_fu_1881_p2 + zext_ln55_fu_1845_p1);

assign add_ln27_4_fu_1897_p2 = (zext_ln27_3_fu_1893_p1 + zext_ln27_2_fu_1878_p1);

assign add_ln27_5_fu_1978_p2 = (zext_ln59_fu_1954_p1 + zext_ln60_fu_1957_p1);

assign add_ln27_6_fu_1984_p2 = (add_ln27_5_fu_1978_p2 + zext_ln58_fu_1951_p1);

assign add_ln27_7_fu_2026_p2 = (zext_ln61_fu_1994_p1 + zext_ln62_fu_2022_p1);

assign add_ln27_8_fu_2086_p2 = (zext_ln63_fu_2054_p1 + zext_ln27_fu_2082_p1);

assign add_ln27_9_fu_2104_p2 = (zext_ln27_7_fu_2101_p1 + zext_ln27_6_fu_2098_p1);

assign add_ln27_fu_1759_p2 = (zext_ln52_fu_1727_p1 + zext_ln54_fu_1755_p1);

assign add_ln39_1_fu_940_p2 = ($signed(zext_ln16_fu_937_p1) + $signed(sext_ln14_6_fu_829_p1));

assign add_ln39_fu_1116_p2 = (zext_ln16_1_fu_1113_p1 + select_ln14_4_fu_1090_p3);

assign add_ln40_fu_956_p2 = ($signed(zext_ln16_fu_937_p1) + $signed(sext_ln14_7_fu_855_p1));

assign add_ln41_fu_972_p2 = ($signed(zext_ln16_fu_937_p1) + $signed(sext_ln14_8_fu_881_p1));

assign add_ln42_fu_988_p2 = ($signed(zext_ln16_fu_937_p1) + $signed(sext_ln14_9_fu_907_p1));

assign add_ln43_1_fu_1208_p2 = (zext_ln40_fu_1176_p1 + zext_ln43_fu_1204_p1);

assign add_ln43_2_fu_1250_p2 = (zext_ln42_fu_1218_p1 + zext_ln43_1_fu_1246_p1);

assign add_ln43_fu_1004_p2 = ($signed(zext_ln16_fu_937_p1) + $signed(sext_ln14_10_fu_933_p1));

assign add_ln52_1_fu_1286_p2 = (shl_ln2_fu_1278_p3 + add_ln52_reg_2254);

assign add_ln52_2_fu_1256_p2 = (zext_ln16_1_reg_2532 + mul_ln14_reg_2394);

assign add_ln52_fu_630_p2 = (img_in_read_reg_2183 + 64'd4);

assign add_ln53_1_fu_1311_p2 = (zext_ln16_1_reg_2532 + mul_ln14_2_reg_2466);

assign add_ln53_2_fu_1323_p2 = (shl_ln3_fu_1315_p3 + add_ln53_reg_2260);

assign add_ln53_fu_635_p2 = (img_in_read_reg_2183 + 64'd8);

assign add_ln54_1_fu_1360_p2 = (shl_ln4_fu_1352_p3 + empty_reg_2247);

assign add_ln54_fu_1348_p2 = (zext_ln16_1_reg_2532 + select_ln14_8_reg_2517);

assign add_ln55_1_fu_1397_p2 = (shl_ln5_fu_1389_p3 + empty_reg_2247);

assign add_ln55_fu_1385_p2 = (zext_ln16_1_reg_2532 + select_ln14_9_reg_2522);

assign add_ln56_1_fu_1434_p2 = (shl_ln6_fu_1426_p3 + add_ln53_reg_2260);

assign add_ln56_fu_1422_p2 = (zext_ln16_1_reg_2532 + mul_ln14_3_reg_2527);

assign add_ln57_1_fu_1132_p2 = (zext_ln16_1_reg_2532 + mul_ln14_1_reg_2558);

assign add_ln57_fu_1466_p2 = (shl_ln7_fu_1459_p3 + add_ln52_reg_2254);

assign add_ln58_1_fu_1491_p2 = (shl_ln7_fu_1459_p3 + add_ln58_reg_2266);

assign add_ln58_fu_640_p2 = ($signed(img_in_read_reg_2183) + $signed(64'd18446744073709551612));

assign add_ln59_1_fu_1516_p2 = (shl_ln6_fu_1426_p3 + add_ln59_reg_2272);

assign add_ln59_fu_645_p2 = ($signed(img_in_read_reg_2183) + $signed(64'd18446744073709551608));

assign add_ln60_1_fu_1541_p2 = (shl_ln5_fu_1389_p3 + add_ln60_reg_2278);

assign add_ln60_fu_650_p2 = ($signed(img_in_read_reg_2183) + $signed(64'd18446744073709551604));

assign add_ln61_fu_1566_p2 = (shl_ln4_fu_1352_p3 + add_ln60_reg_2278);

assign add_ln62_fu_1591_p2 = (shl_ln3_fu_1315_p3 + add_ln59_reg_2272);

assign add_ln63_fu_1616_p2 = (shl_ln2_fu_1278_p3 + add_ln58_reg_2266);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_pp0_stage16 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_pp0_stage17 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_pp0_stage18 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_pp0_stage19 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd23];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln21_reg_2663_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln21_reg_2663_pp0_iter1_reg == 1'd0)) | ((1'b1 == ap_block_state24_io) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln21_reg_2663_pp0_iter1_reg == 1'd0)) | ((1'b1 == ap_block_state24_io) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage10_11001 = (((ap_predicate_op572_writeresp_state54 == 1'b1) & (gmem_BVALID == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state34_io) | ((gmem_RVALID == 1'b0) & (icmp_ln21_reg_2663 == 1'd0)))));
end

always @ (*) begin
    ap_block_pp0_stage10_subdone = (((ap_predicate_op572_writeresp_state54 == 1'b1) & (gmem_BVALID == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state34_io) | ((gmem_RVALID == 1'b0) & (icmp_ln21_reg_2663 == 1'd0)))));
end

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage11_11001 = (((ap_predicate_op575_writeresp_state55 == 1'b1) & (gmem_BVALID == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state35_io) | ((gmem_RVALID == 1'b0) & (icmp_ln21_reg_2663 == 1'd0)))));
end

always @ (*) begin
    ap_block_pp0_stage11_subdone = (((ap_predicate_op575_writeresp_state55 == 1'b1) & (gmem_BVALID == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state35_io) | ((gmem_RVALID == 1'b0) & (icmp_ln21_reg_2663 == 1'd0)))));
end

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage12_11001 = (((1'b1 == ap_block_state36_io) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((gmem_RVALID == 1'b0) & (icmp_ln14_reg_2294 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage12_subdone = (((1'b1 == ap_block_state36_io) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((gmem_RVALID == 1'b0) & (icmp_ln14_reg_2294 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage13_11001 = (((1'b1 == ap_block_state37_io) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((gmem_RVALID == 1'b0) & (icmp_ln14_reg_2294 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage13_subdone = (((1'b1 == ap_block_state37_io) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((gmem_RVALID == 1'b0) & (icmp_ln14_reg_2294 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage14_11001 = (((1'b1 == ap_block_state38_io) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((gmem_RVALID == 1'b0) & (icmp_ln14_reg_2294 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage14_subdone = (((1'b1 == ap_block_state38_io) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((gmem_RVALID == 1'b0) & (icmp_ln14_reg_2294 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage15 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage15_11001 = (((1'b1 == ap_block_state39_io) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((gmem_RVALID == 1'b0) & (icmp_ln14_reg_2294 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage15_subdone = (((1'b1 == ap_block_state39_io) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((gmem_RVALID == 1'b0) & (icmp_ln14_reg_2294 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage16 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage16_11001 = ((gmem_RVALID == 1'b0) & (icmp_ln14_reg_2294 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage16_subdone = ((gmem_RVALID == 1'b0) & (icmp_ln14_reg_2294 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage17 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage17_11001 = ((gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln21_reg_2663 == 1'd0));
end

always @ (*) begin
    ap_block_pp0_stage17_subdone = ((gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln21_reg_2663 == 1'd0));
end

assign ap_block_pp0_stage18 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage18_11001 = ((gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln21_reg_2663 == 1'd0));
end

always @ (*) begin
    ap_block_pp0_stage18_subdone = ((gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln21_reg_2663 == 1'd0));
end

assign ap_block_pp0_stage19 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage19_11001 = (((gmem_RVALID == 1'b0) & (icmp_ln21_reg_2663_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_block_state23_io) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage19_subdone = (((gmem_RVALID == 1'b0) & (icmp_ln21_reg_2663_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_block_state23_io) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = (((1'b1 == ap_block_state25_io) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln21_reg_2663_pp0_iter1_reg == 1'd0)));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = (((1'b1 == ap_block_state25_io) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln21_reg_2663_pp0_iter1_reg == 1'd0)));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_11001 = (((1'b1 == ap_block_state26_io) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln21_reg_2663_pp0_iter1_reg == 1'd0)));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone = (((1'b1 == ap_block_state26_io) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln21_reg_2663_pp0_iter1_reg == 1'd0)));
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_11001 = ((1'b1 == ap_block_state27_io) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone = ((1'b1 == ap_block_state27_io) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_11001 = ((1'b1 == ap_block_state28_io) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage4_subdone = ((1'b1 == ap_block_state28_io) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_01001 = ((gmem_BVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln21_reg_2663 == 1'd1));
end

always @ (*) begin
    ap_block_pp0_stage5_11001 = (((1'b1 == ap_block_state49_io) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((gmem_BVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln21_reg_2663 == 1'd1)) | ((1'b1 == ap_block_state9_io) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage5_subdone = (((1'b1 == ap_block_state49_io) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((gmem_BVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln21_reg_2663 == 1'd1)) | ((1'b1 == ap_block_state9_io) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_01001 = ((gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln21_reg_2663 == 1'd0));
end

always @ (*) begin
    ap_block_pp0_stage6_11001 = (((1'b1 == ap_block_state50_io) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b1 == ap_block_state10_io) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln21_reg_2663 == 1'd0)));
end

always @ (*) begin
    ap_block_pp0_stage6_subdone = (((1'b1 == ap_block_state50_io) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b1 == ap_block_state10_io) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln21_reg_2663 == 1'd0)));
end

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_11001 = (((1'b1 == ap_block_state11_io) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln21_reg_2663 == 1'd0)));
end

always @ (*) begin
    ap_block_pp0_stage7_subdone = (((1'b1 == ap_block_state11_io) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln21_reg_2663 == 1'd0)));
end

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage8_11001 = (((1'b1 == ap_block_state12_io) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln21_reg_2663 == 1'd0)));
end

always @ (*) begin
    ap_block_pp0_stage8_subdone = (((1'b1 == ap_block_state12_io) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln21_reg_2663 == 1'd0)));
end

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage9_11001 = (((1'b1 == ap_block_state13_io) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln21_reg_2663 == 1'd0)));
end

always @ (*) begin
    ap_block_pp0_stage9_subdone = (((1'b1 == ap_block_state13_io) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln21_reg_2663 == 1'd0)));
end

always @ (*) begin
    ap_block_state10_io = ((gmem_ARREADY == 1'b0) & (icmp_ln14_reg_2294 == 1'd0));
end

assign ap_block_state10_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state11_io = ((gmem_ARREADY == 1'b0) & (icmp_ln14_reg_2294 == 1'd0));
end

assign ap_block_state11_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state12_io = ((gmem_ARREADY == 1'b0) & (icmp_ln14_reg_2294 == 1'd0));
end

assign ap_block_state12_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state13_io = ((gmem_ARREADY == 1'b0) & (icmp_ln14_reg_2294 == 1'd0));
end

assign ap_block_state13_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage11_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state16_pp0_stage12_iter0 = ((gmem_RVALID == 1'b0) & (icmp_ln14_reg_2294 == 1'd0));
end

always @ (*) begin
    ap_block_state17_pp0_stage13_iter0 = ((gmem_RVALID == 1'b0) & (icmp_ln14_reg_2294 == 1'd0));
end

always @ (*) begin
    ap_block_state18_pp0_stage14_iter0 = ((gmem_RVALID == 1'b0) & (icmp_ln14_reg_2294 == 1'd0));
end

always @ (*) begin
    ap_block_state19_pp0_stage15_iter0 = ((gmem_RVALID == 1'b0) & (icmp_ln14_reg_2294 == 1'd0));
end

always @ (*) begin
    ap_block_state20_pp0_stage16_iter0 = ((gmem_RVALID == 1'b0) & (icmp_ln14_reg_2294 == 1'd0));
end

assign ap_block_state21_pp0_stage17_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage18_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state23_io = (((gmem_ARREADY == 1'b0) & (ap_predicate_op364_readreq_state23 == 1'b1)) | ((gmem_AWREADY == 1'b0) & (ap_predicate_op366_writereq_state23 == 1'b1)) | ((gmem_AWREADY == 1'b0) & (ap_predicate_op365_writereq_state23 == 1'b1)));
end

assign ap_block_state23_pp0_stage19_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state24_io = (((gmem_WREADY == 1'b0) & (icmp_ln21_reg_2663 == 1'd1)) | ((gmem_ARREADY == 1'b0) & (icmp_ln21_reg_2663 == 1'd0)));
end

assign ap_block_state24_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state25_io = ((gmem_ARREADY == 1'b0) & (icmp_ln21_reg_2663 == 1'd0));
end

assign ap_block_state25_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state26_io = ((gmem_ARREADY == 1'b0) & (icmp_ln21_reg_2663 == 1'd0));
end

assign ap_block_state26_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state27_io = ((gmem_ARREADY == 1'b0) & (icmp_ln21_reg_2663 == 1'd0));
end

assign ap_block_state27_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state28_io = ((gmem_ARREADY == 1'b0) & (icmp_ln21_reg_2663 == 1'd0));
end

assign ap_block_state28_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state29_pp0_stage5_iter1 = ((gmem_BVALID == 1'b0) & (icmp_ln21_reg_2663 == 1'd1));
end

always @ (*) begin
    ap_block_state30_pp0_stage6_iter1 = ((gmem_RVALID == 1'b0) & (icmp_ln21_reg_2663 == 1'd0));
end

always @ (*) begin
    ap_block_state31_pp0_stage7_iter1 = ((gmem_RVALID == 1'b0) & (icmp_ln21_reg_2663 == 1'd0));
end

always @ (*) begin
    ap_block_state32_pp0_stage8_iter1 = ((gmem_RVALID == 1'b0) & (icmp_ln21_reg_2663 == 1'd0));
end

always @ (*) begin
    ap_block_state33_pp0_stage9_iter1 = ((gmem_RVALID == 1'b0) & (icmp_ln21_reg_2663 == 1'd0));
end

always @ (*) begin
    ap_block_state34_io = ((gmem_ARREADY == 1'b0) & (icmp_ln21_reg_2663 == 1'd0));
end

always @ (*) begin
    ap_block_state34_pp0_stage10_iter1 = ((gmem_RVALID == 1'b0) & (icmp_ln21_reg_2663 == 1'd0));
end

always @ (*) begin
    ap_block_state35_io = ((gmem_ARREADY == 1'b0) & (icmp_ln21_reg_2663 == 1'd0));
end

always @ (*) begin
    ap_block_state35_pp0_stage11_iter1 = ((gmem_RVALID == 1'b0) & (icmp_ln21_reg_2663 == 1'd0));
end

always @ (*) begin
    ap_block_state36_io = ((gmem_ARREADY == 1'b0) & (icmp_ln21_reg_2663 == 1'd0));
end

assign ap_block_state36_pp0_stage12_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state37_io = ((gmem_ARREADY == 1'b0) & (icmp_ln21_reg_2663 == 1'd0));
end

assign ap_block_state37_pp0_stage13_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state38_io = ((gmem_ARREADY == 1'b0) & (icmp_ln21_reg_2663 == 1'd0));
end

assign ap_block_state38_pp0_stage14_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state39_io = ((gmem_ARREADY == 1'b0) & (icmp_ln21_reg_2663 == 1'd0));
end

assign ap_block_state39_pp0_stage15_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage16_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state41_pp0_stage17_iter1 = ((gmem_RVALID == 1'b0) & (icmp_ln21_reg_2663 == 1'd0));
end

always @ (*) begin
    ap_block_state42_pp0_stage18_iter1 = ((gmem_RVALID == 1'b0) & (icmp_ln21_reg_2663 == 1'd0));
end

always @ (*) begin
    ap_block_state43_pp0_stage19_iter1 = ((gmem_RVALID == 1'b0) & (icmp_ln21_reg_2663_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_block_state44_pp0_stage0_iter2 = ((gmem_RVALID == 1'b0) & (icmp_ln21_reg_2663_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_block_state45_pp0_stage1_iter2 = ((gmem_RVALID == 1'b0) & (icmp_ln21_reg_2663_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_block_state46_pp0_stage2_iter2 = ((gmem_RVALID == 1'b0) & (icmp_ln21_reg_2663_pp0_iter1_reg == 1'd0));
end

assign ap_block_state47_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage4_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state49_io = ((ap_predicate_op563_write_state49 == 1'b1) & (gmem_WREADY == 1'b0));
end

assign ap_block_state49_pp0_stage5_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state50_io = ((ap_predicate_op565_write_state50 == 1'b1) & (gmem_WREADY == 1'b0));
end

assign ap_block_state50_pp0_stage6_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage7_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp0_stage8_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp0_stage9_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state54_pp0_stage10_iter2 = ((ap_predicate_op572_writeresp_state54 == 1'b1) & (gmem_BVALID == 1'b0));
end

always @ (*) begin
    ap_block_state55_pp0_stage11_iter2 = ((ap_predicate_op575_writeresp_state55 == 1'b1) & (gmem_BVALID == 1'b0));
end

assign ap_block_state5_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state9_io = ((gmem_ARREADY == 1'b0) & (icmp_ln14_reg_2294 == 1'd0));
end

assign ap_block_state9_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1264 = ((1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_predicate_op364_readreq_state23 = ((icmp_ln21_reg_2663 == 1'd0) & (icmp_ln14_reg_2294 == 1'd0));
end

always @ (*) begin
    ap_predicate_op365_writereq_state23 = ((icmp_ln21_reg_2663 == 1'd0) & (icmp_ln14_reg_2294 == 1'd0));
end

always @ (*) begin
    ap_predicate_op366_writereq_state23 = ((icmp_ln21_reg_2663 == 1'd1) & (icmp_ln14_reg_2294 == 1'd0));
end

always @ (*) begin
    ap_predicate_op563_write_state49 = ((icmp_ln28_reg_2914 == 1'd0) & (icmp_ln21_reg_2663_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op565_write_state50 = ((icmp_ln28_reg_2914 == 1'd1) & (icmp_ln21_reg_2663_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op572_writeresp_state54 = ((icmp_ln28_reg_2914 == 1'd0) & (icmp_ln21_reg_2663_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op575_writeresp_state55 = ((icmp_ln28_reg_2914 == 1'd1) & (icmp_ln21_reg_2663_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign count_1_fu_2120_p2 = (zext_ln27_8_fu_2116_p1 + zext_ln27_4_fu_2092_p1);

assign count_for_fu_1723_p2 = (icmp_ln70_9_reg_2763 | icmp_ln70_8_reg_2758);

assign count_pre_2_fu_1266_p2 = (zext_ln43_3_fu_1263_p1 + zext_ln43_2_fu_1260_p1);

assign count_pre_fu_1172_p2 = (icmp_ln70_reg_2610 | icmp_ln70_1_reg_2615);

assign empty_21_fu_747_p2 = ($signed(y_reg_448) + $signed(32'd4294967295));

assign empty_24_fu_1648_p2 = (tmp_fu_1641_p3 + img_out_read_reg_2141);

assign empty_fu_625_p2 = (img_in_read_reg_2183 + 64'd12);

assign grp_fu_1029_p0 = grp_fu_1029_p00;

assign grp_fu_1029_p00 = add_ln14_7_reg_2399;

assign grp_fu_1029_p1 = sext_ln14_reg_2222;

assign grp_fu_1043_p0 = grp_fu_1043_p00;

assign grp_fu_1043_p00 = indvars_iv_next77_reg_2439;

assign grp_fu_1043_p1 = sext_ln14_reg_2222;

assign grp_fu_1066_p0 = grp_fu_1066_p00;

assign grp_fu_1066_p00 = indvars_iv_next77_mid1_reg_2450;

assign grp_fu_1066_p1 = sext_ln14_reg_2222;

assign grp_fu_1085_p0 = grp_fu_1085_p00;

assign grp_fu_1085_p00 = add_ln14_8_reg_2492;

assign grp_fu_1085_p1 = sext_ln14_reg_2222;

assign grp_fu_1098_p0 = grp_fu_1098_p00;

assign grp_fu_1098_p00 = add_ln14_6_reg_2497;

assign grp_fu_1098_p1 = sext_ln14_reg_2222;

assign grp_fu_560_p0 = grp_fu_560_p00;

assign grp_fu_560_p00 = select_ln14_reg_2202;

assign grp_fu_560_p1 = grp_fu_560_p10;

assign grp_fu_560_p10 = select_ln14_1_reg_2207;

assign grp_fu_659_p0 = grp_fu_659_p00;

assign grp_fu_659_p00 = ap_phi_mux_y_phi_fu_452_p4;

assign grp_fu_659_p1 = sext_ln14_reg_2222;

assign grp_fu_721_p0 = grp_fu_721_p00;

assign grp_fu_721_p00 = select_ln14_10_reg_2320;

assign grp_fu_721_p1 = sext_ln14_reg_2222;

assign grp_fu_742_p0 = grp_fu_742_p00;

assign grp_fu_742_p00 = add_ln14_18_reg_2326;

assign grp_fu_742_p1 = sext_ln14_reg_2222;

assign grp_fu_756_p0 = grp_fu_756_p00;

assign grp_fu_756_p00 = add_ln14_5_reg_2342;

assign grp_fu_756_p1 = sext_ln14_reg_2222;

assign grp_fu_789_p0 = grp_fu_789_p00;

assign grp_fu_789_p00 = empty_21_reg_2359;

assign grp_fu_789_p1 = sext_ln14_reg_2222;

assign icmp169_fu_534_p2 = ((tmp_2_fu_524_p4 != 30'd0) ? 1'b1 : 1'b0);

assign icmp_fu_504_p2 = ((tmp_1_fu_494_p4 != 30'd0) ? 1'b1 : 1'b0);

assign icmp_ln14_fu_664_p2 = ((ap_phi_mux_indvar_flatten_phi_fu_429_p4 == bound_reg_2284) ? 1'b1 : 1'b0);

assign icmp_ln16_fu_669_p2 = ((ap_phi_mux_x_phi_fu_475_p4 < add_ln14_reg_2197) ? 1'b1 : 1'b0);

assign icmp_ln21_fu_1272_p2 = ((count_pre_2_fu_1266_p2 < 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln28_fu_2126_p2 = ((count_1_fu_2120_p2 > 5'd11) ? 1'b1 : 1'b0);

assign icmp_ln70_10_fu_1735_p2 = (($signed(sub_ln70_10_fu_1731_p2) > $signed(threshold_read_reg_2147)) ? 1'b1 : 1'b0);

assign icmp_ln70_11_fu_1744_p2 = (($signed(sub_ln70_11_fu_1740_p2) > $signed(threshold_read_reg_2147)) ? 1'b1 : 1'b0);

assign icmp_ln70_12_fu_1769_p2 = (($signed(sub_ln70_12_fu_1765_p2) > $signed(threshold_read_reg_2147)) ? 1'b1 : 1'b0);

assign icmp_ln70_13_fu_1778_p2 = (($signed(sub_ln70_13_fu_1774_p2) > $signed(threshold_read_reg_2147)) ? 1'b1 : 1'b0);

assign icmp_ln70_14_fu_1801_p2 = (($signed(sub_ln70_14_fu_1797_p2) > $signed(threshold_read_reg_2147)) ? 1'b1 : 1'b0);

assign icmp_ln70_15_fu_1810_p2 = (($signed(sub_ln70_15_fu_1806_p2) > $signed(threshold_read_reg_2147)) ? 1'b1 : 1'b0);

assign icmp_ln70_16_fu_1825_p2 = (($signed(sub_ln70_16_fu_1821_p2) > $signed(threshold_read_reg_2147)) ? 1'b1 : 1'b0);

assign icmp_ln70_17_fu_1834_p2 = (($signed(sub_ln70_17_fu_1830_p2) > $signed(threshold_read_reg_2147)) ? 1'b1 : 1'b0);

assign icmp_ln70_18_fu_1858_p2 = (($signed(sub_ln70_18_fu_1854_p2) > $signed(threshold_read_reg_2147)) ? 1'b1 : 1'b0);

assign icmp_ln70_19_fu_1867_p2 = (($signed(sub_ln70_19_fu_1863_p2) > $signed(threshold_read_reg_2147)) ? 1'b1 : 1'b0);

assign icmp_ln70_1_fu_1149_p2 = (($signed(sub_ln70_1_fu_1145_p2) > $signed(threshold_read_reg_2147)) ? 1'b1 : 1'b0);

assign icmp_ln70_20_fu_1907_p2 = (($signed(sub_ln70_20_fu_1903_p2) > $signed(threshold_read_reg_2147)) ? 1'b1 : 1'b0);

assign icmp_ln70_21_fu_1916_p2 = (($signed(sub_ln70_21_fu_1912_p2) > $signed(threshold_read_reg_2147)) ? 1'b1 : 1'b0);

assign icmp_ln70_22_fu_1931_p2 = (($signed(sub_ln70_22_fu_1927_p2) > $signed(threshold_read_reg_2147)) ? 1'b1 : 1'b0);

assign icmp_ln70_23_fu_1940_p2 = (($signed(sub_ln70_23_fu_1936_p2) > $signed(threshold_read_reg_2147)) ? 1'b1 : 1'b0);

assign icmp_ln70_24_fu_1964_p2 = (($signed(sub_ln70_24_fu_1960_p2) > $signed(threshold_read_reg_2147)) ? 1'b1 : 1'b0);

assign icmp_ln70_25_fu_1973_p2 = (($signed(sub_ln70_25_fu_1969_p2) > $signed(threshold_read_reg_2147)) ? 1'b1 : 1'b0);

assign icmp_ln70_26_fu_2002_p2 = (($signed(sub_ln70_26_fu_1998_p2) > $signed(threshold_read_reg_2147)) ? 1'b1 : 1'b0);

assign icmp_ln70_27_fu_2011_p2 = (($signed(sub_ln70_27_fu_2007_p2) > $signed(threshold_read_reg_2147)) ? 1'b1 : 1'b0);

assign icmp_ln70_28_fu_2036_p2 = (($signed(sub_ln70_28_fu_2032_p2) > $signed(threshold_read_reg_2147)) ? 1'b1 : 1'b0);

assign icmp_ln70_29_fu_2045_p2 = (($signed(sub_ln70_29_fu_2041_p2) > $signed(threshold_read_reg_2147)) ? 1'b1 : 1'b0);

assign icmp_ln70_2_fu_1158_p2 = (($signed(sub_ln70_2_fu_1154_p2) > $signed(threshold_read_reg_2147)) ? 1'b1 : 1'b0);

assign icmp_ln70_30_fu_2062_p2 = (($signed(sub_ln70_30_fu_2058_p2) > $signed(threshold_read_reg_2147)) ? 1'b1 : 1'b0);

assign icmp_ln70_31_fu_2071_p2 = (($signed(sub_ln70_31_fu_2067_p2) > $signed(threshold_read_reg_2147)) ? 1'b1 : 1'b0);

assign icmp_ln70_3_fu_1167_p2 = (($signed(sub_ln70_3_fu_1163_p2) > $signed(threshold_read_reg_2147)) ? 1'b1 : 1'b0);

assign icmp_ln70_4_fu_1184_p2 = (($signed(sub_ln70_4_fu_1180_p2) > $signed(threshold_read_reg_2147)) ? 1'b1 : 1'b0);

assign icmp_ln70_5_fu_1193_p2 = (($signed(sub_ln70_5_fu_1189_p2) > $signed(threshold_read_reg_2147)) ? 1'b1 : 1'b0);

assign icmp_ln70_6_fu_1226_p2 = (($signed(sub_ln70_6_fu_1222_p2) > $signed(threshold_read_reg_2147)) ? 1'b1 : 1'b0);

assign icmp_ln70_7_fu_1235_p2 = (($signed(sub_ln70_7_fu_1231_p2) > $signed(threshold_read_reg_2147)) ? 1'b1 : 1'b0);

assign icmp_ln70_8_fu_1709_p2 = (($signed(sub_ln70_8_fu_1705_p2) > $signed(threshold_read_reg_2147)) ? 1'b1 : 1'b0);

assign icmp_ln70_9_fu_1718_p2 = (($signed(sub_ln70_9_fu_1714_p2) > $signed(threshold_read_reg_2147)) ? 1'b1 : 1'b0);

assign icmp_ln70_fu_1140_p2 = (($signed(sub_ln70_fu_1136_p2) > $signed(threshold_read_reg_2147)) ? 1'b1 : 1'b0);

assign indvars_iv_next77_fu_1020_p2 = (y_reg_448 + 32'd1);

assign indvars_iv_next77_mid1_fu_1034_p2 = (y_reg_448 + 32'd2);

assign or_ln70_10_fu_1945_p2 = (icmp_ln70_23_fu_1940_p2 | icmp_ln70_22_fu_1931_p2);

assign or_ln70_11_fu_1990_p2 = (icmp_ln70_25_reg_2866 | icmp_ln70_24_reg_2861);

assign or_ln70_12_fu_2016_p2 = (icmp_ln70_27_fu_2011_p2 | icmp_ln70_26_fu_2002_p2);

assign or_ln70_13_fu_2050_p2 = (icmp_ln70_29_reg_2898 | icmp_ln70_28_reg_2893);

assign or_ln70_14_fu_2076_p2 = (icmp_ln70_31_fu_2071_p2 | icmp_ln70_30_fu_2062_p2);

assign or_ln70_1_fu_1198_p2 = (icmp_ln70_5_fu_1193_p2 | icmp_ln70_4_fu_1184_p2);

assign or_ln70_2_fu_1240_p2 = (icmp_ln70_7_fu_1235_p2 | icmp_ln70_6_fu_1226_p2);

assign or_ln70_4_fu_1749_p2 = (icmp_ln70_11_fu_1744_p2 | icmp_ln70_10_fu_1735_p2);

assign or_ln70_5_fu_1783_p2 = (icmp_ln70_13_fu_1778_p2 | icmp_ln70_12_fu_1769_p2);

assign or_ln70_6_fu_1815_p2 = (icmp_ln70_15_fu_1810_p2 | icmp_ln70_14_fu_1801_p2);

assign or_ln70_7_fu_1839_p2 = (icmp_ln70_17_fu_1834_p2 | icmp_ln70_16_fu_1825_p2);

assign or_ln70_8_fu_1872_p2 = (icmp_ln70_19_fu_1867_p2 | icmp_ln70_18_fu_1858_p2);

assign or_ln70_9_fu_1921_p2 = (icmp_ln70_21_fu_1916_p2 | icmp_ln70_20_fu_1907_p2);

assign or_ln70_fu_1214_p2 = (icmp_ln70_3_reg_2631 | icmp_ln70_2_reg_2626);

assign select_ln14_10_fu_696_p3 = ((icmp_ln16_fu_669_p2[0:0] == 1'b1) ? ap_phi_mux_indvar_phi_fu_441_p4 : add_ln14_20_fu_690_p2);

assign select_ln14_11_fu_704_p3 = ((icmp_ln16_fu_669_p2[0:0] == 1'b1) ? 32'd3 : 32'd4);

assign select_ln14_1_fu_546_p3 = ((icmp169_fu_534_p2[0:0] == 1'b1) ? add_ln14_3_fu_540_p2 : 32'd0);

assign select_ln14_2_fu_674_p3 = ((icmp_ln16_fu_669_p2[0:0] == 1'b1) ? ap_phi_mux_indvar93_phi_fu_464_p4 : 32'd0);

assign select_ln14_3_fu_682_p3 = ((icmp_ln16_fu_669_p2[0:0] == 1'b1) ? ap_phi_mux_x_phi_fu_475_p4 : 32'd3);

assign select_ln14_4_fu_1090_p3 = ((icmp_ln16_reg_2298[0:0] == 1'b1) ? empty_20_reg_2331 : empty_23_reg_2476);

assign select_ln14_5_fu_726_p3 = ((icmp_ln16_reg_2298[0:0] == 1'b1) ? 32'd4294967293 : 32'd4294967294);

assign select_ln14_6_fu_1048_p3 = ((icmp_ln16_reg_2298[0:0] == 1'b1) ? y_reg_448 : indvars_iv_next77_reg_2439);

assign select_ln14_7_fu_794_p3 = ((icmp_ln16_reg_2298[0:0] == 1'b1) ? 32'd4294967294 : 32'd4294967295);

assign select_ln14_8_fu_1103_p3 = ((icmp_ln16_reg_2298[0:0] == 1'b1) ? empty_22_reg_2434 : empty_20_reg_2331);

assign select_ln14_9_fu_1108_p3 = ((icmp_ln16_reg_2298[0:0] == 1'b1) ? empty_23_reg_2476 : p_mid1134_reg_2502);

assign select_ln14_fu_516_p3 = ((icmp_fu_504_p2[0:0] == 1'b1) ? add_ln14_2_fu_510_p2 : 32'd0);

assign sext_ln14_10_fu_933_p1 = $signed(sext_ln16_4_mid2_v_fu_923_p4);

assign sext_ln14_1_fu_569_p1 = cols_read_reg_2132;

assign sext_ln14_2_fu_579_p1 = $signed(shl_ln_fu_572_p3);

assign sext_ln14_3_fu_589_p1 = $signed(sub_ln14_fu_583_p2);

assign sext_ln14_4_fu_600_p1 = $signed(shl_ln14_1_fu_593_p3);

assign sext_ln14_5_fu_611_p1 = $signed(shl_ln14_2_fu_604_p3);

assign sext_ln14_6_fu_829_p1 = $signed(sext_ln16_mid2_v_fu_819_p4);

assign sext_ln14_7_fu_855_p1 = $signed(sext_ln16_1_mid2_v_fu_845_p4);

assign sext_ln14_8_fu_881_p1 = $signed(sext_ln16_2_mid2_v_fu_871_p4);

assign sext_ln14_9_fu_907_p1 = $signed(sext_ln16_3_mid2_v_fu_897_p4);

assign sext_ln14_fu_566_p1 = cols_read_reg_2132;

assign sext_ln16_1_mid2_v_fu_845_p4 = {{add_ln14_12_fu_840_p2[63:2]}};

assign sext_ln16_1_mid2_v_v_v_v_fu_833_p3 = {{mul_ln14_4_reg_2347}, {2'd0}};

assign sext_ln16_2_mid2_v_fu_871_p4 = {{add_ln14_15_fu_866_p2[63:2]}};

assign sext_ln16_2_mid2_v_v_v_v_fu_859_p3 = {{add_ln14_14_reg_2374}, {2'd0}};

assign sext_ln16_3_mid2_v_fu_897_p4 = {{add_ln14_17_fu_892_p2[63:2]}};

assign sext_ln16_3_mid2_v_v_v_v_fu_885_p3 = {{add_ln14_16_reg_2379}, {2'd0}};

assign sext_ln16_4_mid2_v_fu_923_p4 = {{add_ln14_19_fu_918_p2[63:2]}};

assign sext_ln16_4_mid2_v_v_v_v_fu_911_p3 = {{mul_ln14_5_reg_2384}, {2'd0}};

assign sext_ln16_mid2_v_fu_819_p4 = {{add_ln14_11_fu_814_p2[63:2]}};

assign sext_ln16_mid2_v_v_v_v_fu_807_p3 = {{add_ln14_10_reg_2369}, {2'd0}};

assign sext_ln23_fu_1695_p1 = $signed(trunc_ln_fu_1685_p4);

assign sext_ln29_fu_1663_p1 = $signed(trunc_ln13_fu_1653_p4);

assign sext_ln39_fu_946_p1 = $signed(add_ln39_1_fu_940_p2);

assign sext_ln40_fu_962_p1 = $signed(add_ln40_fu_956_p2);

assign sext_ln41_fu_978_p1 = $signed(add_ln41_fu_972_p2);

assign sext_ln42_fu_994_p1 = $signed(add_ln42_fu_988_p2);

assign sext_ln43_fu_1010_p1 = $signed(add_ln43_fu_1004_p2);

assign sext_ln52_fu_1301_p1 = $signed(trunc_ln1_fu_1291_p4);

assign sext_ln53_fu_1338_p1 = $signed(trunc_ln2_fu_1328_p4);

assign sext_ln54_fu_1375_p1 = $signed(trunc_ln3_fu_1365_p4);

assign sext_ln55_fu_1412_p1 = $signed(trunc_ln4_fu_1402_p4);

assign sext_ln56_fu_1449_p1 = $signed(trunc_ln5_fu_1439_p4);

assign sext_ln57_fu_1481_p1 = $signed(trunc_ln6_fu_1471_p4);

assign sext_ln58_fu_1506_p1 = $signed(trunc_ln7_fu_1496_p4);

assign sext_ln59_fu_1531_p1 = $signed(trunc_ln8_fu_1521_p4);

assign sext_ln60_fu_1556_p1 = $signed(trunc_ln9_fu_1546_p4);

assign sext_ln61_fu_1581_p1 = $signed(trunc_ln10_fu_1571_p4);

assign sext_ln62_fu_1606_p1 = $signed(trunc_ln11_fu_1596_p4);

assign sext_ln63_fu_1631_p1 = $signed(trunc_ln12_fu_1621_p4);

assign shl_ln14_1_fu_593_p3 = {{cols_read_reg_2132}, {3'd0}};

assign shl_ln14_2_fu_604_p3 = {{cols_read_reg_2132}, {1'd0}};

assign shl_ln1_fu_1673_p3 = {{add_ln39_reg_2542}, {2'd0}};

assign shl_ln2_fu_1278_p3 = {{add_ln52_2_fu_1256_p2}, {2'd0}};

assign shl_ln3_fu_1315_p3 = {{add_ln53_1_fu_1311_p2}, {2'd0}};

assign shl_ln4_fu_1352_p3 = {{add_ln54_fu_1348_p2}, {2'd0}};

assign shl_ln5_fu_1389_p3 = {{add_ln55_fu_1385_p2}, {2'd0}};

assign shl_ln6_fu_1426_p3 = {{add_ln56_fu_1422_p2}, {2'd0}};

assign shl_ln7_fu_1459_p3 = {{add_ln57_1_reg_2563}, {2'd0}};

assign shl_ln_fu_572_p3 = {{cols_read_reg_2132}, {2'd0}};

assign sub_ln14_1_cast_fu_621_p1 = $signed(sub_ln14_1_fu_615_p2);

assign sub_ln14_1_fu_615_p2 = ($signed(sext_ln14_4_fu_600_p1) - $signed(sext_ln14_5_fu_611_p1));

assign sub_ln14_fu_583_p2 = ($signed(sext_ln14_2_fu_579_p1) - $signed(sext_ln14_1_fu_569_p1));

assign sub_ln70_10_fu_1731_p2 = (gmem_addr_7_read_reg_2768 - center_reg_2568);

assign sub_ln70_11_fu_1740_p2 = (center_reg_2568 - gmem_addr_7_read_reg_2768);

assign sub_ln70_12_fu_1765_p2 = (gmem_addr_8_read_reg_2774 - center_reg_2568);

assign sub_ln70_13_fu_1774_p2 = (center_reg_2568 - gmem_addr_8_read_reg_2774);

assign sub_ln70_14_fu_1797_p2 = (gmem_addr_9_read_reg_2790 - center_reg_2568);

assign sub_ln70_15_fu_1806_p2 = (center_reg_2568 - gmem_addr_9_read_reg_2790);

assign sub_ln70_16_fu_1821_p2 = (gmem_addr_10_read_reg_2806 - center_reg_2568);

assign sub_ln70_17_fu_1830_p2 = (center_reg_2568 - gmem_addr_10_read_reg_2806);

assign sub_ln70_18_fu_1854_p2 = (gmem_addr_11_read_reg_2817 - center_reg_2568);

assign sub_ln70_19_fu_1863_p2 = (center_reg_2568 - gmem_addr_11_read_reg_2817);

assign sub_ln70_1_fu_1145_p2 = (center_reg_2568 - gmem_addr_1_read_reg_2604);

assign sub_ln70_20_fu_1903_p2 = (gmem_addr_12_read_reg_2833 - center_reg_2568_pp0_iter1_reg);

assign sub_ln70_21_fu_1912_p2 = (center_reg_2568_pp0_iter1_reg - gmem_addr_12_read_reg_2833);

assign sub_ln70_22_fu_1927_p2 = (gmem_addr_13_read_reg_2844 - center_reg_2568_pp0_iter1_reg);

assign sub_ln70_23_fu_1936_p2 = (center_reg_2568_pp0_iter1_reg - gmem_addr_13_read_reg_2844);

assign sub_ln70_24_fu_1960_p2 = (gmem_addr_14_read_reg_2855 - center_reg_2568_pp0_iter1_reg);

assign sub_ln70_25_fu_1969_p2 = (center_reg_2568_pp0_iter1_reg - gmem_addr_14_read_reg_2855);

assign sub_ln70_26_fu_1998_p2 = (gmem_addr_15_read_reg_2871 - center_reg_2568_pp0_iter1_reg);

assign sub_ln70_27_fu_2007_p2 = (center_reg_2568_pp0_iter1_reg - gmem_addr_15_read_reg_2871);

assign sub_ln70_28_fu_2032_p2 = (gmem_addr_16_read_reg_2882 - center_reg_2568_pp0_iter1_reg);

assign sub_ln70_29_fu_2041_p2 = (center_reg_2568_pp0_iter1_reg - gmem_addr_16_read_reg_2882);

assign sub_ln70_2_fu_1154_p2 = (gmem_addr_2_read_reg_2620 - center_reg_2568);

assign sub_ln70_30_fu_2058_p2 = (gmem_addr_17_read_reg_2903 - center_reg_2568_pp0_iter1_reg);

assign sub_ln70_31_fu_2067_p2 = (center_reg_2568_pp0_iter1_reg - gmem_addr_17_read_reg_2903);

assign sub_ln70_3_fu_1163_p2 = (center_reg_2568 - gmem_addr_2_read_reg_2620);

assign sub_ln70_4_fu_1180_p2 = (gmem_addr_3_read_reg_2636 - center_reg_2568);

assign sub_ln70_5_fu_1189_p2 = (center_reg_2568 - gmem_addr_3_read_reg_2636);

assign sub_ln70_6_fu_1222_p2 = (gmem_addr_4_read_reg_2642 - center_reg_2568);

assign sub_ln70_7_fu_1231_p2 = (center_reg_2568 - gmem_addr_4_read_reg_2642);

assign sub_ln70_8_fu_1705_p2 = (gmem_addr_6_read_reg_2752 - center_reg_2568);

assign sub_ln70_9_fu_1714_p2 = (center_reg_2568 - gmem_addr_6_read_reg_2752);

assign sub_ln70_fu_1136_p2 = (gmem_addr_1_read_reg_2604 - center_reg_2568);

assign tmp_1_fu_494_p4 = {{add_ln14_1_fu_488_p2[31:2]}};

assign tmp_2_fu_524_p4 = {{add_ln14_fu_482_p2[31:2]}};

assign tmp_fu_1641_p3 = {{add_ln39_reg_2542}, {2'd0}};

assign trunc_ln10_fu_1571_p4 = {{add_ln61_fu_1566_p2[63:2]}};

assign trunc_ln11_fu_1596_p4 = {{add_ln62_fu_1591_p2[63:2]}};

assign trunc_ln12_fu_1621_p4 = {{add_ln63_fu_1616_p2[63:2]}};

assign trunc_ln13_fu_1653_p4 = {{empty_24_fu_1648_p2[63:2]}};

assign trunc_ln1_fu_1291_p4 = {{add_ln52_1_fu_1286_p2[63:2]}};

assign trunc_ln2_fu_1328_p4 = {{add_ln53_2_fu_1323_p2[63:2]}};

assign trunc_ln3_fu_1365_p4 = {{add_ln54_1_fu_1360_p2[63:2]}};

assign trunc_ln4_fu_1402_p4 = {{add_ln55_1_fu_1397_p2[63:2]}};

assign trunc_ln5_fu_1439_p4 = {{add_ln56_1_fu_1434_p2[63:2]}};

assign trunc_ln6_fu_1471_p4 = {{add_ln57_fu_1466_p2[63:2]}};

assign trunc_ln7_fu_1496_p4 = {{add_ln58_1_fu_1491_p2[63:2]}};

assign trunc_ln8_fu_1521_p4 = {{add_ln59_1_fu_1516_p2[63:2]}};

assign trunc_ln9_fu_1546_p4 = {{add_ln60_1_fu_1541_p2[63:2]}};

assign trunc_ln_fu_1685_p4 = {{add_ln23_fu_1680_p2[63:2]}};

assign zext_ln14_2_fu_1060_p1 = select_ln14_6_reg_2460;

assign zext_ln16_1_fu_1113_p1 = select_ln14_3_reg_2314;

assign zext_ln16_fu_937_p1 = select_ln14_2_reg_2308;

assign zext_ln27_1_fu_1789_p1 = add_ln27_reg_2780;

assign zext_ln27_2_fu_1878_p1 = add_ln27_1_reg_2796;

assign zext_ln27_3_fu_1893_p1 = add_ln27_3_fu_1887_p2;

assign zext_ln27_4_fu_2092_p1 = add_ln27_4_reg_2828;

assign zext_ln27_5_fu_2095_p1 = add_ln27_6_reg_2877;

assign zext_ln27_6_fu_2098_p1 = add_ln27_7_reg_2888;

assign zext_ln27_7_fu_2101_p1 = add_ln27_8_reg_2909;

assign zext_ln27_8_fu_2116_p1 = add_ln27_10_fu_2110_p2;

assign zext_ln27_fu_2082_p1 = or_ln70_14_fu_2076_p2;

assign zext_ln40_fu_1176_p1 = count_pre_fu_1172_p2;

assign zext_ln42_fu_1218_p1 = or_ln70_fu_1214_p2;

assign zext_ln43_1_fu_1246_p1 = or_ln70_2_fu_1240_p2;

assign zext_ln43_2_fu_1260_p1 = add_ln43_1_reg_2648;

assign zext_ln43_3_fu_1263_p1 = add_ln43_2_reg_2653;

assign zext_ln43_fu_1204_p1 = or_ln70_1_fu_1198_p2;

assign zext_ln52_fu_1727_p1 = count_for_fu_1723_p2;

assign zext_ln54_fu_1755_p1 = or_ln70_4_fu_1749_p2;

assign zext_ln55_fu_1845_p1 = or_ln70_5_reg_2785;

assign zext_ln56_fu_1848_p1 = or_ln70_6_reg_2801;

assign zext_ln57_fu_1851_p1 = or_ln70_7_reg_2812;

assign zext_ln58_fu_1951_p1 = or_ln70_8_reg_2823;

assign zext_ln59_fu_1954_p1 = or_ln70_9_reg_2839;

assign zext_ln60_fu_1957_p1 = or_ln70_10_reg_2850;

assign zext_ln61_fu_1994_p1 = or_ln70_11_fu_1990_p2;

assign zext_ln62_fu_2022_p1 = or_ln70_12_fu_2016_p2;

assign zext_ln63_fu_2054_p1 = or_ln70_13_fu_2050_p2;

always @ (posedge ap_clk) begin
    sub_ln14_1_cast_reg_2242[0] <= 1'b0;
    zext_ln14_2_reg_2482[32] <= 1'b0;
    zext_ln16_1_reg_2532[61:32] <= 30'b000000000000000000000000000000;
end

endmodule //fast_accel
