// Seed: 3241821634
`timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    input logic id_1,
    output id_2,
    input id_3,
    input id_4,
    input id_5
    , id_6
);
  logic id_7;
  assign id_0 = id_4;
  assign id_7 = 1 ? 1 : 1;
endmodule
