Timing Analyzer report for FPGACode
Thu Oct 16 22:06:40 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 15. Slow 1200mV 85C Model Hold: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 17. Slow 1200mV 85C Model Recovery: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 20. Slow 1200mV 85C Model Removal: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'
 21. Slow 1200mV 85C Model Metastability Summary
 22. Slow 1200mV 0C Model Fmax Summary
 23. Slow 1200mV 0C Model Setup Summary
 24. Slow 1200mV 0C Model Hold Summary
 25. Slow 1200mV 0C Model Recovery Summary
 26. Slow 1200mV 0C Model Removal Summary
 27. Slow 1200mV 0C Model Minimum Pulse Width Summary
 28. Slow 1200mV 0C Model Setup: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 30. Slow 1200mV 0C Model Hold: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 32. Slow 1200mV 0C Model Recovery: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'
 33. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 34. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 35. Slow 1200mV 0C Model Removal: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'
 36. Slow 1200mV 0C Model Metastability Summary
 37. Fast 1200mV 0C Model Setup Summary
 38. Fast 1200mV 0C Model Hold Summary
 39. Fast 1200mV 0C Model Recovery Summary
 40. Fast 1200mV 0C Model Removal Summary
 41. Fast 1200mV 0C Model Minimum Pulse Width Summary
 42. Fast 1200mV 0C Model Setup: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'
 43. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 44. Fast 1200mV 0C Model Hold: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'
 45. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 46. Fast 1200mV 0C Model Recovery: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'
 47. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 48. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 49. Fast 1200mV 0C Model Removal: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'
 50. Fast 1200mV 0C Model Metastability Summary
 51. Multicorner Timing Analysis Summary
 52. Board Trace Model Assignments
 53. Input Transition Times
 54. Signal Integrity Metrics (Slow 1200mv 0c Model)
 55. Signal Integrity Metrics (Slow 1200mv 85c Model)
 56. Signal Integrity Metrics (Fast 1200mv 0c Model)
 57. Setup Transfers
 58. Hold Transfers
 59. Recovery Transfers
 60. Removal Transfers
 61. Report TCCS
 62. Report RSKM
 63. Unconstrained Paths Summary
 64. Clock Status Summary
 65. Unconstrained Input Ports
 66. Unconstrained Output Ports
 67. Unconstrained Input Ports
 68. Unconstrained Output Ports
 69. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; FPGACode                                                ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE6E22C8                                             ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.61        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  12.1%      ;
;     Processor 3            ;   5.8%      ;
;     Processor 4            ;   4.6%      ;
;     Processors 5-16        ;   3.2%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; timings.sdc   ; OK     ; Thu Oct 16 22:06:39 2025 ;
+---------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+
; altera_reserved_tck                               ; Base      ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                     ; { altera_reserved_tck }                               ;
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000  ; 100.0 MHz ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; main_clk ; c_pll|altpll_component|auto_generated|pll1|inclk[0] ; { c_pll|altpll_component|auto_generated|pll1|clk[0] } ;
; main_clk                                          ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                     ; { MAIN_CLK }                                          ;
+---------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                      ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 61.84 MHz  ; 61.84 MHz       ; altera_reserved_tck                               ;      ;
; 112.33 MHz ; 112.33 MHz      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                        ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.098  ; 0.000         ;
; altera_reserved_tck                               ; 41.915 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.318 ; 0.000         ;
; altera_reserved_tck                               ; 0.452 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                     ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 4.331  ; 0.000         ;
; altera_reserved_tck                               ; 96.070 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                     ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; altera_reserved_tck                               ; 1.694 ; 0.000         ;
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 4.956 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 4.705  ; 0.000         ;
; main_clk                                          ; 9.858  ; 0.000         ;
; altera_reserved_tck                               ; 49.381 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                             ; To Node                                                         ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 1.098 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 8.820      ;
; 1.098 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 8.820      ;
; 1.188 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 8.730      ;
; 1.188 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 8.730      ;
; 1.298 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 8.621      ;
; 1.298 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[1]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 8.621      ;
; 1.299 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[3]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 8.620      ;
; 1.333 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 8.585      ;
; 1.333 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 8.585      ;
; 1.405 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 8.514      ;
; 1.405 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[1]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 8.514      ;
; 1.406 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[3]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 8.513      ;
; 1.423 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[6]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 8.496      ;
; 1.431 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 8.487      ;
; 1.431 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 8.487      ;
; 1.467 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 8.452      ;
; 1.467 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[1]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 8.452      ;
; 1.468 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[3]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 8.451      ;
; 1.480 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[13]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.474     ; 8.047      ;
; 1.493 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[7]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 8.426      ;
; 1.493 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[7]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[1]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 8.426      ;
; 1.494 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[7]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[3]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 8.425      ;
; 1.509 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[11]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.481     ; 8.011      ;
; 1.530 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[6]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 8.389      ;
; 1.565 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[10]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.481     ; 7.955      ;
; 1.577 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 8.342      ;
; 1.577 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[1]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 8.342      ;
; 1.578 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[3]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 8.341      ;
; 1.579 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[10]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.480     ; 7.942      ;
; 1.592 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[11]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.480     ; 7.929      ;
; 1.592 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[6]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 8.327      ;
; 1.613 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[5]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 8.306      ;
; 1.613 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[5]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[1]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 8.306      ;
; 1.614 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[5]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[3]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 8.305      ;
; 1.618 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[7]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[6]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 8.301      ;
; 1.626 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[11]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.474     ; 7.901      ;
; 1.626 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[7]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 8.292      ;
; 1.626 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[7]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 8.292      ;
; 1.641 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[12]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.474     ; 7.886      ;
; 1.655 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[9]                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.481     ; 7.865      ;
; 1.661 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[13]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.474     ; 7.866      ;
; 1.694 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[15]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.004     ; 8.303      ;
; 1.702 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[6]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 8.217      ;
; 1.711 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[8]                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.481     ; 7.809      ;
; 1.717 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.386      ; 8.670      ;
; 1.718 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[6]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 8.200      ;
; 1.718 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[6]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 8.200      ;
; 1.725 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[8]                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.480     ; 7.796      ;
; 1.725 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[2]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 8.194      ;
; 1.725 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[5]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 8.194      ;
; 1.726 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[8]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 8.193      ;
; 1.727 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[9]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 8.192      ;
; 1.727 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[6]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 8.192      ;
; 1.727 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[6]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[1]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 8.192      ;
; 1.728 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[6]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[3]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 8.191      ;
; 1.730 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[7]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 8.189      ;
; 1.730 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[4]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 8.189      ;
; 1.731 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[10] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 8.188      ;
; 1.738 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[9]                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.480     ; 7.783      ;
; 1.738 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[5]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[6]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 8.181      ;
; 1.746 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[5]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 8.172      ;
; 1.746 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[5]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 8.172      ;
; 1.750 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[14]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.004     ; 8.247      ;
; 1.764 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[14]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.003     ; 8.234      ;
; 1.771 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[1]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.393      ; 8.623      ;
; 1.772 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[9]                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.474     ; 7.755      ;
; 1.773 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.393      ; 8.621      ;
; 1.773 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[3]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.393      ; 8.621      ;
; 1.776 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[12]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.474     ; 7.751      ;
; 1.777 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[15]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.003     ; 8.221      ;
; 1.787 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[10]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.474     ; 7.740      ;
; 1.801 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[7]                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.481     ; 7.719      ;
; 1.801 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.386      ; 8.586      ;
; 1.807 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[11]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.474     ; 7.720      ;
; 1.808 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[15]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.000      ; 8.193      ;
; 1.832 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[2]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 8.087      ;
; 1.832 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[5]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 8.087      ;
; 1.832 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[1]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.393      ; 8.562      ;
; 1.833 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[8]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 8.086      ;
; 1.834 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[9]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 8.085      ;
; 1.834 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.393      ; 8.560      ;
; 1.834 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[3]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.393      ; 8.560      ;
; 1.837 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[7]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 8.082      ;
; 1.837 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[4]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 8.082      ;
; 1.838 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[10] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 8.081      ;
; 1.840 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[13]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.004     ; 8.157      ;
; 1.852 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[6]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[6]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 8.067      ;
; 1.857 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[6]                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.481     ; 7.663      ;
; 1.871 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[6]                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.480     ; 7.650      ;
; 1.884 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[7]                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.480     ; 7.637      ;
; 1.889 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[8]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 8.029      ;
; 1.889 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[8]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 8.029      ;
; 1.889 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.386      ; 8.498      ;
; 1.894 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[2]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 8.025      ;
; 1.894 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[5]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 8.025      ;
; 1.895 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[8]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 8.024      ;
; 1.896 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[12]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.004     ; 8.101      ;
; 1.896 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[9]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 8.023      ;
; 1.899 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[7]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 8.020      ;
; 1.899 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[4]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 8.020      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 41.915 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.261      ; 8.347      ;
; 42.330 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 7.920      ;
; 42.517 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 7.733      ;
; 42.654 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.248      ; 7.595      ;
; 42.690 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.248      ; 7.559      ;
; 42.778 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 7.472      ;
; 43.041 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.248      ; 7.208      ;
; 43.915 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.248      ; 6.334      ;
; 44.253 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.259      ; 6.007      ;
; 44.816 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.248      ; 5.433      ;
; 44.824 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 5.420      ;
; 44.838 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.248      ; 5.411      ;
; 44.873 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.248      ; 5.376      ;
; 44.974 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.278      ; 5.305      ;
; 45.138 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.248      ; 5.111      ;
; 45.284 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 4.987      ;
; 45.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 4.926      ;
; 45.729 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.258      ; 4.530      ;
; 46.143 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 4.107      ;
; 46.287 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.254      ; 3.968      ;
; 46.496 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.253      ; 3.758      ;
; 46.587 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 3.663      ;
; 46.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 3.523      ;
; 47.066 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 3.184      ;
; 47.281 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 2.969      ;
; 47.369 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 2.881      ;
; 47.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 2.595      ;
; 47.934 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 2.310      ;
; 48.253 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 1.997      ;
; 91.333 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 8.600      ;
; 91.748 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 8.173      ;
; 91.935 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 7.986      ;
; 91.974 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 7.953      ;
; 92.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 7.731      ;
; 92.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 7.725      ;
; 92.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 7.729      ;
; 92.389 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 7.526      ;
; 92.482 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.425      ;
; 92.482 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.425      ;
; 92.482 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.425      ;
; 92.482 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.425      ;
; 92.482 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.425      ;
; 92.482 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.425      ;
; 92.482 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.425      ;
; 92.482 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.425      ;
; 92.482 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.425      ;
; 92.482 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.425      ;
; 92.482 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.425      ;
; 92.482 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[10]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.425      ;
; 92.482 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[11]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.425      ;
; 92.576 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 7.339      ;
; 92.611 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 7.304      ;
; 92.613 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 7.302      ;
; 92.713 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 7.201      ;
; 92.749 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 7.165      ;
; 92.798 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 7.117      ;
; 92.800 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 7.115      ;
; 92.837 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 7.078      ;
; 92.897 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 6.998      ;
; 92.897 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[11]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 6.998      ;
; 92.897 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[10]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 6.998      ;
; 92.897 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 6.998      ;
; 92.897 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 6.998      ;
; 92.897 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 6.998      ;
; 92.897 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 6.998      ;
; 92.897 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 6.998      ;
; 92.897 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 6.998      ;
; 92.897 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 6.998      ;
; 92.897 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 6.998      ;
; 92.897 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 6.998      ;
; 92.897 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 6.998      ;
; 92.935 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 6.979      ;
; 92.937 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 6.977      ;
; 92.971 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 6.943      ;
; 92.973 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 6.941      ;
; 92.974 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 6.922      ;
; 92.974 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 6.922      ;
; 92.975 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 6.921      ;
; 92.976 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 6.920      ;
; 93.059 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.856      ;
; 93.061 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.854      ;
; 93.084 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 6.811      ;
; 93.084 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[11]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 6.811      ;
; 93.084 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[10]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 6.811      ;
; 93.084 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 6.811      ;
; 93.084 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 6.811      ;
; 93.084 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 6.811      ;
; 93.084 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 6.811      ;
; 93.084 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 6.811      ;
; 93.084 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 6.811      ;
; 93.084 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 6.811      ;
; 93.084 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 6.811      ;
; 93.084 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 6.811      ;
; 93.084 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 6.811      ;
; 93.100 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 6.814      ;
; 93.146 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.773      ;
; 93.147 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.772      ;
; 93.154 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.765      ;
; 93.155 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.764      ;
; 93.157 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.762      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                    ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.318 ; axi4s_interconnect:c_interconnect|PB_TX_tdata_reg[3]                                                                                                                                                                     ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.490      ; 1.062      ;
; 0.319 ; axi4s_interconnect:c_interconnect|PB_TX_tlast_reg                                                                                                                                                                        ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.490      ; 1.063      ;
; 0.322 ; axi4s_interconnect:c_interconnect|PB_TX_tdata_reg[5]                                                                                                                                                                     ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.490      ; 1.066      ;
; 0.339 ; axi4s_interconnect:c_interconnect|PB_TX_tdata_reg[2]                                                                                                                                                                     ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.490      ; 1.083      ;
; 0.344 ; axi4s_interconnect:c_interconnect|PB_TX_tdata_reg[4]                                                                                                                                                                     ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.490      ; 1.088      ;
; 0.355 ; axi4s_interconnect:c_interconnect|PB_TX_tdata_reg[7]                                                                                                                                                                     ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.490      ; 1.099      ;
; 0.357 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ib24:auto_generated|ram_block1a9~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.094      ;
; 0.393 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][13]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ib24:auto_generated|ram_block1a13~porta_datain_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 1.131      ;
; 0.408 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ib24:auto_generated|ram_block1a6~porta_datain_reg0  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 1.150      ;
; 0.415 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ib24:auto_generated|ram_block1a14~porta_datain_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 1.154      ;
; 0.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ib24:auto_generated|ram_block1a3~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.504      ; 1.180      ;
; 0.428 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[0]                                                                                                                                                                 ; eth_port:c_eth0|eth_rx:c_rx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0                                                                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.162      ;
; 0.434 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[2]                                                                                                                                                                 ; eth_port:c_eth0|eth_rx:c_rx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0                                                                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.168      ;
; 0.442 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[10]                                                                                                                                                            ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0                                                                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.173      ;
; 0.444 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[1]                                                                                                                                                             ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0                                                                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.175      ;
; 0.444 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[5]                                                                                                                                                                 ; eth_port:c_eth0|eth_rx:c_rx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0                                                                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.178      ;
; 0.445 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]                                                                                                                                                                ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]                                                                                                                                                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.758      ;
; 0.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ib24:auto_generated|ram_block1a3~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.504      ; 1.205      ;
; 0.449 ; ringbuffer:c_eth0_rb|rd_ptr[4]                                                                                                                                                                                           ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.177      ;
; 0.451 ; eth_port:c_eth1|eth_rx:c_rx|rx_decoder:decoder|midcapture                                                                                                                                                                ; eth_port:c_eth1|eth_rx:c_rx|rx_decoder:decoder|midcapture                                                                                                                                                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; eth_port:c_eth1|eth_rx:c_rx|rx_decoder:decoder|mid_count[1]                                                                                                                                                              ; eth_port:c_eth1|eth_rx:c_rx|rx_decoder:decoder|mid_count[1]                                                                                                                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; eth_port:c_eth1|eth_rx:c_rx|rx_decoder:decoder|bit_valid                                                                                                                                                                 ; eth_port:c_eth1|eth_rx:c_rx|rx_decoder:decoder|bit_valid                                                                                                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.452 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|tx_active                                                                                                                                                                 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|tx_active                                                                                                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_LAST                                                                                                                                                             ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_LAST                                                                                                                                                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IFG                                                                                                                                                                 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IFG                                                                                                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|f_first_byte                                                                                                                                                              ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|f_first_byte                                                                                                                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.IDLE                                                                                                                                                              ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.IDLE                                                                                                                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.LAST                                                                                                                                                              ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.LAST                                                                                                                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.RECEIVING                                                                                                                                                         ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.RECEIVING                                                                                                                                                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.READY                                                                                                                                                             ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.READY                                                                                                                                                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|packet_valid                                                                                                                                                            ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|packet_valid                                                                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[2]                                                                                                                                                           ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[2]                                                                                                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[1]                                                                                                                                                           ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[1]                                                                                                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_AXI:axi_FSM|current_state.AXI_WAIT                                                                                                                                                    ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_AXI:axi_FSM|current_state.AXI_WAIT                                                                                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_AXI:axi_FSM|current_state.AXI_SIZE                                                                                                                                                    ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_AXI:axi_FSM|current_state.AXI_SIZE                                                                                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_AXI:axi_FSM|current_state.AXI_DATA                                                                                                                                                    ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_AXI:axi_FSM|current_state.AXI_DATA                                                                                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC                                                                                                                                                             ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC                                                                                                                                                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_AXI:axi_FSM|current_state.AXI_IDLE                                                                                                                                                    ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_AXI:axi_FSM|current_state.AXI_IDLE                                                                                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|packet_hand                                                                                                                                                                 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|packet_hand                                                                                                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|SIZE_upper                                                                                                                                                                  ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|SIZE_upper                                                                                                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|current_state.RX_PREAMBLE                                                                                                                                                   ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|current_state.RX_PREAMBLE                                                                                                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|preamble_detect                                                                                                                                                             ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|preamble_detect                                                                                                                                                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; reset_ctrl:c_reset_ctrl|r_resetn                                                                                                                                                                                         ; reset_ctrl:c_reset_ctrl|r_resetn                                                                                                                                                                                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; reset_ctrl:c_reset_ctrl|btn                                                                                                                                                                                              ; reset_ctrl:c_reset_ctrl|btn                                                                                                                                                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|trig_mod_match_out                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|trig_mod_match_out                                                                 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth0|eth_rx:c_rx|rx_decoder:decoder|midcapture                                                                                                                                                                ; eth_port:c_eth0|eth_rx:c_rx|rx_decoder:decoder|midcapture                                                                                                                                                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_AXI:axi_FSM|current_state.AXI_DATA                                                                                                                                                    ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_AXI:axi_FSM|current_state.AXI_DATA                                                                                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_AXI:axi_FSM|current_state.AXI_SIZE                                                                                                                                                    ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_AXI:axi_FSM|current_state.AXI_SIZE                                                                                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_AXI:axi_FSM|current_state.AXI_WAIT                                                                                                                                                    ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_AXI:axi_FSM|current_state.AXI_WAIT                                                                                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_AXI:axi_FSM|current_state.AXI_IDLE                                                                                                                                                    ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_AXI:axi_FSM|current_state.AXI_IDLE                                                                                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|packet_hand                                                                                                                                                                 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|packet_hand                                                                                                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|SIZE_upper                                                                                                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|SIZE_upper                                                                                                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|current_state.RX_DATA                                                                                                                                                       ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|current_state.RX_DATA                                                                                                                                                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|current_state.RX_SFD                                                                                                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|current_state.RX_SFD                                                                                                                                                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|SIZE_lower                                                                                                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|SIZE_lower                                                                                                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|SFD_detect                                                                                                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|SFD_detect                                                                                                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth0|eth_rx:c_rx|rx_decoder:decoder|mid_count[1]                                                                                                                                                              ; eth_port:c_eth0|eth_rx:c_rx|rx_decoder:decoder|mid_count[1]                                                                                                                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth0|eth_rx:c_rx|rx_decoder:decoder|data_out                                                                                                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_decoder:decoder|data_out                                                                                                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth0|eth_rx:c_rx|rx_decoder:decoder|bit_valid                                                                                                                                                                 ; eth_port:c_eth0|eth_rx:c_rx|rx_decoder:decoder|bit_valid                                                                                                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth0|eth_rx:c_rx|rx_decoder:decoder|timeout                                                                                                                                                                   ; eth_port:c_eth0|eth_rx:c_rx|rx_decoder:decoder|timeout                                                                                                                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth1|eth_rx:c_rx|rx_decoder:decoder|new_mid[1]                                                                                                                                                                ; eth_port:c_eth1|eth_rx:c_rx|rx_decoder:decoder|new_mid[1]                                                                                                                                                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth1|eth_rx:c_rx|rx_decoder:decoder|new_mid[0]                                                                                                                                                                ; eth_port:c_eth1|eth_rx:c_rx|rx_decoder:decoder|new_mid[0]                                                                                                                                                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth1|eth_rx:c_rx|rx_decoder:decoder|new_mid[2]                                                                                                                                                                ; eth_port:c_eth1|eth_rx:c_rx|rx_decoder:decoder|new_mid[2]                                                                                                                                                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth0|eth_rx:c_rx|rx_decoder:decoder|new_mid[1]                                                                                                                                                                ; eth_port:c_eth0|eth_rx:c_rx|rx_decoder:decoder|new_mid[1]                                                                                                                                                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth0|eth_rx:c_rx|rx_decoder:decoder|new_mid[0]                                                                                                                                                                ; eth_port:c_eth0|eth_rx:c_rx|rx_decoder:decoder|new_mid[0]                                                                                                                                                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth0|eth_rx:c_rx|rx_decoder:decoder|new_mid[2]                                                                                                                                                                ; eth_port:c_eth0|eth_rx:c_rx|rx_decoder:decoder|new_mid[2]                                                                                                                                                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth1|eth_rx:c_rx|rx_decoder:decoder|data_out                                                                                                                                                                  ; eth_port:c_eth1|eth_rx:c_rx|rx_decoder:decoder|data_out                                                                                                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth1|eth_rx:c_rx|rx_decoder:decoder|timeout                                                                                                                                                                   ; eth_port:c_eth1|eth_rx:c_rx|rx_decoder:decoder|timeout                                                                                                                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_nlp_out                                                                                                                                                                       ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_nlp_out                                                                                                                                                                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_tp_idl_out                                                                                                                                                                    ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_tp_idl_out                                                                                                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; reset_ctrl:c_trigger_ctrl|r_resetn                                                                                                                                                                                       ; reset_ctrl:c_trigger_ctrl|r_resetn                                                                                                                                                                                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; reset_ctrl:c_trigger_ctrl|btn                                                                                                                                                                                            ; reset_ctrl:c_trigger_ctrl|btn                                                                                                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|state.NLP                                                                                                                                                                       ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|state.NLP                                                                                                                                                                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|state.TP_IDL                                                                                                                                                                    ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|state.TP_IDL                                                                                                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_mcn_phase                                                                                                                                                                     ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_mcn_phase                                                                                                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|state.TX                                                                                                                                                                        ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|state.TX                                                                                                                                                                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_mcn_bit_in                                                                                                                                                                    ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_mcn_bit_in                                                                                                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|bit_out                                                                                                                                                                    ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|bit_out                                                                                                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_UPPER                                                                                                                                                   ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_UPPER                                                                                                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_mem_read_req                                                                                                                                                            ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_mem_read_req                                                                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_LOAD                                                                                                                                                             ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_LOAD                                                                                                                                                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_LOWER                                                                                                                                                   ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_LOWER                                                                                                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IDLE                                                                                                                                                                ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IDLE                                                                                                                                                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[1]                                                                                                                                                             ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[1]                                                                                                                                                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[0]                                                                                                                                                             ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[0]                                                                                                                                                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[2]                                                                                                                                                             ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[2]                                                                                                                                                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|state.IDLE                                                                                                                                                                 ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|state.IDLE                                                                                                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|state.TX_BYTE_READY                                                                                                                                                        ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|state.TX_BYTE_READY                                                                                                                                                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ringbuffer:c_eth0_rb|occ_words[11]                                                                                                                                                                                       ; ringbuffer:c_eth0_rb|occ_words[11]                                                                                                                                                                                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ringbuffer:c_eth0_rb|dropping                                                                                                                                                                                            ; ringbuffer:c_eth0_rb|dropping                                                                                                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ringbuffer:c_eth0_rb|in_packet                                                                                                                                                                                           ; ringbuffer:c_eth0_rb|in_packet                                                                                                                                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|SIZE_lower                                                                                                                                                                  ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|SIZE_lower                                                                                                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|current_state.RX_DATA                                                                                                                                                       ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|current_state.RX_DATA                                                                                                                                                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.452 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.758      ;
; 0.491 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.785      ;
; 0.498 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.791      ;
; 0.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.792      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[26]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[25]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.502 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.796      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.796      ;
; 0.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.801      ;
; 0.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.801      ;
; 0.507 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.800      ;
; 0.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.801      ;
; 0.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.801      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.509 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.803      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.803      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.803      ;
; 0.509 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.803      ;
; 0.509 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.803      ;
; 0.510 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.804      ;
; 0.511 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.804      ;
; 0.512 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.806      ;
; 0.515 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.809      ;
; 0.516 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.810      ;
; 0.517 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.811      ;
; 0.517 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.811      ;
; 0.518 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.812      ;
; 0.518 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.810      ;
; 0.518 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.811      ;
; 0.519 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.812      ;
; 0.521 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.813      ;
; 0.522 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.814      ;
; 0.524 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.818      ;
; 0.525 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.819      ;
; 0.525 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.819      ;
; 0.525 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.819      ;
; 0.526 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.820      ;
; 0.526 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.820      ;
; 0.526 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.820      ;
; 0.526 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.819      ;
; 0.526 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.820      ;
; 0.526 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.820      ;
; 0.527 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.821      ;
; 0.527 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[12]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[12]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.820      ;
; 0.528 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.821      ;
; 0.528 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.821      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                             ;
+-------+----------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                                                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 4.331 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.IDLE                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.111     ; 5.559      ;
; 4.331 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.RECEIVING                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.111     ; 5.559      ;
; 4.331 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.READY                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.111     ; 5.559      ;
; 4.331 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.LAST                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.111     ; 5.559      ;
; 4.331 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|packet_valid                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.111     ; 5.559      ;
; 4.331 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_AXI:axi_FSM|current_state.AXI_LAST               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 5.578      ;
; 4.331 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_AXI:axi_FSM|current_state.AXI_IDLE               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 5.578      ;
; 4.331 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_AXI:axi_FSM|current_state.AXI_WAIT               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 5.578      ;
; 4.331 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_AXI:axi_FSM|current_state.AXI_DATA               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 5.578      ;
; 4.331 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_AXI:axi_FSM|current_state.AXI_SIZE               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 5.578      ;
; 4.331 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[24] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 5.578      ;
; 4.331 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[27] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 5.578      ;
; 4.331 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[19] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 5.579      ;
; 4.331 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[11] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 5.579      ;
; 4.331 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[29] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 5.579      ;
; 4.331 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[21] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 5.579      ;
; 4.331 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[13] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 5.579      ;
; 4.331 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[28] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 5.578      ;
; 4.331 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[20] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 5.578      ;
; 4.331 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[30] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 5.579      ;
; 4.331 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[22] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 5.578      ;
; 4.331 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[8]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 5.579      ;
; 4.331 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[31] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 5.578      ;
; 4.331 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[23] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 5.578      ;
; 4.331 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[15] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 5.578      ;
; 4.331 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[7]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 5.578      ;
; 4.331 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[26] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 5.579      ;
; 4.331 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[17] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 5.578      ;
; 4.331 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[9]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 5.578      ;
; 4.331 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[1]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 5.578      ;
; 4.331 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[14] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 5.578      ;
; 4.331 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[6]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 5.578      ;
; 4.331 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[4]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 5.578      ;
; 4.331 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[5]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 5.578      ;
; 4.331 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[3]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 5.579      ;
; 4.331 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[17]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 5.578      ;
; 4.331 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[22]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 5.569      ;
; 4.331 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[18]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 5.569      ;
; 4.331 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[19]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 5.581      ;
; 4.331 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[3]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 5.581      ;
; 4.331 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[0]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 5.578      ;
; 4.331 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[1]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 5.578      ;
; 4.331 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[15]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 5.569      ;
; 4.331 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[14]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 5.569      ;
; 4.331 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[11]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 5.569      ;
; 4.331 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[9]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 5.569      ;
; 4.331 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[12]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 5.569      ;
; 4.331 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[13]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 5.578      ;
; 4.331 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[9]                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 5.569      ;
; 4.331 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[14]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 5.569      ;
; 4.331 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[12]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 5.569      ;
; 4.331 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[13]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 5.569      ;
; 4.331 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[15]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 5.569      ;
; 4.331 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[8]                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 5.569      ;
; 4.331 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[11]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 5.569      ;
; 4.331 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[10]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 5.569      ;
; 4.331 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|packet_hand                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 5.578      ;
; 4.331 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|current_state.RX_PREAMBLE              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 5.552      ;
; 4.331 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|data_reg[29]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 5.552      ;
; 4.331 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|data_reg[37]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 5.552      ;
; 4.331 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|data_reg[27]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 5.552      ;
; 4.331 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|data_reg[35]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 5.552      ;
; 4.331 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|data_reg[30]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 5.552      ;
; 4.331 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|data_reg[38]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 5.552      ;
; 4.331 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|data_reg[28]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 5.552      ;
; 4.331 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|data_reg[36]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 5.552      ;
; 4.331 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|data_reg[46]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 5.552      ;
; 4.331 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|data_reg[43]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 5.552      ;
; 4.331 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|data_reg[44]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 5.552      ;
; 4.331 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|data_reg[45]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 5.552      ;
; 4.331 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|current_state.RX_SFD                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 5.570      ;
; 4.331 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|SFD_detect                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 5.570      ;
; 4.331 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|current_state.RX_SIZE                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 5.570      ;
; 4.331 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|SIZE_lower                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 5.570      ;
; 4.331 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|current_state.RX_END                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 5.578      ;
; 4.331 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|current_state.RX_DATA                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 5.570      ;
; 4.331 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|SIZE_upper                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 5.570      ;
; 4.331 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[6]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 5.571      ;
; 4.331 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[3]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 5.571      ;
; 4.331 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[5]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 5.571      ;
; 4.331 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[4]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 5.571      ;
; 4.331 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[1]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 5.571      ;
; 4.331 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[2]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 5.571      ;
; 4.331 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[0]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 5.571      ;
; 4.331 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[7]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 5.571      ;
; 4.331 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[8]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 5.571      ;
; 4.331 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[9]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 5.571      ;
; 4.331 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[10]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 5.571      ;
; 4.331 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_size[0]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 5.578      ;
; 4.331 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_size[1]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 5.578      ;
; 4.331 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_size[2]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 5.578      ;
; 4.331 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_size[3]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 5.578      ;
; 4.331 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_size[4]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 5.578      ;
; 4.331 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_size[5]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 5.578      ;
; 4.331 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_size[6]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 5.578      ;
; 4.331 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_size[7]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 5.578      ;
; 4.331 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_size[8]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 5.578      ;
; 4.331 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_size[9]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 5.578      ;
; 4.331 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_size[10]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 5.578      ;
; 4.331 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|final                                 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 5.568      ;
+-------+----------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.861      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.860      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.860      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.860      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.860      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.860      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.860      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.861      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.861      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.861      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.861      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.860      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.860      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.860      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.860      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.861      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.861      ;
; 96.071 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.846      ;
; 96.071 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.846      ;
; 96.071 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.846      ;
; 96.071 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.846      ;
; 96.071 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.846      ;
; 96.071 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.846      ;
; 96.071 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.846      ;
; 96.071 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.846      ;
; 96.071 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.846      ;
; 96.071 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.846      ;
; 96.071 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.852      ;
; 96.071 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.852      ;
; 96.071 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.852      ;
; 96.071 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.852      ;
; 96.071 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.852      ;
; 96.071 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.852      ;
; 96.072 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 3.828      ;
; 96.072 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 3.828      ;
; 96.072 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 3.828      ;
; 96.072 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 3.828      ;
; 96.072 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 3.828      ;
; 96.072 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 3.828      ;
; 96.072 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 3.827      ;
; 96.072 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 3.827      ;
; 96.072 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 3.827      ;
; 96.072 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 3.827      ;
; 96.072 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 3.827      ;
; 96.072 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 3.827      ;
; 96.072 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 3.827      ;
; 96.072 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 3.827      ;
; 96.072 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 3.827      ;
; 96.076 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.865      ;
; 96.077 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.854      ;
; 96.077 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.854      ;
; 96.077 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.854      ;
; 96.077 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.854      ;
; 96.077 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.854      ;
; 96.077 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.854      ;
; 96.077 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.854      ;
; 96.077 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.854      ;
; 96.077 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.853      ;
; 96.077 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.852      ;
; 96.077 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.852      ;
; 96.077 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.852      ;
; 96.077 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.852      ;
; 96.077 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.852      ;
; 96.077 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.852      ;
; 96.077 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.852      ;
; 96.077 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.852      ;
; 96.077 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[25]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.853      ;
; 96.077 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[26]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.853      ;
; 96.077 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.859      ;
; 96.077 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.859      ;
; 96.077 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.859      ;
; 96.077 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.859      ;
; 96.077 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.859      ;
; 96.077 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.859      ;
; 96.077 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.859      ;
; 96.077 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.859      ;
; 96.077 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.856      ;
; 96.077 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.856      ;
; 96.077 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.856      ;
; 96.077 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.856      ;
; 96.077 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.856      ;
; 96.077 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.856      ;
; 96.077 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.856      ;
; 96.077 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.856      ;
; 96.077 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.863      ;
; 96.077 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.863      ;
; 96.077 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.863      ;
; 96.077 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.863      ;
; 96.077 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.863      ;
; 96.077 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.863      ;
; 96.077 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.863      ;
; 96.077 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.863      ;
; 96.077 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.863      ;
; 96.077 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.837      ;
; 96.077 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.837      ;
; 96.077 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.837      ;
; 96.077 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.837      ;
; 96.077 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.837      ;
; 96.077 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.837      ;
; 96.077 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.863      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.694 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.993      ;
; 1.894 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.194      ;
; 1.894 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.194      ;
; 2.043 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.324      ;
; 2.043 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.324      ;
; 2.043 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.324      ;
; 2.043 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.324      ;
; 2.043 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.324      ;
; 2.043 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.324      ;
; 2.043 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.324      ;
; 2.043 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.324      ;
; 2.043 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.324      ;
; 2.043 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.324      ;
; 2.043 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.324      ;
; 2.043 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.324      ;
; 2.281 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.581      ;
; 2.281 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.581      ;
; 2.281 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.581      ;
; 2.281 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.581      ;
; 2.281 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.581      ;
; 2.281 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.581      ;
; 2.281 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.581      ;
; 2.291 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.592      ;
; 2.291 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.592      ;
; 2.291 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.592      ;
; 2.291 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.592      ;
; 2.291 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.592      ;
; 2.291 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.592      ;
; 2.291 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.592      ;
; 2.291 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.592      ;
; 2.291 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.592      ;
; 2.291 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.592      ;
; 2.291 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.592      ;
; 2.291 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.592      ;
; 2.291 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.592      ;
; 2.291 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.592      ;
; 2.743 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 3.060      ;
; 3.364 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 3.667      ;
; 3.364 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 3.667      ;
; 3.364 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 3.667      ;
; 3.364 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 3.667      ;
; 3.364 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 3.667      ;
; 3.364 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 3.667      ;
; 3.364 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 3.667      ;
; 3.364 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 3.667      ;
; 3.364 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 3.674      ;
; 3.364 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 3.674      ;
; 3.364 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 3.674      ;
; 3.364 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 3.674      ;
; 3.364 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 3.674      ;
; 3.364 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 3.674      ;
; 3.367 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 3.652      ;
; 3.367 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 3.652      ;
; 3.367 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[25]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 3.652      ;
; 3.367 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[26]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 3.652      ;
; 3.367 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 3.652      ;
; 3.367 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 3.652      ;
; 3.367 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 3.659      ;
; 3.367 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 3.659      ;
; 3.367 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 3.659      ;
; 3.367 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 3.659      ;
; 3.367 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 3.659      ;
; 3.367 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 3.659      ;
; 3.367 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 3.659      ;
; 3.367 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 3.659      ;
; 3.367 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 3.659      ;
; 3.367 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 3.659      ;
; 3.367 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 3.659      ;
; 3.367 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 3.659      ;
; 3.367 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 3.659      ;
; 3.367 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 3.659      ;
; 3.367 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 3.659      ;
; 3.370 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 3.673      ;
; 3.370 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 3.673      ;
; 3.370 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 3.673      ;
; 3.370 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 3.673      ;
; 3.370 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 3.673      ;
; 3.370 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 3.673      ;
; 3.370 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 3.673      ;
; 3.370 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 3.673      ;
; 3.370 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 3.673      ;
; 3.370 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 3.673      ;
; 3.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 3.682      ;
; 3.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 3.682      ;
; 3.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 3.682      ;
; 3.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 3.682      ;
; 3.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 3.682      ;
; 3.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 3.682      ;
; 3.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 3.692      ;
; 3.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 3.691      ;
; 3.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 3.691      ;
; 3.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 3.691      ;
; 3.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 3.691      ;
; 3.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 3.691      ;
; 3.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 3.691      ;
; 3.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 3.692      ;
; 3.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 3.692      ;
; 3.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 3.692      ;
; 3.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 3.692      ;
; 3.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 3.691      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                              ;
+-------+----------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                                                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 4.956 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[10]                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 5.227      ;
; 4.956 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[9]                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 5.227      ;
; 4.956 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[8]                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 5.227      ;
; 4.956 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[7]                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 5.227      ;
; 4.956 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[6]                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 5.227      ;
; 4.956 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[5]                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 5.227      ;
; 4.956 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[4]                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 5.227      ;
; 4.956 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[2]                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 5.227      ;
; 4.956 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[3]                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 5.227      ;
; 4.956 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[0]                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 5.227      ;
; 4.956 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[1]                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 5.227      ;
; 4.956 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[31]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 5.222      ;
; 4.956 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[29]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 5.222      ;
; 4.956 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[28]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 5.222      ;
; 4.956 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[30]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 5.222      ;
; 4.956 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[27]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 5.222      ;
; 4.956 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[26]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 5.222      ;
; 4.956 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[25]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 5.222      ;
; 4.956 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[24]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 5.222      ;
; 4.956 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[31]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 5.222      ;
; 4.956 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[28]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 5.222      ;
; 4.956 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[29]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 5.222      ;
; 4.956 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[30]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 5.222      ;
; 4.956 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[24]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 5.222      ;
; 4.956 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[27]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 5.222      ;
; 4.957 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|fcs_reg                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 5.244      ;
; 4.957 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[25]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 5.245      ;
; 4.957 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[24]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 5.245      ;
; 4.957 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[29]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 5.245      ;
; 4.957 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[28]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 5.245      ;
; 4.957 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[27]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 5.245      ;
; 4.957 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[31]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 5.245      ;
; 4.957 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|finalcount                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 5.244      ;
; 4.957 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[25]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 5.245      ;
; 4.957 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[27]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 5.245      ;
; 4.957 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[26]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 5.245      ;
; 4.957 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[24]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 5.245      ;
; 4.957 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[28]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 5.245      ;
; 4.957 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[30]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 5.245      ;
; 4.957 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[29]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 5.245      ;
; 4.957 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[31]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 5.245      ;
; 4.957 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|final                                 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 5.244      ;
; 4.958 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|data_reg[46]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 5.259      ;
; 4.958 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|data_reg[45]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 5.259      ;
; 4.958 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|data_reg[43]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 5.259      ;
; 4.958 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|data_reg[44]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 5.259      ;
; 4.958 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|data_reg[20]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 5.260      ;
; 4.958 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|data_reg[28]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 5.259      ;
; 4.958 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|data_reg[36]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 5.259      ;
; 4.958 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|data_reg[21]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 5.260      ;
; 4.958 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|data_reg[29]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 5.260      ;
; 4.958 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|data_reg[37]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 5.259      ;
; 4.958 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|data_reg[19]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 5.260      ;
; 4.958 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|data_reg[27]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 5.259      ;
; 4.958 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|data_reg[35]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 5.259      ;
; 4.958 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|data_reg[22]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 5.260      ;
; 4.958 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|data_reg[30]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 5.260      ;
; 4.958 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|data_reg[38]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 5.259      ;
; 4.958 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|data_reg[11]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 5.260      ;
; 4.958 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|data_reg[12]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 5.260      ;
; 4.958 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|data_reg[14]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 5.260      ;
; 4.958 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[27] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 5.219      ;
; 4.958 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[6]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 5.219      ;
; 4.958 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[21] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 5.219      ;
; 4.958 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[13] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 5.219      ;
; 4.958 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[5]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 5.219      ;
; 4.958 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[17] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 5.219      ;
; 4.958 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[9]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 5.219      ;
; 4.958 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[1]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 5.219      ;
; 4.958 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[31] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 5.219      ;
; 4.958 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[23]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 5.218      ;
; 4.958 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[20]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 5.218      ;
; 4.958 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[21]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 5.218      ;
; 4.958 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[22]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 5.218      ;
; 4.958 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[19]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 5.218      ;
; 4.958 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[16]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 5.218      ;
; 4.958 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[18]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 5.218      ;
; 4.958 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[17]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 5.218      ;
; 4.958 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[17]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 5.218      ;
; 4.958 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[16]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 5.218      ;
; 4.958 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[18]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 5.218      ;
; 4.958 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[19]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 5.218      ;
; 4.958 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[21]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 5.218      ;
; 4.958 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[13]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 5.218      ;
; 4.959 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|data_reg[47]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 5.262      ;
; 4.959 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|data_reg[33]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 5.262      ;
; 4.959 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|data_reg[41]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 5.262      ;
; 4.959 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|data_reg[32]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 5.262      ;
; 4.959 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|data_reg[40]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 5.262      ;
; 4.959 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|data_reg[31]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 5.262      ;
; 4.959 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|data_reg[39]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 5.262      ;
; 4.959 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|data_reg[26]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 5.262      ;
; 4.959 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|data_reg[34]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 5.262      ;
; 4.959 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|data_reg[42]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 5.262      ;
; 4.960 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_nlp_out                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 5.241      ;
; 4.960 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_tp_idl_out                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 5.241      ;
; 4.960 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|state.IDLE                                 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 5.241      ;
; 4.960 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|state.NLP                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 5.241      ;
; 4.960 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|state.TP_IDL_WAIT                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 5.241      ;
; 4.960 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|state.TP_IDL                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 5.241      ;
+-------+----------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 4
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 15.774 ns




+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                       ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 67.34 MHz  ; 67.34 MHz       ; altera_reserved_tck                               ;      ;
; 122.47 MHz ; 122.47 MHz      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.835  ; 0.000         ;
; altera_reserved_tck                               ; 42.575 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.307 ; 0.000         ;
; altera_reserved_tck                               ; 0.400 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                      ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 4.688  ; 0.000         ;
; altera_reserved_tck                               ; 96.378 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                      ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; altera_reserved_tck                               ; 1.538 ; 0.000         ;
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 4.440 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 4.674  ; 0.000         ;
; main_clk                                          ; 9.855  ; 0.000         ;
; altera_reserved_tck                               ; 49.226 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                             ; To Node                                                         ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 1.835 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 8.094      ;
; 1.835 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 8.094      ;
; 1.918 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 8.011      ;
; 1.918 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 8.011      ;
; 2.044 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.885      ;
; 2.044 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.885      ;
; 2.069 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.861      ;
; 2.069 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[1]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.861      ;
; 2.070 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[3]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.860      ;
; 2.134 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.795      ;
; 2.134 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.795      ;
; 2.185 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.745      ;
; 2.185 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[1]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.745      ;
; 2.186 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[3]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.744      ;
; 2.188 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[13]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.418     ; 7.396      ;
; 2.189 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[11]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.422     ; 7.391      ;
; 2.195 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[7]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 7.736      ;
; 2.195 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[7]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[1]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 7.736      ;
; 2.196 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[7]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[3]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 7.735      ;
; 2.213 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.717      ;
; 2.213 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[1]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.717      ;
; 2.214 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[3]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.716      ;
; 2.241 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[6]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.689      ;
; 2.284 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[11]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.422     ; 7.296      ;
; 2.314 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[11]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.418     ; 7.270      ;
; 2.315 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[9]                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.422     ; 7.265      ;
; 2.319 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[7]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.611      ;
; 2.319 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[7]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.611      ;
; 2.334 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.596      ;
; 2.334 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[1]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.596      ;
; 2.335 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[3]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.595      ;
; 2.339 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[5]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.591      ;
; 2.339 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[5]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[1]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.591      ;
; 2.340 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[5]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[3]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.590      ;
; 2.353 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[12]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.418     ; 7.231      ;
; 2.354 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[10]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.422     ; 7.226      ;
; 2.357 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[6]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.573      ;
; 2.364 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[13]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.418     ; 7.220      ;
; 2.367 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[7]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[6]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 7.564      ;
; 2.373 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[5]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.556      ;
; 2.373 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[5]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.556      ;
; 2.380 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[6]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.549      ;
; 2.380 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[6]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.549      ;
; 2.385 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[6]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.545      ;
; 2.386 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[15]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.027      ; 7.643      ;
; 2.410 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[9]                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.422     ; 7.170      ;
; 2.425 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.367      ; 7.944      ;
; 2.431 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[1]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.375      ; 7.946      ;
; 2.433 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.375      ; 7.944      ;
; 2.434 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[3]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.375      ; 7.943      ;
; 2.440 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[9]                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.418     ; 7.144      ;
; 2.441 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[7]                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.422     ; 7.139      ;
; 2.446 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[1]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.375      ; 7.931      ;
; 2.448 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.375      ; 7.929      ;
; 2.449 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[10]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.422     ; 7.131      ;
; 2.449 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[3]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.375      ; 7.928      ;
; 2.464 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[6]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.466      ;
; 2.464 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[6]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[1]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.466      ;
; 2.465 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[6]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[3]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.465      ;
; 2.473 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[2]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.457      ;
; 2.473 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[5]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.457      ;
; 2.474 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[8]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.456      ;
; 2.475 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[9]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.455      ;
; 2.477 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[7]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.453      ;
; 2.478 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[4]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.452      ;
; 2.478 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[10] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.452      ;
; 2.479 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[10]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.418     ; 7.105      ;
; 2.480 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[8]                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.422     ; 7.100      ;
; 2.481 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[15]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.027      ; 7.548      ;
; 2.490 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[11]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.418     ; 7.094      ;
; 2.506 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[6]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.424      ;
; 2.508 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[15]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.028      ; 7.522      ;
; 2.508 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.367      ; 7.861      ;
; 2.511 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[5]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[6]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.419      ;
; 2.512 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[13]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.027      ; 7.517      ;
; 2.528 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[4]                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.422     ; 7.052      ;
; 2.528 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[0]                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.422     ; 7.052      ;
; 2.528 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[2]                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.422     ; 7.052      ;
; 2.528 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[3]                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.422     ; 7.052      ;
; 2.528 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[6]                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.422     ; 7.052      ;
; 2.528 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[5]                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.422     ; 7.052      ;
; 2.529 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[12]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.418     ; 7.055      ;
; 2.536 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[7]                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.422     ; 7.044      ;
; 2.551 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[14]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.027      ; 7.478      ;
; 2.566 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[7]                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.418     ; 7.018      ;
; 2.572 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.367      ; 7.797      ;
; 2.575 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[8]                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.422     ; 7.005      ;
; 2.581 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[1]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.375      ; 7.796      ;
; 2.583 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.375      ; 7.794      ;
; 2.584 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[3]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.375      ; 7.793      ;
; 2.589 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[2]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.341      ;
; 2.589 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[5]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.341      ;
; 2.590 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[8]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.340      ;
; 2.591 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[9]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.339      ;
; 2.591 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[8]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.339      ;
; 2.591 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[8]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.339      ;
; 2.593 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[7]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.337      ;
; 2.594 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[4]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.336      ;
; 2.594 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[10] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.336      ;
; 2.599 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[7]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[2]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 7.332      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 42.575 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.403      ; 7.830      ;
; 42.783 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.390      ; 7.609      ;
; 42.994 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.390      ; 7.398      ;
; 43.119 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.389      ; 7.272      ;
; 43.138 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.389      ; 7.253      ;
; 43.241 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.390      ; 7.151      ;
; 43.476 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.389      ; 6.915      ;
; 44.331 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.389      ; 6.060      ;
; 44.678 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.400      ; 5.724      ;
; 45.231 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.384      ; 5.155      ;
; 45.273 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.389      ; 5.118      ;
; 45.296 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.389      ; 5.095      ;
; 45.303 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.389      ; 5.088      ;
; 45.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.418      ; 5.046      ;
; 45.568 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.389      ; 4.823      ;
; 45.654 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.412      ; 4.760      ;
; 45.708 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.412      ; 4.706      ;
; 46.088 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.400      ; 4.314      ;
; 46.462 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.390      ; 3.930      ;
; 46.711 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.395      ; 3.686      ;
; 46.819 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.394      ; 3.577      ;
; 46.994 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.390      ; 3.398      ;
; 47.091 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.390      ; 3.301      ;
; 47.441 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.390      ; 2.951      ;
; 47.535 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.390      ; 2.857      ;
; 47.658 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.390      ; 2.734      ;
; 47.924 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.384      ; 2.462      ;
; 48.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.384      ; 2.197      ;
; 48.595 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.390      ; 1.797      ;
; 91.901 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 8.042      ;
; 92.109 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 7.821      ;
; 92.320 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 7.610      ;
; 92.493 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 7.445      ;
; 92.567 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 7.363      ;
; 92.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 7.249      ;
; 92.692 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 7.246      ;
; 92.701 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 7.224      ;
; 92.897 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 7.028      ;
; 92.900 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 7.025      ;
; 92.912 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 7.013      ;
; 93.037 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 6.887      ;
; 93.056 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 6.868      ;
; 93.062 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.858      ;
; 93.062 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.858      ;
; 93.062 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.858      ;
; 93.062 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.858      ;
; 93.062 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.858      ;
; 93.062 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.858      ;
; 93.062 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.858      ;
; 93.062 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.858      ;
; 93.062 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.858      ;
; 93.062 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.858      ;
; 93.062 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.858      ;
; 93.062 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[10]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.858      ;
; 93.062 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[11]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.858      ;
; 93.108 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.817      ;
; 93.111 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.814      ;
; 93.159 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.766      ;
; 93.233 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 6.691      ;
; 93.236 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 6.688      ;
; 93.252 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 6.672      ;
; 93.255 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 6.669      ;
; 93.270 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 6.637      ;
; 93.270 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[11]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 6.637      ;
; 93.270 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[10]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 6.637      ;
; 93.270 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 6.637      ;
; 93.270 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 6.637      ;
; 93.270 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 6.637      ;
; 93.270 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 6.637      ;
; 93.270 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 6.637      ;
; 93.270 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 6.637      ;
; 93.270 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 6.637      ;
; 93.270 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 6.637      ;
; 93.270 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 6.637      ;
; 93.270 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 6.637      ;
; 93.282 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.626      ;
; 93.283 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.625      ;
; 93.284 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.624      ;
; 93.284 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.624      ;
; 93.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.570      ;
; 93.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.567      ;
; 93.394 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 6.530      ;
; 93.481 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 6.426      ;
; 93.481 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[11]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 6.426      ;
; 93.481 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[10]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 6.426      ;
; 93.481 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 6.426      ;
; 93.481 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 6.426      ;
; 93.481 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 6.426      ;
; 93.481 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 6.426      ;
; 93.481 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 6.426      ;
; 93.481 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 6.426      ;
; 93.481 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 6.426      ;
; 93.481 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 6.426      ;
; 93.481 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 6.426      ;
; 93.481 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 6.426      ;
; 93.561 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 6.370      ;
; 93.562 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 6.369      ;
; 93.568 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.361      ;
; 93.569 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.360      ;
; 93.571 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.358      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                    ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.307 ; axi4s_interconnect:c_interconnect|PB_TX_tdata_reg[3]                                                                                                                                                                     ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 0.969      ;
; 0.308 ; axi4s_interconnect:c_interconnect|PB_TX_tlast_reg                                                                                                                                                                        ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 0.970      ;
; 0.311 ; axi4s_interconnect:c_interconnect|PB_TX_tdata_reg[5]                                                                                                                                                                     ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 0.973      ;
; 0.326 ; axi4s_interconnect:c_interconnect|PB_TX_tdata_reg[2]                                                                                                                                                                     ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 0.988      ;
; 0.330 ; axi4s_interconnect:c_interconnect|PB_TX_tdata_reg[4]                                                                                                                                                                     ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 0.992      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ib24:auto_generated|ram_block1a9~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 0.995      ;
; 0.341 ; axi4s_interconnect:c_interconnect|PB_TX_tdata_reg[7]                                                                                                                                                                     ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.003      ;
; 0.377 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][13]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ib24:auto_generated|ram_block1a13~porta_datain_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 1.036      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ib24:auto_generated|ram_block1a6~porta_datain_reg0  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.057      ;
; 0.397 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]                                                                                                                                                                ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]                                                                                                                                                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.684      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ib24:auto_generated|ram_block1a14~porta_datain_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 1.057      ;
; 0.400 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_AXI:axi_FSM|current_state.AXI_WAIT                                                                                                                                                    ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_AXI:axi_FSM|current_state.AXI_WAIT                                                                                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_AXI:axi_FSM|current_state.AXI_SIZE                                                                                                                                                    ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_AXI:axi_FSM|current_state.AXI_SIZE                                                                                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_AXI:axi_FSM|current_state.AXI_DATA                                                                                                                                                    ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_AXI:axi_FSM|current_state.AXI_DATA                                                                                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC                                                                                                                                                             ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC                                                                                                                                                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_AXI:axi_FSM|current_state.AXI_IDLE                                                                                                                                                    ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_AXI:axi_FSM|current_state.AXI_IDLE                                                                                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|packet_hand                                                                                                                                                                 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|packet_hand                                                                                                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|current_state.RX_PREAMBLE                                                                                                                                                   ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|current_state.RX_PREAMBLE                                                                                                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|preamble_detect                                                                                                                                                             ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|preamble_detect                                                                                                                                                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; eth_port:c_eth0|eth_rx:c_rx|rx_decoder:decoder|midcapture                                                                                                                                                                ; eth_port:c_eth0|eth_rx:c_rx|rx_decoder:decoder|midcapture                                                                                                                                                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; eth_port:c_eth0|eth_rx:c_rx|rx_decoder:decoder|mid_count[1]                                                                                                                                                              ; eth_port:c_eth0|eth_rx:c_rx|rx_decoder:decoder|mid_count[1]                                                                                                                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; eth_port:c_eth0|eth_rx:c_rx|rx_decoder:decoder|timeout                                                                                                                                                                   ; eth_port:c_eth0|eth_rx:c_rx|rx_decoder:decoder|timeout                                                                                                                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; eth_port:c_eth1|eth_rx:c_rx|rx_decoder:decoder|new_mid[1]                                                                                                                                                                ; eth_port:c_eth1|eth_rx:c_rx|rx_decoder:decoder|new_mid[1]                                                                                                                                                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; eth_port:c_eth1|eth_rx:c_rx|rx_decoder:decoder|new_mid[0]                                                                                                                                                                ; eth_port:c_eth1|eth_rx:c_rx|rx_decoder:decoder|new_mid[0]                                                                                                                                                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; eth_port:c_eth1|eth_rx:c_rx|rx_decoder:decoder|new_mid[2]                                                                                                                                                                ; eth_port:c_eth1|eth_rx:c_rx|rx_decoder:decoder|new_mid[2]                                                                                                                                                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; eth_port:c_eth0|eth_rx:c_rx|rx_decoder:decoder|new_mid[1]                                                                                                                                                                ; eth_port:c_eth0|eth_rx:c_rx|rx_decoder:decoder|new_mid[1]                                                                                                                                                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; eth_port:c_eth0|eth_rx:c_rx|rx_decoder:decoder|new_mid[0]                                                                                                                                                                ; eth_port:c_eth0|eth_rx:c_rx|rx_decoder:decoder|new_mid[0]                                                                                                                                                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; eth_port:c_eth0|eth_rx:c_rx|rx_decoder:decoder|new_mid[2]                                                                                                                                                                ; eth_port:c_eth0|eth_rx:c_rx|rx_decoder:decoder|new_mid[2]                                                                                                                                                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; eth_port:c_eth1|eth_rx:c_rx|rx_decoder:decoder|data_out                                                                                                                                                                  ; eth_port:c_eth1|eth_rx:c_rx|rx_decoder:decoder|data_out                                                                                                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; eth_port:c_eth1|eth_rx:c_rx|rx_decoder:decoder|timeout                                                                                                                                                                   ; eth_port:c_eth1|eth_rx:c_rx|rx_decoder:decoder|timeout                                                                                                                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_nlp_out                                                                                                                                                                       ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_nlp_out                                                                                                                                                                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_tp_idl_out                                                                                                                                                                    ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_tp_idl_out                                                                                                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; reset_ctrl:c_trigger_ctrl|r_resetn                                                                                                                                                                                       ; reset_ctrl:c_trigger_ctrl|r_resetn                                                                                                                                                                                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth1|eth_rx:c_rx|rx_decoder:decoder|midcapture                                                                                                                                                                ; eth_port:c_eth1|eth_rx:c_rx|rx_decoder:decoder|midcapture                                                                                                                                                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; reset_ctrl:c_trigger_ctrl|btn                                                                                                                                                                                            ; reset_ctrl:c_trigger_ctrl|btn                                                                                                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|state.NLP                                                                                                                                                                       ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|state.NLP                                                                                                                                                                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|state.TP_IDL                                                                                                                                                                    ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|state.TP_IDL                                                                                                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_mcn_phase                                                                                                                                                                     ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_mcn_phase                                                                                                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|state.TX                                                                                                                                                                        ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|state.TX                                                                                                                                                                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_mcn_bit_in                                                                                                                                                                    ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_mcn_bit_in                                                                                                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|bit_out                                                                                                                                                                    ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|bit_out                                                                                                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|tx_active                                                                                                                                                                 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|tx_active                                                                                                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_LAST                                                                                                                                                             ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_LAST                                                                                                                                                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IFG                                                                                                                                                                 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IFG                                                                                                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_UPPER                                                                                                                                                   ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_UPPER                                                                                                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|f_first_byte                                                                                                                                                              ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|f_first_byte                                                                                                                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_mem_read_req                                                                                                                                                            ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_mem_read_req                                                                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_LOAD                                                                                                                                                             ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_LOAD                                                                                                                                                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_LOWER                                                                                                                                                   ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_LOWER                                                                                                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IDLE                                                                                                                                                                ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IDLE                                                                                                                                                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|state.IDLE                                                                                                                                                                 ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|state.IDLE                                                                                                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[2]                                                                                                                                                           ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[2]                                                                                                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[1]                                                                                                                                                           ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[1]                                                                                                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|SIZE_upper                                                                                                                                                                  ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|SIZE_upper                                                                                                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|SIZE_lower                                                                                                                                                                  ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|SIZE_lower                                                                                                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|current_state.RX_DATA                                                                                                                                                       ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|current_state.RX_DATA                                                                                                                                                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|current_state.RX_SFD                                                                                                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|current_state.RX_SFD                                                                                                                                                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|current_state.RX_SIZE                                                                                                                                                       ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|current_state.RX_SIZE                                                                                                                                                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|SFD_detect                                                                                                                                                                  ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|SFD_detect                                                                                                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth1|eth_rx:c_rx|rx_decoder:decoder|mid_count[1]                                                                                                                                                              ; eth_port:c_eth1|eth_rx:c_rx|rx_decoder:decoder|mid_count[1]                                                                                                                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; reset_ctrl:c_reset_ctrl|r_resetn                                                                                                                                                                                         ; reset_ctrl:c_reset_ctrl|r_resetn                                                                                                                                                                                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; reset_ctrl:c_reset_ctrl|btn                                                                                                                                                                                              ; reset_ctrl:c_reset_ctrl|btn                                                                                                                                                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|trig_mod_match_out                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|trig_mod_match_out                                                                 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ringbuffer:c_eth1_rb|occ_words[11]                                                                                                                                                                                       ; ringbuffer:c_eth1_rb|occ_words[11]                                                                                                                                                                                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ringbuffer:c_eth1_rb|dropping                                                                                                                                                                                            ; ringbuffer:c_eth1_rb|dropping                                                                                                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ringbuffer:c_eth1_rb|in_packet                                                                                                                                                                                           ; ringbuffer:c_eth1_rb|in_packet                                                                                                                                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.IDLE                                                                                                                                                              ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.IDLE                                                                                                                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.RECEIVING                                                                                                                                                         ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.RECEIVING                                                                                                                                                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.READY                                                                                                                                                             ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.READY                                                                                                                                                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.LAST                                                                                                                                                              ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.LAST                                                                                                                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|packet_valid                                                                                                                                                            ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|packet_valid                                                                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC                                                                                                                                                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|state.CRC                                                                                                                                                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|finalcount                                                                                                                                                                 ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|finalcount                                                                                                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_AXI:axi_FSM|current_state.AXI_DATA                                                                                                                                                    ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_AXI:axi_FSM|current_state.AXI_DATA                                                                                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_AXI:axi_FSM|current_state.AXI_SIZE                                                                                                                                                    ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_AXI:axi_FSM|current_state.AXI_SIZE                                                                                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_AXI:axi_FSM|current_state.AXI_WAIT                                                                                                                                                    ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_AXI:axi_FSM|current_state.AXI_WAIT                                                                                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|final                                                                                                                                                                      ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|final                                                                                                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_AXI:axi_FSM|current_state.AXI_IDLE                                                                                                                                                    ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_AXI:axi_FSM|current_state.AXI_IDLE                                                                                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|packet_hand                                                                                                                                                                 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|packet_hand                                                                                                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|SIZE_upper                                                                                                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|SIZE_upper                                                                                                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|current_state.RX_DATA                                                                                                                                                       ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|current_state.RX_DATA                                                                                                                                                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|current_state.RX_SFD                                                                                                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|current_state.RX_SFD                                                                                                                                                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|SIZE_lower                                                                                                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|SIZE_lower                                                                                                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|current_state.RX_PREAMBLE                                                                                                                                                   ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|current_state.RX_PREAMBLE                                                                                                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|SFD_detect                                                                                                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|SFD_detect                                                                                                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|preamble_detect                                                                                                                                                             ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|preamble_detect                                                                                                                                                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|finalcount                                                                                                                                                                 ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|finalcount                                                                                                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|final                                                                                                                                                                      ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|final                                                                                                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_rx:c_rx|rx_decoder:decoder|data_out                                                                                                                                                                  ; eth_port:c_eth0|eth_rx:c_rx|rx_decoder:decoder|data_out                                                                                                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_rx:c_rx|rx_decoder:decoder|bit_valid                                                                                                                                                                 ; eth_port:c_eth0|eth_rx:c_rx|rx_decoder:decoder|bit_valid                                                                                                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth1|eth_rx:c_rx|rx_decoder:decoder|bit_valid                                                                                                                                                                 ; eth_port:c_eth1|eth_rx:c_rx|rx_decoder:decoder|bit_valid                                                                                                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.IDLE                                                                                                                                                              ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.IDLE                                                                                                                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.LAST                                                                                                                                                              ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.LAST                                                                                                                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.400 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.416 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.684      ;
; 0.457 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.725      ;
; 0.463 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.730      ;
; 0.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.731      ;
; 0.468 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.737      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[26]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[25]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.740      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.739      ;
; 0.476 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.744      ;
; 0.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.744      ;
; 0.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.744      ;
; 0.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.744      ;
; 0.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.744      ;
; 0.477 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.744      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.745      ;
; 0.478 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.745      ;
; 0.478 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.745      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.747      ;
; 0.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.747      ;
; 0.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.746      ;
; 0.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.747      ;
; 0.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.747      ;
; 0.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.746      ;
; 0.479 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.746      ;
; 0.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.747      ;
; 0.481 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.749      ;
; 0.482 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.750      ;
; 0.482 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.750      ;
; 0.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.751      ;
; 0.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.752      ;
; 0.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.752      ;
; 0.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.752      ;
; 0.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.752      ;
; 0.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.753      ;
; 0.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.753      ;
; 0.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.752      ;
; 0.486 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.754      ;
; 0.487 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.754      ;
; 0.488 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.756      ;
; 0.488 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.755      ;
; 0.488 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.756      ;
; 0.490 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.759      ;
; 0.491 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.759      ;
; 0.491 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.759      ;
; 0.491 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.760      ;
; 0.492 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.759      ;
; 0.492 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.760      ;
; 0.493 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.760      ;
; 0.493 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[12]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.760      ;
; 0.493 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[12]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.760      ;
; 0.494 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.761      ;
; 0.494 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.761      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                              ;
+-------+----------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                                                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 4.688 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[24] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 5.230      ;
; 4.688 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[28] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 5.230      ;
; 4.688 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[20] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 5.230      ;
; 4.688 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[12] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 5.224      ;
; 4.688 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[22] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 5.230      ;
; 4.688 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[25] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 5.224      ;
; 4.688 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[15] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 5.230      ;
; 4.688 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[7]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 5.230      ;
; 4.688 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[18] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 5.224      ;
; 4.688 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[10] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 5.224      ;
; 4.688 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[2]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 5.224      ;
; 4.688 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[0]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 5.224      ;
; 4.688 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[1]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 5.230      ;
; 4.688 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[16] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 5.224      ;
; 4.688 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[0]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 5.230      ;
; 4.688 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[26]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 5.224      ;
; 4.688 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[30]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 5.224      ;
; 4.688 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[10]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 5.224      ;
; 4.688 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[8]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 5.224      ;
; 4.689 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.IDLE                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 5.213      ;
; 4.689 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.RECEIVING                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 5.213      ;
; 4.689 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.READY                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 5.213      ;
; 4.689 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.LAST                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 5.213      ;
; 4.689 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|packet_valid                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 5.213      ;
; 4.689 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_AXI:axi_FSM|current_state.AXI_LAST               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 5.229      ;
; 4.689 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_AXI:axi_FSM|current_state.AXI_IDLE               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 5.229      ;
; 4.689 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_AXI:axi_FSM|current_state.AXI_WAIT               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 5.229      ;
; 4.689 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_AXI:axi_FSM|current_state.AXI_DATA               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 5.229      ;
; 4.689 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_AXI:axi_FSM|current_state.AXI_SIZE               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 5.229      ;
; 4.689 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[27] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 5.230      ;
; 4.689 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[19] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 5.231      ;
; 4.689 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[11] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 5.231      ;
; 4.689 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[29] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 5.231      ;
; 4.689 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[21] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 5.231      ;
; 4.689 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[13] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 5.231      ;
; 4.689 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[30] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 5.231      ;
; 4.689 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[8]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 5.231      ;
; 4.689 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[31] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 5.230      ;
; 4.689 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[23] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 5.230      ;
; 4.689 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[26] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 5.231      ;
; 4.689 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[17] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 5.230      ;
; 4.689 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[9]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 5.230      ;
; 4.689 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[14] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 5.230      ;
; 4.689 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[6]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 5.230      ;
; 4.689 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[4]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 5.230      ;
; 4.689 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[5]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 5.230      ;
; 4.689 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[3]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 5.231      ;
; 4.689 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[16]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 5.200      ;
; 4.689 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[17]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 5.230      ;
; 4.689 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[23]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 5.200      ;
; 4.689 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[22]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 5.222      ;
; 4.689 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[18]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 5.222      ;
; 4.689 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[19]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 5.234      ;
; 4.689 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[20]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 5.200      ;
; 4.689 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[21]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 5.200      ;
; 4.689 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[3]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 5.234      ;
; 4.689 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[1]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 5.230      ;
; 4.689 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[15]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 5.222      ;
; 4.689 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[14]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 5.222      ;
; 4.689 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[11]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 5.222      ;
; 4.689 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[9]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 5.222      ;
; 4.689 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[12]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 5.222      ;
; 4.689 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[13]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 5.230      ;
; 4.689 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[9]                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 5.222      ;
; 4.689 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[14]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 5.222      ;
; 4.689 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[12]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 5.222      ;
; 4.689 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[13]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 5.222      ;
; 4.689 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[15]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 5.222      ;
; 4.689 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[8]                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 5.222      ;
; 4.689 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[11]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 5.222      ;
; 4.689 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[10]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 5.222      ;
; 4.689 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[17]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 5.200      ;
; 4.689 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[19]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 5.200      ;
; 4.689 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[16]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 5.200      ;
; 4.689 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[18]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 5.200      ;
; 4.689 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[23]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 5.200      ;
; 4.689 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[20]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 5.200      ;
; 4.689 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[21]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 5.200      ;
; 4.689 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[22]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 5.200      ;
; 4.689 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|packet_hand                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 5.229      ;
; 4.689 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|current_state.RX_PREAMBLE              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 5.205      ;
; 4.689 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|data_reg[1]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 5.207      ;
; 4.689 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|data_reg[2]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 5.207      ;
; 4.689 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|data_reg[0]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 5.207      ;
; 4.689 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|data_reg[9]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 5.207      ;
; 4.689 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|data_reg[17]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 5.207      ;
; 4.689 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|data_reg[25]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 5.206      ;
; 4.689 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|data_reg[33]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 5.206      ;
; 4.689 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|data_reg[41]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 5.206      ;
; 4.689 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|data_reg[8]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 5.207      ;
; 4.689 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|data_reg[16]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 5.207      ;
; 4.689 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|data_reg[24]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 5.207      ;
; 4.689 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|data_reg[32]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 5.206      ;
; 4.689 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|data_reg[40]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 5.206      ;
; 4.689 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|data_reg[7]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 5.207      ;
; 4.689 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|data_reg[15]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 5.207      ;
; 4.689 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|data_reg[23]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 5.206      ;
; 4.689 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|data_reg[31]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 5.206      ;
; 4.689 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|data_reg[39]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 5.206      ;
; 4.689 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|data_reg[10]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 5.207      ;
+-------+----------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 96.378 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.564      ;
; 96.378 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.563      ;
; 96.378 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.550      ;
; 96.378 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.550      ;
; 96.378 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.550      ;
; 96.378 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.550      ;
; 96.378 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.550      ;
; 96.378 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.550      ;
; 96.378 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.550      ;
; 96.378 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.550      ;
; 96.378 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.550      ;
; 96.378 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.550      ;
; 96.378 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.555      ;
; 96.378 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.555      ;
; 96.378 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.555      ;
; 96.378 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.555      ;
; 96.378 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.555      ;
; 96.378 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.563      ;
; 96.378 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.563      ;
; 96.378 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.563      ;
; 96.378 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.563      ;
; 96.378 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.563      ;
; 96.378 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.564      ;
; 96.378 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.564      ;
; 96.378 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.564      ;
; 96.378 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.564      ;
; 96.378 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.555      ;
; 96.378 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.563      ;
; 96.378 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.563      ;
; 96.378 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.563      ;
; 96.378 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.563      ;
; 96.378 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.564      ;
; 96.378 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.564      ;
; 96.379 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 3.533      ;
; 96.379 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 3.533      ;
; 96.379 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 3.533      ;
; 96.379 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 3.533      ;
; 96.379 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 3.533      ;
; 96.379 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 3.533      ;
; 96.379 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.532      ;
; 96.379 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.532      ;
; 96.379 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.532      ;
; 96.379 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.532      ;
; 96.379 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.532      ;
; 96.379 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.532      ;
; 96.379 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.532      ;
; 96.379 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.532      ;
; 96.379 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.532      ;
; 96.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.558      ;
; 96.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.558      ;
; 96.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.558      ;
; 96.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.558      ;
; 96.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.558      ;
; 96.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.558      ;
; 96.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.558      ;
; 96.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.558      ;
; 96.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.556      ;
; 96.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.555      ;
; 96.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.555      ;
; 96.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.555      ;
; 96.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.555      ;
; 96.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.555      ;
; 96.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.555      ;
; 96.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.555      ;
; 96.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.555      ;
; 96.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[25]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.556      ;
; 96.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[26]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.556      ;
; 96.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.566      ;
; 96.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.560      ;
; 96.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.560      ;
; 96.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.560      ;
; 96.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.560      ;
; 96.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.560      ;
; 96.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.560      ;
; 96.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.560      ;
; 96.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.560      ;
; 96.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.559      ;
; 96.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.559      ;
; 96.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.559      ;
; 96.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.559      ;
; 96.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.559      ;
; 96.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.559      ;
; 96.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.559      ;
; 96.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.559      ;
; 96.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.564      ;
; 96.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.564      ;
; 96.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.564      ;
; 96.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.564      ;
; 96.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.564      ;
; 96.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.564      ;
; 96.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.564      ;
; 96.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.564      ;
; 96.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.564      ;
; 96.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.564      ;
; 96.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.546      ;
; 96.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.540      ;
; 96.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.540      ;
; 96.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.540      ;
; 96.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.540      ;
; 96.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.540      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.538 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.814      ;
; 1.695 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.972      ;
; 1.695 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.972      ;
; 1.831 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.086      ;
; 1.831 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.086      ;
; 1.831 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.086      ;
; 1.831 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.086      ;
; 1.831 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.086      ;
; 1.831 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.086      ;
; 1.831 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.086      ;
; 1.831 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.086      ;
; 1.831 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.086      ;
; 1.831 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.086      ;
; 1.831 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.086      ;
; 1.831 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.086      ;
; 2.043 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.320      ;
; 2.043 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.320      ;
; 2.043 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.320      ;
; 2.043 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.320      ;
; 2.043 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.320      ;
; 2.043 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.320      ;
; 2.043 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.320      ;
; 2.055 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.333      ;
; 2.055 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.333      ;
; 2.055 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.333      ;
; 2.055 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.333      ;
; 2.055 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.333      ;
; 2.055 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.333      ;
; 2.055 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.333      ;
; 2.055 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.333      ;
; 2.055 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.333      ;
; 2.055 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.333      ;
; 2.055 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.333      ;
; 2.055 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.333      ;
; 2.055 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.333      ;
; 2.055 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.333      ;
; 2.450 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.740      ;
; 3.016 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 3.294      ;
; 3.016 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 3.294      ;
; 3.016 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 3.294      ;
; 3.016 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 3.294      ;
; 3.016 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 3.294      ;
; 3.016 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 3.294      ;
; 3.016 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 3.294      ;
; 3.016 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 3.294      ;
; 3.017 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.301      ;
; 3.017 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.301      ;
; 3.017 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.301      ;
; 3.017 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.301      ;
; 3.017 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.301      ;
; 3.017 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.301      ;
; 3.018 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 3.279      ;
; 3.018 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 3.279      ;
; 3.018 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[25]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 3.279      ;
; 3.018 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[26]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 3.279      ;
; 3.018 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 3.279      ;
; 3.018 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 3.279      ;
; 3.019 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 3.287      ;
; 3.019 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 3.287      ;
; 3.019 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 3.287      ;
; 3.019 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 3.287      ;
; 3.019 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 3.287      ;
; 3.019 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 3.287      ;
; 3.019 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 3.287      ;
; 3.019 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 3.287      ;
; 3.019 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 3.287      ;
; 3.019 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 3.287      ;
; 3.019 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 3.287      ;
; 3.019 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 3.287      ;
; 3.019 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 3.287      ;
; 3.019 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 3.287      ;
; 3.019 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 3.287      ;
; 3.025 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 3.301      ;
; 3.025 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 3.301      ;
; 3.025 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 3.301      ;
; 3.025 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 3.301      ;
; 3.025 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 3.301      ;
; 3.025 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 3.301      ;
; 3.025 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 3.301      ;
; 3.025 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 3.301      ;
; 3.025 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 3.301      ;
; 3.025 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 3.301      ;
; 3.025 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 3.306      ;
; 3.025 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 3.306      ;
; 3.025 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 3.306      ;
; 3.025 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 3.306      ;
; 3.025 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 3.306      ;
; 3.025 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 3.306      ;
; 3.026 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 3.316      ;
; 3.026 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 3.315      ;
; 3.026 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 3.315      ;
; 3.026 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 3.315      ;
; 3.026 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 3.315      ;
; 3.026 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 3.315      ;
; 3.026 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 3.315      ;
; 3.026 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 3.316      ;
; 3.026 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 3.316      ;
; 3.026 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 3.316      ;
; 3.026 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 3.316      ;
; 3.026 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 3.315      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                               ;
+-------+----------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                                                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 4.440 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|fcs_reg                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 4.700      ;
; 4.440 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[25]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 4.701      ;
; 4.440 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[24]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 4.701      ;
; 4.440 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[29]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 4.701      ;
; 4.440 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[28]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 4.701      ;
; 4.440 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[27]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 4.701      ;
; 4.440 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[31]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 4.701      ;
; 4.440 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|finalcount                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 4.700      ;
; 4.440 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[25]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 4.701      ;
; 4.440 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[27]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 4.701      ;
; 4.440 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[26]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 4.701      ;
; 4.440 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[24]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 4.701      ;
; 4.440 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[28]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 4.701      ;
; 4.440 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[30]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 4.701      ;
; 4.440 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[29]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 4.701      ;
; 4.440 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[31]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 4.701      ;
; 4.440 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|final                                 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 4.700      ;
; 4.442 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|data_reg[20]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 4.718      ;
; 4.442 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|data_reg[21]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 4.718      ;
; 4.442 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|data_reg[29]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 4.718      ;
; 4.442 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|data_reg[19]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 4.718      ;
; 4.442 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|data_reg[22]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 4.718      ;
; 4.442 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|data_reg[30]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 4.718      ;
; 4.442 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|data_reg[11]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 4.718      ;
; 4.442 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|data_reg[12]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 4.718      ;
; 4.442 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|data_reg[14]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 4.718      ;
; 4.443 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|data_reg[47]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 4.719      ;
; 4.443 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|data_reg[33]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 4.719      ;
; 4.443 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|data_reg[41]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 4.719      ;
; 4.443 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|data_reg[32]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 4.719      ;
; 4.443 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|data_reg[40]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 4.719      ;
; 4.443 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|data_reg[31]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 4.719      ;
; 4.443 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|data_reg[39]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 4.719      ;
; 4.443 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|data_reg[26]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 4.719      ;
; 4.443 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|data_reg[34]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 4.719      ;
; 4.443 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|data_reg[42]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 4.719      ;
; 4.443 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[27] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 4.679      ;
; 4.443 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[6]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 4.679      ;
; 4.443 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[21] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 4.679      ;
; 4.443 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[13] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 4.679      ;
; 4.443 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[5]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 4.679      ;
; 4.443 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[17] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 4.679      ;
; 4.443 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[9]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 4.679      ;
; 4.443 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[1]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 4.679      ;
; 4.443 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[31] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 4.679      ;
; 4.444 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|data_reg[46]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 4.717      ;
; 4.444 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|data_reg[45]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 4.717      ;
; 4.444 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|data_reg[43]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 4.717      ;
; 4.444 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|data_reg[44]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 4.717      ;
; 4.444 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|data_reg[28]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 4.717      ;
; 4.444 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|data_reg[36]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 4.717      ;
; 4.444 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|data_reg[37]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 4.717      ;
; 4.444 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|data_reg[27]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 4.717      ;
; 4.444 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|data_reg[35]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 4.717      ;
; 4.444 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM|data_reg[38]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 4.717      ;
; 4.444 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[23]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 4.678      ;
; 4.444 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[20]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 4.678      ;
; 4.444 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[21]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 4.678      ;
; 4.444 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[22]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 4.678      ;
; 4.444 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[19]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 4.678      ;
; 4.444 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[16]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 4.678      ;
; 4.444 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[18]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 4.678      ;
; 4.444 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[17]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 4.678      ;
; 4.444 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[17]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 4.678      ;
; 4.444 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[16]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 4.678      ;
; 4.444 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[18]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 4.678      ;
; 4.444 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[19]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 4.678      ;
; 4.444 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[21]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 4.678      ;
; 4.444 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[13]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 4.678      ;
; 4.445 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[9]                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 4.699      ;
; 4.445 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[8]                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 4.699      ;
; 4.445 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[7]                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 4.699      ;
; 4.445 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[6]                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 4.699      ;
; 4.445 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[5]                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 4.699      ;
; 4.445 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[4]                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 4.699      ;
; 4.445 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[3]                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 4.699      ;
; 4.445 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[2]                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 4.699      ;
; 4.445 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[1]                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 4.699      ;
; 4.445 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[0]                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 4.699      ;
; 4.445 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[10]                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 4.688      ;
; 4.445 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[9]                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 4.688      ;
; 4.445 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[8]                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 4.688      ;
; 4.445 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[7]                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 4.688      ;
; 4.445 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[6]                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 4.688      ;
; 4.445 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[5]                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 4.688      ;
; 4.445 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[4]                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 4.688      ;
; 4.445 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[2]                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 4.688      ;
; 4.445 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[3]                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 4.688      ;
; 4.445 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[0]                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 4.688      ;
; 4.445 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[1]                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 4.688      ;
; 4.445 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[31]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 4.684      ;
; 4.445 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[29]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 4.684      ;
; 4.445 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[28]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 4.684      ;
; 4.445 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[30]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 4.684      ;
; 4.445 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[27]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 4.684      ;
; 4.445 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[26]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 4.684      ;
; 4.445 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[25]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 4.684      ;
; 4.445 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[24]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 4.684      ;
; 4.445 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[31]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 4.684      ;
; 4.445 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[28]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 4.684      ;
+-------+----------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 4
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 16.038 ns




+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 6.127  ; 0.000         ;
; altera_reserved_tck                               ; 46.717 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.092 ; 0.000         ;
; altera_reserved_tck                               ; 0.185 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                      ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.260  ; 0.000         ;
; altera_reserved_tck                               ; 98.159 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                      ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; altera_reserved_tck                               ; 0.714 ; 0.000         ;
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 2.197 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 4.732  ; 0.000         ;
; main_clk                                          ; 9.423  ; 0.000         ;
; altera_reserved_tck                               ; 49.276 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                             ; To Node                                                         ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 6.127 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.821      ;
; 6.127 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.821      ;
; 6.177 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.771      ;
; 6.177 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.771      ;
; 6.237 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.711      ;
; 6.237 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.711      ;
; 6.267 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[1]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.682      ;
; 6.268 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[3]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.681      ;
; 6.269 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.680      ;
; 6.271 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[1]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.678      ;
; 6.272 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[3]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.677      ;
; 6.273 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.676      ;
; 6.285 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.663      ;
; 6.285 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.663      ;
; 6.309 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[6]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.640      ;
; 6.313 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[6]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.636      ;
; 6.347 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[1]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.602      ;
; 6.348 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[3]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.601      ;
; 6.349 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.600      ;
; 6.352 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[1]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.597      ;
; 6.353 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[3]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.596      ;
; 6.354 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.595      ;
; 6.372 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[1]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.156      ; 3.771      ;
; 6.373 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.156      ; 3.770      ;
; 6.374 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[3]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.156      ; 3.769      ;
; 6.389 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[6]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.560      ;
; 6.394 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[6]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.555      ;
; 6.396 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[7]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[1]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.554      ;
; 6.397 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[7]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[3]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.553      ;
; 6.398 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[7]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.552      ;
; 6.414 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[5]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[1]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.535      ;
; 6.415 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.152      ; 3.724      ;
; 6.415 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[5]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[3]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.534      ;
; 6.416 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[5]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.533      ;
; 6.424 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[1]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.156      ; 3.719      ;
; 6.424 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[6]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.524      ;
; 6.424 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[6]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.524      ;
; 6.424 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[6]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[1]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.525      ;
; 6.425 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.156      ; 3.718      ;
; 6.425 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[6]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[3]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.524      ;
; 6.426 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[3]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.156      ; 3.717      ;
; 6.426 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[6]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.523      ;
; 6.438 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[7]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[6]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.512      ;
; 6.444 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[2]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.505      ;
; 6.444 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[5]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.505      ;
; 6.445 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[8]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.504      ;
; 6.446 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[9]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.503      ;
; 6.448 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[2]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.501      ;
; 6.448 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[5]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.501      ;
; 6.449 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[8]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.500      ;
; 6.450 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[9]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.499      ;
; 6.451 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[7]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.498      ;
; 6.451 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[4]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.498      ;
; 6.451 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[10] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.498      ;
; 6.455 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[1]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.156      ; 3.688      ;
; 6.455 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[7]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.494      ;
; 6.455 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[4]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.494      ;
; 6.455 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[10] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.494      ;
; 6.456 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.156      ; 3.687      ;
; 6.456 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[5]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[6]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.493      ;
; 6.457 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[3]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.156      ; 3.686      ;
; 6.458 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[11]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.225     ; 3.304      ;
; 6.462 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[10]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.225     ; 3.300      ;
; 6.466 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[6]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[6]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.483      ;
; 6.467 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[1]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.152      ; 3.672      ;
; 6.468 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[5]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.480      ;
; 6.468 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[5]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.480      ;
; 6.469 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[7]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.480      ;
; 6.469 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[7]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.480      ;
; 6.473 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[8]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.476      ;
; 6.473 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[8]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.476      ;
; 6.474 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[11]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.224     ; 3.289      ;
; 6.478 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[10]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.224     ; 3.285      ;
; 6.481 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[2]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.154      ; 3.660      ;
; 6.491 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[13]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.221     ; 3.275      ;
; 6.495 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[12]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.221     ; 3.271      ;
; 6.498 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[1]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.152      ; 3.641      ;
; 6.504 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[1]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.156      ; 3.639      ;
; 6.505 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.156      ; 3.638      ;
; 6.506 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[3]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.156      ; 3.637      ;
; 6.514 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[15]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 3.440      ;
; 6.515 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[8]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[1]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.435      ;
; 6.516 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[8]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[3]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.434      ;
; 6.517 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[8]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.433      ;
; 6.518 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[14]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 3.436      ;
; 6.523 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[6]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[1]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.156      ; 3.620      ;
; 6.524 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[6]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[0]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.156      ; 3.619      ;
; 6.524 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[2]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.425      ;
; 6.524 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[5]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.425      ;
; 6.525 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[6]                                                                        ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[3]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.156      ; 3.618      ;
; 6.525 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[8]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.424      ;
; 6.526 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[9]                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.225     ; 3.236      ;
; 6.526 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[9]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.423      ;
; 6.529 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[2]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.420      ;
; 6.529 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[5]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.420      ;
; 6.530 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[15]                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 3.425      ;
; 6.530 ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth1_rb|pkt_count[8]                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.225     ; 3.232      ;
; 6.530 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[8]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.419      ;
; 6.531 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[4]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[9]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.418      ;
; 6.531 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|size_lat[3]                                                                        ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader|addr_reg[7]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.418      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.459      ; 3.729      ;
; 46.853 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.455      ; 3.589      ;
; 46.922 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.455      ; 3.520      ;
; 46.950 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.454      ; 3.491      ;
; 46.994 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.454      ; 3.447      ;
; 47.057 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.455      ; 3.385      ;
; 47.152 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.454      ; 3.289      ;
; 47.569 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.454      ; 2.872      ;
; 47.701 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.464      ; 2.750      ;
; 47.996 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 2.439      ;
; 48.029 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.454      ; 2.412      ;
; 48.037 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.475      ; 2.425      ;
; 48.089 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.454      ; 2.352      ;
; 48.102 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.454      ; 2.339      ;
; 48.131 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.454      ; 2.310      ;
; 48.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.470      ; 2.270      ;
; 48.216 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.470      ; 2.241      ;
; 48.360 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.464      ; 2.091      ;
; 48.669 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.455      ; 1.773      ;
; 48.687 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.458      ; 1.758      ;
; 48.772 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.457      ; 1.672      ;
; 48.863 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.455      ; 1.579      ;
; 48.903 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.455      ; 1.539      ;
; 49.106 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.455      ; 1.336      ;
; 49.175 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.455      ; 1.267      ;
; 49.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.455      ; 1.257      ;
; 49.273 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 1.162      ;
; 49.427 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 1.008      ;
; 49.583 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.455      ; 0.859      ;
; 96.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.764      ;
; 96.275 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.676      ;
; 96.344 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.607      ;
; 96.427 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.526      ;
; 96.479 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.472      ;
; 96.516 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.437      ;
; 96.519 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.434      ;
; 96.562 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.386      ;
; 96.631 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.317      ;
; 96.651 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.297      ;
; 96.654 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.294      ;
; 96.659 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.288      ;
; 96.699 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.241      ;
; 96.699 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.241      ;
; 96.699 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.241      ;
; 96.699 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.241      ;
; 96.699 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.241      ;
; 96.699 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.241      ;
; 96.699 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.241      ;
; 96.699 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.241      ;
; 96.699 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.241      ;
; 96.699 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.241      ;
; 96.699 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.241      ;
; 96.699 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[10]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.241      ;
; 96.699 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[11]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.241      ;
; 96.703 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.244      ;
; 96.720 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.228      ;
; 96.723 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.225      ;
; 96.748 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.199      ;
; 96.751 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.196      ;
; 96.766 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.182      ;
; 96.792 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.155      ;
; 96.795 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.140      ;
; 96.795 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[11]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.140      ;
; 96.795 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[10]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.140      ;
; 96.795 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.140      ;
; 96.795 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.140      ;
; 96.795 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.140      ;
; 96.795 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.140      ;
; 96.795 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.140      ;
; 96.795 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.140      ;
; 96.795 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.140      ;
; 96.795 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.140      ;
; 96.795 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.140      ;
; 96.795 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.140      ;
; 96.795 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.152      ;
; 96.800 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.136      ;
; 96.800 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.136      ;
; 96.801 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.135      ;
; 96.802 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.134      ;
; 96.855 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.093      ;
; 96.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.090      ;
; 96.861 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.086      ;
; 96.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.071      ;
; 96.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[11]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.071      ;
; 96.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[10]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.071      ;
; 96.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.071      ;
; 96.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.071      ;
; 96.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.071      ;
; 96.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.071      ;
; 96.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.071      ;
; 96.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.071      ;
; 96.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.071      ;
; 96.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.071      ;
; 96.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.071      ;
; 96.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.071      ;
; 96.882 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.063      ;
; 96.885 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.059      ;
; 96.902 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.043      ;
; 96.903 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.042      ;
; 96.903 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.041      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                    ; To Node                                                                                                                                                                                                                    ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.092 ; axi4s_interconnect:c_interconnect|PB_TX_tdata_reg[3]                                                                                         ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.424      ;
; 0.094 ; axi4s_interconnect:c_interconnect|PB_TX_tlast_reg                                                                                            ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.426      ;
; 0.095 ; axi4s_interconnect:c_interconnect|PB_TX_tdata_reg[5]                                                                                         ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.427      ;
; 0.103 ; axi4s_interconnect:c_interconnect|PB_TX_tdata_reg[2]                                                                                         ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.435      ;
; 0.106 ; axi4s_interconnect:c_interconnect|PB_TX_tdata_reg[4]                                                                                         ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.438      ;
; 0.108 ; axi4s_interconnect:c_interconnect|PB_TX_tdata_reg[7]                                                                                         ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.440      ;
; 0.112 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ib24:auto_generated|ram_block1a9~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.441      ;
; 0.138 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][13]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ib24:auto_generated|ram_block1a13~porta_datain_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.467      ;
; 0.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ib24:auto_generated|ram_block1a6~porta_datain_reg0  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.473      ;
; 0.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ib24:auto_generated|ram_block1a3~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.482      ;
; 0.143 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ib24:auto_generated|ram_block1a14~porta_datain_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.473      ;
; 0.143 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[0]                                                                                     ; eth_port:c_eth0|eth_rx:c_rx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0                                                                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.473      ;
; 0.147 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[2]                                                                                     ; eth_port:c_eth0|eth_rx:c_rx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0                                                                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.477      ;
; 0.151 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ib24:auto_generated|ram_block1a3~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.492      ;
; 0.152 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[5]                                                                                     ; eth_port:c_eth0|eth_rx:c_rx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0                                                                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.482      ;
; 0.153 ; ringbuffer:c_eth0_rb|rd_ptr[4]                                                                                                               ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.478      ;
; 0.153 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[1]                                                                                 ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0                                                                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.480      ;
; 0.154 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[10]                                                                                ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0                                                                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.481      ;
; 0.155 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ib24:auto_generated|ram_block1a5~porta_datain_reg0  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.486      ;
; 0.156 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[4]                                                                                     ; eth_port:c_eth0|eth_rx:c_rx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a4~porta_address_reg0                                                                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.485      ;
; 0.158 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[4]                                                                                     ; eth_port:c_eth0|eth_rx:c_rx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0                                                                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.488      ;
; 0.158 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[9]                                                                                     ; eth_port:c_eth0|eth_rx:c_rx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0                                                                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.488      ;
; 0.158 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[3]                                                                                     ; eth_port:c_eth0|eth_rx:c_rx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a4~porta_address_reg0                                                                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.487      ;
; 0.159 ; ringbuffer:c_eth1_rb|wr_ptr[0]                                                                                                               ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_address_reg0                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.486      ;
; 0.159 ; ringbuffer:c_eth0_rb|rd_ptr[1]                                                                                                               ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.484      ;
; 0.160 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[8]                                                                                     ; eth_port:c_eth0|eth_rx:c_rx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0                                                                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.490      ;
; 0.161 ; ringbuffer:c_eth1_rb|wr_ptr[3]                                                                                                               ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_address_reg0                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.488      ;
; 0.161 ; ringbuffer:c_eth1_rb|wr_ptr[5]                                                                                                               ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_address_reg0                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.488      ;
; 0.162 ; ringbuffer:c_eth1_rb|rd_ptr[1]                                                                                                               ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.487      ;
; 0.163 ; ringbuffer:c_eth1_rb|rd_ptr[2]                                                                                                               ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.489      ;
; 0.164 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ib24:auto_generated|ram_block1a9~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.491      ;
; 0.164 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[1]                                                                                 ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a4~porta_address_reg0                                                                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.492      ;
; 0.164 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[3]                                                                                     ; eth_port:c_eth0|eth_rx:c_rx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0                                                                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.494      ;
; 0.165 ; ringbuffer:c_eth1_rb|wr_ptr[7]                                                                                                               ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_address_reg0                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.492      ;
; 0.165 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[6]                                                                                     ; eth_port:c_eth0|eth_rx:c_rx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0                                                                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.495      ;
; 0.166 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[2]                                                                                 ; eth_port:c_eth1|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a4~porta_address_reg0                                                                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.489      ;
; 0.166 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[1]                                                                                     ; eth_port:c_eth0|eth_rx:c_rx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0                                                                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.496      ;
; 0.167 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ib24:auto_generated|ram_block1a9~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.494      ;
; 0.167 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[2]                                                                                 ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0                                                                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.494      ;
; 0.167 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[7]                                                                                 ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0                                                                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.494      ;
; 0.168 ; ringbuffer:c_eth1_rb|rd_ptr[3]                                                                                                               ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.494      ;
; 0.168 ; ringbuffer:c_eth1_rb|wr_ptr[6]                                                                                                               ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_address_reg0                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.495      ;
; 0.169 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[0]                                                                                 ; eth_port:c_eth1|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0                                                                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.492      ;
; 0.169 ; ringbuffer:c_eth1_rb|wr_ptr[8]                                                                                                               ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_address_reg0                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.496      ;
; 0.169 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[0]                                                                                 ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0                                                                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.496      ;
; 0.169 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[9]                                                                                 ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0                                                                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.496      ;
; 0.170 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[5]                                                                                 ; eth_port:c_eth1|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a4~porta_address_reg0                                                                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.493      ;
; 0.170 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[6]                                                                                 ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0                                                                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.497      ;
; 0.172 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[4]                                                                                 ; eth_port:c_eth1|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a4~porta_address_reg0                                                                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.495      ;
; 0.172 ; ringbuffer:c_eth0_rb|rd_ptr[3]                                                                                                               ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.497      ;
; 0.172 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[3]                                                                                 ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0                                                                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.499      ;
; 0.173 ; ringbuffer:c_eth1_rb|rd_ptr[3]                                                                                                               ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.498      ;
; 0.174 ; ringbuffer:c_eth0_rb|rd_ptr[3]                                                                                                               ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.499      ;
; 0.174 ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[9]                                                                                     ; eth_port:c_eth0|eth_rx:c_rx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a4~porta_address_reg0                                                                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.503      ;
; 0.175 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[6]                                                                                 ; eth_port:c_eth1|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a4~porta_address_reg0                                                                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.498      ;
; 0.175 ; ringbuffer:c_eth0_rb|rd_ptr[5]                                                                                                               ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.500      ;
; 0.177 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[0]                                                                                 ; eth_port:c_eth1|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a4~porta_address_reg0                                                                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.500      ;
; 0.177 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[3]                                                                                 ; eth_port:c_eth1|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a4~porta_address_reg0                                                                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.500      ;
; 0.177 ; ringbuffer:c_eth1_rb|rd_ptr[8]                                                                                                               ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.503      ;
; 0.177 ; ringbuffer:c_eth1_rb|rd_ptr[9]                                                                                                               ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.503      ;
; 0.177 ; ringbuffer:c_eth1_rb|wr_ptr[1]                                                                                                               ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_address_reg0                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.504      ;
; 0.177 ; ringbuffer:c_eth0_rb|rd_ptr[5]                                                                                                               ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.502      ;
; 0.177 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[0]                                                                                 ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a4~porta_address_reg0                                                                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.505      ;
; 0.178 ; ringbuffer:c_eth0_rb|rd_ptr[0]                                                                                                               ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.503      ;
; 0.179 ; ringbuffer:c_eth1_rb|rd_ptr[0]                                                                                                               ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.505      ;
; 0.180 ; ringbuffer:c_eth0_rb|rd_ptr[2]                                                                                                               ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.505      ;
; 0.181 ; ringbuffer:c_eth1_rb|wr_ptr[1]                                                                                                               ; ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_address_reg0                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.507      ;
; 0.182 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[1]                                                                                 ; eth_port:c_eth1|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a4~porta_address_reg0                                                                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.505      ;
; 0.183 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][15]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ib24:auto_generated|ram_block1a15~porta_datain_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.508      ;
; 0.183 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[2]                                                                                 ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a4~porta_address_reg0                                                                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.511      ;
; 0.185 ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]                                                                                    ; eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader|cnt[0]                                                                                                                                                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.314      ;
; 0.186 ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_nlp_out                                                                                           ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_nlp_out                                                                                                                                                                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_tp_idl_out                                                                                        ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_tp_idl_out                                                                                                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; reset_ctrl:c_trigger_ctrl|r_resetn                                                                                                           ; reset_ctrl:c_trigger_ctrl|r_resetn                                                                                                                                                                                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth1|eth_rx:c_rx|rx_decoder:decoder|midcapture                                                                                    ; eth_port:c_eth1|eth_rx:c_rx|rx_decoder:decoder|midcapture                                                                                                                                                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; reset_ctrl:c_trigger_ctrl|btn                                                                                                                ; reset_ctrl:c_trigger_ctrl|btn                                                                                                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|state.NLP                                                                                           ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|state.NLP                                                                                                                                                                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|state.TP_IDL                                                                                        ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|state.TP_IDL                                                                                                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_mcn_phase                                                                                         ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_mcn_phase                                                                                                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|state.TX                                                                                            ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|state.TX                                                                                                                                                                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|bit_out                                                                                        ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|bit_out                                                                                                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|tx_active                                                                                     ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|tx_active                                                                                                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_LAST                                                                                 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_LAST                                                                                                                                                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IFG                                                                                     ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IFG                                                                                                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_UPPER                                                                       ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_UPPER                                                                                                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|f_first_byte                                                                                  ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|f_first_byte                                                                                                                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_mem_read_req                                                                                ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_mem_read_req                                                                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_LOAD                                                                                 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_LOAD                                                                                                                                                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_LOWER                                                                       ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_LOWER                                                                                                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.IDLE                                                                                  ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.IDLE                                                                                                                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.LAST                                                                                  ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.LAST                                                                                                                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.RECEIVING                                                                             ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.RECEIVING                                                                                                                                                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.READY                                                                                 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.READY                                                                                                                                                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|packet_valid                                                                                ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|packet_valid                                                                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IDLE                                                                                    ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IDLE                                                                                                                                                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[1]                                                                                 ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[1]                                                                                                                                                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[0]                                                                                 ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[0]                                                                                                                                                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[2]                                                                                 ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[2]                                                                                                                                                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|state.IDLE                                                                                     ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|state.IDLE                                                                                                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|state.TX_BYTE_READY                                                                            ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|state.TX_BYTE_READY                                                                                                                                                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[26]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[25]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.320      ;
; 0.200 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.321      ;
; 0.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.322      ;
; 0.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.322      ;
; 0.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.322      ;
; 0.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.321      ;
; 0.202 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.323      ;
; 0.202 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.322      ;
; 0.203 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.324      ;
; 0.204 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.324      ;
; 0.204 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.325      ;
; 0.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.326      ;
; 0.206 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[12]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.326      ;
; 0.207 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.327      ;
; 0.207 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.327      ;
; 0.207 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.327      ;
; 0.207 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[12]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.327      ;
; 0.208 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.328      ;
; 0.209 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.329      ;
; 0.209 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.329      ;
; 0.211 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.332      ;
; 0.212 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.333      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                              ;
+-------+----------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                                                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 7.260 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.IDLE                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 2.679      ;
; 7.260 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.RECEIVING                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 2.679      ;
; 7.260 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.READY                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 2.679      ;
; 7.260 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.LAST                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 2.679      ;
; 7.260 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|packet_valid                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 2.679      ;
; 7.260 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[6]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 2.679      ;
; 7.260 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[3]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 2.679      ;
; 7.260 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[5]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 2.679      ;
; 7.260 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[4]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 2.679      ;
; 7.260 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[1]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 2.679      ;
; 7.260 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[2]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 2.679      ;
; 7.260 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[0]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 2.679      ;
; 7.260 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[7]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 2.679      ;
; 7.260 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[8]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 2.679      ;
; 7.260 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[9]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 2.679      ;
; 7.260 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|cnt_addr[10]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 2.679      ;
; 7.260 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|data_buf[7]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.685      ;
; 7.260 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|data_buf[6]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.685      ;
; 7.260 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|data_buf[5]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.685      ;
; 7.260 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|data_buf[4]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.685      ;
; 7.260 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|data_buf[3]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.685      ;
; 7.260 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|data_buf[2]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.685      ;
; 7.260 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|data_buf[1]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.685      ;
; 7.260 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|data_buf[0]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.685      ;
; 7.260 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[0]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 2.679      ;
; 7.260 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[1]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 2.679      ;
; 7.260 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[2]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 2.679      ;
; 7.260 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[3]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 2.679      ;
; 7.260 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[4]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 2.679      ;
; 7.260 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[5]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 2.679      ;
; 7.260 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[7]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 2.679      ;
; 7.260 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[8]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 2.679      ;
; 7.260 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[9]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 2.679      ;
; 7.260 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[10]                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 2.679      ;
; 7.260 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[6]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 2.679      ;
; 7.261 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[24] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 2.687      ;
; 7.261 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[27] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 2.688      ;
; 7.261 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[19] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.689      ;
; 7.261 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[11] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.689      ;
; 7.261 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[29] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.689      ;
; 7.261 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[21] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.689      ;
; 7.261 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[13] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.689      ;
; 7.261 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[28] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 2.687      ;
; 7.261 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[20] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 2.687      ;
; 7.261 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[12] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 2.680      ;
; 7.261 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[30] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.689      ;
; 7.261 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[22] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 2.687      ;
; 7.261 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[25] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 2.680      ;
; 7.261 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[8]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.689      ;
; 7.261 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[31] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 2.688      ;
; 7.261 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[23] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 2.688      ;
; 7.261 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[15] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 2.687      ;
; 7.261 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[7]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 2.687      ;
; 7.261 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[26] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.689      ;
; 7.261 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[18] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 2.680      ;
; 7.261 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[10] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 2.680      ;
; 7.261 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[2]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 2.680      ;
; 7.261 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[0]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 2.680      ;
; 7.261 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[17] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 2.688      ;
; 7.261 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[9]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 2.688      ;
; 7.261 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[1]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 2.687      ;
; 7.261 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[14] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 2.688      ;
; 7.261 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[6]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 2.688      ;
; 7.261 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[4]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 2.688      ;
; 7.261 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[5]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 2.688      ;
; 7.261 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[3]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.689      ;
; 7.261 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[16] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 2.680      ;
; 7.261 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[16]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 2.666      ;
; 7.261 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[17]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 2.688      ;
; 7.261 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[23]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 2.666      ;
; 7.261 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[19]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.689      ;
; 7.261 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[20]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 2.666      ;
; 7.261 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[21]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 2.666      ;
; 7.261 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[3]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.689      ;
; 7.261 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[0]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 2.687      ;
; 7.261 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[1]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 2.688      ;
; 7.261 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[26]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 2.680      ;
; 7.261 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[30]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 2.680      ;
; 7.261 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[10]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 2.680      ;
; 7.261 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[8]                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 2.680      ;
; 7.261 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[13]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 2.688      ;
; 7.261 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[17]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 2.666      ;
; 7.261 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[19]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 2.666      ;
; 7.261 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[16]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 2.666      ;
; 7.261 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[18]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 2.666      ;
; 7.261 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[23]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 2.666      ;
; 7.261 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[20]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 2.666      ;
; 7.261 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[21]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 2.666      ;
; 7.261 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[22]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 2.666      ;
; 7.261 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|sr_sipo:sipo|current_state.SIPO_DATA                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 2.665      ;
; 7.261 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|sr_sipo:sipo|cnt[0]                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 2.665      ;
; 7.261 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|sr_sipo:sipo|cnt[1]                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 2.665      ;
; 7.261 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|sr_sipo:sipo|cnt[2]                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 2.665      ;
; 7.261 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|sr_sipo:sipo|cnt[3]                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 2.665      ;
; 7.261 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM|current_state.RX_PREAMBLE              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 2.671      ;
; 7.261 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|sr_sipo:sipo|byte_buf[7]                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 2.665      ;
; 7.261 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|sr_sipo:sipo|byte_buf[6]                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 2.665      ;
; 7.261 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|sr_sipo:sipo|byte_buf[5]                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 2.665      ;
; 7.261 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|sr_sipo:sipo|byte_buf[4]                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 2.665      ;
; 7.261 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|sr_sipo:sipo|byte_buf[3]                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 2.665      ;
+-------+----------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 98.159 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.801      ;
; 98.159 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.800      ;
; 98.159 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.800      ;
; 98.159 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.800      ;
; 98.159 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.800      ;
; 98.159 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.800      ;
; 98.159 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.800      ;
; 98.159 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.801      ;
; 98.159 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.801      ;
; 98.159 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.801      ;
; 98.159 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.801      ;
; 98.159 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.800      ;
; 98.159 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.800      ;
; 98.159 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.800      ;
; 98.159 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.800      ;
; 98.159 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.801      ;
; 98.159 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.801      ;
; 98.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.779      ;
; 98.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.779      ;
; 98.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.779      ;
; 98.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.779      ;
; 98.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.779      ;
; 98.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.779      ;
; 98.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.778      ;
; 98.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.778      ;
; 98.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.778      ;
; 98.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.778      ;
; 98.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.778      ;
; 98.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.778      ;
; 98.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.778      ;
; 98.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.778      ;
; 98.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.778      ;
; 98.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.791      ;
; 98.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.791      ;
; 98.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.791      ;
; 98.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.791      ;
; 98.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.791      ;
; 98.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.791      ;
; 98.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.791      ;
; 98.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.791      ;
; 98.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.791      ;
; 98.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.791      ;
; 98.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.791      ;
; 98.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.791      ;
; 98.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.791      ;
; 98.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.791      ;
; 98.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.791      ;
; 98.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.791      ;
; 98.163 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.791      ;
; 98.163 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.791      ;
; 98.163 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.791      ;
; 98.163 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.791      ;
; 98.163 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.791      ;
; 98.163 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.791      ;
; 98.163 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.791      ;
; 98.163 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.791      ;
; 98.164 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.787      ;
; 98.164 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.793      ;
; 98.164 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.793      ;
; 98.164 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.793      ;
; 98.164 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.793      ;
; 98.164 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.793      ;
; 98.164 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.793      ;
; 98.164 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.793      ;
; 98.164 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.793      ;
; 98.164 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.791      ;
; 98.164 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.790      ;
; 98.164 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.790      ;
; 98.164 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.790      ;
; 98.164 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.790      ;
; 98.164 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.790      ;
; 98.164 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.790      ;
; 98.164 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.790      ;
; 98.164 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.790      ;
; 98.164 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[25]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.791      ;
; 98.164 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[26]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.791      ;
; 98.164 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 1.799      ;
; 98.164 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.792      ;
; 98.164 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.792      ;
; 98.164 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.792      ;
; 98.164 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.792      ;
; 98.164 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.792      ;
; 98.164 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.792      ;
; 98.164 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.792      ;
; 98.164 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.792      ;
; 98.164 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 1.799      ;
; 98.164 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 1.799      ;
; 98.164 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 1.799      ;
; 98.164 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 1.799      ;
; 98.164 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 1.799      ;
; 98.164 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 1.799      ;
; 98.164 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 1.799      ;
; 98.164 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 1.799      ;
; 98.164 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 1.799      ;
; 98.164 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.782      ;
; 98.164 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.782      ;
; 98.164 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.782      ;
; 98.164 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.782      ;
; 98.164 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.782      ;
; 98.164 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.782      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.714 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.842      ;
; 0.798 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.927      ;
; 0.798 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.927      ;
; 0.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.993      ;
; 0.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.993      ;
; 0.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.993      ;
; 0.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.993      ;
; 0.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.993      ;
; 0.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.993      ;
; 0.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.993      ;
; 0.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.993      ;
; 0.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.993      ;
; 0.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.993      ;
; 0.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.993      ;
; 0.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.993      ;
; 0.961 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.090      ;
; 0.961 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.090      ;
; 0.961 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.090      ;
; 0.961 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.090      ;
; 0.961 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.090      ;
; 0.961 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.090      ;
; 0.961 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.090      ;
; 0.970 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.100      ;
; 0.970 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.100      ;
; 0.970 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.100      ;
; 0.970 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.100      ;
; 0.970 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.100      ;
; 0.970 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.100      ;
; 0.970 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.100      ;
; 0.970 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.100      ;
; 0.970 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.100      ;
; 0.970 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.100      ;
; 0.970 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.100      ;
; 0.970 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.100      ;
; 0.970 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.100      ;
; 0.970 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.100      ;
; 1.153 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.286      ;
; 1.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.610      ;
; 1.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.610      ;
; 1.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.610      ;
; 1.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.610      ;
; 1.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.610      ;
; 1.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.610      ;
; 1.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.603      ;
; 1.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.603      ;
; 1.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.603      ;
; 1.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.603      ;
; 1.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.603      ;
; 1.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.603      ;
; 1.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.603      ;
; 1.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.603      ;
; 1.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.594      ;
; 1.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.594      ;
; 1.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[25]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.594      ;
; 1.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[26]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.594      ;
; 1.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.594      ;
; 1.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.594      ;
; 1.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.600      ;
; 1.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.600      ;
; 1.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.600      ;
; 1.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.600      ;
; 1.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.600      ;
; 1.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.600      ;
; 1.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.600      ;
; 1.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.600      ;
; 1.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.600      ;
; 1.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.600      ;
; 1.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.600      ;
; 1.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.600      ;
; 1.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.600      ;
; 1.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.600      ;
; 1.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.600      ;
; 1.481 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.619      ;
; 1.481 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.618      ;
; 1.481 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.610      ;
; 1.481 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.597      ;
; 1.481 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.597      ;
; 1.481 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.597      ;
; 1.481 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.597      ;
; 1.481 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.597      ;
; 1.481 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.597      ;
; 1.481 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.610      ;
; 1.481 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.610      ;
; 1.481 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.610      ;
; 1.481 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.610      ;
; 1.481 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.610      ;
; 1.481 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.610      ;
; 1.481 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.610      ;
; 1.481 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.610      ;
; 1.481 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.610      ;
; 1.481 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.609      ;
; 1.481 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.609      ;
; 1.481 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.609      ;
; 1.481 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.609      ;
; 1.481 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.609      ;
; 1.481 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.618      ;
; 1.481 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.618      ;
; 1.481 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.618      ;
; 1.481 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.618      ;
; 1.481 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.618      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                               ;
+-------+----------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                                                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 2.197 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|fcs_reg                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 2.315      ;
; 2.197 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|finalcount                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 2.315      ;
; 2.197 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|final                                 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 2.315      ;
; 2.198 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[25]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 2.317      ;
; 2.198 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[24]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 2.317      ;
; 2.198 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[29]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 2.317      ;
; 2.198 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[28]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 2.317      ;
; 2.198 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[27]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 2.317      ;
; 2.198 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[31]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 2.317      ;
; 2.198 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[25]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 2.317      ;
; 2.198 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[27]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 2.317      ;
; 2.198 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[26]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 2.317      ;
; 2.198 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[24]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 2.317      ;
; 2.198 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[28]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 2.317      ;
; 2.198 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[30]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 2.317      ;
; 2.198 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[29]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 2.317      ;
; 2.198 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[31]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 2.317      ;
; 2.198 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[27] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.020      ; 2.302      ;
; 2.198 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[6]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.020      ; 2.302      ;
; 2.198 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[21] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.020      ; 2.302      ;
; 2.198 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[13] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.020      ; 2.302      ;
; 2.198 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[5]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.020      ; 2.302      ;
; 2.198 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[17] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.020      ; 2.302      ;
; 2.198 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[9]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.020      ; 2.302      ;
; 2.198 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[1]  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.020      ; 2.302      ;
; 2.198 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core|crc_in_signal[31] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.020      ; 2.302      ;
; 2.198 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[31]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 2.305      ;
; 2.198 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[29]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 2.305      ;
; 2.198 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[28]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 2.305      ;
; 2.198 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[30]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 2.305      ;
; 2.198 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[27]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 2.305      ;
; 2.198 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[26]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 2.305      ;
; 2.198 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[25]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 2.305      ;
; 2.198 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[24]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 2.305      ;
; 2.198 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[23]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.018      ; 2.300      ;
; 2.198 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[20]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.018      ; 2.300      ;
; 2.198 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[21]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.018      ; 2.300      ;
; 2.198 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[22]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.018      ; 2.300      ;
; 2.198 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[19]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.018      ; 2.300      ;
; 2.198 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[16]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.018      ; 2.300      ;
; 2.198 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[18]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.018      ; 2.300      ;
; 2.198 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[17]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.018      ; 2.300      ;
; 2.198 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_existing[31]                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 2.305      ;
; 2.198 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[28]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 2.305      ;
; 2.198 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[29]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 2.305      ;
; 2.198 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[30]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 2.305      ;
; 2.198 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[17]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.018      ; 2.300      ;
; 2.198 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[16]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.018      ; 2.300      ;
; 2.198 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[18]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.018      ; 2.300      ;
; 2.198 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[19]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.018      ; 2.300      ;
; 2.198 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[21]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.018      ; 2.300      ;
; 2.198 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[24]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 2.305      ;
; 2.198 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[27]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 2.305      ;
; 2.198 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|crc_reg[13]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.018      ; 2.300      ;
; 2.199 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[10]                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 2.310      ;
; 2.199 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[9]                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 2.310      ;
; 2.199 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[8]                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 2.310      ;
; 2.199 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[7]                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 2.310      ;
; 2.199 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[6]                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 2.310      ;
; 2.199 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[5]                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 2.310      ;
; 2.199 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[4]                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 2.310      ;
; 2.199 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[2]                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 2.310      ;
; 2.199 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[3]                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 2.310      ;
; 2.199 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[0]                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 2.310      ;
; 2.199 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[1]                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 2.310      ;
; 2.200 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_nlp_out                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 2.319      ;
; 2.200 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_tp_idl_out                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 2.319      ;
; 2.200 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|state.IDLE                                 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 2.319      ;
; 2.200 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|state.NLP                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 2.319      ;
; 2.200 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|state.TP_IDL_WAIT                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 2.319      ;
; 2.200 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|state.TP_IDL                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 2.319      ;
; 2.200 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[2]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 2.319      ;
; 2.200 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[0]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 2.319      ;
; 2.200 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[3]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 2.319      ;
; 2.200 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[1]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 2.319      ;
; 2.200 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[4]                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 2.319      ;
; 2.200 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_mcn_phase                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 2.319      ;
; 2.200 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|state.TX                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 2.319      ;
; 2.201 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[9]                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 2.319      ;
; 2.201 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[8]                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 2.319      ;
; 2.201 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[7]                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 2.319      ;
; 2.201 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[6]                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 2.319      ;
; 2.201 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[5]                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 2.319      ;
; 2.201 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[4]                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 2.319      ;
; 2.201 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[3]                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 2.319      ;
; 2.201 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[2]                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 2.319      ;
; 2.201 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[1]                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 2.319      ;
; 2.201 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[0]                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 2.319      ;
; 2.201 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy|r_mcn_bit_in                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 2.319      ;
; 2.201 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|bit_out                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 2.318      ;
; 2.201 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[0]                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 2.318      ;
; 2.201 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[1]                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 2.318      ;
; 2.201 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[2]                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 2.318      ;
; 2.201 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[3]                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 2.318      ;
; 2.201 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[4]                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 2.318      ;
; 2.201 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[5]                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 2.318      ;
; 2.201 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[7]                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 2.318      ;
; 2.201 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[6]                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 2.318      ;
; 2.201 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.IDLE                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 2.319      ;
; 2.201 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.LAST                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 2.319      ;
+-------+----------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 4
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 18.158 ns




+----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                            ;
+----------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                              ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                   ; 1.098  ; 0.092 ; 4.331    ; 0.714   ; 4.674               ;
;  altera_reserved_tck                               ; 41.915 ; 0.185 ; 96.070   ; 0.714   ; 49.226              ;
;  c_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.098  ; 0.092 ; 4.331    ; 2.197   ; 4.674               ;
;  main_clk                                          ; N/A    ; N/A   ; N/A      ; N/A     ; 9.423               ;
; Design-wide TNS                                    ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck                               ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  main_clk                                          ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED1                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED2                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED3                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED4                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_TX             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH0_TX             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH0_TX_EN          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH0_LED_GRN        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH0_LED_YEL        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH1_TX             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH1_TX_EN          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH1_LED_GRN        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH1_LED_YEL        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH2_TX             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH2_TX_EN          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH2_LED_GRN        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH2_LED_YEL        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH3_TX             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH3_TX_EN          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH3_LED_GRN        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH3_LED_YEL        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH4_TX             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH4_TX_EN          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH4_LED_GRN        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH4_LED_YEL        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY1                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY2                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY3                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RX                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ETH2_RX                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ETH3_RX                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ETH4_RX                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ETH0_RX                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ETH1_RX                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; MAIN_CLK                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY4                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; RESET                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED1                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; LED2                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; LED3                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; LED4                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; UART_TX             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ETH0_TX             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ETH0_TX_EN          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; ETH0_LED_GRN        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ETH0_LED_YEL        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ETH1_TX             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ETH1_TX_EN          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ETH1_LED_GRN        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ETH1_LED_YEL        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ETH2_TX             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ETH2_TX_EN          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ETH2_LED_GRN        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ETH2_LED_YEL        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ETH3_TX             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; ETH3_TX_EN          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ETH3_LED_GRN        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ETH3_LED_YEL        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ETH4_TX             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ETH4_TX_EN          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; ETH4_LED_GRN        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; ETH4_LED_YEL        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.51e-08 V                   ; 3.1 V               ; -0.011 V            ; 0.126 V                              ; 0.257 V                              ; 7.07e-10 s                  ; 1.62e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.51e-08 V                  ; 3.1 V              ; -0.011 V           ; 0.126 V                             ; 0.257 V                             ; 7.07e-10 s                 ; 1.62e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED1                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; LED2                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; LED3                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; LED4                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; UART_TX             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ETH0_TX             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; ETH0_TX_EN          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; ETH0_LED_GRN        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; ETH0_LED_YEL        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; ETH1_TX             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ETH1_TX_EN          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ETH1_LED_GRN        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ETH1_LED_YEL        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ETH2_TX             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ETH2_TX_EN          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ETH2_LED_GRN        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ETH2_LED_YEL        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ETH3_TX             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; ETH3_TX_EN          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ETH3_LED_GRN        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ETH3_LED_YEL        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ETH4_TX             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; ETH4_TX_EN          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; ETH4_LED_GRN        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; ETH4_LED_YEL        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.98e-06 V                   ; 3.09 V              ; -0.00132 V          ; 0.062 V                              ; 0.096 V                              ; 8.94e-10 s                  ; 2.09e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.98e-06 V                  ; 3.09 V             ; -0.00132 V         ; 0.062 V                             ; 0.096 V                             ; 8.94e-10 s                 ; 2.09e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED1                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LED2                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LED3                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LED4                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; UART_TX             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ETH0_TX             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; ETH0_TX_EN          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; ETH0_LED_GRN        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; ETH0_LED_YEL        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; ETH1_TX             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ETH1_TX_EN          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ETH1_LED_GRN        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ETH1_LED_YEL        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ETH2_TX             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ETH2_TX_EN          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ETH2_LED_GRN        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ETH2_LED_YEL        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ETH3_TX             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; ETH3_TX_EN          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ETH3_LED_GRN        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ETH3_LED_YEL        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ETH4_TX             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; ETH4_TX_EN          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ETH4_LED_GRN        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ETH4_LED_YEL        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                     ;
+---------------------------------------------------+---------------------------------------------------+------------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                               ; altera_reserved_tck                               ; 5688       ; 0        ; 60       ; 0        ;
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; altera_reserved_tck                               ; false path ; 0        ; 0        ; 0        ;
; altera_reserved_tck                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 69827      ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                      ;
+---------------------------------------------------+---------------------------------------------------+------------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                               ; altera_reserved_tck                               ; 5688       ; 0        ; 60       ; 0        ;
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; altera_reserved_tck                               ; false path ; 0        ; 0        ; 0        ;
; altera_reserved_tck                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 69827      ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                  ;
+---------------------------------------------------+---------------------------------------------------+------------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                               ; altera_reserved_tck                               ; 187        ; 0        ; 0        ; 0        ;
; altera_reserved_tck                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 656        ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+------------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                               ; altera_reserved_tck                               ; 187        ; 0        ; 0        ; 0        ;
; altera_reserved_tck                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 656        ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 49    ; 49   ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                            ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+
; Target                                            ; Clock                                             ; Type      ; Status      ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+
; MAIN_CLK                                          ; main_clk                                          ; Base      ; Constrained ;
; altera_reserved_tck                               ; altera_reserved_tck                               ; Base      ; Constrained ;
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Processing started: Thu Oct 16 22:06:39 2025
Info: Command: quartus_sta FPGACode -c FPGACode
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'timings.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {c_pll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {c_pll|altpll_component|auto_generated|pll1|clk[0]} {c_pll|altpll_component|auto_generated|pll1|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 1.098
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.098               0.000 c_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    41.915               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.318
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.318               0.000 c_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.452               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 4.331
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.331               0.000 c_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    96.070               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.694
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.694               0.000 altera_reserved_tck 
    Info (332119):     4.956               0.000 c_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.705
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.705               0.000 c_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.858               0.000 main_clk 
    Info (332119):    49.381               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 4 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 4
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 15.774 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 1.835
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.835               0.000 c_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    42.575               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.307
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.307               0.000 c_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.400               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 4.688
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.688               0.000 c_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    96.378               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.538
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.538               0.000 altera_reserved_tck 
    Info (332119):     4.440               0.000 c_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.674
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.674               0.000 c_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.855               0.000 main_clk 
    Info (332119):    49.226               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 4 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 4
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 16.038 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 6.127
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.127               0.000 c_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    46.717               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.092
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.092               0.000 c_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.185               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 7.260
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.260               0.000 c_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    98.159               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.714
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.714               0.000 altera_reserved_tck 
    Info (332119):     2.197               0.000 c_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.732
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.732               0.000 c_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.423               0.000 main_clk 
    Info (332119):    49.276               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 4 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 4
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 18.158 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4956 megabytes
    Info: Processing ended: Thu Oct 16 22:06:40 2025
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


