#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Jan  2 02:40:26 2021
# Process ID: 2284
# Current directory: C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3284 C:\Users\Finger_Leader\Desktop\с╡вш\code\hardwareSynthesisDesign\HardwareSynthesisDesign\HardwareSynthesisDesign\HardwareSynthesisDesign.xpr
# Log file: C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/vivado.log
# Journal file: C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign'
INFO: [Project 1-313] Project file moved from 'C:/Users/Finger_Leader/Desktop/с╡вш/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 778.957 ; gain = 168.691
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Finger_Leader\Desktop\с╡вш\code\hardwareSynthesisDesign\HardwareSynthesisDesign\HardwareSynthesisDesign\rtls\hazard_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Finger_Leader\Desktop\с╡вш\code\hardwareSynthesisDesign\HardwareSynthesisDesign\HardwareSynthesisDesign\rtls\hazard.v:]
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
generate_target Simulation [get_files C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/ip/data_ram/data_ram.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'data_ram'...
export_ip_user_files -of_objects [get_files C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/ip/data_ram/data_ram.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/ip/data_ram/data_ram.xci] -directory C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign.ip_user_files -ipstatic_source_dir C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign.cache/compile_simlib/modelsim} {questa=C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign.cache/compile_simlib/questa} {riviera=C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign.cache/compile_simlib/riviera} {activehdl=C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/ip/inst_ram/inst_ram.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_ram'...
export_ip_user_files -of_objects [get_files C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/ip/inst_ram/inst_ram.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/ip/inst_ram/inst_ram.xci] -directory C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign.ip_user_files -ipstatic_source_dir C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign.cache/compile_simlib/modelsim} {questa=C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign.cache/compile_simlib/questa} {riviera=C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign.cache/compile_simlib/riviera} {activehdl=C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/rtls/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/alu_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/aludec_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/rtls/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/rtls/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol stallE, assumed default net type wire [C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/rtls/datapath.v:175]
INFO: [VRFC 10-2458] undeclared symbol stallM, assumed default net type wire [C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/rtls/datapath.v:307]
INFO: [VRFC 10-2458] undeclared symbol stallW, assumed default net type wire [C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/rtls/datapath.v:308]
INFO: [VRFC 10-2458] undeclared symbol stallPC, assumed default net type wire [C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/rtls/datapath.v:309]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/rtls/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/rtls/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/rtls/hazard_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2458] undeclared symbol jar, assumed default net type wire [C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/maindec.v:35]
INFO: [VRFC 10-2458] undeclared symbol DataMove, assumed default net type wire [C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/maindec.v:35]
INFO: [VRFC 10-2458] undeclared symbol WriteHiLo, assumed default net type wire [C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/maindec.v:35]
INFO: [VRFC 10-2458] undeclared symbol HiorLo, assumed default net type wire [C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/maindec.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/rtls/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/rtls/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/rtls/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/rtls/mux3x1_forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1_forward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/rtls/mux4x1_forwardD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1_forwardD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/rtls/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/rtls/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/sign_extend_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/rtls/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/rtls/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
"xelab -wto 283e5f7a1a874d50be3d60533d21d466 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 283e5f7a1a874d50be3d60533d21d466 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memtoregM' [C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/rtls/datapath.v:300]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'd' [C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/rtls/datapath.v:385]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'q' [C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/rtls/datapath.v:386]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'd' [C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/rtls/datapath.v:395]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'q' [C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/rtls/datapath.v:396]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/rtls/top.v:47]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/rtls/top.v:58]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.floprc(WIDTH=8)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux4x1_forwardD
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.mux3x1_forward
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.hazard_unit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Jan  2 03:29:42 2021. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Jan  2 03:29:42 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 819.336 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.test.iram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.test.dram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 867.141 ; gain = 41.238
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 867.141 ; gain = 47.805
close [ open C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/hazard_57inst.v w ]
add_files C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/hazard_57inst.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 871.094 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/rtls/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/alu_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/aludec_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/rtls/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/rtls/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol stallE, assumed default net type wire [C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/rtls/datapath.v:175]
INFO: [VRFC 10-2458] undeclared symbol stallM, assumed default net type wire [C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/rtls/datapath.v:307]
INFO: [VRFC 10-2458] undeclared symbol stallW, assumed default net type wire [C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/rtls/datapath.v:308]
INFO: [VRFC 10-2458] undeclared symbol stallPC, assumed default net type wire [C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/rtls/datapath.v:309]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/rtls/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/rtls/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/hazard_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_57inst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2458] undeclared symbol jar, assumed default net type wire [C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/maindec.v:35]
INFO: [VRFC 10-2458] undeclared symbol DataMove, assumed default net type wire [C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/maindec.v:35]
INFO: [VRFC 10-2458] undeclared symbol WriteHiLo, assumed default net type wire [C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/maindec.v:35]
INFO: [VRFC 10-2458] undeclared symbol HiorLo, assumed default net type wire [C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/maindec.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/rtls/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/rtls/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/rtls/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/rtls/mux3x1_forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1_forward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/rtls/mux4x1_forwardD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1_forwardD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/rtls/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/rtls/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/sign_extend_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/rtls/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/rtls/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
"xelab -wto 283e5f7a1a874d50be3d60533d21d466 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 283e5f7a1a874d50be3d60533d21d466 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memtoregM' [C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/rtls/datapath.v:300]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'd' [C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/rtls/datapath.v:385]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'q' [C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/rtls/datapath.v:386]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'd' [C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/rtls/datapath.v:395]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'q' [C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/rtls/datapath.v:396]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/rtls/top.v:47]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/rtls/top.v:58]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.floprc(WIDTH=8)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux4x1_forwardD
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.mux3x1_forward
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.hazard_57inst
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.test.iram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.test.dram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 871.094 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/rtls/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/alu_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/aludec_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/rtls/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/rtls/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol stallE, assumed default net type wire [C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/rtls/datapath.v:175]
INFO: [VRFC 10-2458] undeclared symbol stallM, assumed default net type wire [C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/rtls/datapath.v:307]
INFO: [VRFC 10-2458] undeclared symbol stallW, assumed default net type wire [C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/rtls/datapath.v:308]
INFO: [VRFC 10-2458] undeclared symbol stallPC, assumed default net type wire [C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/rtls/datapath.v:309]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/rtls/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/rtls/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/rtls/hazard_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2458] undeclared symbol jar, assumed default net type wire [C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/maindec.v:35]
INFO: [VRFC 10-2458] undeclared symbol DataMove, assumed default net type wire [C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/maindec.v:35]
INFO: [VRFC 10-2458] undeclared symbol WriteHiLo, assumed default net type wire [C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/maindec.v:35]
INFO: [VRFC 10-2458] undeclared symbol HiorLo, assumed default net type wire [C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/maindec.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/rtls/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/rtls/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/rtls/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/rtls/mux3x1_forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1_forward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/rtls/mux4x1_forwardD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1_forwardD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/rtls/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/rtls/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/sign_extend_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/rtls/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/rtls/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
"xelab -wto 283e5f7a1a874d50be3d60533d21d466 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 283e5f7a1a874d50be3d60533d21d466 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memtoregM' [C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/rtls/datapath.v:300]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'd' [C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/rtls/datapath.v:385]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'q' [C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/rtls/datapath.v:386]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'd' [C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/rtls/datapath.v:395]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'q' [C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/rtls/datapath.v:396]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/rtls/top.v:47]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/rtls/top.v:58]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.floprc(WIDTH=8)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux4x1_forwardD
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.mux3x1_forward
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.hazard_unit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.test.iram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.test.dram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 871.094 ; gain = 0.000
update_compile_order -fileset sources_1
add_files -norecurse C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/rtls/cp0_reg.v
update_compile_order -fileset sources_1
add_files -norecurse C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/rtls/div.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jan  2 04:34:44 2021...
