// Seed: 1153667414
module module_0 ();
  assign id_1 = 1;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
module module_1 (
    output supply1 id_0,
    input wor id_1,
    input wor id_2,
    output tri1 id_3,
    input wire id_4,
    input wor id_5,
    output wire id_6,
    input uwire id_7,
    output uwire id_8,
    input tri0 id_9,
    input supply1 id_10,
    output tri id_11
);
  assign id_3 = id_4;
  wire id_13;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_5;
endmodule
