// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module jpeg2bmp_ChenIDct_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        QuantBuff_address0,
        QuantBuff_ce0,
        QuantBuff_q0,
        QuantBuff_address1,
        QuantBuff_ce1,
        QuantBuff_q1,
        IDCTBuff_address0,
        IDCTBuff_ce0,
        IDCTBuff_we0,
        IDCTBuff_d0,
        IDCTBuff_q0,
        IDCTBuff_address1,
        IDCTBuff_ce1,
        IDCTBuff_we1,
        IDCTBuff_d1,
        IDCTBuff_q1,
        y
);

parameter    ap_ST_fsm_state1 = 6'd1;
parameter    ap_ST_fsm_state2 = 6'd2;
parameter    ap_ST_fsm_state3 = 6'd4;
parameter    ap_ST_fsm_state4 = 6'd8;
parameter    ap_ST_fsm_state5 = 6'd16;
parameter    ap_ST_fsm_state6 = 6'd32;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [5:0] QuantBuff_address0;
output   QuantBuff_ce0;
input  [31:0] QuantBuff_q0;
output  [5:0] QuantBuff_address1;
output   QuantBuff_ce1;
input  [31:0] QuantBuff_q1;
output  [8:0] IDCTBuff_address0;
output   IDCTBuff_ce0;
output   IDCTBuff_we0;
output  [31:0] IDCTBuff_d0;
input  [31:0] IDCTBuff_q0;
output  [8:0] IDCTBuff_address1;
output   IDCTBuff_ce1;
output   IDCTBuff_we1;
output  [31:0] IDCTBuff_d1;
input  [31:0] IDCTBuff_q1;
input  [9:0] y;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[8:0] IDCTBuff_address0;
reg IDCTBuff_ce0;
reg IDCTBuff_we0;
reg[31:0] IDCTBuff_d0;
reg IDCTBuff_ce1;
reg IDCTBuff_we1;

(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire    grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_ap_start;
wire    grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_ap_done;
wire    grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_ap_idle;
wire    grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_ap_ready;
wire   [5:0] grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_QuantBuff_address0;
wire    grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_QuantBuff_ce0;
wire   [5:0] grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_QuantBuff_address1;
wire    grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_QuantBuff_ce1;
wire   [8:0] grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_IDCTBuff_address0;
wire    grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_IDCTBuff_ce0;
wire    grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_IDCTBuff_we0;
wire   [31:0] grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_IDCTBuff_d0;
wire  signed [31:0] grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_grp_fu_51_p_din0;
wire   [7:0] grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_grp_fu_51_p_din1;
wire    grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_grp_fu_51_p_ce;
wire  signed [31:0] grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_grp_fu_55_p_din0;
wire   [9:0] grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_grp_fu_55_p_din1;
wire    grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_grp_fu_55_p_ce;
wire  signed [31:0] grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_grp_fu_59_p_din0;
wire   [9:0] grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_grp_fu_59_p_din1;
wire    grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_grp_fu_59_p_ce;
wire  signed [31:0] grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_grp_fu_63_p_din0;
wire  signed [9:0] grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_grp_fu_63_p_din1;
wire    grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_grp_fu_63_p_ce;
wire    grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_ap_start;
wire    grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_ap_done;
wire    grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_ap_idle;
wire    grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_ap_ready;
wire   [8:0] grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_IDCTBuff_address0;
wire    grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_IDCTBuff_ce0;
wire    grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_IDCTBuff_we0;
wire   [31:0] grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_IDCTBuff_d0;
wire   [8:0] grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_IDCTBuff_address1;
wire    grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_IDCTBuff_ce1;
wire    grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_IDCTBuff_we1;
wire   [31:0] grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_IDCTBuff_d1;
wire  signed [31:0] grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_grp_fu_51_p_din0;
wire   [7:0] grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_grp_fu_51_p_din1;
wire    grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_grp_fu_51_p_ce;
wire  signed [31:0] grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_grp_fu_55_p_din0;
wire   [9:0] grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_grp_fu_55_p_din1;
wire    grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_grp_fu_55_p_ce;
wire  signed [31:0] grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_grp_fu_59_p_din0;
wire   [9:0] grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_grp_fu_59_p_din1;
wire    grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_grp_fu_59_p_ce;
wire  signed [31:0] grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_grp_fu_63_p_din0;
wire  signed [9:0] grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_grp_fu_63_p_din1;
wire    grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_grp_fu_63_p_ce;
wire    grp_ChenIDct_1_Pipeline_VITIS_LOOP_312_3_fu_37_ap_start;
wire    grp_ChenIDct_1_Pipeline_VITIS_LOOP_312_3_fu_37_ap_done;
wire    grp_ChenIDct_1_Pipeline_VITIS_LOOP_312_3_fu_37_ap_idle;
wire    grp_ChenIDct_1_Pipeline_VITIS_LOOP_312_3_fu_37_ap_ready;
wire   [8:0] grp_ChenIDct_1_Pipeline_VITIS_LOOP_312_3_fu_37_IDCTBuff_address0;
wire    grp_ChenIDct_1_Pipeline_VITIS_LOOP_312_3_fu_37_IDCTBuff_ce0;
wire    grp_ChenIDct_1_Pipeline_VITIS_LOOP_312_3_fu_37_IDCTBuff_we0;
wire   [31:0] grp_ChenIDct_1_Pipeline_VITIS_LOOP_312_3_fu_37_IDCTBuff_d0;
reg    grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_ap_start_reg;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
reg    grp_ChenIDct_1_Pipeline_VITIS_LOOP_312_3_fu_37_ap_start_reg;
reg   [5:0] ap_NS_fsm;
wire    ap_NS_fsm_state5;
wire    ap_CS_fsm_state6;
wire   [39:0] grp_fu_51_p2;
reg  signed [31:0] grp_fu_51_p0;
reg   [7:0] grp_fu_51_p1;
reg    grp_fu_51_ce;
wire   [40:0] grp_fu_55_p2;
reg  signed [31:0] grp_fu_55_p0;
reg   [9:0] grp_fu_55_p1;
reg    grp_fu_55_ce;
wire   [40:0] grp_fu_59_p2;
reg  signed [31:0] grp_fu_59_p0;
reg   [9:0] grp_fu_59_p1;
reg    grp_fu_59_ce;
wire   [40:0] grp_fu_63_p2;
reg  signed [31:0] grp_fu_63_p0;
reg  signed [9:0] grp_fu_63_p1;
reg    grp_fu_63_ce;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 6'd1;
#0 grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_ap_start_reg = 1'b0;
#0 grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_ap_start_reg = 1'b0;
#0 grp_ChenIDct_1_Pipeline_VITIS_LOOP_312_3_fu_37_ap_start_reg = 1'b0;
end

jpeg2bmp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1 grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_ap_start),
    .ap_done(grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_ap_done),
    .ap_idle(grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_ap_idle),
    .ap_ready(grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_ap_ready),
    .QuantBuff_address0(grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_QuantBuff_address0),
    .QuantBuff_ce0(grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_QuantBuff_ce0),
    .QuantBuff_q0(QuantBuff_q0),
    .QuantBuff_address1(grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_QuantBuff_address1),
    .QuantBuff_ce1(grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_QuantBuff_ce1),
    .QuantBuff_q1(QuantBuff_q1),
    .y(y),
    .IDCTBuff_address0(grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_IDCTBuff_address0),
    .IDCTBuff_ce0(grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_IDCTBuff_ce0),
    .IDCTBuff_we0(grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_IDCTBuff_we0),
    .IDCTBuff_d0(grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_IDCTBuff_d0),
    .grp_fu_51_p_din0(grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_grp_fu_51_p_din0),
    .grp_fu_51_p_din1(grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_grp_fu_51_p_din1),
    .grp_fu_51_p_dout0(grp_fu_51_p2),
    .grp_fu_51_p_ce(grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_grp_fu_51_p_ce),
    .grp_fu_55_p_din0(grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_grp_fu_55_p_din0),
    .grp_fu_55_p_din1(grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_grp_fu_55_p_din1),
    .grp_fu_55_p_dout0(grp_fu_55_p2),
    .grp_fu_55_p_ce(grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_grp_fu_55_p_ce),
    .grp_fu_59_p_din0(grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_grp_fu_59_p_din0),
    .grp_fu_59_p_din1(grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_grp_fu_59_p_din1),
    .grp_fu_59_p_dout0(grp_fu_59_p2),
    .grp_fu_59_p_ce(grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_grp_fu_59_p_ce),
    .grp_fu_63_p_din0(grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_grp_fu_63_p_din0),
    .grp_fu_63_p_din1(grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_grp_fu_63_p_din1),
    .grp_fu_63_p_dout0(grp_fu_63_p2),
    .grp_fu_63_p_ce(grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_grp_fu_63_p_ce)
);

jpeg2bmp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2 grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_ap_start),
    .ap_done(grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_ap_done),
    .ap_idle(grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_ap_idle),
    .ap_ready(grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_ap_ready),
    .y(y),
    .IDCTBuff_address0(grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_IDCTBuff_address0),
    .IDCTBuff_ce0(grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_IDCTBuff_ce0),
    .IDCTBuff_we0(grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_IDCTBuff_we0),
    .IDCTBuff_d0(grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_IDCTBuff_d0),
    .IDCTBuff_q0(IDCTBuff_q0),
    .IDCTBuff_address1(grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_IDCTBuff_address1),
    .IDCTBuff_ce1(grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_IDCTBuff_ce1),
    .IDCTBuff_we1(grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_IDCTBuff_we1),
    .IDCTBuff_d1(grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_IDCTBuff_d1),
    .IDCTBuff_q1(IDCTBuff_q1),
    .grp_fu_51_p_din0(grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_grp_fu_51_p_din0),
    .grp_fu_51_p_din1(grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_grp_fu_51_p_din1),
    .grp_fu_51_p_dout0(grp_fu_51_p2),
    .grp_fu_51_p_ce(grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_grp_fu_51_p_ce),
    .grp_fu_55_p_din0(grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_grp_fu_55_p_din0),
    .grp_fu_55_p_din1(grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_grp_fu_55_p_din1),
    .grp_fu_55_p_dout0(grp_fu_55_p2),
    .grp_fu_55_p_ce(grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_grp_fu_55_p_ce),
    .grp_fu_59_p_din0(grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_grp_fu_59_p_din0),
    .grp_fu_59_p_din1(grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_grp_fu_59_p_din1),
    .grp_fu_59_p_dout0(grp_fu_59_p2),
    .grp_fu_59_p_ce(grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_grp_fu_59_p_ce),
    .grp_fu_63_p_din0(grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_grp_fu_63_p_din0),
    .grp_fu_63_p_din1(grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_grp_fu_63_p_din1),
    .grp_fu_63_p_dout0(grp_fu_63_p2),
    .grp_fu_63_p_ce(grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_grp_fu_63_p_ce)
);

jpeg2bmp_ChenIDct_1_Pipeline_VITIS_LOOP_312_3 grp_ChenIDct_1_Pipeline_VITIS_LOOP_312_3_fu_37(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_ChenIDct_1_Pipeline_VITIS_LOOP_312_3_fu_37_ap_start),
    .ap_done(grp_ChenIDct_1_Pipeline_VITIS_LOOP_312_3_fu_37_ap_done),
    .ap_idle(grp_ChenIDct_1_Pipeline_VITIS_LOOP_312_3_fu_37_ap_idle),
    .ap_ready(grp_ChenIDct_1_Pipeline_VITIS_LOOP_312_3_fu_37_ap_ready),
    .y(y),
    .IDCTBuff_address0(grp_ChenIDct_1_Pipeline_VITIS_LOOP_312_3_fu_37_IDCTBuff_address0),
    .IDCTBuff_ce0(grp_ChenIDct_1_Pipeline_VITIS_LOOP_312_3_fu_37_IDCTBuff_ce0),
    .IDCTBuff_we0(grp_ChenIDct_1_Pipeline_VITIS_LOOP_312_3_fu_37_IDCTBuff_we0),
    .IDCTBuff_d0(grp_ChenIDct_1_Pipeline_VITIS_LOOP_312_3_fu_37_IDCTBuff_d0),
    .IDCTBuff_q0(IDCTBuff_q0)
);

jpeg2bmp_mul_32s_8ns_40_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 40 ))
mul_32s_8ns_40_2_1_U163(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_51_p0),
    .din1(grp_fu_51_p1),
    .ce(grp_fu_51_ce),
    .dout(grp_fu_51_p2)
);

jpeg2bmp_mul_32s_10ns_41_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 41 ))
mul_32s_10ns_41_2_1_U164(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_55_p0),
    .din1(grp_fu_55_p1),
    .ce(grp_fu_55_ce),
    .dout(grp_fu_55_p2)
);

jpeg2bmp_mul_32s_10ns_41_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 41 ))
mul_32s_10ns_41_2_1_U165(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_59_p0),
    .din1(grp_fu_59_p1),
    .ce(grp_fu_59_ce),
    .dout(grp_fu_59_p2)
);

jpeg2bmp_mul_32s_10s_41_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 41 ))
mul_32s_10s_41_2_1_U166(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_63_p0),
    .din1(grp_fu_63_p1),
    .ce(grp_fu_63_ce),
    .dout(grp_fu_63_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_ap_start_reg <= 1'b1;
        end else if ((grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_ap_ready == 1'b1)) begin
            grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_ap_start_reg <= 1'b1;
        end else if ((grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_ap_ready == 1'b1)) begin
            grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_ChenIDct_1_Pipeline_VITIS_LOOP_312_3_fu_37_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_NS_fsm_state5) & (1'b1 == ap_CS_fsm_state4))) begin
            grp_ChenIDct_1_Pipeline_VITIS_LOOP_312_3_fu_37_ap_start_reg <= 1'b1;
        end else if ((grp_ChenIDct_1_Pipeline_VITIS_LOOP_312_3_fu_37_ap_ready == 1'b1)) begin
            grp_ChenIDct_1_Pipeline_VITIS_LOOP_312_3_fu_37_ap_start_reg <= 1'b0;
        end
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        IDCTBuff_address0 = grp_ChenIDct_1_Pipeline_VITIS_LOOP_312_3_fu_37_IDCTBuff_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        IDCTBuff_address0 = grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_IDCTBuff_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        IDCTBuff_address0 = grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_IDCTBuff_address0;
    end else begin
        IDCTBuff_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        IDCTBuff_ce0 = grp_ChenIDct_1_Pipeline_VITIS_LOOP_312_3_fu_37_IDCTBuff_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        IDCTBuff_ce0 = grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_IDCTBuff_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        IDCTBuff_ce0 = grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_IDCTBuff_ce0;
    end else begin
        IDCTBuff_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        IDCTBuff_ce1 = grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_IDCTBuff_ce1;
    end else begin
        IDCTBuff_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        IDCTBuff_d0 = grp_ChenIDct_1_Pipeline_VITIS_LOOP_312_3_fu_37_IDCTBuff_d0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        IDCTBuff_d0 = grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_IDCTBuff_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        IDCTBuff_d0 = grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_IDCTBuff_d0;
    end else begin
        IDCTBuff_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        IDCTBuff_we0 = grp_ChenIDct_1_Pipeline_VITIS_LOOP_312_3_fu_37_IDCTBuff_we0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        IDCTBuff_we0 = grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_IDCTBuff_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        IDCTBuff_we0 = grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_IDCTBuff_we0;
    end else begin
        IDCTBuff_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        IDCTBuff_we1 = grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_IDCTBuff_we1;
    end else begin
        IDCTBuff_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((grp_ChenIDct_1_Pipeline_VITIS_LOOP_312_3_fu_37_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)) | ((1'b1 == ap_CS_fsm_state6) & (grp_ChenIDct_1_Pipeline_VITIS_LOOP_312_3_fu_37_ap_done == 1'b1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) & (grp_ChenIDct_1_Pipeline_VITIS_LOOP_312_3_fu_37_ap_done == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_51_ce = grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_grp_fu_51_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_51_ce = grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_grp_fu_51_p_ce;
    end else begin
        grp_fu_51_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_51_p0 = grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_grp_fu_51_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_51_p0 = grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_grp_fu_51_p_din0;
    end else begin
        grp_fu_51_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_51_p1 = grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_grp_fu_51_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_51_p1 = grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_grp_fu_51_p_din1;
    end else begin
        grp_fu_51_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_55_ce = grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_grp_fu_55_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_55_ce = grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_grp_fu_55_p_ce;
    end else begin
        grp_fu_55_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_55_p0 = grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_grp_fu_55_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_55_p0 = grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_grp_fu_55_p_din0;
    end else begin
        grp_fu_55_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_55_p1 = grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_grp_fu_55_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_55_p1 = grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_grp_fu_55_p_din1;
    end else begin
        grp_fu_55_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_59_ce = grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_grp_fu_59_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_59_ce = grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_grp_fu_59_p_ce;
    end else begin
        grp_fu_59_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_59_p0 = grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_grp_fu_59_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_59_p0 = grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_grp_fu_59_p_din0;
    end else begin
        grp_fu_59_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_59_p1 = grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_grp_fu_59_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_59_p1 = grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_grp_fu_59_p_din1;
    end else begin
        grp_fu_59_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_63_ce = grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_grp_fu_63_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_63_ce = grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_grp_fu_63_p_ce;
    end else begin
        grp_fu_63_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_63_p0 = grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_grp_fu_63_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_63_p0 = grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_grp_fu_63_p_din0;
    end else begin
        grp_fu_63_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_63_p1 = grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_grp_fu_63_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_63_p1 = grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_grp_fu_63_p_din1;
    end else begin
        grp_fu_63_p1 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (grp_ChenIDct_1_Pipeline_VITIS_LOOP_312_3_fu_37_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign IDCTBuff_address1 = grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_IDCTBuff_address1;

assign IDCTBuff_d1 = grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_IDCTBuff_d1;

assign QuantBuff_address0 = grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_QuantBuff_address0;

assign QuantBuff_address1 = grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_QuantBuff_address1;

assign QuantBuff_ce0 = grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_QuantBuff_ce0;

assign QuantBuff_ce1 = grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_QuantBuff_ce1;

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_NS_fsm_state5 = ap_NS_fsm[32'd4];

assign grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_ap_start = grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_ap_start_reg;

assign grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_ap_start = grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_ap_start_reg;

assign grp_ChenIDct_1_Pipeline_VITIS_LOOP_312_3_fu_37_ap_start = grp_ChenIDct_1_Pipeline_VITIS_LOOP_312_3_fu_37_ap_start_reg;

endmodule //jpeg2bmp_ChenIDct_1
