
---------- Begin Simulation Statistics ----------
final_tick                                 2662451000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 157216                       # Simulator instruction rate (inst/s)
host_mem_usage                                8655076                       # Number of bytes of host memory used
host_op_rate                                   169175                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    51.29                       # Real time elapsed on the host
host_tick_rate                               51914370                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8062873                       # Number of instructions simulated
sim_ops                                       8676193                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002662                       # Number of seconds simulated
sim_ticks                                  2662451000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   4131351                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3562401                       # number of cc regfile writes
system.cpu.committedInsts                     8062873                       # Number of Instructions Simulated
system.cpu.committedOps                       8676193                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.660423                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.660423                       # CPI: Total CPI of All Threads
system.cpu.dcache.MSHRs.leapFrogMisses             20                       # number of false blocks from MSHR
system.cpu.icache.MSHRs.leapFrogMisses              0                       # number of false blocks from MSHR
system.cpu.idleCycles                          372650                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                20704                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2298976                       # Number of branches executed
system.cpu.iew.exec_nop                         42446                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.721114                       # Inst execution rate
system.cpu.iew.exec_refs                      1928240                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     665884                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  790964                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1262276                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              16397                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              6628                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               690779                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             9413157                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1262356                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             28406                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               9164767                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  14008                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 23018                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  20327                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 39607                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           1067                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        11315                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           9389                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   9400209                       # num instructions consuming a value
system.cpu.iew.wb_count                       9096423                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.516306                       # average fanout of values written-back
system.cpu.iew.wb_producers                   4853384                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.708280                       # insts written-back per cycle
system.cpu.iew.wb_sent                        9105689                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 10171400                       # number of integer regfile reads
system.cpu.int_regfile_writes                 6394496                       # number of integer regfile writes
system.cpu.ipc                               1.514182                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.514182                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             17548      0.19%      0.19% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7191129     78.22%     78.41% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  309      0.00%     78.42% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     8      0.00%     78.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     78.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     78.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                  28      0.00%     78.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc               5367      0.06%     78.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   10      0.00%     78.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 7166      0.08%     78.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                17007      0.18%     78.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                8809      0.10%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               4874      0.05%     78.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     78.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     78.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     78.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     78.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     78.89% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1270563     13.82%     92.71% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              670355      7.29%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                9193173                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       65497                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.007125                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   45418     69.34%     69.34% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     69.34% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     69.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     69.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     69.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     69.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     69.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     69.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     69.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    4      0.01%     69.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     69.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     69.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     69.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     69.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     69.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     69.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     69.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     69.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     69.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     69.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     69.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     69.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     69.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     69.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     69.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     69.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     69.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     69.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     69.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     69.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     69.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     69.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     69.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     69.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     69.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     69.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     69.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     69.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     69.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     69.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     69.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     69.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     69.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     69.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     69.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     69.35% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  14273     21.79%     91.14% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  5802      8.86%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                9148891                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           23214377                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      9013246                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           9961308                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    9354245                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   9193173                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               16466                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          694517                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              1565                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           1910                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       460428                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       4952253                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.856362                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.027473                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1800690     36.36%     36.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              842314     17.01%     53.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              829641     16.75%     70.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              470808      9.51%     79.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              339397      6.85%     86.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              322546      6.51%     93.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              161060      3.25%     96.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              143901      2.91%     99.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               41896      0.85%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4952253                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.726449                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                  92231                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads             191284                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses        83177                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes            104951                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            243822                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           208217                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1262276                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              690779                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                21805986                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   2536                       # number of misc regfile writes
system.cpu.numCycles                          5324903                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pred_regfile_reads                   17397                       # number of predicate regfile reads
system.cpu.pred_regfile_writes                   5916                       # number of predicate regfile writes
system.cpu.timesIdled                            4451                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                    72193                       # number of vector regfile reads
system.cpu.vec_regfile_writes                   57812                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    23                       # Number of system calls
system.l2.MSHRs.leapFrogMisses                      0                       # number of false blocks from MSHR
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3185                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         22660                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           23                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       122836                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          313                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       245376                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            313                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 2426105                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1758300                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             24192                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1168357                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1156894                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.018879                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  223531                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                146                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           17722                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              13640                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             4082                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1402                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts          699901                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           14556                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             19355                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples      4853708                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.794933                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.900664                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         2930669     60.38%     60.38% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1          518832     10.69%     71.07% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          197607      4.07%     75.14% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          195057      4.02%     79.16% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          113366      2.34%     81.50% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5           49594      1.02%     82.52% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          103344      2.13%     84.65% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           70546      1.45%     86.10% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          674693     13.90%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total      4853708                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted              8098761                       # Number of instructions committed
system.cpu.commit.opsCommitted                8712081                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     1784925                       # Number of memory references committed
system.cpu.commit.loads                       1153163                       # Number of loads committed
system.cpu.commit.amos                           1239                       # Number of atomic instructions committed
system.cpu.commit.membars                        1471                       # Number of memory barriers committed
system.cpu.commit.branches                    2195655                       # Number of branches committed
system.cpu.commit.vector                        78121                       # Number of committed Vector instructions.
system.cpu.commit.floating                          0                       # Number of committed floating point instructions.
system.cpu.commit.integer                     7364688                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                201875                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass        17236      0.20%      0.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu      6870589     78.86%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult          245      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv            4      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv           24      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc         4930      0.06%     79.12% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.12% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd            9      0.00%     79.12% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.12% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu         6729      0.08%     79.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp        15259      0.18%     79.37% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     79.37% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         7713      0.09%     79.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     79.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         4418      0.05%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      1153163     13.24%     92.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       631762      7.25%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total      8712081                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        674693                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      1457064                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1457064                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1457064                       # number of overall hits
system.cpu.dcache.overall_hits::total         1457064                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       216541                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         216541                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       216541                       # number of overall misses
system.cpu.dcache.overall_misses::total        216541                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   5093456749                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5093456749                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5093456749                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5093456749                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1673605                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1673605                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1673605                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1673605                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.129386                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.129386                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.129386                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.129386                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 23521.904623                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 23521.904623                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 23521.904623                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 23521.904623                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        80718                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              9163                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     8.809124                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.ghost_timestamp_misses            3                       # number of times timestamp policy causes a block to be inaccessible
system.cpu.dcache.ghost_commits                 99675                       # number of cache lines moved from ghost to main
system.cpu.dcache.same_leapfrogs                 1325                       # number of times leapfrogging occurs with a shared MSHR request
system.cpu.dcache.writebacks::.writebacks       212847                       # number of writebacks
system.cpu.dcache.writebacks::total            212847                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       100279                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       100279                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       100279                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       100279                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       116262                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       116262                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       116262                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       116262                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2190152877                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2190152877                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2190152877                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2190152877                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.069468                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.069468                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.069468                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.069468                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 18838.080172                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 18838.080172                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 18838.080172                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 18838.080172                       # average overall mshr miss latency
system.cpu.dcache.replacements                 113175                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       861706                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          861706                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       183616                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        183616                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   4237615000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4237615000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1045322                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1045322                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.175655                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.175655                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 23078.680507                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 23078.680507                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        82654                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        82654                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       100962                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       100962                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1790608000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1790608000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.096585                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.096585                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 17735.464828                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17735.464828                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       595301                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         595301                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        32767                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        32767                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    850856359                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    850856359                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       628068                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       628068                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.052171                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.052171                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 25966.867855                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 25966.867855                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        17625                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        17625                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        15142                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        15142                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    394717487                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    394717487                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.024109                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.024109                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 26067.724673                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 26067.724673                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data           57                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total           57                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data          158                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          158                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      4985390                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      4985390                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          215                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          215                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.734884                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.734884                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31553.101266                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31553.101266                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          158                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          158                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      4827390                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      4827390                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.734884                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.734884                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30553.101266                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30553.101266                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        93500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        93500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.125000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.125000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        46750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        46750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        91500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        91500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.125000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.125000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        45750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        45750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data            6                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total            6                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_misses::.cpu.data            2                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_miss_latency::.cpu.data        63000                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        63000                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_accesses::.cpu.data            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_miss_rate::.cpu.data     0.250000                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.250000                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_avg_miss_latency::.cpu.data        31500                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total        31500                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_mshr_misses::.cpu.data            2                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_miss_latency::.cpu.data        61000                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total        61000                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_rate::.cpu.data     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu.data        30500                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total        30500                       # average StoreCondReq mshr miss latency
system.cpu.dcache.SwapReq_hits::.cpu.data         1230                       # number of SwapReq hits
system.cpu.dcache.SwapReq_hits::total            1230                       # number of SwapReq hits
system.cpu.dcache.SwapReq_misses::.cpu.data            9                       # number of SwapReq misses
system.cpu.dcache.SwapReq_misses::total             9                       # number of SwapReq misses
system.cpu.dcache.SwapReq_miss_latency::.cpu.data       136000                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_miss_latency::total       136000                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_accesses::.cpu.data         1239                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_accesses::total         1239                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_miss_rate::.cpu.data     0.007264                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_miss_rate::total     0.007264                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_miss_latency::.cpu.data 15111.111111                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_avg_miss_latency::total 15111.111111                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_mshr_misses::.cpu.data            9                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_misses::total            9                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_miss_latency::.cpu.data       127000                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_latency::total       127000                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_rate::.cpu.data     0.007264                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_mshr_miss_rate::total     0.007264                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::.cpu.data 14111.111111                       # average SwapReq mshr miss latency
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::total 14111.111111                       # average SwapReq mshr miss latency
system.cpu.dcache.ghosttags.tagsinuse    -31650.562648                       # Cycle average of tags in use
system.cpu.dcache.ghosttags.total_refs              1                       # Total number of references to valid blocks.
system.cpu.dcache.ghosttags.sampled_refs            1                       # Sample count of references to valid blocks.
system.cpu.dcache.ghosttags.avg_refs                1                       # Average number of references to valid blocks.
system.cpu.dcache.ghosttags.warmup_cycle       180500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.ghosttags.occ_blocks::.cpu.data 28908.481847                       # Average occupied blocks per requestor
system.cpu.dcache.ghosttags.occ_percent::.cpu.data   903.390058                       # Average percentage of cache occupancy
system.cpu.dcache.ghosttags.occ_percent::total   903.390058                       # Average percentage of cache occupancy
system.cpu.dcache.ghosttags.occ_task_id_blocks::1024            1                       # Occupied blocks per task id
system.cpu.dcache.ghosttags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.ghosttags.occ_task_id_percent::1024     0.031250                       # Percentage of cache occupancy per task id
system.cpu.dcache.ghosttags.tag_accesses       559561                       # Number of tag accesses
system.cpu.dcache.ghosttags.data_accesses       559561                       # Number of data accesses
system.cpu.dcache.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED   2662451000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2662451000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse         -28403.084180                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1674775                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            214627                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              7.803189                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            254500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data -28403.084180                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data   -55.474774                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total   -55.474774                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          447                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          13512628                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         13512628                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2662451000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  1518011                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               1350334                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   1963666                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                 99915                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  20327                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              1145911                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  4905                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts                9559341                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 19105                       # Number of squashed instructions handled by decode
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2662451000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2662451000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            1771327                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                        9011243                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     2426105                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1394065                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       3155494                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                   50362                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                   26                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles           107                       # Number of stall cycles due to pending traps
system.cpu.fetch.icacheWaitRetryStallCycles          118                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   1620120                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 12621                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples            4952253                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.962559                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.799126                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  2735905     55.25%     55.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   405627      8.19%     63.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   383356      7.74%     71.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   116625      2.35%     73.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   345092      6.97%     80.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   128535      2.60%     83.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   211525      4.27%     87.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   100024      2.02%     89.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                   525564     10.61%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total              4952253                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.455615                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.692283                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      1610643                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1610643                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1610643                       # number of overall hits
system.cpu.icache.overall_hits::total         1610643                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         9477                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           9477                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         9477                       # number of overall misses
system.cpu.icache.overall_misses::total          9477                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    561093000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    561093000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    561093000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    561093000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1620120                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1620120                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1620120                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1620120                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.005850                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005850                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.005850                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005850                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 59205.761317                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 59205.761317                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 59205.761317                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 59205.761317                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1941                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                36                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    53.916667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ghost_timestamp_misses            0                       # number of times timestamp policy causes a block to be inaccessible
system.cpu.icache.ghost_commits                  3877                       # number of cache lines moved from ghost to main
system.cpu.icache.same_leapfrogs                    0                       # number of times leapfrogging occurs with a shared MSHR request
system.cpu.icache.writebacks::.writebacks         7250                       # number of writebacks
system.cpu.icache.writebacks::total              7250                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1890                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1890                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1890                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1890                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         7587                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         7587                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         7587                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         7587                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    454019000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    454019000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    454019000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    454019000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004683                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004683                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004683                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004683                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 59841.702913                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 59841.702913                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 59841.702913                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 59841.702913                       # average overall mshr miss latency
system.cpu.icache.replacements                   3367                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1610643                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1610643                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         9477                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          9477                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    561093000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    561093000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1620120                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1620120                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.005850                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005850                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 59205.761317                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 59205.761317                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1890                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1890                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         7587                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         7587                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    454019000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    454019000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004683                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004683                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 59841.702913                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 59841.702913                       # average ReadReq mshr miss latency
system.cpu.icache.ghosttags.tagsinuse    -1800.185215                       # Cycle average of tags in use
system.cpu.icache.ghosttags.total_refs              1                       # Total number of references to valid blocks.
system.cpu.icache.ghosttags.sampled_refs            1                       # Sample count of references to valid blocks.
system.cpu.icache.ghosttags.avg_refs                1                       # Average number of references to valid blocks.
system.cpu.icache.ghosttags.warmup_cycle       175500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.ghosttags.occ_blocks::.cpu.inst  4404.300994                       # Average occupied blocks per requestor
system.cpu.icache.ghosttags.occ_percent::.cpu.inst   137.634406                       # Average percentage of cache occupancy
system.cpu.icache.ghosttags.occ_percent::total   137.634406                       # Average percentage of cache occupancy
system.cpu.icache.ghosttags.occ_task_id_blocks::1024            1                       # Occupied blocks per task id
system.cpu.icache.ghosttags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.ghosttags.occ_task_id_percent::1024     0.031250                       # Percentage of cache occupancy per task id
system.cpu.icache.ghosttags.tag_accesses        29276                       # Number of tag accesses
system.cpu.icache.ghosttags.data_accesses        29276                       # Number of data accesses
system.cpu.icache.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED   2662451000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2662451000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse         -3898.366212                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1622099                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             11456                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            141.593837                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst -3898.366212                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst    -7.613997                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total    -7.613997                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          103                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          241                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          114                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           54                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          12964839                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         12964839                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2662451000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2662451000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2662451000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      172704                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  109113                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                  414                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                1067                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                  59017                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                19304                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   8730                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   2662451000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  20327                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1564404                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  904462                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         166722                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   2007810                       # Number of cycles rename is running
system.cpu.rename.unblockCycles                288528                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts                9506590                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 10540                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  62218                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  62254                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 117375                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands            10421363                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    15148389                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 10517298                       # Number of integer rename lookups
system.cpu.rename.vecLookups                    81772                       # Number of vector rename lookups
system.cpu.rename.vecPredLookups                12268                       # Number of vector predicate rename lookups
system.cpu.rename.committedMaps               9585359                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                   836004                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                    8270                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  54                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    466230                       # count of insts added to the skid buffer
system.cpu.rob.reads                         13589723                       # The number of ROB reads
system.cpu.rob.writes                        18922888                       # The number of ROB writes
system.cpu.thread0.numInsts                   8062873                       # Number of Instructions committed
system.cpu.thread0.numOps                     8676193                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                 2124                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               103064                       # number of demand (read+write) hits
system.l2.demand_hits::total                   105188                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                2124                       # number of overall hits
system.l2.overall_hits::.cpu.data              103064                       # number of overall hits
system.l2.overall_hits::total                  105188                       # number of overall hits
system.l2.demand_misses::.cpu.inst               5460                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              11716                       # number of demand (read+write) misses
system.l2.demand_misses::total                  17176                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              5460                       # number of overall misses
system.l2.overall_misses::.cpu.data             11716                       # number of overall misses
system.l2.overall_misses::total                 17176                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    419924000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    885802500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1305726500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    419924000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    885802500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1305726500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             7584                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           114780                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               122364                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            7584                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          114780                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              122364                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.719937                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.102074                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.140368                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.719937                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.102074                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.140368                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76909.157509                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 75606.222260                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76020.406381                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76909.157509                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 75606.222260                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76020.406381                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                      1728                       # number of HardPF blocks evicted w/o reference
system.l2.ghost_timestamp_misses                    0                       # number of times timestamp policy causes a block to be inaccessible
system.l2.ghost_commits                             0                       # number of cache lines moved from ghost to main
system.l2.same_leapfrogs                            0                       # number of times leapfrogging occurs with a shared MSHR request
system.l2.demand_mshr_hits::.cpu.data              52                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  52                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data             52                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 52                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          5460                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         11664                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             17124                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         5460                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        11664                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher         2516                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            19640                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    365334000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    766935501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1132269501                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    365334000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    766935501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher    139454824                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1271724325                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.719937                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.101620                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.139943                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.719937                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.101620                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.160505                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66910.989011                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 65752.357767                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66121.788192                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66910.989011                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 65752.357767                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 55427.195548                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 64751.747709                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        14953                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            14953                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        14953                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        14953                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       101591                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           101591                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       101591                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       101591                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         3136                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          3136                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher         2516                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           2516                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher    139454824                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    139454824                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 55427.195548                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 55427.195548                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu.data             1284                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1284                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu.data             33                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 33                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu.data       117000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       117000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu.data         1317                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1317                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data     0.025057                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.025057                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu.data  3545.454545                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3545.454545                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu.data           33                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            33                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data       634500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       634500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.025057                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.025057                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data 19227.272727                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19227.272727                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu.data        38000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        38000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu.data        19000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        19000                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data             10703                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10703                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3113                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3113                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    241565500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     241565500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         13816                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             13816                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.225318                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.225318                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77598.939929                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77598.939929                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu.data           36                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               36                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data         3077                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3077                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    209324501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    209324501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.222713                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.222713                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 68028.762106                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68028.762106                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           2124                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.data          92361                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              94485                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         5460                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu.data         8603                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            14063                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    419924000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.data    644237000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1064161000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         7584                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.data       100964                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         108548                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.719937                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.data     0.085209                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.129556                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76909.157509                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.data 74885.156341                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75670.980587                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.data           16                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            16                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         5460                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.data         8587                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        14047                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    365334000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.data    557611000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    922945000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.719937                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.data     0.085050                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.129408                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66910.989011                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.data 64936.648422                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65704.064925                       # average ReadCleanReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data            15                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                15                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data          162                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             162                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          177                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           177                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.915254                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.915254                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          162                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          162                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      3094000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      3094000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.915254                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.915254                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19098.765432                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19098.765432                       # average InvalidateReq mshr miss latency
system.l2.ghosttags.tagsinuse                       0                       # Cycle average of tags in use
system.l2.ghosttags.total_refs                      0                       # Total number of references to valid blocks.
system.l2.ghosttags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.l2.ghosttags.avg_refs                      nan                       # Average number of references to valid blocks.
system.l2.ghosttags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2.ghosttags.tag_accesses                    0                       # Number of tag accesses
system.l2.ghosttags.data_accesses                   0                       # Number of data accesses
system.l2.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED   2662451000                       # Cumulative time (in ticks) in various power states
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2662451000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                  124343                       # number of hwpf issued
system.l2.prefetcher.pfIdentified              124392                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                   36                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 11800                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   2662451000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 10370.958988                       # Cycle average of tags in use
system.l2.tags.total_refs                      227049                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     27580                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.232379                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                   2925000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks   10035.951085                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher   335.007903                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.076568                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.002556                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.079124                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           473                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         15084                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          429                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          121                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1244                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3110                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        10609                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.003609                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.115082                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3953180                       # Number of tag accesses
system.l2.tags.data_accesses                  3953180                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2662451000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples      5460.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     11663.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples      2203.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000798636                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               39115                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       19326                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     19326                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.35                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 19326                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   15127                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2859                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     695                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     222                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      95                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      79                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      70                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      47                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 1236864                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    464.56                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    2662439500                       # Total gap between requests
system.mem_ctrls.avgGap                     137764.64                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       349440                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       746432                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.l2.prefetcher       140992                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 131247485.869223505259                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 280355206.537134349346                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.l2.prefetcher 52955716.368113435805                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         5460                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        11663                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher         2203                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    139912486                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    285671486                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher     70273712                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25625.00                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     24493.83                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     31899.10                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       349376                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       746432                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher       140992                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       1236800                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       349376                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       349376                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         5459                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        11663                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher         2203                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          19325                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst    131223448                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    280355207                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher     52955716                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        464534371                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst    131223448                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total    131223448                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst    131223448                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    280355207                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher     52955716                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       464534371                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                19326                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          475                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          581                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          792                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          909                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          641                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          738                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          426                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          600                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          532                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          423                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          442                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          540                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          540                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          605                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          521                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          751                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16          637                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17          642                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18          502                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19          617                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20          723                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21          698                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22          640                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23          659                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24          759                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25          627                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26          597                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27          554                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28          624                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29          518                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30          520                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31          493                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               157807292                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              64394232                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          495857684                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 8165.54                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           25657.54                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               16718                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            86.51                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         2591                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   476.035508                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   302.687596                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   383.352469                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          524     20.22%     20.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          504     19.45%     39.68% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          305     11.77%     51.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          193      7.45%     58.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          147      5.67%     64.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          105      4.05%     68.62% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           88      3.40%     72.02% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           60      2.32%     74.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          665     25.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         2591                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               1236864                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              464.558409                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.42                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.42                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               86.51                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2662451000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    2084885.712000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    3664107.770400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   26101459.238400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 230466742.413601                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 632309640.933597                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 432505760.467202                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  1327132596.535199                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   498.462731                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1315868889                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    119350000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1227232111                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    1981966.896000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    3468651.984000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   26907872.544000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 230466742.413601                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 690042998.349598                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 392649229.459201                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  1345517461.646399                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   505.367972                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1193178724                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    119350000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1349922276                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2662451000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              16249                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3136                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               34                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              2                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3076                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3076                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          16250                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           162                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        41985                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  41985                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      1236800                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 1236800                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             19524                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   19524    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               19524                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2662451000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            28004401                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          104775629                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            108550                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        14953                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       101592                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            4968                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             3096                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1317                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1319                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            13816                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           13816                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        108551                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          177                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          177                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        22243                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       346992                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                369235                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       701184                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     14588928                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               15290112                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            3099                       # Total snoops (count)
system.tol2bus.snoopTraffic                       192                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           126959                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002647                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.051376                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 126623     99.74%     99.74% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    336      0.26%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             126959                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2662451000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          282374045                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          11382992                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         172918998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             6.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
