CLOCK_TEST_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/CLOCK_TEST/ip/CLOCK_TEST_clk_wiz_0_0/CLOCK_TEST_clk_wiz_0_0_clk_wiz.v,incdir="$ref_dir/../../../../Testing_Platform.srcs/sources_1/bd/CLOCK_TEST/ipshared/c923"incdir="../../../../Testing_Platform.srcs/sources_1/bd/CLOCK_TEST/ipshared/c923"
CLOCK_TEST_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/CLOCK_TEST/ip/CLOCK_TEST_clk_wiz_0_0/CLOCK_TEST_clk_wiz_0_0.v,incdir="$ref_dir/../../../../Testing_Platform.srcs/sources_1/bd/CLOCK_TEST/ipshared/c923"incdir="../../../../Testing_Platform.srcs/sources_1/bd/CLOCK_TEST/ipshared/c923"
CLOCK_TEST.vhd,vhdl,xil_defaultlib,../../../bd/CLOCK_TEST/sim/CLOCK_TEST.vhd,incdir="$ref_dir/../../../../Testing_Platform.srcs/sources_1/bd/CLOCK_TEST/ipshared/c923"incdir="../../../../Testing_Platform.srcs/sources_1/bd/CLOCK_TEST/ipshared/c923"
glbl.v,Verilog,xil_defaultlib,glbl.v
