/* Quartus Prime Version 18.1.1 Build 646 04/11/2019 SJ Standard Edition */
JedecChain;
	FileRevision(JESD32A);
	DefaultMfr(6E);

	P ActionCode(Cfg)
		Device PartName(EP4CE115F29) Path("/home/fpga07/Desktop/FPGA-Labor/Versuch01/quartus/output_files/") File("counter_demo.sof") MfrSpec(OpMask(1));

ChainEnd;

AlteraBegin;
	ChainType(JTAG);
AlteraEnd;
