$date
	Sun Oct 23 00:24:46 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1093274
b1101 &
b1101 %
1$
b1101 !
1"
#1093275
0"
#1093278
b101000 &
b101000 %
#1093282
b10100 &
b10100 %
#1093286
b1010 &
b1010 %
#1093290
b101 &
b101 %
#1093294
b10000 &
b10000 %
#1093298
b1000 &
b1000 %
#1093302
b100 &
b100 %
#1093306
b10 &
b10 %
#1093310
b1 &
1#
b1 %
#1093314
b0 &
b0 %
0#
0$
#2025984
b1000 !
1"
#2025986
b1000 &
b1000 %
1$
#2025987
0"
#2025990
b100 &
b100 %
#2025994
b10 &
b10 %
#2025998
b1 &
1#
b1 %
#2026002
b0 &
b0 %
0#
0$
#3076083
b1011 !
1"
#3076086
b1011 &
b1011 %
1$
#3076087
0"
#3076090
b100010 &
b100010 %
#3076094
b10001 &
b10001 %
#3076098
b110100 &
b110100 %
#3076102
b11010 &
b11010 %
#3076106
b1101 &
b1101 %
#3076110
b101000 &
b101000 %
#3076114
b10100 &
b10100 %
#3076118
b1010 &
b1010 %
#3076122
b101 &
b101 %
#3076126
b10000 &
b10000 %
#3076130
b1000 &
b1000 %
#3076134
b100 &
b100 %
#3076138
b10 &
b10 %
#3076142
b1 &
1#
b1 %
#3076146
b0 &
b0 %
0#
0$
#4500012
