<!DOCTYPE html>
<html>
<head>
<meta charset="UTF-8">
<meta name="viewport" content="width=device-width, initial-scale=1">
<link rel="stylesheet" type="text/css" href="style.css">
<script src="script.js"></script>
<title>VCVTTSS2USI - Convert With Truncation Scalar Single Precision Floating-Point Value to Unsigned Integer </title></head>
<body>
<div id="head">
<a href="index.html">x86doc</a> › VCVTTSS2USI - Convert With Truncation Scalar Single Precision Floating-Point Value to Unsigned Integer </div>
<div id="body">
<h1>VCVTTSS2USI—Convert With Truncation Scalar Single Precision Floating-Point Value to Unsigned Integer</h1>
<table>
<tr>
<th>Opcode/Instruction</th>
<th>Op /En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th></tr>
<tr>
<td>EVEX.LLIG.F3.0F.W0 78 /r VCVTTSS2USI r32, xmm1/m32{sae}</td>
<td>A</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Convert one single precision floating-point value from xmm1/m32 to one unsigned doubleword integer in r32 using truncation.</td></tr>
<tr>
<td>EVEX.LLIG.F3.0F.W1 78 /r VCVTTSS2USI r64, xmm1/m32{sae}</td>
<td>A</td>
<td>V/N.E.<sup>1</sup></td>
<td>AVX512F</td>
<td>Convert one single precision floating-point value from xmm1/m32 to one unsigned quadword integer in r64 using truncation.</td></tr></table>
<p><strong>NOTES:</strong></p>
<p>1. For this specific instruction, EVEX.W in non-64 bit is ignored; the instruction behaves as if the W0 version is used.</p>
<h3>Instruction Operand Encoding</h3>
<table>
<tr>
<th>Op/En</th>
<th>Tuple Type</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th></tr>
<tr>
<td>A</td>
<td>Tuple1 Fixed</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>N/A</td>
<td>N/A</td></tr></table>
<p><strong>Description</strong></p>
<p>Converts with truncation a single precision floating-point value in the source operand (the second operand) to an unsigned doubleword integer (or unsigned quadword integer if operand size is 64 bits) in the destination operand (the first operand). The source operand can be an XMM register or a memory location. The destination operand is a general-purpose register. When the source operand is an XMM register, the single precision floating-point value is contained in the low doubleword of the register.</p>
<p>When a conversion is inexact, a truncated (round toward zero) value is returned. If a converted result cannot be represented in the destination format, the floating-point invalid exception is raised, and if this exception is masked, the integer value 2<sup>w</sup> – 1 is returned, where w represents the number of bits in the destination format.</p>
<p>EVEX.W1 version: promotes the instruction to produce 64-bit data in 64-bit mode.</p>
<p>Note: EVEX.vvvv is reserved and must be 1111b, otherwise instructions will #UD.</p>
<p><strong>Operation</strong></p>
<p><strong>VCVTTSS2USI (EVEX Encoded Version)</strong></p>
<p>IF 64-bit Mode and OperandSize = 64</p>
<p>THEN</p>
<p>DEST[63:0] := Convert_Single_Precision_Floating_Point_To_UInteger_Truncate(SRC[31:0]);</p>
<p>ELSE</p>
<p>DEST[31:0] := Convert_Single_Precision_Floating_Point_To_UInteger_Truncate(SRC[31:0]);</p>
<p>FI;</p>
<p><strong>Intel C/C++ Compiler Intrinsic Equivalent</strong></p>
<p>VCVTTSS2USI unsigned int _mm_cvttss_u32( __m128 a);</p>
<p>VCVTTSS2USI unsigned int _mm_cvtt_roundss_u32( __m128 a, int sae);</p>
<p>VCVTTSS2USI unsigned __int64 _mm_cvttss_u64( __m128 a);</p>
<p>VCVTTSS2USI unsigned __int64 _mm_cvtt_roundss_u64( __m128 a, int sae);</p>
<p><strong>SIMD Floating-Point Exceptions</strong></p>
<p>Invalid, Precision.</p>
<p><strong>Other Exceptions</strong></p>
<p>EVEX-encoded instructions, see Table 2-48, “Type E3NF Class Exception Conditions.”</p></div></body></html>