
---------- Begin Simulation Statistics ----------
host_inst_rate                                 308296                       # Simulator instruction rate (inst/s)
host_mem_usage                                 311344                       # Number of bytes of host memory used
host_seconds                                    64.87                       # Real time elapsed on the host
host_tick_rate                              522602111                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000005                       # Number of instructions simulated
sim_seconds                                  0.033903                       # Number of seconds simulated
sim_ticks                                 33902830500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            5449179                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 35014.228780                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 30292.041860                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                4997032                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    15831578500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.082975                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               452147                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            125538                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency   9893653500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.059937                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          326609                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1474218                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 62596.610405                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 61859.019877                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               1256533                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   13626343136                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.147661                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              217685                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            78832                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   8589310487                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.094188                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         138853                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs         9250                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 46483.061136                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  16.543463                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           16226                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs        18500                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    754234150                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6923397                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 43978.074556                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 39708.856979                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6253565                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     29457921636                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.096749                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                669832                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             204370                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  18482963987                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.067230                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           465462                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.996641                       # Average percentage of cache occupancy
system.cpu.dcache.occ_%::1                  -0.001599                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1020.560466                       # Average occupied blocks per context
system.cpu.dcache.occ_blocks::1             -1.637157                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6923397                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 43978.074556                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 39708.856979                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6253565                       # number of overall hits
system.cpu.dcache.overall_miss_latency    29457921636                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.096749                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               669832                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            204370                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  18482963987                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.067230                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          465462                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 384518                       # number of replacements
system.cpu.dcache.sampled_refs                 385542                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1019.752177                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  6378200                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           501857370000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   145166                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13304073                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 14356.617118                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 11411.144057                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13262363                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency      598814500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.003135                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                41710                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits              1239                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency    461809000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.003042                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses           40470                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs                 327.700403                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13304073                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 14356.617118                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 11411.144057                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13262363                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency       598814500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.003135                       # miss rate for demand accesses
system.cpu.icache.demand_misses                 41710                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits               1239                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency    461809000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.003042                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses            40470                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.435691                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            223.073874                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13304073                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 14356.617118                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 11411.144057                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13262363                       # number of overall hits
system.cpu.icache.overall_miss_latency      598814500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.003135                       # miss rate for overall accesses
system.cpu.icache.overall_misses                41710                       # number of overall misses
system.cpu.icache.overall_mshr_hits              1239                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency    461809000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.003042                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses           40470                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                  40240                       # number of replacements
system.cpu.icache.sampled_refs                  40471                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                223.073874                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13262363                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 38859.824390                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency       183224072                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                  4715                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    62953                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     59191.744511                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 43528.495010                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                          328                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           3706883000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.994790                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      62625                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency      2725972000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.994790                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 62625                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     363060                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       58868.553342                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  43066.619984                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         239527                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             7272209000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.340255                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                       123533                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                         3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        5319976500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.340244                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                  123529                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   82596                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    59208.381762                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 43520.539736                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency          4890375500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     82596                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     3594622500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                82596                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   145166                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       145166                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           2.378397                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      426013                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        58977.277367                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   43222.001676                       # average overall mshr miss latency
system.l2.demand_hits                          239855                       # number of demand (read+write) hits
system.l2.demand_miss_latency             10979092000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.436977                       # miss rate for demand accesses
system.l2.demand_misses                        186158                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                          3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         8045948500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.436968                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   186154                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.340101                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.291562                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   5572.219737                       # Average occupied blocks per context
system.l2.occ_blocks::1                   4776.947849                       # Average occupied blocks per context
system.l2.overall_accesses                     426013                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       58977.277367                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  43114.243654                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         239855                       # number of overall hits
system.l2.overall_miss_latency            10979092000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.436977                       # miss rate for overall accesses
system.l2.overall_misses                       186158                       # number of overall misses
system.l2.overall_mshr_hits                         3                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        8229172572                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.448036                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  190869                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.488441                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                          2303                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher            3                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified         4752                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued             4715                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit           34                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         136017                       # number of replacements
system.l2.sampled_refs                         146653                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      10349.167587                       # Cycle average of tags in use
system.l2.total_refs                           348799                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            62218                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2977476                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2924876                       # DTB hits
system.switch_cpus.dtb.data_misses              52600                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2262604                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2211989                       # DTB read hits
system.switch_cpus.dtb.read_misses              50615                       # DTB read misses
system.switch_cpus.dtb.write_accesses          714872                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              712887                       # DTB write hits
system.switch_cpus.dtb.write_misses              1985                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10052614                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10052602                       # ITB hits
system.switch_cpus.itb.fetch_misses                12                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 44667680                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2978102                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        2447442                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      3269991                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect           15                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect       284233                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      3291616                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        3870759                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS         171394                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1305010                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       327819                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     17161372                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.620055                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.517552                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     12898850     75.16%     75.16% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      2105156     12.27%     87.43% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       806187      4.70%     92.13% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       421899      2.46%     94.59% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       256569      1.50%     96.08% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       138425      0.81%     96.89% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       128462      0.75%     97.64% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        78005      0.45%     98.09% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       327819      1.91%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     17161372                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10640987                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2359224                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3120555                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts       284032                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10640987                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts     13267553                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000002                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     2.313798                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               2.313798                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      4597824                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          208                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved       397977                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     28177788                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      7301384                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      5162082                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1974064                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts          639                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles       100081                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        4685090                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4526571                       # DTB hits
system.switch_cpus_1.dtb.data_misses           158519                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3781297                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3627313                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           153984                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        903793                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            899258                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            4535                       # DTB write misses
system.switch_cpus_1.fetch.Branches           3870759                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3251469                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             8748389                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        77494                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             29640559                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        529970                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.167290                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3251469                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      2618836                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.281035                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     19135436                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.548988                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.763556                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       13638580     71.27%     71.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         472298      2.47%     73.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         298055      1.56%     75.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3         430159      2.25%     77.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        1310190      6.85%     84.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         275133      1.44%     85.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         257949      1.35%     87.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         507021      2.65%     89.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1946051     10.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     19135436                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               4002544                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        2041730                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop             1518886                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.664941                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            4686088                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           903793                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers        12867651                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            14731595                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.733576                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         9439403                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.636685                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             14952071                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts       333469                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles       2801254                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      5744001                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       401464                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1821669                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     24663037                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      3782295                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       392844                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     15385403                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       125323                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         5885                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1974064                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       163855                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       285553                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads       107965                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses          279                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation        14354                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      3384761                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores      1060332                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        14354                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        60018                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       273451                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.432190                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.432190                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu     10371589     65.73%     65.73% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult        46608      0.30%     66.03% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     66.03% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd       229203      1.45%     67.48% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp         7191      0.05%     67.53% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt       202164      1.28%     68.81% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult        19507      0.12%     68.93% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv        64714      0.41%     69.34% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     69.34% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      3913013     24.80%     94.14% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       924259      5.86%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     15778248                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       151454                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.009599                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu        22403     14.79%     14.79% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%     14.79% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%     14.79% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd           74      0.05%     14.84% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%     14.84% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            8      0.01%     14.85% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult            7      0.00%     14.85% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv        74355     49.09%     63.94% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     63.94% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        48763     32.20%     96.14% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         5844      3.86%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     19135436                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.824556                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.359133                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     12023797     62.84%     62.84% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      2957744     15.46%     78.29% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1714620      8.96%     87.25% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1131166      5.91%     93.16% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       776904      4.06%     97.22% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       328701      1.72%     98.94% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       176852      0.92%     99.87% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        19683      0.10%     99.97% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8         5969      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     19135436                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.681920                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         23144151                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        15778248                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined     12948687                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        40400                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined     11380787                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3251533                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3251469                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              64                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads      2583608                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       849637                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      5744001                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1821669                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               23137980                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      3824407                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8004544                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       324973                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      7602370                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       411892                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        14363                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     35078860                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     27260585                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     20233865                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      4959484                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1974064                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       775110                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     12229265                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      1892374                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 94868                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
