Analysis & Synthesis report for Drehzahlmesser
Thu Oct 03 13:57:06 2013
Quartus II 32-bit Version 12.1 Build 177 11/07/2012 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                           ;
+-----------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Oct 03 13:57:06 2013    ;
; Quartus II 32-bit Version          ; 12.1 Build 177 11/07/2012 SJ Web Edition ;
; Revision Name               ; Drehzahlmesser                           ;
; Top-level Entity Name       ; Drehzahlmessung                          ;
; Family                      ; Cyclone V                                ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                ;
; Total registers             ; N/A until Partition Merge                ;
; Total pins                  ; N/A until Partition Merge                ;
; Total virtual pins          ; N/A until Partition Merge                ;
; Total block memory bits     ; N/A until Partition Merge                ;
; Total PLLs                  ; N/A until Partition Merge                ;
; Total DLLs                  ; N/A until Partition Merge                ;
+-----------------------------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; Drehzahlmessung    ; Drehzahlmesser     ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------+---------+
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------+---------+
; Drehzahlmessung.vhd              ; yes             ; User VHDL File               ; C:/Users/Alex/Dropbox/Studium/MIKS12/3. Semester/EISS2/Mario_Alex/Projekt/Drehzahlmessung.vhd    ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/users/alex/coding/altera/quartus/libraries/megafunctions/lpm_divide.tdf                       ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/users/alex/coding/altera/quartus/libraries/megafunctions/abs_divider.inc                      ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/users/alex/coding/altera/quartus/libraries/megafunctions/sign_div_unsign.inc                  ;         ;
; aglobal121.inc                   ; yes             ; Megafunction                 ; c:/users/alex/coding/altera/quartus/libraries/megafunctions/aglobal121.inc                       ;         ;
; db/lpm_divide_92p.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Alex/Dropbox/Studium/MIKS12/3. Semester/EISS2/Mario_Alex/Projekt/db/lpm_divide_92p.tdf  ;         ;
; db/abs_divider_4dg.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Alex/Dropbox/Studium/MIKS12/3. Semester/EISS2/Mario_Alex/Projekt/db/abs_divider_4dg.tdf ;         ;
; db/alt_u_div_6af.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Alex/Dropbox/Studium/MIKS12/3. Semester/EISS2/Mario_Alex/Projekt/db/alt_u_div_6af.tdf   ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Alex/Dropbox/Studium/MIKS12/3. Semester/EISS2/Mario_Alex/Projekt/db/add_sub_7pc.tdf     ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Alex/Dropbox/Studium/MIKS12/3. Semester/EISS2/Mario_Alex/Projekt/db/add_sub_8pc.tdf     ;         ;
; db/lpm_abs_i0a.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Alex/Dropbox/Studium/MIKS12/3. Semester/EISS2/Mario_Alex/Projekt/db/lpm_abs_i0a.tdf     ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------+---------+
+-------------------------------+
; Top            ; 00:00:04     ;
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 12.1 Build 177 11/07/2012 SJ Web Edition
    Info: Processing started: Thu Oct 03 13:56:58 2013
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Drehzahlmesser -c Drehzahlmesser
Info (20034): Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set.
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file pid_controller/rtl/pid.v
    Info (12023): Found entity 1: PID
Info (12021): Found 4 design units, including 4 entities, in source file pid_controller/rtl/cla_fixed.v
    Info (12023): Found entity 1: operator_A
    Info (12023): Found entity 2: operator_B
    Info (12023): Found entity 3: operator_C
    Info (12023): Found entity 4: adder_32bit
Info (12021): Found 1 design units, including 1 entities, in source file pid_controller/rtl/booth.v
    Info (12023): Found entity 1: booth_radix4
Info (12021): Found 6 design units, including 6 entities, in source file pid_controller/rtl/16x16bit_multiplier_pipelined.v
    Info (12023): Found entity 1: booth_array
    Info (12023): Found entity 4: full_adder
    Info (12023): Found entity 5: compressor42
    Info (12023): Found entity 6: multiplier_16x16bit_pipelined
Error (10500): VHDL syntax error at Drehzahl_LCD_Anzeige.vhd(20) near text "signal";  expecting "begin", or a declaration statement File: C:/Users/Alex/git/Nachrichten/Projekt/Drehzahl_LCD_Anzeige.vhd Line: 20
Error (10500): VHDL syntax error at Drehzahl_LCD_Anzeige.vhd(28) near text ")";  expecting "(", or an identifier, or  unary operator File: C:/Users/Alex/git/Nachrichten/Projekt/Drehzahl_LCD_Anzeige.vhd Line: 28
Info (12021): Found 0 design units, including 0 entities, in source file drehzahl_lcd_anzeige.vhd
Info (12021): Found 2 design units, including 1 entities, in source file display.vhd
    Info (12022): Found design unit 1: display-Structural
    Info (12023): Found entity 1: display
Info (12021): Found 2 design units, including 1 entities, in source file freq_gen.vhd
    Info (12022): Found design unit 1: freq_gen-rtl
    Info (12023): Found entity 1: freq_gen
Info (12021): Found 2 design units, including 1 entities, in source file entprell.vhd
    Info (12022): Found design unit 1: entprell-rtl
    Info (12023): Found entity 1: entprell
Info (12021): Found 2 design units, including 1 entities, in source file richtungserkennung.vhd
    Info (12022): Found design unit 1: richtungserkennung-rtl
    Info (12023): Found entity 1: richtungserkennung
Info (12021): Found 2 design units, including 1 entities, in source file drehzahlmessung.vhd
    Info (12022): Found design unit 1: drehzahlmessung-rtl
    Info (12023): Found entity 1: drehzahlmessung
Info (12021): Found 2 design units, including 1 entities, in source file anzeige_richtung.vhd
    Info (12022): Found design unit 1: anzeige_richtung-rtl
    Info (12023): Found entity 1: anzeige_richtung
Info (12021): Found 1 design units, including 1 entities, in source file konzept.bdf
    Info (12023): Found entity 1: Konzept
Info (12021): Found 2 design units, including 1 entities, in source file anzeige_drehzahl.vhd
    Info (12022): Found design unit 1: anzeige_drehzahl-rtl
    Info (12023): Found entity 1: anzeige_drehzahl
Info (12021): Found 1 design units, including 1 entities, in source file konzept.bdf
    Info (12023): Found entity 1: Konzept
Info (12021): Found 2 design units, including 1 entities, in source file anzeige_drehzahl.vhd
    Info (12022): Found design unit 1: anzeige_drehzahl-rtl
    Info (12023): Found entity 1: anzeige_drehzahl
Info (12021): Found 2 design units, including 1 entities, in source file pid_controller/pid.vhd
    Info (12022): Found design unit 1: Spartan-Verhalten
    Info (12023): Found entity 1: Spartan
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 531 megabytes
    Info: Processing ended: Thu Oct 03 13:57:06 2013
    Error: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:08


