# ğŸŒ€ parity_checker_fsm

## ğŸ“Œ Overview
This project implements a **Serial Parity Checker** using a **Finite State Machine (FSM)** in Verilog.  
It checks whether the number of `1`s in the received serial data stream is **even** or **odd** and outputs a parity status accordingly.  
The design supports both **even** and **odd** parity modes and validates the parity bit at the end of the sequence.

![Fpga](images&videos/fpga.png)

---
## ğŸ“œ Problem Statement
Design a serial **Parity Checker FSM** which:
- Checks if the number of 1's in the data stream is even or odd.
- Outputs **1** if the parity matches the expected mode, **0** otherwise.
- Supports **configurable parity modes**:
  - `mode = 0` â†’ Even parity
  - `mode = 1` â†’ Odd parity
- Validates parity bit at the end of the stream.

---

## âœ¨ Features

- **FSM Stages**:

  - `EVEN_STATE â†’ ODD_STATE â†’ EVEN_STATE` (keeps toggling as bits are received).

  - FSM behaves as a Mealy machine, meaning output depends on both state and input.

- **Functionality**:

  - Accepts serial input bits (data_in) one at a time.

  - Maintains a counter to track number of received bits.

  - Supports both even and odd parity modes (configurable via mode).

- **At the end of 8-bit sequence:**

  - parity_ok = 1 â†’ if received parity matches expected

  - parity_ok = 0 â†’ if mismatch detected

- **Inputs:**

  - clk â€“ Clock input

  - reset â€“ Resets FSM to initial state

  - data_in â€“ Serial input bit

  - valid â€“ Enables data sampling

  - mode â€“ 0 = Even parity, 1 = Odd parity

- **Outputs:**

  - parity_ok â€“ High if parity matches expectation

  - counter â€“ Tracks number of received bits

---

## ğŸ›  Tools & Hardware
- Software: Vivado ML Edition (Standard) 2024.2
- Hardware: ZedBoard Zynq-7000 ARM / FPGA SoC Development Board
---

## ğŸ”Œ Inputs & Outputs
| Signal Name  | Direction | Description                              |
|--------------|-----------|------------------------------------------|
| `clk`        | Input     | System clock signal                      |
| `reset`      | Input     | Active-high reset                        |
| `data_in`    | Input     | Serial data input bit                    |
| `valid`      | Input     | High when input data is valid             |
| `mode`       | Input     | Parity mode (0 â†’ Even, 1 â†’ Odd)           |
| `parity_ok`  | Output    | High if parity matches expected mode      |
| `counter`    | Output    | 4-bit counter for tracking input length   |

---

## ğŸ”„ FSM States
1. **EVEN_STATE** â€“ Current number of 1's is even.
2. **ODD_STATE** â€“ Current number of 1's is odd.

---
ğŸ”„ FSM Transition Description

The FSM always starts in the EVEN state.

If the input bit is 0, the FSM remains in the current state (no change).

If the input bit is 1, the FSM toggles its state:

From EVEN â†’ ODD

From ODD â†’ EVEN

This process repeats for every input bit in the sequence.

âœ… In short:

0 = Stay in the same state

1 = Switch between EVEN â†” ODD

## ğŸ“Š FSM State Diagram
![FSM](images&videos/parity_checker_state_diagram.png)


---

## ğŸ“‚ design.v
<pre>
module parity (
    input clk,
    input reset,
    input data_in,     
    input valid,       
    input mode,        
    output reg parity_ok,
    output reg [3:0] counter
    
);
     reg curr_state;
     reg next_state;

parameter EVEN_STATE = 1'b0;
parameter ODD_STATE  = 1'b1;

always @(*)
 begin
  next_state = curr_state;
    if (valid)
     begin
      if(data_in)
         begin 
         case (curr_state)
             EVEN_STATE : begin
                 next_state = ODD_STATE;
             end
             ODD_STATE : begin
                 next_state = EVEN_STATE;
             end
         endcase
       
         end
         else 
         begin
          next_state =curr_state;
         end
     end
 end

always @(posedge clk or posedge reset) 
begin
    if (reset) begin
        curr_state <= EVEN_STATE;
          counter <= 4'd0;
             parity_ok <= 1'b0;
    end else 
       begin
        if (valid) begin
          
            curr_state <= next_state;

          if (counter < 4'd8)
                counter <=counter + 1;

          if (counter == 4'd8)
             begin 
             
             curr_state <= EVEN_STATE;
               case(curr_state)
                 EVEN_STATE: 
                  begin
                     parity_ok <= (mode == 1'b0) ? 1'b1 : 1'b0; 
                  end
                 ODD_STATE: 
                   begin
                     parity_ok <= (mode == 1'b1) ? 1'b1 : 1'b0; 
                   end
               endcase
               
             end
             
            
        end
        else
             begin
                parity_ok <= 1'b0;
                counter <= 4'd0;
                curr_state <= EVEN_STATE;
             end
       end
end

endmodule
  </pre>

## ğŸ“‚ testbench.v
<pre>`timescale 1ns/1ps

module tb();

    reg clk;
    reg reset;
    reg data_in;
    reg valid;
    reg mode;
    wire parity_ok;
    wire [3:0] counter;
    
    parity u1 (
        .clk(clk),
        .reset(reset),
        .data_in(data_in),
        .valid(valid),
        .mode(mode),
        .parity_ok(parity_ok),
        .counter(counter)
        
    );

    initial begin
        clk = 0;
        forever #5 clk  = ~clk;
    end
    initial begin
        
        reset = 1;
        valid = 0;
        mode = 0;        
        data_in = 0;
        #10;
        reset = 0;
        valid = 1;

        data_in = 1; #10;
        data_in = 1; #10;
        data_in = 0; #10;
        data_in = 1; #10;
        data_in = 0; #10;
        data_in = 0; #10;
        data_in = 0; #10;   
        data_in = 1; #10;
        
      #10 $finish;

    end
    initial begin
        $dumpfile("parity.vcd");
        $dumpvars(0, tb);
    end
    initial begin
                $monitor("time =%0t ,clk%b ,reset = %b,mode = %b,valid = %b, data_in =%b,counter = %d,parity_ok =%b", $time, clk, reset,mode,valid, data_in, counter, parity_ok);
    end

endmodule</pre>

---

## ğŸ§ª Simulation

 ![ğŸ“¸ wave form](images&videos/wave_form.jpeg)

 ---

## âš™ï¸ Schematic View 
 ![schematic](images&videos/schematic_view.jpeg)
## âš™ï¸ Pin assignment
![pin assignment](https://github.com/MOHANAPRIYANP16/Parity-Checker-FSM/blob/9e7130d4603fe3557c989bc599551415d034e6c0/images%26videos/pin_assignment.jpeg)
## âš™ï¸ File structure
![file structure](https://github.com/MOHANAPRIYANP16/Parity-Checker-FSM/blob/9e7130d4603fe3557c989bc599551415d034e6c0/images%26videos/file_struture.jpeg)
## âš™ï¸pin_mapping in FPGA
![pin mapping](https://github.com/MOHANAPRIYANP16/Parity-Checker-FSM/blob/9e7130d4603fe3557c989bc599551415d034e6c0/images%26videos/pin_mapping.jpeg)
## âš™ï¸power summary
![power summary](https://github.com/MOHANAPRIYANP16/Parity-Checker-FSM/blob/4928729b66b930de7d9b339ee86da40d9b731c0c/images%26videos/power_summary.jpeg)
## âš™ï¸Resource utilisation
![Resource utilisation](https://github.com/MOHANAPRIYANP16/Parity-Checker-FSM/blob/4928729b66b930de7d9b339ee86da40d9b731c0c/images%26videos/resource_utilization.jpeg)
## âš™ï¸Technology view
![Technology view](https://github.com/MOHANAPRIYANP16/Parity-Checker-FSM/blob/4928729b66b930de7d9b339ee86da40d9b731c0c/images%26videos/technology_view.jpeg)
## ğŸ’« Implementation

## EVEN PARITY CHECKER
[Even parity checker](https://drive.google.com/file/d/1byc-OG9huiHZshWdDYhuD5FeIiio-nlG/view?usp=sharing)

## ODD PARITY CHECKER
[Odd parity checker](https://drive.google.com/file/d/1WCapBTg2HTXZbWh_TGhe25JObeFLe8m5/view?usp=drive_link)

## ğŸ‘¥ Contributors

 Mohanapriyan P, Bannari Amman Institute Of Technology ( [linkedin](https://www.linkedin.com/in/mohanapriyan-p-b94962325/) )

 Naveenraj S, Bannari Amman Institute Of Technology ( [linkedin](https://www.linkedin.com/in/naveenraj07/) )
 
