Analysis & Synthesis report for ov5640_sdram_hdmi_tft
Wed Jan 05 21:41:52 2022
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|sdram_control:sdram_control|main_state
 11. State Machine - |ov5640_sdram_hdmi_tft|camera_init:camera_init|state
 12. State Machine - |ov5640_sdram_hdmi_tft|camera_init:camera_init|i2c_control:i2c_control|state
 13. State Machine - |ov5640_sdram_hdmi_tft|camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state
 14. Registers Protected by Synthesis
 15. User-Specified and Inferred Latches
 16. Registers Removed During Synthesis
 17. Removed Registers Triggering Further Register Optimizations
 18. General Register Statistics
 19. Inverted Register Statistics
 20. Registers Packed Into Inferred Megafunctions
 21. Multiplexer Restructuring Statistics (Restructuring Performed)
 22. Source assignments for sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component
 23. Source assignments for sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated
 24. Source assignments for sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p
 25. Source assignments for sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p
 26. Source assignments for sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram
 27. Source assignments for sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_8d9:rdfull_reg
 28. Source assignments for sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:rs_brp
 29. Source assignments for sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:rs_bwp
 30. Source assignments for sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp
 31. Source assignments for sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14
 32. Source assignments for sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_8d9:wrfull_reg
 33. Source assignments for sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:ws_brp
 34. Source assignments for sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:ws_bwp
 35. Source assignments for sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp
 36. Source assignments for sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17
 37. Source assignments for sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component
 38. Source assignments for sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated
 39. Source assignments for sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p
 40. Source assignments for sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p
 41. Source assignments for sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram
 42. Source assignments for sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_8d9:rdfull_reg
 43. Source assignments for sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:rs_brp
 44. Source assignments for sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:rs_bwp
 45. Source assignments for sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp
 46. Source assignments for sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14
 47. Source assignments for sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_8d9:wrfull_reg
 48. Source assignments for sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:ws_brp
 49. Source assignments for sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:ws_bwp
 50. Source assignments for sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp
 51. Source assignments for sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17
 52. Source assignments for sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2
 53. Source assignments for sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated
 54. Source assignments for sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|dffpipe_b3c:pre_result
 55. Source assignments for sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|dffpipe_b3c:pre_result
 56. Source assignments for sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|dffpipe_b3c:pre_result
 57. Source assignments for sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated
 58. Source assignments for sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|dffpipe_b3c:pre_result
 59. Source assignments for sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|dffpipe_b3c:pre_result
 60. Source assignments for sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|dffpipe_b3c:pre_result
 61. Source assignments for sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated
 62. Source assignments for sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|dffpipe_b3c:pre_result
 63. Source assignments for sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|dffpipe_b3c:pre_result
 64. Source assignments for sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|dffpipe_b3c:pre_result
 65. Source assignments for sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated
 66. Source assignments for sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|dffpipe_b3c:pre_result
 67. Source assignments for sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|dffpipe_b3c:pre_result
 68. Source assignments for sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|dffpipe_b3c:pre_result
 69. Source assignments for sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated
 70. Source assignments for sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|dffpipe_b3c:pre_result
 71. Source assignments for sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|dffpipe_b3c:pre_result
 72. Source assignments for sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|dffpipe_b3c:pre_result
 73. Source assignments for sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated
 74. Source assignments for sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|dffpipe_b3c:pre_result
 75. Source assignments for sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|dffpipe_b3c:pre_result
 76. Source assignments for sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|dffpipe_b3c:pre_result
 77. Source assignments for sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated
 78. Source assignments for sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated
 79. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay
 80. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[15]
 81. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[14]
 82. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[13]
 83. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[12]
 84. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[11]
 85. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[10]
 86. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[9]
 87. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[8]
 88. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]
 89. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[6]
 90. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[5]
 91. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4]
 92. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[3]
 93. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[2]
 94. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[1]
 95. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[0]
 96. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[15]
 97. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[14]
 98. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[13]
 99. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[12]
100. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[11]
101. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[10]
102. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[9]
103. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[8]
104. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]
105. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[6]
106. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[5]
107. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[4]
108. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[3]
109. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[2]
110. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[1]
111. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[0]
112. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:q_final_dff
113. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_final_dff
114. Source assignments for dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0
115. Source assignments for dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated
116. Source assignments for dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1
117. Source assignments for dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated
118. Source assignments for camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_ua91:auto_generated
119. Parameter Settings for User Entity Instance: Top-level Entity: |ov5640_sdram_hdmi_tft
120. Parameter Settings for User Entity Instance: pll:pll_inst|altpll:altpll_component
121. Parameter Settings for User Entity Instance: pll_hdmi:pll_hdmi_inst|altpll:altpll_component
122. Parameter Settings for User Entity Instance: camera_init:camera_init
123. Parameter Settings for User Entity Instance: camera_init:camera_init|ov5640_init_table_rgb:camera_init_table
124. Parameter Settings for User Entity Instance: camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift
125. Parameter Settings for User Entity Instance: sdram_control_top:sdram_control_top
126. Parameter Settings for User Entity Instance: sdram_control_top:sdram_control_top|sdram_control:sdram_control
127. Parameter Settings for User Entity Instance: sdram_control_top:sdram_control_top|sdram_control:sdram_control|sdram_init:sdram_init
128. Parameter Settings for User Entity Instance: sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component
129. Parameter Settings for User Entity Instance: sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component
130. Parameter Settings for User Entity Instance: disp_driver:disp_driver
131. Parameter Settings for User Entity Instance: sobel:sobel_inst
132. Parameter Settings for User Entity Instance: sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component
133. Parameter Settings for User Entity Instance: sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component
134. Parameter Settings for User Entity Instance: sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component
135. Parameter Settings for User Entity Instance: sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component
136. Parameter Settings for User Entity Instance: sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component
137. Parameter Settings for User Entity Instance: sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component
138. Parameter Settings for User Entity Instance: sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component
139. Parameter Settings for User Entity Instance: sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component
140. Parameter Settings for User Entity Instance: sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component
141. Parameter Settings for User Entity Instance: sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component
142. Parameter Settings for User Entity Instance: dvi_encoder:u_dvi_encoder|encode:encb
143. Parameter Settings for User Entity Instance: dvi_encoder:u_dvi_encoder|encode:encg
144. Parameter Settings for User Entity Instance: dvi_encoder:u_dvi_encoder|encode:encr
145. Parameter Settings for User Entity Instance: dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0
146. Parameter Settings for User Entity Instance: dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1
147. Parameter Settings for Inferred Entity Instance: camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0
148. Parameter Settings for Inferred Entity Instance: sobel:sobel_inst|lpm_mult:Mult1
149. Parameter Settings for Inferred Entity Instance: sobel:sobel_inst|lpm_mult:Mult0
150. altpll Parameter Settings by Entity Instance
151. dcfifo Parameter Settings by Entity Instance
152. altshift_taps Parameter Settings by Entity Instance
153. altmult_add Parameter Settings by Entity Instance
154. lpm_mult Parameter Settings by Entity Instance
155. altsyncram Parameter Settings by Entity Instance
156. Port Connectivity Checks: "dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst"
157. Port Connectivity Checks: "dvi_encoder:u_dvi_encoder|encode:encr"
158. Port Connectivity Checks: "dvi_encoder:u_dvi_encoder|encode:encg"
159. Port Connectivity Checks: "sobel:sobel_inst|SQRT:sqrt0"
160. Port Connectivity Checks: "sobel:sobel_inst|MAC_3:y2"
161. Port Connectivity Checks: "sobel:sobel_inst|MAC_3:y1"
162. Port Connectivity Checks: "sobel:sobel_inst|MAC_3:y0"
163. Port Connectivity Checks: "sobel:sobel_inst|MAC_3:x2"
164. Port Connectivity Checks: "sobel:sobel_inst|MAC_3:x1"
165. Port Connectivity Checks: "sobel:sobel_inst|MAC_3:x0"
166. Port Connectivity Checks: "sobel:sobel_inst|LineBuffer:LineBuffer_inst"
167. Port Connectivity Checks: "sobel:sobel_inst"
168. Port Connectivity Checks: "disp_driver:disp_driver"
169. Port Connectivity Checks: "sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo"
170. Port Connectivity Checks: "sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo"
171. Port Connectivity Checks: "sdram_control_top:sdram_control_top|sdram_control:sdram_control"
172. Port Connectivity Checks: "sdram_control_top:sdram_control_top"
173. Port Connectivity Checks: "DVP_Capture:DVP_Capture"
174. Port Connectivity Checks: "camera_init:camera_init|i2c_control:i2c_control"
175. Port Connectivity Checks: "pll:pll_inst"
176. Post-Synthesis Netlist Statistics for Top Partition
177. Elapsed Time Per Partition
178. Analysis & Synthesis Messages
179. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Jan 05 21:41:52 2022       ;
; Quartus Prime Version              ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                      ; ov5640_sdram_hdmi_tft                       ;
; Top-level Entity Name              ; ov5640_sdram_hdmi_tft                       ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,618                                       ;
;     Total combinational functions  ; 1,363                                       ;
;     Dedicated logic registers      ; 880                                         ;
; Total registers                    ; 896                                         ;
; Total pins                         ; 86                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 36,560                                      ;
; Embedded Multiplier 9-bit elements ; 30                                          ;
; Total PLLs                         ; 2                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                              ;
+----------------------------------------------------------------------------+-----------------------+-----------------------+
; Option                                                                     ; Setting               ; Default Value         ;
+----------------------------------------------------------------------------+-----------------------+-----------------------+
; Device                                                                     ; EP4CE10F17C8          ;                       ;
; Top-level entity name                                                      ; ov5640_sdram_hdmi_tft ; ov5640_sdram_hdmi_tft ;
; Family name                                                                ; Cyclone IV E          ; Cyclone V             ;
; Use smart compilation                                                      ; Off                   ; Off                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                    ; On                    ;
; Enable compact report table                                                ; Off                   ; Off                   ;
; Restructure Multiplexers                                                   ; Auto                  ; Auto                  ;
; Create Debugging Nodes for IP Cores                                        ; Off                   ; Off                   ;
; Preserve fewer node names                                                  ; On                    ; On                    ;
; OpenCore Plus hardware evaluation                                          ; Enable                ; Enable                ;
; Verilog Version                                                            ; Verilog_2001          ; Verilog_2001          ;
; VHDL Version                                                               ; VHDL_1993             ; VHDL_1993             ;
; State Machine Processing                                                   ; Auto                  ; Auto                  ;
; Safe State Machine                                                         ; Off                   ; Off                   ;
; Extract Verilog State Machines                                             ; On                    ; On                    ;
; Extract VHDL State Machines                                                ; On                    ; On                    ;
; Ignore Verilog initial constructs                                          ; Off                   ; Off                   ;
; Iteration limit for constant Verilog loops                                 ; 5000                  ; 5000                  ;
; Iteration limit for non-constant Verilog loops                             ; 250                   ; 250                   ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                    ; On                    ;
; Infer RAMs from Raw Logic                                                  ; On                    ; On                    ;
; Parallel Synthesis                                                         ; On                    ; On                    ;
; DSP Block Balancing                                                        ; Auto                  ; Auto                  ;
; NOT Gate Push-Back                                                         ; On                    ; On                    ;
; Power-Up Don't Care                                                        ; On                    ; On                    ;
; Remove Redundant Logic Cells                                               ; Off                   ; Off                   ;
; Remove Duplicate Registers                                                 ; On                    ; On                    ;
; Ignore CARRY Buffers                                                       ; Off                   ; Off                   ;
; Ignore CASCADE Buffers                                                     ; Off                   ; Off                   ;
; Ignore GLOBAL Buffers                                                      ; Off                   ; Off                   ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                   ; Off                   ;
; Ignore LCELL Buffers                                                       ; Off                   ; Off                   ;
; Ignore SOFT Buffers                                                        ; On                    ; On                    ;
; Limit AHDL Integers to 32 Bits                                             ; Off                   ; Off                   ;
; Optimization Technique                                                     ; Balanced              ; Balanced              ;
; Carry Chain Length                                                         ; 70                    ; 70                    ;
; Auto Carry Chains                                                          ; On                    ; On                    ;
; Auto Open-Drain Pins                                                       ; On                    ; On                    ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                   ; Off                   ;
; Auto ROM Replacement                                                       ; On                    ; On                    ;
; Auto RAM Replacement                                                       ; On                    ; On                    ;
; Auto DSP Block Replacement                                                 ; On                    ; On                    ;
; Auto Shift Register Replacement                                            ; Auto                  ; Auto                  ;
; Allow Shift Register Merging across Hierarchies                            ; Auto                  ; Auto                  ;
; Auto Clock Enable Replacement                                              ; On                    ; On                    ;
; Strict RAM Replacement                                                     ; Off                   ; Off                   ;
; Allow Synchronous Control Signals                                          ; On                    ; On                    ;
; Force Use of Synchronous Clear Signals                                     ; Off                   ; Off                   ;
; Auto RAM Block Balancing                                                   ; On                    ; On                    ;
; Auto RAM to Logic Cell Conversion                                          ; Off                   ; Off                   ;
; Auto Resource Sharing                                                      ; Off                   ; Off                   ;
; Allow Any RAM Size For Recognition                                         ; Off                   ; Off                   ;
; Allow Any ROM Size For Recognition                                         ; Off                   ; Off                   ;
; Allow Any Shift Register Size For Recognition                              ; Off                   ; Off                   ;
; Use LogicLock Constraints during Resource Balancing                        ; On                    ; On                    ;
; Ignore translate_off and synthesis_off directives                          ; Off                   ; Off                   ;
; Timing-Driven Synthesis                                                    ; On                    ; On                    ;
; Report Parameter Settings                                                  ; On                    ; On                    ;
; Report Source Assignments                                                  ; On                    ; On                    ;
; Report Connectivity Checks                                                 ; On                    ; On                    ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                   ; Off                   ;
; Synchronization Register Chain Length                                      ; 2                     ; 2                     ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation    ; Normal compilation    ;
; HDL message level                                                          ; Level2                ; Level2                ;
; Suppress Register Optimization Related Messages                            ; Off                   ; Off                   ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000                  ; 5000                  ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000                  ; 5000                  ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                   ; 100                   ;
; Clock MUX Protection                                                       ; On                    ; On                    ;
; Auto Gated Clock Conversion                                                ; Off                   ; Off                   ;
; Block Design Naming                                                        ; Auto                  ; Auto                  ;
; SDC constraint protection                                                  ; Off                   ; Off                   ;
; Synthesis Effort                                                           ; Auto                  ; Auto                  ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                    ; On                    ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                   ; Off                   ;
; Analysis & Synthesis Message Level                                         ; Medium                ; Medium                ;
; Disable Register Merging Across Hierarchies                                ; Auto                  ; Auto                  ;
; Resource Aware Inference For Block RAM                                     ; On                    ; On                    ;
+----------------------------------------------------------------------------+-----------------------+-----------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                     ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                             ; Library ;
+----------------------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------+
; rtl/sobel/SQRT.vhd                                                   ; yes             ; User Wizard-Generated File                            ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sobel/SQRT.vhd                                                   ;         ;
; rtl/sobel/sobel.v                                                    ; yes             ; User Verilog HDL File                                 ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sobel/sobel.v                                                    ;         ;
; rtl/sobel/PA_3.vhd                                                   ; yes             ; User Wizard-Generated File                            ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sobel/PA_3.vhd                                                   ;         ;
; rtl/sobel/MAC_3.vhd                                                  ; yes             ; User Wizard-Generated File                            ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sobel/MAC_3.vhd                                                  ;         ;
; rtl/sobel/LineBuffer.vhd                                             ; yes             ; User Wizard-Generated File                            ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sobel/LineBuffer.vhd                                             ;         ;
; rtl/sdram/Sdram_Params.h                                             ; yes             ; User File                                             ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sdram/Sdram_Params.h                                             ;         ;
; rtl/sdram/sdram_init.v                                               ; yes             ; User Verilog HDL File                                 ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sdram/sdram_init.v                                               ;         ;
; rtl/sdram/sdram_control_top.v                                        ; yes             ; User Verilog HDL File                                 ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sdram/sdram_control_top.v                                        ;         ;
; rtl/sdram/sdram_control.v                                            ; yes             ; User Verilog HDL File                                 ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sdram/sdram_control.v                                            ;         ;
; rtl/sdram/fifo_wr.v                                                  ; yes             ; User Wizard-Generated File                            ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sdram/fifo_wr.v                                                  ;         ;
; rtl/sdram/fifo_rd.v                                                  ; yes             ; User Wizard-Generated File                            ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sdram/fifo_rd.v                                                  ;         ;
; rtl/DVP_Capture.v                                                    ; yes             ; User Verilog HDL File                                 ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/DVP_Capture.v                                                    ;         ;
; rtl/camera_init/ov5640_init_table_rgb.v                              ; yes             ; User Verilog HDL File                                 ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/camera_init/ov5640_init_table_rgb.v                              ;         ;
; rtl/camera_init/i2c_control.v                                        ; yes             ; User Verilog HDL File                                 ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/camera_init/i2c_control.v                                        ;         ;
; rtl/camera_init/i2c_bit_shift.v                                      ; yes             ; User Verilog HDL File                                 ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/camera_init/i2c_bit_shift.v                                      ;         ;
; rtl/camera_init/camera_init.v                                        ; yes             ; User Verilog HDL File                                 ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/camera_init/camera_init.v                                        ;         ;
; rtl/dvi_encoder.v                                                    ; yes             ; User Verilog HDL File                                 ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/dvi_encoder.v                                                    ;         ;
; rtl/vga/disp_parameter_cfg.v                                         ; yes             ; User Verilog HDL File                                 ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/vga/disp_parameter_cfg.v                                         ;         ;
; rtl/vga/disp_driver.v                                                ; yes             ; User Verilog HDL File                                 ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/vga/disp_driver.v                                                ;         ;
; ip/pll_hdmi.v                                                        ; yes             ; User Wizard-Generated File                            ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/ip/pll_hdmi.v                                                        ;         ;
; ip/pll.v                                                             ; yes             ; User Wizard-Generated File                            ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/ip/pll.v                                                             ;         ;
; rtl/ov5640_sdram_hdmi_tft.v                                          ; yes             ; User Verilog HDL File                                 ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/ov5640_sdram_hdmi_tft.v                                          ;         ;
; altpll.tdf                                                           ; yes             ; Megafunction                                          ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf                                                                        ;         ;
; aglobal170.inc                                                       ; yes             ; Megafunction                                          ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/aglobal170.inc                                                                    ;         ;
; stratix_pll.inc                                                      ; yes             ; Megafunction                                          ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_pll.inc                                                                   ;         ;
; stratixii_pll.inc                                                    ; yes             ; Megafunction                                          ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratixii_pll.inc                                                                 ;         ;
; cycloneii_pll.inc                                                    ; yes             ; Megafunction                                          ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                 ;         ;
; db/pll_altpll.v                                                      ; yes             ; Auto-Generated Megafunction                           ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/pll_altpll.v                                                      ;         ;
; db/pll_hdmi_altpll.v                                                 ; yes             ; Auto-Generated Megafunction                           ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/pll_hdmi_altpll.v                                                 ;         ;
; dcfifo.tdf                                                           ; yes             ; Megafunction                                          ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf                                                                        ;         ;
; lpm_counter.inc                                                      ; yes             ; Megafunction                                          ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_counter.inc                                                                   ;         ;
; lpm_add_sub.inc                                                      ; yes             ; Megafunction                                          ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                   ;         ;
; altdpram.inc                                                         ; yes             ; Megafunction                                          ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altdpram.inc                                                                      ;         ;
; a_graycounter.inc                                                    ; yes             ; Megafunction                                          ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_graycounter.inc                                                                 ;         ;
; a_fefifo.inc                                                         ; yes             ; Megafunction                                          ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_fefifo.inc                                                                      ;         ;
; a_gray2bin.inc                                                       ; yes             ; Megafunction                                          ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_gray2bin.inc                                                                    ;         ;
; dffpipe.inc                                                          ; yes             ; Megafunction                                          ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/dffpipe.inc                                                                       ;         ;
; alt_sync_fifo.inc                                                    ; yes             ; Megafunction                                          ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                                 ;         ;
; lpm_compare.inc                                                      ; yes             ; Megafunction                                          ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_compare.inc                                                                   ;         ;
; altsyncram_fifo.inc                                                  ; yes             ; Megafunction                                          ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram_fifo.inc                                                               ;         ;
; db/dcfifo_6tn1.tdf                                                   ; yes             ; Auto-Generated Megafunction                           ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/dcfifo_6tn1.tdf                                                   ;         ;
; db/a_gray2bin_6ib.tdf                                                ; yes             ; Auto-Generated Megafunction                           ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/a_gray2bin_6ib.tdf                                                ;         ;
; db/a_graycounter_577.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/a_graycounter_577.tdf                                             ;         ;
; db/a_graycounter_1lc.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/a_graycounter_1lc.tdf                                             ;         ;
; db/altsyncram_fo41.tdf                                               ; yes             ; Auto-Generated Megafunction                           ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/altsyncram_fo41.tdf                                               ;         ;
; db/dffpipe_8d9.tdf                                                   ; yes             ; Auto-Generated Megafunction                           ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/dffpipe_8d9.tdf                                                   ;         ;
; db/dffpipe_oe9.tdf                                                   ; yes             ; Auto-Generated Megafunction                           ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/dffpipe_oe9.tdf                                                   ;         ;
; db/alt_synch_pipe_8pl.tdf                                            ; yes             ; Auto-Generated Megafunction                           ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/alt_synch_pipe_8pl.tdf                                            ;         ;
; db/dffpipe_pe9.tdf                                                   ; yes             ; Auto-Generated Megafunction                           ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/dffpipe_pe9.tdf                                                   ;         ;
; db/alt_synch_pipe_9pl.tdf                                            ; yes             ; Auto-Generated Megafunction                           ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/alt_synch_pipe_9pl.tdf                                            ;         ;
; db/dffpipe_qe9.tdf                                                   ; yes             ; Auto-Generated Megafunction                           ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/dffpipe_qe9.tdf                                                   ;         ;
; db/cmpr_n76.tdf                                                      ; yes             ; Auto-Generated Megafunction                           ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/cmpr_n76.tdf                                                      ;         ;
; altshift_taps.tdf                                                    ; yes             ; Megafunction                                          ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altshift_taps.tdf                                                                 ;         ;
; lpm_constant.inc                                                     ; yes             ; Megafunction                                          ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_constant.inc                                                                  ;         ;
; db/shift_taps_6rv.tdf                                                ; yes             ; Auto-Generated Megafunction                           ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/shift_taps_6rv.tdf                                                ;         ;
; db/altsyncram_5ka1.tdf                                               ; yes             ; Auto-Generated Megafunction                           ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/altsyncram_5ka1.tdf                                               ;         ;
; db/cntr_auf.tdf                                                      ; yes             ; Auto-Generated Megafunction                           ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/cntr_auf.tdf                                                      ;         ;
; db/cmpr_7ic.tdf                                                      ; yes             ; Auto-Generated Megafunction                           ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/cmpr_7ic.tdf                                                      ;         ;
; altmult_add.tdf                                                      ; yes             ; Megafunction                                          ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altmult_add.tdf                                                                   ;         ;
; stratix_mac_mult.inc                                                 ; yes             ; Megafunction                                          ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_mac_mult.inc                                                              ;         ;
; stratix_mac_out.inc                                                  ; yes             ; Megafunction                                          ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_mac_out.inc                                                               ;         ;
; db/mult_add_fk74.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/mult_add_fk74.tdf                                                 ;         ;
; db/ded_mult_1ba1.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/ded_mult_1ba1.tdf                                                 ;         ;
; db/dffpipe_b3c.tdf                                                   ; yes             ; Auto-Generated Megafunction                           ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/dffpipe_b3c.tdf                                                   ;         ;
; db/ded_mult_3f91.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/ded_mult_3f91.tdf                                                 ;         ;
; parallel_add.tdf                                                     ; yes             ; Megafunction                                          ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/parallel_add.tdf                                                                  ;         ;
; pcpa_add.inc                                                         ; yes             ; Megafunction                                          ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/pcpa_add.inc                                                                      ;         ;
; csa_add.inc                                                          ; yes             ; Megafunction                                          ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/csa_add.inc                                                                       ;         ;
; altshift.inc                                                         ; yes             ; Megafunction                                          ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altshift.inc                                                                      ;         ;
; db/par_add_n9f.tdf                                                   ; yes             ; Auto-Generated Megafunction                           ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/par_add_n9f.tdf                                                   ;         ;
; altsqrt.tdf                                                          ; yes             ; Megafunction                                          ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf                                                                       ;         ;
; lpm_add_sub.tdf                                                      ; yes             ; Megafunction                                          ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                                   ;         ;
; addcore.inc                                                          ; yes             ; Megafunction                                          ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/addcore.inc                                                                       ;         ;
; look_add.inc                                                         ; yes             ; Megafunction                                          ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/look_add.inc                                                                      ;         ;
; bypassff.inc                                                         ; yes             ; Megafunction                                          ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/bypassff.inc                                                                      ;         ;
; alt_stratix_add_sub.inc                                              ; yes             ; Megafunction                                          ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                           ;         ;
; db/add_sub_vqc.tdf                                                   ; yes             ; Auto-Generated Megafunction                           ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/add_sub_vqc.tdf                                                   ;         ;
; db/add_sub_uqc.tdf                                                   ; yes             ; Auto-Generated Megafunction                           ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/add_sub_uqc.tdf                                                   ;         ;
; db/add_sub_tqc.tdf                                                   ; yes             ; Auto-Generated Megafunction                           ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/add_sub_tqc.tdf                                                   ;         ;
; db/add_sub_sqc.tdf                                                   ; yes             ; Auto-Generated Megafunction                           ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/add_sub_sqc.tdf                                                   ;         ;
; db/add_sub_rqc.tdf                                                   ; yes             ; Auto-Generated Megafunction                           ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/add_sub_rqc.tdf                                                   ;         ;
; db/add_sub_qqc.tdf                                                   ; yes             ; Auto-Generated Megafunction                           ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/add_sub_qqc.tdf                                                   ;         ;
; db/add_sub_pqc.tdf                                                   ; yes             ; Auto-Generated Megafunction                           ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/add_sub_pqc.tdf                                                   ;         ;
; db/add_sub_oqc.tdf                                                   ; yes             ; Auto-Generated Megafunction                           ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/add_sub_oqc.tdf                                                   ;         ;
; db/add_sub_nqc.tdf                                                   ; yes             ; Auto-Generated Megafunction                           ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/add_sub_nqc.tdf                                                   ;         ;
; db/add_sub_fpc.tdf                                                   ; yes             ; Auto-Generated Megafunction                           ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/add_sub_fpc.tdf                                                   ;         ;
; db/add_sub_epc.tdf                                                   ; yes             ; Auto-Generated Megafunction                           ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/add_sub_epc.tdf                                                   ;         ;
; db/add_sub_dpc.tdf                                                   ; yes             ; Auto-Generated Megafunction                           ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/add_sub_dpc.tdf                                                   ;         ;
; db/add_sub_cpc.tdf                                                   ; yes             ; Auto-Generated Megafunction                           ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/add_sub_cpc.tdf                                                   ;         ;
; db/add_sub_bpc.tdf                                                   ; yes             ; Auto-Generated Megafunction                           ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/add_sub_bpc.tdf                                                   ;         ;
; db/add_sub_apc.tdf                                                   ; yes             ; Auto-Generated Megafunction                           ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/add_sub_apc.tdf                                                   ;         ;
; db/add_sub_8pc.tdf                                                   ; yes             ; Auto-Generated Megafunction                           ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/add_sub_8pc.tdf                                                   ;         ;
; dffpipe.tdf                                                          ; yes             ; Megafunction                                          ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/dffpipe.tdf                                                                       ;         ;
; altddio_out.tdf                                                      ; yes             ; Megafunction                                          ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altddio_out.tdf                                                                   ;         ;
; stratix_ddio.inc                                                     ; yes             ; Megafunction                                          ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_ddio.inc                                                                  ;         ;
; cyclone_ddio.inc                                                     ; yes             ; Megafunction                                          ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/cyclone_ddio.inc                                                                  ;         ;
; lpm_mux.inc                                                          ; yes             ; Megafunction                                          ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mux.inc                                                                       ;         ;
; stratix_lcell.inc                                                    ; yes             ; Megafunction                                          ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_lcell.inc                                                                 ;         ;
; db/ddio_out_s9j.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/ddio_out_s9j.tdf                                                  ;         ;
; altsyncram.tdf                                                       ; yes             ; Megafunction                                          ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf                                                                    ;         ;
; stratix_ram_block.inc                                                ; yes             ; Megafunction                                          ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                             ;         ;
; lpm_decode.inc                                                       ; yes             ; Megafunction                                          ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_decode.inc                                                                    ;         ;
; a_rdenreg.inc                                                        ; yes             ; Megafunction                                          ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                                     ;         ;
; altrom.inc                                                           ; yes             ; Megafunction                                          ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.inc                                                                        ;         ;
; altram.inc                                                           ; yes             ; Megafunction                                          ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altram.inc                                                                        ;         ;
; db/altsyncram_ua91.tdf                                               ; yes             ; Auto-Generated Megafunction                           ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/altsyncram_ua91.tdf                                               ;         ;
; db/ov5640_sdram_hdmi_tft.ram0_ov5640_init_table_rgb_29d10271.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/ov5640_sdram_hdmi_tft.ram0_ov5640_init_table_rgb_29d10271.hdl.mif ;         ;
; lpm_mult.tdf                                                         ; yes             ; Megafunction                                          ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf                                                                      ;         ;
; multcore.inc                                                         ; yes             ; Megafunction                                          ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/multcore.inc                                                                      ;         ;
; db/mult_rct.tdf                                                      ; yes             ; Auto-Generated Megafunction                           ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/mult_rct.tdf                                                      ;         ;
+----------------------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 1,618       ;
;                                             ;             ;
; Total combinational functions               ; 1363        ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 391         ;
;     -- 3 input functions                    ; 544         ;
;     -- <=2 input functions                  ; 428         ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 788         ;
;     -- arithmetic mode                      ; 575         ;
;                                             ;             ;
; Total registers                             ; 896         ;
;     -- Dedicated logic registers            ; 880         ;
;     -- I/O registers                        ; 32          ;
;                                             ;             ;
; I/O pins                                    ; 86          ;
; Total memory bits                           ; 36560       ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 30          ;
;                                             ;             ;
; Total PLLs                                  ; 2           ;
;     -- PLLs                                 ; 2           ;
;                                             ;             ;
; Maximum fan-out node                        ; rst_n~input ;
; Maximum fan-out                             ; 765         ;
; Total fan-out                               ; 8424        ;
; Average fan-out                             ; 3.29        ;
+---------------------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; Compilation Hierarchy Node                       ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                               ; Entity Name           ; Library Name ;
+--------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; |ov5640_sdram_hdmi_tft                           ; 1363 (1)            ; 880 (0)                   ; 36560       ; 30           ; 18      ; 6         ; 86   ; 0            ; |ov5640_sdram_hdmi_tft                                                                                                                                                            ; ov5640_sdram_hdmi_tft ; work         ;
;    |DVP_Capture:DVP_Capture|                     ; 8 (8)               ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|DVP_Capture:DVP_Capture                                                                                                                                    ; DVP_Capture           ; work         ;
;    |camera_init:camera_init|                     ; 220 (65)            ; 97 (34)                   ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|camera_init:camera_init                                                                                                                                    ; camera_init           ; work         ;
;       |i2c_control:i2c_control|                  ; 155 (55)            ; 63 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|camera_init:camera_init|i2c_control:i2c_control                                                                                                            ; i2c_control           ; work         ;
;          |i2c_bit_shift:i2c_bit_shift|           ; 100 (100)           ; 38 (38)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift                                                                                ; i2c_bit_shift         ; work         ;
;       |ov5640_init_table_rgb:camera_init_table|  ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|camera_init:camera_init|ov5640_init_table_rgb:camera_init_table                                                                                            ; ov5640_init_table_rgb ; work         ;
;          |altsyncram:rom_rtl_0|                  ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0                                                                       ; altsyncram            ; work         ;
;             |altsyncram_ua91:auto_generated|     ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_ua91:auto_generated                                        ; altsyncram_ua91       ; work         ;
;    |disp_driver:disp_driver|                     ; 49 (49)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|disp_driver:disp_driver                                                                                                                                    ; disp_driver           ; work         ;
;    |dvi_encoder:u_dvi_encoder|                   ; 62 (0)              ; 53 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|dvi_encoder:u_dvi_encoder                                                                                                                                  ; dvi_encoder           ; work         ;
;       |encode:encb|                              ; 25 (25)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|dvi_encoder:u_dvi_encoder|encode:encb                                                                                                                      ; encode                ; work         ;
;       |encode:encg|                              ; 4 (4)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|dvi_encoder:u_dvi_encoder|encode:encg                                                                                                                      ; encode                ; work         ;
;       |encode:encr|                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|dvi_encoder:u_dvi_encoder|encode:encr                                                                                                                      ; encode                ; work         ;
;       |serdes_4b_10to1:serdes_4b_10to1_inst|     ; 33 (33)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst                                                                                             ; serdes_4b_10to1       ; work         ;
;          |altddio_out:altddio_out_0|             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0                                                                   ; altddio_out           ; work         ;
;             |ddio_out_s9j:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated                                       ; ddio_out_s9j          ; work         ;
;          |altddio_out:altddio_out_1|             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1                                                                   ; altddio_out           ; work         ;
;             |ddio_out_s9j:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated                                       ; ddio_out_s9j          ; work         ;
;    |pll:pll_inst|                                ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|pll:pll_inst                                                                                                                                               ; pll                   ; work         ;
;       |altpll:altpll_component|                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|pll:pll_inst|altpll:altpll_component                                                                                                                       ; altpll                ; work         ;
;          |pll_altpll:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated                                                                                             ; pll_altpll            ; work         ;
;    |pll_hdmi:pll_hdmi_inst|                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|pll_hdmi:pll_hdmi_inst                                                                                                                                     ; pll_hdmi              ; work         ;
;       |altpll:altpll_component|                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|pll_hdmi:pll_hdmi_inst|altpll:altpll_component                                                                                                             ; altpll                ; work         ;
;          |pll_hdmi_altpll:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated                                                                              ; pll_hdmi_altpll       ; work         ;
;    |sdram_control_top:sdram_control_top|         ; 566 (81)            ; 404 (34)                  ; 11264       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top                                                                                                                        ; sdram_control_top     ; work         ;
;       |fifo_rd:sd_rd_fifo|                       ; 84 (0)              ; 117 (0)                   ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo                                                                                                     ; fifo_rd               ; work         ;
;          |dcfifo:dcfifo_component|               ; 84 (0)              ; 117 (0)                   ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component                                                                             ; dcfifo                ; work         ;
;             |dcfifo_6tn1:auto_generated|         ; 84 (14)             ; 117 (30)                  ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated                                                  ; dcfifo_6tn1           ; work         ;
;                |a_gray2bin_6ib:wrptr_g_gray2bin| ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin                  ; a_gray2bin_6ib        ; work         ;
;                |a_gray2bin_6ib:ws_dgrp_gray2bin| ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin                  ; a_gray2bin_6ib        ; work         ;
;                |a_graycounter_1lc:wrptr_g1p|     ; 19 (19)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p                      ; a_graycounter_1lc     ; work         ;
;                |a_graycounter_577:rdptr_g1p|     ; 20 (20)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p                      ; a_graycounter_577     ; work         ;
;                |alt_synch_pipe_8pl:rs_dgwp|      ; 0 (0)               ; 20 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp                       ; alt_synch_pipe_8pl    ; work         ;
;                   |dffpipe_pe9:dffpipe14|        ; 0 (0)               ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14 ; dffpipe_pe9           ; work         ;
;                |alt_synch_pipe_9pl:ws_dgrp|      ; 0 (0)               ; 20 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp                       ; alt_synch_pipe_9pl    ; work         ;
;                   |dffpipe_qe9:dffpipe17|        ; 0 (0)               ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17 ; dffpipe_qe9           ; work         ;
;                |altsyncram_fo41:fifo_ram|        ; 0 (0)               ; 0 (0)                     ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram                         ; altsyncram_fo41       ; work         ;
;                |cmpr_n76:rdempty_eq_comp|        ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|cmpr_n76:rdempty_eq_comp                         ; cmpr_n76              ; work         ;
;                |cmpr_n76:wrfull_eq_comp|         ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|cmpr_n76:wrfull_eq_comp                          ; cmpr_n76              ; work         ;
;                |dffpipe_8d9:wrfull_reg|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_8d9:wrfull_reg                           ; dffpipe_8d9           ; work         ;
;                |dffpipe_oe9:ws_brp|              ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:ws_brp                               ; dffpipe_oe9           ; work         ;
;                |dffpipe_oe9:ws_bwp|              ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:ws_bwp                               ; dffpipe_oe9           ; work         ;
;       |fifo_wr:sd_wr_fifo|                       ; 87 (0)              ; 117 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo                                                                                                     ; fifo_wr               ; work         ;
;          |dcfifo:dcfifo_component|               ; 87 (0)              ; 117 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component                                                                             ; dcfifo                ; work         ;
;             |dcfifo_6tn1:auto_generated|         ; 87 (16)             ; 117 (30)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated                                                  ; dcfifo_6tn1           ; work         ;
;                |a_gray2bin_6ib:rdptr_g_gray2bin| ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin                  ; a_gray2bin_6ib        ; work         ;
;                |a_gray2bin_6ib:rs_dgwp_gray2bin| ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_gray2bin_6ib:rs_dgwp_gray2bin                  ; a_gray2bin_6ib        ; work         ;
;                |a_graycounter_1lc:wrptr_g1p|     ; 20 (20)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p                      ; a_graycounter_1lc     ; work         ;
;                |a_graycounter_577:rdptr_g1p|     ; 19 (19)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p                      ; a_graycounter_577     ; work         ;
;                |alt_synch_pipe_8pl:rs_dgwp|      ; 0 (0)               ; 20 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp                       ; alt_synch_pipe_8pl    ; work         ;
;                   |dffpipe_pe9:dffpipe14|        ; 0 (0)               ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14 ; dffpipe_pe9           ; work         ;
;                |alt_synch_pipe_9pl:ws_dgrp|      ; 0 (0)               ; 20 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp                       ; alt_synch_pipe_9pl    ; work         ;
;                   |dffpipe_qe9:dffpipe17|        ; 0 (0)               ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17 ; dffpipe_qe9           ; work         ;
;                |altsyncram_fo41:fifo_ram|        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram                         ; altsyncram_fo41       ; work         ;
;                |cmpr_n76:rdempty_eq_comp|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|cmpr_n76:rdempty_eq_comp                         ; cmpr_n76              ; work         ;
;                |cmpr_n76:rdfull_eq_comp|         ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|cmpr_n76:rdfull_eq_comp                          ; cmpr_n76              ; work         ;
;                |cmpr_n76:wrfull_eq_comp|         ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|cmpr_n76:wrfull_eq_comp                          ; cmpr_n76              ; work         ;
;                |dffpipe_8d9:rdfull_reg|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_8d9:rdfull_reg                           ; dffpipe_8d9           ; work         ;
;                |dffpipe_oe9:rs_brp|              ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:rs_brp                               ; dffpipe_oe9           ; work         ;
;                |dffpipe_oe9:rs_bwp|              ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:rs_bwp                               ; dffpipe_oe9           ; work         ;
;       |sdram_control:sdram_control|              ; 314 (275)           ; 136 (115)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|sdram_control:sdram_control                                                                                            ; sdram_control         ; work         ;
;          |sdram_init:sdram_init|                 ; 39 (39)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|sdram_control:sdram_control|sdram_init:sdram_init                                                                      ; sdram_init            ; work         ;
;    |sobel:sobel_inst|                            ; 457 (22)            ; 260 (1)                   ; 19152       ; 30           ; 18      ; 6         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sobel:sobel_inst                                                                                                                                           ; sobel                 ; work         ;
;       |LineBuffer:LineBuffer_inst|               ; 15 (0)              ; 10 (0)                    ; 19152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sobel:sobel_inst|LineBuffer:LineBuffer_inst                                                                                                                ; LineBuffer            ; work         ;
;          |altshift_taps:ALTSHIFT_TAPS_component| ; 15 (0)              ; 10 (0)                    ; 19152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component                                                                          ; altshift_taps         ; work         ;
;             |shift_taps_6rv:auto_generated|      ; 15 (0)              ; 10 (0)                    ; 19152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated                                            ; shift_taps_6rv        ; work         ;
;                |altsyncram_5ka1:altsyncram2|     ; 0 (0)               ; 0 (0)                     ; 19152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2                ; altsyncram_5ka1       ; work         ;
;                |cntr_auf:cntr1|                  ; 15 (12)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1                             ; cntr_auf              ; work         ;
;                   |cmpr_7ic:cmpr4|               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|cmpr_7ic:cmpr4              ; cmpr_7ic              ; work         ;
;       |MAC_3:x0|                                 ; 36 (0)              ; 26 (0)                    ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sobel:sobel_inst|MAC_3:x0                                                                                                                                  ; MAC_3                 ; work         ;
;          |altmult_add:ALTMULT_ADD_component|     ; 36 (0)              ; 26 (0)                    ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component                                                                                                ; altmult_add           ; work         ;
;             |mult_add_fk74:auto_generated|       ; 36 (36)             ; 26 (18)                   ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated                                                                   ; mult_add_fk74         ; work         ;
;                |ded_mult_1ba1:ded_mult1|         ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1                                           ; ded_mult_1ba1         ; work         ;
;                |ded_mult_1ba1:ded_mult2|         ; 0 (0)               ; 8 (8)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2                                           ; ded_mult_1ba1         ; work         ;
;                |ded_mult_3f91:ded_mult3|         ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3                                           ; ded_mult_3f91         ; work         ;
;       |MAC_3:x1|                                 ; 36 (0)              ; 26 (0)                    ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sobel:sobel_inst|MAC_3:x1                                                                                                                                  ; MAC_3                 ; work         ;
;          |altmult_add:ALTMULT_ADD_component|     ; 36 (0)              ; 26 (0)                    ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component                                                                                                ; altmult_add           ; work         ;
;             |mult_add_fk74:auto_generated|       ; 36 (36)             ; 26 (18)                   ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated                                                                   ; mult_add_fk74         ; work         ;
;                |ded_mult_1ba1:ded_mult1|         ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1                                           ; ded_mult_1ba1         ; work         ;
;                |ded_mult_1ba1:ded_mult2|         ; 0 (0)               ; 8 (8)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2                                           ; ded_mult_1ba1         ; work         ;
;                |ded_mult_3f91:ded_mult3|         ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3                                           ; ded_mult_3f91         ; work         ;
;       |MAC_3:x2|                                 ; 36 (0)              ; 26 (0)                    ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sobel:sobel_inst|MAC_3:x2                                                                                                                                  ; MAC_3                 ; work         ;
;          |altmult_add:ALTMULT_ADD_component|     ; 36 (0)              ; 26 (0)                    ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component                                                                                                ; altmult_add           ; work         ;
;             |mult_add_fk74:auto_generated|       ; 36 (36)             ; 26 (18)                   ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated                                                                   ; mult_add_fk74         ; work         ;
;                |ded_mult_1ba1:ded_mult1|         ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1                                           ; ded_mult_1ba1         ; work         ;
;                |ded_mult_1ba1:ded_mult2|         ; 0 (0)               ; 8 (8)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2                                           ; ded_mult_1ba1         ; work         ;
;                |ded_mult_3f91:ded_mult3|         ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3                                           ; ded_mult_3f91         ; work         ;
;       |MAC_3:y0|                                 ; 36 (0)              ; 26 (0)                    ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sobel:sobel_inst|MAC_3:y0                                                                                                                                  ; MAC_3                 ; work         ;
;          |altmult_add:ALTMULT_ADD_component|     ; 36 (0)              ; 26 (0)                    ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component                                                                                                ; altmult_add           ; work         ;
;             |mult_add_fk74:auto_generated|       ; 36 (36)             ; 26 (18)                   ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated                                                                   ; mult_add_fk74         ; work         ;
;                |ded_mult_1ba1:ded_mult1|         ; 0 (0)               ; 8 (8)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1                                           ; ded_mult_1ba1         ; work         ;
;                |ded_mult_1ba1:ded_mult2|         ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2                                           ; ded_mult_1ba1         ; work         ;
;                |ded_mult_3f91:ded_mult3|         ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3                                           ; ded_mult_3f91         ; work         ;
;       |MAC_3:y1|                                 ; 36 (0)              ; 26 (0)                    ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sobel:sobel_inst|MAC_3:y1                                                                                                                                  ; MAC_3                 ; work         ;
;          |altmult_add:ALTMULT_ADD_component|     ; 36 (0)              ; 26 (0)                    ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component                                                                                                ; altmult_add           ; work         ;
;             |mult_add_fk74:auto_generated|       ; 36 (36)             ; 26 (18)                   ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated                                                                   ; mult_add_fk74         ; work         ;
;                |ded_mult_1ba1:ded_mult1|         ; 0 (0)               ; 8 (8)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1                                           ; ded_mult_1ba1         ; work         ;
;                |ded_mult_1ba1:ded_mult2|         ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2                                           ; ded_mult_1ba1         ; work         ;
;                |ded_mult_3f91:ded_mult3|         ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3                                           ; ded_mult_3f91         ; work         ;
;       |MAC_3:y2|                                 ; 36 (0)              ; 26 (0)                    ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sobel:sobel_inst|MAC_3:y2                                                                                                                                  ; MAC_3                 ; work         ;
;          |altmult_add:ALTMULT_ADD_component|     ; 36 (0)              ; 26 (0)                    ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component                                                                                                ; altmult_add           ; work         ;
;             |mult_add_fk74:auto_generated|       ; 36 (36)             ; 26 (18)                   ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated                                                                   ; mult_add_fk74         ; work         ;
;                |ded_mult_1ba1:ded_mult1|         ; 0 (0)               ; 8 (8)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1                                           ; ded_mult_1ba1         ; work         ;
;                |ded_mult_1ba1:ded_mult2|         ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2                                           ; ded_mult_1ba1         ; work         ;
;                |ded_mult_3f91:ded_mult3|         ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3                                           ; ded_mult_3f91         ; work         ;
;       |PA_3:pa0|                                 ; 40 (0)              ; 38 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sobel:sobel_inst|PA_3:pa0                                                                                                                                  ; PA_3                  ; work         ;
;          |parallel_add:parallel_add_component|   ; 40 (0)              ; 38 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component                                                                                              ; parallel_add          ; work         ;
;             |par_add_n9f:auto_generated|         ; 40 (40)             ; 38 (38)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated                                                                   ; par_add_n9f           ; work         ;
;       |PA_3:pa1|                                 ; 40 (0)              ; 39 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sobel:sobel_inst|PA_3:pa1                                                                                                                                  ; PA_3                  ; work         ;
;          |parallel_add:parallel_add_component|   ; 40 (0)              ; 39 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component                                                                                              ; parallel_add          ; work         ;
;             |par_add_n9f:auto_generated|         ; 40 (40)             ; 39 (39)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated                                                                   ; par_add_n9f           ; work         ;
;       |SQRT:sqrt0|                               ; 116 (0)             ; 16 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sobel:sobel_inst|SQRT:sqrt0                                                                                                                                ; SQRT                  ; work         ;
;          |altsqrt:ALTSQRT_component|             ; 116 (45)            ; 16 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component                                                                                                      ; altsqrt               ; work         ;
;             |dffpipe:a_delay|                    ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay                                                                                      ; dffpipe               ; work         ;
;             |dffpipe:b_dffe[7]|                  ; 1 (1)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]                                                                                    ; dffpipe               ; work         ;
;             |dffpipe:r_dffe[7]|                  ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]                                                                                    ; dffpipe               ; work         ;
;             |lpm_add_sub:subtractors[10]|        ; 13 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[10]                                                                          ; lpm_add_sub           ; work         ;
;                |add_sub_qqc:auto_generated|      ; 13 (13)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[10]|add_sub_qqc:auto_generated                                               ; add_sub_qqc           ; work         ;
;             |lpm_add_sub:subtractors[11]|        ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[11]                                                                          ; lpm_add_sub           ; work         ;
;                |add_sub_rqc:auto_generated|      ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[11]|add_sub_rqc:auto_generated                                               ; add_sub_rqc           ; work         ;
;             |lpm_add_sub:subtractors[12]|        ; 16 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[12]                                                                          ; lpm_add_sub           ; work         ;
;                |add_sub_sqc:auto_generated|      ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[12]|add_sub_sqc:auto_generated                                               ; add_sub_sqc           ; work         ;
;             |lpm_add_sub:subtractors[6]|         ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]                                                                           ; lpm_add_sub           ; work         ;
;                |add_sub_fpc:auto_generated|      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]|add_sub_fpc:auto_generated                                                ; add_sub_fpc           ; work         ;
;             |lpm_add_sub:subtractors[7]|         ; 5 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]                                                                           ; lpm_add_sub           ; work         ;
;                |add_sub_nqc:auto_generated|      ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]|add_sub_nqc:auto_generated                                                ; add_sub_nqc           ; work         ;
;             |lpm_add_sub:subtractors[8]|         ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]                                                                           ; lpm_add_sub           ; work         ;
;                |add_sub_oqc:auto_generated|      ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]|add_sub_oqc:auto_generated                                                ; add_sub_oqc           ; work         ;
;             |lpm_add_sub:subtractors[9]|         ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]                                                                           ; lpm_add_sub           ; work         ;
;                |add_sub_pqc:auto_generated|      ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]|add_sub_pqc:auto_generated                                                ; add_sub_pqc           ; work         ;
;       |lpm_mult:Mult0|                           ; 4 (0)               ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sobel:sobel_inst|lpm_mult:Mult0                                                                                                                            ; lpm_mult              ; work         ;
;          |mult_rct:auto_generated|               ; 4 (4)               ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sobel:sobel_inst|lpm_mult:Mult0|mult_rct:auto_generated                                                                                                    ; mult_rct              ; work         ;
;       |lpm_mult:Mult1|                           ; 4 (0)               ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sobel:sobel_inst|lpm_mult:Mult1                                                                                                                            ; lpm_mult              ; work         ;
;          |mult_rct:auto_generated|               ; 4 (4)               ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |ov5640_sdram_hdmi_tft|sobel:sobel_inst|lpm_mult:Mult1|mult_rct:auto_generated                                                                                                    ; mult_rct              ; work         ;
+--------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------------------------------------------------+
; Name                                                                                                                                                   ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------------------------------------------------+
; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_ua91:auto_generated|ALTSYNCRAM                         ; AUTO ; ROM              ; 256          ; 24           ; --           ; --           ; 6144  ; db/ov5640_sdram_hdmi_tft.ram0_ov5640_init_table_rgb_29d10271.hdl.mif ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192  ; None                                                                 ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192  ; None                                                                 ;
; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 798          ; 24           ; 798          ; 24           ; 19152 ; None                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 18          ;
; Simple Multipliers (18-bit)           ; 6           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 30          ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 6           ;
; Mixed Sign Embedded Multipliers       ; 18          ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------+
; State Machine - |ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|sdram_control:sdram_control|main_state ;
+------------------+-----------------+------------------+-----------------+-----------------------------------------+
; Name             ; main_state.READ ; main_state.WRITE ; main_state.AREF ; main_state.IDLE                         ;
+------------------+-----------------+------------------+-----------------+-----------------------------------------+
; main_state.IDLE  ; 0               ; 0                ; 0               ; 0                                       ;
; main_state.AREF  ; 0               ; 0                ; 1               ; 1                                       ;
; main_state.WRITE ; 0               ; 1                ; 0               ; 1                                       ;
; main_state.READ  ; 1               ; 0                ; 0               ; 1                                       ;
+------------------+-----------------+------------------+-----------------+-----------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------+
; State Machine - |ov5640_sdram_hdmi_tft|camera_init:camera_init|state ;
+----------+----------+----------+-------------------------------------+
; Name     ; state.00 ; state.10 ; state.01                            ;
+----------+----------+----------+-------------------------------------+
; state.00 ; 0        ; 0        ; 0                                   ;
; state.01 ; 1        ; 0        ; 1                                   ;
; state.10 ; 1        ; 1        ; 0                                   ;
+----------+----------+----------+-------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ov5640_sdram_hdmi_tft|camera_init:camera_init|i2c_control:i2c_control|state                                                    ;
+--------------------+-------------------+--------------------+--------------+-------------------+--------------------+--------------+------------+
; Name               ; state.RD_REG_DONE ; state.WAIT_RD_DONE ; state.RD_REG ; state.WR_REG_DONE ; state.WAIT_WR_DONE ; state.WR_REG ; state.IDLE ;
+--------------------+-------------------+--------------------+--------------+-------------------+--------------------+--------------+------------+
; state.IDLE         ; 0                 ; 0                  ; 0            ; 0                 ; 0                  ; 0            ; 0          ;
; state.WR_REG       ; 0                 ; 0                  ; 0            ; 0                 ; 0                  ; 1            ; 1          ;
; state.WAIT_WR_DONE ; 0                 ; 0                  ; 0            ; 0                 ; 1                  ; 0            ; 1          ;
; state.WR_REG_DONE  ; 0                 ; 0                  ; 0            ; 1                 ; 0                  ; 0            ; 1          ;
; state.RD_REG       ; 0                 ; 0                  ; 1            ; 0                 ; 0                  ; 0            ; 1          ;
; state.WAIT_RD_DONE ; 0                 ; 1                  ; 0            ; 0                 ; 0                  ; 0            ; 1          ;
; state.RD_REG_DONE  ; 1                 ; 0                  ; 0            ; 0                 ; 0                  ; 0            ; 1          ;
+--------------------+-------------------+--------------------+--------------+-------------------+--------------------+--------------+------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ov5640_sdram_hdmi_tft|camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state       ;
+-----------------+---------------+---------------+-----------------+---------------+---------------+---------------+------------+
; Name            ; state.GEN_STO ; state.GEN_ACK ; state.CHECK_ACK ; state.RD_DATA ; state.WR_DATA ; state.GEN_STA ; state.IDLE ;
+-----------------+---------------+---------------+-----------------+---------------+---------------+---------------+------------+
; state.IDLE      ; 0             ; 0             ; 0               ; 0             ; 0             ; 0             ; 0          ;
; state.GEN_STA   ; 0             ; 0             ; 0               ; 0             ; 0             ; 1             ; 1          ;
; state.WR_DATA   ; 0             ; 0             ; 0               ; 0             ; 1             ; 0             ; 1          ;
; state.RD_DATA   ; 0             ; 0             ; 0               ; 1             ; 0             ; 0             ; 1          ;
; state.CHECK_ACK ; 0             ; 0             ; 1               ; 0             ; 0             ; 0             ; 1          ;
; state.GEN_ACK   ; 0             ; 1             ; 0               ; 0             ; 0             ; 0             ; 1          ;
; state.GEN_STO   ; 1             ; 0             ; 0               ; 0             ; 0             ; 0             ; 1          ;
+-----------------+---------------+---------------+-----------------+---------------+---------------+---------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                         ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[8] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[7] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[4] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[5] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[2] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[3] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[0] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[1] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[8] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[9] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[6] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[7] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[4] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[5] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[2] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[3] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[0] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[1] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[8] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[7] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[5] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[4] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[3] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[2] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[1] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[0] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[8] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[9] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[6] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[7] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[4] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[5] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[2] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[3] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[0] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[1] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[8] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[9] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[6] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[7] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[4] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[5] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[2] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[3] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[0] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[1] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[9] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[8] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[7] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[6] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[5] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[4] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[3] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[2] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[1] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[0] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[8] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[9] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[6] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[7] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[4] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[5] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[2] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[3] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[0] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[1] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[8] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[9] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[6] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[7] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[4] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[5] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[2] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[3] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[0] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[1] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 80                                                                                                                             ;                                                                  ;                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                     ;
+------------------------------------------------------------------------------+-------------------------------------------------+------------------------+
; Latch Name                                                                   ; Latch Enable Signal                             ; Free of Timing Hazards ;
+------------------------------------------------------------------------------+-------------------------------------------------+------------------------+
; sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_break_rd ; GND                                             ; yes                    ;
; sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_break_wr ; GND                                             ; yes                    ;
; sdram_control_top:sdram_control_top|sdram_control:sdram_control|wr_break_ref ; GND                                             ; yes                    ;
; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_break_ref ; GND                                             ; yes                    ;
; sdram_control_top:sdram_control_top|sd_baddr[0]                              ; sdram_control_top:sdram_control_top|sd_baddr[0] ; yes                    ;
; sdram_control_top:sdram_control_top|sd_baddr[1]                              ; sdram_control_top:sdram_control_top|sd_baddr[0] ; yes                    ;
; sdram_control_top:sdram_control_top|sd_raddr[0]                              ; sdram_control_top:sdram_control_top|sd_baddr[0] ; yes                    ;
; sdram_control_top:sdram_control_top|sd_raddr[1]                              ; sdram_control_top:sdram_control_top|sd_baddr[0] ; yes                    ;
; sdram_control_top:sdram_control_top|sd_raddr[2]                              ; sdram_control_top:sdram_control_top|sd_baddr[0] ; yes                    ;
; sdram_control_top:sdram_control_top|sd_raddr[3]                              ; sdram_control_top:sdram_control_top|sd_baddr[0] ; yes                    ;
; sdram_control_top:sdram_control_top|sd_raddr[4]                              ; sdram_control_top:sdram_control_top|sd_baddr[0] ; yes                    ;
; sdram_control_top:sdram_control_top|sd_raddr[5]                              ; sdram_control_top:sdram_control_top|sd_baddr[0] ; yes                    ;
; sdram_control_top:sdram_control_top|sd_raddr[6]                              ; sdram_control_top:sdram_control_top|sd_baddr[0] ; yes                    ;
; sdram_control_top:sdram_control_top|sd_raddr[7]                              ; sdram_control_top:sdram_control_top|sd_baddr[0] ; yes                    ;
; sdram_control_top:sdram_control_top|sd_caddr[8]                              ; sdram_control_top:sdram_control_top|sd_baddr[0] ; yes                    ;
; sdram_control_top:sdram_control_top|sd_raddr[8]                              ; sdram_control_top:sdram_control_top|sd_baddr[0] ; yes                    ;
; sdram_control_top:sdram_control_top|sd_raddr[9]                              ; sdram_control_top:sdram_control_top|sd_baddr[0] ; yes                    ;
; sdram_control_top:sdram_control_top|sd_raddr[10]                             ; sdram_control_top:sdram_control_top|sd_baddr[0] ; yes                    ;
; sdram_control_top:sdram_control_top|sd_raddr[11]                             ; sdram_control_top:sdram_control_top|sd_baddr[0] ; yes                    ;
; sdram_control_top:sdram_control_top|sd_raddr[12]                             ; sdram_control_top:sdram_control_top|sd_baddr[0] ; yes                    ;
; Number of user-specified and inferred latches = 20                           ;                                                 ;                        ;
+------------------------------------------------------------------------------+-------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                           ; Reason for Removal                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; dvi_encoder:u_dvi_encoder|encode:encr|c1_reg[0]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                           ;
; dvi_encoder:u_dvi_encoder|encode:encr|c0_reg[0,1]                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                           ;
; dvi_encoder:u_dvi_encoder|encode:encg|c1_reg[0]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                           ;
; dvi_encoder:u_dvi_encoder|encode:encg|c0_reg[0,1]                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                           ;
; sdram_control_top:sdram_control_top|sdram_control:sdram_control|sdram_init:sdram_init|Command[3]                                        ; Stuck at GND due to stuck port data_in                                                                                                           ;
; sdram_control_top:sdram_control_top|sdram_control:sdram_control|sdram_init:sdram_init|Saddr[3,6..9,11,12]                               ; Stuck at GND due to stuck port data_in                                                                                                           ;
; dvi_encoder:u_dvi_encoder|encode:encr|c1_reg[1]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                           ;
; dvi_encoder:u_dvi_encoder|encode:encg|c1_reg[1]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                           ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][7]                                                        ; Stuck at GND due to stuck port data_in                                                                                                           ;
; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe40                                         ; Lost fanout                                                                                                                                      ;
; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe40                                         ; Lost fanout                                                                                                                                      ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:ws_bwp|dffe13a[9] ; Lost fanout                                                                                                                                      ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:ws_brp|dffe13a[9] ; Lost fanout                                                                                                                                      ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[9] ; Lost fanout                                                                                                                                      ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[9] ; Lost fanout                                                                                                                                      ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][6]                                                        ; Stuck at GND due to stuck port data_in                                                                                                           ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][5]                                                        ; Stuck at GND due to stuck port data_in                                                                                                           ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][4]                                                        ; Stuck at GND due to stuck port data_in                                                                                                           ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][3]                                                        ; Stuck at GND due to stuck port data_in                                                                                                           ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][2]                                                        ; Stuck at GND due to stuck port data_in                                                                                                           ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][8]                                                        ; Stuck at GND due to stuck port data_in                                                                                                           ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][7]                                                        ; Stuck at GND due to stuck port data_in                                                                                                           ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][6]                                                        ; Stuck at GND due to stuck port data_in                                                                                                           ;
; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe39                                         ; Merged with sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe39                                      ;
; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[4]                                                         ; Merged with dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[4]                                                      ;
; dvi_encoder:u_dvi_encoder|encode:encb|de_reg[0]                                                                                         ; Merged with dvi_encoder:u_dvi_encoder|encode:encr|de_reg[0]                                                                                      ;
; dvi_encoder:u_dvi_encoder|encode:encg|de_reg[0]                                                                                         ; Merged with dvi_encoder:u_dvi_encoder|encode:encr|de_reg[0]                                                                                      ;
; dvi_encoder:u_dvi_encoder|encode:encb|de_reg[1]                                                                                         ; Merged with dvi_encoder:u_dvi_encoder|encode:encr|de_reg[1]                                                                                      ;
; dvi_encoder:u_dvi_encoder|encode:encg|de_reg[1]                                                                                         ; Merged with dvi_encoder:u_dvi_encoder|encode:encr|de_reg[1]                                                                                      ;
; dvi_encoder:u_dvi_encoder|encode:encb|din_q[0]                                                                                          ; Merged with dvi_encoder:u_dvi_encoder|encode:encr|din_q[0]                                                                                       ;
; dvi_encoder:u_dvi_encoder|encode:encg|din_q[0]                                                                                          ; Merged with dvi_encoder:u_dvi_encoder|encode:encr|din_q[0]                                                                                       ;
; dvi_encoder:u_dvi_encoder|encode:encb|din_q[1]                                                                                          ; Merged with dvi_encoder:u_dvi_encoder|encode:encr|din_q[1]                                                                                       ;
; dvi_encoder:u_dvi_encoder|encode:encg|din_q[1]                                                                                          ; Merged with dvi_encoder:u_dvi_encoder|encode:encr|din_q[1]                                                                                       ;
; dvi_encoder:u_dvi_encoder|encode:encb|din_q[2]                                                                                          ; Merged with dvi_encoder:u_dvi_encoder|encode:encr|din_q[2]                                                                                       ;
; dvi_encoder:u_dvi_encoder|encode:encg|din_q[2]                                                                                          ; Merged with dvi_encoder:u_dvi_encoder|encode:encr|din_q[2]                                                                                       ;
; dvi_encoder:u_dvi_encoder|encode:encb|din_q[3]                                                                                          ; Merged with dvi_encoder:u_dvi_encoder|encode:encr|din_q[3]                                                                                       ;
; dvi_encoder:u_dvi_encoder|encode:encg|din_q[3]                                                                                          ; Merged with dvi_encoder:u_dvi_encoder|encode:encr|din_q[3]                                                                                       ;
; dvi_encoder:u_dvi_encoder|encode:encb|din_q[4]                                                                                          ; Merged with dvi_encoder:u_dvi_encoder|encode:encr|din_q[4]                                                                                       ;
; dvi_encoder:u_dvi_encoder|encode:encg|din_q[4]                                                                                          ; Merged with dvi_encoder:u_dvi_encoder|encode:encr|din_q[4]                                                                                       ;
; dvi_encoder:u_dvi_encoder|encode:encb|din_q[5]                                                                                          ; Merged with dvi_encoder:u_dvi_encoder|encode:encr|din_q[5]                                                                                       ;
; dvi_encoder:u_dvi_encoder|encode:encg|din_q[5]                                                                                          ; Merged with dvi_encoder:u_dvi_encoder|encode:encr|din_q[5]                                                                                       ;
; dvi_encoder:u_dvi_encoder|encode:encb|din_q[6]                                                                                          ; Merged with dvi_encoder:u_dvi_encoder|encode:encr|din_q[6]                                                                                       ;
; dvi_encoder:u_dvi_encoder|encode:encg|din_q[6]                                                                                          ; Merged with dvi_encoder:u_dvi_encoder|encode:encr|din_q[6]                                                                                       ;
; dvi_encoder:u_dvi_encoder|encode:encb|din_q[7]                                                                                          ; Merged with dvi_encoder:u_dvi_encoder|encode:encr|din_q[7]                                                                                       ;
; dvi_encoder:u_dvi_encoder|encode:encg|din_q[7]                                                                                          ; Merged with dvi_encoder:u_dvi_encoder|encode:encr|din_q[7]                                                                                       ;
; dvi_encoder:u_dvi_encoder|encode:encb|q_m_reg[0]                                                                                        ; Merged with dvi_encoder:u_dvi_encoder|encode:encg|q_m_reg[0]                                                                                     ;
; sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[7]    ; Merged with sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[7] ;
; sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[6]    ; Merged with sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[6] ;
; sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[5]    ; Merged with sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[5] ;
; sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[4]    ; Merged with sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[4] ;
; sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[3]    ; Merged with sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[3] ;
; sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[2]    ; Merged with sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[2] ;
; sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[1]    ; Merged with sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[1] ;
; sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[0]    ; Merged with sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[0] ;
; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[7]    ; Merged with sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[7] ;
; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[6]    ; Merged with sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[6] ;
; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[5]    ; Merged with sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[5] ;
; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[4]    ; Merged with sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[4] ;
; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[3]    ; Merged with sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[3] ;
; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[2]    ; Merged with sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[2] ;
; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[1]    ; Merged with sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[1] ;
; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[0]    ; Merged with sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[0] ;
; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[7]    ; Merged with sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[7] ;
; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[6]    ; Merged with sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[6] ;
; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[5]    ; Merged with sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[5] ;
; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[4]    ; Merged with sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[4] ;
; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[3]    ; Merged with sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[3] ;
; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[2]    ; Merged with sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[2] ;
; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[1]    ; Merged with sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[1] ;
; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[0]    ; Merged with sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[0] ;
; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[7]    ; Merged with sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[7] ;
; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[6]    ; Merged with sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[6] ;
; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[5]    ; Merged with sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[5] ;
; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[4]    ; Merged with sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[4] ;
; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[3]    ; Merged with sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[3] ;
; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[2]    ; Merged with sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[2] ;
; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[1]    ; Merged with sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[1] ;
; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[0]    ; Merged with sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[0] ;
; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[7]    ; Merged with sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[7] ;
; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[6]    ; Merged with sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[6] ;
; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[5]    ; Merged with sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[5] ;
; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[4]    ; Merged with sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[4] ;
; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[3]    ; Merged with sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[3] ;
; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[2]    ; Merged with sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[2] ;
; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[1]    ; Merged with sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[1] ;
; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[0]    ; Merged with sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[0] ;
; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[7]    ; Merged with sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[7] ;
; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[6]    ; Merged with sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[6] ;
; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[5]    ; Merged with sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[5] ;
; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[4]    ; Merged with sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[4] ;
; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[3]    ; Merged with sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[3] ;
; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[2]    ; Merged with sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[2] ;
; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[1]    ; Merged with sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[1] ;
; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[0]    ; Merged with sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[0] ;
; sobel:sobel_inst|oDATA[1..7]                                                                                                            ; Merged with sobel:sobel_inst|oDATA[0]                                                                                                            ;
; camera_init:camera_init|i2c_control:i2c_control|cnt[4..7]                                                                               ; Merged with camera_init:camera_init|i2c_control:i2c_control|cnt[3]                                                                               ;
; camera_init:camera_init|i2c_control:i2c_control|Cmd[4]                                                                                  ; Merged with camera_init:camera_init|i2c_control:i2c_control|Cmd[2]                                                                               ;
; sdram_control_top:sdram_control_top|sdram_control:sdram_control|sdram_init:sdram_init|Saddr[1,2,4,5]                                    ; Merged with sdram_control_top:sdram_control_top|sdram_control:sdram_control|sdram_init:sdram_init|Saddr[0]                                       ;
; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[1]                                                         ; Merged with dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[1]                                                      ;
; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[1]                                                         ; Merged with dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[1]                                                      ;
; sdram_control_top:sdram_control_top|rd_sdram_addr[1..7]                                                                                 ; Merged with sdram_control_top:sdram_control_top|rd_sdram_addr[0]                                                                                 ;
; sdram_control_top:sdram_control_top|wr_sdram_addr[1..7]                                                                                 ; Merged with sdram_control_top:sdram_control_top|wr_sdram_addr[0]                                                                                 ;
; dvi_encoder:u_dvi_encoder|encode:encg|q_m_reg[1]                                                                                        ; Merged with dvi_encoder:u_dvi_encoder|encode:encb|q_m_reg[1]                                                                                     ;
; dvi_encoder:u_dvi_encoder|encode:encg|n1q_m[3]                                                                                          ; Merged with dvi_encoder:u_dvi_encoder|encode:encb|n1q_m[3]                                                                                       ;
; dvi_encoder:u_dvi_encoder|encode:encr|n1q_m[3]                                                                                          ; Merged with dvi_encoder:u_dvi_encoder|encode:encb|n1q_m[3]                                                                                       ;
; dvi_encoder:u_dvi_encoder|encode:encg|n1q_m[2]                                                                                          ; Merged with dvi_encoder:u_dvi_encoder|encode:encb|n1q_m[2]                                                                                       ;
; dvi_encoder:u_dvi_encoder|encode:encr|n1q_m[2]                                                                                          ; Merged with dvi_encoder:u_dvi_encoder|encode:encb|n1q_m[2]                                                                                       ;
; dvi_encoder:u_dvi_encoder|encode:encg|n1q_m[1]                                                                                          ; Merged with dvi_encoder:u_dvi_encoder|encode:encb|n1q_m[1]                                                                                       ;
; dvi_encoder:u_dvi_encoder|encode:encr|n1q_m[1]                                                                                          ; Merged with dvi_encoder:u_dvi_encoder|encode:encb|n1q_m[1]                                                                                       ;
; dvi_encoder:u_dvi_encoder|encode:encg|n1q_m[0]                                                                                          ; Merged with dvi_encoder:u_dvi_encoder|encode:encb|n1q_m[0]                                                                                       ;
; dvi_encoder:u_dvi_encoder|encode:encr|n1q_m[0]                                                                                          ; Merged with dvi_encoder:u_dvi_encoder|encode:encb|n1q_m[0]                                                                                       ;
; dvi_encoder:u_dvi_encoder|encode:encg|n0q_m[3]                                                                                          ; Merged with dvi_encoder:u_dvi_encoder|encode:encb|n0q_m[3]                                                                                       ;
; dvi_encoder:u_dvi_encoder|encode:encr|n0q_m[3]                                                                                          ; Merged with dvi_encoder:u_dvi_encoder|encode:encb|n0q_m[3]                                                                                       ;
; dvi_encoder:u_dvi_encoder|encode:encg|n0q_m[2]                                                                                          ; Merged with dvi_encoder:u_dvi_encoder|encode:encb|n0q_m[2]                                                                                       ;
; dvi_encoder:u_dvi_encoder|encode:encr|n0q_m[2]                                                                                          ; Merged with dvi_encoder:u_dvi_encoder|encode:encb|n0q_m[2]                                                                                       ;
; dvi_encoder:u_dvi_encoder|encode:encg|n0q_m[1]                                                                                          ; Merged with dvi_encoder:u_dvi_encoder|encode:encb|n0q_m[1]                                                                                       ;
; dvi_encoder:u_dvi_encoder|encode:encr|n0q_m[1]                                                                                          ; Merged with dvi_encoder:u_dvi_encoder|encode:encb|n0q_m[1]                                                                                       ;
; dvi_encoder:u_dvi_encoder|encode:encg|n0q_m[0]                                                                                          ; Merged with dvi_encoder:u_dvi_encoder|encode:encb|n0q_m[0]                                                                                       ;
; dvi_encoder:u_dvi_encoder|encode:encr|n0q_m[0]                                                                                          ; Merged with dvi_encoder:u_dvi_encoder|encode:encb|n0q_m[0]                                                                                       ;
; dvi_encoder:u_dvi_encoder|encode:encg|cnt[4]                                                                                            ; Merged with dvi_encoder:u_dvi_encoder|encode:encb|cnt[4]                                                                                         ;
; dvi_encoder:u_dvi_encoder|encode:encr|cnt[4]                                                                                            ; Merged with dvi_encoder:u_dvi_encoder|encode:encb|cnt[4]                                                                                         ;
; dvi_encoder:u_dvi_encoder|encode:encg|q_m_reg[8]                                                                                        ; Merged with dvi_encoder:u_dvi_encoder|encode:encb|q_m_reg[8]                                                                                     ;
; dvi_encoder:u_dvi_encoder|encode:encr|q_m_reg[8]                                                                                        ; Merged with dvi_encoder:u_dvi_encoder|encode:encb|q_m_reg[8]                                                                                     ;
; dvi_encoder:u_dvi_encoder|encode:encg|cnt[3]                                                                                            ; Merged with dvi_encoder:u_dvi_encoder|encode:encb|cnt[3]                                                                                         ;
; dvi_encoder:u_dvi_encoder|encode:encr|cnt[3]                                                                                            ; Merged with dvi_encoder:u_dvi_encoder|encode:encb|cnt[3]                                                                                         ;
; dvi_encoder:u_dvi_encoder|encode:encg|cnt[2]                                                                                            ; Merged with dvi_encoder:u_dvi_encoder|encode:encb|cnt[2]                                                                                         ;
; dvi_encoder:u_dvi_encoder|encode:encr|cnt[2]                                                                                            ; Merged with dvi_encoder:u_dvi_encoder|encode:encb|cnt[2]                                                                                         ;
; dvi_encoder:u_dvi_encoder|encode:encg|cnt[1]                                                                                            ; Merged with dvi_encoder:u_dvi_encoder|encode:encb|cnt[1]                                                                                         ;
; dvi_encoder:u_dvi_encoder|encode:encr|cnt[1]                                                                                            ; Merged with dvi_encoder:u_dvi_encoder|encode:encb|cnt[1]                                                                                         ;
; dvi_encoder:u_dvi_encoder|encode:encg|cnt[0]                                                                                            ; Merged with dvi_encoder:u_dvi_encoder|encode:encb|cnt[0]                                                                                         ;
; dvi_encoder:u_dvi_encoder|encode:encr|cnt[0]                                                                                            ; Merged with dvi_encoder:u_dvi_encoder|encode:encb|cnt[0]                                                                                         ;
; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[2]                                                         ; Merged with dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[2]                                                      ;
; dvi_encoder:u_dvi_encoder|encode:encr|dout[3]                                                                                           ; Merged with dvi_encoder:u_dvi_encoder|encode:encg|dout[3]                                                                                        ;
; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[2]                                                         ; Merged with dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[2]                                                      ;
; dvi_encoder:u_dvi_encoder|encode:encr|dout[2]                                                                                           ; Merged with dvi_encoder:u_dvi_encoder|encode:encg|dout[2]                                                                                        ;
; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[3]                                                         ; Merged with dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[3]                                                      ;
; dvi_encoder:u_dvi_encoder|encode:encg|q_m_reg[3]                                                                                        ; Merged with dvi_encoder:u_dvi_encoder|encode:encb|q_m_reg[3]                                                                                     ;
; dvi_encoder:u_dvi_encoder|encode:encr|q_m_reg[3]                                                                                        ; Merged with dvi_encoder:u_dvi_encoder|encode:encb|q_m_reg[3]                                                                                     ;
; dvi_encoder:u_dvi_encoder|encode:encg|n1d[3]                                                                                            ; Merged with dvi_encoder:u_dvi_encoder|encode:encb|n1d[3]                                                                                         ;
; dvi_encoder:u_dvi_encoder|encode:encr|n1d[3]                                                                                            ; Merged with dvi_encoder:u_dvi_encoder|encode:encb|n1d[3]                                                                                         ;
; dvi_encoder:u_dvi_encoder|encode:encg|n1d[2]                                                                                            ; Merged with dvi_encoder:u_dvi_encoder|encode:encb|n1d[2]                                                                                         ;
; dvi_encoder:u_dvi_encoder|encode:encr|n1d[2]                                                                                            ; Merged with dvi_encoder:u_dvi_encoder|encode:encb|n1d[2]                                                                                         ;
; dvi_encoder:u_dvi_encoder|encode:encg|n1d[1]                                                                                            ; Merged with dvi_encoder:u_dvi_encoder|encode:encb|n1d[1]                                                                                         ;
; dvi_encoder:u_dvi_encoder|encode:encr|n1d[1]                                                                                            ; Merged with dvi_encoder:u_dvi_encoder|encode:encb|n1d[1]                                                                                         ;
; dvi_encoder:u_dvi_encoder|encode:encg|n1d[0]                                                                                            ; Merged with dvi_encoder:u_dvi_encoder|encode:encb|n1d[0]                                                                                         ;
; dvi_encoder:u_dvi_encoder|encode:encr|n1d[0]                                                                                            ; Merged with dvi_encoder:u_dvi_encoder|encode:encb|n1d[0]                                                                                         ;
; dvi_encoder:u_dvi_encoder|encode:encr|din_q[1..7]                                                                                       ; Merged with dvi_encoder:u_dvi_encoder|encode:encr|din_q[0]                                                                                       ;
; dvi_encoder:u_dvi_encoder|encode:encg|q_m_reg[2]                                                                                        ; Merged with dvi_encoder:u_dvi_encoder|encode:encb|q_m_reg[2]                                                                                     ;
; dvi_encoder:u_dvi_encoder|encode:encr|q_m_reg[2]                                                                                        ; Merged with dvi_encoder:u_dvi_encoder|encode:encb|q_m_reg[2]                                                                                     ;
; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[3]                                                         ; Merged with dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[3]                                                      ;
; dvi_encoder:u_dvi_encoder|encode:encr|dout[5]                                                                                           ; Merged with dvi_encoder:u_dvi_encoder|encode:encg|dout[5]                                                                                        ;
; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[3]                                                         ; Merged with dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[3]                                                      ;
; dvi_encoder:u_dvi_encoder|encode:encr|dout[4]                                                                                           ; Merged with dvi_encoder:u_dvi_encoder|encode:encg|dout[4]                                                                                        ;
; dvi_encoder:u_dvi_encoder|encode:encg|q_m_reg[5]                                                                                        ; Merged with dvi_encoder:u_dvi_encoder|encode:encb|q_m_reg[5]                                                                                     ;
; dvi_encoder:u_dvi_encoder|encode:encr|q_m_reg[5]                                                                                        ; Merged with dvi_encoder:u_dvi_encoder|encode:encb|q_m_reg[5]                                                                                     ;
; dvi_encoder:u_dvi_encoder|encode:encg|q_m_reg[4]                                                                                        ; Merged with dvi_encoder:u_dvi_encoder|encode:encb|q_m_reg[4]                                                                                     ;
; dvi_encoder:u_dvi_encoder|encode:encr|q_m_reg[4]                                                                                        ; Merged with dvi_encoder:u_dvi_encoder|encode:encb|q_m_reg[4]                                                                                     ;
; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[4]                                                         ; Merged with dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[4]                                                      ;
; dvi_encoder:u_dvi_encoder|encode:encr|dout[7]                                                                                           ; Merged with dvi_encoder:u_dvi_encoder|encode:encg|dout[7]                                                                                        ;
; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[4]                                                         ; Merged with dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[4]                                                      ;
; dvi_encoder:u_dvi_encoder|encode:encr|dout[6]                                                                                           ; Merged with dvi_encoder:u_dvi_encoder|encode:encg|dout[6]                                                                                        ;
; dvi_encoder:u_dvi_encoder|encode:encg|q_m_reg[7]                                                                                        ; Merged with dvi_encoder:u_dvi_encoder|encode:encb|q_m_reg[7]                                                                                     ;
; dvi_encoder:u_dvi_encoder|encode:encr|q_m_reg[7]                                                                                        ; Merged with dvi_encoder:u_dvi_encoder|encode:encb|q_m_reg[7]                                                                                     ;
; dvi_encoder:u_dvi_encoder|encode:encg|q_m_reg[6]                                                                                        ; Merged with dvi_encoder:u_dvi_encoder|encode:encb|q_m_reg[6]                                                                                     ;
; dvi_encoder:u_dvi_encoder|encode:encr|q_m_reg[6]                                                                                        ; Merged with dvi_encoder:u_dvi_encoder|encode:encb|q_m_reg[6]                                                                                     ;
; dvi_encoder:u_dvi_encoder|encode:encr|dout[9]                                                                                           ; Merged with dvi_encoder:u_dvi_encoder|encode:encg|dout[9]                                                                                        ;
; dvi_encoder:u_dvi_encoder|encode:encr|dout[8]                                                                                           ; Merged with dvi_encoder:u_dvi_encoder|encode:encg|dout[8]                                                                                        ;
; sdram_control_top:sdram_control_top|wr_sdram_addr[0]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                           ;
; sdram_control_top:sdram_control_top|rd_sdram_addr[0]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                           ;
; sdram_control_top:sdram_control_top|sdram_control:sdram_control|caddr_r[0..7]                                                           ; Stuck at GND due to stuck port data_in                                                                                                           ;
; dvi_encoder:u_dvi_encoder|encode:encb|q_m_reg[2,4,6]                                                                                    ; Merged with dvi_encoder:u_dvi_encoder|encode:encg|q_m_reg[0]                                                                                     ;
; dvi_encoder:u_dvi_encoder|encode:encb|q_m_reg[1,3,5,7]                                                                                  ; Merged with dvi_encoder:u_dvi_encoder|encode:encb|q_m_reg[8]                                                                                     ;
; dvi_encoder:u_dvi_encoder|encode:encb|n1d[0..2]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                           ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][5]                                                        ; Stuck at GND due to stuck port data_in                                                                                                           ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][4]                                                        ; Stuck at GND due to stuck port data_in                                                                                                           ;
; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Command[3]                                                              ; Stuck at GND due to stuck port data_in                                                                                                           ;
; dvi_encoder:u_dvi_encoder|encode:encb|n1d[3]                                                                                            ; Merged with dvi_encoder:u_dvi_encoder|encode:encr|din_q[0]                                                                                       ;
; dvi_encoder:u_dvi_encoder|encode:encb|q_m_reg[8]                                                                                        ; Merged with dvi_encoder:u_dvi_encoder|encode:encg|q_m_reg[0]                                                                                     ;
; dvi_encoder:u_dvi_encoder|encode:encg|dout[1,3,5]                                                                                       ; Merged with dvi_encoder:u_dvi_encoder|encode:encg|dout[7]                                                                                        ;
; dvi_encoder:u_dvi_encoder|encode:encg|dout[2,4]                                                                                         ; Merged with dvi_encoder:u_dvi_encoder|encode:encg|dout[6]                                                                                        ;
; dvi_encoder:u_dvi_encoder|encode:encb|n1q_m[0]                                                                                          ; Merged with dvi_encoder:u_dvi_encoder|encode:encb|n0q_m[0]                                                                                       ;
; dvi_encoder:u_dvi_encoder|encode:encb|dout[1,3,5]                                                                                       ; Merged with dvi_encoder:u_dvi_encoder|encode:encb|dout[7]                                                                                        ;
; dvi_encoder:u_dvi_encoder|encode:encb|dout[2,4]                                                                                         ; Merged with dvi_encoder:u_dvi_encoder|encode:encb|dout[6]                                                                                        ;
; dvi_encoder:u_dvi_encoder|encode:encb|n0q_m[0,1]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                           ;
; dvi_encoder:u_dvi_encoder|encode:encb|n1q_m[1]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                           ;
; dvi_encoder:u_dvi_encoder|encode:encb|n0q_m[2]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                           ;
; dvi_encoder:u_dvi_encoder|encode:encb|n1q_m[2]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                           ;
; dvi_encoder:u_dvi_encoder|encode:encb|n1q_m[3]                                                                                          ; Merged with dvi_encoder:u_dvi_encoder|encode:encg|q_m_reg[0]                                                                                     ;
; dvi_encoder:u_dvi_encoder|encode:encb|n0q_m[3]                                                                                          ; Merged with dvi_encoder:u_dvi_encoder|encode:encg|q_m_reg[0]                                                                                     ;
; dvi_encoder:u_dvi_encoder|encode:encb|cnt[0]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                           ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][0]                                                          ; Lost fanout                                                                                                                                      ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][1]                                                          ; Lost fanout                                                                                                                                      ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][2]                                                          ; Lost fanout                                                                                                                                      ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][3]                                                          ; Lost fanout                                                                                                                                      ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][4]                                                          ; Lost fanout                                                                                                                                      ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][5]                                                          ; Lost fanout                                                                                                                                      ;
; camera_init:camera_init|i2c_control:i2c_control|Cmd[5]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                           ;
; dvi_encoder:u_dvi_encoder|encode:encb|dout[0]                                                                                           ; Merged with dvi_encoder:u_dvi_encoder|encode:encb|dout[7]                                                                                        ;
; dvi_encoder:u_dvi_encoder|encode:encg|dout[0]                                                                                           ; Merged with dvi_encoder:u_dvi_encoder|encode:encg|dout[7]                                                                                        ;
; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state~18                                                    ; Lost fanout                                                                                                                                      ;
; DVP_Capture:DVP_Capture|Hcount[1..12]                                                                                                   ; Lost fanout                                                                                                                                      ;
; camera_init:camera_init|i2c_control:i2c_control|cnt[3]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                           ;
; Total Number of Removed Registers = 272                                                                                                 ;                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------+
; Register name                                                                                    ; Reason for Removal        ; Registers Removed due to This Register                                          ;
+--------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------+
; sdram_control_top:sdram_control_top|wr_sdram_addr[0]                                             ; Stuck at GND              ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|caddr_r[7],     ;
;                                                                                                  ; due to stuck port data_in ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|caddr_r[6],     ;
;                                                                                                  ;                           ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|caddr_r[5],     ;
;                                                                                                  ;                           ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|caddr_r[4],     ;
;                                                                                                  ;                           ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|caddr_r[3],     ;
;                                                                                                  ;                           ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|caddr_r[2],     ;
;                                                                                                  ;                           ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|caddr_r[1],     ;
;                                                                                                  ;                           ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|caddr_r[0]      ;
; dvi_encoder:u_dvi_encoder|encode:encb|n1d[0]                                                     ; Stuck at GND              ; dvi_encoder:u_dvi_encoder|encode:encb|n0q_m[0],                                 ;
;                                                                                                  ; due to stuck port data_in ; dvi_encoder:u_dvi_encoder|encode:encb|n0q_m[1],                                 ;
;                                                                                                  ;                           ; dvi_encoder:u_dvi_encoder|encode:encb|n1q_m[1],                                 ;
;                                                                                                  ;                           ; dvi_encoder:u_dvi_encoder|encode:encb|n0q_m[2],                                 ;
;                                                                                                  ;                           ; dvi_encoder:u_dvi_encoder|encode:encb|n1q_m[2],                                 ;
;                                                                                                  ;                           ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[0]                                    ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][6]                 ; Stuck at GND              ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][0], ;
;                                                                                                  ; due to stuck port data_in ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][1], ;
;                                                                                                  ;                           ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][2], ;
;                                                                                                  ;                           ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][4], ;
;                                                                                                  ;                           ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][5]  ;
; dvi_encoder:u_dvi_encoder|encode:encr|c1_reg[0]                                                  ; Stuck at GND              ; dvi_encoder:u_dvi_encoder|encode:encr|c1_reg[1]                                 ;
;                                                                                                  ; due to stuck port data_in ;                                                                                 ;
; dvi_encoder:u_dvi_encoder|encode:encr|c0_reg[0]                                                  ; Stuck at GND              ; dvi_encoder:u_dvi_encoder|encode:encr|c0_reg[1]                                 ;
;                                                                                                  ; due to stuck port data_in ;                                                                                 ;
; dvi_encoder:u_dvi_encoder|encode:encg|c1_reg[0]                                                  ; Stuck at GND              ; dvi_encoder:u_dvi_encoder|encode:encg|c1_reg[1]                                 ;
;                                                                                                  ; due to stuck port data_in ;                                                                                 ;
; dvi_encoder:u_dvi_encoder|encode:encg|c0_reg[0]                                                  ; Stuck at GND              ; dvi_encoder:u_dvi_encoder|encode:encg|c0_reg[1]                                 ;
;                                                                                                  ; due to stuck port data_in ;                                                                                 ;
; sdram_control_top:sdram_control_top|sdram_control:sdram_control|sdram_init:sdram_init|Command[3] ; Stuck at GND              ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Command[3]      ;
;                                                                                                  ; due to stuck port data_in ;                                                                                 ;
+--------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 880   ;
; Number of registers using Synchronous Clear  ; 119   ;
; Number of registers using Synchronous Load   ; 15    ;
; Number of registers using Asynchronous Clear ; 693   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 191   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sdram_control_top:sdram_control_top|sdram_control:sdram_control|sdram_init:sdram_init|Command[0]                                                 ; 1       ;
; sdram_control_top:sdram_control_top|sdram_control:sdram_control|FF                                                                               ; 16      ;
; sdram_control_top:sdram_control_top|sdram_control:sdram_control|sdram_init:sdram_init|Command[1]                                                 ; 1       ;
; sdram_control_top:sdram_control_top|sdram_control:sdram_control|sdram_init:sdram_init|Command[2]                                                 ; 1       ;
; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_o                                                           ; 4       ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0 ; 8       ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0 ; 6       ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|parity6    ; 4       ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0 ; 6       ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9    ; 4       ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9    ; 4       ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0 ; 7       ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|parity6    ; 4       ;
; Total number of inverted registers = 13                                                                                                          ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                ;
+--------------------------------------------------------------------------+---------------------------------------------------------------------------+------+
; Register Name                                                            ; Megafunction                                                              ; Type ;
+--------------------------------------------------------------------------+---------------------------------------------------------------------------+------+
; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|q[0..23] ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|rom_rtl_0 ; RAM  ;
+--------------------------------------------------------------------------+---------------------------------------------------------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[11]        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_cnt[11]             ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|sdram_control:sdram_control|wr_cnt[2]               ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[4]               ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |ov5640_sdram_hdmi_tft|camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[12] ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ov5640_sdram_hdmi_tft|camera_init:camera_init|cnt[3]                                                          ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|rd_sdram_addr[20]                                   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|wr_sdram_addr[23]                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ov5640_sdram_hdmi_tft|dvi_encoder:u_dvi_encoder|encode:encb|cnt[1]                                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|sdram_control:sdram_control|Ba[1]                   ;
; 6:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|sdram_control:sdram_control|Sa[3]                   ;
; 6:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|sdram_control:sdram_control|Sa[5]                   ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|sdram_control:sdram_control|Command[2]              ;
; 19:1               ; 2 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; Yes        ; |ov5640_sdram_hdmi_tft|camera_init:camera_init|i2c_control:i2c_control|Cmd[0]                                  ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ov5640_sdram_hdmi_tft|camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[3]      ;
; 11:1               ; 8 bits    ; 56 LEs        ; 24 LEs               ; 32 LEs                 ; Yes        ; |ov5640_sdram_hdmi_tft|camera_init:camera_init|i2c_control:i2c_control|Tx_DATA[5]                              ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; No         ; |ov5640_sdram_hdmi_tft|camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|Selector12  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                   ;
+---------------------------------+-------+------+------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                    ;
+---------------------------------+-------+------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                        ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                         ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                         ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                         ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                         ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                   ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                           ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                      ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                           ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                      ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_8d9:rdfull_reg ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                             ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                               ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_8d9:wrfull_reg ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                             ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                               ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                   ;
+---------------------------------+-------+------+------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                    ;
+---------------------------------+-------+------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                        ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                         ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                         ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                         ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                         ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                   ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                           ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                      ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                           ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                      ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_8d9:rdfull_reg ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                             ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                               ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_8d9:wrfull_reg ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                             ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                               ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated ;
+------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment ; Value ; From ; To                                                                                  ;
+------------+-------+------+-------------------------------------------------------------------------------------+
; MAX_FANOUT ; 5     ; -    ; dffe8a                                                                              ;
+------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated ;
+------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment ; Value ; From ; To                                                                                  ;
+------------+-------+------+-------------------------------------------------------------------------------------+
; MAX_FANOUT ; 5     ; -    ; dffe8a                                                                              ;
+------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated ;
+------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment ; Value ; From ; To                                                                                  ;
+------------+-------+------+-------------------------------------------------------------------------------------+
; MAX_FANOUT ; 5     ; -    ; dffe8a                                                                              ;
+------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated ;
+------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment ; Value ; From ; To                                                                                  ;
+------------+-------+------+-------------------------------------------------------------------------------------+
; MAX_FANOUT ; 5     ; -    ; dffe8a                                                                              ;
+------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated ;
+------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment ; Value ; From ; To                                                                                  ;
+------------+-------+------+-------------------------------------------------------------------------------------+
; MAX_FANOUT ; 5     ; -    ; dffe8a                                                                              ;
+------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated ;
+------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment ; Value ; From ; To                                                                                  ;
+------------+-------+------+-------------------------------------------------------------------------------------+
; MAX_FANOUT ; 5     ; -    ; dffe8a                                                                              ;
+------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated ;
+----------------+-------+------+---------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                              ;
+----------------+-------+------+---------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe1                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe2                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe3                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe34                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe35                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe36                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe37                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe38                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe39                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe4                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe40                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe5                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe6                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe7                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe8                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                           ;
+----------------+-------+------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated ;
+----------------+-------+------+---------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                              ;
+----------------+-------+------+---------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe1                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe2                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe3                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe34                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe35                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe36                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe37                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe38                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe39                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe4                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe40                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe5                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe6                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe7                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe8                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                           ;
+----------------+-------+------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay ;
+---------------------------------+-------+------+---------------------------------------------+
; Assignment                      ; Value ; From ; To                                          ;
+---------------------------------+-------+------+---------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                           ;
+---------------------------------+-------+------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[15] ;
+---------------------------------+-------+------+------------------------------------------------+
; Assignment                      ; Value ; From ; To                                             ;
+---------------------------------+-------+------+------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                              ;
+---------------------------------+-------+------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[14] ;
+---------------------------------+-------+------+------------------------------------------------+
; Assignment                      ; Value ; From ; To                                             ;
+---------------------------------+-------+------+------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                              ;
+---------------------------------+-------+------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[13] ;
+---------------------------------+-------+------+------------------------------------------------+
; Assignment                      ; Value ; From ; To                                             ;
+---------------------------------+-------+------+------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                              ;
+---------------------------------+-------+------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[12] ;
+---------------------------------+-------+------+------------------------------------------------+
; Assignment                      ; Value ; From ; To                                             ;
+---------------------------------+-------+------+------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                              ;
+---------------------------------+-------+------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[11] ;
+---------------------------------+-------+------+------------------------------------------------+
; Assignment                      ; Value ; From ; To                                             ;
+---------------------------------+-------+------+------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                              ;
+---------------------------------+-------+------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[10] ;
+---------------------------------+-------+------+------------------------------------------------+
; Assignment                      ; Value ; From ; To                                             ;
+---------------------------------+-------+------+------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                              ;
+---------------------------------+-------+------+------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[9] ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[8] ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7] ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[6] ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[5] ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4] ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[3] ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[2] ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[1] ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[0] ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[15] ;
+---------------------------------+-------+------+------------------------------------------------+
; Assignment                      ; Value ; From ; To                                             ;
+---------------------------------+-------+------+------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                              ;
+---------------------------------+-------+------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[14] ;
+---------------------------------+-------+------+------------------------------------------------+
; Assignment                      ; Value ; From ; To                                             ;
+---------------------------------+-------+------+------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                              ;
+---------------------------------+-------+------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[13] ;
+---------------------------------+-------+------+------------------------------------------------+
; Assignment                      ; Value ; From ; To                                             ;
+---------------------------------+-------+------+------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                              ;
+---------------------------------+-------+------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[12] ;
+---------------------------------+-------+------+------------------------------------------------+
; Assignment                      ; Value ; From ; To                                             ;
+---------------------------------+-------+------+------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                              ;
+---------------------------------+-------+------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[11] ;
+---------------------------------+-------+------+------------------------------------------------+
; Assignment                      ; Value ; From ; To                                             ;
+---------------------------------+-------+------+------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                              ;
+---------------------------------+-------+------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[10] ;
+---------------------------------+-------+------+------------------------------------------------+
; Assignment                      ; Value ; From ; To                                             ;
+---------------------------------+-------+------+------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                              ;
+---------------------------------+-------+------+------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[9] ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[8] ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7] ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[6] ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[5] ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[4] ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[3] ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[2] ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[1] ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[0] ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:q_final_dff ;
+---------------------------------+-------+------+-------------------------------------------------+
; Assignment                      ; Value ; From ; To                                              ;
+---------------------------------+-------+------+-------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                               ;
+---------------------------------+-------+------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_final_dff ;
+---------------------------------+-------+------+-------------------------------------------------+
; Assignment                      ; Value ; From ; To                                              ;
+---------------------------------+-------+------+-------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                               ;
+---------------------------------+-------+------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0 ;
+-------------------------+-------------+------+------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                               ;
+-------------------------+-------------+------+------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                    ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                    ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                              ;
+-------------------------+-------------+------+------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                           ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                            ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1 ;
+-------------------------+-------------+------+------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                               ;
+-------------------------+-------------+------+------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                    ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                    ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                              ;
+-------------------------+-------------+------+------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                           ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                            ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_ua91:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |ov5640_sdram_hdmi_tft ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; IMAGE_WIDTH    ; 800   ; Signed Integer                                               ;
; IMAGE_HEIGHT   ; 480   ; Signed Integer                                               ;
; IMAGE_FLIP     ; 0     ; Signed Integer                                               ;
; IMAGE_MIRROR   ; 0     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll_inst|altpll:altpll_component ;
+-------------------------------+-----------------------+---------------------------+
; Parameter Name                ; Value                 ; Type                      ;
+-------------------------------+-----------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                   ;
; PLL_TYPE                      ; AUTO                  ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                   ;
; LOCK_HIGH                     ; 1                     ; Untyped                   ;
; LOCK_LOW                      ; 1                     ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                   ;
; SKIP_VCO                      ; OFF                   ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                   ;
; BANDWIDTH                     ; 0                     ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                   ;
; DOWN_SPREAD                   ; 0                     ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 5                     ; Signed Integer            ;
; CLK3_MULTIPLY_BY              ; 25                    ; Signed Integer            ;
; CLK2_MULTIPLY_BY              ; 1                     ; Signed Integer            ;
; CLK1_MULTIPLY_BY              ; 5                     ; Signed Integer            ;
; CLK0_MULTIPLY_BY              ; 5                     ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 8                     ; Signed Integer            ;
; CLK3_DIVIDE_BY                ; 52                    ; Signed Integer            ;
; CLK2_DIVIDE_BY                ; 1                     ; Signed Integer            ;
; CLK1_DIVIDE_BY                ; 2                     ; Signed Integer            ;
; CLK0_DIVIDE_BY                ; 2                     ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; -2000                 ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK3_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK2_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                   ;
; DPA_DIVIDER                   ; 0                     ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; VCO_MIN                       ; 0                     ; Untyped                   ;
; VCO_MAX                       ; 0                     ; Untyped                   ;
; VCO_CENTER                    ; 0                     ; Untyped                   ;
; PFD_MIN                       ; 0                     ; Untyped                   ;
; PFD_MAX                       ; 0                     ; Untyped                   ;
; M_INITIAL                     ; 0                     ; Untyped                   ;
; M                             ; 0                     ; Untyped                   ;
; N                             ; 1                     ; Untyped                   ;
; M2                            ; 1                     ; Untyped                   ;
; N2                            ; 1                     ; Untyped                   ;
; SS                            ; 1                     ; Untyped                   ;
; C0_HIGH                       ; 0                     ; Untyped                   ;
; C1_HIGH                       ; 0                     ; Untyped                   ;
; C2_HIGH                       ; 0                     ; Untyped                   ;
; C3_HIGH                       ; 0                     ; Untyped                   ;
; C4_HIGH                       ; 0                     ; Untyped                   ;
; C5_HIGH                       ; 0                     ; Untyped                   ;
; C6_HIGH                       ; 0                     ; Untyped                   ;
; C7_HIGH                       ; 0                     ; Untyped                   ;
; C8_HIGH                       ; 0                     ; Untyped                   ;
; C9_HIGH                       ; 0                     ; Untyped                   ;
; C0_LOW                        ; 0                     ; Untyped                   ;
; C1_LOW                        ; 0                     ; Untyped                   ;
; C2_LOW                        ; 0                     ; Untyped                   ;
; C3_LOW                        ; 0                     ; Untyped                   ;
; C4_LOW                        ; 0                     ; Untyped                   ;
; C5_LOW                        ; 0                     ; Untyped                   ;
; C6_LOW                        ; 0                     ; Untyped                   ;
; C7_LOW                        ; 0                     ; Untyped                   ;
; C8_LOW                        ; 0                     ; Untyped                   ;
; C9_LOW                        ; 0                     ; Untyped                   ;
; C0_INITIAL                    ; 0                     ; Untyped                   ;
; C1_INITIAL                    ; 0                     ; Untyped                   ;
; C2_INITIAL                    ; 0                     ; Untyped                   ;
; C3_INITIAL                    ; 0                     ; Untyped                   ;
; C4_INITIAL                    ; 0                     ; Untyped                   ;
; C5_INITIAL                    ; 0                     ; Untyped                   ;
; C6_INITIAL                    ; 0                     ; Untyped                   ;
; C7_INITIAL                    ; 0                     ; Untyped                   ;
; C8_INITIAL                    ; 0                     ; Untyped                   ;
; C9_INITIAL                    ; 0                     ; Untyped                   ;
; C0_MODE                       ; BYPASS                ; Untyped                   ;
; C1_MODE                       ; BYPASS                ; Untyped                   ;
; C2_MODE                       ; BYPASS                ; Untyped                   ;
; C3_MODE                       ; BYPASS                ; Untyped                   ;
; C4_MODE                       ; BYPASS                ; Untyped                   ;
; C5_MODE                       ; BYPASS                ; Untyped                   ;
; C6_MODE                       ; BYPASS                ; Untyped                   ;
; C7_MODE                       ; BYPASS                ; Untyped                   ;
; C8_MODE                       ; BYPASS                ; Untyped                   ;
; C9_MODE                       ; BYPASS                ; Untyped                   ;
; C0_PH                         ; 0                     ; Untyped                   ;
; C1_PH                         ; 0                     ; Untyped                   ;
; C2_PH                         ; 0                     ; Untyped                   ;
; C3_PH                         ; 0                     ; Untyped                   ;
; C4_PH                         ; 0                     ; Untyped                   ;
; C5_PH                         ; 0                     ; Untyped                   ;
; C6_PH                         ; 0                     ; Untyped                   ;
; C7_PH                         ; 0                     ; Untyped                   ;
; C8_PH                         ; 0                     ; Untyped                   ;
; C9_PH                         ; 0                     ; Untyped                   ;
; L0_HIGH                       ; 1                     ; Untyped                   ;
; L1_HIGH                       ; 1                     ; Untyped                   ;
; G0_HIGH                       ; 1                     ; Untyped                   ;
; G1_HIGH                       ; 1                     ; Untyped                   ;
; G2_HIGH                       ; 1                     ; Untyped                   ;
; G3_HIGH                       ; 1                     ; Untyped                   ;
; E0_HIGH                       ; 1                     ; Untyped                   ;
; E1_HIGH                       ; 1                     ; Untyped                   ;
; E2_HIGH                       ; 1                     ; Untyped                   ;
; E3_HIGH                       ; 1                     ; Untyped                   ;
; L0_LOW                        ; 1                     ; Untyped                   ;
; L1_LOW                        ; 1                     ; Untyped                   ;
; G0_LOW                        ; 1                     ; Untyped                   ;
; G1_LOW                        ; 1                     ; Untyped                   ;
; G2_LOW                        ; 1                     ; Untyped                   ;
; G3_LOW                        ; 1                     ; Untyped                   ;
; E0_LOW                        ; 1                     ; Untyped                   ;
; E1_LOW                        ; 1                     ; Untyped                   ;
; E2_LOW                        ; 1                     ; Untyped                   ;
; E3_LOW                        ; 1                     ; Untyped                   ;
; L0_INITIAL                    ; 1                     ; Untyped                   ;
; L1_INITIAL                    ; 1                     ; Untyped                   ;
; G0_INITIAL                    ; 1                     ; Untyped                   ;
; G1_INITIAL                    ; 1                     ; Untyped                   ;
; G2_INITIAL                    ; 1                     ; Untyped                   ;
; G3_INITIAL                    ; 1                     ; Untyped                   ;
; E0_INITIAL                    ; 1                     ; Untyped                   ;
; E1_INITIAL                    ; 1                     ; Untyped                   ;
; E2_INITIAL                    ; 1                     ; Untyped                   ;
; E3_INITIAL                    ; 1                     ; Untyped                   ;
; L0_MODE                       ; BYPASS                ; Untyped                   ;
; L1_MODE                       ; BYPASS                ; Untyped                   ;
; G0_MODE                       ; BYPASS                ; Untyped                   ;
; G1_MODE                       ; BYPASS                ; Untyped                   ;
; G2_MODE                       ; BYPASS                ; Untyped                   ;
; G3_MODE                       ; BYPASS                ; Untyped                   ;
; E0_MODE                       ; BYPASS                ; Untyped                   ;
; E1_MODE                       ; BYPASS                ; Untyped                   ;
; E2_MODE                       ; BYPASS                ; Untyped                   ;
; E3_MODE                       ; BYPASS                ; Untyped                   ;
; L0_PH                         ; 0                     ; Untyped                   ;
; L1_PH                         ; 0                     ; Untyped                   ;
; G0_PH                         ; 0                     ; Untyped                   ;
; G1_PH                         ; 0                     ; Untyped                   ;
; G2_PH                         ; 0                     ; Untyped                   ;
; G3_PH                         ; 0                     ; Untyped                   ;
; E0_PH                         ; 0                     ; Untyped                   ;
; E1_PH                         ; 0                     ; Untyped                   ;
; E2_PH                         ; 0                     ; Untyped                   ;
; E3_PH                         ; 0                     ; Untyped                   ;
; M_PH                          ; 0                     ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; CLK0_COUNTER                  ; G0                    ; Untyped                   ;
; CLK1_COUNTER                  ; G0                    ; Untyped                   ;
; CLK2_COUNTER                  ; G0                    ; Untyped                   ;
; CLK3_COUNTER                  ; G0                    ; Untyped                   ;
; CLK4_COUNTER                  ; G0                    ; Untyped                   ;
; CLK5_COUNTER                  ; G0                    ; Untyped                   ;
; CLK6_COUNTER                  ; E0                    ; Untyped                   ;
; CLK7_COUNTER                  ; E1                    ; Untyped                   ;
; CLK8_COUNTER                  ; E2                    ; Untyped                   ;
; CLK9_COUNTER                  ; E3                    ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; M_TIME_DELAY                  ; 0                     ; Untyped                   ;
; N_TIME_DELAY                  ; 0                     ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                   ;
; VCO_POST_SCALE                ; 0                     ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK1                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK2                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK3                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK4                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                   ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                   ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                   ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE            ;
+-------------------------------+-----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_hdmi:pll_hdmi_inst|altpll:altpll_component ;
+-------------------------------+----------------------------+--------------------------------+
; Parameter Name                ; Value                      ; Type                           ;
+-------------------------------+----------------------------+--------------------------------+
; OPERATION_MODE                ; NORMAL                     ; Untyped                        ;
; PLL_TYPE                      ; AUTO                       ; Untyped                        ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_hdmi ; Untyped                        ;
; QUALIFY_CONF_DONE             ; OFF                        ; Untyped                        ;
; COMPENSATE_CLOCK              ; CLK0                       ; Untyped                        ;
; SCAN_CHAIN                    ; LONG                       ; Untyped                        ;
; PRIMARY_CLOCK                 ; INCLK0                     ; Untyped                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000                      ; Signed Integer                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                          ; Untyped                        ;
; GATE_LOCK_SIGNAL              ; NO                         ; Untyped                        ;
; GATE_LOCK_COUNTER             ; 0                          ; Untyped                        ;
; LOCK_HIGH                     ; 1                          ; Untyped                        ;
; LOCK_LOW                      ; 1                          ; Untyped                        ;
; VALID_LOCK_MULTIPLIER         ; 1                          ; Untyped                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                          ; Untyped                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                        ; Untyped                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                        ; Untyped                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                        ; Untyped                        ;
; SKIP_VCO                      ; OFF                        ; Untyped                        ;
; SWITCH_OVER_COUNTER           ; 0                          ; Untyped                        ;
; SWITCH_OVER_TYPE              ; AUTO                       ; Untyped                        ;
; FEEDBACK_SOURCE               ; EXTCLK0                    ; Untyped                        ;
; BANDWIDTH                     ; 0                          ; Untyped                        ;
; BANDWIDTH_TYPE                ; AUTO                       ; Untyped                        ;
; SPREAD_FREQUENCY              ; 0                          ; Untyped                        ;
; DOWN_SPREAD                   ; 0                          ; Untyped                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                        ; Untyped                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                        ; Untyped                        ;
; CLK9_MULTIPLY_BY              ; 0                          ; Untyped                        ;
; CLK8_MULTIPLY_BY              ; 0                          ; Untyped                        ;
; CLK7_MULTIPLY_BY              ; 0                          ; Untyped                        ;
; CLK6_MULTIPLY_BY              ; 0                          ; Untyped                        ;
; CLK5_MULTIPLY_BY              ; 1                          ; Untyped                        ;
; CLK4_MULTIPLY_BY              ; 1                          ; Untyped                        ;
; CLK3_MULTIPLY_BY              ; 1                          ; Untyped                        ;
; CLK2_MULTIPLY_BY              ; 1                          ; Untyped                        ;
; CLK1_MULTIPLY_BY              ; 33                         ; Signed Integer                 ;
; CLK0_MULTIPLY_BY              ; 33                         ; Signed Integer                 ;
; CLK9_DIVIDE_BY                ; 0                          ; Untyped                        ;
; CLK8_DIVIDE_BY                ; 0                          ; Untyped                        ;
; CLK7_DIVIDE_BY                ; 0                          ; Untyped                        ;
; CLK6_DIVIDE_BY                ; 0                          ; Untyped                        ;
; CLK5_DIVIDE_BY                ; 1                          ; Untyped                        ;
; CLK4_DIVIDE_BY                ; 1                          ; Untyped                        ;
; CLK3_DIVIDE_BY                ; 1                          ; Untyped                        ;
; CLK2_DIVIDE_BY                ; 1                          ; Untyped                        ;
; CLK1_DIVIDE_BY                ; 10                         ; Signed Integer                 ;
; CLK0_DIVIDE_BY                ; 50                         ; Signed Integer                 ;
; CLK9_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK8_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK7_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK6_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK5_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK4_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK3_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK2_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK1_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK0_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK5_TIME_DELAY               ; 0                          ; Untyped                        ;
; CLK4_TIME_DELAY               ; 0                          ; Untyped                        ;
; CLK3_TIME_DELAY               ; 0                          ; Untyped                        ;
; CLK2_TIME_DELAY               ; 0                          ; Untyped                        ;
; CLK1_TIME_DELAY               ; 0                          ; Untyped                        ;
; CLK0_TIME_DELAY               ; 0                          ; Untyped                        ;
; CLK9_DUTY_CYCLE               ; 50                         ; Untyped                        ;
; CLK8_DUTY_CYCLE               ; 50                         ; Untyped                        ;
; CLK7_DUTY_CYCLE               ; 50                         ; Untyped                        ;
; CLK6_DUTY_CYCLE               ; 50                         ; Untyped                        ;
; CLK5_DUTY_CYCLE               ; 50                         ; Untyped                        ;
; CLK4_DUTY_CYCLE               ; 50                         ; Untyped                        ;
; CLK3_DUTY_CYCLE               ; 50                         ; Untyped                        ;
; CLK2_DUTY_CYCLE               ; 50                         ; Untyped                        ;
; CLK1_DUTY_CYCLE               ; 50                         ; Signed Integer                 ;
; CLK0_DUTY_CYCLE               ; 50                         ; Signed Integer                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; LOCK_WINDOW_UI                ;  0.05                      ; Untyped                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                     ; Untyped                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                     ; Untyped                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                     ; Untyped                        ;
; DPA_MULTIPLY_BY               ; 0                          ; Untyped                        ;
; DPA_DIVIDE_BY                 ; 1                          ; Untyped                        ;
; DPA_DIVIDER                   ; 0                          ; Untyped                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                          ; Untyped                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                          ; Untyped                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                          ; Untyped                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                          ; Untyped                        ;
; EXTCLK3_DIVIDE_BY             ; 1                          ; Untyped                        ;
; EXTCLK2_DIVIDE_BY             ; 1                          ; Untyped                        ;
; EXTCLK1_DIVIDE_BY             ; 1                          ; Untyped                        ;
; EXTCLK0_DIVIDE_BY             ; 1                          ; Untyped                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                          ; Untyped                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                          ; Untyped                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                          ; Untyped                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                          ; Untyped                        ;
; EXTCLK3_TIME_DELAY            ; 0                          ; Untyped                        ;
; EXTCLK2_TIME_DELAY            ; 0                          ; Untyped                        ;
; EXTCLK1_TIME_DELAY            ; 0                          ; Untyped                        ;
; EXTCLK0_TIME_DELAY            ; 0                          ; Untyped                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                         ; Untyped                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                         ; Untyped                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                         ; Untyped                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                         ; Untyped                        ;
; VCO_MULTIPLY_BY               ; 0                          ; Untyped                        ;
; VCO_DIVIDE_BY                 ; 0                          ; Untyped                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                          ; Untyped                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                          ; Untyped                        ;
; VCO_MIN                       ; 0                          ; Untyped                        ;
; VCO_MAX                       ; 0                          ; Untyped                        ;
; VCO_CENTER                    ; 0                          ; Untyped                        ;
; PFD_MIN                       ; 0                          ; Untyped                        ;
; PFD_MAX                       ; 0                          ; Untyped                        ;
; M_INITIAL                     ; 0                          ; Untyped                        ;
; M                             ; 0                          ; Untyped                        ;
; N                             ; 1                          ; Untyped                        ;
; M2                            ; 1                          ; Untyped                        ;
; N2                            ; 1                          ; Untyped                        ;
; SS                            ; 1                          ; Untyped                        ;
; C0_HIGH                       ; 0                          ; Untyped                        ;
; C1_HIGH                       ; 0                          ; Untyped                        ;
; C2_HIGH                       ; 0                          ; Untyped                        ;
; C3_HIGH                       ; 0                          ; Untyped                        ;
; C4_HIGH                       ; 0                          ; Untyped                        ;
; C5_HIGH                       ; 0                          ; Untyped                        ;
; C6_HIGH                       ; 0                          ; Untyped                        ;
; C7_HIGH                       ; 0                          ; Untyped                        ;
; C8_HIGH                       ; 0                          ; Untyped                        ;
; C9_HIGH                       ; 0                          ; Untyped                        ;
; C0_LOW                        ; 0                          ; Untyped                        ;
; C1_LOW                        ; 0                          ; Untyped                        ;
; C2_LOW                        ; 0                          ; Untyped                        ;
; C3_LOW                        ; 0                          ; Untyped                        ;
; C4_LOW                        ; 0                          ; Untyped                        ;
; C5_LOW                        ; 0                          ; Untyped                        ;
; C6_LOW                        ; 0                          ; Untyped                        ;
; C7_LOW                        ; 0                          ; Untyped                        ;
; C8_LOW                        ; 0                          ; Untyped                        ;
; C9_LOW                        ; 0                          ; Untyped                        ;
; C0_INITIAL                    ; 0                          ; Untyped                        ;
; C1_INITIAL                    ; 0                          ; Untyped                        ;
; C2_INITIAL                    ; 0                          ; Untyped                        ;
; C3_INITIAL                    ; 0                          ; Untyped                        ;
; C4_INITIAL                    ; 0                          ; Untyped                        ;
; C5_INITIAL                    ; 0                          ; Untyped                        ;
; C6_INITIAL                    ; 0                          ; Untyped                        ;
; C7_INITIAL                    ; 0                          ; Untyped                        ;
; C8_INITIAL                    ; 0                          ; Untyped                        ;
; C9_INITIAL                    ; 0                          ; Untyped                        ;
; C0_MODE                       ; BYPASS                     ; Untyped                        ;
; C1_MODE                       ; BYPASS                     ; Untyped                        ;
; C2_MODE                       ; BYPASS                     ; Untyped                        ;
; C3_MODE                       ; BYPASS                     ; Untyped                        ;
; C4_MODE                       ; BYPASS                     ; Untyped                        ;
; C5_MODE                       ; BYPASS                     ; Untyped                        ;
; C6_MODE                       ; BYPASS                     ; Untyped                        ;
; C7_MODE                       ; BYPASS                     ; Untyped                        ;
; C8_MODE                       ; BYPASS                     ; Untyped                        ;
; C9_MODE                       ; BYPASS                     ; Untyped                        ;
; C0_PH                         ; 0                          ; Untyped                        ;
; C1_PH                         ; 0                          ; Untyped                        ;
; C2_PH                         ; 0                          ; Untyped                        ;
; C3_PH                         ; 0                          ; Untyped                        ;
; C4_PH                         ; 0                          ; Untyped                        ;
; C5_PH                         ; 0                          ; Untyped                        ;
; C6_PH                         ; 0                          ; Untyped                        ;
; C7_PH                         ; 0                          ; Untyped                        ;
; C8_PH                         ; 0                          ; Untyped                        ;
; C9_PH                         ; 0                          ; Untyped                        ;
; L0_HIGH                       ; 1                          ; Untyped                        ;
; L1_HIGH                       ; 1                          ; Untyped                        ;
; G0_HIGH                       ; 1                          ; Untyped                        ;
; G1_HIGH                       ; 1                          ; Untyped                        ;
; G2_HIGH                       ; 1                          ; Untyped                        ;
; G3_HIGH                       ; 1                          ; Untyped                        ;
; E0_HIGH                       ; 1                          ; Untyped                        ;
; E1_HIGH                       ; 1                          ; Untyped                        ;
; E2_HIGH                       ; 1                          ; Untyped                        ;
; E3_HIGH                       ; 1                          ; Untyped                        ;
; L0_LOW                        ; 1                          ; Untyped                        ;
; L1_LOW                        ; 1                          ; Untyped                        ;
; G0_LOW                        ; 1                          ; Untyped                        ;
; G1_LOW                        ; 1                          ; Untyped                        ;
; G2_LOW                        ; 1                          ; Untyped                        ;
; G3_LOW                        ; 1                          ; Untyped                        ;
; E0_LOW                        ; 1                          ; Untyped                        ;
; E1_LOW                        ; 1                          ; Untyped                        ;
; E2_LOW                        ; 1                          ; Untyped                        ;
; E3_LOW                        ; 1                          ; Untyped                        ;
; L0_INITIAL                    ; 1                          ; Untyped                        ;
; L1_INITIAL                    ; 1                          ; Untyped                        ;
; G0_INITIAL                    ; 1                          ; Untyped                        ;
; G1_INITIAL                    ; 1                          ; Untyped                        ;
; G2_INITIAL                    ; 1                          ; Untyped                        ;
; G3_INITIAL                    ; 1                          ; Untyped                        ;
; E0_INITIAL                    ; 1                          ; Untyped                        ;
; E1_INITIAL                    ; 1                          ; Untyped                        ;
; E2_INITIAL                    ; 1                          ; Untyped                        ;
; E3_INITIAL                    ; 1                          ; Untyped                        ;
; L0_MODE                       ; BYPASS                     ; Untyped                        ;
; L1_MODE                       ; BYPASS                     ; Untyped                        ;
; G0_MODE                       ; BYPASS                     ; Untyped                        ;
; G1_MODE                       ; BYPASS                     ; Untyped                        ;
; G2_MODE                       ; BYPASS                     ; Untyped                        ;
; G3_MODE                       ; BYPASS                     ; Untyped                        ;
; E0_MODE                       ; BYPASS                     ; Untyped                        ;
; E1_MODE                       ; BYPASS                     ; Untyped                        ;
; E2_MODE                       ; BYPASS                     ; Untyped                        ;
; E3_MODE                       ; BYPASS                     ; Untyped                        ;
; L0_PH                         ; 0                          ; Untyped                        ;
; L1_PH                         ; 0                          ; Untyped                        ;
; G0_PH                         ; 0                          ; Untyped                        ;
; G1_PH                         ; 0                          ; Untyped                        ;
; G2_PH                         ; 0                          ; Untyped                        ;
; G3_PH                         ; 0                          ; Untyped                        ;
; E0_PH                         ; 0                          ; Untyped                        ;
; E1_PH                         ; 0                          ; Untyped                        ;
; E2_PH                         ; 0                          ; Untyped                        ;
; E3_PH                         ; 0                          ; Untyped                        ;
; M_PH                          ; 0                          ; Untyped                        ;
; C1_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; C2_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; C3_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; C4_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; C5_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; C6_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; C7_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; C8_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; C9_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; CLK0_COUNTER                  ; G0                         ; Untyped                        ;
; CLK1_COUNTER                  ; G0                         ; Untyped                        ;
; CLK2_COUNTER                  ; G0                         ; Untyped                        ;
; CLK3_COUNTER                  ; G0                         ; Untyped                        ;
; CLK4_COUNTER                  ; G0                         ; Untyped                        ;
; CLK5_COUNTER                  ; G0                         ; Untyped                        ;
; CLK6_COUNTER                  ; E0                         ; Untyped                        ;
; CLK7_COUNTER                  ; E1                         ; Untyped                        ;
; CLK8_COUNTER                  ; E2                         ; Untyped                        ;
; CLK9_COUNTER                  ; E3                         ; Untyped                        ;
; L0_TIME_DELAY                 ; 0                          ; Untyped                        ;
; L1_TIME_DELAY                 ; 0                          ; Untyped                        ;
; G0_TIME_DELAY                 ; 0                          ; Untyped                        ;
; G1_TIME_DELAY                 ; 0                          ; Untyped                        ;
; G2_TIME_DELAY                 ; 0                          ; Untyped                        ;
; G3_TIME_DELAY                 ; 0                          ; Untyped                        ;
; E0_TIME_DELAY                 ; 0                          ; Untyped                        ;
; E1_TIME_DELAY                 ; 0                          ; Untyped                        ;
; E2_TIME_DELAY                 ; 0                          ; Untyped                        ;
; E3_TIME_DELAY                 ; 0                          ; Untyped                        ;
; M_TIME_DELAY                  ; 0                          ; Untyped                        ;
; N_TIME_DELAY                  ; 0                          ; Untyped                        ;
; EXTCLK3_COUNTER               ; E3                         ; Untyped                        ;
; EXTCLK2_COUNTER               ; E2                         ; Untyped                        ;
; EXTCLK1_COUNTER               ; E1                         ; Untyped                        ;
; EXTCLK0_COUNTER               ; E0                         ; Untyped                        ;
; ENABLE0_COUNTER               ; L0                         ; Untyped                        ;
; ENABLE1_COUNTER               ; L0                         ; Untyped                        ;
; CHARGE_PUMP_CURRENT           ; 2                          ; Untyped                        ;
; LOOP_FILTER_R                 ;  1.000000                  ; Untyped                        ;
; LOOP_FILTER_C                 ; 5                          ; Untyped                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                       ; Untyped                        ;
; LOOP_FILTER_R_BITS            ; 9999                       ; Untyped                        ;
; LOOP_FILTER_C_BITS            ; 9999                       ; Untyped                        ;
; VCO_POST_SCALE                ; 0                          ; Untyped                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                          ; Untyped                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                          ; Untyped                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                          ; Untyped                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E               ; Untyped                        ;
; PORT_CLKENA0                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKENA1                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKENA2                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKENA3                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKENA4                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKENA5                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_EXTCLK0                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_EXTCLK1                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_EXTCLK2                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_EXTCLK3                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKBAD0                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKBAD1                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLK0                     ; PORT_USED                  ; Untyped                        ;
; PORT_CLK1                     ; PORT_USED                  ; Untyped                        ;
; PORT_CLK2                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLK3                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLK4                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLK5                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLK6                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLK7                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLK8                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLK9                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCANDATA                 ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCANDONE                 ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKLOSS                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_INCLK1                   ; PORT_UNUSED                ; Untyped                        ;
; PORT_INCLK0                   ; PORT_USED                  ; Untyped                        ;
; PORT_FBIN                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_PLLENA                   ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKSWITCH                ; PORT_UNUSED                ; Untyped                        ;
; PORT_ARESET                   ; PORT_UNUSED                ; Untyped                        ;
; PORT_PFDENA                   ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCANCLK                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCANACLR                 ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCANREAD                 ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCANWRITE                ; PORT_UNUSED                ; Untyped                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_LOCKED                   ; PORT_UNUSED                ; Untyped                        ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                ; Untyped                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_PHASEDONE                ; PORT_UNUSED                ; Untyped                        ;
; PORT_PHASESTEP                ; PORT_UNUSED                ; Untyped                        ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCANCLKENA               ; PORT_UNUSED                ; Untyped                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                ; Untyped                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY          ; Untyped                        ;
; M_TEST_SOURCE                 ; 5                          ; Untyped                        ;
; C0_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C1_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C2_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C3_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C4_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C5_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C6_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C7_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C8_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C9_TEST_SOURCE                ; 5                          ; Untyped                        ;
; CBXI_PARAMETER                ; pll_hdmi_altpll            ; Untyped                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO                       ; Untyped                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                          ; Untyped                        ;
; WIDTH_CLOCK                   ; 5                          ; Signed Integer                 ;
; WIDTH_PHASECOUNTERSELECT      ; 4                          ; Untyped                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF                        ; Untyped                        ;
; DEVICE_FAMILY                 ; Cyclone IV E               ; Untyped                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                     ; Untyped                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                        ; Untyped                        ;
; AUTO_CARRY_CHAINS             ; ON                         ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS          ; OFF                        ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS           ; ON                         ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF                        ; IGNORE_CASCADE                 ;
+-------------------------------+----------------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_init:camera_init ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; IMAGE_TYPE     ; 0     ; Signed Integer                              ;
; IMAGE_WIDTH    ; 800   ; Signed Integer                              ;
; IMAGE_HEIGHT   ; 480   ; Signed Integer                              ;
; IMAGE_FLIP     ; 0     ; Signed Integer                              ;
; IMAGE_MIRROR   ; 0     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_init:camera_init|ov5640_init_table_rgb:camera_init_table ;
+----------------+----------+----------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                             ;
+----------------+----------+----------------------------------------------------------------------------------+
; DATA_WIDTH     ; 24       ; Signed Integer                                                                   ;
; ADDR_WIDTH     ; 8        ; Signed Integer                                                                   ;
; IMAGE_WIDTH    ; 800      ; Signed Integer                                                                   ;
; IMAGE_HEIGHT   ; 480      ; Signed Integer                                                                   ;
; IMAGE_FLIP     ; 01000000 ; Unsigned Binary                                                                  ;
; IMAGE_MIRROR   ; 0111     ; Unsigned Binary                                                                  ;
+----------------+----------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift ;
+----------------+----------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                         ;
+----------------+----------+----------------------------------------------------------------------------------------------+
; SYS_CLOCK      ; 50000000 ; Signed Integer                                                                               ;
; SCL_CLOCK      ; 400000   ; Signed Integer                                                                               ;
+----------------+----------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_control_top:sdram_control_top ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; C_NOP          ; 0111  ; Unsigned Binary                                         ;
; C_PRE          ; 0010  ; Unsigned Binary                                         ;
; C_AREF         ; 0001  ; Unsigned Binary                                         ;
; C_MSET         ; 0000  ; Unsigned Binary                                         ;
; C_ACT          ; 0011  ; Unsigned Binary                                         ;
; C_RD           ; 0101  ; Unsigned Binary                                         ;
; C_WR           ; 0100  ; Unsigned Binary                                         ;
; C_B_TER        ; 0110  ; Unsigned Binary                                         ;
; INIT_PRE       ; 20000 ; Signed Integer                                          ;
; REF_PRE        ; 3     ; Signed Integer                                          ;
; REF_REF        ; 10    ; Signed Integer                                          ;
; AUTO_REF       ; 1560  ; Signed Integer                                          ;
; LMR_ACT        ; 2     ; Signed Integer                                          ;
; WR_PRE         ; 2     ; Signed Integer                                          ;
; SC_RCD         ; 3     ; Signed Integer                                          ;
; SC_CL          ; 3     ; Signed Integer                                          ;
; SC_BL          ; 256   ; Signed Integer                                          ;
; OP_CODE        ; 0     ; Unsigned Binary                                         ;
; SDR_BL         ; 111   ; Unsigned Binary                                         ;
; SDR_BT         ; 0     ; Unsigned Binary                                         ;
; SDR_CL         ; 011   ; Unsigned Binary                                         ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_control_top:sdram_control_top|sdram_control:sdram_control ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; C_NOP          ; 0111  ; Unsigned Binary                                                                     ;
; C_PRE          ; 0010  ; Unsigned Binary                                                                     ;
; C_AREF         ; 0001  ; Unsigned Binary                                                                     ;
; C_MSET         ; 0000  ; Unsigned Binary                                                                     ;
; C_ACT          ; 0011  ; Unsigned Binary                                                                     ;
; C_RD           ; 0101  ; Unsigned Binary                                                                     ;
; C_WR           ; 0100  ; Unsigned Binary                                                                     ;
; C_B_TER        ; 0110  ; Unsigned Binary                                                                     ;
; INIT_PRE       ; 20000 ; Signed Integer                                                                      ;
; REF_PRE        ; 3     ; Signed Integer                                                                      ;
; REF_REF        ; 10    ; Signed Integer                                                                      ;
; AUTO_REF       ; 1560  ; Signed Integer                                                                      ;
; LMR_ACT        ; 2     ; Signed Integer                                                                      ;
; WR_PRE         ; 2     ; Signed Integer                                                                      ;
; SC_RCD         ; 3     ; Signed Integer                                                                      ;
; SC_CL          ; 3     ; Signed Integer                                                                      ;
; SC_BL          ; 256   ; Signed Integer                                                                      ;
; OP_CODE        ; 0     ; Unsigned Binary                                                                     ;
; SDR_BL         ; 111   ; Unsigned Binary                                                                     ;
; SDR_BT         ; 0     ; Unsigned Binary                                                                     ;
; SDR_CL         ; 011   ; Unsigned Binary                                                                     ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_control_top:sdram_control_top|sdram_control:sdram_control|sdram_init:sdram_init ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; C_NOP          ; 0111  ; Unsigned Binary                                                                                           ;
; C_PRE          ; 0010  ; Unsigned Binary                                                                                           ;
; C_AREF         ; 0001  ; Unsigned Binary                                                                                           ;
; C_MSET         ; 0000  ; Unsigned Binary                                                                                           ;
; C_ACT          ; 0011  ; Unsigned Binary                                                                                           ;
; C_RD           ; 0101  ; Unsigned Binary                                                                                           ;
; C_WR           ; 0100  ; Unsigned Binary                                                                                           ;
; C_B_TER        ; 0110  ; Unsigned Binary                                                                                           ;
; INIT_PRE       ; 20000 ; Signed Integer                                                                                            ;
; REF_PRE        ; 3     ; Signed Integer                                                                                            ;
; REF_REF        ; 10    ; Signed Integer                                                                                            ;
; AUTO_REF       ; 1560  ; Signed Integer                                                                                            ;
; LMR_ACT        ; 2     ; Signed Integer                                                                                            ;
; WR_PRE         ; 2     ; Signed Integer                                                                                            ;
; SC_RCD         ; 3     ; Signed Integer                                                                                            ;
; SC_CL          ; 3     ; Signed Integer                                                                                            ;
; SC_BL          ; 256   ; Signed Integer                                                                                            ;
; OP_CODE        ; 0     ; Unsigned Binary                                                                                           ;
; SDR_BL         ; 111   ; Unsigned Binary                                                                                           ;
; SDR_BT         ; 0     ; Unsigned Binary                                                                                           ;
; SDR_CL         ; 011   ; Unsigned Binary                                                                                           ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component ;
+-------------------------+--------------+------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                               ;
+-------------------------+--------------+------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                            ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                     ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                     ;
; LPM_NUMWORDS            ; 512          ; Signed Integer                                                                     ;
; LPM_WIDTHU              ; 10           ; Signed Integer                                                                     ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                            ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                            ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                            ;
; USE_EAB                 ; ON           ; Untyped                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                            ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                            ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                            ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                            ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                     ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                     ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                            ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                            ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                            ;
; ADD_USEDW_MSB_BIT       ; ON           ; Untyped                                                                            ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                            ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                            ;
; CBXI_PARAMETER          ; dcfifo_6tn1  ; Untyped                                                                            ;
+-------------------------+--------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component ;
+-------------------------+--------------+------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                               ;
+-------------------------+--------------+------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                            ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                     ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                     ;
; LPM_NUMWORDS            ; 512          ; Signed Integer                                                                     ;
; LPM_WIDTHU              ; 10           ; Signed Integer                                                                     ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                            ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                            ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                            ;
; USE_EAB                 ; ON           ; Untyped                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                            ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                            ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                            ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                            ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                     ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                     ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                            ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                            ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                            ;
; ADD_USEDW_MSB_BIT       ; ON           ; Untyped                                                                            ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                            ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                            ;
; CBXI_PARAMETER          ; dcfifo_6tn1  ; Untyped                                                                            ;
+-------------------------+--------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disp_driver:disp_driver ;
+----------------+--------------+--------------------------------------+
; Parameter Name ; Value        ; Type                                 ;
+----------------+--------------+--------------------------------------+
; hdat_begin     ; 000011010111 ; Unsigned Binary                      ;
; hdat_end       ; 001111110111 ; Unsigned Binary                      ;
; vdat_begin     ; 000000100010 ; Unsigned Binary                      ;
; vdat_end       ; 001000000010 ; Unsigned Binary                      ;
+----------------+--------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sobel:sobel_inst ;
+----------------+----------+-----------------------------------+
; Parameter Name ; Value    ; Type                              ;
+----------------+----------+-----------------------------------+
; X1             ; 11111111 ; Unsigned Binary                   ;
; X2             ; 00000000 ; Unsigned Binary                   ;
; X3             ; 00000001 ; Unsigned Binary                   ;
; X4             ; 11111110 ; Unsigned Binary                   ;
; X5             ; 00000000 ; Unsigned Binary                   ;
; X6             ; 00000010 ; Unsigned Binary                   ;
; X7             ; 11111111 ; Unsigned Binary                   ;
; X8             ; 00000000 ; Unsigned Binary                   ;
; X9             ; 00000001 ; Unsigned Binary                   ;
; Y1             ; 00000001 ; Unsigned Binary                   ;
; Y2             ; 00000010 ; Unsigned Binary                   ;
; Y3             ; 00000001 ; Unsigned Binary                   ;
; Y4             ; 00000000 ; Unsigned Binary                   ;
; Y5             ; 00000000 ; Unsigned Binary                   ;
; Y6             ; 00000000 ; Unsigned Binary                   ;
; Y7             ; 11111111 ; Unsigned Binary                   ;
; Y8             ; 11111110 ; Unsigned Binary                   ;
; Y9             ; 11111111 ; Unsigned Binary                   ;
+----------------+----------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component ;
+----------------+----------------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                         ;
+----------------+----------------+----------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                      ;
; NUMBER_OF_TAPS ; 3              ; Signed Integer                                                                               ;
; TAP_DISTANCE   ; 800            ; Signed Integer                                                                               ;
; WIDTH          ; 8              ; Signed Integer                                                                               ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                      ;
; CBXI_PARAMETER ; shift_taps_6rv ; Untyped                                                                                      ;
+----------------+----------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component ;
+---------------------------------------+-------------------+----------------------------------------------+
; Parameter Name                        ; Value             ; Type                                         ;
+---------------------------------------+-------------------+----------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                               ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                      ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                      ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                      ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                      ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                      ;
; ACCUMULATOR                           ; NO                ; Untyped                                      ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                      ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                      ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                      ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                      ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                      ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                      ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                      ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                      ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                      ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR3             ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR3             ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; CLOCK0            ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                      ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                      ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                      ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                      ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                      ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                      ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                      ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                      ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                      ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; AUTO              ; Untyped                                      ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                      ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                      ;
; INPUT_ACLR_A0                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_A1                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_A2                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_B0                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_B1                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_B2                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                      ;
; INPUT_REGISTER_A0                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_B0                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                      ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                      ;
; INPUT_SOURCE_A1                       ; SCANA             ; Untyped                                      ;
; INPUT_SOURCE_A2                       ; SCANA             ; Untyped                                      ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                      ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                      ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                      ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                      ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                      ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                      ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                      ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                      ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                      ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                      ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                      ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                      ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                      ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                      ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                      ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                      ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                      ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                      ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                      ;
; MULTIPLIER_ACLR0                      ; ACLR3             ; Untyped                                      ;
; MULTIPLIER_ACLR1                      ; ACLR3             ; Untyped                                      ;
; MULTIPLIER_ACLR2                      ; ACLR3             ; Untyped                                      ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                      ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                      ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                      ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                      ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                      ;
; NUMBER_OF_MULTIPLIERS                 ; 3                 ; Signed Integer                               ;
; OUTPUT_ACLR                           ; ACLR3             ; Untyped                                      ;
; OUTPUT_REGISTER                       ; CLOCK0            ; Untyped                                      ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                      ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                      ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                      ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                      ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                      ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                      ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                      ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                      ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                      ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                      ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                      ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                      ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                      ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                      ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                      ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                      ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                      ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                      ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                      ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                      ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                      ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                      ;
; REPRESENTATION_A                      ; UNSIGNED          ; Untyped                                      ;
; REPRESENTATION_B                      ; SIGNED            ; Untyped                                      ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                      ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                      ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                      ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                      ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                      ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                      ;
; WIDTH_MSB                             ; 17                ; Untyped                                      ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                      ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                      ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                      ;
; SHIFT_MODE                            ; NO                ; Untyped                                      ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                      ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                      ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                      ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                      ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                      ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                      ;
; SIGNED_ACLR_A                         ; ACLR3             ; Untyped                                      ;
; SIGNED_ACLR_B                         ; ACLR3             ; Untyped                                      ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR3             ; Untyped                                      ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR3             ; Untyped                                      ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                      ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                      ;
; SIGNED_REGISTER_A                     ; CLOCK0            ; Untyped                                      ;
; SIGNED_REGISTER_B                     ; CLOCK0            ; Untyped                                      ;
; WIDTH_A                               ; 8                 ; Signed Integer                               ;
; WIDTH_B                               ; 8                 ; Signed Integer                               ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                      ;
; WIDTH_RESULT                          ; 18                ; Signed Integer                               ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                      ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                      ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                      ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                      ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                      ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                      ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                      ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                      ;
; CBXI_PARAMETER                        ; mult_add_fk74     ; Untyped                                      ;
; DEVICE_FAMILY                         ; Cyclone IV E      ; Untyped                                      ;
; WIDTH_C                               ; 22                ; Untyped                                      ;
; LOADCONST_VALUE                       ; 64                ; Untyped                                      ;
; PREADDER_MODE                         ; SIMPLE            ; Untyped                                      ;
; PREADDER_DIRECTION_0                  ; ADD               ; Untyped                                      ;
; PREADDER_DIRECTION_1                  ; ADD               ; Untyped                                      ;
; PREADDER_DIRECTION_2                  ; ADD               ; Untyped                                      ;
; PREADDER_DIRECTION_3                  ; ADD               ; Untyped                                      ;
; INPUT_REGISTER_C0                     ; CLOCK0            ; Untyped                                      ;
; INPUT_ACLR_C0                         ; ACLR0             ; Untyped                                      ;
; COEFSEL0_REGISTER                     ; CLOCK0            ; Untyped                                      ;
; COEFSEL1_REGISTER                     ; CLOCK0            ; Untyped                                      ;
; COEFSEL2_REGISTER                     ; CLOCK0            ; Untyped                                      ;
; COEFSEL3_REGISTER                     ; CLOCK0            ; Untyped                                      ;
; COEFSEL0_ACLR                         ; ACLR0             ; Untyped                                      ;
; COEFSEL1_ACLR                         ; ACLR0             ; Untyped                                      ;
; COEFSEL2_ACLR                         ; ACLR0             ; Untyped                                      ;
; COEFSEL3_ACLR                         ; ACLR0             ; Untyped                                      ;
; SYSTOLIC_DELAY1                       ; CLOCK0            ; Untyped                                      ;
; SYSTOLIC_DELAY3                       ; CLOCK0            ; Untyped                                      ;
; SYSTOLIC_ACLR1                        ; ACLR0             ; Untyped                                      ;
; SYSTOLIC_ACLR3                        ; ACLR0             ; Untyped                                      ;
; COEF0_0                               ; 0                 ; Untyped                                      ;
; COEF0_1                               ; 0                 ; Untyped                                      ;
; COEF0_2                               ; 0                 ; Untyped                                      ;
; COEF0_3                               ; 0                 ; Untyped                                      ;
; COEF0_4                               ; 0                 ; Untyped                                      ;
; COEF0_5                               ; 0                 ; Untyped                                      ;
; COEF0_6                               ; 0                 ; Untyped                                      ;
; COEF0_7                               ; 0                 ; Untyped                                      ;
; COEF1_0                               ; 0                 ; Untyped                                      ;
; COEF1_1                               ; 0                 ; Untyped                                      ;
; COEF1_2                               ; 0                 ; Untyped                                      ;
; COEF1_3                               ; 0                 ; Untyped                                      ;
; COEF1_4                               ; 0                 ; Untyped                                      ;
; COEF1_5                               ; 0                 ; Untyped                                      ;
; COEF1_6                               ; 0                 ; Untyped                                      ;
; COEF1_7                               ; 0                 ; Untyped                                      ;
; COEF2_0                               ; 0                 ; Untyped                                      ;
; COEF2_1                               ; 0                 ; Untyped                                      ;
; COEF2_2                               ; 0                 ; Untyped                                      ;
; COEF2_3                               ; 0                 ; Untyped                                      ;
; COEF2_4                               ; 0                 ; Untyped                                      ;
; COEF2_5                               ; 0                 ; Untyped                                      ;
; COEF2_6                               ; 0                 ; Untyped                                      ;
; COEF2_7                               ; 0                 ; Untyped                                      ;
; COEF3_0                               ; 0                 ; Untyped                                      ;
; COEF3_1                               ; 0                 ; Untyped                                      ;
; COEF3_2                               ; 0                 ; Untyped                                      ;
; COEF3_3                               ; 0                 ; Untyped                                      ;
; COEF3_4                               ; 0                 ; Untyped                                      ;
; COEF3_5                               ; 0                 ; Untyped                                      ;
; COEF3_6                               ; 0                 ; Untyped                                      ;
; COEF3_7                               ; 0                 ; Untyped                                      ;
; WIDTH_COEF                            ; 18                ; Untyped                                      ;
+---------------------------------------+-------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component ;
+---------------------------------------+-------------------+----------------------------------------------+
; Parameter Name                        ; Value             ; Type                                         ;
+---------------------------------------+-------------------+----------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                               ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                      ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                      ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                      ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                      ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                      ;
; ACCUMULATOR                           ; NO                ; Untyped                                      ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                      ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                      ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                      ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                      ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                      ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                      ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                      ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                      ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                      ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR3             ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR3             ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; CLOCK0            ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                      ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                      ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                      ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                      ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                      ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                      ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                      ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                      ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                      ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; AUTO              ; Untyped                                      ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                      ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                      ;
; INPUT_ACLR_A0                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_A1                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_A2                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_B0                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_B1                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_B2                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                      ;
; INPUT_REGISTER_A0                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_B0                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                      ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                      ;
; INPUT_SOURCE_A1                       ; SCANA             ; Untyped                                      ;
; INPUT_SOURCE_A2                       ; SCANA             ; Untyped                                      ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                      ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                      ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                      ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                      ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                      ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                      ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                      ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                      ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                      ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                      ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                      ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                      ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                      ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                      ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                      ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                      ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                      ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                      ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                      ;
; MULTIPLIER_ACLR0                      ; ACLR3             ; Untyped                                      ;
; MULTIPLIER_ACLR1                      ; ACLR3             ; Untyped                                      ;
; MULTIPLIER_ACLR2                      ; ACLR3             ; Untyped                                      ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                      ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                      ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                      ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                      ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                      ;
; NUMBER_OF_MULTIPLIERS                 ; 3                 ; Signed Integer                               ;
; OUTPUT_ACLR                           ; ACLR3             ; Untyped                                      ;
; OUTPUT_REGISTER                       ; CLOCK0            ; Untyped                                      ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                      ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                      ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                      ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                      ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                      ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                      ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                      ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                      ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                      ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                      ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                      ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                      ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                      ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                      ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                      ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                      ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                      ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                      ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                      ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                      ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                      ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                      ;
; REPRESENTATION_A                      ; UNSIGNED          ; Untyped                                      ;
; REPRESENTATION_B                      ; SIGNED            ; Untyped                                      ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                      ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                      ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                      ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                      ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                      ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                      ;
; WIDTH_MSB                             ; 17                ; Untyped                                      ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                      ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                      ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                      ;
; SHIFT_MODE                            ; NO                ; Untyped                                      ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                      ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                      ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                      ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                      ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                      ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                      ;
; SIGNED_ACLR_A                         ; ACLR3             ; Untyped                                      ;
; SIGNED_ACLR_B                         ; ACLR3             ; Untyped                                      ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR3             ; Untyped                                      ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR3             ; Untyped                                      ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                      ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                      ;
; SIGNED_REGISTER_A                     ; CLOCK0            ; Untyped                                      ;
; SIGNED_REGISTER_B                     ; CLOCK0            ; Untyped                                      ;
; WIDTH_A                               ; 8                 ; Signed Integer                               ;
; WIDTH_B                               ; 8                 ; Signed Integer                               ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                      ;
; WIDTH_RESULT                          ; 18                ; Signed Integer                               ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                      ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                      ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                      ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                      ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                      ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                      ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                      ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                      ;
; CBXI_PARAMETER                        ; mult_add_fk74     ; Untyped                                      ;
; DEVICE_FAMILY                         ; Cyclone IV E      ; Untyped                                      ;
; WIDTH_C                               ; 22                ; Untyped                                      ;
; LOADCONST_VALUE                       ; 64                ; Untyped                                      ;
; PREADDER_MODE                         ; SIMPLE            ; Untyped                                      ;
; PREADDER_DIRECTION_0                  ; ADD               ; Untyped                                      ;
; PREADDER_DIRECTION_1                  ; ADD               ; Untyped                                      ;
; PREADDER_DIRECTION_2                  ; ADD               ; Untyped                                      ;
; PREADDER_DIRECTION_3                  ; ADD               ; Untyped                                      ;
; INPUT_REGISTER_C0                     ; CLOCK0            ; Untyped                                      ;
; INPUT_ACLR_C0                         ; ACLR0             ; Untyped                                      ;
; COEFSEL0_REGISTER                     ; CLOCK0            ; Untyped                                      ;
; COEFSEL1_REGISTER                     ; CLOCK0            ; Untyped                                      ;
; COEFSEL2_REGISTER                     ; CLOCK0            ; Untyped                                      ;
; COEFSEL3_REGISTER                     ; CLOCK0            ; Untyped                                      ;
; COEFSEL0_ACLR                         ; ACLR0             ; Untyped                                      ;
; COEFSEL1_ACLR                         ; ACLR0             ; Untyped                                      ;
; COEFSEL2_ACLR                         ; ACLR0             ; Untyped                                      ;
; COEFSEL3_ACLR                         ; ACLR0             ; Untyped                                      ;
; SYSTOLIC_DELAY1                       ; CLOCK0            ; Untyped                                      ;
; SYSTOLIC_DELAY3                       ; CLOCK0            ; Untyped                                      ;
; SYSTOLIC_ACLR1                        ; ACLR0             ; Untyped                                      ;
; SYSTOLIC_ACLR3                        ; ACLR0             ; Untyped                                      ;
; COEF0_0                               ; 0                 ; Untyped                                      ;
; COEF0_1                               ; 0                 ; Untyped                                      ;
; COEF0_2                               ; 0                 ; Untyped                                      ;
; COEF0_3                               ; 0                 ; Untyped                                      ;
; COEF0_4                               ; 0                 ; Untyped                                      ;
; COEF0_5                               ; 0                 ; Untyped                                      ;
; COEF0_6                               ; 0                 ; Untyped                                      ;
; COEF0_7                               ; 0                 ; Untyped                                      ;
; COEF1_0                               ; 0                 ; Untyped                                      ;
; COEF1_1                               ; 0                 ; Untyped                                      ;
; COEF1_2                               ; 0                 ; Untyped                                      ;
; COEF1_3                               ; 0                 ; Untyped                                      ;
; COEF1_4                               ; 0                 ; Untyped                                      ;
; COEF1_5                               ; 0                 ; Untyped                                      ;
; COEF1_6                               ; 0                 ; Untyped                                      ;
; COEF1_7                               ; 0                 ; Untyped                                      ;
; COEF2_0                               ; 0                 ; Untyped                                      ;
; COEF2_1                               ; 0                 ; Untyped                                      ;
; COEF2_2                               ; 0                 ; Untyped                                      ;
; COEF2_3                               ; 0                 ; Untyped                                      ;
; COEF2_4                               ; 0                 ; Untyped                                      ;
; COEF2_5                               ; 0                 ; Untyped                                      ;
; COEF2_6                               ; 0                 ; Untyped                                      ;
; COEF2_7                               ; 0                 ; Untyped                                      ;
; COEF3_0                               ; 0                 ; Untyped                                      ;
; COEF3_1                               ; 0                 ; Untyped                                      ;
; COEF3_2                               ; 0                 ; Untyped                                      ;
; COEF3_3                               ; 0                 ; Untyped                                      ;
; COEF3_4                               ; 0                 ; Untyped                                      ;
; COEF3_5                               ; 0                 ; Untyped                                      ;
; COEF3_6                               ; 0                 ; Untyped                                      ;
; COEF3_7                               ; 0                 ; Untyped                                      ;
; WIDTH_COEF                            ; 18                ; Untyped                                      ;
+---------------------------------------+-------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component ;
+---------------------------------------+-------------------+----------------------------------------------+
; Parameter Name                        ; Value             ; Type                                         ;
+---------------------------------------+-------------------+----------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                               ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                      ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                      ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                      ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                      ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                      ;
; ACCUMULATOR                           ; NO                ; Untyped                                      ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                      ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                      ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                      ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                      ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                      ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                      ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                      ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                      ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                      ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR3             ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR3             ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; CLOCK0            ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                      ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                      ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                      ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                      ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                      ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                      ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                      ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                      ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                      ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; AUTO              ; Untyped                                      ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                      ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                      ;
; INPUT_ACLR_A0                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_A1                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_A2                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_B0                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_B1                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_B2                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                      ;
; INPUT_REGISTER_A0                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_B0                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                      ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                      ;
; INPUT_SOURCE_A1                       ; SCANA             ; Untyped                                      ;
; INPUT_SOURCE_A2                       ; SCANA             ; Untyped                                      ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                      ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                      ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                      ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                      ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                      ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                      ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                      ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                      ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                      ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                      ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                      ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                      ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                      ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                      ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                      ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                      ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                      ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                      ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                      ;
; MULTIPLIER_ACLR0                      ; ACLR3             ; Untyped                                      ;
; MULTIPLIER_ACLR1                      ; ACLR3             ; Untyped                                      ;
; MULTIPLIER_ACLR2                      ; ACLR3             ; Untyped                                      ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                      ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                      ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                      ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                      ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                      ;
; NUMBER_OF_MULTIPLIERS                 ; 3                 ; Signed Integer                               ;
; OUTPUT_ACLR                           ; ACLR3             ; Untyped                                      ;
; OUTPUT_REGISTER                       ; CLOCK0            ; Untyped                                      ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                      ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                      ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                      ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                      ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                      ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                      ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                      ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                      ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                      ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                      ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                      ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                      ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                      ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                      ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                      ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                      ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                      ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                      ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                      ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                      ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                      ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                      ;
; REPRESENTATION_A                      ; UNSIGNED          ; Untyped                                      ;
; REPRESENTATION_B                      ; SIGNED            ; Untyped                                      ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                      ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                      ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                      ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                      ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                      ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                      ;
; WIDTH_MSB                             ; 17                ; Untyped                                      ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                      ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                      ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                      ;
; SHIFT_MODE                            ; NO                ; Untyped                                      ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                      ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                      ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                      ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                      ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                      ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                      ;
; SIGNED_ACLR_A                         ; ACLR3             ; Untyped                                      ;
; SIGNED_ACLR_B                         ; ACLR3             ; Untyped                                      ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR3             ; Untyped                                      ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR3             ; Untyped                                      ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                      ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                      ;
; SIGNED_REGISTER_A                     ; CLOCK0            ; Untyped                                      ;
; SIGNED_REGISTER_B                     ; CLOCK0            ; Untyped                                      ;
; WIDTH_A                               ; 8                 ; Signed Integer                               ;
; WIDTH_B                               ; 8                 ; Signed Integer                               ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                      ;
; WIDTH_RESULT                          ; 18                ; Signed Integer                               ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                      ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                      ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                      ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                      ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                      ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                      ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                      ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                      ;
; CBXI_PARAMETER                        ; mult_add_fk74     ; Untyped                                      ;
; DEVICE_FAMILY                         ; Cyclone IV E      ; Untyped                                      ;
; WIDTH_C                               ; 22                ; Untyped                                      ;
; LOADCONST_VALUE                       ; 64                ; Untyped                                      ;
; PREADDER_MODE                         ; SIMPLE            ; Untyped                                      ;
; PREADDER_DIRECTION_0                  ; ADD               ; Untyped                                      ;
; PREADDER_DIRECTION_1                  ; ADD               ; Untyped                                      ;
; PREADDER_DIRECTION_2                  ; ADD               ; Untyped                                      ;
; PREADDER_DIRECTION_3                  ; ADD               ; Untyped                                      ;
; INPUT_REGISTER_C0                     ; CLOCK0            ; Untyped                                      ;
; INPUT_ACLR_C0                         ; ACLR0             ; Untyped                                      ;
; COEFSEL0_REGISTER                     ; CLOCK0            ; Untyped                                      ;
; COEFSEL1_REGISTER                     ; CLOCK0            ; Untyped                                      ;
; COEFSEL2_REGISTER                     ; CLOCK0            ; Untyped                                      ;
; COEFSEL3_REGISTER                     ; CLOCK0            ; Untyped                                      ;
; COEFSEL0_ACLR                         ; ACLR0             ; Untyped                                      ;
; COEFSEL1_ACLR                         ; ACLR0             ; Untyped                                      ;
; COEFSEL2_ACLR                         ; ACLR0             ; Untyped                                      ;
; COEFSEL3_ACLR                         ; ACLR0             ; Untyped                                      ;
; SYSTOLIC_DELAY1                       ; CLOCK0            ; Untyped                                      ;
; SYSTOLIC_DELAY3                       ; CLOCK0            ; Untyped                                      ;
; SYSTOLIC_ACLR1                        ; ACLR0             ; Untyped                                      ;
; SYSTOLIC_ACLR3                        ; ACLR0             ; Untyped                                      ;
; COEF0_0                               ; 0                 ; Untyped                                      ;
; COEF0_1                               ; 0                 ; Untyped                                      ;
; COEF0_2                               ; 0                 ; Untyped                                      ;
; COEF0_3                               ; 0                 ; Untyped                                      ;
; COEF0_4                               ; 0                 ; Untyped                                      ;
; COEF0_5                               ; 0                 ; Untyped                                      ;
; COEF0_6                               ; 0                 ; Untyped                                      ;
; COEF0_7                               ; 0                 ; Untyped                                      ;
; COEF1_0                               ; 0                 ; Untyped                                      ;
; COEF1_1                               ; 0                 ; Untyped                                      ;
; COEF1_2                               ; 0                 ; Untyped                                      ;
; COEF1_3                               ; 0                 ; Untyped                                      ;
; COEF1_4                               ; 0                 ; Untyped                                      ;
; COEF1_5                               ; 0                 ; Untyped                                      ;
; COEF1_6                               ; 0                 ; Untyped                                      ;
; COEF1_7                               ; 0                 ; Untyped                                      ;
; COEF2_0                               ; 0                 ; Untyped                                      ;
; COEF2_1                               ; 0                 ; Untyped                                      ;
; COEF2_2                               ; 0                 ; Untyped                                      ;
; COEF2_3                               ; 0                 ; Untyped                                      ;
; COEF2_4                               ; 0                 ; Untyped                                      ;
; COEF2_5                               ; 0                 ; Untyped                                      ;
; COEF2_6                               ; 0                 ; Untyped                                      ;
; COEF2_7                               ; 0                 ; Untyped                                      ;
; COEF3_0                               ; 0                 ; Untyped                                      ;
; COEF3_1                               ; 0                 ; Untyped                                      ;
; COEF3_2                               ; 0                 ; Untyped                                      ;
; COEF3_3                               ; 0                 ; Untyped                                      ;
; COEF3_4                               ; 0                 ; Untyped                                      ;
; COEF3_5                               ; 0                 ; Untyped                                      ;
; COEF3_6                               ; 0                 ; Untyped                                      ;
; COEF3_7                               ; 0                 ; Untyped                                      ;
; WIDTH_COEF                            ; 18                ; Untyped                                      ;
+---------------------------------------+-------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component ;
+---------------------------------------+-------------------+----------------------------------------------+
; Parameter Name                        ; Value             ; Type                                         ;
+---------------------------------------+-------------------+----------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                               ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                      ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                      ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                      ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                      ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                      ;
; ACCUMULATOR                           ; NO                ; Untyped                                      ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                      ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                      ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                      ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                      ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                      ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                      ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                      ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                      ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                      ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR3             ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR3             ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; CLOCK0            ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                      ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                      ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                      ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                      ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                      ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                      ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                      ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                      ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                      ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; AUTO              ; Untyped                                      ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                      ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                      ;
; INPUT_ACLR_A0                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_A1                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_A2                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_B0                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_B1                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_B2                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                      ;
; INPUT_REGISTER_A0                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_B0                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                      ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                      ;
; INPUT_SOURCE_A1                       ; SCANA             ; Untyped                                      ;
; INPUT_SOURCE_A2                       ; SCANA             ; Untyped                                      ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                      ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                      ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                      ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                      ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                      ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                      ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                      ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                      ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                      ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                      ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                      ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                      ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                      ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                      ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                      ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                      ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                      ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                      ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                      ;
; MULTIPLIER_ACLR0                      ; ACLR3             ; Untyped                                      ;
; MULTIPLIER_ACLR1                      ; ACLR3             ; Untyped                                      ;
; MULTIPLIER_ACLR2                      ; ACLR3             ; Untyped                                      ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                      ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                      ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                      ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                      ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                      ;
; NUMBER_OF_MULTIPLIERS                 ; 3                 ; Signed Integer                               ;
; OUTPUT_ACLR                           ; ACLR3             ; Untyped                                      ;
; OUTPUT_REGISTER                       ; CLOCK0            ; Untyped                                      ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                      ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                      ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                      ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                      ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                      ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                      ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                      ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                      ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                      ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                      ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                      ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                      ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                      ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                      ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                      ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                      ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                      ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                      ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                      ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                      ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                      ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                      ;
; REPRESENTATION_A                      ; UNSIGNED          ; Untyped                                      ;
; REPRESENTATION_B                      ; SIGNED            ; Untyped                                      ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                      ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                      ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                      ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                      ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                      ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                      ;
; WIDTH_MSB                             ; 17                ; Untyped                                      ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                      ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                      ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                      ;
; SHIFT_MODE                            ; NO                ; Untyped                                      ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                      ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                      ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                      ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                      ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                      ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                      ;
; SIGNED_ACLR_A                         ; ACLR3             ; Untyped                                      ;
; SIGNED_ACLR_B                         ; ACLR3             ; Untyped                                      ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR3             ; Untyped                                      ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR3             ; Untyped                                      ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                      ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                      ;
; SIGNED_REGISTER_A                     ; CLOCK0            ; Untyped                                      ;
; SIGNED_REGISTER_B                     ; CLOCK0            ; Untyped                                      ;
; WIDTH_A                               ; 8                 ; Signed Integer                               ;
; WIDTH_B                               ; 8                 ; Signed Integer                               ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                      ;
; WIDTH_RESULT                          ; 18                ; Signed Integer                               ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                      ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                      ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                      ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                      ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                      ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                      ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                      ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                      ;
; CBXI_PARAMETER                        ; mult_add_fk74     ; Untyped                                      ;
; DEVICE_FAMILY                         ; Cyclone IV E      ; Untyped                                      ;
; WIDTH_C                               ; 22                ; Untyped                                      ;
; LOADCONST_VALUE                       ; 64                ; Untyped                                      ;
; PREADDER_MODE                         ; SIMPLE            ; Untyped                                      ;
; PREADDER_DIRECTION_0                  ; ADD               ; Untyped                                      ;
; PREADDER_DIRECTION_1                  ; ADD               ; Untyped                                      ;
; PREADDER_DIRECTION_2                  ; ADD               ; Untyped                                      ;
; PREADDER_DIRECTION_3                  ; ADD               ; Untyped                                      ;
; INPUT_REGISTER_C0                     ; CLOCK0            ; Untyped                                      ;
; INPUT_ACLR_C0                         ; ACLR0             ; Untyped                                      ;
; COEFSEL0_REGISTER                     ; CLOCK0            ; Untyped                                      ;
; COEFSEL1_REGISTER                     ; CLOCK0            ; Untyped                                      ;
; COEFSEL2_REGISTER                     ; CLOCK0            ; Untyped                                      ;
; COEFSEL3_REGISTER                     ; CLOCK0            ; Untyped                                      ;
; COEFSEL0_ACLR                         ; ACLR0             ; Untyped                                      ;
; COEFSEL1_ACLR                         ; ACLR0             ; Untyped                                      ;
; COEFSEL2_ACLR                         ; ACLR0             ; Untyped                                      ;
; COEFSEL3_ACLR                         ; ACLR0             ; Untyped                                      ;
; SYSTOLIC_DELAY1                       ; CLOCK0            ; Untyped                                      ;
; SYSTOLIC_DELAY3                       ; CLOCK0            ; Untyped                                      ;
; SYSTOLIC_ACLR1                        ; ACLR0             ; Untyped                                      ;
; SYSTOLIC_ACLR3                        ; ACLR0             ; Untyped                                      ;
; COEF0_0                               ; 0                 ; Untyped                                      ;
; COEF0_1                               ; 0                 ; Untyped                                      ;
; COEF0_2                               ; 0                 ; Untyped                                      ;
; COEF0_3                               ; 0                 ; Untyped                                      ;
; COEF0_4                               ; 0                 ; Untyped                                      ;
; COEF0_5                               ; 0                 ; Untyped                                      ;
; COEF0_6                               ; 0                 ; Untyped                                      ;
; COEF0_7                               ; 0                 ; Untyped                                      ;
; COEF1_0                               ; 0                 ; Untyped                                      ;
; COEF1_1                               ; 0                 ; Untyped                                      ;
; COEF1_2                               ; 0                 ; Untyped                                      ;
; COEF1_3                               ; 0                 ; Untyped                                      ;
; COEF1_4                               ; 0                 ; Untyped                                      ;
; COEF1_5                               ; 0                 ; Untyped                                      ;
; COEF1_6                               ; 0                 ; Untyped                                      ;
; COEF1_7                               ; 0                 ; Untyped                                      ;
; COEF2_0                               ; 0                 ; Untyped                                      ;
; COEF2_1                               ; 0                 ; Untyped                                      ;
; COEF2_2                               ; 0                 ; Untyped                                      ;
; COEF2_3                               ; 0                 ; Untyped                                      ;
; COEF2_4                               ; 0                 ; Untyped                                      ;
; COEF2_5                               ; 0                 ; Untyped                                      ;
; COEF2_6                               ; 0                 ; Untyped                                      ;
; COEF2_7                               ; 0                 ; Untyped                                      ;
; COEF3_0                               ; 0                 ; Untyped                                      ;
; COEF3_1                               ; 0                 ; Untyped                                      ;
; COEF3_2                               ; 0                 ; Untyped                                      ;
; COEF3_3                               ; 0                 ; Untyped                                      ;
; COEF3_4                               ; 0                 ; Untyped                                      ;
; COEF3_5                               ; 0                 ; Untyped                                      ;
; COEF3_6                               ; 0                 ; Untyped                                      ;
; COEF3_7                               ; 0                 ; Untyped                                      ;
; WIDTH_COEF                            ; 18                ; Untyped                                      ;
+---------------------------------------+-------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component ;
+---------------------------------------+-------------------+----------------------------------------------+
; Parameter Name                        ; Value             ; Type                                         ;
+---------------------------------------+-------------------+----------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                               ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                      ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                      ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                      ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                      ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                      ;
; ACCUMULATOR                           ; NO                ; Untyped                                      ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                      ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                      ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                      ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                      ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                      ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                      ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                      ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                      ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                      ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR3             ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR3             ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; CLOCK0            ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                      ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                      ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                      ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                      ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                      ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                      ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                      ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                      ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                      ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; AUTO              ; Untyped                                      ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                      ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                      ;
; INPUT_ACLR_A0                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_A1                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_A2                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_B0                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_B1                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_B2                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                      ;
; INPUT_REGISTER_A0                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_B0                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                      ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                      ;
; INPUT_SOURCE_A1                       ; SCANA             ; Untyped                                      ;
; INPUT_SOURCE_A2                       ; SCANA             ; Untyped                                      ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                      ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                      ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                      ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                      ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                      ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                      ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                      ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                      ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                      ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                      ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                      ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                      ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                      ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                      ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                      ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                      ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                      ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                      ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                      ;
; MULTIPLIER_ACLR0                      ; ACLR3             ; Untyped                                      ;
; MULTIPLIER_ACLR1                      ; ACLR3             ; Untyped                                      ;
; MULTIPLIER_ACLR2                      ; ACLR3             ; Untyped                                      ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                      ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                      ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                      ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                      ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                      ;
; NUMBER_OF_MULTIPLIERS                 ; 3                 ; Signed Integer                               ;
; OUTPUT_ACLR                           ; ACLR3             ; Untyped                                      ;
; OUTPUT_REGISTER                       ; CLOCK0            ; Untyped                                      ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                      ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                      ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                      ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                      ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                      ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                      ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                      ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                      ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                      ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                      ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                      ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                      ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                      ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                      ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                      ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                      ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                      ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                      ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                      ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                      ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                      ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                      ;
; REPRESENTATION_A                      ; UNSIGNED          ; Untyped                                      ;
; REPRESENTATION_B                      ; SIGNED            ; Untyped                                      ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                      ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                      ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                      ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                      ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                      ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                      ;
; WIDTH_MSB                             ; 17                ; Untyped                                      ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                      ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                      ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                      ;
; SHIFT_MODE                            ; NO                ; Untyped                                      ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                      ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                      ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                      ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                      ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                      ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                      ;
; SIGNED_ACLR_A                         ; ACLR3             ; Untyped                                      ;
; SIGNED_ACLR_B                         ; ACLR3             ; Untyped                                      ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR3             ; Untyped                                      ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR3             ; Untyped                                      ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                      ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                      ;
; SIGNED_REGISTER_A                     ; CLOCK0            ; Untyped                                      ;
; SIGNED_REGISTER_B                     ; CLOCK0            ; Untyped                                      ;
; WIDTH_A                               ; 8                 ; Signed Integer                               ;
; WIDTH_B                               ; 8                 ; Signed Integer                               ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                      ;
; WIDTH_RESULT                          ; 18                ; Signed Integer                               ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                      ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                      ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                      ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                      ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                      ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                      ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                      ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                      ;
; CBXI_PARAMETER                        ; mult_add_fk74     ; Untyped                                      ;
; DEVICE_FAMILY                         ; Cyclone IV E      ; Untyped                                      ;
; WIDTH_C                               ; 22                ; Untyped                                      ;
; LOADCONST_VALUE                       ; 64                ; Untyped                                      ;
; PREADDER_MODE                         ; SIMPLE            ; Untyped                                      ;
; PREADDER_DIRECTION_0                  ; ADD               ; Untyped                                      ;
; PREADDER_DIRECTION_1                  ; ADD               ; Untyped                                      ;
; PREADDER_DIRECTION_2                  ; ADD               ; Untyped                                      ;
; PREADDER_DIRECTION_3                  ; ADD               ; Untyped                                      ;
; INPUT_REGISTER_C0                     ; CLOCK0            ; Untyped                                      ;
; INPUT_ACLR_C0                         ; ACLR0             ; Untyped                                      ;
; COEFSEL0_REGISTER                     ; CLOCK0            ; Untyped                                      ;
; COEFSEL1_REGISTER                     ; CLOCK0            ; Untyped                                      ;
; COEFSEL2_REGISTER                     ; CLOCK0            ; Untyped                                      ;
; COEFSEL3_REGISTER                     ; CLOCK0            ; Untyped                                      ;
; COEFSEL0_ACLR                         ; ACLR0             ; Untyped                                      ;
; COEFSEL1_ACLR                         ; ACLR0             ; Untyped                                      ;
; COEFSEL2_ACLR                         ; ACLR0             ; Untyped                                      ;
; COEFSEL3_ACLR                         ; ACLR0             ; Untyped                                      ;
; SYSTOLIC_DELAY1                       ; CLOCK0            ; Untyped                                      ;
; SYSTOLIC_DELAY3                       ; CLOCK0            ; Untyped                                      ;
; SYSTOLIC_ACLR1                        ; ACLR0             ; Untyped                                      ;
; SYSTOLIC_ACLR3                        ; ACLR0             ; Untyped                                      ;
; COEF0_0                               ; 0                 ; Untyped                                      ;
; COEF0_1                               ; 0                 ; Untyped                                      ;
; COEF0_2                               ; 0                 ; Untyped                                      ;
; COEF0_3                               ; 0                 ; Untyped                                      ;
; COEF0_4                               ; 0                 ; Untyped                                      ;
; COEF0_5                               ; 0                 ; Untyped                                      ;
; COEF0_6                               ; 0                 ; Untyped                                      ;
; COEF0_7                               ; 0                 ; Untyped                                      ;
; COEF1_0                               ; 0                 ; Untyped                                      ;
; COEF1_1                               ; 0                 ; Untyped                                      ;
; COEF1_2                               ; 0                 ; Untyped                                      ;
; COEF1_3                               ; 0                 ; Untyped                                      ;
; COEF1_4                               ; 0                 ; Untyped                                      ;
; COEF1_5                               ; 0                 ; Untyped                                      ;
; COEF1_6                               ; 0                 ; Untyped                                      ;
; COEF1_7                               ; 0                 ; Untyped                                      ;
; COEF2_0                               ; 0                 ; Untyped                                      ;
; COEF2_1                               ; 0                 ; Untyped                                      ;
; COEF2_2                               ; 0                 ; Untyped                                      ;
; COEF2_3                               ; 0                 ; Untyped                                      ;
; COEF2_4                               ; 0                 ; Untyped                                      ;
; COEF2_5                               ; 0                 ; Untyped                                      ;
; COEF2_6                               ; 0                 ; Untyped                                      ;
; COEF2_7                               ; 0                 ; Untyped                                      ;
; COEF3_0                               ; 0                 ; Untyped                                      ;
; COEF3_1                               ; 0                 ; Untyped                                      ;
; COEF3_2                               ; 0                 ; Untyped                                      ;
; COEF3_3                               ; 0                 ; Untyped                                      ;
; COEF3_4                               ; 0                 ; Untyped                                      ;
; COEF3_5                               ; 0                 ; Untyped                                      ;
; COEF3_6                               ; 0                 ; Untyped                                      ;
; COEF3_7                               ; 0                 ; Untyped                                      ;
; WIDTH_COEF                            ; 18                ; Untyped                                      ;
+---------------------------------------+-------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component ;
+---------------------------------------+-------------------+----------------------------------------------+
; Parameter Name                        ; Value             ; Type                                         ;
+---------------------------------------+-------------------+----------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                               ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                      ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                      ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                      ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                      ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                      ;
; ACCUMULATOR                           ; NO                ; Untyped                                      ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                      ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                      ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                      ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                      ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                      ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                      ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                      ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                      ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                      ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR3             ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR3             ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; CLOCK0            ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                      ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                      ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                      ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                      ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                      ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                      ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                      ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                      ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                      ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; AUTO              ; Untyped                                      ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                      ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                      ;
; INPUT_ACLR_A0                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_A1                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_A2                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_B0                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_B1                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_B2                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                      ;
; INPUT_REGISTER_A0                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_B0                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                      ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                      ;
; INPUT_SOURCE_A1                       ; SCANA             ; Untyped                                      ;
; INPUT_SOURCE_A2                       ; SCANA             ; Untyped                                      ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                      ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                      ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                      ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                      ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                      ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                      ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                      ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                      ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                      ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                      ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                      ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                      ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                      ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                      ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                      ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                      ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                      ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                      ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                      ;
; MULTIPLIER_ACLR0                      ; ACLR3             ; Untyped                                      ;
; MULTIPLIER_ACLR1                      ; ACLR3             ; Untyped                                      ;
; MULTIPLIER_ACLR2                      ; ACLR3             ; Untyped                                      ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                      ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                      ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                      ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                      ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                      ;
; NUMBER_OF_MULTIPLIERS                 ; 3                 ; Signed Integer                               ;
; OUTPUT_ACLR                           ; ACLR3             ; Untyped                                      ;
; OUTPUT_REGISTER                       ; CLOCK0            ; Untyped                                      ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                      ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                      ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                      ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                      ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                      ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                      ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                      ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                      ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                      ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                      ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                      ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                      ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                      ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                      ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                      ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                      ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                      ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                      ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                      ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                      ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                      ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                      ;
; REPRESENTATION_A                      ; UNSIGNED          ; Untyped                                      ;
; REPRESENTATION_B                      ; SIGNED            ; Untyped                                      ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                      ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                      ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                      ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                      ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                      ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                      ;
; WIDTH_MSB                             ; 17                ; Untyped                                      ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                      ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                      ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                      ;
; SHIFT_MODE                            ; NO                ; Untyped                                      ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                      ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                      ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                      ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                      ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                      ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                      ;
; SIGNED_ACLR_A                         ; ACLR3             ; Untyped                                      ;
; SIGNED_ACLR_B                         ; ACLR3             ; Untyped                                      ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR3             ; Untyped                                      ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR3             ; Untyped                                      ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                      ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                      ;
; SIGNED_REGISTER_A                     ; CLOCK0            ; Untyped                                      ;
; SIGNED_REGISTER_B                     ; CLOCK0            ; Untyped                                      ;
; WIDTH_A                               ; 8                 ; Signed Integer                               ;
; WIDTH_B                               ; 8                 ; Signed Integer                               ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                      ;
; WIDTH_RESULT                          ; 18                ; Signed Integer                               ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                      ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                      ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                      ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                      ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                      ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                      ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                      ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                      ;
; CBXI_PARAMETER                        ; mult_add_fk74     ; Untyped                                      ;
; DEVICE_FAMILY                         ; Cyclone IV E      ; Untyped                                      ;
; WIDTH_C                               ; 22                ; Untyped                                      ;
; LOADCONST_VALUE                       ; 64                ; Untyped                                      ;
; PREADDER_MODE                         ; SIMPLE            ; Untyped                                      ;
; PREADDER_DIRECTION_0                  ; ADD               ; Untyped                                      ;
; PREADDER_DIRECTION_1                  ; ADD               ; Untyped                                      ;
; PREADDER_DIRECTION_2                  ; ADD               ; Untyped                                      ;
; PREADDER_DIRECTION_3                  ; ADD               ; Untyped                                      ;
; INPUT_REGISTER_C0                     ; CLOCK0            ; Untyped                                      ;
; INPUT_ACLR_C0                         ; ACLR0             ; Untyped                                      ;
; COEFSEL0_REGISTER                     ; CLOCK0            ; Untyped                                      ;
; COEFSEL1_REGISTER                     ; CLOCK0            ; Untyped                                      ;
; COEFSEL2_REGISTER                     ; CLOCK0            ; Untyped                                      ;
; COEFSEL3_REGISTER                     ; CLOCK0            ; Untyped                                      ;
; COEFSEL0_ACLR                         ; ACLR0             ; Untyped                                      ;
; COEFSEL1_ACLR                         ; ACLR0             ; Untyped                                      ;
; COEFSEL2_ACLR                         ; ACLR0             ; Untyped                                      ;
; COEFSEL3_ACLR                         ; ACLR0             ; Untyped                                      ;
; SYSTOLIC_DELAY1                       ; CLOCK0            ; Untyped                                      ;
; SYSTOLIC_DELAY3                       ; CLOCK0            ; Untyped                                      ;
; SYSTOLIC_ACLR1                        ; ACLR0             ; Untyped                                      ;
; SYSTOLIC_ACLR3                        ; ACLR0             ; Untyped                                      ;
; COEF0_0                               ; 0                 ; Untyped                                      ;
; COEF0_1                               ; 0                 ; Untyped                                      ;
; COEF0_2                               ; 0                 ; Untyped                                      ;
; COEF0_3                               ; 0                 ; Untyped                                      ;
; COEF0_4                               ; 0                 ; Untyped                                      ;
; COEF0_5                               ; 0                 ; Untyped                                      ;
; COEF0_6                               ; 0                 ; Untyped                                      ;
; COEF0_7                               ; 0                 ; Untyped                                      ;
; COEF1_0                               ; 0                 ; Untyped                                      ;
; COEF1_1                               ; 0                 ; Untyped                                      ;
; COEF1_2                               ; 0                 ; Untyped                                      ;
; COEF1_3                               ; 0                 ; Untyped                                      ;
; COEF1_4                               ; 0                 ; Untyped                                      ;
; COEF1_5                               ; 0                 ; Untyped                                      ;
; COEF1_6                               ; 0                 ; Untyped                                      ;
; COEF1_7                               ; 0                 ; Untyped                                      ;
; COEF2_0                               ; 0                 ; Untyped                                      ;
; COEF2_1                               ; 0                 ; Untyped                                      ;
; COEF2_2                               ; 0                 ; Untyped                                      ;
; COEF2_3                               ; 0                 ; Untyped                                      ;
; COEF2_4                               ; 0                 ; Untyped                                      ;
; COEF2_5                               ; 0                 ; Untyped                                      ;
; COEF2_6                               ; 0                 ; Untyped                                      ;
; COEF2_7                               ; 0                 ; Untyped                                      ;
; COEF3_0                               ; 0                 ; Untyped                                      ;
; COEF3_1                               ; 0                 ; Untyped                                      ;
; COEF3_2                               ; 0                 ; Untyped                                      ;
; COEF3_3                               ; 0                 ; Untyped                                      ;
; COEF3_4                               ; 0                 ; Untyped                                      ;
; COEF3_5                               ; 0                 ; Untyped                                      ;
; COEF3_6                               ; 0                 ; Untyped                                      ;
; COEF3_7                               ; 0                 ; Untyped                                      ;
; WIDTH_COEF                            ; 18                ; Untyped                                      ;
+---------------------------------------+-------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component ;
+------------------------+--------------+--------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                               ;
+------------------------+--------------+--------------------------------------------------------------------+
; width                  ; 18           ; Signed Integer                                                     ;
; size                   ; 3            ; Signed Integer                                                     ;
; WIDTHR                 ; 20           ; Signed Integer                                                     ;
; SHIFT                  ; 0            ; Signed Integer                                                     ;
; REPRESENTATION         ; SIGNED       ; Untyped                                                            ;
; PIPELINE               ; 1            ; Signed Integer                                                     ;
; MSW_SUBTRACT           ; NO           ; Untyped                                                            ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                            ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                            ;
; CBXI_PARAMETER         ; par_add_n9f  ; Untyped                                                            ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                     ;
+------------------------+--------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component ;
+------------------------+--------------+--------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                               ;
+------------------------+--------------+--------------------------------------------------------------------+
; width                  ; 18           ; Signed Integer                                                     ;
; size                   ; 3            ; Signed Integer                                                     ;
; WIDTHR                 ; 20           ; Signed Integer                                                     ;
; SHIFT                  ; 0            ; Signed Integer                                                     ;
; REPRESENTATION         ; SIGNED       ; Untyped                                                            ;
; PIPELINE               ; 1            ; Signed Integer                                                     ;
; MSW_SUBTRACT           ; NO           ; Untyped                                                            ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                            ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                            ;
; CBXI_PARAMETER         ; par_add_n9f  ; Untyped                                                            ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                     ;
+------------------------+--------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                            ;
; Q_PORT_WIDTH   ; 16    ; Signed Integer                                                            ;
; R_PORT_WIDTH   ; 17    ; Signed Integer                                                            ;
; PIPELINE       ; 1     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dvi_encoder:u_dvi_encoder|encode:encb ;
+----------------+------------+------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                 ;
+----------------+------------+------------------------------------------------------+
; CTL0           ; 1101010100 ; Unsigned Binary                                      ;
; CTL1           ; 0010101011 ; Unsigned Binary                                      ;
; CTL2           ; 0101010100 ; Unsigned Binary                                      ;
; CTL3           ; 1010101011 ; Unsigned Binary                                      ;
+----------------+------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dvi_encoder:u_dvi_encoder|encode:encg ;
+----------------+------------+------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                 ;
+----------------+------------+------------------------------------------------------+
; CTL0           ; 1101010100 ; Unsigned Binary                                      ;
; CTL1           ; 0010101011 ; Unsigned Binary                                      ;
; CTL2           ; 0101010100 ; Unsigned Binary                                      ;
; CTL3           ; 1010101011 ; Unsigned Binary                                      ;
+----------------+------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dvi_encoder:u_dvi_encoder|encode:encr ;
+----------------+------------+------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                 ;
+----------------+------------+------------------------------------------------------+
; CTL0           ; 1101010100 ; Unsigned Binary                                      ;
; CTL1           ; 0010101011 ; Unsigned Binary                                      ;
; CTL2           ; 0101010100 ; Unsigned Binary                                      ;
; CTL3           ; 1010101011 ; Unsigned Binary                                      ;
+----------------+------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0 ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                          ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                ;
; WIDTH                  ; 4            ; Signed Integer                                                                                ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                       ;
; OE_REG                 ; UNREGISTERED ; Untyped                                                                                       ;
; extend_oe_disable      ; OFF          ; Untyped                                                                                       ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                                                                                       ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                       ;
; CBXI_PARAMETER         ; ddio_out_s9j ; Untyped                                                                                       ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1 ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                          ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                ;
; WIDTH                  ; 4            ; Signed Integer                                                                                ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                       ;
; OE_REG                 ; UNREGISTERED ; Untyped                                                                                       ;
; extend_oe_disable      ; OFF          ; Untyped                                                                                       ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                                                                                       ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                       ;
; CBXI_PARAMETER         ; ddio_out_s9j ; Untyped                                                                                       ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0 ;
+------------------------------------+----------------------------------------------------------------------+---------------------------+
; Parameter Name                     ; Value                                                                ; Type                      ;
+------------------------------------+----------------------------------------------------------------------+---------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                    ; Untyped                   ;
; AUTO_CARRY_CHAINS                  ; ON                                                                   ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                  ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                ; ON                                                                   ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                  ; IGNORE_CASCADE            ;
; WIDTH_BYTEENA                      ; 1                                                                    ; Untyped                   ;
; OPERATION_MODE                     ; ROM                                                                  ; Untyped                   ;
; WIDTH_A                            ; 24                                                                   ; Untyped                   ;
; WIDTHAD_A                          ; 8                                                                    ; Untyped                   ;
; NUMWORDS_A                         ; 256                                                                  ; Untyped                   ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                         ; Untyped                   ;
; ADDRESS_ACLR_A                     ; NONE                                                                 ; Untyped                   ;
; OUTDATA_ACLR_A                     ; NONE                                                                 ; Untyped                   ;
; WRCONTROL_ACLR_A                   ; NONE                                                                 ; Untyped                   ;
; INDATA_ACLR_A                      ; NONE                                                                 ; Untyped                   ;
; BYTEENA_ACLR_A                     ; NONE                                                                 ; Untyped                   ;
; WIDTH_B                            ; 1                                                                    ; Untyped                   ;
; WIDTHAD_B                          ; 1                                                                    ; Untyped                   ;
; NUMWORDS_B                         ; 1                                                                    ; Untyped                   ;
; INDATA_REG_B                       ; CLOCK1                                                               ; Untyped                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                               ; Untyped                   ;
; RDCONTROL_REG_B                    ; CLOCK1                                                               ; Untyped                   ;
; ADDRESS_REG_B                      ; CLOCK1                                                               ; Untyped                   ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                         ; Untyped                   ;
; BYTEENA_REG_B                      ; CLOCK1                                                               ; Untyped                   ;
; INDATA_ACLR_B                      ; NONE                                                                 ; Untyped                   ;
; WRCONTROL_ACLR_B                   ; NONE                                                                 ; Untyped                   ;
; ADDRESS_ACLR_B                     ; NONE                                                                 ; Untyped                   ;
; OUTDATA_ACLR_B                     ; NONE                                                                 ; Untyped                   ;
; RDCONTROL_ACLR_B                   ; NONE                                                                 ; Untyped                   ;
; BYTEENA_ACLR_B                     ; NONE                                                                 ; Untyped                   ;
; WIDTH_BYTEENA_A                    ; 1                                                                    ; Untyped                   ;
; WIDTH_BYTEENA_B                    ; 1                                                                    ; Untyped                   ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                 ; Untyped                   ;
; BYTE_SIZE                          ; 8                                                                    ; Untyped                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                            ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                                 ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                 ; Untyped                   ;
; INIT_FILE                          ; db/ov5640_sdram_hdmi_tft.ram0_ov5640_init_table_rgb_29d10271.hdl.mif ; Untyped                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                               ; Untyped                   ;
; MAXIMUM_DEPTH                      ; 0                                                                    ; Untyped                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                               ; Untyped                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                               ; Untyped                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                      ; Untyped                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                      ; Untyped                   ;
; ENABLE_ECC                         ; FALSE                                                                ; Untyped                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                ; Untyped                   ;
; WIDTH_ECCSTATUS                    ; 3                                                                    ; Untyped                   ;
; DEVICE_FAMILY                      ; Cyclone IV E                                                         ; Untyped                   ;
; CBXI_PARAMETER                     ; altsyncram_ua91                                                      ; Untyped                   ;
+------------------------------------+----------------------------------------------------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sobel:sobel_inst|lpm_mult:Mult1    ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 20           ; Untyped             ;
; LPM_WIDTHB                                     ; 20           ; Untyped             ;
; LPM_WIDTHP                                     ; 40           ; Untyped             ;
; LPM_WIDTHR                                     ; 40           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_rct     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sobel:sobel_inst|lpm_mult:Mult0    ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 20           ; Untyped             ;
; LPM_WIDTHB                                     ; 20           ; Untyped             ;
; LPM_WIDTHP                                     ; 40           ; Untyped             ;
; LPM_WIDTHR                                     ; 40           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_rct     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                   ;
+-------------------------------+------------------------------------------------+
; Name                          ; Value                                          ;
+-------------------------------+------------------------------------------------+
; Number of entity instances    ; 2                                              ;
; Entity Instance               ; pll:pll_inst|altpll:altpll_component           ;
;     -- OPERATION_MODE         ; NORMAL                                         ;
;     -- PLL_TYPE               ; AUTO                                           ;
;     -- PRIMARY_CLOCK          ; INCLK0                                         ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                          ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                              ;
;     -- VCO_MULTIPLY_BY        ; 0                                              ;
;     -- VCO_DIVIDE_BY          ; 0                                              ;
; Entity Instance               ; pll_hdmi:pll_hdmi_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                         ;
;     -- PLL_TYPE               ; AUTO                                           ;
;     -- PRIMARY_CLOCK          ; INCLK0                                         ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                          ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                              ;
;     -- VCO_MULTIPLY_BY        ; 0                                              ;
;     -- VCO_DIVIDE_BY          ; 0                                              ;
+-------------------------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                ;
+----------------------------+--------------------------------------------------------------------------------+
; Name                       ; Value                                                                          ;
+----------------------------+--------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                              ;
; Entity Instance            ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                     ;
;     -- LPM_WIDTH           ; 16                                                                             ;
;     -- LPM_NUMWORDS        ; 512                                                                            ;
;     -- LPM_SHOWAHEAD       ; ON                                                                             ;
;     -- USE_EAB             ; ON                                                                             ;
; Entity Instance            ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                     ;
;     -- LPM_WIDTH           ; 16                                                                             ;
;     -- LPM_NUMWORDS        ; 512                                                                            ;
;     -- LPM_SHOWAHEAD       ; ON                                                                             ;
;     -- USE_EAB             ; ON                                                                             ;
+----------------------------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                            ;
+----------------------------+-----------------------------------------------------------------------------------+
; Name                       ; Value                                                                             ;
+----------------------------+-----------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                 ;
; Entity Instance            ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component ;
;     -- NUMBER_OF_TAPS      ; 3                                                                                 ;
;     -- TAP_DISTANCE        ; 800                                                                               ;
;     -- WIDTH               ; 8                                                                                 ;
+----------------------------+-----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; altmult_add Parameter Settings by Entity Instance                                                   ;
+---------------------------------------+-------------------------------------------------------------+
; Name                                  ; Value                                                       ;
+---------------------------------------+-------------------------------------------------------------+
; Number of entity instances            ; 6                                                           ;
; Entity Instance                       ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                        ;
;     -- NUMBER_OF_MULTIPLIERS          ; 3                                                           ;
;     -- port_signa                     ; PORT_UNUSED                                                 ;
;     -- port_signb                     ; PORT_UNUSED                                                 ;
;     -- REPRESENTATION_A               ; UNSIGNED                                                    ;
;     -- REPRESENTATION_B               ; SIGNED                                                      ;
;     -- WIDTH_A                        ; 8                                                           ;
;     -- WIDTH_B                        ; 8                                                           ;
;     -- WIDTH_RESULT                   ; 18                                                          ;
; Entity Instance                       ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                        ;
;     -- NUMBER_OF_MULTIPLIERS          ; 3                                                           ;
;     -- port_signa                     ; PORT_UNUSED                                                 ;
;     -- port_signb                     ; PORT_UNUSED                                                 ;
;     -- REPRESENTATION_A               ; UNSIGNED                                                    ;
;     -- REPRESENTATION_B               ; SIGNED                                                      ;
;     -- WIDTH_A                        ; 8                                                           ;
;     -- WIDTH_B                        ; 8                                                           ;
;     -- WIDTH_RESULT                   ; 18                                                          ;
; Entity Instance                       ; sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                        ;
;     -- NUMBER_OF_MULTIPLIERS          ; 3                                                           ;
;     -- port_signa                     ; PORT_UNUSED                                                 ;
;     -- port_signb                     ; PORT_UNUSED                                                 ;
;     -- REPRESENTATION_A               ; UNSIGNED                                                    ;
;     -- REPRESENTATION_B               ; SIGNED                                                      ;
;     -- WIDTH_A                        ; 8                                                           ;
;     -- WIDTH_B                        ; 8                                                           ;
;     -- WIDTH_RESULT                   ; 18                                                          ;
; Entity Instance                       ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                        ;
;     -- NUMBER_OF_MULTIPLIERS          ; 3                                                           ;
;     -- port_signa                     ; PORT_UNUSED                                                 ;
;     -- port_signb                     ; PORT_UNUSED                                                 ;
;     -- REPRESENTATION_A               ; UNSIGNED                                                    ;
;     -- REPRESENTATION_B               ; SIGNED                                                      ;
;     -- WIDTH_A                        ; 8                                                           ;
;     -- WIDTH_B                        ; 8                                                           ;
;     -- WIDTH_RESULT                   ; 18                                                          ;
; Entity Instance                       ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                        ;
;     -- NUMBER_OF_MULTIPLIERS          ; 3                                                           ;
;     -- port_signa                     ; PORT_UNUSED                                                 ;
;     -- port_signb                     ; PORT_UNUSED                                                 ;
;     -- REPRESENTATION_A               ; UNSIGNED                                                    ;
;     -- REPRESENTATION_B               ; SIGNED                                                      ;
;     -- WIDTH_A                        ; 8                                                           ;
;     -- WIDTH_B                        ; 8                                                           ;
;     -- WIDTH_RESULT                   ; 18                                                          ;
; Entity Instance                       ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                        ;
;     -- NUMBER_OF_MULTIPLIERS          ; 3                                                           ;
;     -- port_signa                     ; PORT_UNUSED                                                 ;
;     -- port_signb                     ; PORT_UNUSED                                                 ;
;     -- REPRESENTATION_A               ; UNSIGNED                                                    ;
;     -- REPRESENTATION_B               ; SIGNED                                                      ;
;     -- WIDTH_A                        ; 8                                                           ;
;     -- WIDTH_B                        ; 8                                                           ;
;     -- WIDTH_RESULT                   ; 18                                                          ;
+---------------------------------------+-------------------------------------------------------------+


+-------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                          ;
+---------------------------------------+---------------------------------+
; Name                                  ; Value                           ;
+---------------------------------------+---------------------------------+
; Number of entity instances            ; 2                               ;
; Entity Instance                       ; sobel:sobel_inst|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 20                              ;
;     -- LPM_WIDTHB                     ; 20                              ;
;     -- LPM_WIDTHP                     ; 40                              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                              ;
;     -- USE_EAB                        ; OFF                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                              ;
; Entity Instance                       ; sobel:sobel_inst|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 20                              ;
;     -- LPM_WIDTHB                     ; 20                              ;
;     -- LPM_WIDTHP                     ; 40                              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                              ;
;     -- USE_EAB                        ; OFF                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                              ;
+---------------------------------------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                 ;
+-------------------------------------------+--------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                ;
+-------------------------------------------+--------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                    ;
; Entity Instance                           ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                                  ;
;     -- WIDTH_A                            ; 24                                                                                   ;
;     -- NUMWORDS_A                         ; 256                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                            ;
+-------------------------------------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst" ;
+----------------+-------+----------+--------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                ;
+----------------+-------+----------+--------------------------------------------------------+
; datain_3[9..5] ; Input ; Info     ; Stuck at VCC                                           ;
; datain_3[4..0] ; Input ; Info     ; Stuck at GND                                           ;
+----------------+-------+----------+--------------------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "dvi_encoder:u_dvi_encoder|encode:encr" ;
+------+-------+----------+-----------------------------------------+
; Port ; Type  ; Severity ; Details                                 ;
+------+-------+----------+-----------------------------------------+
; c0   ; Input ; Info     ; Stuck at GND                            ;
; c1   ; Input ; Info     ; Stuck at GND                            ;
+------+-------+----------+-----------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "dvi_encoder:u_dvi_encoder|encode:encg" ;
+------+-------+----------+-----------------------------------------+
; Port ; Type  ; Severity ; Details                                 ;
+------+-------+----------+-----------------------------------------+
; c0   ; Input ; Info     ; Stuck at GND                            ;
; c1   ; Input ; Info     ; Stuck at GND                            ;
+------+-------+----------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sobel:sobel_inst|SQRT:sqrt0"                                                                                          ;
+-----------+--------+------------------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity         ; Details                                                                                                  ;
+-----------+--------+------------------+----------------------------------------------------------------------------------------------------------+
; radical   ; Input  ; Critical Warning ; Can't connect array with 20 elements in array dimension 1 to port with 32 elements in the same dimension ;
; remainder ; Output ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+------------------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "sobel:sobel_inst|MAC_3:y2" ;
+---------------+-------+----------+--------------------+
; Port          ; Type  ; Severity ; Details            ;
+---------------+-------+----------+--------------------+
; datab_0[7..1] ; Input ; Info     ; Stuck at GND       ;
; datab_0[0]    ; Input ; Info     ; Stuck at VCC       ;
; datab_1[7..2] ; Input ; Info     ; Stuck at GND       ;
; datab_1[1]    ; Input ; Info     ; Stuck at VCC       ;
; datab_1[0]    ; Input ; Info     ; Stuck at GND       ;
; datab_2[7..1] ; Input ; Info     ; Stuck at GND       ;
; datab_2[0]    ; Input ; Info     ; Stuck at VCC       ;
+---------------+-------+----------+--------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "sobel:sobel_inst|MAC_3:y1" ;
+---------+-------+----------+--------------------------+
; Port    ; Type  ; Severity ; Details                  ;
+---------+-------+----------+--------------------------+
; datab_0 ; Input ; Info     ; Stuck at GND             ;
; datab_1 ; Input ; Info     ; Stuck at GND             ;
; datab_2 ; Input ; Info     ; Stuck at GND             ;
+---------+-------+----------+--------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "sobel:sobel_inst|MAC_3:y0" ;
+---------------+-------+----------+--------------------+
; Port          ; Type  ; Severity ; Details            ;
+---------------+-------+----------+--------------------+
; datab_0       ; Input ; Info     ; Stuck at VCC       ;
; datab_1[7..1] ; Input ; Info     ; Stuck at VCC       ;
; datab_1[0]    ; Input ; Info     ; Stuck at GND       ;
; datab_2       ; Input ; Info     ; Stuck at VCC       ;
+---------------+-------+----------+--------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "sobel:sobel_inst|MAC_3:x2" ;
+---------------+-------+----------+--------------------+
; Port          ; Type  ; Severity ; Details            ;
+---------------+-------+----------+--------------------+
; datab_0[7..1] ; Input ; Info     ; Stuck at GND       ;
; datab_0[0]    ; Input ; Info     ; Stuck at VCC       ;
; datab_1       ; Input ; Info     ; Stuck at GND       ;
; datab_2       ; Input ; Info     ; Stuck at VCC       ;
+---------------+-------+----------+--------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "sobel:sobel_inst|MAC_3:x1" ;
+---------------+-------+----------+--------------------+
; Port          ; Type  ; Severity ; Details            ;
+---------------+-------+----------+--------------------+
; datab_0[7..2] ; Input ; Info     ; Stuck at GND       ;
; datab_0[1]    ; Input ; Info     ; Stuck at VCC       ;
; datab_0[0]    ; Input ; Info     ; Stuck at GND       ;
; datab_1       ; Input ; Info     ; Stuck at GND       ;
; datab_2[7..1] ; Input ; Info     ; Stuck at VCC       ;
; datab_2[0]    ; Input ; Info     ; Stuck at GND       ;
+---------------+-------+----------+--------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "sobel:sobel_inst|MAC_3:x0" ;
+---------------+-------+----------+--------------------+
; Port          ; Type  ; Severity ; Details            ;
+---------------+-------+----------+--------------------+
; datab_0[7..1] ; Input ; Info     ; Stuck at GND       ;
; datab_0[0]    ; Input ; Info     ; Stuck at VCC       ;
; datab_1       ; Input ; Info     ; Stuck at GND       ;
; datab_2       ; Input ; Info     ; Stuck at VCC       ;
+---------------+-------+----------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sobel:sobel_inst|LineBuffer:LineBuffer_inst"                                                                 ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; shiftout ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sobel:sobel_inst"                                                                               ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; iTHRESHOLD[2..0] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; iTHRESHOLD[7..3] ; Input  ; Info     ; Stuck at GND                                                                        ;
; iDATA[9..8]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; oDVAL            ; Output ; Info     ; Explicitly unconnected                                                              ;
; oDATA[9..8]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disp_driver:disp_driver"                                                                    ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Data[18..16] ; Input  ; Info     ; Stuck at GND                                                                        ;
; Data[9..8]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; Data[2..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; H_Addr       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; V_Addr       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Disp_Red     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Disp_Blue    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo"                                                                        ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                     ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; rdusedw ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (8 bits) it drives; bit(s) "rdusedw[9..8]" have no fanouts ;
; wrfull  ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo"                                                                        ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                     ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; rdempty ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; wrusedw ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (8 bits) it drives; bit(s) "wrusedw[9..8]" have no fanouts ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_control_top:sdram_control_top|sdram_control:sdram_control" ;
+--------------+-------+----------+-----------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                   ;
+--------------+-------+----------+-----------------------------------------------------------+
; Caddr[12..9] ; Input ; Info     ; Stuck at GND                                              ;
+--------------+-------+----------+-----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_control_top:sdram_control_top"                                                                                                                                                              ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Wr_addr             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Wr_addr[23..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; Wr_max_addr         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Wr_max_addr[16..14] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; Wr_max_addr[12..10] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; Wr_max_addr[23..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; Wr_max_addr[9..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; Wr_max_addr[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; Wr_max_addr[17]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; Wr_max_addr[13]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; Wr_full             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; Wr_use              ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; Rd_addr             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Rd_addr[23..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; Rd_max_addr         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Rd_max_addr[16..14] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; Rd_max_addr[12..10] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; Rd_max_addr[23..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; Rd_max_addr[9..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; Rd_max_addr[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; Rd_max_addr[17]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; Rd_max_addr[13]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; Rd_empty            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; Rd_use              ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DVP_Capture:DVP_Capture"                                                                  ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; ImageState ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Xaddr      ; Output ; Info     ; Explicitly unconnected                                                              ;
; Yaddr      ; Output ; Info     ; Explicitly unconnected                                                              ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "camera_init:camera_init|i2c_control:i2c_control"                                                                                                                                              ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rdreg_req       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rdreg_req[-1]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; addr_mode       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; rddata          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; device_id[6..3] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; device_id[2..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; device_id[7]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll:pll_inst"                                                                                            ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; c4   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 86                          ;
; cycloneiii_ddio_out   ; 8                           ;
; cycloneiii_ff         ; 880                         ;
;     CLR               ; 467                         ;
;     CLR SCLR          ; 69                          ;
;     ENA               ; 18                          ;
;     ENA CLR           ; 108                         ;
;     ENA CLR SCLR      ; 49                          ;
;     ENA SCLR          ; 1                           ;
;     ENA SLD           ; 15                          ;
;     plain             ; 153                         ;
; cycloneiii_io_obuf    ; 17                          ;
; cycloneiii_lcell_comb ; 1363                        ;
;     arith             ; 575                         ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 230                         ;
;         3 data inputs ; 343                         ;
;     normal            ; 788                         ;
;         0 data inputs ; 10                          ;
;         1 data inputs ; 27                          ;
;         2 data inputs ; 159                         ;
;         3 data inputs ; 201                         ;
;         4 data inputs ; 391                         ;
; cycloneiii_mac_mult   ; 24                          ;
; cycloneiii_mac_out    ; 24                          ;
; cycloneiii_pll        ; 2                           ;
; cycloneiii_ram_block  ; 70                          ;
;                       ;                             ;
; Max LUT depth         ; 15.00                       ;
; Average LUT depth     ; 3.25                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Wed Jan 05 21:41:40 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ov5640_sdram_hdmi_tft -c ov5640_sdram_hdmi_tft
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file rtl/sobel/sqrt.vhd
    Info (12022): Found design unit 1: sqrt-SYN File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sobel/SQRT.vhd Line: 53
    Info (12023): Found entity 1: SQRT File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sobel/SQRT.vhd Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sobel/sobel.v
    Info (12023): Found entity 1: sobel File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sobel/sobel.v Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file rtl/sobel/pa_3.vhd
    Info (12022): Found design unit 1: pa_3-SYN File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sobel/PA_3.vhd Line: 54
    Info (12023): Found entity 1: PA_3 File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sobel/PA_3.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file rtl/sobel/mac_3.vhd
    Info (12022): Found design unit 1: mac_3-SYN File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sobel/MAC_3.vhd Line: 56
    Info (12023): Found entity 1: MAC_3 File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sobel/MAC_3.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file rtl/sobel/linebuffer.vhd
    Info (12022): Found design unit 1: linebuffer-SYN File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sobel/LineBuffer.vhd Line: 56
    Info (12023): Found entity 1: LineBuffer File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sobel/LineBuffer.vhd Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sdram/sdram_init.v
    Info (12023): Found entity 1: sdram_init File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sdram/sdram_init.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sdram/sdram_control_top.v
    Info (12023): Found entity 1: sdram_control_top File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sdram/sdram_control_top.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sdram/sdram_control.v
    Info (12023): Found entity 1: sdram_control File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sdram/sdram_control.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sdram/fifo_wr.v
    Info (12023): Found entity 1: fifo_wr File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sdram/fifo_wr.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sdram/fifo_rd.v
    Info (12023): Found entity 1: fifo_rd File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sdram/fifo_rd.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file rtl/dvp_capture.v
    Info (12023): Found entity 1: DVP_Capture File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/DVP_Capture.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file rtl/camera_init/ov5640_init_table_rgb.v
    Info (12023): Found entity 1: ov5640_init_table_rgb File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/camera_init/ov5640_init_table_rgb.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file rtl/camera_init/ov5640_init_table_jpeg.v
    Info (12023): Found entity 1: ov5640_init_table_jpeg File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/camera_init/ov5640_init_table_jpeg.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file rtl/camera_init/i2c_control.v
    Info (12023): Found entity 1: i2c_control File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/camera_init/i2c_control.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file rtl/camera_init/i2c_bit_shift.v
    Info (12023): Found entity 1: i2c_bit_shift File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/camera_init/i2c_bit_shift.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file rtl/camera_init/camera_init.v
    Info (12023): Found entity 1: camera_init File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/camera_init/camera_init.v Line: 17
Info (12021): Found 3 design units, including 3 entities, in source file rtl/dvi_encoder.v
    Info (12023): Found entity 1: dvi_encoder File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/dvi_encoder.v Line: 38
    Info (12023): Found entity 2: encode File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/dvi_encoder.v Line: 106
    Info (12023): Found entity 3: serdes_4b_10to1 File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/dvi_encoder.v Line: 222
Info (12021): Found 0 design units, including 0 entities, in source file rtl/vga/disp_parameter_cfg.v
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/disp_driver.v
    Info (12023): Found entity 1: disp_driver File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/vga/disp_driver.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file ip/pll_hdmi.v
    Info (12023): Found entity 1: pll_hdmi File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/ip/pll_hdmi.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ip/pll.v
    Info (12023): Found entity 1: pll File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/ip/pll.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file rtl/ov5640_sdram_hdmi_tft.v
    Info (12023): Found entity 1: ov5640_sdram_hdmi_tft File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/ov5640_sdram_hdmi_tft.v Line: 1
Info (12127): Elaborating entity "ov5640_sdram_hdmi_tft" for the top level hierarchy
Info (12128): Elaborating entity "pll" for hierarchy "pll:pll_inst" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/ov5640_sdram_hdmi_tft.v Line: 52
Info (12128): Elaborating entity "altpll" for hierarchy "pll:pll_inst|altpll:altpll_component" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/ip/pll.v Line: 106
Info (12130): Elaborated megafunction instantiation "pll:pll_inst|altpll:altpll_component" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/ip/pll.v Line: 106
Info (12133): Instantiated megafunction "pll:pll_inst|altpll:altpll_component" with the following parameter: File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/ip/pll.v Line: 106
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "5"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "2"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "5"
    Info (12134): Parameter "clk1_phase_shift" = "-2000"
    Info (12134): Parameter "clk2_divide_by" = "1"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "52"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "25"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "clk4_divide_by" = "8"
    Info (12134): Parameter "clk4_duty_cycle" = "50"
    Info (12134): Parameter "clk4_multiply_by" = "5"
    Info (12134): Parameter "clk4_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_USED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/pll_altpll.v Line: 30
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "pll_hdmi" for hierarchy "pll_hdmi:pll_hdmi_inst" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/ov5640_sdram_hdmi_tft.v Line: 60
Info (12128): Elaborating entity "altpll" for hierarchy "pll_hdmi:pll_hdmi_inst|altpll:altpll_component" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/ip/pll_hdmi.v Line: 94
Info (12130): Elaborated megafunction instantiation "pll_hdmi:pll_hdmi_inst|altpll:altpll_component" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/ip/pll_hdmi.v Line: 94
Info (12133): Instantiated megafunction "pll_hdmi:pll_hdmi_inst|altpll:altpll_component" with the following parameter: File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/ip/pll_hdmi.v Line: 94
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "50"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "33"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "10"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "33"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_hdmi"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_hdmi_altpll.v
    Info (12023): Found entity 1: pll_hdmi_altpll File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/pll_hdmi_altpll.v Line: 30
Info (12128): Elaborating entity "pll_hdmi_altpll" for hierarchy "pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "camera_init" for hierarchy "camera_init:camera_init" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/ov5640_sdram_hdmi_tft.v Line: 88
Info (12128): Elaborating entity "ov5640_init_table_rgb" for hierarchy "camera_init:camera_init|ov5640_init_table_rgb:camera_init_table" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/camera_init/camera_init.v Line: 77
Warning (10030): Net "rom.data_a" at ov5640_init_table_rgb.v(34) has no driver or initial value, using a default initial value '0' File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/camera_init/ov5640_init_table_rgb.v Line: 34
Warning (10030): Net "rom.waddr_a" at ov5640_init_table_rgb.v(34) has no driver or initial value, using a default initial value '0' File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/camera_init/ov5640_init_table_rgb.v Line: 34
Warning (10030): Net "rom.we_a" at ov5640_init_table_rgb.v(34) has no driver or initial value, using a default initial value '0' File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/camera_init/ov5640_init_table_rgb.v Line: 34
Info (12128): Elaborating entity "i2c_control" for hierarchy "camera_init:camera_init|i2c_control:i2c_control" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/camera_init/camera_init.v Line: 194
Info (12128): Elaborating entity "i2c_bit_shift" for hierarchy "camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/camera_init/i2c_control.v Line: 83
Info (12128): Elaborating entity "DVP_Capture" for hierarchy "DVP_Capture:DVP_Capture" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/ov5640_sdram_hdmi_tft.v Line: 106
Info (12128): Elaborating entity "sdram_control_top" for hierarchy "sdram_control_top:sdram_control_top" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/ov5640_sdram_hdmi_tft.v Line: 138
Warning (10230): Verilog HDL assignment warning at sdram_control_top.v(163): truncated value with size 32 to match size of target (24) File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sdram/sdram_control_top.v Line: 163
Warning (10230): Verilog HDL assignment warning at sdram_control_top.v(180): truncated value with size 32 to match size of target (24) File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sdram/sdram_control_top.v Line: 180
Warning (10240): Verilog HDL Always Construct warning at sdram_control_top.v(234): inferring latch(es) for variable "sd_caddr", which holds its previous value in one or more paths through the always construct File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sdram/sdram_control_top.v Line: 234
Warning (10240): Verilog HDL Always Construct warning at sdram_control_top.v(247): inferring latch(es) for variable "sd_raddr", which holds its previous value in one or more paths through the always construct File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sdram/sdram_control_top.v Line: 247
Warning (10240): Verilog HDL Always Construct warning at sdram_control_top.v(260): inferring latch(es) for variable "sd_baddr", which holds its previous value in one or more paths through the always construct File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sdram/sdram_control_top.v Line: 260
Info (10041): Inferred latch for "sd_baddr[0]" at sdram_control_top.v(262) File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sdram/sdram_control_top.v Line: 262
Info (10041): Inferred latch for "sd_baddr[1]" at sdram_control_top.v(262) File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sdram/sdram_control_top.v Line: 262
Info (10041): Inferred latch for "sd_raddr[0]" at sdram_control_top.v(249) File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sdram/sdram_control_top.v Line: 249
Info (10041): Inferred latch for "sd_raddr[1]" at sdram_control_top.v(249) File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sdram/sdram_control_top.v Line: 249
Info (10041): Inferred latch for "sd_raddr[2]" at sdram_control_top.v(249) File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sdram/sdram_control_top.v Line: 249
Info (10041): Inferred latch for "sd_raddr[3]" at sdram_control_top.v(249) File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sdram/sdram_control_top.v Line: 249
Info (10041): Inferred latch for "sd_raddr[4]" at sdram_control_top.v(249) File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sdram/sdram_control_top.v Line: 249
Info (10041): Inferred latch for "sd_raddr[5]" at sdram_control_top.v(249) File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sdram/sdram_control_top.v Line: 249
Info (10041): Inferred latch for "sd_raddr[6]" at sdram_control_top.v(249) File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sdram/sdram_control_top.v Line: 249
Info (10041): Inferred latch for "sd_raddr[7]" at sdram_control_top.v(249) File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sdram/sdram_control_top.v Line: 249
Info (10041): Inferred latch for "sd_raddr[8]" at sdram_control_top.v(249) File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sdram/sdram_control_top.v Line: 249
Info (10041): Inferred latch for "sd_raddr[9]" at sdram_control_top.v(249) File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sdram/sdram_control_top.v Line: 249
Info (10041): Inferred latch for "sd_raddr[10]" at sdram_control_top.v(249) File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sdram/sdram_control_top.v Line: 249
Info (10041): Inferred latch for "sd_raddr[11]" at sdram_control_top.v(249) File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sdram/sdram_control_top.v Line: 249
Info (10041): Inferred latch for "sd_raddr[12]" at sdram_control_top.v(249) File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sdram/sdram_control_top.v Line: 249
Info (10041): Inferred latch for "sd_caddr[0]" at sdram_control_top.v(236) File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sdram/sdram_control_top.v Line: 236
Info (10041): Inferred latch for "sd_caddr[1]" at sdram_control_top.v(236) File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sdram/sdram_control_top.v Line: 236
Info (10041): Inferred latch for "sd_caddr[2]" at sdram_control_top.v(236) File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sdram/sdram_control_top.v Line: 236
Info (10041): Inferred latch for "sd_caddr[3]" at sdram_control_top.v(236) File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sdram/sdram_control_top.v Line: 236
Info (10041): Inferred latch for "sd_caddr[4]" at sdram_control_top.v(236) File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sdram/sdram_control_top.v Line: 236
Info (10041): Inferred latch for "sd_caddr[5]" at sdram_control_top.v(236) File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sdram/sdram_control_top.v Line: 236
Info (10041): Inferred latch for "sd_caddr[6]" at sdram_control_top.v(236) File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sdram/sdram_control_top.v Line: 236
Info (10041): Inferred latch for "sd_caddr[7]" at sdram_control_top.v(236) File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sdram/sdram_control_top.v Line: 236
Info (10041): Inferred latch for "sd_caddr[8]" at sdram_control_top.v(236) File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sdram/sdram_control_top.v Line: 236
Info (10041): Inferred latch for "sd_caddr[9]" at sdram_control_top.v(236) File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sdram/sdram_control_top.v Line: 236
Info (10041): Inferred latch for "sd_caddr[10]" at sdram_control_top.v(236) File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sdram/sdram_control_top.v Line: 236
Info (10041): Inferred latch for "sd_caddr[11]" at sdram_control_top.v(236) File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sdram/sdram_control_top.v Line: 236
Info (10041): Inferred latch for "sd_caddr[12]" at sdram_control_top.v(236) File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sdram/sdram_control_top.v Line: 236
Info (12128): Elaborating entity "sdram_control" for hierarchy "sdram_control_top:sdram_control_top|sdram_control:sdram_control" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sdram/sdram_control_top.v Line: 120
Warning (10230): Verilog HDL assignment warning at sdram_control.v(335): truncated value with size 32 to match size of target (10) File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sdram/sdram_control.v Line: 335
Warning (10230): Verilog HDL assignment warning at sdram_control.v(434): truncated value with size 32 to match size of target (10) File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sdram/sdram_control.v Line: 434
Info (10264): Verilog HDL Case Statement information at sdram_control.v(543): all case item expressions in this case statement are onehot File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sdram/sdram_control.v Line: 543
Info (10264): Verilog HDL Case Statement information at sdram_control.v(575): all case item expressions in this case statement are onehot File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sdram/sdram_control.v Line: 575
Info (10264): Verilog HDL Case Statement information at sdram_control.v(609): all case item expressions in this case statement are onehot File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sdram/sdram_control.v Line: 609
Info (10041): Inferred latch for "rd_break_ref" at sdram_control.v(535) File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sdram/sdram_control.v Line: 535
Info (10041): Inferred latch for "wr_break_ref" at sdram_control.v(531) File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sdram/sdram_control.v Line: 531
Info (10041): Inferred latch for "ref_break_rd" at sdram_control.v(527) File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sdram/sdram_control.v Line: 527
Info (10041): Inferred latch for "ref_break_wr" at sdram_control.v(523) File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sdram/sdram_control.v Line: 523
Info (12128): Elaborating entity "sdram_init" for hierarchy "sdram_control_top:sdram_control_top|sdram_control:sdram_control|sdram_init:sdram_init" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sdram/sdram_control.v Line: 116
Info (12128): Elaborating entity "fifo_wr" for hierarchy "sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sdram/sdram_control_top.v Line: 135
Info (12128): Elaborating entity "dcfifo" for hierarchy "sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sdram/fifo_wr.v Line: 95
Info (12130): Elaborated megafunction instantiation "sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sdram/fifo_wr.v Line: 95
Info (12133): Instantiated megafunction "sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component" with the following parameter: File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sdram/fifo_wr.v Line: 95
    Info (12134): Parameter "add_usedw_msb_bit" = "ON"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_6tn1.tdf
    Info (12023): Found entity 1: dcfifo_6tn1 File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/dcfifo_6tn1.tdf Line: 43
Info (12128): Elaborating entity "dcfifo_6tn1" for hierarchy "sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_6ib.tdf
    Info (12023): Found entity 1: a_gray2bin_6ib File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/a_gray2bin_6ib.tdf Line: 23
Info (12128): Elaborating entity "a_gray2bin_6ib" for hierarchy "sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/dcfifo_6tn1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_577.tdf
    Info (12023): Found entity 1: a_graycounter_577 File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/a_graycounter_577.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_577" for hierarchy "sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/dcfifo_6tn1.tdf Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_1lc.tdf
    Info (12023): Found entity 1: a_graycounter_1lc File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/a_graycounter_1lc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_1lc" for hierarchy "sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/dcfifo_6tn1.tdf Line: 64
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fo41.tdf
    Info (12023): Found entity 1: altsyncram_fo41 File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/altsyncram_fo41.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_fo41" for hierarchy "sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/dcfifo_6tn1.tdf Line: 65
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_8d9.tdf
    Info (12023): Found entity 1: dffpipe_8d9 File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/dffpipe_8d9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_8d9" for hierarchy "sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_8d9:rdfull_reg" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/dcfifo_6tn1.tdf Line: 72
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf
    Info (12023): Found entity 1: dffpipe_oe9 File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/dffpipe_oe9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_oe9" for hierarchy "sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:rs_brp" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/dcfifo_6tn1.tdf Line: 73
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8pl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_8pl File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/alt_synch_pipe_8pl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_8pl" for hierarchy "sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/dcfifo_6tn1.tdf Line: 75
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9 File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/dffpipe_pe9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/alt_synch_pipe_8pl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_9pl File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/alt_synch_pipe_9pl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_9pl" for hierarchy "sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/dcfifo_6tn1.tdf Line: 79
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9 File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/dffpipe_qe9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/alt_synch_pipe_9pl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_n76.tdf
    Info (12023): Found entity 1: cmpr_n76 File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/cmpr_n76.tdf Line: 23
Info (12128): Elaborating entity "cmpr_n76" for hierarchy "sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|cmpr_n76:rdempty_eq_comp" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/dcfifo_6tn1.tdf Line: 86
Info (12128): Elaborating entity "fifo_rd" for hierarchy "sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sdram/sdram_control_top.v Line: 150
Info (12128): Elaborating entity "disp_driver" for hierarchy "disp_driver:disp_driver" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/ov5640_sdram_hdmi_tft.v Line: 163
Info (12128): Elaborating entity "sobel" for hierarchy "sobel:sobel_inst" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/ov5640_sdram_hdmi_tft.v Line: 174
Warning (10230): Verilog HDL assignment warning at sobel.v(144): truncated value with size 32 to match size of target (10) File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sobel/sobel.v Line: 144
Info (12128): Elaborating entity "LineBuffer" for hierarchy "sobel:sobel_inst|LineBuffer:LineBuffer_inst" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sobel/sobel.v Line: 51
Info (12128): Elaborating entity "altshift_taps" for hierarchy "sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sobel/LineBuffer.vhd Line: 95
Info (12130): Elaborated megafunction instantiation "sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sobel/LineBuffer.vhd Line: 95
Info (12133): Instantiated megafunction "sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component" with the following parameter: File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sobel/LineBuffer.vhd Line: 95
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info (12134): Parameter "lpm_type" = "altshift_taps"
    Info (12134): Parameter "number_of_taps" = "3"
    Info (12134): Parameter "tap_distance" = "800"
    Info (12134): Parameter "width" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_6rv.tdf
    Info (12023): Found entity 1: shift_taps_6rv File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/shift_taps_6rv.tdf Line: 27
Info (12128): Elaborating entity "shift_taps_6rv" for hierarchy "sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altshift_taps.tdf Line: 104
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5ka1.tdf
    Info (12023): Found entity 1: altsyncram_5ka1 File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/altsyncram_5ka1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_5ka1" for hierarchy "sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/shift_taps_6rv.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_auf.tdf
    Info (12023): Found entity 1: cntr_auf File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/cntr_auf.tdf Line: 28
Info (12128): Elaborating entity "cntr_auf" for hierarchy "sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/shift_taps_6rv.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_7ic.tdf
    Info (12023): Found entity 1: cmpr_7ic File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/cmpr_7ic.tdf Line: 23
Info (12128): Elaborating entity "cmpr_7ic" for hierarchy "sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|cmpr_7ic:cmpr4" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/cntr_auf.tdf Line: 86
Info (12128): Elaborating entity "MAC_3" for hierarchy "sobel:sobel_inst|MAC_3:x0" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sobel/sobel.v Line: 62
Info (12128): Elaborating entity "altmult_add" for hierarchy "sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sobel/MAC_3.vhd Line: 144
Info (12130): Elaborated megafunction instantiation "sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sobel/MAC_3.vhd Line: 144
Info (12133): Instantiated megafunction "sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component" with the following parameter: File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sobel/MAC_3.vhd Line: 144
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "ACLR3"
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR3"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register1" = "CLOCK0"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "AUTO"
    Info (12134): Parameter "input_aclr_a0" = "ACLR3"
    Info (12134): Parameter "input_aclr_a1" = "ACLR3"
    Info (12134): Parameter "input_aclr_a2" = "ACLR3"
    Info (12134): Parameter "input_aclr_b0" = "ACLR3"
    Info (12134): Parameter "input_aclr_b1" = "ACLR3"
    Info (12134): Parameter "input_aclr_b2" = "ACLR3"
    Info (12134): Parameter "input_register_a0" = "CLOCK0"
    Info (12134): Parameter "input_register_a1" = "CLOCK0"
    Info (12134): Parameter "input_register_a2" = "CLOCK0"
    Info (12134): Parameter "input_register_b0" = "CLOCK0"
    Info (12134): Parameter "input_register_b1" = "CLOCK0"
    Info (12134): Parameter "input_register_b2" = "CLOCK0"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_a1" = "SCANA"
    Info (12134): Parameter "input_source_a2" = "SCANA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_b2" = "DATAB"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altmult_add"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR3"
    Info (12134): Parameter "multiplier_aclr1" = "ACLR3"
    Info (12134): Parameter "multiplier_aclr2" = "ACLR3"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "multiplier_register1" = "CLOCK0"
    Info (12134): Parameter "multiplier_register2" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "3"
    Info (12134): Parameter "output_aclr" = "ACLR3"
    Info (12134): Parameter "output_register" = "CLOCK0"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "SIGNED"
    Info (12134): Parameter "signed_aclr_a" = "ACLR3"
    Info (12134): Parameter "signed_aclr_b" = "ACLR3"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "ACLR3"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "ACLR3"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "signed_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_register_b" = "CLOCK0"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_result" = "18"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_add_fk74.tdf
    Info (12023): Found entity 1: mult_add_fk74 File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/mult_add_fk74.tdf Line: 31
Info (12128): Elaborating entity "mult_add_fk74" for hierarchy "sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altmult_add.tdf Line: 595
Info (12021): Found 1 design units, including 1 entities, in source file db/ded_mult_1ba1.tdf
    Info (12023): Found entity 1: ded_mult_1ba1 File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/ded_mult_1ba1.tdf Line: 31
Info (12128): Elaborating entity "ded_mult_1ba1" for hierarchy "sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/mult_add_fk74.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_b3c.tdf
    Info (12023): Found entity 1: dffpipe_b3c File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/dffpipe_b3c.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_b3c" for hierarchy "sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|dffpipe_b3c:pre_result" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/ded_mult_1ba1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/ded_mult_3f91.tdf
    Info (12023): Found entity 1: ded_mult_3f91 File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/ded_mult_3f91.tdf Line: 31
Info (12128): Elaborating entity "ded_mult_3f91" for hierarchy "sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/mult_add_fk74.tdf Line: 44
Info (12128): Elaborating entity "PA_3" for hierarchy "sobel:sobel_inst|PA_3:pa0" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sobel/sobel.v Line: 121
Info (12128): Elaborating entity "parallel_add" for hierarchy "sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sobel/PA_3.vhd Line: 124
Info (12130): Elaborated megafunction instantiation "sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sobel/PA_3.vhd Line: 124
Info (12133): Instantiated megafunction "sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component" with the following parameter: File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sobel/PA_3.vhd Line: 124
    Info (12134): Parameter "width" = "18"
    Info (12134): Parameter "size" = "3"
    Info (12134): Parameter "widthr" = "20"
    Info (12134): Parameter "shift" = "0"
    Info (12134): Parameter "msw_subtract" = "NO"
    Info (12134): Parameter "representation" = "SIGNED"
    Info (12134): Parameter "pipeline" = "1"
    Info (12134): Parameter "result_alignment" = "LSB"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "parallel_add"
Info (12021): Found 1 design units, including 1 entities, in source file db/par_add_n9f.tdf
    Info (12023): Found entity 1: par_add_n9f File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/par_add_n9f.tdf Line: 27
Info (12128): Elaborating entity "par_add_n9f" for hierarchy "sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/parallel_add.tdf Line: 148
Info (12128): Elaborating entity "SQRT" for hierarchy "sobel:sobel_inst|SQRT:sqrt0" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sobel/sobel.v Line: 135
Info (12128): Elaborating entity "altsqrt" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sobel/SQRT.vhd Line: 80
Info (12130): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sobel/SQRT.vhd Line: 80
Info (12133): Instantiated megafunction "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" with the following parameter: File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sobel/SQRT.vhd Line: 80
    Info (12134): Parameter "pipeline" = "1"
    Info (12134): Parameter "q_port_width" = "16"
    Info (12134): Parameter "r_port_width" = "17"
    Info (12134): Parameter "width" = "32"
    Info (12134): Parameter "lpm_type" = "ALTSQRT"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[15]" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[15]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_vqc.tdf
    Info (12023): Found entity 1: add_sub_vqc File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/add_sub_vqc.tdf Line: 23
Info (12128): Elaborating entity "add_sub_vqc" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[15]|add_sub_vqc:auto_generated" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[14]" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[14]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_uqc.tdf
    Info (12023): Found entity 1: add_sub_uqc File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/add_sub_uqc.tdf Line: 23
Info (12128): Elaborating entity "add_sub_uqc" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[14]|add_sub_uqc:auto_generated" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[13]" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[13]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_tqc.tdf
    Info (12023): Found entity 1: add_sub_tqc File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/add_sub_tqc.tdf Line: 23
Info (12128): Elaborating entity "add_sub_tqc" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[13]|add_sub_tqc:auto_generated" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[12]" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[12]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_sqc.tdf
    Info (12023): Found entity 1: add_sub_sqc File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/add_sub_sqc.tdf Line: 23
Info (12128): Elaborating entity "add_sub_sqc" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[12]|add_sub_sqc:auto_generated" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[11]" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[11]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_rqc.tdf
    Info (12023): Found entity 1: add_sub_rqc File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/add_sub_rqc.tdf Line: 23
Info (12128): Elaborating entity "add_sub_rqc" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[11]|add_sub_rqc:auto_generated" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[10]" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[10]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_qqc.tdf
    Info (12023): Found entity 1: add_sub_qqc File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/add_sub_qqc.tdf Line: 23
Info (12128): Elaborating entity "add_sub_qqc" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[10]|add_sub_qqc:auto_generated" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_pqc.tdf
    Info (12023): Found entity 1: add_sub_pqc File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/add_sub_pqc.tdf Line: 23
Info (12128): Elaborating entity "add_sub_pqc" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]|add_sub_pqc:auto_generated" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_oqc.tdf
    Info (12023): Found entity 1: add_sub_oqc File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/add_sub_oqc.tdf Line: 23
Info (12128): Elaborating entity "add_sub_oqc" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]|add_sub_oqc:auto_generated" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_nqc.tdf
    Info (12023): Found entity 1: add_sub_nqc File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/add_sub_nqc.tdf Line: 23
Info (12128): Elaborating entity "add_sub_nqc" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]|add_sub_nqc:auto_generated" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_fpc.tdf
    Info (12023): Found entity 1: add_sub_fpc File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/add_sub_fpc.tdf Line: 23
Info (12128): Elaborating entity "add_sub_fpc" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]|add_sub_fpc:auto_generated" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_epc.tdf
    Info (12023): Found entity 1: add_sub_epc File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/add_sub_epc.tdf Line: 23
Info (12128): Elaborating entity "add_sub_epc" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]|add_sub_epc:auto_generated" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_dpc.tdf
    Info (12023): Found entity 1: add_sub_dpc File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/add_sub_dpc.tdf Line: 23
Info (12128): Elaborating entity "add_sub_dpc" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]|add_sub_dpc:auto_generated" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_cpc.tdf
    Info (12023): Found entity 1: add_sub_cpc File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/add_sub_cpc.tdf Line: 23
Info (12128): Elaborating entity "add_sub_cpc" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]|add_sub_cpc:auto_generated" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_bpc.tdf
    Info (12023): Found entity 1: add_sub_bpc File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/add_sub_bpc.tdf Line: 23
Info (12128): Elaborating entity "add_sub_bpc" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]|add_sub_bpc:auto_generated" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_apc.tdf
    Info (12023): Found entity 1: add_sub_apc File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/add_sub_apc.tdf Line: 23
Info (12128): Elaborating entity "add_sub_apc" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]|add_sub_apc:auto_generated" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[0]" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[0]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/add_sub_8pc.tdf Line: 23
Info (12128): Elaborating entity "add_sub_8pc" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[0]|add_sub_8pc:auto_generated" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "dffpipe" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 100
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 100
Info (12128): Elaborating entity "dffpipe" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[15]" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[15]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12128): Elaborating entity "dffpipe" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[14]" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[14]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12128): Elaborating entity "dffpipe" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[13]" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[13]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12128): Elaborating entity "dffpipe" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[12]" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[12]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12128): Elaborating entity "dffpipe" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[11]" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[11]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12128): Elaborating entity "dffpipe" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[10]" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[10]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12128): Elaborating entity "dffpipe" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[9]" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[9]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12128): Elaborating entity "dffpipe" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[8]" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[8]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12128): Elaborating entity "dffpipe" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12128): Elaborating entity "dffpipe" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[6]" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[6]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12128): Elaborating entity "dffpipe" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[5]" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[5]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12128): Elaborating entity "dffpipe" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4]" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12128): Elaborating entity "dffpipe" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[3]" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[3]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12128): Elaborating entity "dffpipe" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[2]" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[2]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12128): Elaborating entity "dffpipe" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[1]" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[1]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12128): Elaborating entity "dffpipe" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[0]" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[0]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12128): Elaborating entity "dffpipe" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[15]" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[15]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12128): Elaborating entity "dffpipe" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[14]" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[14]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12128): Elaborating entity "dffpipe" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[13]" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[13]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12128): Elaborating entity "dffpipe" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[12]" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[12]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12128): Elaborating entity "dffpipe" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[11]" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[11]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12128): Elaborating entity "dffpipe" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[10]" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[10]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12128): Elaborating entity "dffpipe" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[9]" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[9]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12128): Elaborating entity "dffpipe" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[8]" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[8]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12128): Elaborating entity "dffpipe" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12128): Elaborating entity "dffpipe" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[6]" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[6]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12128): Elaborating entity "dffpipe" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[5]" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[5]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12128): Elaborating entity "dffpipe" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[4]" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[4]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12128): Elaborating entity "dffpipe" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[3]" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[3]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12128): Elaborating entity "dffpipe" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[2]" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[2]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12128): Elaborating entity "dffpipe" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[1]" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[1]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12128): Elaborating entity "dffpipe" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[0]" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[0]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12128): Elaborating entity "dvi_encoder" for hierarchy "dvi_encoder:u_dvi_encoder" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/ov5640_sdram_hdmi_tft.v Line: 190
Info (12128): Elaborating entity "encode" for hierarchy "dvi_encoder:u_dvi_encoder|encode:encb" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/dvi_encoder.v Line: 66
Warning (10230): Verilog HDL assignment warning at dvi_encoder.v(199): truncated value with size 9 to match size of target (8) File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/dvi_encoder.v Line: 199
Info (12128): Elaborating entity "serdes_4b_10to1" for hierarchy "dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/dvi_encoder.v Line: 102
Info (12128): Elaborating entity "altddio_out" for hierarchy "dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/dvi_encoder.v Line: 303
Info (12130): Elaborated megafunction instantiation "dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/dvi_encoder.v Line: 303
Info (12133): Instantiated megafunction "dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0" with the following parameter: File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/dvi_encoder.v Line: 303
    Info (12134): Parameter "extend_oe_disable" = "OFF"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNREGISTERED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_s9j.tdf
    Info (12023): Found entity 1: ddio_out_s9j File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/ddio_out_s9j.tdf Line: 28
Info (12128): Elaborating entity "ddio_out_s9j" for hierarchy "dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altddio_out.tdf Line: 101
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|q_b[0]" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/altsyncram_fo41.tdf Line: 41
        Warning (14320): Synthesized away node "sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|q_b[1]" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/altsyncram_fo41.tdf Line: 71
        Warning (14320): Synthesized away node "sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|q_b[2]" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/altsyncram_fo41.tdf Line: 101
        Warning (14320): Synthesized away node "sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|q_b[3]" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/altsyncram_fo41.tdf Line: 131
        Warning (14320): Synthesized away node "sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|q_b[4]" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/altsyncram_fo41.tdf Line: 161
        Warning (14320): Synthesized away node "sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|q_b[11]" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/altsyncram_fo41.tdf Line: 371
        Warning (14320): Synthesized away node "sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|q_b[12]" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/altsyncram_fo41.tdf Line: 401
        Warning (14320): Synthesized away node "sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|q_b[13]" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/altsyncram_fo41.tdf Line: 431
        Warning (14320): Synthesized away node "sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|q_b[14]" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/altsyncram_fo41.tdf Line: 461
        Warning (14320): Synthesized away node "sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|q_b[15]" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/altsyncram_fo41.tdf Line: 491
Info (13014): Ignored 359 buffer(s)
    Info (13016): Ignored 15 CARRY_SUM buffer(s)
    Info (13019): Ignored 344 SOFT buffer(s)
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|rom_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/ov5640_sdram_hdmi_tft.ram0_ov5640_init_table_rgb_29d10271.hdl.mif
Info (278001): Inferred 2 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "sobel:sobel_inst|Mult1" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sobel/sobel.v Line: 133
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "sobel:sobel_inst|Mult0" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sobel/sobel.v Line: 133
Info (12130): Elaborated megafunction instantiation "camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0"
Info (12133): Instantiated megafunction "camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "24"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/ov5640_sdram_hdmi_tft.ram0_ov5640_init_table_rgb_29d10271.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ua91.tdf
    Info (12023): Found entity 1: altsyncram_ua91 File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/altsyncram_ua91.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "sobel:sobel_inst|lpm_mult:Mult1" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sobel/sobel.v Line: 133
Info (12133): Instantiated megafunction "sobel:sobel_inst|lpm_mult:Mult1" with the following parameter: File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sobel/sobel.v Line: 133
    Info (12134): Parameter "LPM_WIDTHA" = "20"
    Info (12134): Parameter "LPM_WIDTHB" = "20"
    Info (12134): Parameter "LPM_WIDTHP" = "40"
    Info (12134): Parameter "LPM_WIDTHR" = "40"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_rct.tdf
    Info (12023): Found entity 1: mult_rct File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/mult_rct.tdf Line: 31
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "sobel:sobel_inst|lpm_mult:Mult0|mult_rct:auto_generated|mac_mult7" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/mult_rct.tdf Line: 67
        Warning (14320): Synthesized away node "sobel:sobel_inst|lpm_mult:Mult0|mult_rct:auto_generated|mac_out8" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/mult_rct.tdf Line: 91
        Warning (14320): Synthesized away node "sobel:sobel_inst|lpm_mult:Mult1|mult_rct:auto_generated|mac_mult7" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/mult_rct.tdf Line: 67
        Warning (14320): Synthesized away node "sobel:sobel_inst|lpm_mult:Mult1|mult_rct:auto_generated|mac_out8" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/mult_rct.tdf Line: 91
Warning (12241): 7 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 24 buffer(s)
    Info (13019): Ignored 24 SOFT buffer(s)
Warning (13012): Latch sdram_control_top:sdram_control_top|sd_baddr[0] has unsafe behavior File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sdram/sdram_control_top.v Line: 262
    Warning (13013): Ports D and ENA on the latch are fed by the same signal sdram_control_top:sdram_control_top|sd_wr_req File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sdram/sdram_control_top.v Line: 91
Warning (13012): Latch sdram_control_top:sdram_control_top|sd_baddr[1] has unsafe behavior File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sdram/sdram_control_top.v Line: 262
    Warning (13013): Ports D and ENA on the latch are fed by the same signal sdram_control_top:sdram_control_top|sd_wr_req File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sdram/sdram_control_top.v Line: 91
Warning (13012): Latch sdram_control_top:sdram_control_top|sd_raddr[0] has unsafe behavior File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sdram/sdram_control_top.v Line: 249
    Warning (13013): Ports D and ENA on the latch are fed by the same signal sdram_control_top:sdram_control_top|sd_wr_req File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sdram/sdram_control_top.v Line: 91
Warning (13012): Latch sdram_control_top:sdram_control_top|sd_raddr[1] has unsafe behavior File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sdram/sdram_control_top.v Line: 249
    Warning (13013): Ports D and ENA on the latch are fed by the same signal sdram_control_top:sdram_control_top|sd_wr_req File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sdram/sdram_control_top.v Line: 91
Warning (13012): Latch sdram_control_top:sdram_control_top|sd_raddr[2] has unsafe behavior File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sdram/sdram_control_top.v Line: 249
    Warning (13013): Ports D and ENA on the latch are fed by the same signal sdram_control_top:sdram_control_top|sd_wr_req File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sdram/sdram_control_top.v Line: 91
Warning (13012): Latch sdram_control_top:sdram_control_top|sd_raddr[3] has unsafe behavior File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sdram/sdram_control_top.v Line: 249
    Warning (13013): Ports D and ENA on the latch are fed by the same signal sdram_control_top:sdram_control_top|sd_wr_req File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sdram/sdram_control_top.v Line: 91
Warning (13012): Latch sdram_control_top:sdram_control_top|sd_raddr[4] has unsafe behavior File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sdram/sdram_control_top.v Line: 249
    Warning (13013): Ports D and ENA on the latch are fed by the same signal sdram_control_top:sdram_control_top|sd_wr_req File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sdram/sdram_control_top.v Line: 91
Warning (13012): Latch sdram_control_top:sdram_control_top|sd_raddr[5] has unsafe behavior File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sdram/sdram_control_top.v Line: 249
    Warning (13013): Ports D and ENA on the latch are fed by the same signal sdram_control_top:sdram_control_top|sd_wr_req File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sdram/sdram_control_top.v Line: 91
Warning (13012): Latch sdram_control_top:sdram_control_top|sd_raddr[6] has unsafe behavior File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sdram/sdram_control_top.v Line: 249
    Warning (13013): Ports D and ENA on the latch are fed by the same signal sdram_control_top:sdram_control_top|sd_wr_req File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sdram/sdram_control_top.v Line: 91
Warning (13012): Latch sdram_control_top:sdram_control_top|sd_raddr[7] has unsafe behavior File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sdram/sdram_control_top.v Line: 249
    Warning (13013): Ports D and ENA on the latch are fed by the same signal sdram_control_top:sdram_control_top|sd_wr_req File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sdram/sdram_control_top.v Line: 91
Warning (13012): Latch sdram_control_top:sdram_control_top|sd_caddr[8] has unsafe behavior File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sdram/sdram_control_top.v Line: 236
    Warning (13013): Ports D and ENA on the latch are fed by the same signal sdram_control_top:sdram_control_top|sd_wr_req File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sdram/sdram_control_top.v Line: 91
Warning (13012): Latch sdram_control_top:sdram_control_top|sd_raddr[8] has unsafe behavior File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sdram/sdram_control_top.v Line: 249
    Warning (13013): Ports D and ENA on the latch are fed by the same signal sdram_control_top:sdram_control_top|sd_wr_req File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sdram/sdram_control_top.v Line: 91
Warning (13012): Latch sdram_control_top:sdram_control_top|sd_raddr[9] has unsafe behavior File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sdram/sdram_control_top.v Line: 249
    Warning (13013): Ports D and ENA on the latch are fed by the same signal sdram_control_top:sdram_control_top|sd_wr_req File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sdram/sdram_control_top.v Line: 91
Warning (13012): Latch sdram_control_top:sdram_control_top|sd_raddr[10] has unsafe behavior File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sdram/sdram_control_top.v Line: 249
    Warning (13013): Ports D and ENA on the latch are fed by the same signal sdram_control_top:sdram_control_top|sd_wr_req File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sdram/sdram_control_top.v Line: 91
Warning (13012): Latch sdram_control_top:sdram_control_top|sd_raddr[11] has unsafe behavior File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sdram/sdram_control_top.v Line: 249
    Warning (13013): Ports D and ENA on the latch are fed by the same signal sdram_control_top:sdram_control_top|sd_wr_req File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sdram/sdram_control_top.v Line: 91
Warning (13012): Latch sdram_control_top:sdram_control_top|sd_raddr[12] has unsafe behavior File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sdram/sdram_control_top.v Line: 249
    Warning (13013): Ports D and ENA on the latch are fed by the same signal sdram_control_top:sdram_control_top|sd_wr_req File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sdram/sdram_control_top.v Line: 91
Info (13000): Registers with preset signals will power-up high File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/sdram/sdram_init.v Line: 56
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sdram_cs_n" is stuck at GND File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/ov5640_sdram_hdmi_tft.v Line: 8
    Warning (13410): Pin "sdram_dqm[0]" is stuck at GND File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/ov5640_sdram_hdmi_tft.v Line: 12
    Warning (13410): Pin "sdram_dqm[1]" is stuck at GND File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/ov5640_sdram_hdmi_tft.v Line: 12
    Warning (13410): Pin "camera_pwdn" is stuck at GND File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/rtl/ov5640_sdram_hdmi_tft.v Line: 26
Info (286030): Timing-Driven Synthesis is running
Info (17049): 25 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/output_files/ov5640_sdram_hdmi_tft.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll1" has parameters clk4_multiply_by and clk4_divide_by specified but port CLK[4] is not connected File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/db/pll_altpll.v Line: 44
Info (21057): Implemented 1848 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 56 output pins
    Info (21060): Implemented 17 bidirectional pins
    Info (21061): Implemented 1652 logic cells
    Info (21064): Implemented 70 RAM segments
    Info (21065): Implemented 2 PLLs
    Info (21062): Implemented 30 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 70 warnings
    Info: Peak virtual memory: 4921 megabytes
    Info: Processing ended: Wed Jan 05 21:41:52 2022
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:25


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_tft/output_files/ov5640_sdram_hdmi_tft.map.smsg.


