\subsection{fifo\+\_\+trnsf Entity Reference}
\label{classfifo__trnsf}\index{fifo\+\_\+trnsf@{fifo\+\_\+trnsf}}


Collaboration diagram for fifo\+\_\+trnsf\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=171pt]{d0/d61/classfifo__trnsf__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Entities}
\begin{DoxyCompactItemize}
\item 
{\bf arch} architecture
\end{DoxyCompactItemize}
\subsubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
{\bf ieee} 
\end{DoxyCompactItemize}
\subsubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
{\bf std\+\_\+logic\+\_\+1164}   
\item 
{\bf numeric\+\_\+std}   
\end{DoxyCompactItemize}
\subsubsection*{Generics}
 \begin{DoxyCompactItemize}
\item 
{\bf rdwidth} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{64} \textcolor{vhdlchar}{ }}}
\end{DoxyCompactItemize}
\subsubsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
{\bf clk}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf areset\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf fifo\+\_\+rdreq}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf fifo\+\_\+q}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf rdwidth}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf fifo\+\_\+rdempty}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf fifo\+\_\+wrreq}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf fifo\+\_\+data}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf rdwidth}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf fifo\+\_\+wrfull}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 19} of file {\bf fifo\+\_\+trnsf.\+vhd}.



\subsubsection{Member Data Documentation}
\index{fifo\+\_\+trnsf@{fifo\+\_\+trnsf}!areset\+\_\+n@{areset\+\_\+n}}
\index{areset\+\_\+n@{areset\+\_\+n}!fifo\+\_\+trnsf@{fifo\+\_\+trnsf}}
\paragraph[{areset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf areset\+\_\+n} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classfifo__trnsf_a8314c18b01ca27d82c96804df4a15c27}


Definition at line {\bf 26} of file {\bf fifo\+\_\+trnsf.\+vhd}.

\index{fifo\+\_\+trnsf@{fifo\+\_\+trnsf}!clk@{clk}}
\index{clk@{clk}!fifo\+\_\+trnsf@{fifo\+\_\+trnsf}}
\paragraph[{clk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classfifo__trnsf_a4a4609c199d30b3adebbeb3a01276ec5}


Definition at line {\bf 25} of file {\bf fifo\+\_\+trnsf.\+vhd}.

\index{fifo\+\_\+trnsf@{fifo\+\_\+trnsf}!fifo\+\_\+data@{fifo\+\_\+data}}
\index{fifo\+\_\+data@{fifo\+\_\+data}!fifo\+\_\+trnsf@{fifo\+\_\+trnsf}}
\paragraph[{fifo\+\_\+data}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fifo\+\_\+data} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf rdwidth}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classfifo__trnsf_a1317bd5a084fe917e4e8deb6a78f05aa}


Definition at line {\bf 33} of file {\bf fifo\+\_\+trnsf.\+vhd}.

\index{fifo\+\_\+trnsf@{fifo\+\_\+trnsf}!fifo\+\_\+q@{fifo\+\_\+q}}
\index{fifo\+\_\+q@{fifo\+\_\+q}!fifo\+\_\+trnsf@{fifo\+\_\+trnsf}}
\paragraph[{fifo\+\_\+q}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fifo\+\_\+q} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf rdwidth}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classfifo__trnsf_ad9cbd60b0fc2c25bf7010206bb700b96}


Definition at line {\bf 29} of file {\bf fifo\+\_\+trnsf.\+vhd}.

\index{fifo\+\_\+trnsf@{fifo\+\_\+trnsf}!fifo\+\_\+rdempty@{fifo\+\_\+rdempty}}
\index{fifo\+\_\+rdempty@{fifo\+\_\+rdempty}!fifo\+\_\+trnsf@{fifo\+\_\+trnsf}}
\paragraph[{fifo\+\_\+rdempty}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fifo\+\_\+rdempty} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classfifo__trnsf_a76cac3a261ac5629be8971f12b1a9513}


Definition at line {\bf 30} of file {\bf fifo\+\_\+trnsf.\+vhd}.

\index{fifo\+\_\+trnsf@{fifo\+\_\+trnsf}!fifo\+\_\+rdreq@{fifo\+\_\+rdreq}}
\index{fifo\+\_\+rdreq@{fifo\+\_\+rdreq}!fifo\+\_\+trnsf@{fifo\+\_\+trnsf}}
\paragraph[{fifo\+\_\+rdreq}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fifo\+\_\+rdreq} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classfifo__trnsf_a33022075aee14ff50fd52519b92ff28c}


Definition at line {\bf 28} of file {\bf fifo\+\_\+trnsf.\+vhd}.

\index{fifo\+\_\+trnsf@{fifo\+\_\+trnsf}!fifo\+\_\+wrfull@{fifo\+\_\+wrfull}}
\index{fifo\+\_\+wrfull@{fifo\+\_\+wrfull}!fifo\+\_\+trnsf@{fifo\+\_\+trnsf}}
\paragraph[{fifo\+\_\+wrfull}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fifo\+\_\+wrfull} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classfifo__trnsf_a59fbdb67737213369010063bac8d7540}


Definition at line {\bf 35} of file {\bf fifo\+\_\+trnsf.\+vhd}.

\index{fifo\+\_\+trnsf@{fifo\+\_\+trnsf}!fifo\+\_\+wrreq@{fifo\+\_\+wrreq}}
\index{fifo\+\_\+wrreq@{fifo\+\_\+wrreq}!fifo\+\_\+trnsf@{fifo\+\_\+trnsf}}
\paragraph[{fifo\+\_\+wrreq}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fifo\+\_\+wrreq} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classfifo__trnsf_a4643410c72f0390bde3d442228a1dfd2}


Definition at line {\bf 32} of file {\bf fifo\+\_\+trnsf.\+vhd}.

\index{fifo\+\_\+trnsf@{fifo\+\_\+trnsf}!ieee@{ieee}}
\index{ieee@{ieee}!fifo\+\_\+trnsf@{fifo\+\_\+trnsf}}
\paragraph[{ieee}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ieee}\hspace{0.3cm}{\ttfamily [Library]}}\label{classfifo__trnsf_a0a6af6eef40212dbaf130d57ce711256}


Definition at line {\bf 12} of file {\bf fifo\+\_\+trnsf.\+vhd}.

\index{fifo\+\_\+trnsf@{fifo\+\_\+trnsf}!numeric\+\_\+std@{numeric\+\_\+std}}
\index{numeric\+\_\+std@{numeric\+\_\+std}!fifo\+\_\+trnsf@{fifo\+\_\+trnsf}}
\paragraph[{numeric\+\_\+std}]{\setlength{\rightskip}{0pt plus 5cm}{\bf numeric\+\_\+std}\hspace{0.3cm}{\ttfamily [Package]}}\label{classfifo__trnsf_a2edc34402b573437d5f25fa90ba4013e}


Definition at line {\bf 14} of file {\bf fifo\+\_\+trnsf.\+vhd}.

\index{fifo\+\_\+trnsf@{fifo\+\_\+trnsf}!rdwidth@{rdwidth}}
\index{rdwidth@{rdwidth}!fifo\+\_\+trnsf@{fifo\+\_\+trnsf}}
\paragraph[{rdwidth}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rdwidth} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{64} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classfifo__trnsf_ac7f412ea9699dc928c7495c8e20cfe27}


Definition at line {\bf 22} of file {\bf fifo\+\_\+trnsf.\+vhd}.

\index{fifo\+\_\+trnsf@{fifo\+\_\+trnsf}!std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}}
\index{std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}!fifo\+\_\+trnsf@{fifo\+\_\+trnsf}}
\paragraph[{std\+\_\+logic\+\_\+1164}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+1164}\hspace{0.3cm}{\ttfamily [Package]}}\label{classfifo__trnsf_acd03516902501cd1c7296a98e22c6fcb}


Definition at line {\bf 13} of file {\bf fifo\+\_\+trnsf.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/fifo\+\_\+transfer/synth/{\bf fifo\+\_\+trnsf.\+vhd}\end{DoxyCompactItemize}
