{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "id": "81231086-5350-4a94-914b-8c7882347163",
   "metadata": {},
   "outputs": [],
   "source": [
    "import angr, claripy"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "id": "00c2aeda-e033-4c84-a6b4-ef3a4e477b11",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Untitled.ipynb\tchall  flag.enc\n"
     ]
    }
   ],
   "source": [
    "!ls ./"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "id": "048a455e-2a09-4e68-bf91-44c31077f39b",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "./chall: ELF 64-bit LSB pie executable, x86-64, version 1 (SYSV), dynamically linked, interpreter /lib64/ld-linux-x86-64.so.2, BuildID[sha1]=581371f680358611dc4e8d77b03858bd4c780174, for GNU/Linux 3.2.0, stripped\n"
     ]
    }
   ],
   "source": [
    "!file ./chall"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "id": "51400629-7321-4fc7-9fcb-03e2cc8c60a9",
   "metadata": {
    "scrolled": true
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "./chall:     file format elf64-x86-64\n",
      "\n",
      "\n",
      "Disassembly of section .init:\n",
      "\n",
      "0000000000001000 <.init>:\n",
      "    1000:\t48 83 ec 08          \tsub    $0x8,%rsp\n",
      "    1004:\t48 8b 05 dd 2f 00 00 \tmov    0x2fdd(%rip),%rax        # 3fe8 <__cxa_finalize@plt+0x2f08>\n",
      "    100b:\t48 85 c0             \ttest   %rax,%rax\n",
      "    100e:\t74 02                \tje     1012 <putchar@plt-0x1e>\n",
      "    1010:\tff d0                \tcall   *%rax\n",
      "    1012:\t48 83 c4 08          \tadd    $0x8,%rsp\n",
      "    1016:\tc3                   \tret\n",
      "\n",
      "Disassembly of section .plt:\n",
      "\n",
      "0000000000001020 <putchar@plt-0x10>:\n",
      "    1020:\tff 35 e2 2f 00 00    \tpush   0x2fe2(%rip)        # 4008 <__cxa_finalize@plt+0x2f28>\n",
      "    1026:\tff 25 e4 2f 00 00    \tjmp    *0x2fe4(%rip)        # 4010 <__cxa_finalize@plt+0x2f30>\n",
      "    102c:\t0f 1f 40 00          \tnopl   0x0(%rax)\n",
      "\n",
      "0000000000001030 <putchar@plt>:\n",
      "    1030:\tff 25 e2 2f 00 00    \tjmp    *0x2fe2(%rip)        # 4018 <__cxa_finalize@plt+0x2f38>\n",
      "    1036:\t68 00 00 00 00       \tpush   $0x0\n",
      "    103b:\te9 e0 ff ff ff       \tjmp    1020 <putchar@plt-0x10>\n",
      "\n",
      "0000000000001040 <puts@plt>:\n",
      "    1040:\tff 25 da 2f 00 00    \tjmp    *0x2fda(%rip)        # 4020 <__cxa_finalize@plt+0x2f40>\n",
      "    1046:\t68 01 00 00 00       \tpush   $0x1\n",
      "    104b:\te9 d0 ff ff ff       \tjmp    1020 <putchar@plt-0x10>\n",
      "\n",
      "0000000000001050 <fclose@plt>:\n",
      "    1050:\tff 25 d2 2f 00 00    \tjmp    *0x2fd2(%rip)        # 4028 <__cxa_finalize@plt+0x2f48>\n",
      "    1056:\t68 02 00 00 00       \tpush   $0x2\n",
      "    105b:\te9 c0 ff ff ff       \tjmp    1020 <putchar@plt-0x10>\n",
      "\n",
      "0000000000001060 <strlen@plt>:\n",
      "    1060:\tff 25 ca 2f 00 00    \tjmp    *0x2fca(%rip)        # 4030 <__cxa_finalize@plt+0x2f50>\n",
      "    1066:\t68 03 00 00 00       \tpush   $0x3\n",
      "    106b:\te9 b0 ff ff ff       \tjmp    1020 <putchar@plt-0x10>\n",
      "\n",
      "0000000000001070 <system@plt>:\n",
      "    1070:\tff 25 c2 2f 00 00    \tjmp    *0x2fc2(%rip)        # 4038 <__cxa_finalize@plt+0x2f58>\n",
      "    1076:\t68 04 00 00 00       \tpush   $0x4\n",
      "    107b:\te9 a0 ff ff ff       \tjmp    1020 <putchar@plt-0x10>\n",
      "\n",
      "0000000000001080 <printf@plt>:\n",
      "    1080:\tff 25 ba 2f 00 00    \tjmp    *0x2fba(%rip)        # 4040 <__cxa_finalize@plt+0x2f60>\n",
      "    1086:\t68 05 00 00 00       \tpush   $0x5\n",
      "    108b:\te9 90 ff ff ff       \tjmp    1020 <putchar@plt-0x10>\n",
      "\n",
      "0000000000001090 <fgetc@plt>:\n",
      "    1090:\tff 25 b2 2f 00 00    \tjmp    *0x2fb2(%rip)        # 4048 <__cxa_finalize@plt+0x2f68>\n",
      "    1096:\t68 06 00 00 00       \tpush   $0x6\n",
      "    109b:\te9 80 ff ff ff       \tjmp    1020 <putchar@plt-0x10>\n",
      "\n",
      "00000000000010a0 <fprintf@plt>:\n",
      "    10a0:\tff 25 aa 2f 00 00    \tjmp    *0x2faa(%rip)        # 4050 <__cxa_finalize@plt+0x2f70>\n",
      "    10a6:\t68 07 00 00 00       \tpush   $0x7\n",
      "    10ab:\te9 70 ff ff ff       \tjmp    1020 <putchar@plt-0x10>\n",
      "\n",
      "00000000000010b0 <fopen@plt>:\n",
      "    10b0:\tff 25 a2 2f 00 00    \tjmp    *0x2fa2(%rip)        # 4058 <__cxa_finalize@plt+0x2f78>\n",
      "    10b6:\t68 08 00 00 00       \tpush   $0x8\n",
      "    10bb:\te9 60 ff ff ff       \tjmp    1020 <putchar@plt-0x10>\n",
      "\n",
      "00000000000010c0 <__isoc99_scanf@plt>:\n",
      "    10c0:\tff 25 9a 2f 00 00    \tjmp    *0x2f9a(%rip)        # 4060 <__cxa_finalize@plt+0x2f80>\n",
      "    10c6:\t68 09 00 00 00       \tpush   $0x9\n",
      "    10cb:\te9 50 ff ff ff       \tjmp    1020 <putchar@plt-0x10>\n",
      "\n",
      "00000000000010d0 <exit@plt>:\n",
      "    10d0:\tff 25 92 2f 00 00    \tjmp    *0x2f92(%rip)        # 4068 <__cxa_finalize@plt+0x2f88>\n",
      "    10d6:\t68 0a 00 00 00       \tpush   $0xa\n",
      "    10db:\te9 40 ff ff ff       \tjmp    1020 <putchar@plt-0x10>\n",
      "\n",
      "Disassembly of section .plt.got:\n",
      "\n",
      "00000000000010e0 <__cxa_finalize@plt>:\n",
      "    10e0:\tff 25 12 2f 00 00    \tjmp    *0x2f12(%rip)        # 3ff8 <__cxa_finalize@plt+0x2f18>\n",
      "    10e6:\t66 90                \txchg   %ax,%ax\n",
      "\n",
      "Disassembly of section .text:\n",
      "\n",
      "00000000000010f0 <.text>:\n",
      "    10f0:\t31 ed                \txor    %ebp,%ebp\n",
      "    10f2:\t49 89 d1             \tmov    %rdx,%r9\n",
      "    10f5:\t5e                   \tpop    %rsi\n",
      "    10f6:\t48 89 e2             \tmov    %rsp,%rdx\n",
      "    10f9:\t48 83 e4 f0          \tand    $0xfffffffffffffff0,%rsp\n",
      "    10fd:\t50                   \tpush   %rax\n",
      "    10fe:\t54                   \tpush   %rsp\n",
      "    10ff:\t4c 8d 05 6a 06 00 00 \tlea    0x66a(%rip),%r8        # 1770 <__cxa_finalize@plt+0x690>\n",
      "    1106:\t48 8d 0d 03 06 00 00 \tlea    0x603(%rip),%rcx        # 1710 <__cxa_finalize@plt+0x630>\n",
      "    110d:\t48 8d 3d 2a 05 00 00 \tlea    0x52a(%rip),%rdi        # 163e <__cxa_finalize@plt+0x55e>\n",
      "    1114:\tff 15 c6 2e 00 00    \tcall   *0x2ec6(%rip)        # 3fe0 <__cxa_finalize@plt+0x2f00>\n",
      "    111a:\tf4                   \thlt\n",
      "    111b:\t0f 1f 44 00 00       \tnopl   0x0(%rax,%rax,1)\n",
      "    1120:\t48 8d 3d 59 2f 00 00 \tlea    0x2f59(%rip),%rdi        # 4080 <__cxa_finalize@plt+0x2fa0>\n",
      "    1127:\t48 8d 05 52 2f 00 00 \tlea    0x2f52(%rip),%rax        # 4080 <__cxa_finalize@plt+0x2fa0>\n",
      "    112e:\t48 39 f8             \tcmp    %rdi,%rax\n",
      "    1131:\t74 15                \tje     1148 <__cxa_finalize@plt+0x68>\n",
      "    1133:\t48 8b 05 9e 2e 00 00 \tmov    0x2e9e(%rip),%rax        # 3fd8 <__cxa_finalize@plt+0x2ef8>\n",
      "    113a:\t48 85 c0             \ttest   %rax,%rax\n",
      "    113d:\t74 09                \tje     1148 <__cxa_finalize@plt+0x68>\n",
      "    113f:\tff e0                \tjmp    *%rax\n",
      "    1141:\t0f 1f 80 00 00 00 00 \tnopl   0x0(%rax)\n",
      "    1148:\tc3                   \tret\n",
      "    1149:\t0f 1f 80 00 00 00 00 \tnopl   0x0(%rax)\n",
      "    1150:\t48 8d 3d 29 2f 00 00 \tlea    0x2f29(%rip),%rdi        # 4080 <__cxa_finalize@plt+0x2fa0>\n",
      "    1157:\t48 8d 35 22 2f 00 00 \tlea    0x2f22(%rip),%rsi        # 4080 <__cxa_finalize@plt+0x2fa0>\n",
      "    115e:\t48 29 fe             \tsub    %rdi,%rsi\n",
      "    1161:\t48 89 f0             \tmov    %rsi,%rax\n",
      "    1164:\t48 c1 ee 3f          \tshr    $0x3f,%rsi\n",
      "    1168:\t48 c1 f8 03          \tsar    $0x3,%rax\n",
      "    116c:\t48 01 c6             \tadd    %rax,%rsi\n",
      "    116f:\t48 d1 fe             \tsar    $1,%rsi\n",
      "    1172:\t74 14                \tje     1188 <__cxa_finalize@plt+0xa8>\n",
      "    1174:\t48 8b 05 75 2e 00 00 \tmov    0x2e75(%rip),%rax        # 3ff0 <__cxa_finalize@plt+0x2f10>\n",
      "    117b:\t48 85 c0             \ttest   %rax,%rax\n",
      "    117e:\t74 08                \tje     1188 <__cxa_finalize@plt+0xa8>\n",
      "    1180:\tff e0                \tjmp    *%rax\n",
      "    1182:\t66 0f 1f 44 00 00    \tnopw   0x0(%rax,%rax,1)\n",
      "    1188:\tc3                   \tret\n",
      "    1189:\t0f 1f 80 00 00 00 00 \tnopl   0x0(%rax)\n",
      "    1190:\tf3 0f 1e fa          \tendbr64\n",
      "    1194:\t80 3d e5 2e 00 00 00 \tcmpb   $0x0,0x2ee5(%rip)        # 4080 <__cxa_finalize@plt+0x2fa0>\n",
      "    119b:\t75 2b                \tjne    11c8 <__cxa_finalize@plt+0xe8>\n",
      "    119d:\t55                   \tpush   %rbp\n",
      "    119e:\t48 83 3d 52 2e 00 00 \tcmpq   $0x0,0x2e52(%rip)        # 3ff8 <__cxa_finalize@plt+0x2f18>\n",
      "    11a5:\t00 \n",
      "    11a6:\t48 89 e5             \tmov    %rsp,%rbp\n",
      "    11a9:\t74 0c                \tje     11b7 <__cxa_finalize@plt+0xd7>\n",
      "    11ab:\t48 8b 3d c6 2e 00 00 \tmov    0x2ec6(%rip),%rdi        # 4078 <__cxa_finalize@plt+0x2f98>\n",
      "    11b2:\te8 29 ff ff ff       \tcall   10e0 <__cxa_finalize@plt>\n",
      "    11b7:\te8 64 ff ff ff       \tcall   1120 <__cxa_finalize@plt+0x40>\n",
      "    11bc:\tc6 05 bd 2e 00 00 01 \tmovb   $0x1,0x2ebd(%rip)        # 4080 <__cxa_finalize@plt+0x2fa0>\n",
      "    11c3:\t5d                   \tpop    %rbp\n",
      "    11c4:\tc3                   \tret\n",
      "    11c5:\t0f 1f 00             \tnopl   (%rax)\n",
      "    11c8:\tc3                   \tret\n",
      "    11c9:\t0f 1f 80 00 00 00 00 \tnopl   0x0(%rax)\n",
      "    11d0:\tf3 0f 1e fa          \tendbr64\n",
      "    11d4:\te9 77 ff ff ff       \tjmp    1150 <__cxa_finalize@plt+0x70>\n",
      "    11d9:\t55                   \tpush   %rbp\n",
      "    11da:\t48 89 e5             \tmov    %rsp,%rbp\n",
      "    11dd:\t48 83 ec 70          \tsub    $0x70,%rsp\n",
      "    11e1:\t89 7d 9c             \tmov    %edi,-0x64(%rbp)\n",
      "    11e4:\t48 89 75 90          \tmov    %rsi,-0x70(%rbp)\n",
      "    11e8:\t48 8d 05 19 0e 00 00 \tlea    0xe19(%rip),%rax        # 2008 <__cxa_finalize@plt+0xf28>\n",
      "    11ef:\t48 89 c6             \tmov    %rax,%rsi\n",
      "    11f2:\t48 8d 05 11 0e 00 00 \tlea    0xe11(%rip),%rax        # 200a <__cxa_finalize@plt+0xf2a>\n",
      "    11f9:\t48 89 c7             \tmov    %rax,%rdi\n",
      "    11fc:\te8 af fe ff ff       \tcall   10b0 <fopen@plt>\n",
      "    1201:\t48 89 45 f0          \tmov    %rax,-0x10(%rbp)\n",
      "    1205:\tc7 45 fc 00 00 00 00 \tmovl   $0x0,-0x4(%rbp)\n",
      "    120c:\teb 2c                \tjmp    123a <__cxa_finalize@plt+0x15a>\n",
      "    120e:\t8b 45 9c             \tmov    -0x64(%rbp),%eax\n",
      "    1211:\t99                   \tcltd\n",
      "    1212:\tc1 ea 1f             \tshr    $0x1f,%edx\n",
      "    1215:\t01 d0                \tadd    %edx,%eax\n",
      "    1217:\t83 e0 01             \tand    $0x1,%eax\n",
      "    121a:\t29 d0                \tsub    %edx,%eax\n",
      "    121c:\t89 c2                \tmov    %eax,%edx\n",
      "    121e:\t8b 45 fc             \tmov    -0x4(%rbp),%eax\n",
      "    1221:\t48 98                \tcltq\n",
      "    1223:\t89 54 85 a0          \tmov    %edx,-0x60(%rbp,%rax,4)\n",
      "    1227:\t8b 45 9c             \tmov    -0x64(%rbp),%eax\n",
      "    122a:\t89 c2                \tmov    %eax,%edx\n",
      "    122c:\tc1 ea 1f             \tshr    $0x1f,%edx\n",
      "    122f:\t01 d0                \tadd    %edx,%eax\n",
      "    1231:\td1 f8                \tsar    $1,%eax\n",
      "    1233:\t89 45 9c             \tmov    %eax,-0x64(%rbp)\n",
      "    1236:\t83 45 fc 01          \taddl   $0x1,-0x4(%rbp)\n",
      "    123a:\t83 7d fc 07          \tcmpl   $0x7,-0x4(%rbp)\n",
      "    123e:\t7e ce                \tjle    120e <__cxa_finalize@plt+0x12e>\n",
      "    1240:\tc7 45 f8 07 00 00 00 \tmovl   $0x7,-0x8(%rbp)\n",
      "    1247:\teb 28                \tjmp    1271 <__cxa_finalize@plt+0x191>\n",
      "    1249:\t8b 45 f8             \tmov    -0x8(%rbp),%eax\n",
      "    124c:\t48 98                \tcltq\n",
      "    124e:\t8b 54 85 a0          \tmov    -0x60(%rbp,%rax,4),%edx\n",
      "    1252:\t48 8b 45 f0          \tmov    -0x10(%rbp),%rax\n",
      "    1256:\t48 8d 0d b6 0d 00 00 \tlea    0xdb6(%rip),%rcx        # 2013 <__cxa_finalize@plt+0xf33>\n",
      "    125d:\t48 89 ce             \tmov    %rcx,%rsi\n",
      "    1260:\t48 89 c7             \tmov    %rax,%rdi\n",
      "    1263:\tb8 00 00 00 00       \tmov    $0x0,%eax\n",
      "    1268:\te8 33 fe ff ff       \tcall   10a0 <fprintf@plt>\n",
      "    126d:\t83 6d f8 01          \tsubl   $0x1,-0x8(%rbp)\n",
      "    1271:\t83 7d f8 00          \tcmpl   $0x0,-0x8(%rbp)\n",
      "    1275:\t79 d2                \tjns    1249 <__cxa_finalize@plt+0x169>\n",
      "    1277:\t48 8b 45 f0          \tmov    -0x10(%rbp),%rax\n",
      "    127b:\t48 89 c7             \tmov    %rax,%rdi\n",
      "    127e:\te8 cd fd ff ff       \tcall   1050 <fclose@plt>\n",
      "    1283:\tb8 00 00 00 00       \tmov    $0x0,%eax\n",
      "    1288:\tc9                   \tleave\n",
      "    1289:\tc3                   \tret\n",
      "    128a:\t55                   \tpush   %rbp\n",
      "    128b:\t48 89 e5             \tmov    %rsp,%rbp\n",
      "    128e:\t90                   \tnop\n",
      "    128f:\t5d                   \tpop    %rbp\n",
      "    1290:\tc3                   \tret\n",
      "    1291:\t55                   \tpush   %rbp\n",
      "    1292:\t48 89 e5             \tmov    %rsp,%rbp\n",
      "    1295:\t90                   \tnop\n",
      "    1296:\t5d                   \tpop    %rbp\n",
      "    1297:\tc3                   \tret\n",
      "    1298:\t55                   \tpush   %rbp\n",
      "    1299:\t48 89 e5             \tmov    %rsp,%rbp\n",
      "    129c:\t90                   \tnop\n",
      "    129d:\t5d                   \tpop    %rbp\n",
      "    129e:\tc3                   \tret\n",
      "    129f:\t55                   \tpush   %rbp\n",
      "    12a0:\t48 89 e5             \tmov    %rsp,%rbp\n",
      "    12a3:\t90                   \tnop\n",
      "    12a4:\t5d                   \tpop    %rbp\n",
      "    12a5:\tc3                   \tret\n",
      "    12a6:\t55                   \tpush   %rbp\n",
      "    12a7:\t48 89 e5             \tmov    %rsp,%rbp\n",
      "    12aa:\t48 8d 05 65 0d 00 00 \tlea    0xd65(%rip),%rax        # 2016 <__cxa_finalize@plt+0xf36>\n",
      "    12b1:\t48 89 c7             \tmov    %rax,%rdi\n",
      "    12b4:\tb8 00 00 00 00       \tmov    $0x0,%eax\n",
      "    12b9:\te8 c2 fd ff ff       \tcall   1080 <printf@plt>\n",
      "    12be:\t90                   \tnop\n",
      "    12bf:\t5d                   \tpop    %rbp\n",
      "    12c0:\tc3                   \tret\n",
      "    12c1:\t55                   \tpush   %rbp\n",
      "    12c2:\t48 89 e5             \tmov    %rsp,%rbp\n",
      "    12c5:\t48 8d 05 62 0d 00 00 \tlea    0xd62(%rip),%rax        # 202e <__cxa_finalize@plt+0xf4e>\n",
      "    12cc:\t88 45 ff             \tmov    %al,-0x1(%rbp)\n",
      "    12cf:\t90                   \tnop\n",
      "    12d0:\t5d                   \tpop    %rbp\n",
      "    12d1:\tc3                   \tret\n",
      "    12d2:\t55                   \tpush   %rbp\n",
      "    12d3:\t48 89 e5             \tmov    %rsp,%rbp\n",
      "    12d6:\t90                   \tnop\n",
      "    12d7:\t5d                   \tpop    %rbp\n",
      "    12d8:\tc3                   \tret\n",
      "    12d9:\t55                   \tpush   %rbp\n",
      "    12da:\t48 89 e5             \tmov    %rsp,%rbp\n",
      "    12dd:\tc7 45 fc 00 00 00 00 \tmovl   $0x0,-0x4(%rbp)\n",
      "    12e4:\t90                   \tnop\n",
      "    12e5:\t5d                   \tpop    %rbp\n",
      "    12e6:\tc3                   \tret\n",
      "    12e7:\t55                   \tpush   %rbp\n",
      "    12e8:\t48 89 e5             \tmov    %rsp,%rbp\n",
      "    12eb:\tc7 45 fc 00 00 00 00 \tmovl   $0x0,-0x4(%rbp)\n",
      "    12f2:\teb 04                \tjmp    12f8 <__cxa_finalize@plt+0x218>\n",
      "    12f4:\t83 45 fc 01          \taddl   $0x1,-0x4(%rbp)\n",
      "    12f8:\t83 7d fc 05          \tcmpl   $0x5,-0x4(%rbp)\n",
      "    12fc:\t7e f6                \tjle    12f4 <__cxa_finalize@plt+0x214>\n",
      "    12fe:\t90                   \tnop\n",
      "    12ff:\t5d                   \tpop    %rbp\n",
      "    1300:\tc3                   \tret\n",
      "    1301:\t55                   \tpush   %rbp\n",
      "    1302:\t48 89 e5             \tmov    %rsp,%rbp\n",
      "    1305:\t90                   \tnop\n",
      "    1306:\t5d                   \tpop    %rbp\n",
      "    1307:\tc3                   \tret\n",
      "    1308:\t55                   \tpush   %rbp\n",
      "    1309:\t48 89 e5             \tmov    %rsp,%rbp\n",
      "    130c:\t90                   \tnop\n",
      "    130d:\t5d                   \tpop    %rbp\n",
      "    130e:\tc3                   \tret\n",
      "    130f:\t55                   \tpush   %rbp\n",
      "    1310:\t48 89 e5             \tmov    %rsp,%rbp\n",
      "    1313:\t90                   \tnop\n",
      "    1314:\t5d                   \tpop    %rbp\n",
      "    1315:\tc3                   \tret\n",
      "    1316:\t55                   \tpush   %rbp\n",
      "    1317:\t48 89 e5             \tmov    %rsp,%rbp\n",
      "    131a:\t90                   \tnop\n",
      "    131b:\t5d                   \tpop    %rbp\n",
      "    131c:\tc3                   \tret\n",
      "    131d:\t55                   \tpush   %rbp\n",
      "    131e:\t48 89 e5             \tmov    %rsp,%rbp\n",
      "    1321:\t53                   \tpush   %rbx\n",
      "    1322:\t48 81 ec 68 08 00 00 \tsub    $0x868,%rsp\n",
      "    1329:\t48 89 bd 98 f7 ff ff \tmov    %rdi,-0x868(%rbp)\n",
      "    1330:\tc7 45 ec 00 00 00 00 \tmovl   $0x0,-0x14(%rbp)\n",
      "    1337:\teb 43                \tjmp    137c <__cxa_finalize@plt+0x29c>\n",
      "    1339:\t8b 45 ec             \tmov    -0x14(%rbp),%eax\n",
      "    133c:\t48 63 d0             \tmovslq %eax,%rdx\n",
      "    133f:\t48 8b 85 98 f7 ff ff \tmov    -0x868(%rbp),%rax\n",
      "    1346:\t48 01 d0             \tadd    %rdx,%rax\n",
      "    1349:\t0f b6 00             \tmovzbl (%rax),%eax\n",
      "    134c:\t0f be d0             \tmovsbl %al,%edx\n",
      "    134f:\t8b 45 ec             \tmov    -0x14(%rbp),%eax\n",
      "    1352:\t48 98                \tcltq\n",
      "    1354:\t89 94 85 70 ff ff ff \tmov    %edx,-0x90(%rbp,%rax,4)\n",
      "    135b:\t8b 45 ec             \tmov    -0x14(%rbp),%eax\n",
      "    135e:\t48 98                \tcltq\n",
      "    1360:\t8b 84 85 70 ff ff ff \tmov    -0x90(%rbp,%rax,4),%eax\n",
      "    1367:\t48 8d 95 a0 f7 ff ff \tlea    -0x860(%rbp),%rdx\n",
      "    136e:\t48 89 d6             \tmov    %rdx,%rsi\n",
      "    1371:\t89 c7                \tmov    %eax,%edi\n",
      "    1373:\te8 61 fe ff ff       \tcall   11d9 <__cxa_finalize@plt+0xf9>\n",
      "    1378:\t83 45 ec 01          \taddl   $0x1,-0x14(%rbp)\n",
      "    137c:\t8b 45 ec             \tmov    -0x14(%rbp),%eax\n",
      "    137f:\t48 63 d8             \tmovslq %eax,%rbx\n",
      "    1382:\t48 8b 85 98 f7 ff ff \tmov    -0x868(%rbp),%rax\n",
      "    1389:\t48 89 c7             \tmov    %rax,%rdi\n",
      "    138c:\te8 cf fc ff ff       \tcall   1060 <strlen@plt>\n",
      "    1391:\t48 39 c3             \tcmp    %rax,%rbx\n",
      "    1394:\t72 a3                \tjb     1339 <__cxa_finalize@plt+0x259>\n",
      "    1396:\tb8 00 00 00 00       \tmov    $0x0,%eax\n",
      "    139b:\te8 ff fe ff ff       \tcall   129f <__cxa_finalize@plt+0x1bf>\n",
      "    13a0:\tb8 00 00 00 00       \tmov    $0x0,%eax\n",
      "    13a5:\t48 8b 5d f8          \tmov    -0x8(%rbp),%rbx\n",
      "    13a9:\tc9                   \tleave\n",
      "    13aa:\tc3                   \tret\n",
      "    13ab:\t55                   \tpush   %rbp\n",
      "    13ac:\t48 89 e5             \tmov    %rsp,%rbp\n",
      "    13af:\t48 83 ec 18          \tsub    $0x18,%rsp\n",
      "    13b3:\t89 7d ec             \tmov    %edi,-0x14(%rbp)\n",
      "    13b6:\tc7 45 f8 02 00 00 00 \tmovl   $0x2,-0x8(%rbp)\n",
      "    13bd:\tc7 45 fc 01 00 00 00 \tmovl   $0x1,-0x4(%rbp)\n",
      "    13c4:\teb 0e                \tjmp    13d4 <__cxa_finalize@plt+0x2f4>\n",
      "    13c6:\t8b 45 fc             \tmov    -0x4(%rbp),%eax\n",
      "    13c9:\t0f af 45 f8          \timul   -0x8(%rbp),%eax\n",
      "    13cd:\t89 45 fc             \tmov    %eax,-0x4(%rbp)\n",
      "    13d0:\t83 6d ec 01          \tsubl   $0x1,-0x14(%rbp)\n",
      "    13d4:\t83 7d ec 00          \tcmpl   $0x0,-0x14(%rbp)\n",
      "    13d8:\t75 ec                \tjne    13c6 <__cxa_finalize@plt+0x2e6>\n",
      "    13da:\tb8 00 00 00 00       \tmov    $0x0,%eax\n",
      "    13df:\te8 bb fe ff ff       \tcall   129f <__cxa_finalize@plt+0x1bf>\n",
      "    13e4:\t8b 45 fc             \tmov    -0x4(%rbp),%eax\n",
      "    13e7:\tc9                   \tleave\n",
      "    13e8:\tc3                   \tret\n",
      "    13e9:\t55                   \tpush   %rbp\n",
      "    13ea:\t48 89 e5             \tmov    %rsp,%rbp\n",
      "    13ed:\t48 81 ec a0 01 00 00 \tsub    $0x1a0,%rsp\n",
      "    13f4:\t89 bd 6c fe ff ff    \tmov    %edi,-0x194(%rbp)\n",
      "    13fa:\t48 b8 52 53 54 55 56 \tmovabs $0x5958575655545352,%rax\n",
      "    1401:\t57 58 59 \n",
      "    1404:\t48 ba 5a 30 31 32 33 \tmovabs $0x363534333231305a,%rdx\n",
      "    140b:\t34 35 36 \n",
      "    140e:\t48 89 85 70 fe ff ff \tmov    %rax,-0x190(%rbp)\n",
      "    1415:\t48 89 95 78 fe ff ff \tmov    %rdx,-0x188(%rbp)\n",
      "    141c:\t48 b8 37 38 39 41 42 \tmovabs $0x4544434241393837,%rax\n",
      "    1423:\t43 44 45 \n",
      "    1426:\t48 ba 46 47 48 49 4a \tmovabs $0x4d4c4b4a49484746,%rdx\n",
      "    142d:\t4b 4c 4d \n",
      "    1430:\t48 89 85 80 fe ff ff \tmov    %rax,-0x180(%rbp)\n",
      "    1437:\t48 89 95 88 fe ff ff \tmov    %rdx,-0x178(%rbp)\n",
      "    143e:\t48 b8 4e 4f 50 51 61 \tmovabs $0x6463626151504f4e,%rax\n",
      "    1445:\t62 63 64 \n",
      "    1448:\t48 ba 65 66 67 68 69 \tmovabs $0x6c6b6a6968676665,%rdx\n",
      "    144f:\t6a 6b 6c \n",
      "    1452:\t48 89 85 90 fe ff ff \tmov    %rax,-0x170(%rbp)\n",
      "    1459:\t48 89 95 98 fe ff ff \tmov    %rdx,-0x168(%rbp)\n",
      "    1460:\t48 b8 6d 6e 6f 70 71 \tmovabs $0x74737271706f6e6d,%rax\n",
      "    1467:\t72 73 74 \n",
      "    146a:\t48 ba 75 76 77 78 79 \tmovabs $0x7a7978777675,%rdx\n",
      "    1471:\t7a 00 00 \n",
      "    1474:\t48 89 85 a0 fe ff ff \tmov    %rax,-0x160(%rbp)\n",
      "    147b:\t48 89 95 a8 fe ff ff \tmov    %rdx,-0x158(%rbp)\n",
      "    1482:\t48 8d 95 b0 fe ff ff \tlea    -0x150(%rbp),%rdx\n",
      "    1489:\tb8 00 00 00 00       \tmov    $0x0,%eax\n",
      "    148e:\tb9 2a 00 00 00       \tmov    $0x2a,%ecx\n",
      "    1493:\t48 89 d7             \tmov    %rdx,%rdi\n",
      "    1496:\tf3 48 ab             \trep stos %rax,%es:(%rdi)\n",
      "    1499:\t8b 85 6c fe ff ff    \tmov    -0x194(%rbp),%eax\n",
      "    149f:\t48 98                \tcltq\n",
      "    14a1:\t0f b6 84 05 70 fe ff \tmovzbl -0x190(%rbp,%rax,1),%eax\n",
      "    14a8:\tff \n",
      "    14a9:\t0f be c0             \tmovsbl %al,%eax\n",
      "    14ac:\t89 c7                \tmov    %eax,%edi\n",
      "    14ae:\te8 7d fb ff ff       \tcall   1030 <putchar@plt>\n",
      "    14b3:\tb8 00 00 00 00       \tmov    $0x0,%eax\n",
      "    14b8:\tc9                   \tleave\n",
      "    14b9:\tc3                   \tret\n",
      "    14ba:\t55                   \tpush   %rbp\n",
      "    14bb:\t48 89 e5             \tmov    %rsp,%rbp\n",
      "    14be:\t48 81 ec 60 06 00 00 \tsub    $0x660,%rsp\n",
      "    14c5:\t48 8d 05 7e 0b 00 00 \tlea    0xb7e(%rip),%rax        # 204a <__cxa_finalize@plt+0xf6a>\n",
      "    14cc:\t48 89 c6             \tmov    %rax,%rsi\n",
      "    14cf:\t48 8d 05 34 0b 00 00 \tlea    0xb34(%rip),%rax        # 200a <__cxa_finalize@plt+0xf2a>\n",
      "    14d6:\t48 89 c7             \tmov    %rax,%rdi\n",
      "    14d9:\te8 d2 fb ff ff       \tcall   10b0 <fopen@plt>\n",
      "    14de:\t48 89 45 e8          \tmov    %rax,-0x18(%rbp)\n",
      "    14e2:\tb8 00 00 00 00       \tmov    $0x0,%eax\n",
      "    14e7:\te8 a5 fd ff ff       \tcall   1291 <__cxa_finalize@plt+0x1b1>\n",
      "    14ec:\tc7 45 fc 01 00 00 00 \tmovl   $0x1,-0x4(%rbp)\n",
      "    14f3:\te9 c8 00 00 00       \tjmp    15c0 <__cxa_finalize@plt+0x4e0>\n",
      "    14f8:\t48 8b 45 e8          \tmov    -0x18(%rbp),%rax\n",
      "    14fc:\t48 89 c7             \tmov    %rax,%rdi\n",
      "    14ff:\te8 8c fb ff ff       \tcall   1090 <fgetc@plt>\n",
      "    1504:\t88 45 e7             \tmov    %al,-0x19(%rbp)\n",
      "    1507:\t80 7d e7 30          \tcmpb   $0x30,-0x19(%rbp)\n",
      "    150b:\t75 15                \tjne    1522 <__cxa_finalize@plt+0x442>\n",
      "    150d:\t8b 45 fc             \tmov    -0x4(%rbp),%eax\n",
      "    1510:\t83 e8 01             \tsub    $0x1,%eax\n",
      "    1513:\t48 98                \tcltq\n",
      "    1515:\tc7 84 85 a0 f9 ff ff \tmovl   $0x0,-0x660(%rbp,%rax,4)\n",
      "    151c:\t00 00 00 00 \n",
      "    1520:\teb 19                \tjmp    153b <__cxa_finalize@plt+0x45b>\n",
      "    1522:\t80 7d e7 31          \tcmpb   $0x31,-0x19(%rbp)\n",
      "    1526:\t75 13                \tjne    153b <__cxa_finalize@plt+0x45b>\n",
      "    1528:\t8b 45 fc             \tmov    -0x4(%rbp),%eax\n",
      "    152b:\t83 e8 01             \tsub    $0x1,%eax\n",
      "    152e:\t48 98                \tcltq\n",
      "    1530:\tc7 84 85 a0 f9 ff ff \tmovl   $0x1,-0x660(%rbp,%rax,4)\n",
      "    1537:\t01 00 00 00 \n",
      "    153b:\t83 7d fc 00          \tcmpl   $0x0,-0x4(%rbp)\n",
      "    153f:\t74 7b                \tje     15bc <__cxa_finalize@plt+0x4dc>\n",
      "    1541:\t8b 4d fc             \tmov    -0x4(%rbp),%ecx\n",
      "    1544:\t48 63 c1             \tmovslq %ecx,%rax\n",
      "    1547:\t48 69 c0 ab aa aa 2a \timul   $0x2aaaaaab,%rax,%rax\n",
      "    154e:\t48 c1 e8 20          \tshr    $0x20,%rax\n",
      "    1552:\t89 ce                \tmov    %ecx,%esi\n",
      "    1554:\tc1 fe 1f             \tsar    $0x1f,%esi\n",
      "    1557:\t89 c2                \tmov    %eax,%edx\n",
      "    1559:\t29 f2                \tsub    %esi,%edx\n",
      "    155b:\t89 d0                \tmov    %edx,%eax\n",
      "    155d:\t01 c0                \tadd    %eax,%eax\n",
      "    155f:\t01 d0                \tadd    %edx,%eax\n",
      "    1561:\t01 c0                \tadd    %eax,%eax\n",
      "    1563:\t29 c1                \tsub    %eax,%ecx\n",
      "    1565:\t89 ca                \tmov    %ecx,%edx\n",
      "    1567:\t85 d2                \ttest   %edx,%edx\n",
      "    1569:\t75 51                \tjne    15bc <__cxa_finalize@plt+0x4dc>\n",
      "    156b:\t8b 45 fc             \tmov    -0x4(%rbp),%eax\n",
      "    156e:\t83 e8 01             \tsub    $0x1,%eax\n",
      "    1571:\t89 45 f8             \tmov    %eax,-0x8(%rbp)\n",
      "    1574:\tc7 45 f4 00 00 00 00 \tmovl   $0x0,-0xc(%rbp)\n",
      "    157b:\tc7 45 f0 00 00 00 00 \tmovl   $0x0,-0x10(%rbp)\n",
      "    1582:\teb 28                \tjmp    15ac <__cxa_finalize@plt+0x4cc>\n",
      "    1584:\t8b 45 f0             \tmov    -0x10(%rbp),%eax\n",
      "    1587:\t89 c7                \tmov    %eax,%edi\n",
      "    1589:\te8 1d fe ff ff       \tcall   13ab <__cxa_finalize@plt+0x2cb>\n",
      "    158e:\t89 45 e0             \tmov    %eax,-0x20(%rbp)\n",
      "    1591:\t8b 45 f8             \tmov    -0x8(%rbp),%eax\n",
      "    1594:\t48 98                \tcltq\n",
      "    1596:\t8b 84 85 a0 f9 ff ff \tmov    -0x660(%rbp,%rax,4),%eax\n",
      "    159d:\t0f af 45 e0          \timul   -0x20(%rbp),%eax\n",
      "    15a1:\t01 45 f4             \tadd    %eax,-0xc(%rbp)\n",
      "    15a4:\t83 6d f8 01          \tsubl   $0x1,-0x8(%rbp)\n",
      "    15a8:\t83 45 f0 01          \taddl   $0x1,-0x10(%rbp)\n",
      "    15ac:\t83 7d f0 05          \tcmpl   $0x5,-0x10(%rbp)\n",
      "    15b0:\t7e d2                \tjle    1584 <__cxa_finalize@plt+0x4a4>\n",
      "    15b2:\t8b 45 f4             \tmov    -0xc(%rbp),%eax\n",
      "    15b5:\t89 c7                \tmov    %eax,%edi\n",
      "    15b7:\te8 2d fe ff ff       \tcall   13e9 <__cxa_finalize@plt+0x309>\n",
      "    15bc:\t83 45 fc 01          \taddl   $0x1,-0x4(%rbp)\n",
      "    15c0:\t81 7d fc d8 00 00 00 \tcmpl   $0xd8,-0x4(%rbp)\n",
      "    15c7:\t0f 8e 2b ff ff ff    \tjle    14f8 <__cxa_finalize@plt+0x418>\n",
      "    15cd:\t48 8b 45 e8          \tmov    -0x18(%rbp),%rax\n",
      "    15d1:\t48 89 c7             \tmov    %rax,%rdi\n",
      "    15d4:\te8 77 fa ff ff       \tcall   1050 <fclose@plt>\n",
      "    15d9:\t90                   \tnop\n",
      "    15da:\tc9                   \tleave\n",
      "    15db:\tc3                   \tret\n",
      "    15dc:\t55                   \tpush   %rbp\n",
      "    15dd:\t48 89 e5             \tmov    %rsp,%rbp\n",
      "    15e0:\t48 83 ec 20          \tsub    $0x20,%rsp\n",
      "    15e4:\t48 89 7d e8          \tmov    %rdi,-0x18(%rbp)\n",
      "    15e8:\t48 8b 45 e8          \tmov    -0x18(%rbp),%rax\n",
      "    15ec:\t48 89 c7             \tmov    %rax,%rdi\n",
      "    15ef:\te8 6c fa ff ff       \tcall   1060 <strlen@plt>\n",
      "    15f4:\t89 45 fc             \tmov    %eax,-0x4(%rbp)\n",
      "    15f7:\t83 7d fc 1b          \tcmpl   $0x1b,-0x4(%rbp)\n",
      "    15fb:\t74 28                \tje     1625 <__cxa_finalize@plt+0x545>\n",
      "    15fd:\t48 8d 05 4c 0a 00 00 \tlea    0xa4c(%rip),%rax        # 2050 <__cxa_finalize@plt+0xf70>\n",
      "    1604:\t48 89 c7             \tmov    %rax,%rdi\n",
      "    1607:\te8 34 fa ff ff       \tcall   1040 <puts@plt>\n",
      "    160c:\t48 8d 05 6c 0a 00 00 \tlea    0xa6c(%rip),%rax        # 207f <__cxa_finalize@plt+0xf9f>\n",
      "    1613:\t48 89 c7             \tmov    %rax,%rdi\n",
      "    1616:\te8 25 fa ff ff       \tcall   1040 <puts@plt>\n",
      "    161b:\tbf 01 00 00 00       \tmov    $0x1,%edi\n",
      "    1620:\te8 ab fa ff ff       \tcall   10d0 <exit@plt>\n",
      "    1625:\t90                   \tnop\n",
      "    1626:\tc9                   \tleave\n",
      "    1627:\tc3                   \tret\n",
      "    1628:\t55                   \tpush   %rbp\n",
      "    1629:\t48 89 e5             \tmov    %rsp,%rbp\n",
      "    162c:\t48 8d 05 65 0a 00 00 \tlea    0xa65(%rip),%rax        # 2098 <__cxa_finalize@plt+0xfb8>\n",
      "    1633:\t48 89 c7             \tmov    %rax,%rdi\n",
      "    1636:\te8 05 fa ff ff       \tcall   1040 <puts@plt>\n",
      "    163b:\t90                   \tnop\n",
      "    163c:\t5d                   \tpop    %rbp\n",
      "    163d:\tc3                   \tret\n",
      "    163e:\t55                   \tpush   %rbp\n",
      "    163f:\t48 89 e5             \tmov    %rsp,%rbp\n",
      "    1642:\t48 83 ec 30          \tsub    $0x30,%rsp\n",
      "    1646:\tb8 00 00 00 00       \tmov    $0x0,%eax\n",
      "    164b:\te8 d8 ff ff ff       \tcall   1628 <__cxa_finalize@plt+0x548>\n",
      "    1650:\tc7 45 fc 00 00 00 00 \tmovl   $0x0,-0x4(%rbp)\n",
      "    1657:\t48 8d 05 92 0c 00 00 \tlea    0xc92(%rip),%rax        # 22f0 <__cxa_finalize@plt+0x1210>\n",
      "    165e:\t48 89 c7             \tmov    %rax,%rdi\n",
      "    1661:\tb8 00 00 00 00       \tmov    $0x0,%eax\n",
      "    1666:\te8 15 fa ff ff       \tcall   1080 <printf@plt>\n",
      "    166b:\t48 8d 45 d0          \tlea    -0x30(%rbp),%rax\n",
      "    166f:\t48 89 c6             \tmov    %rax,%rsi\n",
      "    1672:\t48 8d 05 96 0c 00 00 \tlea    0xc96(%rip),%rax        # 230f <__cxa_finalize@plt+0x122f>\n",
      "    1679:\t48 89 c7             \tmov    %rax,%rdi\n",
      "    167c:\tb8 00 00 00 00       \tmov    $0x0,%eax\n",
      "    1681:\te8 3a fa ff ff       \tcall   10c0 <__isoc99_scanf@plt>\n",
      "    1686:\t48 8d 05 85 0c 00 00 \tlea    0xc85(%rip),%rax        # 2312 <__cxa_finalize@plt+0x1232>\n",
      "    168d:\t48 89 c6             \tmov    %rax,%rsi\n",
      "    1690:\t48 8d 05 73 09 00 00 \tlea    0x973(%rip),%rax        # 200a <__cxa_finalize@plt+0xf2a>\n",
      "    1697:\t48 89 c7             \tmov    %rax,%rdi\n",
      "    169a:\te8 11 fa ff ff       \tcall   10b0 <fopen@plt>\n",
      "    169f:\t48 89 45 f0          \tmov    %rax,-0x10(%rbp)\n",
      "    16a3:\t48 83 7d f0 00       \tcmpq   $0x0,-0x10(%rbp)\n",
      "    16a8:\t74 0f                \tje     16b9 <__cxa_finalize@plt+0x5d9>\n",
      "    16aa:\t48 8d 05 63 0c 00 00 \tlea    0xc63(%rip),%rax        # 2314 <__cxa_finalize@plt+0x1234>\n",
      "    16b1:\t48 89 c7             \tmov    %rax,%rdi\n",
      "    16b4:\te8 b7 f9 ff ff       \tcall   1070 <system@plt>\n",
      "    16b9:\tbf 0a 00 00 00       \tmov    $0xa,%edi\n",
      "    16be:\te8 6d f9 ff ff       \tcall   1030 <putchar@plt>\n",
      "    16c3:\t48 8d 45 d0          \tlea    -0x30(%rbp),%rax\n",
      "    16c7:\t48 89 c7             \tmov    %rax,%rdi\n",
      "    16ca:\te8 0d ff ff ff       \tcall   15dc <__cxa_finalize@plt+0x4fc>\n",
      "    16cf:\tb8 00 00 00 00       \tmov    $0x0,%eax\n",
      "    16d4:\te8 b1 fb ff ff       \tcall   128a <__cxa_finalize@plt+0x1aa>\n",
      "    16d9:\t48 8d 45 d0          \tlea    -0x30(%rbp),%rax\n",
      "    16dd:\t48 89 c7             \tmov    %rax,%rdi\n",
      "    16e0:\te8 38 fc ff ff       \tcall   131d <__cxa_finalize@plt+0x23d>\n",
      "    16e5:\tb8 00 00 00 00       \tmov    $0x0,%eax\n",
      "    16ea:\te8 cb fd ff ff       \tcall   14ba <__cxa_finalize@plt+0x3da>\n",
      "    16ef:\t48 8d 05 1e 0c 00 00 \tlea    0xc1e(%rip),%rax        # 2314 <__cxa_finalize@plt+0x1234>\n",
      "    16f6:\t48 89 c7             \tmov    %rax,%rdi\n",
      "    16f9:\te8 72 f9 ff ff       \tcall   1070 <system@plt>\n",
      "    16fe:\tbf 0a 00 00 00       \tmov    $0xa,%edi\n",
      "    1703:\te8 28 f9 ff ff       \tcall   1030 <putchar@plt>\n",
      "    1708:\tb8 00 00 00 00       \tmov    $0x0,%eax\n",
      "    170d:\tc9                   \tleave\n",
      "    170e:\tc3                   \tret\n",
      "    170f:\t90                   \tnop\n",
      "    1710:\t41 57                \tpush   %r15\n",
      "    1712:\t4c 8d 3d cf 26 00 00 \tlea    0x26cf(%rip),%r15        # 3de8 <__cxa_finalize@plt+0x2d08>\n",
      "    1719:\t41 56                \tpush   %r14\n",
      "    171b:\t49 89 d6             \tmov    %rdx,%r14\n",
      "    171e:\t41 55                \tpush   %r13\n",
      "    1720:\t49 89 f5             \tmov    %rsi,%r13\n",
      "    1723:\t41 54                \tpush   %r12\n",
      "    1725:\t41 89 fc             \tmov    %edi,%r12d\n",
      "    1728:\t55                   \tpush   %rbp\n",
      "    1729:\t48 8d 2d c0 26 00 00 \tlea    0x26c0(%rip),%rbp        # 3df0 <__cxa_finalize@plt+0x2d10>\n",
      "    1730:\t53                   \tpush   %rbx\n",
      "    1731:\t4c 29 fd             \tsub    %r15,%rbp\n",
      "    1734:\t48 83 ec 08          \tsub    $0x8,%rsp\n",
      "    1738:\te8 c3 f8 ff ff       \tcall   1000 <putchar@plt-0x30>\n",
      "    173d:\t48 c1 fd 03          \tsar    $0x3,%rbp\n",
      "    1741:\t74 1b                \tje     175e <__cxa_finalize@plt+0x67e>\n",
      "    1743:\t31 db                \txor    %ebx,%ebx\n",
      "    1745:\t0f 1f 00             \tnopl   (%rax)\n",
      "    1748:\t4c 89 f2             \tmov    %r14,%rdx\n",
      "    174b:\t4c 89 ee             \tmov    %r13,%rsi\n",
      "    174e:\t44 89 e7             \tmov    %r12d,%edi\n",
      "    1751:\t41 ff 14 df          \tcall   *(%r15,%rbx,8)\n",
      "    1755:\t48 83 c3 01          \tadd    $0x1,%rbx\n",
      "    1759:\t48 39 dd             \tcmp    %rbx,%rbp\n",
      "    175c:\t75 ea                \tjne    1748 <__cxa_finalize@plt+0x668>\n",
      "    175e:\t48 83 c4 08          \tadd    $0x8,%rsp\n",
      "    1762:\t5b                   \tpop    %rbx\n",
      "    1763:\t5d                   \tpop    %rbp\n",
      "    1764:\t41 5c                \tpop    %r12\n",
      "    1766:\t41 5d                \tpop    %r13\n",
      "    1768:\t41 5e                \tpop    %r14\n",
      "    176a:\t41 5f                \tpop    %r15\n",
      "    176c:\tc3                   \tret\n",
      "    176d:\t0f 1f 00             \tnopl   (%rax)\n",
      "    1770:\tc3                   \tret\n",
      "\n",
      "Disassembly of section .fini:\n",
      "\n",
      "0000000000001774 <.fini>:\n",
      "    1774:\t48 83 ec 08          \tsub    $0x8,%rsp\n",
      "    1778:\t48 83 c4 08          \tadd    $0x8,%rsp\n",
      "    177c:\tc3                   \tret\n"
     ]
    }
   ],
   "source": [
    "!objdump -d ./chall"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 57,
   "id": "3bd2f63f-3017-4110-8338-c46406f4a43d",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "Dynamic section at offset 0x2df8 contains 26 entries:\n",
      "  Tag        Type                         Name/Value\n",
      " 0x0000000000000001 (NEEDED)             Shared library: [libc.so.6]\n",
      " 0x000000000000000c (INIT)               0x1000\n",
      " 0x000000000000000d (FINI)               0x1774\n",
      " 0x0000000000000019 (INIT_ARRAY)         0x3de8\n",
      " 0x000000000000001b (INIT_ARRAYSZ)       8 (bytes)\n",
      " 0x000000000000001a (FINI_ARRAY)         0x3df0\n",
      " 0x000000000000001c (FINI_ARRAYSZ)       8 (bytes)\n",
      " 0x000000006ffffef5 (GNU_HASH)           0x3a0\n",
      " 0x0000000000000005 (STRTAB)             0x560\n",
      " 0x0000000000000006 (SYMTAB)             0x3c8\n",
      " 0x000000000000000a (STRSZ)              209 (bytes)\n",
      " 0x000000000000000b (SYMENT)             24 (bytes)\n",
      " 0x0000000000000015 (DEBUG)              0x0\n",
      " 0x0000000000000003 (PLTGOT)             0x4000\n",
      " 0x0000000000000002 (PLTRELSZ)           264 (bytes)\n",
      " 0x0000000000000014 (PLTREL)             RELA\n",
      " 0x0000000000000017 (JMPREL)             0x748\n",
      " 0x0000000000000007 (RELA)               0x688\n",
      " 0x0000000000000008 (RELASZ)             192 (bytes)\n",
      " 0x0000000000000009 (RELAENT)            24 (bytes)\n",
      " 0x000000006ffffffb (FLAGS_1)            Flags: PIE\n",
      " 0x000000006ffffffe (VERNEED)            0x658\n",
      " 0x000000006fffffff (VERNEEDNUM)         1\n",
      " 0x000000006ffffff0 (VERSYM)             0x632\n",
      " 0x000000006ffffff9 (RELACOUNT)          3\n",
      " 0x0000000000000000 (NULL)               0x0\n"
     ]
    }
   ],
   "source": [
    "!readelf -d ./chall"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 58,
   "id": "e8900160-e0f1-4f8e-843e-2ce5a6b5bfbe",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "chall:     file format elf64-x86-64\n",
      "\n",
      "SYMBOL TABLE:\n",
      "no symbols\n",
      "\n",
      "\n"
     ]
    }
   ],
   "source": [
    "!objdump -t chall"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 140,
   "id": "968f3356-253a-45f0-a05a-e1eab3b990e8",
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "INFO     | 2024-06-12 21:10:56,260 | angr.project   | Loading binary ./chall\n",
      "INFO     | 2024-06-12 21:10:56,305 | angr.project   | Using builtin SimProcedure for unresolved __libc_start_main from libc.so.0\n",
      "DEBUG    | 2024-06-12 21:10:56,305 | angr.project   | hooking 0x200000 with <SimProcedure __libc_start_main>\n",
      "INFO     | 2024-06-12 21:10:56,306 | angr.project   | Using builtin SimProcedure for unresolved putchar from libc.so.0\n",
      "DEBUG    | 2024-06-12 21:10:56,307 | angr.project   | hooking 0x200008 with <SimProcedure putchar>\n",
      "INFO     | 2024-06-12 21:10:56,308 | angr.project   | Using builtin SimProcedure for unresolved puts from libc.so.0\n",
      "DEBUG    | 2024-06-12 21:10:56,309 | angr.project   | hooking 0x200010 with <SimProcedure puts>\n",
      "INFO     | 2024-06-12 21:10:56,310 | angr.project   | Using builtin SimProcedure for unresolved fclose from libc.so.0\n",
      "DEBUG    | 2024-06-12 21:10:56,310 | angr.project   | hooking 0x200018 with <SimProcedure fclose>\n",
      "INFO     | 2024-06-12 21:10:56,311 | angr.project   | Using builtin SimProcedure for unresolved strlen from libc.so.0\n",
      "DEBUG    | 2024-06-12 21:10:56,312 | angr.project   | hooking 0x200020 with <SimProcedure strlen>\n",
      "INFO     | 2024-06-12 21:10:56,312 | angr.project   | Using builtin SimProcedure for unresolved system from libc.so.0\n",
      "DEBUG    | 2024-06-12 21:10:56,313 | angr.project   | hooking 0x200028 with <SimProcedure system>\n",
      "INFO     | 2024-06-12 21:10:56,314 | angr.project   | Using builtin SimProcedure for unresolved printf from libc.so.0\n",
      "DEBUG    | 2024-06-12 21:10:56,315 | angr.project   | hooking 0x200030 with <SimProcedure printf>\n",
      "INFO     | 2024-06-12 21:10:56,315 | angr.project   | Using builtin SimProcedure for unresolved fgetc from libc.so.0\n",
      "DEBUG    | 2024-06-12 21:10:56,316 | angr.project   | hooking 0x200038 with <SimProcedure fgetc>\n",
      "INFO     | 2024-06-12 21:10:56,317 | angr.project   | Using builtin SimProcedure for unresolved fprintf from libc.so.0\n",
      "DEBUG    | 2024-06-12 21:10:56,318 | angr.project   | hooking 0x200040 with <SimProcedure fprintf>\n",
      "INFO     | 2024-06-12 21:10:56,318 | angr.project   | Using builtin SimProcedure for unresolved fopen from libc.so.0\n",
      "DEBUG    | 2024-06-12 21:10:56,319 | angr.project   | hooking 0x200048 with <SimProcedure fopen>\n",
      "INFO     | 2024-06-12 21:10:56,323 | angr.project   | Using builtin SimProcedure for unresolved __isoc99_scanf from libc.so.0\n",
      "DEBUG    | 2024-06-12 21:10:56,324 | angr.project   | hooking 0x200050 with <SimProcedure __isoc99_scanf>\n",
      "INFO     | 2024-06-12 21:10:56,324 | angr.project   | Using builtin SimProcedure for unresolved exit from libc.so.0\n",
      "DEBUG    | 2024-06-12 21:10:56,325 | angr.project   | hooking 0x200058 with <SimProcedure exit>\n",
      "DEBUG    | 2024-06-12 21:10:56,327 | angr.project   | hooking 0x501000 with <SimProcedure LinuxLoader>\n",
      "DEBUG    | 2024-06-12 21:10:56,327 | angr.project   | hooking 0x501008 with <SimProcedure _dl_rtld_lock_recursive>\n",
      "DEBUG    | 2024-06-12 21:10:56,328 | angr.project   | hooking 0x501010 with <SimProcedure _dl_rtld_unlock_recursive>\n",
      "DEBUG    | 2024-06-12 21:10:56,330 | angr.project   | hooking 0x501018 with <SimProcedure ReturnUnconstrained>\n",
      "DEBUG    | 2024-06-12 21:10:56,332 | angr.project   | hooking 0x501020 with <SimProcedure _dl_initial_error_catch_tsd>\n",
      "DEBUG    | 2024-06-12 21:10:56,333 | angr.project   | hooking 0x501028 with <SimProcedure _vsyscall>\n",
      "DEBUG    | 2024-06-12 21:10:56,335 | angr.project   | hooking 0x501038 with <SimProcedure CallReturn>\n",
      "DEBUG    | 2024-06-12 21:10:56,336 | angr.project   | hooking 0x501040 with <SimProcedure UnresolvableJumpTarget>\n",
      "DEBUG    | 2024-06-12 21:10:56,337 | angr.project   | hooking 0x501048 with <SimProcedure UnresolvableCallTarget>\n",
      "DEBUG    | 2024-06-12 21:10:56,341 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101686>\n",
      "DEBUG    | 2024-06-12 21:10:56,342 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101686>\n",
      "DEBUG    | 2024-06-12 21:10:56,344 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0x30, 8, Iend_LE) = <BV64 0x7ffffffffff0000>\n",
      "DEBUG    | 2024-06-12 21:10:56,345 | angr.storage.memory_mixins.paged_memory.stack_allocation_mixin | Allocating new stack page at 0x7fffffffffef000\n",
      "DEBUG    | 2024-06-12 21:10:56,347 | angr.storage.memory_mixins.paged_memory.stack_allocation_mixin | Allocating new stack page at 0x7fffffffffee000\n",
      "DEBUG    | 2024-06-12 21:10:56,348 | angr.storage.memory_mixins.paged_memory.stack_allocation_mixin | Allocating new stack page at 0x7fffffffffed000\n",
      "DEBUG    | 2024-06-12 21:10:56,349 | angr.storage.memory_mixins.paged_memory.stack_allocation_mixin | Allocating new stack page at 0x7fffffffffec000\n",
      "DEBUG    | 2024-06-12 21:10:56,350 | angr.storage.memory_mixins.paged_memory.stack_allocation_mixin | Allocating new stack page at 0x7fffffffffeb000\n",
      "DEBUG    | 2024-06-12 21:10:56,352 | angr.storage.memory_mixins.paged_memory.stack_allocation_mixin | Allocating new stack page at 0x7fffffffffea000\n",
      "DEBUG    | 2024-06-12 21:10:56,353 | angr.storage.memory_mixins.paged_memory.stack_allocation_mixin | Allocating new stack page at 0x7fffffffffe9000\n",
      "DEBUG    | 2024-06-12 21:10:56,353 | angr.storage.memory_mixins.paged_memory.stack_allocation_mixin | Allocating new stack page at 0x7fffffffffe8000\n",
      "DEBUG    | 2024-06-12 21:10:56,354 | angr.storage.memory_mixins.paged_memory.stack_allocation_mixin | Allocating new stack page at 0x7fffffffffe7000\n",
      "DEBUG    | 2024-06-12 21:10:56,355 | angr.storage.memory_mixins.paged_memory.stack_allocation_mixin | Allocating new stack page at 0x7fffffffffe6000\n",
      "DEBUG    | 2024-06-12 21:10:56,356 | angr.storage.memory_mixins.paged_memory.stack_allocation_mixin | Allocating new stack page at 0x7fffffffffe5000\n",
      "DEBUG    | 2024-06-12 21:10:56,360 | angr.storage.memory_mixins.paged_memory.stack_allocation_mixin | Allocating new stack page at 0x7fffffffffe4000\n",
      "DEBUG    | 2024-06-12 21:10:56,361 | angr.storage.memory_mixins.paged_memory.stack_allocation_mixin | Allocating new stack page at 0x7fffffffffe3000\n",
      "DEBUG    | 2024-06-12 21:10:56,362 | angr.storage.memory_mixins.paged_memory.stack_allocation_mixin | Allocating new stack page at 0x7fffffffffe2000\n",
      "DEBUG    | 2024-06-12 21:10:56,364 | angr.storage.memory_mixins.paged_memory.stack_allocation_mixin | Allocating new stack page at 0x7fffffffffe1000\n",
      "DEBUG    | 2024-06-12 21:10:56,365 | angr.storage.memory_mixins.paged_memory.stack_allocation_mixin | Allocating new stack page at 0x7fffffffffe0000\n",
      "DEBUG    | 2024-06-12 21:10:56,366 | angr.storage.memory_mixins.paged_memory.stack_allocation_mixin | Allocating new stack page at 0x7fffffffffdf000\n",
      "DEBUG    | 2024-06-12 21:10:56,367 | angr.storage.memory_mixins.paged_memory.stack_allocation_mixin | Allocating new stack page at 0x7fffffffffde000\n",
      "DEBUG    | 2024-06-12 21:10:56,369 | angr.storage.memory_mixins.paged_memory.stack_allocation_mixin | Allocating new stack page at 0x7fffffffffdd000\n",
      "DEBUG    | 2024-06-12 21:10:56,370 | angr.storage.memory_mixins.paged_memory.stack_allocation_mixin | Allocating new stack page at 0x7fffffffffdc000\n",
      "DEBUG    | 2024-06-12 21:10:56,372 | angr.storage.memory_mixins.paged_memory.stack_allocation_mixin | Allocating new stack page at 0x7fffffffffdb000\n",
      "DEBUG    | 2024-06-12 21:10:56,377 | angr.storage.memory_mixins.paged_memory.stack_allocation_mixin | Allocating new stack page at 0x7fffffffffda000\n",
      "DEBUG    | 2024-06-12 21:10:56,380 | angr.storage.memory_mixins.paged_memory.stack_allocation_mixin | Allocating new stack page at 0x7fffffffffd9000\n",
      "DEBUG    | 2024-06-12 21:10:56,382 | angr.storage.memory_mixins.paged_memory.stack_allocation_mixin | Allocating new stack page at 0x7fffffffffd8000\n",
      "DEBUG    | 2024-06-12 21:10:56,383 | angr.storage.memory_mixins.paged_memory.stack_allocation_mixin | Allocating new stack page at 0x7fffffffffd7000\n",
      "DEBUG    | 2024-06-12 21:10:56,384 | angr.storage.memory_mixins.paged_memory.stack_allocation_mixin | Allocating new stack page at 0x7fffffffffd6000\n",
      "DEBUG    | 2024-06-12 21:10:56,385 | angr.storage.memory_mixins.paged_memory.stack_allocation_mixin | Allocating new stack page at 0x7fffffffffd5000\n",
      "DEBUG    | 2024-06-12 21:10:56,387 | angr.storage.memory_mixins.paged_memory.stack_allocation_mixin | Allocating new stack page at 0x7fffffffffd4000\n",
      "DEBUG    | 2024-06-12 21:10:56,388 | angr.storage.memory_mixins.paged_memory.stack_allocation_mixin | Allocating new stack page at 0x7fffffffffd3000\n",
      "DEBUG    | 2024-06-12 21:10:56,391 | angr.storage.memory_mixins.paged_memory.stack_allocation_mixin | Allocating new stack page at 0x7fffffffffd2000\n",
      "DEBUG    | 2024-06-12 21:10:56,392 | angr.storage.memory_mixins.paged_memory.stack_allocation_mixin | Allocating new stack page at 0x7fffffffffd1000\n",
      "DEBUG    | 2024-06-12 21:10:56,395 | angr.storage.memory_mixins.paged_memory.stack_allocation_mixin | Allocating new stack page at 0x7fffffffffd0000\n",
      "DEBUG    | 2024-06-12 21:10:56,397 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0x30, 8, Iend_LE) = <BV64 0x7ffffffffff0000>\n",
      "DEBUG    | 2024-06-12 21:10:56,398 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0x30, 8, Iend_LE) = <BV64 0x7ffffffffff0000>\n",
      "DEBUG    | 2024-06-12 21:10:56,410 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | mem.load(0x7fffffffffeff90, 8, Iend_LE) = <BV64 0x7fffffffffeffc8>\n",
      "DEBUG    | 2024-06-12 21:10:56,412 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | mem.load(0x7fffffffffeffc8, 1, Iend_LE) = <BV8 46>\n",
      "DEBUG    | 2024-06-12 21:10:56,413 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | mem.load(0x7fffffffffeffc9, 1, Iend_LE) = <BV8 47>\n",
      "DEBUG    | 2024-06-12 21:10:56,415 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | mem.load(0x7fffffffffeffca, 1, Iend_LE) = <BV8 99>\n",
      "DEBUG    | 2024-06-12 21:10:56,416 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | mem.load(0x7fffffffffeffcb, 1, Iend_LE) = <BV8 104>\n",
      "DEBUG    | 2024-06-12 21:10:56,417 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | mem.load(0x7fffffffffeffcc, 1, Iend_LE) = <BV8 97>\n",
      "DEBUG    | 2024-06-12 21:10:56,420 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | mem.load(0x7fffffffffeffcd, 1, Iend_LE) = <BV8 108>\n",
      "DEBUG    | 2024-06-12 21:10:56,421 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | mem.load(0x7fffffffffeffce, 1, Iend_LE) = <BV8 108>\n",
      "DEBUG    | 2024-06-12 21:10:56,422 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | mem.load(0x7fffffffffeffcf, 1, Iend_LE) = <BV8 0>\n",
      "DEBUG    | 2024-06-12 21:10:56,423 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0x30, 8, Iend_LE) = <BV64 0x7fffffffffeff88>\n",
      "DEBUG    | 2024-06-12 21:10:56,424 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0x30, 4, Iend_LE) = <BV32 0xfffeff88>\n",
      "DEBUG    | 2024-06-12 21:10:56,425 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0x30, 4, Iend_LE) = <BV32 0xfffeff68>\n"
     ]
    }
   ],
   "source": [
    "p = angr.Project(\"./chall\", main_opts={'base_addr': 0x100000}, auto_load_libs=False)\n",
    "\n",
    "s = p.factory.entry_state(addr=0x101686)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 141,
   "id": "872efab1-e258-4e8c-be34-a92965a37117",
   "metadata": {},
   "outputs": [],
   "source": [
    "sm = p.factory.simgr(s, veritesting=True)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "3216d48b-ddb9-4ad9-bad3-695dc8f377ec",
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "INFO     | 2024-06-12 21:11:03,463 | angr.sim_manager | Stepping active of <SimulationManager with 1 active>\n",
      "DEBUG    | 2024-06-12 21:11:03,466 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101686>\n",
      "DEBUG    | 2024-06-12 21:11:03,467 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101686>\n",
      "DEBUG    | 2024-06-12 21:11:03,469 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101686>\n",
      "DEBUG    | 2024-06-12 21:11:03,470 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101686>\n",
      "DEBUG    | 2024-06-12 21:11:03,471 | angr.engines.vex.lifter | Creating IRSB of <Arch AMD64 (LE)> at 0x101686\n",
      "DEBUG    | 2024-06-12 21:11:03,480 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101686>\n",
      "DEBUG    | 2024-06-12 21:11:03,481 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101686>\n",
      "DEBUG    | 2024-06-12 21:11:03,482 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101686>\n",
      "DEBUG    | 2024-06-12 21:11:03,483 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101686>\n",
      "DEBUG    | 2024-06-12 21:11:03,484 | angr.engines.vex.lifter | Cache hit IRSB of <Arch AMD64 (LE)> at 0x101686\n",
      "DEBUG    | 2024-06-12 21:11:03,486 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101686>\n",
      "DEBUG    | 2024-06-12 21:11:03,487 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101686>\n",
      "DEBUG    | 2024-06-12 21:11:03,488 | angr.engines.vex.lifter | Cache hit IRSB of <Arch AMD64 (LE)> at 0x101686\n",
      "DEBUG    | 2024-06-12 21:11:03,489 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101686>\n",
      "DEBUG    | 2024-06-12 21:11:03,491 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101686>\n",
      "DEBUG    | 2024-06-12 21:11:03,492 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101686>\n",
      "DEBUG    | 2024-06-12 21:11:03,493 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101686>\n",
      "DEBUG    | 2024-06-12 21:11:03,494 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101686>\n",
      "DEBUG    | 2024-06-12 21:11:03,495 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101686>\n",
      "DEBUG    | 2024-06-12 21:11:03,496 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101686>\n",
      "DEBUG    | 2024-06-12 21:11:03,496 | angr.engines.unicorn | Unicorn-engine is not enabled.\n",
      "DEBUG    | 2024-06-12 21:11:03,497 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101686>\n",
      "DEBUG    | 2024-06-12 21:11:03,498 | angr.engines.vex.lifter | Cache hit IRSB of <Arch AMD64 (LE)> at 0x101686\n",
      "DEBUG    | 2024-06-12 21:11:03,499 | angr.engines.vex.heavy.heavy | IMark: 0x101686\n",
      "DEBUG    | 2024-06-12 21:11:03,499 | angr.engines.vex.heavy.heavy | IMark: 0x10168d\n",
      "DEBUG    | 2024-06-12 21:11:03,501 | angr.engines.vex.heavy.heavy | IMark: 0x101690\n",
      "DEBUG    | 2024-06-12 21:11:03,502 | angr.engines.vex.heavy.heavy | IMark: 0x101697\n",
      "DEBUG    | 2024-06-12 21:11:03,503 | angr.engines.vex.heavy.heavy | IMark: 0x10169a\n",
      "DEBUG    | 2024-06-12 21:11:03,507 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0x30, 8, Iend_LE) = <BV64 0x7fffffffffeff68>\n",
      "DEBUG    | 2024-06-12 21:11:03,510 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1010b0>\n",
      "DEBUG    | 2024-06-12 21:11:03,511 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0x30, 8, Iend_LE) = <BV64 0x7fffffffffeff60>\n",
      "DEBUG    | 2024-06-12 21:11:03,512 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | mem.load(0x7fffffffffeff60, 8, Iend_LE) = <BV64 0x10169f>\n",
      "DEBUG    | 2024-06-12 21:11:03,516 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1010b0>\n",
      "DEBUG    | 2024-06-12 21:11:03,517 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1010b0>\n",
      "DEBUG    | 2024-06-12 21:11:03,518 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0x30, 8, Iend_LE) = <BV64 0x7fffffffffeff60>\n",
      "INFO     | 2024-06-12 21:11:03,519 | angr.engines.engine | Ticked state: <IRSB from 0x101686: 1 sat>\n",
      "INFO     | 2024-06-12 21:11:03,519 | angr.sim_manager | Stepping active of <SimulationManager with 1 active>\n",
      "DEBUG    | 2024-06-12 21:11:03,520 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1010b0>\n",
      "DEBUG    | 2024-06-12 21:11:03,521 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1010b0>\n",
      "DEBUG    | 2024-06-12 21:11:03,521 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1010b0>\n",
      "DEBUG    | 2024-06-12 21:11:03,522 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1010b0>\n",
      "DEBUG    | 2024-06-12 21:11:03,523 | angr.engines.vex.lifter | Creating IRSB of <Arch AMD64 (LE)> at 0x1010b0\n",
      "DEBUG    | 2024-06-12 21:11:03,525 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1010b0>\n",
      "DEBUG    | 2024-06-12 21:11:03,526 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1010b0>\n",
      "DEBUG    | 2024-06-12 21:11:03,527 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1010b0>\n",
      "DEBUG    | 2024-06-12 21:11:03,528 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1010b0>\n",
      "DEBUG    | 2024-06-12 21:11:03,528 | angr.engines.vex.lifter | Cache hit IRSB of <Arch AMD64 (LE)> at 0x1010b0\n",
      "DEBUG    | 2024-06-12 21:11:03,529 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1010b0>\n",
      "DEBUG    | 2024-06-12 21:11:03,530 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1010b0>\n",
      "DEBUG    | 2024-06-12 21:11:03,532 | angr.engines.vex.lifter | Cache hit IRSB of <Arch AMD64 (LE)> at 0x1010b0\n",
      "DEBUG    | 2024-06-12 21:11:03,533 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1010b0>\n",
      "DEBUG    | 2024-06-12 21:11:03,534 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1010b0>\n",
      "DEBUG    | 2024-06-12 21:11:03,535 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1010b0>\n",
      "DEBUG    | 2024-06-12 21:11:03,536 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1010b0>\n",
      "DEBUG    | 2024-06-12 21:11:03,537 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1010b0>\n",
      "DEBUG    | 2024-06-12 21:11:03,538 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1010b0>\n",
      "DEBUG    | 2024-06-12 21:11:03,539 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1010b0>\n",
      "DEBUG    | 2024-06-12 21:11:03,540 | angr.engines.unicorn | Unicorn-engine is not enabled.\n",
      "DEBUG    | 2024-06-12 21:11:03,541 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1010b0>\n",
      "DEBUG    | 2024-06-12 21:11:03,542 | angr.engines.vex.lifter | Cache hit IRSB of <Arch AMD64 (LE)> at 0x1010b0\n",
      "DEBUG    | 2024-06-12 21:11:03,542 | angr.engines.vex.heavy.heavy | IMark: 0x1010b0\n",
      "DEBUG    | 2024-06-12 21:11:03,551 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | mem.load(0x104058, 8, Iend_LE) = <BV64 0x200048>\n",
      "DEBUG    | 2024-06-12 21:11:03,553 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0x30, 8, Iend_LE) = <BV64 0x7fffffffffeff60>\n",
      "INFO     | 2024-06-12 21:11:03,554 | angr.engines.engine | Ticked state: <IRSB from 0x1010b0: 1 sat>\n",
      "INFO     | 2024-06-12 21:11:03,555 | angr.sim_manager | Stepping active of <SimulationManager with 1 active>\n",
      "DEBUG    | 2024-06-12 21:11:03,557 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x200048>\n",
      "DEBUG    | 2024-06-12 21:11:03,559 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x200048>\n",
      "DEBUG    | 2024-06-12 21:11:03,560 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x200048>\n",
      "DEBUG    | 2024-06-12 21:11:03,561 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x200048>\n",
      "DEBUG    | 2024-06-12 21:11:03,563 | angr.engines.vex.lifter | Creating IRSB of <Arch AMD64 (LE)> at 0x200048\n",
      "DEBUG    | 2024-06-12 21:11:03,566 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x200048>\n",
      "DEBUG    | 2024-06-12 21:11:03,567 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x200048>\n",
      "DEBUG    | 2024-06-12 21:11:03,568 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x200048>\n",
      "DEBUG    | 2024-06-12 21:11:03,569 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x200048>\n",
      "DEBUG    | 2024-06-12 21:11:03,571 | angr.engines.vex.lifter | Cache hit IRSB of <Arch AMD64 (LE)> at 0x200048\n",
      "DEBUG    | 2024-06-12 21:11:03,573 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x200048>\n",
      "DEBUG    | 2024-06-12 21:11:03,574 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x200048>\n",
      "DEBUG    | 2024-06-12 21:11:03,575 | angr.engines.vex.lifter | Cache hit IRSB of <Arch AMD64 (LE)> at 0x200048\n",
      "DEBUG    | 2024-06-12 21:11:03,576 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x200048>\n",
      "DEBUG    | 2024-06-12 21:11:03,577 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x200048>\n",
      "DEBUG    | 2024-06-12 21:11:03,578 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x200048>\n",
      "DEBUG    | 2024-06-12 21:11:03,580 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x200048>\n",
      "DEBUG    | 2024-06-12 21:11:03,581 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x200048>\n",
      "DEBUG    | 2024-06-12 21:11:03,582 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x200048>\n",
      "DEBUG    | 2024-06-12 21:11:03,583 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x200048>\n",
      "DEBUG    | 2024-06-12 21:11:03,584 | angr.engines.hook | Running <SimProcedure fopen> (originally at None)\n",
      "DEBUG    | 2024-06-12 21:11:03,585 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x200048>\n",
      "DEBUG    | 2024-06-12 21:11:03,590 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x200048>\n",
      "DEBUG    | 2024-06-12 21:11:03,592 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x200048>\n",
      "DEBUG    | 2024-06-12 21:11:03,594 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0x48, 8, Iend_LE) = <BV64 0x10200a>\n",
      "DEBUG    | 2024-06-12 21:11:03,595 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0x40, 8, Iend_LE) = <BV64 0x102312>\n",
      "DEBUG    | 2024-06-12 21:11:03,596 | angr.sim_procedure | Executing fopen with [<BV64 0x10200a>, <BV64 0x102312>], {}\n",
      "DEBUG    | 2024-06-12 21:11:03,597 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x200048>\n",
      "DEBUG    | 2024-06-12 21:11:03,598 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x200048>\n",
      "DEBUG    | 2024-06-12 21:11:03,599 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x200048>\n",
      "DEBUG    | 2024-06-12 21:11:03,602 | angr.sim_procedure | Executing strlen (inline) with [<BV64 0x10200a>], {}\n",
      "DEBUG    | 2024-06-12 21:11:03,611 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | mem.load(0x10200a, 129, Iend_BE) = <BV1032 0x646174612e646174002564005468697320697320746865207265616c20666c6167203a004854427b495f344d5f523376337273655f456e47316e653365527d00722b0000000049276d20656e6372797074206f6e6c79207370656369666963206c656e677468206f66206368617261637465722e00282d5f2d292046696e642069>\n",
      "DEBUG    | 2024-06-12 21:11:03,615 | angr.sim_procedure | Returning without setting exits due to 'internal' call.\n",
      "DEBUG    | 2024-06-12 21:11:03,616 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x200048>\n",
      "DEBUG    | 2024-06-12 21:11:03,617 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x200048>\n",
      "DEBUG    | 2024-06-12 21:11:03,619 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x200048>\n",
      "DEBUG    | 2024-06-12 21:11:03,620 | angr.sim_procedure | Executing strlen (inline) with [<BV64 0x102312>], {}\n",
      "DEBUG    | 2024-06-12 21:11:03,621 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | mem.load(0x102312, 129, Iend_BE) = <BV1032 0x7200726d20646174612e64617400011b033bdc0000001a00000000edffff28010000c0edffff50010000d0edfffff8000000b9eeffff680100006aefffff8801000071efffffa801000078efffffc80100007fefffffe801000086efffff08020000a1efffff28020000b2efffff48020000b9efffff68020000c7efffff880200>\n",
      "DEBUG    | 2024-06-12 21:11:03,624 | angr.sim_procedure | Returning without setting exits due to 'internal' call.\n",
      "DEBUG    | 2024-06-12 21:11:03,625 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | mem.load(0x10200a, 8, Iend_BE) = <BV64 0x646174612e646174>\n",
      "DEBUG    | 2024-06-12 21:11:03,627 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | mem.load(0x102312, 1, Iend_BE) = <BV8 114>\n",
      "WARNING  | 2024-06-12 21:11:03,629 | angr.state_plugins.posix | Trying to open unknown file b'data.dat' - created a symbolic file since ALL_FILES_EXIST is set\n",
      "DEBUG    | 2024-06-12 21:11:03,631 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x200048>\n",
      "DEBUG    | 2024-06-12 21:11:03,632 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x200048>\n",
      "DEBUG    | 2024-06-12 21:11:03,633 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x200048>\n",
      "DEBUG    | 2024-06-12 21:11:03,634 | angr.sim_procedure | Executing malloc (inline) with [<BV64 0xd8>], {}\n",
      "DEBUG    | 2024-06-12 21:11:03,636 | angr.state_plugins.heap.heap_base | Mapping base heap region\n",
      "DEBUG    | 2024-06-12 21:11:03,645 | angr.state_plugins.heap.heap_brk | Allocating 224 bytes at address 0xc0000000\n",
      "DEBUG    | 2024-06-12 21:11:03,646 | angr.sim_procedure | Returning without setting exits due to 'internal' call.\n",
      "DEBUG    | 2024-06-12 21:11:03,648 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0x30, 8, Iend_LE) = <BV64 0x7fffffffffeff60>\n",
      "DEBUG    | 2024-06-12 21:11:03,649 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | mem.load(0x7fffffffffeff60, 8, Iend_LE) = <BV64 0x10169f>\n",
      "DEBUG    | 2024-06-12 21:11:03,650 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0x30, 8, Iend_LE) = <BV64 0x7fffffffffeff60>\n",
      "DEBUG    | 2024-06-12 21:11:03,652 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0x30, 8, Iend_LE) = <BV64 0x7fffffffffeff68>\n",
      "DEBUG    | 2024-06-12 21:11:03,653 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0x30, 8, Iend_LE) = <BV64 0x7fffffffffeff68>\n",
      "INFO     | 2024-06-12 21:11:03,654 | angr.engines.engine | Ticked state: <SimProcedure fopen from 0x200048: 1 sat>\n",
      "INFO     | 2024-06-12 21:11:03,656 | angr.sim_manager | Stepping active of <SimulationManager with 1 active>\n",
      "DEBUG    | 2024-06-12 21:11:03,657 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x10169f>\n",
      "DEBUG    | 2024-06-12 21:11:03,660 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x10169f>\n",
      "DEBUG    | 2024-06-12 21:11:03,661 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x10169f>\n",
      "DEBUG    | 2024-06-12 21:11:03,662 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x10169f>\n",
      "DEBUG    | 2024-06-12 21:11:03,663 | angr.engines.vex.lifter | Creating IRSB of <Arch AMD64 (LE)> at 0x10169f\n",
      "DEBUG    | 2024-06-12 21:11:03,665 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x10169f>\n",
      "DEBUG    | 2024-06-12 21:11:03,666 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x10169f>\n",
      "DEBUG    | 2024-06-12 21:11:03,667 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x10169f>\n",
      "DEBUG    | 2024-06-12 21:11:03,669 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x10169f>\n",
      "DEBUG    | 2024-06-12 21:11:03,670 | angr.engines.vex.lifter | Cache hit IRSB of <Arch AMD64 (LE)> at 0x10169f\n",
      "DEBUG    | 2024-06-12 21:11:03,671 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x10169f>\n",
      "DEBUG    | 2024-06-12 21:11:03,672 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x10169f>\n",
      "DEBUG    | 2024-06-12 21:11:03,673 | angr.engines.vex.lifter | Cache hit IRSB of <Arch AMD64 (LE)> at 0x10169f\n",
      "DEBUG    | 2024-06-12 21:11:03,674 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x10169f>\n",
      "DEBUG    | 2024-06-12 21:11:03,676 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x10169f>\n",
      "DEBUG    | 2024-06-12 21:11:03,677 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x10169f>\n",
      "DEBUG    | 2024-06-12 21:11:03,678 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x10169f>\n",
      "DEBUG    | 2024-06-12 21:11:03,679 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x10169f>\n",
      "INFO     | 2024-06-12 21:11:03,679 | angr.analyses.veritesting | Static symbolic execution starts at 0x10169f\n",
      "DEBUG    | 2024-06-12 21:11:03,680 | angr.analyses.veritesting | The execution will terminate at the following addresses: [  ]\n",
      "DEBUG    | 2024-06-12 21:11:03,681 | angr.analyses.veritesting | A loop will be unrolled by a maximum of 10 times.\n",
      "DEBUG    | 2024-06-12 21:11:03,682 | angr.analyses.veritesting | Function inlining is disabled.\n",
      "DEBUG    | 2024-06-12 21:11:03,684 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x10169f>\n",
      "DEBUG    | 2024-06-12 21:11:03,687 | angr.analyses.veritesting | Merge points: ['0x101030', '0x101070']\n",
      "DEBUG    | 2024-06-12 21:11:03,689 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x10169f>\n",
      "DEBUG    | 2024-06-12 21:11:03,690 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x10169f>\n",
      "DEBUG    | 2024-06-12 21:11:03,689 | angr.analyses.veritesting | Steps <SimulationManager with 1 active> with 1 active states: [ [<SimState @ 0x10169f>] ]\n",
      "DEBUG    | 2024-06-12 21:11:03,692 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x10169f>\n",
      "DEBUG    | 2024-06-12 21:11:03,693 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x10169f>\n",
      "DEBUG    | 2024-06-12 21:11:03,694 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x10169f>\n",
      "DEBUG    | 2024-06-12 21:11:03,695 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x10169f>\n",
      "DEBUG    | 2024-06-12 21:11:03,697 | angr.engines.vex.lifter | Cache hit IRSB of <Arch AMD64 (LE)> at 0x10169f\n",
      "DEBUG    | 2024-06-12 21:11:03,698 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x10169f>\n",
      "DEBUG    | 2024-06-12 21:11:03,699 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x10169f>\n",
      "DEBUG    | 2024-06-12 21:11:03,700 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x10169f>\n",
      "DEBUG    | 2024-06-12 21:11:03,701 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x10169f>\n",
      "DEBUG    | 2024-06-12 21:11:03,702 | angr.engines.vex.lifter | Cache hit IRSB of <Arch AMD64 (LE)> at 0x10169f\n",
      "DEBUG    | 2024-06-12 21:11:03,703 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x10169f>\n",
      "DEBUG    | 2024-06-12 21:11:03,705 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x10169f>\n",
      "DEBUG    | 2024-06-12 21:11:03,705 | angr.engines.vex.lifter | Cache hit IRSB of <Arch AMD64 (LE)> at 0x10169f\n",
      "DEBUG    | 2024-06-12 21:11:03,706 | angr.analyses.veritesting | ... accepted\n",
      "INFO     | 2024-06-12 21:11:03,707 | angr.sim_manager | Stepping active of <SimulationManager with 1 active>\n",
      "DEBUG    | 2024-06-12 21:11:03,708 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x10169f>\n",
      "DEBUG    | 2024-06-12 21:11:03,708 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x10169f>\n",
      "DEBUG    | 2024-06-12 21:11:03,709 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x10169f>\n",
      "DEBUG    | 2024-06-12 21:11:03,711 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x10169f>\n",
      "DEBUG    | 2024-06-12 21:11:03,712 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x10169f>\n",
      "DEBUG    | 2024-06-12 21:11:03,713 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x10169f>\n",
      "DEBUG    | 2024-06-12 21:11:03,714 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x10169f>\n",
      "DEBUG    | 2024-06-12 21:11:03,715 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x10169f>\n",
      "DEBUG    | 2024-06-12 21:11:03,716 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x10169f>\n",
      "DEBUG    | 2024-06-12 21:11:03,717 | angr.engines.unicorn | Unicorn-engine is not enabled.\n",
      "DEBUG    | 2024-06-12 21:11:03,718 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x10169f>\n",
      "DEBUG    | 2024-06-12 21:11:03,720 | angr.engines.vex.heavy.heavy | IMark: 0x10169f\n",
      "DEBUG    | 2024-06-12 21:11:03,721 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0x38, 8, Iend_LE) = <BV64 0x0>\n",
      "DEBUG    | 2024-06-12 21:11:03,722 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0x10, 8, Iend_LE) = <BV64 0xc0000000>\n",
      "DEBUG    | 2024-06-12 21:11:03,723 | angr.engines.vex.heavy.heavy | IMark: 0x1016a3\n",
      "DEBUG    | 2024-06-12 21:11:03,724 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | mem.load(0xfffffffffffffff0, 8, Iend_LE) = <BV64 0xc0000000>\n",
      "DEBUG    | 2024-06-12 21:11:03,726 | angr.engines.vex.heavy.heavy | IMark: 0x1016a8\n",
      "DEBUG    | 2024-06-12 21:11:03,729 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016a8>\n",
      "DEBUG    | 2024-06-12 21:11:03,730 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0x30, 8, Iend_LE) = <BV64 0x7fffffffffeff68>\n",
      "DEBUG    | 2024-06-12 21:11:03,731 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0x30, 8, Iend_LE) = <BV64 0x7fffffffffeff68>\n",
      "INFO     | 2024-06-12 21:11:03,732 | angr.engines.engine | Ticked state: <IRSB from 0x10169f: 1 sat 1 unsat>\n",
      "DEBUG    | 2024-06-12 21:11:03,733 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016aa>\n",
      "DEBUG    | 2024-06-12 21:11:03,734 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016aa>\n",
      "DEBUG    | 2024-06-12 21:11:03,734 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016aa>\n",
      "DEBUG    | 2024-06-12 21:11:03,735 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016aa>\n",
      "DEBUG    | 2024-06-12 21:11:03,736 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016aa>\n",
      "DEBUG    | 2024-06-12 21:11:03,737 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016aa>\n",
      "DEBUG    | 2024-06-12 21:11:03,739 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016aa>\n",
      "DEBUG    | 2024-06-12 21:11:03,740 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016aa>\n",
      "DEBUG    | 2024-06-12 21:11:03,738 | angr.analyses.veritesting | Steps <SimulationManager with 1 active> with 1 active states: [ [<SimState @ 0x1016aa>] ]\n",
      "DEBUG    | 2024-06-12 21:11:03,741 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016aa>\n",
      "DEBUG    | 2024-06-12 21:11:03,742 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016aa>\n",
      "DEBUG    | 2024-06-12 21:11:03,743 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016aa>\n",
      "DEBUG    | 2024-06-12 21:11:03,757 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016aa>\n",
      "DEBUG    | 2024-06-12 21:11:03,758 | angr.engines.vex.lifter | Creating IRSB of <Arch AMD64 (LE)> at 0x1016aa\n",
      "DEBUG    | 2024-06-12 21:11:03,763 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016aa>\n",
      "DEBUG    | 2024-06-12 21:11:03,764 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016aa>\n",
      "DEBUG    | 2024-06-12 21:11:03,764 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016aa>\n",
      "DEBUG    | 2024-06-12 21:11:03,765 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016aa>\n",
      "DEBUG    | 2024-06-12 21:11:03,766 | angr.engines.vex.lifter | Cache hit IRSB of <Arch AMD64 (LE)> at 0x1016aa\n",
      "DEBUG    | 2024-06-12 21:11:03,767 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016aa>\n",
      "DEBUG    | 2024-06-12 21:11:03,767 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016aa>\n",
      "DEBUG    | 2024-06-12 21:11:03,768 | angr.engines.vex.lifter | Cache hit IRSB of <Arch AMD64 (LE)> at 0x1016aa\n",
      "DEBUG    | 2024-06-12 21:11:03,769 | angr.analyses.veritesting | ... accepted\n",
      "INFO     | 2024-06-12 21:11:03,769 | angr.sim_manager | Stepping active of <SimulationManager with 1 active>\n",
      "DEBUG    | 2024-06-12 21:11:03,770 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016aa>\n",
      "DEBUG    | 2024-06-12 21:11:03,771 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016aa>\n",
      "DEBUG    | 2024-06-12 21:11:03,771 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016aa>\n",
      "DEBUG    | 2024-06-12 21:11:03,773 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016aa>\n",
      "DEBUG    | 2024-06-12 21:11:03,774 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016aa>\n",
      "DEBUG    | 2024-06-12 21:11:03,775 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016aa>\n",
      "DEBUG    | 2024-06-12 21:11:03,776 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016aa>\n",
      "DEBUG    | 2024-06-12 21:11:03,777 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016aa>\n",
      "DEBUG    | 2024-06-12 21:11:03,777 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016aa>\n",
      "DEBUG    | 2024-06-12 21:11:03,778 | angr.engines.unicorn | Unicorn-engine is not enabled.\n",
      "DEBUG    | 2024-06-12 21:11:03,778 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016aa>\n",
      "DEBUG    | 2024-06-12 21:11:03,779 | angr.engines.vex.heavy.heavy | IMark: 0x1016aa\n",
      "DEBUG    | 2024-06-12 21:11:03,780 | angr.engines.vex.heavy.heavy | IMark: 0x1016b1\n",
      "DEBUG    | 2024-06-12 21:11:03,781 | angr.engines.vex.heavy.heavy | IMark: 0x1016b4\n",
      "DEBUG    | 2024-06-12 21:11:03,782 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0x30, 8, Iend_LE) = <BV64 0x7fffffffffeff68>\n",
      "DEBUG    | 2024-06-12 21:11:03,783 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101070>\n",
      "DEBUG    | 2024-06-12 21:11:03,784 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0x30, 8, Iend_LE) = <BV64 0x7fffffffffeff60>\n",
      "DEBUG    | 2024-06-12 21:11:03,785 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | mem.load(0x7fffffffffeff60, 8, Iend_LE) = <BV64 0x1016b9>\n",
      "DEBUG    | 2024-06-12 21:11:03,786 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101070>\n",
      "DEBUG    | 2024-06-12 21:11:03,786 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101070>\n",
      "DEBUG    | 2024-06-12 21:11:03,787 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0x30, 8, Iend_LE) = <BV64 0x7fffffffffeff60>\n",
      "INFO     | 2024-06-12 21:11:03,788 | angr.engines.engine | Ticked state: <IRSB from 0x1016aa: 1 sat>\n",
      "DEBUG    | 2024-06-12 21:11:03,789 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101070>\n",
      "DEBUG    | 2024-06-12 21:11:03,790 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101070>\n",
      "DEBUG    | 2024-06-12 21:11:03,791 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101070>\n",
      "DEBUG    | 2024-06-12 21:11:03,794 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101070>\n",
      "DEBUG    | 2024-06-12 21:11:03,797 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101070>\n",
      "DEBUG    | 2024-06-12 21:11:03,797 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101070>\n",
      "INFO     | 2024-06-12 21:11:03,798 | angr.analyses.veritesting | Skipping merge of 1 state in stash 1.\n",
      "DEBUG    | 2024-06-12 21:11:03,799 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101070>\n",
      "DEBUG    | 2024-06-12 21:11:03,800 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101070>\n",
      "DEBUG    | 2024-06-12 21:11:03,798 | angr.analyses.veritesting | Steps <SimulationManager with 1 active> with 1 active states: [ [<SimState @ 0x101070>] ]\n",
      "DEBUG    | 2024-06-12 21:11:03,802 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101070>\n",
      "DEBUG    | 2024-06-12 21:11:03,805 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101070>\n",
      "DEBUG    | 2024-06-12 21:11:03,809 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101070>\n",
      "DEBUG    | 2024-06-12 21:11:03,810 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101070>\n",
      "DEBUG    | 2024-06-12 21:11:03,811 | angr.engines.vex.lifter | Creating IRSB of <Arch AMD64 (LE)> at 0x101070\n",
      "DEBUG    | 2024-06-12 21:11:03,813 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101070>\n",
      "DEBUG    | 2024-06-12 21:11:03,814 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101070>\n",
      "DEBUG    | 2024-06-12 21:11:03,815 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101070>\n",
      "DEBUG    | 2024-06-12 21:11:03,816 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101070>\n",
      "DEBUG    | 2024-06-12 21:11:03,817 | angr.engines.vex.lifter | Cache hit IRSB of <Arch AMD64 (LE)> at 0x101070\n",
      "DEBUG    | 2024-06-12 21:11:03,818 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101070>\n",
      "DEBUG    | 2024-06-12 21:11:03,820 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101070>\n",
      "DEBUG    | 2024-06-12 21:11:03,821 | angr.engines.vex.lifter | Cache hit IRSB of <Arch AMD64 (LE)> at 0x101070\n",
      "DEBUG    | 2024-06-12 21:11:03,821 | angr.analyses.veritesting | ... accepted\n",
      "INFO     | 2024-06-12 21:11:03,822 | angr.sim_manager | Stepping active of <SimulationManager with 1 active>\n",
      "DEBUG    | 2024-06-12 21:11:03,822 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101070>\n",
      "DEBUG    | 2024-06-12 21:11:03,823 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101070>\n",
      "DEBUG    | 2024-06-12 21:11:03,824 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101070>\n",
      "DEBUG    | 2024-06-12 21:11:03,827 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101070>\n",
      "DEBUG    | 2024-06-12 21:11:03,828 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101070>\n",
      "DEBUG    | 2024-06-12 21:11:03,829 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101070>\n",
      "DEBUG    | 2024-06-12 21:11:03,829 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101070>\n",
      "DEBUG    | 2024-06-12 21:11:03,830 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101070>\n",
      "DEBUG    | 2024-06-12 21:11:03,831 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101070>\n",
      "DEBUG    | 2024-06-12 21:11:03,831 | angr.engines.unicorn | Unicorn-engine is not enabled.\n",
      "DEBUG    | 2024-06-12 21:11:03,832 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101070>\n",
      "DEBUG    | 2024-06-12 21:11:03,833 | angr.engines.vex.heavy.heavy | IMark: 0x101070\n",
      "DEBUG    | 2024-06-12 21:11:03,834 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | mem.load(0x104038, 8, Iend_LE) = <BV64 0x200028>\n",
      "DEBUG    | 2024-06-12 21:11:03,835 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0x30, 8, Iend_LE) = <BV64 0x7fffffffffeff60>\n",
      "INFO     | 2024-06-12 21:11:03,836 | angr.engines.engine | Ticked state: <IRSB from 0x101070: 1 sat>\n",
      "DEBUG    | 2024-06-12 21:11:03,837 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x200028>\n",
      "DEBUG    | 2024-06-12 21:11:03,838 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x200028>\n",
      "INFO     | 2024-06-12 21:11:03,838 | angr.analyses.veritesting | Returning new paths: (successful: 0, deadended: 0, errored: 0, deviated: 1)\n",
      "INFO     | 2024-06-12 21:11:03,842 | angr.sim_manager | Stepping active of <SimulationManager with 1 active>\n",
      "DEBUG    | 2024-06-12 21:11:03,842 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x200028>\n",
      "DEBUG    | 2024-06-12 21:11:03,843 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x200028>\n",
      "DEBUG    | 2024-06-12 21:11:03,844 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x200028>\n",
      "DEBUG    | 2024-06-12 21:11:03,845 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x200028>\n",
      "DEBUG    | 2024-06-12 21:11:03,846 | angr.engines.vex.lifter | Creating IRSB of <Arch AMD64 (LE)> at 0x200028\n",
      "DEBUG    | 2024-06-12 21:11:03,848 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x200028>\n",
      "DEBUG    | 2024-06-12 21:11:03,849 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x200028>\n",
      "DEBUG    | 2024-06-12 21:11:03,849 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x200028>\n",
      "DEBUG    | 2024-06-12 21:11:03,850 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x200028>\n",
      "DEBUG    | 2024-06-12 21:11:03,851 | angr.engines.vex.lifter | Cache hit IRSB of <Arch AMD64 (LE)> at 0x200028\n",
      "DEBUG    | 2024-06-12 21:11:03,851 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x200028>\n",
      "DEBUG    | 2024-06-12 21:11:03,852 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x200028>\n",
      "DEBUG    | 2024-06-12 21:11:03,853 | angr.engines.vex.lifter | Cache hit IRSB of <Arch AMD64 (LE)> at 0x200028\n",
      "DEBUG    | 2024-06-12 21:11:03,854 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x200028>\n",
      "DEBUG    | 2024-06-12 21:11:03,856 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x200028>\n",
      "DEBUG    | 2024-06-12 21:11:03,858 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x200028>\n",
      "DEBUG    | 2024-06-12 21:11:03,860 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x200028>\n",
      "DEBUG    | 2024-06-12 21:11:03,861 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x200028>\n",
      "DEBUG    | 2024-06-12 21:11:03,862 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x200028>\n",
      "DEBUG    | 2024-06-12 21:11:03,862 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x200028>\n",
      "DEBUG    | 2024-06-12 21:11:03,863 | angr.engines.hook | Running <SimProcedure system> (originally at None)\n",
      "DEBUG    | 2024-06-12 21:11:03,864 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x200028>\n",
      "DEBUG    | 2024-06-12 21:11:03,865 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x200028>\n",
      "DEBUG    | 2024-06-12 21:11:03,866 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x200028>\n",
      "DEBUG    | 2024-06-12 21:11:03,867 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0x48, 8, Iend_LE) = <BV64 0x102314>\n",
      "DEBUG    | 2024-06-12 21:11:03,869 | angr.sim_procedure | Executing system with [<BV64 0x102314>], {}\n",
      "DEBUG    | 2024-06-12 21:11:03,871 | angr.state_plugins.solver | Creating new unconstrained BV named system_returncode\n",
      "DEBUG    | 2024-06-12 21:11:03,877 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0x30, 8, Iend_LE) = <BV64 0x7fffffffffeff60>\n",
      "DEBUG    | 2024-06-12 21:11:03,878 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | mem.load(0x7fffffffffeff60, 8, Iend_LE) = <BV64 0x1016b9>\n",
      "DEBUG    | 2024-06-12 21:11:03,879 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0x30, 8, Iend_LE) = <BV64 0x7fffffffffeff60>\n",
      "DEBUG    | 2024-06-12 21:11:03,880 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0x30, 8, Iend_LE) = <BV64 0x7fffffffffeff68>\n",
      "DEBUG    | 2024-06-12 21:11:03,881 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0x30, 8, Iend_LE) = <BV64 0x7fffffffffeff68>\n",
      "INFO     | 2024-06-12 21:11:03,881 | angr.engines.engine | Ticked state: <SimProcedure system from 0x200028: 1 sat>\n",
      "INFO     | 2024-06-12 21:11:03,882 | angr.sim_manager | Stepping active of <SimulationManager with 1 active>\n",
      "DEBUG    | 2024-06-12 21:11:03,882 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016b9>\n",
      "DEBUG    | 2024-06-12 21:11:03,883 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016b9>\n",
      "DEBUG    | 2024-06-12 21:11:03,884 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016b9>\n",
      "DEBUG    | 2024-06-12 21:11:03,886 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016b9>\n",
      "DEBUG    | 2024-06-12 21:11:03,887 | angr.engines.vex.lifter | Creating IRSB of <Arch AMD64 (LE)> at 0x1016b9\n",
      "DEBUG    | 2024-06-12 21:11:03,888 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016b9>\n",
      "DEBUG    | 2024-06-12 21:11:03,889 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016b9>\n",
      "DEBUG    | 2024-06-12 21:11:03,889 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016b9>\n",
      "DEBUG    | 2024-06-12 21:11:03,890 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016b9>\n",
      "DEBUG    | 2024-06-12 21:11:03,891 | angr.engines.vex.lifter | Cache hit IRSB of <Arch AMD64 (LE)> at 0x1016b9\n",
      "DEBUG    | 2024-06-12 21:11:03,891 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016b9>\n",
      "DEBUG    | 2024-06-12 21:11:03,892 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016b9>\n",
      "DEBUG    | 2024-06-12 21:11:03,892 | angr.engines.vex.lifter | Cache hit IRSB of <Arch AMD64 (LE)> at 0x1016b9\n",
      "DEBUG    | 2024-06-12 21:11:03,894 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016b9>\n",
      "DEBUG    | 2024-06-12 21:11:03,895 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016b9>\n",
      "DEBUG    | 2024-06-12 21:11:03,896 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016b9>\n",
      "DEBUG    | 2024-06-12 21:11:03,897 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016b9>\n",
      "DEBUG    | 2024-06-12 21:11:03,898 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016b9>\n",
      "DEBUG    | 2024-06-12 21:11:03,899 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016b9>\n",
      "DEBUG    | 2024-06-12 21:11:03,899 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016b9>\n",
      "DEBUG    | 2024-06-12 21:11:03,900 | angr.engines.unicorn | Unicorn-engine is not enabled.\n",
      "DEBUG    | 2024-06-12 21:11:03,901 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016b9>\n",
      "DEBUG    | 2024-06-12 21:11:03,901 | angr.engines.vex.lifter | Cache hit IRSB of <Arch AMD64 (LE)> at 0x1016b9\n",
      "DEBUG    | 2024-06-12 21:11:03,902 | angr.engines.vex.heavy.heavy | IMark: 0x1016b9\n",
      "DEBUG    | 2024-06-12 21:11:03,903 | angr.engines.vex.heavy.heavy | IMark: 0x1016be\n",
      "DEBUG    | 2024-06-12 21:11:03,905 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0x30, 8, Iend_LE) = <BV64 0x7fffffffffeff68>\n",
      "DEBUG    | 2024-06-12 21:11:03,907 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101030>\n",
      "DEBUG    | 2024-06-12 21:11:03,907 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0x30, 8, Iend_LE) = <BV64 0x7fffffffffeff60>\n",
      "DEBUG    | 2024-06-12 21:11:03,908 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | mem.load(0x7fffffffffeff60, 8, Iend_LE) = <BV64 0x1016c3>\n",
      "DEBUG    | 2024-06-12 21:11:03,909 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101030>\n",
      "DEBUG    | 2024-06-12 21:11:03,910 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101030>\n",
      "DEBUG    | 2024-06-12 21:11:03,911 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0x30, 8, Iend_LE) = <BV64 0x7fffffffffeff60>\n",
      "INFO     | 2024-06-12 21:11:03,912 | angr.engines.engine | Ticked state: <IRSB from 0x1016b9: 1 sat>\n",
      "INFO     | 2024-06-12 21:11:03,912 | angr.sim_manager | Stepping active of <SimulationManager with 1 active>\n",
      "DEBUG    | 2024-06-12 21:11:03,913 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101030>\n",
      "DEBUG    | 2024-06-12 21:11:03,914 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101030>\n",
      "DEBUG    | 2024-06-12 21:11:03,914 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101030>\n",
      "DEBUG    | 2024-06-12 21:11:03,915 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101030>\n",
      "DEBUG    | 2024-06-12 21:11:03,916 | angr.engines.vex.lifter | Creating IRSB of <Arch AMD64 (LE)> at 0x101030\n",
      "DEBUG    | 2024-06-12 21:11:03,917 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101030>\n",
      "DEBUG    | 2024-06-12 21:11:03,917 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101030>\n",
      "DEBUG    | 2024-06-12 21:11:03,920 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101030>\n",
      "DEBUG    | 2024-06-12 21:11:03,920 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101030>\n",
      "DEBUG    | 2024-06-12 21:11:03,921 | angr.engines.vex.lifter | Cache hit IRSB of <Arch AMD64 (LE)> at 0x101030\n",
      "DEBUG    | 2024-06-12 21:11:03,922 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101030>\n",
      "DEBUG    | 2024-06-12 21:11:03,923 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101030>\n",
      "DEBUG    | 2024-06-12 21:11:03,925 | angr.engines.vex.lifter | Cache hit IRSB of <Arch AMD64 (LE)> at 0x101030\n",
      "DEBUG    | 2024-06-12 21:11:03,926 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101030>\n",
      "DEBUG    | 2024-06-12 21:11:03,929 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101030>\n",
      "DEBUG    | 2024-06-12 21:11:03,930 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101030>\n",
      "DEBUG    | 2024-06-12 21:11:03,931 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101030>\n",
      "DEBUG    | 2024-06-12 21:11:03,932 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101030>\n",
      "DEBUG    | 2024-06-12 21:11:03,932 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101030>\n",
      "DEBUG    | 2024-06-12 21:11:03,933 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101030>\n",
      "DEBUG    | 2024-06-12 21:11:03,934 | angr.engines.unicorn | Unicorn-engine is not enabled.\n",
      "DEBUG    | 2024-06-12 21:11:03,936 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101030>\n",
      "DEBUG    | 2024-06-12 21:11:03,937 | angr.engines.vex.lifter | Cache hit IRSB of <Arch AMD64 (LE)> at 0x101030\n",
      "DEBUG    | 2024-06-12 21:11:03,938 | angr.engines.vex.heavy.heavy | IMark: 0x101030\n",
      "DEBUG    | 2024-06-12 21:11:03,947 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | mem.load(0x104018, 8, Iend_LE) = <BV64 0x200008>\n",
      "DEBUG    | 2024-06-12 21:11:03,948 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0x30, 8, Iend_LE) = <BV64 0x7fffffffffeff60>\n",
      "INFO     | 2024-06-12 21:11:03,949 | angr.engines.engine | Ticked state: <IRSB from 0x101030: 1 sat>\n",
      "INFO     | 2024-06-12 21:11:03,950 | angr.sim_manager | Stepping active of <SimulationManager with 1 active>\n",
      "DEBUG    | 2024-06-12 21:11:03,950 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x200008>\n",
      "DEBUG    | 2024-06-12 21:11:03,951 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x200008>\n",
      "DEBUG    | 2024-06-12 21:11:03,952 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x200008>\n",
      "DEBUG    | 2024-06-12 21:11:03,953 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x200008>\n",
      "DEBUG    | 2024-06-12 21:11:03,953 | angr.engines.vex.lifter | Creating IRSB of <Arch AMD64 (LE)> at 0x200008\n",
      "DEBUG    | 2024-06-12 21:11:03,957 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x200008>\n",
      "DEBUG    | 2024-06-12 21:11:03,958 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x200008>\n",
      "DEBUG    | 2024-06-12 21:11:03,959 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x200008>\n",
      "DEBUG    | 2024-06-12 21:11:03,959 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x200008>\n",
      "DEBUG    | 2024-06-12 21:11:03,960 | angr.engines.vex.lifter | Cache hit IRSB of <Arch AMD64 (LE)> at 0x200008\n",
      "DEBUG    | 2024-06-12 21:11:03,961 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x200008>\n",
      "DEBUG    | 2024-06-12 21:11:03,962 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x200008>\n",
      "DEBUG    | 2024-06-12 21:11:03,963 | angr.engines.vex.lifter | Cache hit IRSB of <Arch AMD64 (LE)> at 0x200008\n",
      "DEBUG    | 2024-06-12 21:11:03,964 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x200008>\n",
      "DEBUG    | 2024-06-12 21:11:03,965 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x200008>\n",
      "DEBUG    | 2024-06-12 21:11:03,966 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x200008>\n",
      "DEBUG    | 2024-06-12 21:11:03,967 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x200008>\n",
      "DEBUG    | 2024-06-12 21:11:03,967 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x200008>\n",
      "DEBUG    | 2024-06-12 21:11:03,968 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x200008>\n",
      "DEBUG    | 2024-06-12 21:11:03,969 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x200008>\n",
      "DEBUG    | 2024-06-12 21:11:03,969 | angr.engines.hook | Running <SimProcedure putchar> (originally at None)\n",
      "DEBUG    | 2024-06-12 21:11:03,970 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x200008>\n",
      "DEBUG    | 2024-06-12 21:11:03,971 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x200008>\n",
      "DEBUG    | 2024-06-12 21:11:03,971 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x200008>\n",
      "DEBUG    | 2024-06-12 21:11:03,972 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0x48, 4, Iend_LE) = <BV32 0xa>\n",
      "DEBUG    | 2024-06-12 21:11:03,973 | angr.sim_procedure | Executing putchar with [<BV32 0xa>], {}\n",
      "DEBUG    | 2024-06-12 21:11:03,974 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0x30, 8, Iend_LE) = <BV64 0x7fffffffffeff60>\n",
      "DEBUG    | 2024-06-12 21:11:03,975 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | mem.load(0x7fffffffffeff60, 8, Iend_LE) = <BV64 0x1016c3>\n",
      "DEBUG    | 2024-06-12 21:11:03,976 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0x30, 8, Iend_LE) = <BV64 0x7fffffffffeff60>\n",
      "DEBUG    | 2024-06-12 21:11:03,977 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0x30, 8, Iend_LE) = <BV64 0x7fffffffffeff68>\n",
      "DEBUG    | 2024-06-12 21:11:03,978 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0x30, 8, Iend_LE) = <BV64 0x7fffffffffeff68>\n",
      "INFO     | 2024-06-12 21:11:03,979 | angr.engines.engine | Ticked state: <SimProcedure putchar from 0x200008: 1 sat>\n",
      "INFO     | 2024-06-12 21:11:03,979 | angr.sim_manager | Stepping active of <SimulationManager with 1 active>\n",
      "DEBUG    | 2024-06-12 21:11:03,979 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016c3>\n",
      "DEBUG    | 2024-06-12 21:11:03,980 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016c3>\n",
      "DEBUG    | 2024-06-12 21:11:03,984 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016c3>\n",
      "DEBUG    | 2024-06-12 21:11:03,985 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016c3>\n",
      "DEBUG    | 2024-06-12 21:11:03,985 | angr.engines.vex.lifter | Creating IRSB of <Arch AMD64 (LE)> at 0x1016c3\n",
      "DEBUG    | 2024-06-12 21:11:03,989 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016c3>\n",
      "DEBUG    | 2024-06-12 21:11:03,991 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016c3>\n",
      "DEBUG    | 2024-06-12 21:11:03,992 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016c3>\n",
      "DEBUG    | 2024-06-12 21:11:03,993 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016c3>\n",
      "DEBUG    | 2024-06-12 21:11:03,994 | angr.engines.vex.lifter | Cache hit IRSB of <Arch AMD64 (LE)> at 0x1016c3\n",
      "DEBUG    | 2024-06-12 21:11:03,995 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016c3>\n",
      "DEBUG    | 2024-06-12 21:11:03,996 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016c3>\n",
      "DEBUG    | 2024-06-12 21:11:03,996 | angr.engines.vex.lifter | Cache hit IRSB of <Arch AMD64 (LE)> at 0x1016c3\n",
      "DEBUG    | 2024-06-12 21:11:03,997 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016c3>\n",
      "DEBUG    | 2024-06-12 21:11:03,998 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016c3>\n",
      "DEBUG    | 2024-06-12 21:11:03,999 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016c3>\n",
      "DEBUG    | 2024-06-12 21:11:04,000 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016c3>\n",
      "DEBUG    | 2024-06-12 21:11:04,000 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016c3>\n",
      "DEBUG    | 2024-06-12 21:11:04,001 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016c3>\n",
      "DEBUG    | 2024-06-12 21:11:04,002 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016c3>\n",
      "DEBUG    | 2024-06-12 21:11:04,003 | angr.engines.unicorn | Unicorn-engine is not enabled.\n",
      "DEBUG    | 2024-06-12 21:11:04,004 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016c3>\n",
      "DEBUG    | 2024-06-12 21:11:04,005 | angr.engines.vex.lifter | Cache hit IRSB of <Arch AMD64 (LE)> at 0x1016c3\n",
      "DEBUG    | 2024-06-12 21:11:04,006 | angr.engines.vex.heavy.heavy | IMark: 0x1016c3\n",
      "DEBUG    | 2024-06-12 21:11:04,007 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0x38, 8, Iend_LE) = <BV64 0x0>\n",
      "DEBUG    | 2024-06-12 21:11:04,008 | angr.engines.vex.heavy.heavy | IMark: 0x1016c7\n",
      "DEBUG    | 2024-06-12 21:11:04,009 | angr.engines.vex.heavy.heavy | IMark: 0x1016ca\n",
      "DEBUG    | 2024-06-12 21:11:04,009 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0x30, 8, Iend_LE) = <BV64 0x7fffffffffeff68>\n",
      "DEBUG    | 2024-06-12 21:11:04,014 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1015dc>\n",
      "DEBUG    | 2024-06-12 21:11:04,015 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0x30, 8, Iend_LE) = <BV64 0x7fffffffffeff60>\n",
      "DEBUG    | 2024-06-12 21:11:04,016 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | mem.load(0x7fffffffffeff60, 8, Iend_LE) = <BV64 0x1016cf>\n",
      "DEBUG    | 2024-06-12 21:11:04,016 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1015dc>\n",
      "DEBUG    | 2024-06-12 21:11:04,017 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1015dc>\n",
      "DEBUG    | 2024-06-12 21:11:04,018 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0x30, 8, Iend_LE) = <BV64 0x7fffffffffeff60>\n",
      "INFO     | 2024-06-12 21:11:04,019 | angr.engines.engine | Ticked state: <IRSB from 0x1016c3: 1 sat>\n",
      "INFO     | 2024-06-12 21:11:04,020 | angr.sim_manager | Stepping active of <SimulationManager with 1 active>\n",
      "DEBUG    | 2024-06-12 21:11:04,020 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1015dc>\n",
      "DEBUG    | 2024-06-12 21:11:04,021 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1015dc>\n",
      "DEBUG    | 2024-06-12 21:11:04,022 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1015dc>\n",
      "DEBUG    | 2024-06-12 21:11:04,022 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1015dc>\n",
      "DEBUG    | 2024-06-12 21:11:04,023 | angr.engines.vex.lifter | Creating IRSB of <Arch AMD64 (LE)> at 0x1015dc\n",
      "DEBUG    | 2024-06-12 21:11:04,026 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1015dc>\n",
      "DEBUG    | 2024-06-12 21:11:04,026 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1015dc>\n",
      "DEBUG    | 2024-06-12 21:11:04,027 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1015dc>\n",
      "DEBUG    | 2024-06-12 21:11:04,028 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1015dc>\n",
      "DEBUG    | 2024-06-12 21:11:04,028 | angr.engines.vex.lifter | Cache hit IRSB of <Arch AMD64 (LE)> at 0x1015dc\n",
      "DEBUG    | 2024-06-12 21:11:04,029 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1015dc>\n",
      "DEBUG    | 2024-06-12 21:11:04,030 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1015dc>\n",
      "DEBUG    | 2024-06-12 21:11:04,031 | angr.engines.vex.lifter | Cache hit IRSB of <Arch AMD64 (LE)> at 0x1015dc\n",
      "DEBUG    | 2024-06-12 21:11:04,031 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1015dc>\n",
      "DEBUG    | 2024-06-12 21:11:04,033 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1015dc>\n",
      "DEBUG    | 2024-06-12 21:11:04,033 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1015dc>\n",
      "DEBUG    | 2024-06-12 21:11:04,034 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1015dc>\n",
      "DEBUG    | 2024-06-12 21:11:04,034 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1015dc>\n",
      "DEBUG    | 2024-06-12 21:11:04,035 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1015dc>\n",
      "DEBUG    | 2024-06-12 21:11:04,036 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1015dc>\n",
      "DEBUG    | 2024-06-12 21:11:04,036 | angr.engines.unicorn | Unicorn-engine is not enabled.\n",
      "DEBUG    | 2024-06-12 21:11:04,037 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1015dc>\n",
      "DEBUG    | 2024-06-12 21:11:04,038 | angr.engines.vex.lifter | Cache hit IRSB of <Arch AMD64 (LE)> at 0x1015dc\n",
      "DEBUG    | 2024-06-12 21:11:04,038 | angr.engines.vex.heavy.heavy | IMark: 0x1015dc\n",
      "DEBUG    | 2024-06-12 21:11:04,039 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0x38, 8, Iend_LE) = <BV64 0x0>\n",
      "DEBUG    | 2024-06-12 21:11:04,040 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0x30, 8, Iend_LE) = <BV64 0x7fffffffffeff60>\n",
      "DEBUG    | 2024-06-12 21:11:04,041 | angr.engines.vex.heavy.heavy | IMark: 0x1015dd\n",
      "DEBUG    | 2024-06-12 21:11:04,042 | angr.engines.vex.heavy.heavy | IMark: 0x1015e0\n",
      "DEBUG    | 2024-06-12 21:11:04,044 | angr.engines.vex.heavy.heavy | IMark: 0x1015e4\n",
      "DEBUG    | 2024-06-12 21:11:04,048 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0x48, 8, Iend_LE) = <BV64 0xffffffffffffffd0>\n",
      "DEBUG    | 2024-06-12 21:11:04,049 | angr.engines.vex.heavy.heavy | IMark: 0x1015e8\n",
      "DEBUG    | 2024-06-12 21:11:04,049 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | mem.load(0x7fffffffffeff40, 8, Iend_LE) = <BV64 0xffffffffffffffd0>\n",
      "DEBUG    | 2024-06-12 21:11:04,050 | angr.engines.vex.heavy.heavy | IMark: 0x1015ec\n",
      "DEBUG    | 2024-06-12 21:11:04,052 | angr.engines.vex.heavy.heavy | IMark: 0x1015ef\n",
      "DEBUG    | 2024-06-12 21:11:04,053 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101060>\n",
      "DEBUG    | 2024-06-12 21:11:04,054 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0x30, 8, Iend_LE) = <BV64 0x7fffffffffeff30>\n",
      "DEBUG    | 2024-06-12 21:11:04,055 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | mem.load(0x7fffffffffeff30, 8, Iend_LE) = <BV64 0x1015f4>\n",
      "DEBUG    | 2024-06-12 21:11:04,056 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101060>\n",
      "DEBUG    | 2024-06-12 21:11:04,057 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101060>\n",
      "DEBUG    | 2024-06-12 21:11:04,057 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0x30, 8, Iend_LE) = <BV64 0x7fffffffffeff30>\n",
      "INFO     | 2024-06-12 21:11:04,058 | angr.engines.engine | Ticked state: <IRSB from 0x1015dc: 1 sat>\n",
      "INFO     | 2024-06-12 21:11:04,059 | angr.sim_manager | Stepping active of <SimulationManager with 1 active>\n",
      "DEBUG    | 2024-06-12 21:11:04,060 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101060>\n",
      "DEBUG    | 2024-06-12 21:11:04,061 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101060>\n",
      "DEBUG    | 2024-06-12 21:11:04,061 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101060>\n",
      "DEBUG    | 2024-06-12 21:11:04,062 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101060>\n",
      "DEBUG    | 2024-06-12 21:11:04,063 | angr.engines.vex.lifter | Creating IRSB of <Arch AMD64 (LE)> at 0x101060\n",
      "DEBUG    | 2024-06-12 21:11:04,064 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101060>\n",
      "DEBUG    | 2024-06-12 21:11:04,065 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101060>\n",
      "DEBUG    | 2024-06-12 21:11:04,066 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101060>\n",
      "DEBUG    | 2024-06-12 21:11:04,068 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101060>\n",
      "DEBUG    | 2024-06-12 21:11:04,069 | angr.engines.vex.lifter | Cache hit IRSB of <Arch AMD64 (LE)> at 0x101060\n",
      "DEBUG    | 2024-06-12 21:11:04,069 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101060>\n",
      "DEBUG    | 2024-06-12 21:11:04,071 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101060>\n",
      "DEBUG    | 2024-06-12 21:11:04,076 | angr.engines.vex.lifter | Cache hit IRSB of <Arch AMD64 (LE)> at 0x101060\n",
      "DEBUG    | 2024-06-12 21:11:04,077 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101060>\n",
      "DEBUG    | 2024-06-12 21:11:04,078 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101060>\n",
      "DEBUG    | 2024-06-12 21:11:04,079 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101060>\n",
      "DEBUG    | 2024-06-12 21:11:04,079 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101060>\n",
      "DEBUG    | 2024-06-12 21:11:04,080 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101060>\n",
      "DEBUG    | 2024-06-12 21:11:04,080 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101060>\n",
      "DEBUG    | 2024-06-12 21:11:04,081 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101060>\n",
      "DEBUG    | 2024-06-12 21:11:04,081 | angr.engines.unicorn | Unicorn-engine is not enabled.\n",
      "DEBUG    | 2024-06-12 21:11:04,082 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101060>\n",
      "DEBUG    | 2024-06-12 21:11:04,082 | angr.engines.vex.lifter | Cache hit IRSB of <Arch AMD64 (LE)> at 0x101060\n",
      "DEBUG    | 2024-06-12 21:11:04,085 | angr.engines.vex.heavy.heavy | IMark: 0x101060\n",
      "DEBUG    | 2024-06-12 21:11:04,086 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | mem.load(0x104030, 8, Iend_LE) = <BV64 0x200020>\n",
      "DEBUG    | 2024-06-12 21:11:04,087 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0x30, 8, Iend_LE) = <BV64 0x7fffffffffeff30>\n",
      "INFO     | 2024-06-12 21:11:04,088 | angr.engines.engine | Ticked state: <IRSB from 0x101060: 1 sat>\n",
      "INFO     | 2024-06-12 21:11:04,088 | angr.sim_manager | Stepping active of <SimulationManager with 1 active>\n",
      "DEBUG    | 2024-06-12 21:11:04,089 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x200020>\n",
      "DEBUG    | 2024-06-12 21:11:04,090 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x200020>\n",
      "DEBUG    | 2024-06-12 21:11:04,091 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x200020>\n",
      "DEBUG    | 2024-06-12 21:11:04,091 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x200020>\n",
      "DEBUG    | 2024-06-12 21:11:04,092 | angr.engines.vex.lifter | Creating IRSB of <Arch AMD64 (LE)> at 0x200020\n",
      "DEBUG    | 2024-06-12 21:11:04,095 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x200020>\n",
      "DEBUG    | 2024-06-12 21:11:04,096 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x200020>\n",
      "DEBUG    | 2024-06-12 21:11:04,096 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x200020>\n",
      "DEBUG    | 2024-06-12 21:11:04,097 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x200020>\n",
      "DEBUG    | 2024-06-12 21:11:04,098 | angr.engines.vex.lifter | Cache hit IRSB of <Arch AMD64 (LE)> at 0x200020\n",
      "DEBUG    | 2024-06-12 21:11:04,098 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x200020>\n",
      "DEBUG    | 2024-06-12 21:11:04,099 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x200020>\n",
      "DEBUG    | 2024-06-12 21:11:04,100 | angr.engines.vex.lifter | Cache hit IRSB of <Arch AMD64 (LE)> at 0x200020\n",
      "DEBUG    | 2024-06-12 21:11:04,100 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x200020>\n",
      "DEBUG    | 2024-06-12 21:11:04,102 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x200020>\n",
      "DEBUG    | 2024-06-12 21:11:04,102 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x200020>\n",
      "DEBUG    | 2024-06-12 21:11:04,103 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x200020>\n",
      "DEBUG    | 2024-06-12 21:11:04,104 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x200020>\n",
      "DEBUG    | 2024-06-12 21:11:04,106 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x200020>\n",
      "DEBUG    | 2024-06-12 21:11:04,107 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x200020>\n",
      "DEBUG    | 2024-06-12 21:11:04,108 | angr.engines.hook | Running <SimProcedure strlen> (originally at None)\n",
      "DEBUG    | 2024-06-12 21:11:04,108 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x200020>\n",
      "DEBUG    | 2024-06-12 21:11:04,109 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x200020>\n",
      "DEBUG    | 2024-06-12 21:11:04,109 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x200020>\n",
      "DEBUG    | 2024-06-12 21:11:04,110 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0x48, 8, Iend_LE) = <BV64 0xffffffffffffffd0>\n",
      "DEBUG    | 2024-06-12 21:11:04,110 | angr.sim_procedure | Executing strlen with [<BV64 0xffffffffffffffd0>], {}\n",
      "DEBUG    | 2024-06-12 21:11:04,111 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x200020>\n",
      "WARNING  | 2024-06-12 21:11:04,111 | angr.storage.memory_mixins.default_filler_mixin | Filling memory at 0xffffffffffffffd0 with 32 unconstrained bytes referenced from 0x200020 (strlen+0x0 in extern-address space (0x20))\n",
      "DEBUG    | 2024-06-12 21:11:04,112 | angr.state_plugins.solver | Creating new unconstrained BV named mem_ffffffffffffffd0\n",
      "DEBUG    | 2024-06-12 21:11:04,112 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x200020>\n",
      "WARNING  | 2024-06-12 21:11:04,114 | angr.storage.memory_mixins.default_filler_mixin | Filling memory at 0xfffffffffffffff8 with 8 unconstrained bytes referenced from 0x200020 (strlen+0x0 in extern-address space (0x20))\n",
      "DEBUG    | 2024-06-12 21:11:04,114 | angr.state_plugins.solver | Creating new unconstrained BV named mem_fffffffffffffff8\n",
      "DEBUG    | 2024-06-12 21:11:04,115 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x200020>\n",
      "WARNING  | 2024-06-12 21:11:04,116 | angr.storage.memory_mixins.default_filler_mixin | Filling memory at 0x0 with 81 unconstrained bytes referenced from 0x200020 (strlen+0x0 in extern-address space (0x20))\n",
      "DEBUG    | 2024-06-12 21:11:04,116 | angr.state_plugins.solver | Creating new unconstrained BV named mem_0\n",
      "DEBUG    | 2024-06-12 21:11:04,117 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | mem.load(0xffffffffffffffd0, 129, Iend_BE) = <BV1032 mem_ffffffffffffffd0_2226_256{UNINITIALIZED} .. 0xc000000000 .. mem_fffffffffffffff8_2227_64{UNINITIALIZED} .. mem_0_2228_648{UNINITIALIZED}>\n",
      "DEBUG    | 2024-06-12 21:11:04,131 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0x30, 8, Iend_LE) = <BV64 0x7fffffffffeff30>\n",
      "DEBUG    | 2024-06-12 21:11:04,132 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | mem.load(0x7fffffffffeff30, 8, Iend_LE) = <BV64 0x1015f4>\n",
      "DEBUG    | 2024-06-12 21:11:04,133 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0x30, 8, Iend_LE) = <BV64 0x7fffffffffeff30>\n",
      "DEBUG    | 2024-06-12 21:11:04,135 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0x30, 8, Iend_LE) = <BV64 0x7fffffffffeff38>\n",
      "DEBUG    | 2024-06-12 21:11:04,136 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0x30, 8, Iend_LE) = <BV64 0x7fffffffffeff38>\n",
      "INFO     | 2024-06-12 21:11:04,174 | angr.engines.engine | Ticked state: <SimProcedure strlen from 0x200020: 1 sat>\n",
      "INFO     | 2024-06-12 21:11:04,175 | angr.sim_manager | Stepping active of <SimulationManager with 1 active>\n",
      "DEBUG    | 2024-06-12 21:11:04,176 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1015f4>\n",
      "DEBUG    | 2024-06-12 21:11:04,176 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1015f4>\n",
      "DEBUG    | 2024-06-12 21:11:04,177 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1015f4>\n",
      "DEBUG    | 2024-06-12 21:11:04,178 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1015f4>\n",
      "DEBUG    | 2024-06-12 21:11:04,178 | angr.engines.vex.lifter | Creating IRSB of <Arch AMD64 (LE)> at 0x1015f4\n",
      "DEBUG    | 2024-06-12 21:11:04,180 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1015f4>\n",
      "DEBUG    | 2024-06-12 21:11:04,181 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1015f4>\n",
      "DEBUG    | 2024-06-12 21:11:04,182 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1015f4>\n",
      "DEBUG    | 2024-06-12 21:11:04,183 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1015f4>\n",
      "DEBUG    | 2024-06-12 21:11:04,184 | angr.engines.vex.lifter | Cache hit IRSB of <Arch AMD64 (LE)> at 0x1015f4\n",
      "DEBUG    | 2024-06-12 21:11:04,184 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1015f4>\n",
      "DEBUG    | 2024-06-12 21:11:04,185 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1015f4>\n",
      "DEBUG    | 2024-06-12 21:11:04,186 | angr.engines.vex.lifter | Cache hit IRSB of <Arch AMD64 (LE)> at 0x1015f4\n",
      "DEBUG    | 2024-06-12 21:11:04,187 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1015f4>\n",
      "DEBUG    | 2024-06-12 21:11:04,188 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1015f4>\n",
      "DEBUG    | 2024-06-12 21:11:04,189 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1015f4>\n",
      "DEBUG    | 2024-06-12 21:11:04,192 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1015f4>\n",
      "DEBUG    | 2024-06-12 21:11:04,193 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1015f4>\n",
      "INFO     | 2024-06-12 21:11:04,193 | angr.analyses.veritesting | Static symbolic execution starts at 0x1015f4\n",
      "DEBUG    | 2024-06-12 21:11:04,194 | angr.analyses.veritesting | The execution will terminate at the following addresses: [  ]\n",
      "DEBUG    | 2024-06-12 21:11:04,194 | angr.analyses.veritesting | A loop will be unrolled by a maximum of 10 times.\n",
      "DEBUG    | 2024-06-12 21:11:04,195 | angr.analyses.veritesting | Function inlining is disabled.\n",
      "DEBUG    | 2024-06-12 21:11:04,196 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1015f4>\n",
      "DEBUG    | 2024-06-12 21:11:04,197 | angr.analyses.veritesting | Merge points: ['0x101040']\n",
      "DEBUG    | 2024-06-12 21:11:04,198 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1015f4>\n",
      "DEBUG    | 2024-06-12 21:11:04,199 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1015f4>\n",
      "DEBUG    | 2024-06-12 21:11:04,198 | angr.analyses.veritesting | Steps <SimulationManager with 1 active> with 1 active states: [ [<SimState @ 0x1015f4>] ]\n",
      "DEBUG    | 2024-06-12 21:11:04,200 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1015f4>\n",
      "DEBUG    | 2024-06-12 21:11:04,201 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1015f4>\n",
      "DEBUG    | 2024-06-12 21:11:04,201 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1015f4>\n",
      "DEBUG    | 2024-06-12 21:11:04,202 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1015f4>\n",
      "DEBUG    | 2024-06-12 21:11:04,202 | angr.engines.vex.lifter | Cache hit IRSB of <Arch AMD64 (LE)> at 0x1015f4\n",
      "DEBUG    | 2024-06-12 21:11:04,203 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1015f4>\n",
      "DEBUG    | 2024-06-12 21:11:04,204 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1015f4>\n",
      "DEBUG    | 2024-06-12 21:11:04,205 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1015f4>\n",
      "DEBUG    | 2024-06-12 21:11:04,205 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1015f4>\n",
      "DEBUG    | 2024-06-12 21:11:04,206 | angr.engines.vex.lifter | Cache hit IRSB of <Arch AMD64 (LE)> at 0x1015f4\n",
      "DEBUG    | 2024-06-12 21:11:04,207 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1015f4>\n",
      "DEBUG    | 2024-06-12 21:11:04,208 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1015f4>\n",
      "DEBUG    | 2024-06-12 21:11:04,208 | angr.engines.vex.lifter | Cache hit IRSB of <Arch AMD64 (LE)> at 0x1015f4\n",
      "DEBUG    | 2024-06-12 21:11:04,209 | angr.analyses.veritesting | ... accepted\n",
      "INFO     | 2024-06-12 21:11:04,209 | angr.sim_manager | Stepping active of <SimulationManager with 1 active>\n",
      "DEBUG    | 2024-06-12 21:11:04,210 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1015f4>\n",
      "DEBUG    | 2024-06-12 21:11:04,211 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1015f4>\n",
      "DEBUG    | 2024-06-12 21:11:04,212 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1015f4>\n",
      "DEBUG    | 2024-06-12 21:11:04,214 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1015f4>\n",
      "DEBUG    | 2024-06-12 21:11:04,215 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1015f4>\n",
      "DEBUG    | 2024-06-12 21:11:04,216 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1015f4>\n",
      "DEBUG    | 2024-06-12 21:11:04,216 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1015f4>\n",
      "DEBUG    | 2024-06-12 21:11:04,217 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1015f4>\n",
      "DEBUG    | 2024-06-12 21:11:04,218 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1015f4>\n",
      "DEBUG    | 2024-06-12 21:11:04,219 | angr.engines.unicorn | Unicorn-engine is not enabled.\n",
      "DEBUG    | 2024-06-12 21:11:04,220 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1015f4>\n",
      "DEBUG    | 2024-06-12 21:11:04,221 | angr.engines.vex.heavy.heavy | IMark: 0x1015f4\n",
      "DEBUG    | 2024-06-12 21:11:04,222 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0x38, 8, Iend_LE) = <BV64 0x7fffffffffeff58>\n",
      "DEBUG    | 2024-06-12 21:11:04,223 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0x10, 8, Iend_LE) = <BV64 strlen_2229_64>\n",
      "DEBUG    | 2024-06-12 21:11:04,235 | angr.engines.vex.heavy.heavy | IMark: 0x1015f7\n",
      "DEBUG    | 2024-06-12 21:11:04,236 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | mem.load(0x7fffffffffeff54, 4, Iend_LE) = <BV32 strlen_2229_64[31:0]>\n",
      "DEBUG    | 2024-06-12 21:11:04,239 | angr.engines.vex.heavy.heavy | IMark: 0x1015fb\n",
      "DEBUG    | 2024-06-12 21:11:04,241 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1015fb>\n",
      "DEBUG    | 2024-06-12 21:11:04,242 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0x30, 8, Iend_LE) = <BV64 0x7fffffffffeff38>\n",
      "DEBUG    | 2024-06-12 21:11:04,263 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0x30, 8, Iend_LE) = <BV64 0x7fffffffffeff38>\n",
      "INFO     | 2024-06-12 21:11:04,289 | angr.engines.engine | Ticked state: <IRSB from 0x1015f4: 2 sat>\n",
      "DEBUG    | 2024-06-12 21:11:04,290 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101625>\n",
      "DEBUG    | 2024-06-12 21:11:04,291 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101625>\n",
      "DEBUG    | 2024-06-12 21:11:04,292 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1015fd>\n",
      "DEBUG    | 2024-06-12 21:11:04,293 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1015fd>\n",
      "DEBUG    | 2024-06-12 21:11:04,294 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101625>\n",
      "DEBUG    | 2024-06-12 21:11:04,295 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101625>\n",
      "DEBUG    | 2024-06-12 21:11:04,296 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1015fd>\n",
      "DEBUG    | 2024-06-12 21:11:04,296 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1015fd>\n",
      "DEBUG    | 2024-06-12 21:11:04,299 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101625>\n",
      "DEBUG    | 2024-06-12 21:11:04,300 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101625>\n",
      "DEBUG    | 2024-06-12 21:11:04,301 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1015fd>\n",
      "DEBUG    | 2024-06-12 21:11:04,302 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1015fd>\n",
      "DEBUG    | 2024-06-12 21:11:04,299 | angr.analyses.veritesting | Steps <SimulationManager with 2 active> with 2 active states: [ [<SimState @ 0x101625>, <SimState @ 0x1015fd>] ]\n",
      "DEBUG    | 2024-06-12 21:11:04,304 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101625>\n",
      "DEBUG    | 2024-06-12 21:11:04,305 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101625>\n",
      "DEBUG    | 2024-06-12 21:11:04,306 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101625>\n",
      "DEBUG    | 2024-06-12 21:11:04,308 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101625>\n",
      "DEBUG    | 2024-06-12 21:11:04,310 | angr.engines.vex.lifter | Creating IRSB of <Arch AMD64 (LE)> at 0x101625\n",
      "DEBUG    | 2024-06-12 21:11:04,312 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101625>\n",
      "DEBUG    | 2024-06-12 21:11:04,313 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101625>\n",
      "DEBUG    | 2024-06-12 21:11:04,314 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101625>\n",
      "DEBUG    | 2024-06-12 21:11:04,314 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101625>\n",
      "DEBUG    | 2024-06-12 21:11:04,315 | angr.engines.vex.lifter | Cache hit IRSB of <Arch AMD64 (LE)> at 0x101625\n",
      "DEBUG    | 2024-06-12 21:11:04,316 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1015fd>\n",
      "DEBUG    | 2024-06-12 21:11:04,317 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1015fd>\n",
      "DEBUG    | 2024-06-12 21:11:04,317 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1015fd>\n",
      "DEBUG    | 2024-06-12 21:11:04,318 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1015fd>\n",
      "DEBUG    | 2024-06-12 21:11:04,321 | angr.engines.vex.lifter | Creating IRSB of <Arch AMD64 (LE)> at 0x1015fd\n",
      "DEBUG    | 2024-06-12 21:11:04,322 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1015fd>\n",
      "DEBUG    | 2024-06-12 21:11:04,322 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1015fd>\n",
      "DEBUG    | 2024-06-12 21:11:04,323 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1015fd>\n",
      "DEBUG    | 2024-06-12 21:11:04,324 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1015fd>\n",
      "DEBUG    | 2024-06-12 21:11:04,324 | angr.engines.vex.lifter | Cache hit IRSB of <Arch AMD64 (LE)> at 0x1015fd\n",
      "DEBUG    | 2024-06-12 21:11:04,325 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101625>\n",
      "DEBUG    | 2024-06-12 21:11:04,326 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101625>\n",
      "DEBUG    | 2024-06-12 21:11:04,327 | angr.engines.vex.lifter | Cache hit IRSB of <Arch AMD64 (LE)> at 0x101625\n",
      "DEBUG    | 2024-06-12 21:11:04,328 | angr.analyses.veritesting | ... accepted\n",
      "INFO     | 2024-06-12 21:11:04,329 | angr.sim_manager | Stepping active of <SimulationManager with 1 active, 1 deviated>\n",
      "DEBUG    | 2024-06-12 21:11:04,330 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101625>\n",
      "DEBUG    | 2024-06-12 21:11:04,330 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101625>\n",
      "DEBUG    | 2024-06-12 21:11:04,331 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101625>\n",
      "DEBUG    | 2024-06-12 21:11:04,332 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101625>\n",
      "DEBUG    | 2024-06-12 21:11:04,333 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101625>\n",
      "DEBUG    | 2024-06-12 21:11:04,334 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101625>\n",
      "DEBUG    | 2024-06-12 21:11:04,336 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101625>\n",
      "DEBUG    | 2024-06-12 21:11:04,336 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101625>\n",
      "DEBUG    | 2024-06-12 21:11:04,337 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101625>\n",
      "DEBUG    | 2024-06-12 21:11:04,338 | angr.engines.unicorn | Unicorn-engine is not enabled.\n",
      "DEBUG    | 2024-06-12 21:11:04,338 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101625>\n",
      "DEBUG    | 2024-06-12 21:11:04,339 | angr.engines.vex.heavy.heavy | IMark: 0x101625\n",
      "DEBUG    | 2024-06-12 21:11:04,340 | angr.engines.vex.heavy.heavy | IMark: 0x101626\n",
      "DEBUG    | 2024-06-12 21:11:04,341 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0x38, 8, Iend_LE) = <BV64 0x7fffffffffeff58>\n",
      "DEBUG    | 2024-06-12 21:11:04,342 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | mem.load(0x7fffffffffeff58, 8, Iend_LE) = <BV64 0x0>\n",
      "DEBUG    | 2024-06-12 21:11:04,344 | angr.engines.vex.heavy.heavy | IMark: 0x101627\n",
      "DEBUG    | 2024-06-12 21:11:04,344 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | mem.load(0x7fffffffffeff60, 8, Iend_LE) = <BV64 0x1016cf>\n",
      "DEBUG    | 2024-06-12 21:11:04,346 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0x30, 8, Iend_LE) = <BV64 0x7fffffffffeff68>\n",
      "DEBUG    | 2024-06-12 21:11:04,347 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0x30, 8, Iend_LE) = <BV64 0x7fffffffffeff68>\n",
      "INFO     | 2024-06-12 21:11:04,348 | angr.engines.engine | Ticked state: <IRSB from 0x101625: 1 sat>\n",
      "DEBUG    | 2024-06-12 21:11:04,349 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016cf>\n",
      "DEBUG    | 2024-06-12 21:11:04,350 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016cf>\n",
      "INFO     | 2024-06-12 21:11:04,351 | angr.analyses.veritesting | Returning new paths: (successful: 0, deadended: 0, errored: 0, deviated: 2)\n",
      "INFO     | 2024-06-12 21:11:04,352 | angr.sim_manager | Stepping active of <SimulationManager with 2 active>\n",
      "DEBUG    | 2024-06-12 21:11:04,352 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1015fd>\n",
      "DEBUG    | 2024-06-12 21:11:04,353 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1015fd>\n",
      "DEBUG    | 2024-06-12 21:11:04,354 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1015fd>\n",
      "DEBUG    | 2024-06-12 21:11:04,355 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1015fd>\n",
      "DEBUG    | 2024-06-12 21:11:04,355 | angr.engines.vex.lifter | Cache hit IRSB of <Arch AMD64 (LE)> at 0x1015fd\n",
      "DEBUG    | 2024-06-12 21:11:04,356 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1015fd>\n",
      "DEBUG    | 2024-06-12 21:11:04,357 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1015fd>\n",
      "DEBUG    | 2024-06-12 21:11:04,357 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1015fd>\n",
      "DEBUG    | 2024-06-12 21:11:04,358 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1015fd>\n",
      "DEBUG    | 2024-06-12 21:11:04,359 | angr.engines.vex.lifter | Cache hit IRSB of <Arch AMD64 (LE)> at 0x1015fd\n",
      "DEBUG    | 2024-06-12 21:11:04,359 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1015fd>\n",
      "DEBUG    | 2024-06-12 21:11:04,360 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1015fd>\n",
      "DEBUG    | 2024-06-12 21:11:04,361 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1015fd>\n",
      "DEBUG    | 2024-06-12 21:11:04,362 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1015fd>\n",
      "DEBUG    | 2024-06-12 21:11:04,362 | angr.engines.vex.lifter | Cache hit IRSB of <Arch AMD64 (LE)> at 0x1015fd\n",
      "DEBUG    | 2024-06-12 21:11:04,363 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1015fd>\n",
      "DEBUG    | 2024-06-12 21:11:04,364 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1015fd>\n",
      "DEBUG    | 2024-06-12 21:11:04,367 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1015fd>\n",
      "DEBUG    | 2024-06-12 21:11:04,368 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1015fd>\n",
      "DEBUG    | 2024-06-12 21:11:04,368 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1015fd>\n",
      "DEBUG    | 2024-06-12 21:11:04,369 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1015fd>\n",
      "DEBUG    | 2024-06-12 21:11:04,370 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1015fd>\n",
      "DEBUG    | 2024-06-12 21:11:04,373 | angr.engines.unicorn | Unicorn-engine is not enabled.\n",
      "DEBUG    | 2024-06-12 21:11:04,374 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1015fd>\n",
      "DEBUG    | 2024-06-12 21:11:04,375 | angr.engines.vex.lifter | Cache hit IRSB of <Arch AMD64 (LE)> at 0x1015fd\n",
      "DEBUG    | 2024-06-12 21:11:04,376 | angr.engines.vex.lifter | Creating IRSB of <Arch AMD64 (LE)> at 0x1015fd\n",
      "DEBUG    | 2024-06-12 21:11:04,379 | angr.engines.vex.heavy.heavy | IMark: 0x1015fd\n",
      "DEBUG    | 2024-06-12 21:11:04,381 | angr.engines.vex.heavy.heavy | IMark: 0x101604\n",
      "DEBUG    | 2024-06-12 21:11:04,383 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0x30, 8, Iend_LE) = <BV64 0x7fffffffffeff38>\n",
      "INFO     | 2024-06-12 21:11:04,384 | angr.engines.engine | Ticked state: <IRSB from 0x1015fd: 1 sat>\n",
      "DEBUG    | 2024-06-12 21:11:04,385 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016cf>\n",
      "DEBUG    | 2024-06-12 21:11:04,386 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016cf>\n",
      "DEBUG    | 2024-06-12 21:11:04,388 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016cf>\n",
      "DEBUG    | 2024-06-12 21:11:04,389 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016cf>\n",
      "DEBUG    | 2024-06-12 21:11:04,390 | angr.engines.vex.lifter | Creating IRSB of <Arch AMD64 (LE)> at 0x1016cf\n",
      "DEBUG    | 2024-06-12 21:11:04,392 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016cf>\n",
      "DEBUG    | 2024-06-12 21:11:04,393 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016cf>\n",
      "DEBUG    | 2024-06-12 21:11:04,395 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016cf>\n",
      "DEBUG    | 2024-06-12 21:11:04,397 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016cf>\n",
      "DEBUG    | 2024-06-12 21:11:04,398 | angr.engines.vex.lifter | Cache hit IRSB of <Arch AMD64 (LE)> at 0x1016cf\n",
      "DEBUG    | 2024-06-12 21:11:04,399 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016cf>\n",
      "DEBUG    | 2024-06-12 21:11:04,401 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016cf>\n",
      "DEBUG    | 2024-06-12 21:11:04,402 | angr.engines.vex.lifter | Cache hit IRSB of <Arch AMD64 (LE)> at 0x1016cf\n",
      "DEBUG    | 2024-06-12 21:11:04,402 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016cf>\n",
      "DEBUG    | 2024-06-12 21:11:04,404 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016cf>\n",
      "DEBUG    | 2024-06-12 21:11:04,405 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016cf>\n",
      "DEBUG    | 2024-06-12 21:11:04,406 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016cf>\n",
      "DEBUG    | 2024-06-12 21:11:04,406 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016cf>\n",
      "DEBUG    | 2024-06-12 21:11:04,407 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016cf>\n",
      "DEBUG    | 2024-06-12 21:11:04,408 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016cf>\n",
      "DEBUG    | 2024-06-12 21:11:04,408 | angr.engines.unicorn | Unicorn-engine is not enabled.\n",
      "DEBUG    | 2024-06-12 21:11:04,409 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016cf>\n",
      "DEBUG    | 2024-06-12 21:11:04,409 | angr.engines.vex.lifter | Cache hit IRSB of <Arch AMD64 (LE)> at 0x1016cf\n",
      "DEBUG    | 2024-06-12 21:11:04,410 | angr.engines.vex.heavy.heavy | IMark: 0x1016cf\n",
      "DEBUG    | 2024-06-12 21:11:04,411 | angr.engines.vex.heavy.heavy | IMark: 0x1016d4\n",
      "DEBUG    | 2024-06-12 21:11:04,412 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0x30, 8, Iend_LE) = <BV64 0x7fffffffffeff68>\n",
      "DEBUG    | 2024-06-12 21:11:04,413 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x10128a>\n",
      "DEBUG    | 2024-06-12 21:11:04,414 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0x30, 8, Iend_LE) = <BV64 0x7fffffffffeff60>\n",
      "DEBUG    | 2024-06-12 21:11:04,415 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | mem.load(0x7fffffffffeff60, 8, Iend_LE) = <BV64 0x1016d9>\n",
      "DEBUG    | 2024-06-12 21:11:04,416 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x10128a>\n",
      "DEBUG    | 2024-06-12 21:11:04,417 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x10128a>\n",
      "DEBUG    | 2024-06-12 21:11:04,418 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0x30, 8, Iend_LE) = <BV64 0x7fffffffffeff60>\n",
      "INFO     | 2024-06-12 21:11:04,418 | angr.engines.engine | Ticked state: <IRSB from 0x1016cf: 1 sat>\n",
      "INFO     | 2024-06-12 21:11:04,419 | angr.sim_manager | Stepping active of <SimulationManager with 2 active>\n",
      "DEBUG    | 2024-06-12 21:11:04,420 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101607>\n",
      "DEBUG    | 2024-06-12 21:11:04,420 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101607>\n",
      "DEBUG    | 2024-06-12 21:11:04,421 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101607>\n",
      "DEBUG    | 2024-06-12 21:11:04,422 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101607>\n",
      "DEBUG    | 2024-06-12 21:11:04,422 | angr.engines.vex.lifter | Creating IRSB of <Arch AMD64 (LE)> at 0x101607\n",
      "DEBUG    | 2024-06-12 21:11:04,425 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101607>\n",
      "DEBUG    | 2024-06-12 21:11:04,425 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101607>\n",
      "DEBUG    | 2024-06-12 21:11:04,426 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101607>\n",
      "DEBUG    | 2024-06-12 21:11:04,427 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101607>\n",
      "DEBUG    | 2024-06-12 21:11:04,427 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101607>\n",
      "DEBUG    | 2024-06-12 21:11:04,428 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x101607>\n",
      "DEBUG    | 2024-06-12 21:11:04,429 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x10128a>\n",
      "DEBUG    | 2024-06-12 21:11:04,429 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x10128a>\n",
      "DEBUG    | 2024-06-12 21:11:04,430 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x10128a>\n",
      "DEBUG    | 2024-06-12 21:11:04,431 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x10128a>\n",
      "DEBUG    | 2024-06-12 21:11:04,431 | angr.engines.vex.lifter | Creating IRSB of <Arch AMD64 (LE)> at 0x10128a\n",
      "DEBUG    | 2024-06-12 21:11:04,436 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x10128a>\n",
      "DEBUG    | 2024-06-12 21:11:04,437 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x10128a>\n",
      "DEBUG    | 2024-06-12 21:11:04,438 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x10128a>\n",
      "DEBUG    | 2024-06-12 21:11:04,438 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x10128a>\n",
      "DEBUG    | 2024-06-12 21:11:04,439 | angr.engines.vex.lifter | Cache hit IRSB of <Arch AMD64 (LE)> at 0x10128a\n",
      "DEBUG    | 2024-06-12 21:11:04,440 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x10128a>\n",
      "DEBUG    | 2024-06-12 21:11:04,440 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x10128a>\n",
      "DEBUG    | 2024-06-12 21:11:04,441 | angr.engines.vex.lifter | Cache hit IRSB of <Arch AMD64 (LE)> at 0x10128a\n",
      "DEBUG    | 2024-06-12 21:11:04,442 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x10128a>\n",
      "DEBUG    | 2024-06-12 21:11:04,443 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x10128a>\n",
      "DEBUG    | 2024-06-12 21:11:04,443 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x10128a>\n",
      "DEBUG    | 2024-06-12 21:11:04,444 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x10128a>\n",
      "DEBUG    | 2024-06-12 21:11:04,444 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x10128a>\n",
      "DEBUG    | 2024-06-12 21:11:04,445 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x10128a>\n",
      "DEBUG    | 2024-06-12 21:11:04,445 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x10128a>\n",
      "DEBUG    | 2024-06-12 21:11:04,446 | angr.engines.unicorn | Unicorn-engine is not enabled.\n",
      "DEBUG    | 2024-06-12 21:11:04,446 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x10128a>\n",
      "DEBUG    | 2024-06-12 21:11:04,447 | angr.engines.vex.lifter | Cache hit IRSB of <Arch AMD64 (LE)> at 0x10128a\n",
      "DEBUG    | 2024-06-12 21:11:04,447 | angr.engines.vex.heavy.heavy | IMark: 0x10128a\n",
      "DEBUG    | 2024-06-12 21:11:04,448 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0x38, 8, Iend_LE) = <BV64 0x0>\n",
      "DEBUG    | 2024-06-12 21:11:04,449 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0x30, 8, Iend_LE) = <BV64 0x7fffffffffeff60>\n",
      "DEBUG    | 2024-06-12 21:11:04,450 | angr.engines.vex.heavy.heavy | IMark: 0x10128b\n",
      "DEBUG    | 2024-06-12 21:11:04,451 | angr.engines.vex.heavy.heavy | IMark: 0x10128e\n",
      "DEBUG    | 2024-06-12 21:11:04,451 | angr.engines.vex.heavy.heavy | IMark: 0x10128f\n",
      "DEBUG    | 2024-06-12 21:11:04,452 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | mem.load(0x7fffffffffeff58, 8, Iend_LE) = <BV64 0x0>\n",
      "DEBUG    | 2024-06-12 21:11:04,453 | angr.engines.vex.heavy.heavy | IMark: 0x101290\n",
      "DEBUG    | 2024-06-12 21:11:04,454 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | mem.load(0x7fffffffffeff60, 8, Iend_LE) = <BV64 0x1016d9>\n",
      "DEBUG    | 2024-06-12 21:11:04,455 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0x30, 8, Iend_LE) = <BV64 0x7fffffffffeff68>\n",
      "DEBUG    | 2024-06-12 21:11:04,456 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0x30, 8, Iend_LE) = <BV64 0x7fffffffffeff68>\n",
      "INFO     | 2024-06-12 21:11:04,457 | angr.engines.engine | Ticked state: <IRSB from 0x10128a: 1 sat>\n",
      "INFO     | 2024-06-12 21:11:04,458 | angr.sim_manager | Stepping active of <SimulationManager with 1 active, 1 avoid>\n",
      "DEBUG    | 2024-06-12 21:11:04,459 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016d9>\n",
      "DEBUG    | 2024-06-12 21:11:04,460 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016d9>\n",
      "DEBUG    | 2024-06-12 21:11:04,461 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016d9>\n",
      "DEBUG    | 2024-06-12 21:11:04,461 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016d9>\n",
      "DEBUG    | 2024-06-12 21:11:04,462 | angr.engines.vex.lifter | Creating IRSB of <Arch AMD64 (LE)> at 0x1016d9\n",
      "DEBUG    | 2024-06-12 21:11:04,468 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016d9>\n",
      "DEBUG    | 2024-06-12 21:11:04,469 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016d9>\n",
      "DEBUG    | 2024-06-12 21:11:04,470 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016d9>\n",
      "DEBUG    | 2024-06-12 21:11:04,470 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016d9>\n",
      "DEBUG    | 2024-06-12 21:11:04,470 | angr.engines.vex.lifter | Cache hit IRSB of <Arch AMD64 (LE)> at 0x1016d9\n",
      "DEBUG    | 2024-06-12 21:11:04,471 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016d9>\n",
      "DEBUG    | 2024-06-12 21:11:04,472 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016d9>\n",
      "DEBUG    | 2024-06-12 21:11:04,472 | angr.engines.vex.lifter | Cache hit IRSB of <Arch AMD64 (LE)> at 0x1016d9\n",
      "DEBUG    | 2024-06-12 21:11:04,473 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016d9>\n",
      "DEBUG    | 2024-06-12 21:11:04,474 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016d9>\n",
      "DEBUG    | 2024-06-12 21:11:04,475 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016d9>\n",
      "DEBUG    | 2024-06-12 21:11:04,475 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016d9>\n",
      "DEBUG    | 2024-06-12 21:11:04,476 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016d9>\n",
      "DEBUG    | 2024-06-12 21:11:04,476 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016d9>\n",
      "DEBUG    | 2024-06-12 21:11:04,477 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016d9>\n",
      "DEBUG    | 2024-06-12 21:11:04,477 | angr.engines.unicorn | Unicorn-engine is not enabled.\n",
      "DEBUG    | 2024-06-12 21:11:04,478 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x1016d9>\n",
      "DEBUG    | 2024-06-12 21:11:04,478 | angr.engines.vex.lifter | Cache hit IRSB of <Arch AMD64 (LE)> at 0x1016d9\n",
      "DEBUG    | 2024-06-12 21:11:04,479 | angr.engines.vex.heavy.heavy | IMark: 0x1016d9\n",
      "DEBUG    | 2024-06-12 21:11:04,479 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0x38, 8, Iend_LE) = <BV64 0x0>\n",
      "DEBUG    | 2024-06-12 21:11:04,480 | angr.engines.vex.heavy.heavy | IMark: 0x1016dd\n",
      "DEBUG    | 2024-06-12 21:11:04,481 | angr.engines.vex.heavy.heavy | IMark: 0x1016e0\n",
      "DEBUG    | 2024-06-12 21:11:04,482 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0x30, 8, Iend_LE) = <BV64 0x7fffffffffeff68>\n",
      "DEBUG    | 2024-06-12 21:11:04,483 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x10131d>\n",
      "DEBUG    | 2024-06-12 21:11:04,487 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0x30, 8, Iend_LE) = <BV64 0x7fffffffffeff60>\n",
      "DEBUG    | 2024-06-12 21:11:04,488 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | mem.load(0x7fffffffffeff60, 8, Iend_LE) = <BV64 0x1016e5>\n",
      "DEBUG    | 2024-06-12 21:11:04,489 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x10131d>\n",
      "DEBUG    | 2024-06-12 21:11:04,490 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x10131d>\n",
      "DEBUG    | 2024-06-12 21:11:04,490 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0x30, 8, Iend_LE) = <BV64 0x7fffffffffeff60>\n",
      "INFO     | 2024-06-12 21:11:04,492 | angr.engines.engine | Ticked state: <IRSB from 0x1016d9: 1 sat>\n",
      "INFO     | 2024-06-12 21:11:04,493 | angr.sim_manager | Stepping active of <SimulationManager with 1 active, 1 avoid>\n",
      "DEBUG    | 2024-06-12 21:11:04,493 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x10131d>\n",
      "DEBUG    | 2024-06-12 21:11:04,494 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x10131d>\n",
      "DEBUG    | 2024-06-12 21:11:04,495 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x10131d>\n",
      "DEBUG    | 2024-06-12 21:11:04,495 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x10131d>\n",
      "DEBUG    | 2024-06-12 21:11:04,496 | angr.engines.vex.lifter | Creating IRSB of <Arch AMD64 (LE)> at 0x10131d\n",
      "DEBUG    | 2024-06-12 21:11:04,498 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x10131d>\n",
      "DEBUG    | 2024-06-12 21:11:04,499 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x10131d>\n",
      "DEBUG    | 2024-06-12 21:11:04,500 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x10131d>\n",
      "DEBUG    | 2024-06-12 21:11:04,501 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x10131d>\n",
      "DEBUG    | 2024-06-12 21:11:04,501 | angr.engines.vex.lifter | Cache hit IRSB of <Arch AMD64 (LE)> at 0x10131d\n",
      "DEBUG    | 2024-06-12 21:11:04,502 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x10131d>\n",
      "DEBUG    | 2024-06-12 21:11:04,503 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x10131d>\n",
      "DEBUG    | 2024-06-12 21:11:04,504 | angr.engines.vex.lifter | Cache hit IRSB of <Arch AMD64 (LE)> at 0x10131d\n",
      "DEBUG    | 2024-06-12 21:11:04,505 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x10131d>\n",
      "DEBUG    | 2024-06-12 21:11:04,506 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x10131d>\n",
      "DEBUG    | 2024-06-12 21:11:04,507 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x10131d>\n",
      "DEBUG    | 2024-06-12 21:11:04,508 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x10131d>\n",
      "DEBUG    | 2024-06-12 21:11:04,509 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x10131d>\n",
      "DEBUG    | 2024-06-12 21:11:04,509 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x10131d>\n",
      "DEBUG    | 2024-06-12 21:11:04,510 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x10131d>\n",
      "DEBUG    | 2024-06-12 21:11:04,511 | angr.engines.unicorn | Unicorn-engine is not enabled.\n",
      "DEBUG    | 2024-06-12 21:11:04,511 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x10131d>\n",
      "DEBUG    | 2024-06-12 21:11:04,512 | angr.engines.vex.lifter | Cache hit IRSB of <Arch AMD64 (LE)> at 0x10131d\n",
      "DEBUG    | 2024-06-12 21:11:04,513 | angr.engines.vex.heavy.heavy | IMark: 0x10131d\n",
      "DEBUG    | 2024-06-12 21:11:04,514 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0x38, 8, Iend_LE) = <BV64 0x0>\n",
      "DEBUG    | 2024-06-12 21:11:04,514 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0x30, 8, Iend_LE) = <BV64 0x7fffffffffeff60>\n",
      "DEBUG    | 2024-06-12 21:11:04,515 | angr.engines.vex.heavy.heavy | IMark: 0x10131e\n",
      "DEBUG    | 2024-06-12 21:11:04,516 | angr.engines.vex.heavy.heavy | IMark: 0x101321\n",
      "DEBUG    | 2024-06-12 21:11:04,517 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0x28, 8, Iend_LE) = <BV64 0x0>\n",
      "DEBUG    | 2024-06-12 21:11:04,518 | angr.engines.vex.heavy.heavy | IMark: 0x101322\n",
      "DEBUG    | 2024-06-12 21:11:04,519 | angr.engines.vex.heavy.heavy | IMark: 0x101329\n",
      "DEBUG    | 2024-06-12 21:11:04,520 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0x48, 8, Iend_LE) = <BV64 0xffffffffffffffd0>\n",
      "DEBUG    | 2024-06-12 21:11:04,521 | angr.engines.vex.heavy.heavy | IMark: 0x101330\n",
      "DEBUG    | 2024-06-12 21:11:04,522 | angr.engines.vex.heavy.heavy | IMark: 0x101337\n",
      "DEBUG    | 2024-06-12 21:11:04,523 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0x30, 8, Iend_LE) = <BV64 0x7fffffffffef6e8>\n",
      "INFO     | 2024-06-12 21:11:04,523 | angr.engines.engine | Ticked state: <IRSB from 0x10131d: 1 sat>\n",
      "INFO     | 2024-06-12 21:11:04,524 | angr.sim_manager | Stepping active of <SimulationManager with 1 active, 1 avoid>\n",
      "DEBUG    | 2024-06-12 21:11:04,525 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x10137c>\n",
      "DEBUG    | 2024-06-12 21:11:04,526 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x10137c>\n",
      "DEBUG    | 2024-06-12 21:11:04,526 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x10137c>\n",
      "DEBUG    | 2024-06-12 21:11:04,527 | angr.storage.memory_mixins.paged_memory.paged_memory_mixin | reg.load(0xb8, 8, Iend_LE) = <BV64 0x10137c>\n",
      "DEBUG    | 2024-06-12 21:11:04,528 | angr.engines.vex.lifter | Creating IRSB of <Arch AMD64 (LE)> at 0x10137c\n"
     ]
    }
   ],
   "source": [
    "import logging\n",
    "\n",
    "logger = logging.getLogger('angr').setLevel(logging.DEBUG)\n",
    "logging.getLogger('angr.storage.memory_mixins.paged_memory').setLevel(logging.ERROR)\n",
    "\n",
    "sm.explore(find=0x1016f9, avoid=0x101607)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 130,
   "id": "87a81038-9bcd-48ec-8130-f1c371a32686",
   "metadata": {},
   "outputs": [],
   "source": [
    "states = _"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "242b7b16-e49f-4f18-a9a6-1dc4294518ef",
   "metadata": {},
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": 135,
   "id": "7a404586-d7f0-4c55-a430-d6e2b98c9515",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 135,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "states.found[0].posix.stdin.concretize()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "1cc1b3b4-416b-468c-98e9-d12a1d55e274",
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.11.9"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
