static void __init exynos5420_clk_init(struct device_node *np)\r\n{\r\nvoid __iomem *reg_base;\r\nif (np) {\r\nreg_base = of_iomap(np, 0);\r\nif (!reg_base)\r\npanic("%s: failed to map registers\n", __func__);\r\n} else {\r\npanic("%s: unable to determine soc\n", __func__);\r\n}\r\nsamsung_clk_init(np, reg_base, nr_clks,\r\nexynos5420_clk_regs, ARRAY_SIZE(exynos5420_clk_regs),\r\nNULL, 0);\r\nsamsung_clk_of_register_fixed_ext(exynos5420_fixed_rate_ext_clks,\r\nARRAY_SIZE(exynos5420_fixed_rate_ext_clks),\r\next_clk_match);\r\nsamsung_clk_register_pll(exynos5420_plls, ARRAY_SIZE(exynos5420_plls),\r\nreg_base);\r\nsamsung_clk_register_fixed_rate(exynos5420_fixed_rate_clks,\r\nARRAY_SIZE(exynos5420_fixed_rate_clks));\r\nsamsung_clk_register_fixed_factor(exynos5420_fixed_factor_clks,\r\nARRAY_SIZE(exynos5420_fixed_factor_clks));\r\nsamsung_clk_register_mux(exynos5420_mux_clks,\r\nARRAY_SIZE(exynos5420_mux_clks));\r\nsamsung_clk_register_div(exynos5420_div_clks,\r\nARRAY_SIZE(exynos5420_div_clks));\r\nsamsung_clk_register_gate(exynos5420_gate_clks,\r\nARRAY_SIZE(exynos5420_gate_clks));\r\n}
