

================================================================
== Vivado HLS Report for 'myproject_Loop_1_proc'
================================================================
* Date:           Tue Jul 18 15:59:08 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.950 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      257|      257| 1.285 us | 1.285 us |  257|  257|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      256|      256|         8|          -|          -|    32|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     83|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      2|     215|      1|    -|
|Memory           |        0|      -|      15|      8|    -|
|Multiplexer      |        -|      -|       -|     83|    -|
|Register         |        -|      -|     148|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      2|     378|    175|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+----------------------------------+---------+-------+-----+----+-----+
    |               Instance               |              Module              | BRAM_18K| DSP48E|  FF | LUT| URAM|
    +--------------------------------------+----------------------------------+---------+-------+-----+----+-----+
    |myproject_axi_mul_15s_32s_47_5_1_U78  |myproject_axi_mul_15s_32s_47_5_1  |        0|      2|  215|   1|    0|
    +--------------------------------------+----------------------------------+---------+-------+-----+----+-----+
    |Total                                 |                                  |        0|      2|  215|   1|    0|
    +--------------------------------------+----------------------------------+---------+-------+-----+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------+----------------------------+---------+----+----+-----+------+-----+------+-------------+
    | Memory |           Module           | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |w2_V_U  |myproject_Loop_1_proc_w2_V  |        0|  15|   8|    0|    32|   15|     1|          480|
    +--------+----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total   |                            |        0|  15|   8|    0|    32|   15|     1|          480|
    +--------+----------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |i_fu_86_p2          |     +    |      0|  0|  15|           6|           1|
    |ret_V_fu_120_p2     |     +    |      0|  0|  55|          48|          48|
    |icmp_ln24_fu_80_p2  |   icmp   |      0|  0|  11|           6|           7|
    |ap_block_state1     |    or    |      0|  0|   2|           1|           1|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|  83|          61|          57|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  47|         10|    1|         10|
    |ap_done                |   9|          2|    1|          2|
    |i_0_i_reg_69           |   9|          2|    6|         12|
    |p_Val2_s_reg_57        |   9|          2|   32|         64|
    |tmpdata1_data_V_blk_n  |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  83|         18|   41|         90|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |   9|   0|    9|          0|
    |ap_done_reg                   |   1|   0|    1|          0|
    |i_0_i_reg_69                  |   6|   0|    6|          0|
    |i_reg_139                     |   6|   0|    6|          0|
    |p_Val2_s_reg_57               |  32|   0|   32|          0|
    |r_V_reg_169                   |  47|   0|   47|          0|
    |tmpdata1_data_V_read_reg_149  |  32|   0|   32|          0|
    |w2_V_load_reg_154             |  15|   0|   15|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 148|   0|  148|          0|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+-------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | myproject_Loop_1_proc | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | myproject_Loop_1_proc | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | myproject_Loop_1_proc | return value |
|ap_done                  | out |    1| ap_ctrl_hs | myproject_Loop_1_proc | return value |
|ap_continue              |  in |    1| ap_ctrl_hs | myproject_Loop_1_proc | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | myproject_Loop_1_proc | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | myproject_Loop_1_proc | return value |
|ap_return                | out |   32| ap_ctrl_hs | myproject_Loop_1_proc | return value |
|tmpdata1_data_V_dout     |  in |   32|   ap_fifo  |    tmpdata1_data_V    |    pointer   |
|tmpdata1_data_V_empty_n  |  in |    1|   ap_fifo  |    tmpdata1_data_V    |    pointer   |
|tmpdata1_data_V_read     | out |    1|   ap_fifo  |    tmpdata1_data_V    |    pointer   |
+-------------------------+-----+-----+------------+-----------------------+--------------+

