# Synopsys Constraint Checker, version maplat, Build 1612R, built Dec  5 2016
# Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Tue Jun 07 10:02:09 2022


##### DESIGN INFO #######################################################

Top View:                "TOP"
Constraint File(s):      (none)




##### SUMMARY ############################################################

Found 0 issues in 0 out of 0 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting                            Ending                              |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
TOP|FPGA_OSC                        TOP|FPGA_OSC                        |     1000.000         |     No paths         |     No paths         |     No paths                         
TOP|FPGA_OSC                        counter_block|tmp_derived_clock     |     1000.000         |     No paths         |     No paths         |     No paths                         
counter_block|tmp_derived_clock     counter_block|tmp_derived_clock     |     1000.000         |     No paths         |     No paths         |     500.000                          
===================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

p:CPU_C10_GATE_N
p:DSW_PWROK
p:FPGA_SLP_WLAN_N
p:GPIO_FPGA_EXP_1
p:GPIO_FPGA_EXP_2
p:GPIO_FPGA_SoC_1
p:GPIO_FPGA_SoC_2
p:GPIO_FPGA_SoC_3
p:GPIO_FPGA_SoC_4
p:HDA_SDO_ATP
p:PCH_PWROK
p:PLTRSTn
p:PWRBTN_LED
p:PWRBTNn
p:RSMRSTn
p:SATAXPCIE0_FPGA
p:SATAXPCIE1_FPGA
p:SLP_S0n
p:SLP_S3n
p:SLP_S4n
p:SLP_S5n
p:SLP_SUSn
p:SOC_SPKR
p:SPI_FP_IO2
p:SPI_FP_IO3
p:SUSACK_N
p:SYS_PWROK
p:TPM_GPIO
p:V1P8A_EN
p:V1P8A_OK
p:V5A_EN
p:V5A_OK
p:V5S_ENn
p:V5S_OK
p:V12_MAIN_MON
p:V33A_ENn
p:V33A_OK
p:V33DSW_OK
p:V33S_ENn
p:V33S_OK
p:VCCINAUX_EN
p:VCCINAUX_VR_PE
p:VCCINAUX_VR_PROCHOT_FPGA
p:VCCIN_EN
p:VCCIN_VR_PE
p:VCCIN_VR_PROCHOT_FPGA
p:VCCST_CPU_OK
p:VCCST_EN
p:VCCST_OVERRIDE_3V3
p:VCCST_PWRGD
p:VDDQ_EN
p:VDDQ_OK
p:VPP_EN
p:VPP_OK
p:VR_PROCHOT_FPGA_OUT_N
p:VR_READY_VCCIN
p:VR_READY_VCCINAUX


Inapplicable constraints
************************

(none)


Applicable constraints with issues
**********************************

(none)


Constraints with matching wildcard expressions
**********************************************

(none)


Library Report
**************


# End of Constraint Checker Report
