var searchData=
[
  ['m_0',['M',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__mpu__functions.html',0,'MPU Functions for Armv6-M/v7-M'],['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__mpu8__functions.html',0,'MPU Functions for Armv8-M'],['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__pmu8__events__armv81.html',0,'PMU Events for Armv8.1-M'],['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__pmu8__functions.html',0,'PMU Functions for Armv8.1-M'],['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__trustzone__functions.html',0,'TrustZone for Armv8-M/v8.1-M'],['../theory_of_operation.html#cre_UsingIRQs',1,'Using Interrupts on Cortex-M'],['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/using_TrustZone_pg.html',0,'Using TrustZone for Armv8-M']]],
  ['m_20v7_20m_1',['MPU Functions for Armv6-M/v7-M',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__mpu__functions.html',0,'']]],
  ['m_20v8_201_20m_2',['TrustZone for Armv8-M/v8.1-M',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__trustzone__functions.html',0,'']]],
  ['m0_20m0_20m23_20device_3',['Cortex-M0/M0+/M23 device',['../rtx_system_reqs.html#tpCortexM0_M0P_M23',1,'']]],
  ['m0_20m23_20device_4',['Cortex-M0/M0+/M23 device',['../rtx_system_reqs.html#tpCortexM0_M0P_M23',1,'']]],
  ['m23_20device_5',['Cortex-M0/M0+/M23 device',['../rtx_system_reqs.html#tpCortexM0_M0P_M23',1,'']]],
  ['m3_20m4_20m7_20m33_20m35p_20m55_20m85_20device_6',['Cortex-M3/M4/M7/M33/M35P/M55/M85 device',['../rtx_system_reqs.html#tpCortexM3_M4_M7_M33_M35P',1,'']]],
  ['m33_20m35p_20m55_20m85_20device_7',['Cortex-M3/M4/M7/M33/M35P/M55/M85 device',['../rtx_system_reqs.html#tpCortexM3_M4_M7_M33_M35P',1,'']]],
  ['m35p_20m55_20m85_20device_8',['Cortex-M3/M4/M7/M33/M35P/M55/M85 device',['../rtx_system_reqs.html#tpCortexM3_M4_M7_M33_M35P',1,'']]],
  ['m4_20m7_20m33_20m35p_20m55_20m85_20device_9',['Cortex-M3/M4/M7/M33/M35P/M55/M85 device',['../rtx_system_reqs.html#tpCortexM3_M4_M7_M33_M35P',1,'']]],
  ['m55_10',['PMU Events for Cortex-M55',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__pmu8__events__armcm55.html',0,'']]],
  ['m55_20m85_20device_11',['Cortex-M3/M4/M7/M33/M35P/M55/M85 device',['../rtx_system_reqs.html#tpCortexM3_M4_M7_M33_M35P',1,'']]],
  ['m7_20m33_20m35p_20m55_20m85_20device_12',['Cortex-M3/M4/M7/M33/M35P/M55/M85 device',['../rtx_system_reqs.html#tpCortexM3_M4_M7_M33_M35P',1,'']]],
  ['m85_13',['PMU Events for Cortex-M85',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__pmu8__events__armcm85.html',0,'']]],
  ['m85_20device_14',['Cortex-M3/M4/M7/M33/M35P/M55/M85 device',['../rtx_system_reqs.html#tpCortexM3_M4_M7_M33_M35P',1,'']]],
  ['macros_15',['Macros',['../group__rtx5__specific__defines.html',1,'']]],
  ['macros_16',['[MISRA Note 10]: SVC calls use function-like macros',['../misraCompliance5.html#MISRA_10',1,'']]],
  ['mailbox_17',['Exercise 18 - Zero Copy Mailbox',['../rtos2_tutorial.html#rtos2_tutorial_ex18',1,'']]],
  ['mainpage_2emd_18',['mainpage.md',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/mainpage_8md.html',0,'']]],
  ['management_19',['Management',['../rtos2_tutorial.html#rtos2_tutorial_ex6',1,'Exercise 6 - Time Management'],['../rtos2_tutorial.html#rtos2_tutorial_ex2_mem_mgmt',1,'Memory Management'],['https://arm-software.github.io/CMSIS_6/v6.0.0/RTOS2/group__CMSIS__RTOS__MutexMgmt.html',0,'Mutex Management'],['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__context__trustzone__functions.html',0,'RTOS Context Management'],['https://arm-software.github.io/CMSIS_6/v6.0.0/RTOS2/group__CMSIS__RTOS__ThreadMgmt.html',0,'Thread Management'],['../theory_of_operation.html#ThreadStack',1,'Thread Stack Management'],['../rtos2_tutorial.html#rtos2_tutorial_time_mgmt',1,'Time Management'],['https://arm-software.github.io/CMSIS_6/v6.0.0/RTOS2/group__CMSIS__RTOS__TimerMgmt.html',0,'Timer Management']]],
  ['management_20',['[MISRA Note 8]: Memory allocation management',['../misraCompliance5.html#MISRA_8',1,'']]],
  ['management_20and_20priority_21',['Thread Management and Priority',['../rtos2_tutorial.html#rtos2_tutorial_thread_mgmt',1,'']]],
  ['managing_20threads_22',['Exercise 2 - Creating and Managing Threads',['../rtos2_tutorial.html#rtos2_tutorial_ex2',1,'']]],
  ['manual_20event_20configuration_23',['Manual event configuration',['../config_rtx5.html#systemConfig_event_recording',1,'']]],
  ['mapping_24',['Register Mapping',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/regMap_pg.html',0,'']]],
  ['mask0_25',['MASK0',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/structDWT__Type.html#a821eb5e71f340ec077efc064cfc567db',0,'DWT_Type']]],
  ['mask1_26',['MASK1',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/structDWT__Type.html#aabf94936c9340e62fed836dcfb152405',0,'DWT_Type']]],
  ['mask2_27',['MASK2',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/structDWT__Type.html#a00ac4d830dfe0070a656cda9baed170f',0,'DWT_Type']]],
  ['mask3_28',['MASK3',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/structDWT__Type.html#a2a509d8505c37a3b64f6b24993df5f3f',0,'DWT_Type']]],
  ['max_29',['max',['../structosRtxInfo__t_8isr__queue.html#a2ffe4e77325d9a7152f7086ea7aa5114',1,'osRtxInfo_t.isr_queue::max'],['../structosRtxConfig__t_8isr__queue.html#a2ffe4e77325d9a7152f7086ea7aa5114',1,'osRtxConfig_t.isr_queue::max']]],
  ['max_5fblocks_30',['max_blocks',['../group__rtx5__specific__types.html#addc777bf5285ab03de6787385e6ea053',1,'osRtxMpInfo_t']]],
  ['max_5ftokens_31',['max_tokens',['../group__rtx5__specific__types.html#aa793f0e9a46e8b59b6d351535ee18a7d',1,'osRtxSemaphore_t']]],
  ['max_5fused_32',['max_used',['../structosRtxObjectMemUsage__t.html#a81baadf3fdf0eeff338f997ca3fe5009',1,'osRtxObjectMemUsage_t']]],
  ['mem_33',['mem',['../structosRtxInfo__t.html#a59cb498926ac49c41742a369d3cc5137',1,'osRtxInfo_t::mem'],['../structosRtxConfig__t.html#a2a5fba0705c1492648f2e1c8c5776dd9',1,'osRtxConfig_t::mem']]],
  ['memory_34',['Static Object Memory',['../theory_of_operation.html#StaticObjectMemory',1,'']]],
  ['memory_20allocation_35',['Memory Allocation',['../theory_of_operation.html#rtx_MemoryAllocation',1,'Memory Allocation'],['../config_rtx5.html#mutexConfig_obj',1,'Object-specific Memory Allocation']]],
  ['memory_20allocation_36',['memory allocation',['../config_rtx5.html#timerConfig_obj',1,'Object-specific memory allocation'],['../config_rtx5.html#eventFlagsConfig_obj',1,'Object-specific memory allocation'],['../config_rtx5.html#semaphoreConfig_obj',1,'Object-specific memory allocation'],['../config_rtx5.html#memPoolConfig_obj',1,'Object-specific memory allocation'],['../config_rtx5.html#msgQueueConfig_obj',1,'Object-specific memory allocation']]],
  ['memory_20allocation_20management_37',['[MISRA Note 8]: Memory allocation management',['../misraCompliance5.html#MISRA_8',1,'']]],
  ['memory_20functions_38',['Memory Functions',['../group__rtx__evr__memory.html',1,'']]],
  ['memory_20management_39',['Memory Management',['../rtos2_tutorial.html#rtos2_tutorial_ex2_mem_mgmt',1,'']]],
  ['memory_20model_40',['Exercise 3 - Memory Model',['../rtos2_tutorial.html#rtos2_tutorial_ex3',1,'']]],
  ['memory_20pool_41',['Memory Pool',['../theory_of_operation.html#GlobalMemoryPool',1,'Global Memory Pool'],['https://arm-software.github.io/CMSIS_6/v6.0.0/RTOS2/group__CMSIS__RTOS__PoolMgmt.html',0,'Memory Pool'],['../rtos2_tutorial.html#rtos2_tutorial_mem_pool',1,'Memory Pool']]],
  ['memory_20pool_20configuration_42',['Memory Pool Configuration',['../config_rtx5.html#memPoolConfig',1,'']]],
  ['memory_20pool_20functions_43',['Memory Pool Functions',['../group__rtx__evr__memory__pool.html',1,'']]],
  ['memory_20pools_44',['Object-specific Memory Pools',['../theory_of_operation.html#ObjectMemoryPool',1,'']]],
  ['memory_20requirements_45',['Device Memory Requirements',['../rtx_system_reqs.html#rMemory',1,'']]],
  ['memory_20size_20bytes_46',['Global Dynamic Memory size [bytes]',['../config_rtx5.html#systemConfig_glob_mem',1,'']]],
  ['memory_20usage_20counters_47',['Object Memory Usage Counters',['../config_rtx5.html#systemConfig_usage_counters',1,'']]],
  ['memory_5fpool_48',['memory_pool',['../structosRtxInfo__t_8post__process.html#afa86c80888f72693bbf3bc6c05856159',1,'osRtxInfo_t.post_process::memory_pool'],['../structosRtxInfo__t_8mpi.html#a675214f6d8913a15569ca32f3a505e46',1,'osRtxInfo_t.mpi::memory_pool'],['../structosRtxConfig__t_8mpi.html#a675214f6d8913a15569ca32f3a505e46',1,'osRtxConfig_t.mpi::memory_pool']]],
  ['memorymanagement_5firqn_49',['MemoryManagement_IRQn',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__NVIC__gr.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa',0,]]],
  ['message_50',['message',['../structosRtxInfo__t_8post__process.html#a07c9d45abfb605d2bdb59d8f2e697fca',1,'osRtxInfo_t.post_process']]],
  ['message_20queue_51',['Message Queue',['../rtos2_tutorial.html#rtos2_tutorial_ex16',1,'Exercise 16 - Message Queue'],['../rtos2_tutorial.html#rtos2_tutorial_ext_msg_queue',1,'Extended Message Queue'],['https://arm-software.github.io/CMSIS_6/v6.0.0/RTOS2/group__CMSIS__RTOS__Message.html',0,'Message Queue'],['../rtos2_tutorial.html#rtos2_tutorial_msg_queue',1,'Message Queue']]],
  ['message_20queue_20configuration_52',['Message Queue Configuration',['../config_rtx5.html#msgQueueConfig',1,'']]],
  ['message_20queue_20functions_53',['Message Queue Functions',['../group__rtx__evr__message__queue.html',1,'']]],
  ['message_20queue_20rtos2_5ftutorial_5fex17_54',['Exercise 17 - Message Queue {# rtos2_tutorial_ex17}',['../rtos2_tutorial.html#autotoc_md5',1,'']]],
  ['message_5fqueue_55',['message_queue',['../structosRtxInfo__t_8mpi.html#ac8a94d8dcb13e89d5886dabf7cd9945a',1,'osRtxInfo_t.mpi::message_queue'],['../structosRtxConfig__t_8mpi.html#ac8a94d8dcb13e89d5886dabf7cd9945a',1,'osRtxConfig_t.mpi::message_queue']]],
  ['misra_20c_20deviations_56',['MISRA-C Deviations',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/coreMISRA_Exceptions_pg.html',0,'']]],
  ['misra_20c_3a2012_20compliance_57',['MISRA C:2012 Compliance',['../misraCompliance5.html',1,'']]],
  ['misra_20note_201_20_3a_20return_20statements_20for_20parameter_20checking_58',['[MISRA Note 1]: Return statements for parameter checking',['../misraCompliance5.html#MISRA_1',1,'']]],
  ['misra_20note_2010_20_3a_20svc_20calls_20use_20function_20like_20macros_59',['[MISRA Note 10]: SVC calls use function-like macros',['../misraCompliance5.html#MISRA_10',1,'']]],
  ['misra_20note_2011_20_3a_20svc_20calls_20use_20assembly_20code_60',['MISRA Note 11 : SVC calls use assembly code',['../misraCompliance5.html#MISRA_11',1,'[MISRA Note 11]: SVC calls use assembly code'],['../todo.html#_todo000001',1,'[MISRA Note 11]: SVC calls use assembly code']]],
  ['misra_20note_2012_20_3a_20usage_20of_20exclusive_20access_20instructions_61',['[MISRA Note 12]: Usage of exclusive access instructions',['../misraCompliance5.html#MISRA_12',1,'']]],
  ['misra_20note_2013_20_3a_20usage_20of_20event_20recorder_62',['[MISRA Note 13]: Usage of Event Recorder',['../misraCompliance5.html#MISRA_13',1,'']]],
  ['misra_20note_202_20_3a_20object_20identifiers_20are_20void_20pointers_63',['[MISRA Note 2]: Object identifiers are void pointers',['../misraCompliance5.html#MISRA_2',1,'']]],
  ['misra_20note_203_20_3a_20conversion_20to_20unified_20object_20control_20blocks_64',['[MISRA Note 3]: Conversion to unified object control blocks',['../misraCompliance5.html#MISRA_3',1,'']]],
  ['misra_20note_204_20_3a_20conversion_20from_20unified_20object_20control_20blocks_65',['[MISRA Note 4]: Conversion from unified object control blocks',['../misraCompliance5.html#MISRA_4',1,'']]],
  ['misra_20note_205_20_3a_20conversion_20to_20object_20types_66',['[MISRA Note 5]: Conversion to object types',['../misraCompliance5.html#MISRA_5',1,'']]],
  ['misra_20note_206_20_3a_20conversion_20from_20user_20provided_20storage_67',['[MISRA Note 6]: Conversion from user provided storage',['../misraCompliance5.html#MISRA_6',1,'']]],
  ['misra_20note_207_20_3a_20check_20for_20proper_20pointer_20alignment_68',['[MISRA Note 7]: Check for proper pointer alignment',['../misraCompliance5.html#MISRA_7',1,'']]],
  ['misra_20note_208_20_3a_20memory_20allocation_20management_69',['[MISRA Note 8]: Memory allocation management',['../misraCompliance5.html#MISRA_8',1,'']]],
  ['misra_20note_209_20_3a_20pointer_20conversions_20for_20register_20access_70',['[MISRA Note 9]: Pointer conversions for register access',['../misraCompliance5.html#MISRA_9',1,'']]],
  ['misra_2emd_71',['misra.md',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/misra_8md.html',0,'']]],
  ['mmfar_72',['MMFAR',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/structSCB__Type.html#a2d03d0b7cec2254f39eb1c46c7445e80',0,'SCB_Type']]],
  ['mmfr_73',['MMFR',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/structSCB__Type.html#aa11887804412bda283cc85a83fdafa7c',0,'SCB_Type']]],
  ['mode_20for_20thread_20execution_74',['Processor Mode for Thread Execution',['../config_rtx5.html#threadConfig_procmode',1,'']]],
  ['model_75',['Exercise 3 - Memory Model',['../rtos2_tutorial.html#rtos2_tutorial_ex3',1,'']]],
  ['mp_5fdata_76',['mp_data',['../structosRtxInfo__t_8mem.html#a121e21e21369e7ccff1b47800c32797e',1,'osRtxInfo_t.mem']]],
  ['mp_5fdata_5faddr_77',['mp_data_addr',['../structosRtxConfig__t_8mem.html#af77cba93c22c4dac7ea999b28b6b686d',1,'osRtxConfig_t.mem']]],
  ['mp_5fdata_5fsize_78',['mp_data_size',['../structosRtxConfig__t_8mem.html#ad5ee660a662e3d7897a97f62ce6ecdc1',1,'osRtxConfig_t.mem']]],
  ['mp_5finfo_79',['mp_info',['../group__rtx5__specific__types.html#ac1cf67a8631962a42fa2da46f20a1a39',1,'osRtxMemoryPool_t::mp_info'],['../group__rtx5__specific__types.html#ac1cf67a8631962a42fa2da46f20a1a39',1,'osRtxMessageQueue_t::mp_info']]],
  ['mp_5fmem_80',['mp_mem',['https://arm-software.github.io/CMSIS_6/v6.0.0/RTOS2/group__CMSIS__RTOS__PoolMgmt.html#a5799465cca9c71c5587ceb0986f5b06a',0,'osMemoryPoolAttr_t']]],
  ['mp_5fsize_81',['mp_size',['https://arm-software.github.io/CMSIS_6/v6.0.0/RTOS2/group__CMSIS__RTOS__PoolMgmt.html#a66c26015c0ac8e88a4ad907c120aee4f',0,'osMemoryPoolAttr_t']]],
  ['mpi_82',['mpi',['../structosRtxInfo__t.html#aa0416019f4c34d3d4d289a1afb21329f',1,'osRtxInfo_t::mpi'],['../structosRtxConfig__t.html#a4040478a5768b5e38d31b5c9472c4a32',1,'osRtxConfig_t::mpi']]],
  ['mpu_20functions_20for_20armv6_20m_20v7_20m_83',['MPU Functions for Armv6-M/v7-M',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__mpu__functions.html',0,'']]],
  ['mpu_20functions_20for_20armv8_20m_84',['MPU Functions for Armv8-M',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__mpu8__functions.html',0,'']]],
  ['mpu_20protected_20zones_85',['MPU Protected Zones',['https://arm-software.github.io/CMSIS_6/v6.0.0/RTOS2/rtos_process_isolation_mpu.html',0,'']]],
  ['mpu_5ftype_86',['MPU_Type',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/structMPU__Type.html',0,'']]],
  ['mq_87',['mq',['../structosRtxInfo__t_8timer.html#a1d8a4975693ef1eb9ca54878098d608f',1,'osRtxInfo_t.timer']]],
  ['mq_5fdata_88',['mq_data',['../structosRtxInfo__t_8mem.html#a0046cd4086246454426394e75d5ae872',1,'osRtxInfo_t.mem']]],
  ['mq_5fdata_5faddr_89',['mq_data_addr',['../structosRtxConfig__t_8mem.html#a68d0eb20a4cb1daaec11ac0ef1dd9399',1,'osRtxConfig_t.mem']]],
  ['mq_5fdata_5fsize_90',['mq_data_size',['../structosRtxConfig__t_8mem.html#aab3d7e5f552f1830b1613e1498cef7cb',1,'osRtxConfig_t.mem']]],
  ['mq_5fmem_91',['mq_mem',['https://arm-software.github.io/CMSIS_6/v6.0.0/RTOS2/group__CMSIS__RTOS__Message.html#a4e208dc0fb049b42c4b90cbd2791c5ad',0,'osMessageQueueAttr_t']]],
  ['mq_5fsize_92',['mq_size',['https://arm-software.github.io/CMSIS_6/v6.0.0/RTOS2/group__CMSIS__RTOS__Message.html#ac1cc09f875e20c926920b57bb83c70ee',0,'osMessageQueueAttr_t']]],
  ['msg_5fcount_93',['msg_count',['../group__rtx5__specific__types.html#a6a019648a53352a413ea79b958a362cd',1,'osRtxMessageQueue_t']]],
  ['msg_5ffirst_94',['msg_first',['../group__rtx5__specific__types.html#a13c143cc2f25a550fc3eb7ae68b0c56d',1,'osRtxMessageQueue_t']]],
  ['msg_5flast_95',['msg_last',['../group__rtx5__specific__types.html#ab386d4a98974f52ca151426c4dde0da4',1,'osRtxMessageQueue_t']]],
  ['msg_5fsize_96',['msg_size',['../group__rtx5__specific__types.html#a58873af81b75772a41aa5c1ff788a0c2',1,'osRtxMessageQueue_t']]],
  ['multi_20threading_20protection_97',['Arm C library multi-threading protection',['../theory_of_operation.html#cre_rtx_proj_clib_arm',1,'']]],
  ['multiple_20instances_98',['Multiple Instances',['../rtos2_tutorial.html#rtos2_tutorial_multi_inst_ex4',1,'Exercise 4 - Multiple Instances'],['../rtos2_tutorial.html#rtos2_tutorial_multi_inst',1,'Multiple Instances']]],
  ['multiplex_99',['Multiplex',['../rtos2_tutorial.html#rtos2_tutorial_ex12',1,'Exercise 12 - Multiplex'],['../rtos2_tutorial.html#rtos2_tutorial_sem_multi',1,'Multiplex']]],
  ['mutex_100',['Mutex',['../rtos2_tutorial.html#rtos2_tutorial_ex15',1,'Exercise 15 - Mutex'],['../rtos2_tutorial.html#rtos2_tutorial_mutex',1,'Mutex']]],
  ['mutex_101',['mutex',['../structosRtxInfo__t_8mpi.html#a25a01bb859125507013a2fe9737d3c32',1,'osRtxInfo_t.mpi::mutex'],['../structosRtxConfig__t_8mpi.html#a25a01bb859125507013a2fe9737d3c32',1,'osRtxConfig_t.mpi::mutex']]],
  ['mutex_20caveats_102',['Mutex Caveats',['../rtos2_tutorial.html#rtos2_tutorial_mutex_caveats',1,'']]],
  ['mutex_20configuration_103',['Mutex Configuration',['../config_rtx5.html#mutexConfig',1,'']]],
  ['mutex_20functions_104',['Mutex Functions',['../group__rtx__evr__mutex.html',1,'']]],
  ['mutex_20management_105',['Mutex Management',['https://arm-software.github.io/CMSIS_6/v6.0.0/RTOS2/group__CMSIS__RTOS__MutexMgmt.html',0,'']]],
  ['mutex_5flist_106',['mutex_list',['../group__rtx5__specific__types.html#a70b3153655adaf42687fe250983f6c95',1,'osRtxThread_t']]],
  ['mve_20functions_107',['MVE Functions',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__mve__functions.html',0,'']]],
  ['mvfr0_108',['MVFR0',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/structFPU__Type.html#a4f19014defe6033d070b80af19ef627c',0,'FPU_Type']]],
  ['mvfr1_109',['MVFR1',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/structFPU__Type.html#a66f8cfa49a423b480001a4e101bf842d',0,'FPU_Type']]]
];
