Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Apr 17 17:57:51 2024
| Host         : LAPTOP-RCMTCCBQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file timertop_timing_summary_routed.rpt -pb timertop_timing_summary_routed.pb -rpx timertop_timing_summary_routed.rpx -warn_on_violation
| Design       : timertop
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (7)
7. checking multiple_clock (233)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (233)
--------------------------------
 There are 233 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.345        0.000                      0                  463        0.181        0.000                      0                  463        3.000        0.000                       0                   239  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
board_clk               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
board_clk                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         15.345        0.000                      0                  232        0.264        0.000                      0                  232        9.500        0.000                       0                   235  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       15.347        0.000                      0                  232        0.264        0.000                      0                  232        9.500        0.000                       0                   235  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         15.345        0.000                      0                  232        0.181        0.000                      0                  232  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       15.345        0.000                      0                  232        0.181        0.000                      0                  232  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0         16.202        0.000                      0                  231        0.463        0.000                      0                  231  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         16.202        0.000                      0                  231        0.379        0.000                      0                  231  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       16.202        0.000                      0                  231        0.379        0.000                      0                  231  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1       16.204        0.000                      0                  231        0.463        0.000                      0                  231  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  board_clk
  To Clock:  board_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         board_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { board_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       15.345ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.345ns  (required time - arrival time)
  Source:                 T2/TMR_dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T2/TMR_dout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.577ns  (logic 1.920ns (41.946%)  route 2.657ns (58.054%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 18.511 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.624    -0.888    T2/clk_out1
    SLICE_X4Y18          FDCE                                         r  T2/TMR_dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.419    -0.469 r  T2/TMR_dout_reg[3]/Q
                         net (fo=2, routed)           1.004     0.536    T2/TMR_dout_reg_n_0_[3]
    SLICE_X0Y20          LUT3 (Prop_lut3_I0_O)        0.296     0.832 r  T2/timer_match_carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.832    T2/timer_match_carry_i_3__0_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.382 r  T2/timer_match_carry/CO[3]
                         net (fo=1, routed)           0.000     1.382    T2/timer_match_carry_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.496 r  T2/timer_match_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.496    T2/timer_match_carry__0_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.724 f  T2/timer_match_carry__1/CO[2]
                         net (fo=33, routed)          1.653     3.377    T2/timer_match_carry__1_n_1
    SLICE_X4Y19          LUT2 (Prop_lut2_I1_O)        0.313     3.690 r  T2/TMR_dout[6]_i_1/O
                         net (fo=1, routed)           0.000     3.690    T2/TMR_dout[6]_i_1_n_0
    SLICE_X4Y19          FDCE                                         r  T2/TMR_dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.506    18.511    T2/clk_out1
    SLICE_X4Y19          FDCE                                         r  T2/TMR_dout_reg[6]/C
                         clock pessimism              0.577    19.087    
                         clock uncertainty           -0.084    19.004    
    SLICE_X4Y19          FDCE (Setup_fdce_C_D)        0.031    19.035    T2/TMR_dout_reg[6]
  -------------------------------------------------------------------
                         required time                         19.035    
                         arrival time                          -3.690    
  -------------------------------------------------------------------
                         slack                                 15.345    

Slack (MET) :             15.361ns  (required time - arrival time)
  Source:                 T2/TMR_dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T2/TMR_dout_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.605ns  (logic 1.948ns (42.299%)  route 2.657ns (57.701%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 18.511 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.624    -0.888    T2/clk_out1
    SLICE_X4Y18          FDCE                                         r  T2/TMR_dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.419    -0.469 r  T2/TMR_dout_reg[3]/Q
                         net (fo=2, routed)           1.004     0.536    T2/TMR_dout_reg_n_0_[3]
    SLICE_X0Y20          LUT3 (Prop_lut3_I0_O)        0.296     0.832 r  T2/timer_match_carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.832    T2/timer_match_carry_i_3__0_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.382 r  T2/timer_match_carry/CO[3]
                         net (fo=1, routed)           0.000     1.382    T2/timer_match_carry_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.496 r  T2/timer_match_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.496    T2/timer_match_carry__0_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.724 f  T2/timer_match_carry__1/CO[2]
                         net (fo=33, routed)          1.653     3.377    T2/timer_match_carry__1_n_1
    SLICE_X4Y19          LUT2 (Prop_lut2_I1_O)        0.341     3.718 r  T2/TMR_dout[7]_i_1/O
                         net (fo=1, routed)           0.000     3.718    T2/TMR_dout[7]_i_1_n_0
    SLICE_X4Y19          FDCE                                         r  T2/TMR_dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.506    18.511    T2/clk_out1
    SLICE_X4Y19          FDCE                                         r  T2/TMR_dout_reg[7]/C
                         clock pessimism              0.577    19.087    
                         clock uncertainty           -0.084    19.004    
    SLICE_X4Y19          FDCE (Setup_fdce_C_D)        0.075    19.079    T2/TMR_dout_reg[7]
  -------------------------------------------------------------------
                         required time                         19.079    
                         arrival time                          -3.718    
  -------------------------------------------------------------------
                         slack                                 15.361    

Slack (MET) :             15.478ns  (required time - arrival time)
  Source:                 T2/TMR_dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T2/TMR_dout_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.442ns  (logic 1.920ns (43.225%)  route 2.522ns (56.775%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 18.511 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.624    -0.888    T2/clk_out1
    SLICE_X4Y18          FDCE                                         r  T2/TMR_dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.419    -0.469 r  T2/TMR_dout_reg[3]/Q
                         net (fo=2, routed)           1.004     0.536    T2/TMR_dout_reg_n_0_[3]
    SLICE_X0Y20          LUT3 (Prop_lut3_I0_O)        0.296     0.832 r  T2/timer_match_carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.832    T2/timer_match_carry_i_3__0_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.382 r  T2/timer_match_carry/CO[3]
                         net (fo=1, routed)           0.000     1.382    T2/timer_match_carry_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.496 r  T2/timer_match_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.496    T2/timer_match_carry__0_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.724 f  T2/timer_match_carry__1/CO[2]
                         net (fo=33, routed)          1.518     3.241    T2/timer_match_carry__1_n_1
    SLICE_X4Y19          LUT2 (Prop_lut2_I1_O)        0.313     3.554 r  T2/TMR_dout[4]_i_1/O
                         net (fo=1, routed)           0.000     3.554    T2/TMR_dout[4]_i_1_n_0
    SLICE_X4Y19          FDCE                                         r  T2/TMR_dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.506    18.511    T2/clk_out1
    SLICE_X4Y19          FDCE                                         r  T2/TMR_dout_reg[4]/C
                         clock pessimism              0.577    19.087    
                         clock uncertainty           -0.084    19.004    
    SLICE_X4Y19          FDCE (Setup_fdce_C_D)        0.029    19.033    T2/TMR_dout_reg[4]
  -------------------------------------------------------------------
                         required time                         19.033    
                         arrival time                          -3.554    
  -------------------------------------------------------------------
                         slack                                 15.478    

Slack (MET) :             15.496ns  (required time - arrival time)
  Source:                 T2/TMR_dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T2/TMR_dout_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.470ns  (logic 1.948ns (43.580%)  route 2.522ns (56.420%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 18.511 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.624    -0.888    T2/clk_out1
    SLICE_X4Y18          FDCE                                         r  T2/TMR_dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.419    -0.469 r  T2/TMR_dout_reg[3]/Q
                         net (fo=2, routed)           1.004     0.536    T2/TMR_dout_reg_n_0_[3]
    SLICE_X0Y20          LUT3 (Prop_lut3_I0_O)        0.296     0.832 r  T2/timer_match_carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.832    T2/timer_match_carry_i_3__0_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.382 r  T2/timer_match_carry/CO[3]
                         net (fo=1, routed)           0.000     1.382    T2/timer_match_carry_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.496 r  T2/timer_match_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.496    T2/timer_match_carry__0_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.724 f  T2/timer_match_carry__1/CO[2]
                         net (fo=33, routed)          1.518     3.241    T2/timer_match_carry__1_n_1
    SLICE_X4Y19          LUT2 (Prop_lut2_I1_O)        0.341     3.582 r  T2/TMR_dout[5]_i_1/O
                         net (fo=1, routed)           0.000     3.582    T2/TMR_dout[5]_i_1_n_0
    SLICE_X4Y19          FDCE                                         r  T2/TMR_dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.506    18.511    T2/clk_out1
    SLICE_X4Y19          FDCE                                         r  T2/TMR_dout_reg[5]/C
                         clock pessimism              0.577    19.087    
                         clock uncertainty           -0.084    19.004    
    SLICE_X4Y19          FDCE (Setup_fdce_C_D)        0.075    19.079    T2/TMR_dout_reg[5]
  -------------------------------------------------------------------
                         required time                         19.079    
                         arrival time                          -3.582    
  -------------------------------------------------------------------
                         slack                                 15.496    

Slack (MET) :             15.513ns  (required time - arrival time)
  Source:                 T2/TMR_dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T2/TMR_dout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.432ns  (logic 1.920ns (43.319%)  route 2.512ns (56.681%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 18.512 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.624    -0.888    T2/clk_out1
    SLICE_X4Y18          FDCE                                         r  T2/TMR_dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.419    -0.469 r  T2/TMR_dout_reg[3]/Q
                         net (fo=2, routed)           1.004     0.536    T2/TMR_dout_reg_n_0_[3]
    SLICE_X0Y20          LUT3 (Prop_lut3_I0_O)        0.296     0.832 r  T2/timer_match_carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.832    T2/timer_match_carry_i_3__0_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.382 r  T2/timer_match_carry/CO[3]
                         net (fo=1, routed)           0.000     1.382    T2/timer_match_carry_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.496 r  T2/timer_match_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.496    T2/timer_match_carry__0_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.724 f  T2/timer_match_carry__1/CO[2]
                         net (fo=33, routed)          1.508     3.232    T2/timer_match_carry__1_n_1
    SLICE_X4Y18          LUT2 (Prop_lut2_I1_O)        0.313     3.545 r  T2/TMR_dout[1]_i_1/O
                         net (fo=1, routed)           0.000     3.545    T2/TMR_dout[1]_i_1_n_0
    SLICE_X4Y18          FDCE                                         r  T2/TMR_dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.507    18.512    T2/clk_out1
    SLICE_X4Y18          FDCE                                         r  T2/TMR_dout_reg[1]/C
                         clock pessimism              0.601    19.112    
                         clock uncertainty           -0.084    19.029    
    SLICE_X4Y18          FDCE (Setup_fdce_C_D)        0.029    19.058    T2/TMR_dout_reg[1]
  -------------------------------------------------------------------
                         required time                         19.058    
                         arrival time                          -3.545    
  -------------------------------------------------------------------
                         slack                                 15.513    

Slack (MET) :             15.609ns  (required time - arrival time)
  Source:                 T2/TMR_dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T2/TMR_dout_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.338ns  (logic 1.920ns (44.256%)  route 2.418ns (55.744%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 18.512 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.624    -0.888    T2/clk_out1
    SLICE_X4Y18          FDCE                                         r  T2/TMR_dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.419    -0.469 r  T2/TMR_dout_reg[3]/Q
                         net (fo=2, routed)           1.004     0.536    T2/TMR_dout_reg_n_0_[3]
    SLICE_X0Y20          LUT3 (Prop_lut3_I0_O)        0.296     0.832 r  T2/timer_match_carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.832    T2/timer_match_carry_i_3__0_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.382 r  T2/timer_match_carry/CO[3]
                         net (fo=1, routed)           0.000     1.382    T2/timer_match_carry_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.496 r  T2/timer_match_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.496    T2/timer_match_carry__0_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.724 f  T2/timer_match_carry__1/CO[2]
                         net (fo=33, routed)          1.414     3.138    T2/timer_match_carry__1_n_1
    SLICE_X4Y18          LUT2 (Prop_lut2_I1_O)        0.313     3.451 r  T2/TMR_dout[2]_i_1/O
                         net (fo=1, routed)           0.000     3.451    T2/TMR_dout[2]_i_1_n_0
    SLICE_X4Y18          FDCE                                         r  T2/TMR_dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.507    18.512    T2/clk_out1
    SLICE_X4Y18          FDCE                                         r  T2/TMR_dout_reg[2]/C
                         clock pessimism              0.601    19.112    
                         clock uncertainty           -0.084    19.029    
    SLICE_X4Y18          FDCE (Setup_fdce_C_D)        0.031    19.060    T2/TMR_dout_reg[2]
  -------------------------------------------------------------------
                         required time                         19.060    
                         arrival time                          -3.451    
  -------------------------------------------------------------------
                         slack                                 15.609    

Slack (MET) :             15.617ns  (required time - arrival time)
  Source:                 T1/TMR_dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T1/TMR_dout_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.329ns  (logic 1.907ns (44.054%)  route 2.422ns (55.946%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.523 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.636    -0.876    T1/clk_out1
    SLICE_X5Y1           FDCE                                         r  T1/TMR_dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDCE (Prop_fdce_C_Q)         0.419    -0.457 r  T1/TMR_dout_reg[3]/Q
                         net (fo=2, routed)           0.955     0.499    T1/TMR_dout[3]
    SLICE_X6Y3           LUT3 (Prop_lut3_I0_O)        0.299     0.798 r  T1/timer_match_carry_i_3/O
                         net (fo=1, routed)           0.000     0.798    T1/timer_match_carry_i_3_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.331 r  T1/timer_match_carry/CO[3]
                         net (fo=1, routed)           0.000     1.331    T1/timer_match_carry_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.448 r  T1/timer_match_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.448    T1/timer_match_carry__0_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     1.677 f  T1/timer_match_carry__1/CO[2]
                         net (fo=33, routed)          1.467     3.143    T1/timer_match
    SLICE_X5Y1           LUT2 (Prop_lut2_I1_O)        0.310     3.453 r  T1/TMR_dout[2]_i_1/O
                         net (fo=1, routed)           0.000     3.453    T1/p_3_in[2]
    SLICE_X5Y1           FDCE                                         r  T1/TMR_dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.518    18.523    T1/clk_out1
    SLICE_X5Y1           FDCE                                         r  T1/TMR_dout_reg[2]/C
                         clock pessimism              0.602    19.124    
                         clock uncertainty           -0.084    19.041    
    SLICE_X5Y1           FDCE (Setup_fdce_C_D)        0.029    19.070    T1/TMR_dout_reg[2]
  -------------------------------------------------------------------
                         required time                         19.070    
                         arrival time                          -3.453    
  -------------------------------------------------------------------
                         slack                                 15.617    

Slack (MET) :             15.620ns  (required time - arrival time)
  Source:                 T1/TMR_dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T1/TMR_dout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.328ns  (logic 1.907ns (44.064%)  route 2.421ns (55.936%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.523 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.636    -0.876    T1/clk_out1
    SLICE_X5Y1           FDCE                                         r  T1/TMR_dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDCE (Prop_fdce_C_Q)         0.419    -0.457 r  T1/TMR_dout_reg[3]/Q
                         net (fo=2, routed)           0.955     0.499    T1/TMR_dout[3]
    SLICE_X6Y3           LUT3 (Prop_lut3_I0_O)        0.299     0.798 r  T1/timer_match_carry_i_3/O
                         net (fo=1, routed)           0.000     0.798    T1/timer_match_carry_i_3_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.331 r  T1/timer_match_carry/CO[3]
                         net (fo=1, routed)           0.000     1.331    T1/timer_match_carry_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.448 r  T1/timer_match_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.448    T1/timer_match_carry__0_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     1.677 f  T1/timer_match_carry__1/CO[2]
                         net (fo=33, routed)          1.466     3.142    T1/timer_match
    SLICE_X5Y1           LUT2 (Prop_lut2_I1_O)        0.310     3.452 r  T1/TMR_dout[1]_i_1/O
                         net (fo=1, routed)           0.000     3.452    T1/p_3_in[1]
    SLICE_X5Y1           FDCE                                         r  T1/TMR_dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.518    18.523    T1/clk_out1
    SLICE_X5Y1           FDCE                                         r  T1/TMR_dout_reg[1]/C
                         clock pessimism              0.602    19.124    
                         clock uncertainty           -0.084    19.041    
    SLICE_X5Y1           FDCE (Setup_fdce_C_D)        0.031    19.072    T1/TMR_dout_reg[1]
  -------------------------------------------------------------------
                         required time                         19.072    
                         arrival time                          -3.452    
  -------------------------------------------------------------------
                         slack                                 15.620    

Slack (MET) :             15.635ns  (required time - arrival time)
  Source:                 T1/TMR_dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T1/TMR_dout_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.357ns  (logic 1.935ns (44.414%)  route 2.422ns (55.586%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.523 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.636    -0.876    T1/clk_out1
    SLICE_X5Y1           FDCE                                         r  T1/TMR_dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDCE (Prop_fdce_C_Q)         0.419    -0.457 r  T1/TMR_dout_reg[3]/Q
                         net (fo=2, routed)           0.955     0.499    T1/TMR_dout[3]
    SLICE_X6Y3           LUT3 (Prop_lut3_I0_O)        0.299     0.798 r  T1/timer_match_carry_i_3/O
                         net (fo=1, routed)           0.000     0.798    T1/timer_match_carry_i_3_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.331 r  T1/timer_match_carry/CO[3]
                         net (fo=1, routed)           0.000     1.331    T1/timer_match_carry_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.448 r  T1/timer_match_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.448    T1/timer_match_carry__0_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     1.677 f  T1/timer_match_carry__1/CO[2]
                         net (fo=33, routed)          1.467     3.143    T1/timer_match
    SLICE_X5Y1           LUT2 (Prop_lut2_I1_O)        0.338     3.481 r  T1/TMR_dout[3]_i_1/O
                         net (fo=1, routed)           0.000     3.481    T1/p_3_in[3]
    SLICE_X5Y1           FDCE                                         r  T1/TMR_dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.518    18.523    T1/clk_out1
    SLICE_X5Y1           FDCE                                         r  T1/TMR_dout_reg[3]/C
                         clock pessimism              0.602    19.124    
                         clock uncertainty           -0.084    19.041    
    SLICE_X5Y1           FDCE (Setup_fdce_C_D)        0.075    19.116    T1/TMR_dout_reg[3]
  -------------------------------------------------------------------
                         required time                         19.116    
                         arrival time                          -3.481    
  -------------------------------------------------------------------
                         slack                                 15.635    

Slack (MET) :             15.658ns  (required time - arrival time)
  Source:                 T2/TMR_dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T2/TMR_dout_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.333ns  (logic 1.915ns (44.192%)  route 2.418ns (55.808%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 18.512 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.624    -0.888    T2/clk_out1
    SLICE_X4Y18          FDCE                                         r  T2/TMR_dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.419    -0.469 r  T2/TMR_dout_reg[3]/Q
                         net (fo=2, routed)           1.004     0.536    T2/TMR_dout_reg_n_0_[3]
    SLICE_X0Y20          LUT3 (Prop_lut3_I0_O)        0.296     0.832 r  T2/timer_match_carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.832    T2/timer_match_carry_i_3__0_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.382 r  T2/timer_match_carry/CO[3]
                         net (fo=1, routed)           0.000     1.382    T2/timer_match_carry_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.496 r  T2/timer_match_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.496    T2/timer_match_carry__0_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.724 f  T2/timer_match_carry__1/CO[2]
                         net (fo=33, routed)          1.414     3.138    T2/timer_match_carry__1_n_1
    SLICE_X4Y18          LUT2 (Prop_lut2_I1_O)        0.308     3.446 r  T2/TMR_dout[3]_i_1/O
                         net (fo=1, routed)           0.000     3.446    T2/TMR_dout[3]_i_1_n_0
    SLICE_X4Y18          FDCE                                         r  T2/TMR_dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.507    18.512    T2/clk_out1
    SLICE_X4Y18          FDCE                                         r  T2/TMR_dout_reg[3]/C
                         clock pessimism              0.601    19.112    
                         clock uncertainty           -0.084    19.029    
    SLICE_X4Y18          FDCE (Setup_fdce_C_D)        0.075    19.104    T2/TMR_dout_reg[3]
  -------------------------------------------------------------------
                         required time                         19.104    
                         arrival time                          -3.446    
  -------------------------------------------------------------------
                         slack                                 15.658    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 T2/TMR_dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T2/TMR_dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.585    -0.596    T2/clk_out1
    SLICE_X2Y22          FDCE                                         r  T2/TMR_dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDCE (Prop_fdce_C_Q)         0.164    -0.432 f  T2/TMR_dout_reg[0]/Q
                         net (fo=3, routed)           0.175    -0.257    T2/TMR_dout_reg_n_0_[0]
    SLICE_X2Y22          LUT2 (Prop_lut2_I0_O)        0.045    -0.212 r  T2/TMR_dout[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.212    T2/TMR_dout[0]_i_1__0_n_0
    SLICE_X2Y22          FDCE                                         r  T2/TMR_dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.853    -0.837    T2/clk_out1
    SLICE_X2Y22          FDCE                                         r  T2/TMR_dout_reg[0]/C
                         clock pessimism              0.240    -0.596    
    SLICE_X2Y22          FDCE (Hold_fdce_C_D)         0.120    -0.476    T2/TMR_dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 T1/TMR_dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T1/TMR_dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.593    -0.588    T1/clk_out1
    SLICE_X7Y3           FDCE                                         r  T1/TMR_dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDCE (Prop_fdce_C_Q)         0.141    -0.447 f  T1/TMR_dout_reg[0]/Q
                         net (fo=3, routed)           0.179    -0.268    T1/TMR_dout[0]
    SLICE_X7Y3           LUT2 (Prop_lut2_I0_O)        0.045    -0.223 r  T1/TMR_dout[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    T1/TMR_dout[0]_i_1_n_0
    SLICE_X7Y3           FDCE                                         r  T1/TMR_dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.864    -0.826    T1/clk_out1
    SLICE_X7Y3           FDCE                                         r  T1/TMR_dout_reg[0]/C
                         clock pessimism              0.237    -0.588    
    SLICE_X7Y3           FDCE (Hold_fdce_C_D)         0.091    -0.497    T1/TMR_dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 T3/TMR_dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T3/TMR_dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.586    -0.595    T3/clk_out1
    SLICE_X5Y18          FDCE                                         r  T3/TMR_dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDCE (Prop_fdce_C_Q)         0.141    -0.454 f  T3/TMR_dout_reg[0]/Q
                         net (fo=3, routed)           0.180    -0.274    T3/TMR_dout_reg_n_0_[0]
    SLICE_X5Y18          LUT2 (Prop_lut2_I0_O)        0.045    -0.229 r  T3/TMR_dout[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.229    T3/TMR_dout[0]_i_1__1_n_0
    SLICE_X5Y18          FDCE                                         r  T3/TMR_dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.855    -0.835    T3/clk_out1
    SLICE_X5Y18          FDCE                                         r  T3/TMR_dout_reg[0]/C
                         clock pessimism              0.239    -0.595    
    SLICE_X5Y18          FDCE (Hold_fdce_C_D)         0.091    -0.504    T3/TMR_dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 T5/TMR_dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T5/TMR_dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.591    -0.590    T5/clk_out1
    SLICE_X2Y14          FDCE                                         r  T5/TMR_dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDCE (Prop_fdce_C_Q)         0.164    -0.426 f  T5/TMR_dout_reg[0]/Q
                         net (fo=3, routed)           0.187    -0.239    T5/TMR_dout_reg_n_0_[0]
    SLICE_X2Y14          LUT2 (Prop_lut2_I0_O)        0.045    -0.194 r  T5/TMR_dout[0]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.194    T5/TMR_dout[0]_i_1__3_n_0
    SLICE_X2Y14          FDCE                                         r  T5/TMR_dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.861    -0.829    T5/clk_out1
    SLICE_X2Y14          FDCE                                         r  T5/TMR_dout_reg[0]/C
                         clock pessimism              0.238    -0.590    
    SLICE_X2Y14          FDCE (Hold_fdce_C_D)         0.120    -0.470    T5/TMR_dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 T6/TMR_dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T6/TMR_dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.579%)  route 0.231ns (55.421%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.594    -0.587    T6/clk_out1
    SLICE_X5Y2           FDCE                                         r  T6/TMR_dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDCE (Prop_fdce_C_Q)         0.141    -0.446 f  T6/TMR_dout_reg[0]/Q
                         net (fo=3, routed)           0.231    -0.215    T6/TMR_dout_reg_n_0_[0]
    SLICE_X5Y2           LUT2 (Prop_lut2_I0_O)        0.045    -0.170 r  T6/TMR_dout[0]_i_1__4/O
                         net (fo=1, routed)           0.000    -0.170    T6/TMR_dout[0]_i_1__4_n_0
    SLICE_X5Y2           FDCE                                         r  T6/TMR_dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.865    -0.825    T6/clk_out1
    SLICE_X5Y2           FDCE                                         r  T6/TMR_dout_reg[0]/C
                         clock pessimism              0.237    -0.587    
    SLICE_X5Y2           FDCE (Hold_fdce_C_D)         0.092    -0.495    T6/TMR_dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 T7/TMR_dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T7/TMR_dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.472%)  route 0.232ns (55.528%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.594    -0.587    T7/clk_out1
    SLICE_X5Y2           FDCE                                         r  T7/TMR_dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDCE (Prop_fdce_C_Q)         0.141    -0.446 f  T7/TMR_dout_reg[0]/Q
                         net (fo=3, routed)           0.232    -0.214    T7/TMR_dout_reg_n_0_[0]
    SLICE_X5Y2           LUT2 (Prop_lut2_I0_O)        0.045    -0.169 r  T7/TMR_dout[0]_i_1__5/O
                         net (fo=1, routed)           0.000    -0.169    T7/TMR_dout[0]_i_1__5_n_0
    SLICE_X5Y2           FDCE                                         r  T7/TMR_dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.865    -0.825    T7/clk_out1
    SLICE_X5Y2           FDCE                                         r  T7/TMR_dout_reg[0]/C
                         clock pessimism              0.237    -0.587    
    SLICE_X5Y2           FDCE (Hold_fdce_C_D)         0.092    -0.495    T7/TMR_dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 T4/toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T4/toggle_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.226ns (51.934%)  route 0.209ns (48.066%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.585    -0.596    T4/clk_out1
    SLICE_X5Y19          FDCE                                         r  T4/toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDCE (Prop_fdce_C_Q)         0.128    -0.468 r  T4/toggle_reg/Q
                         net (fo=2, routed)           0.209    -0.259    T4/out[2]
    SLICE_X5Y19          LUT2 (Prop_lut2_I1_O)        0.098    -0.161 r  T4/toggle_i_1__2/O
                         net (fo=1, routed)           0.000    -0.161    T4/toggle_i_1__2_n_0
    SLICE_X5Y19          FDCE                                         r  T4/toggle_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.854    -0.836    T4/clk_out1
    SLICE_X5Y19          FDCE                                         r  T4/toggle_reg/C
                         clock pessimism              0.239    -0.596    
    SLICE_X5Y19          FDCE (Hold_fdce_C_D)         0.107    -0.489    T4/toggle_reg
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 T4/TMR_dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T4/TMR_dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.215%)  route 0.255ns (57.785%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.586    -0.595    T4/clk_out1
    SLICE_X4Y18          FDCE                                         r  T4/TMR_dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.141    -0.454 f  T4/TMR_dout_reg[0]/Q
                         net (fo=3, routed)           0.255    -0.200    T4/TMR_dout_reg_n_0_[0]
    SLICE_X4Y18          LUT2 (Prop_lut2_I0_O)        0.045    -0.155 r  T4/TMR_dout[0]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.155    T4/TMR_dout[0]_i_1__2_n_0
    SLICE_X4Y18          FDCE                                         r  T4/TMR_dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.855    -0.835    T4/clk_out1
    SLICE_X4Y18          FDCE                                         r  T4/TMR_dout_reg[0]/C
                         clock pessimism              0.239    -0.595    
    SLICE_X4Y18          FDCE (Hold_fdce_C_D)         0.092    -0.503    T4/TMR_dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 T6/toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T6/toggle_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.226ns (48.558%)  route 0.239ns (51.442%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.596    -0.585    T6/clk_out1
    SLICE_X1Y2           FDCE                                         r  T6/toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDCE (Prop_fdce_C_Q)         0.128    -0.457 r  T6/toggle_reg/Q
                         net (fo=2, routed)           0.239    -0.218    T6/out[2]
    SLICE_X1Y2           LUT2 (Prop_lut2_I1_O)        0.098    -0.120 r  T6/toggle_i_1__0/O
                         net (fo=1, routed)           0.000    -0.120    T6/toggle_i_1__0_n_0
    SLICE_X1Y2           FDCE                                         r  T6/toggle_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.867    -0.823    T6/clk_out1
    SLICE_X1Y2           FDCE                                         r  T6/toggle_reg/C
                         clock pessimism              0.237    -0.585    
    SLICE_X1Y2           FDCE (Hold_fdce_C_D)         0.107    -0.478    T6/toggle_reg
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 T1/toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T1/toggle_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.226ns (48.367%)  route 0.241ns (51.633%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.593    -0.588    T1/clk_out1
    SLICE_X5Y3           FDCE                                         r  T1/toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDCE (Prop_fdce_C_Q)         0.128    -0.460 r  T1/toggle_reg/Q
                         net (fo=2, routed)           0.241    -0.219    T1/out[2]
    SLICE_X5Y3           LUT2 (Prop_lut2_I1_O)        0.098    -0.121 r  T1/toggle_i_1__5/O
                         net (fo=1, routed)           0.000    -0.121    T1/toggle_i_1__5_n_0
    SLICE_X5Y3           FDCE                                         r  T1/toggle_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.864    -0.826    T1/clk_out1
    SLICE_X5Y3           FDCE                                         r  T1/toggle_reg/C
                         clock pessimism              0.237    -0.588    
    SLICE_X5Y3           FDCE (Hold_fdce_C_D)         0.107    -0.481    T1/toggle_reg
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.360    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    clk_wiz0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X1Y11      reset_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X1Y11      swq1_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X7Y3       T1/TMR_dout_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X5Y3       T1/TMR_dout_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X7Y3       T1/TMR_dout_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X5Y3       T1/TMR_dout_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X5Y3       T1/TMR_dout_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X5Y4       T1/TMR_dout_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X1Y11      reset_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X1Y11      reset_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X1Y11      swq1_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X1Y11      swq1_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X7Y3       T1/TMR_dout_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X7Y3       T1/TMR_dout_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X5Y3       T1/TMR_dout_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X5Y3       T1/TMR_dout_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X7Y3       T1/TMR_dout_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X7Y3       T1/TMR_dout_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X1Y11      reset_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X1Y11      reset_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X1Y11      swq1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X1Y11      swq1_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X7Y3       T1/TMR_dout_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X7Y3       T1/TMR_dout_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X5Y3       T1/TMR_dout_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X5Y3       T1/TMR_dout_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X7Y3       T1/TMR_dout_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X7Y3       T1/TMR_dout_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_wiz0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_wiz0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { board_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       15.347ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.347ns  (required time - arrival time)
  Source:                 T2/TMR_dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T2/TMR_dout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.577ns  (logic 1.920ns (41.946%)  route 2.657ns (58.054%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 18.511 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.624    -0.888    T2/clk_out1
    SLICE_X4Y18          FDCE                                         r  T2/TMR_dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.419    -0.469 r  T2/TMR_dout_reg[3]/Q
                         net (fo=2, routed)           1.004     0.536    T2/TMR_dout_reg_n_0_[3]
    SLICE_X0Y20          LUT3 (Prop_lut3_I0_O)        0.296     0.832 r  T2/timer_match_carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.832    T2/timer_match_carry_i_3__0_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.382 r  T2/timer_match_carry/CO[3]
                         net (fo=1, routed)           0.000     1.382    T2/timer_match_carry_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.496 r  T2/timer_match_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.496    T2/timer_match_carry__0_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.724 f  T2/timer_match_carry__1/CO[2]
                         net (fo=33, routed)          1.653     3.377    T2/timer_match_carry__1_n_1
    SLICE_X4Y19          LUT2 (Prop_lut2_I1_O)        0.313     3.690 r  T2/TMR_dout[6]_i_1/O
                         net (fo=1, routed)           0.000     3.690    T2/TMR_dout[6]_i_1_n_0
    SLICE_X4Y19          FDCE                                         r  T2/TMR_dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.506    18.511    T2/clk_out1
    SLICE_X4Y19          FDCE                                         r  T2/TMR_dout_reg[6]/C
                         clock pessimism              0.577    19.087    
                         clock uncertainty           -0.082    19.006    
    SLICE_X4Y19          FDCE (Setup_fdce_C_D)        0.031    19.037    T2/TMR_dout_reg[6]
  -------------------------------------------------------------------
                         required time                         19.037    
                         arrival time                          -3.690    
  -------------------------------------------------------------------
                         slack                                 15.347    

Slack (MET) :             15.363ns  (required time - arrival time)
  Source:                 T2/TMR_dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T2/TMR_dout_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.605ns  (logic 1.948ns (42.299%)  route 2.657ns (57.701%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 18.511 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.624    -0.888    T2/clk_out1
    SLICE_X4Y18          FDCE                                         r  T2/TMR_dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.419    -0.469 r  T2/TMR_dout_reg[3]/Q
                         net (fo=2, routed)           1.004     0.536    T2/TMR_dout_reg_n_0_[3]
    SLICE_X0Y20          LUT3 (Prop_lut3_I0_O)        0.296     0.832 r  T2/timer_match_carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.832    T2/timer_match_carry_i_3__0_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.382 r  T2/timer_match_carry/CO[3]
                         net (fo=1, routed)           0.000     1.382    T2/timer_match_carry_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.496 r  T2/timer_match_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.496    T2/timer_match_carry__0_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.724 f  T2/timer_match_carry__1/CO[2]
                         net (fo=33, routed)          1.653     3.377    T2/timer_match_carry__1_n_1
    SLICE_X4Y19          LUT2 (Prop_lut2_I1_O)        0.341     3.718 r  T2/TMR_dout[7]_i_1/O
                         net (fo=1, routed)           0.000     3.718    T2/TMR_dout[7]_i_1_n_0
    SLICE_X4Y19          FDCE                                         r  T2/TMR_dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.506    18.511    T2/clk_out1
    SLICE_X4Y19          FDCE                                         r  T2/TMR_dout_reg[7]/C
                         clock pessimism              0.577    19.087    
                         clock uncertainty           -0.082    19.006    
    SLICE_X4Y19          FDCE (Setup_fdce_C_D)        0.075    19.081    T2/TMR_dout_reg[7]
  -------------------------------------------------------------------
                         required time                         19.081    
                         arrival time                          -3.718    
  -------------------------------------------------------------------
                         slack                                 15.363    

Slack (MET) :             15.480ns  (required time - arrival time)
  Source:                 T2/TMR_dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T2/TMR_dout_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.442ns  (logic 1.920ns (43.225%)  route 2.522ns (56.775%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 18.511 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.624    -0.888    T2/clk_out1
    SLICE_X4Y18          FDCE                                         r  T2/TMR_dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.419    -0.469 r  T2/TMR_dout_reg[3]/Q
                         net (fo=2, routed)           1.004     0.536    T2/TMR_dout_reg_n_0_[3]
    SLICE_X0Y20          LUT3 (Prop_lut3_I0_O)        0.296     0.832 r  T2/timer_match_carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.832    T2/timer_match_carry_i_3__0_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.382 r  T2/timer_match_carry/CO[3]
                         net (fo=1, routed)           0.000     1.382    T2/timer_match_carry_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.496 r  T2/timer_match_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.496    T2/timer_match_carry__0_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.724 f  T2/timer_match_carry__1/CO[2]
                         net (fo=33, routed)          1.518     3.241    T2/timer_match_carry__1_n_1
    SLICE_X4Y19          LUT2 (Prop_lut2_I1_O)        0.313     3.554 r  T2/TMR_dout[4]_i_1/O
                         net (fo=1, routed)           0.000     3.554    T2/TMR_dout[4]_i_1_n_0
    SLICE_X4Y19          FDCE                                         r  T2/TMR_dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.506    18.511    T2/clk_out1
    SLICE_X4Y19          FDCE                                         r  T2/TMR_dout_reg[4]/C
                         clock pessimism              0.577    19.087    
                         clock uncertainty           -0.082    19.006    
    SLICE_X4Y19          FDCE (Setup_fdce_C_D)        0.029    19.035    T2/TMR_dout_reg[4]
  -------------------------------------------------------------------
                         required time                         19.035    
                         arrival time                          -3.554    
  -------------------------------------------------------------------
                         slack                                 15.480    

Slack (MET) :             15.498ns  (required time - arrival time)
  Source:                 T2/TMR_dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T2/TMR_dout_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.470ns  (logic 1.948ns (43.580%)  route 2.522ns (56.420%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 18.511 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.624    -0.888    T2/clk_out1
    SLICE_X4Y18          FDCE                                         r  T2/TMR_dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.419    -0.469 r  T2/TMR_dout_reg[3]/Q
                         net (fo=2, routed)           1.004     0.536    T2/TMR_dout_reg_n_0_[3]
    SLICE_X0Y20          LUT3 (Prop_lut3_I0_O)        0.296     0.832 r  T2/timer_match_carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.832    T2/timer_match_carry_i_3__0_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.382 r  T2/timer_match_carry/CO[3]
                         net (fo=1, routed)           0.000     1.382    T2/timer_match_carry_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.496 r  T2/timer_match_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.496    T2/timer_match_carry__0_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.724 f  T2/timer_match_carry__1/CO[2]
                         net (fo=33, routed)          1.518     3.241    T2/timer_match_carry__1_n_1
    SLICE_X4Y19          LUT2 (Prop_lut2_I1_O)        0.341     3.582 r  T2/TMR_dout[5]_i_1/O
                         net (fo=1, routed)           0.000     3.582    T2/TMR_dout[5]_i_1_n_0
    SLICE_X4Y19          FDCE                                         r  T2/TMR_dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.506    18.511    T2/clk_out1
    SLICE_X4Y19          FDCE                                         r  T2/TMR_dout_reg[5]/C
                         clock pessimism              0.577    19.087    
                         clock uncertainty           -0.082    19.006    
    SLICE_X4Y19          FDCE (Setup_fdce_C_D)        0.075    19.081    T2/TMR_dout_reg[5]
  -------------------------------------------------------------------
                         required time                         19.081    
                         arrival time                          -3.582    
  -------------------------------------------------------------------
                         slack                                 15.498    

Slack (MET) :             15.515ns  (required time - arrival time)
  Source:                 T2/TMR_dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T2/TMR_dout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.432ns  (logic 1.920ns (43.319%)  route 2.512ns (56.681%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 18.512 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.624    -0.888    T2/clk_out1
    SLICE_X4Y18          FDCE                                         r  T2/TMR_dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.419    -0.469 r  T2/TMR_dout_reg[3]/Q
                         net (fo=2, routed)           1.004     0.536    T2/TMR_dout_reg_n_0_[3]
    SLICE_X0Y20          LUT3 (Prop_lut3_I0_O)        0.296     0.832 r  T2/timer_match_carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.832    T2/timer_match_carry_i_3__0_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.382 r  T2/timer_match_carry/CO[3]
                         net (fo=1, routed)           0.000     1.382    T2/timer_match_carry_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.496 r  T2/timer_match_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.496    T2/timer_match_carry__0_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.724 f  T2/timer_match_carry__1/CO[2]
                         net (fo=33, routed)          1.508     3.232    T2/timer_match_carry__1_n_1
    SLICE_X4Y18          LUT2 (Prop_lut2_I1_O)        0.313     3.545 r  T2/TMR_dout[1]_i_1/O
                         net (fo=1, routed)           0.000     3.545    T2/TMR_dout[1]_i_1_n_0
    SLICE_X4Y18          FDCE                                         r  T2/TMR_dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.507    18.512    T2/clk_out1
    SLICE_X4Y18          FDCE                                         r  T2/TMR_dout_reg[1]/C
                         clock pessimism              0.601    19.112    
                         clock uncertainty           -0.082    19.031    
    SLICE_X4Y18          FDCE (Setup_fdce_C_D)        0.029    19.060    T2/TMR_dout_reg[1]
  -------------------------------------------------------------------
                         required time                         19.060    
                         arrival time                          -3.545    
  -------------------------------------------------------------------
                         slack                                 15.515    

Slack (MET) :             15.611ns  (required time - arrival time)
  Source:                 T2/TMR_dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T2/TMR_dout_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.338ns  (logic 1.920ns (44.256%)  route 2.418ns (55.744%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 18.512 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.624    -0.888    T2/clk_out1
    SLICE_X4Y18          FDCE                                         r  T2/TMR_dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.419    -0.469 r  T2/TMR_dout_reg[3]/Q
                         net (fo=2, routed)           1.004     0.536    T2/TMR_dout_reg_n_0_[3]
    SLICE_X0Y20          LUT3 (Prop_lut3_I0_O)        0.296     0.832 r  T2/timer_match_carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.832    T2/timer_match_carry_i_3__0_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.382 r  T2/timer_match_carry/CO[3]
                         net (fo=1, routed)           0.000     1.382    T2/timer_match_carry_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.496 r  T2/timer_match_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.496    T2/timer_match_carry__0_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.724 f  T2/timer_match_carry__1/CO[2]
                         net (fo=33, routed)          1.414     3.138    T2/timer_match_carry__1_n_1
    SLICE_X4Y18          LUT2 (Prop_lut2_I1_O)        0.313     3.451 r  T2/TMR_dout[2]_i_1/O
                         net (fo=1, routed)           0.000     3.451    T2/TMR_dout[2]_i_1_n_0
    SLICE_X4Y18          FDCE                                         r  T2/TMR_dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.507    18.512    T2/clk_out1
    SLICE_X4Y18          FDCE                                         r  T2/TMR_dout_reg[2]/C
                         clock pessimism              0.601    19.112    
                         clock uncertainty           -0.082    19.031    
    SLICE_X4Y18          FDCE (Setup_fdce_C_D)        0.031    19.062    T2/TMR_dout_reg[2]
  -------------------------------------------------------------------
                         required time                         19.062    
                         arrival time                          -3.451    
  -------------------------------------------------------------------
                         slack                                 15.611    

Slack (MET) :             15.619ns  (required time - arrival time)
  Source:                 T1/TMR_dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T1/TMR_dout_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.329ns  (logic 1.907ns (44.054%)  route 2.422ns (55.946%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.523 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.636    -0.876    T1/clk_out1
    SLICE_X5Y1           FDCE                                         r  T1/TMR_dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDCE (Prop_fdce_C_Q)         0.419    -0.457 r  T1/TMR_dout_reg[3]/Q
                         net (fo=2, routed)           0.955     0.499    T1/TMR_dout[3]
    SLICE_X6Y3           LUT3 (Prop_lut3_I0_O)        0.299     0.798 r  T1/timer_match_carry_i_3/O
                         net (fo=1, routed)           0.000     0.798    T1/timer_match_carry_i_3_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.331 r  T1/timer_match_carry/CO[3]
                         net (fo=1, routed)           0.000     1.331    T1/timer_match_carry_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.448 r  T1/timer_match_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.448    T1/timer_match_carry__0_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     1.677 f  T1/timer_match_carry__1/CO[2]
                         net (fo=33, routed)          1.467     3.143    T1/timer_match
    SLICE_X5Y1           LUT2 (Prop_lut2_I1_O)        0.310     3.453 r  T1/TMR_dout[2]_i_1/O
                         net (fo=1, routed)           0.000     3.453    T1/p_3_in[2]
    SLICE_X5Y1           FDCE                                         r  T1/TMR_dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.518    18.523    T1/clk_out1
    SLICE_X5Y1           FDCE                                         r  T1/TMR_dout_reg[2]/C
                         clock pessimism              0.602    19.124    
                         clock uncertainty           -0.082    19.043    
    SLICE_X5Y1           FDCE (Setup_fdce_C_D)        0.029    19.072    T1/TMR_dout_reg[2]
  -------------------------------------------------------------------
                         required time                         19.072    
                         arrival time                          -3.453    
  -------------------------------------------------------------------
                         slack                                 15.619    

Slack (MET) :             15.622ns  (required time - arrival time)
  Source:                 T1/TMR_dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T1/TMR_dout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.328ns  (logic 1.907ns (44.064%)  route 2.421ns (55.936%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.523 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.636    -0.876    T1/clk_out1
    SLICE_X5Y1           FDCE                                         r  T1/TMR_dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDCE (Prop_fdce_C_Q)         0.419    -0.457 r  T1/TMR_dout_reg[3]/Q
                         net (fo=2, routed)           0.955     0.499    T1/TMR_dout[3]
    SLICE_X6Y3           LUT3 (Prop_lut3_I0_O)        0.299     0.798 r  T1/timer_match_carry_i_3/O
                         net (fo=1, routed)           0.000     0.798    T1/timer_match_carry_i_3_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.331 r  T1/timer_match_carry/CO[3]
                         net (fo=1, routed)           0.000     1.331    T1/timer_match_carry_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.448 r  T1/timer_match_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.448    T1/timer_match_carry__0_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     1.677 f  T1/timer_match_carry__1/CO[2]
                         net (fo=33, routed)          1.466     3.142    T1/timer_match
    SLICE_X5Y1           LUT2 (Prop_lut2_I1_O)        0.310     3.452 r  T1/TMR_dout[1]_i_1/O
                         net (fo=1, routed)           0.000     3.452    T1/p_3_in[1]
    SLICE_X5Y1           FDCE                                         r  T1/TMR_dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.518    18.523    T1/clk_out1
    SLICE_X5Y1           FDCE                                         r  T1/TMR_dout_reg[1]/C
                         clock pessimism              0.602    19.124    
                         clock uncertainty           -0.082    19.043    
    SLICE_X5Y1           FDCE (Setup_fdce_C_D)        0.031    19.074    T1/TMR_dout_reg[1]
  -------------------------------------------------------------------
                         required time                         19.074    
                         arrival time                          -3.452    
  -------------------------------------------------------------------
                         slack                                 15.622    

Slack (MET) :             15.637ns  (required time - arrival time)
  Source:                 T1/TMR_dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T1/TMR_dout_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.357ns  (logic 1.935ns (44.414%)  route 2.422ns (55.586%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.523 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.636    -0.876    T1/clk_out1
    SLICE_X5Y1           FDCE                                         r  T1/TMR_dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDCE (Prop_fdce_C_Q)         0.419    -0.457 r  T1/TMR_dout_reg[3]/Q
                         net (fo=2, routed)           0.955     0.499    T1/TMR_dout[3]
    SLICE_X6Y3           LUT3 (Prop_lut3_I0_O)        0.299     0.798 r  T1/timer_match_carry_i_3/O
                         net (fo=1, routed)           0.000     0.798    T1/timer_match_carry_i_3_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.331 r  T1/timer_match_carry/CO[3]
                         net (fo=1, routed)           0.000     1.331    T1/timer_match_carry_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.448 r  T1/timer_match_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.448    T1/timer_match_carry__0_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     1.677 f  T1/timer_match_carry__1/CO[2]
                         net (fo=33, routed)          1.467     3.143    T1/timer_match
    SLICE_X5Y1           LUT2 (Prop_lut2_I1_O)        0.338     3.481 r  T1/TMR_dout[3]_i_1/O
                         net (fo=1, routed)           0.000     3.481    T1/p_3_in[3]
    SLICE_X5Y1           FDCE                                         r  T1/TMR_dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.518    18.523    T1/clk_out1
    SLICE_X5Y1           FDCE                                         r  T1/TMR_dout_reg[3]/C
                         clock pessimism              0.602    19.124    
                         clock uncertainty           -0.082    19.043    
    SLICE_X5Y1           FDCE (Setup_fdce_C_D)        0.075    19.118    T1/TMR_dout_reg[3]
  -------------------------------------------------------------------
                         required time                         19.118    
                         arrival time                          -3.481    
  -------------------------------------------------------------------
                         slack                                 15.637    

Slack (MET) :             15.660ns  (required time - arrival time)
  Source:                 T2/TMR_dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T2/TMR_dout_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.333ns  (logic 1.915ns (44.192%)  route 2.418ns (55.808%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 18.512 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.624    -0.888    T2/clk_out1
    SLICE_X4Y18          FDCE                                         r  T2/TMR_dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.419    -0.469 r  T2/TMR_dout_reg[3]/Q
                         net (fo=2, routed)           1.004     0.536    T2/TMR_dout_reg_n_0_[3]
    SLICE_X0Y20          LUT3 (Prop_lut3_I0_O)        0.296     0.832 r  T2/timer_match_carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.832    T2/timer_match_carry_i_3__0_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.382 r  T2/timer_match_carry/CO[3]
                         net (fo=1, routed)           0.000     1.382    T2/timer_match_carry_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.496 r  T2/timer_match_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.496    T2/timer_match_carry__0_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.724 f  T2/timer_match_carry__1/CO[2]
                         net (fo=33, routed)          1.414     3.138    T2/timer_match_carry__1_n_1
    SLICE_X4Y18          LUT2 (Prop_lut2_I1_O)        0.308     3.446 r  T2/TMR_dout[3]_i_1/O
                         net (fo=1, routed)           0.000     3.446    T2/TMR_dout[3]_i_1_n_0
    SLICE_X4Y18          FDCE                                         r  T2/TMR_dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.507    18.512    T2/clk_out1
    SLICE_X4Y18          FDCE                                         r  T2/TMR_dout_reg[3]/C
                         clock pessimism              0.601    19.112    
                         clock uncertainty           -0.082    19.031    
    SLICE_X4Y18          FDCE (Setup_fdce_C_D)        0.075    19.106    T2/TMR_dout_reg[3]
  -------------------------------------------------------------------
                         required time                         19.106    
                         arrival time                          -3.446    
  -------------------------------------------------------------------
                         slack                                 15.660    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 T2/TMR_dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T2/TMR_dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.585    -0.596    T2/clk_out1
    SLICE_X2Y22          FDCE                                         r  T2/TMR_dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDCE (Prop_fdce_C_Q)         0.164    -0.432 f  T2/TMR_dout_reg[0]/Q
                         net (fo=3, routed)           0.175    -0.257    T2/TMR_dout_reg_n_0_[0]
    SLICE_X2Y22          LUT2 (Prop_lut2_I0_O)        0.045    -0.212 r  T2/TMR_dout[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.212    T2/TMR_dout[0]_i_1__0_n_0
    SLICE_X2Y22          FDCE                                         r  T2/TMR_dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.853    -0.837    T2/clk_out1
    SLICE_X2Y22          FDCE                                         r  T2/TMR_dout_reg[0]/C
                         clock pessimism              0.240    -0.596    
    SLICE_X2Y22          FDCE (Hold_fdce_C_D)         0.120    -0.476    T2/TMR_dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 T1/TMR_dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T1/TMR_dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.593    -0.588    T1/clk_out1
    SLICE_X7Y3           FDCE                                         r  T1/TMR_dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDCE (Prop_fdce_C_Q)         0.141    -0.447 f  T1/TMR_dout_reg[0]/Q
                         net (fo=3, routed)           0.179    -0.268    T1/TMR_dout[0]
    SLICE_X7Y3           LUT2 (Prop_lut2_I0_O)        0.045    -0.223 r  T1/TMR_dout[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    T1/TMR_dout[0]_i_1_n_0
    SLICE_X7Y3           FDCE                                         r  T1/TMR_dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.864    -0.826    T1/clk_out1
    SLICE_X7Y3           FDCE                                         r  T1/TMR_dout_reg[0]/C
                         clock pessimism              0.237    -0.588    
    SLICE_X7Y3           FDCE (Hold_fdce_C_D)         0.091    -0.497    T1/TMR_dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 T3/TMR_dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T3/TMR_dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.586    -0.595    T3/clk_out1
    SLICE_X5Y18          FDCE                                         r  T3/TMR_dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDCE (Prop_fdce_C_Q)         0.141    -0.454 f  T3/TMR_dout_reg[0]/Q
                         net (fo=3, routed)           0.180    -0.274    T3/TMR_dout_reg_n_0_[0]
    SLICE_X5Y18          LUT2 (Prop_lut2_I0_O)        0.045    -0.229 r  T3/TMR_dout[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.229    T3/TMR_dout[0]_i_1__1_n_0
    SLICE_X5Y18          FDCE                                         r  T3/TMR_dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.855    -0.835    T3/clk_out1
    SLICE_X5Y18          FDCE                                         r  T3/TMR_dout_reg[0]/C
                         clock pessimism              0.239    -0.595    
    SLICE_X5Y18          FDCE (Hold_fdce_C_D)         0.091    -0.504    T3/TMR_dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 T5/TMR_dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T5/TMR_dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.591    -0.590    T5/clk_out1
    SLICE_X2Y14          FDCE                                         r  T5/TMR_dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDCE (Prop_fdce_C_Q)         0.164    -0.426 f  T5/TMR_dout_reg[0]/Q
                         net (fo=3, routed)           0.187    -0.239    T5/TMR_dout_reg_n_0_[0]
    SLICE_X2Y14          LUT2 (Prop_lut2_I0_O)        0.045    -0.194 r  T5/TMR_dout[0]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.194    T5/TMR_dout[0]_i_1__3_n_0
    SLICE_X2Y14          FDCE                                         r  T5/TMR_dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.861    -0.829    T5/clk_out1
    SLICE_X2Y14          FDCE                                         r  T5/TMR_dout_reg[0]/C
                         clock pessimism              0.238    -0.590    
    SLICE_X2Y14          FDCE (Hold_fdce_C_D)         0.120    -0.470    T5/TMR_dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 T6/TMR_dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T6/TMR_dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.579%)  route 0.231ns (55.421%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.594    -0.587    T6/clk_out1
    SLICE_X5Y2           FDCE                                         r  T6/TMR_dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDCE (Prop_fdce_C_Q)         0.141    -0.446 f  T6/TMR_dout_reg[0]/Q
                         net (fo=3, routed)           0.231    -0.215    T6/TMR_dout_reg_n_0_[0]
    SLICE_X5Y2           LUT2 (Prop_lut2_I0_O)        0.045    -0.170 r  T6/TMR_dout[0]_i_1__4/O
                         net (fo=1, routed)           0.000    -0.170    T6/TMR_dout[0]_i_1__4_n_0
    SLICE_X5Y2           FDCE                                         r  T6/TMR_dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.865    -0.825    T6/clk_out1
    SLICE_X5Y2           FDCE                                         r  T6/TMR_dout_reg[0]/C
                         clock pessimism              0.237    -0.587    
    SLICE_X5Y2           FDCE (Hold_fdce_C_D)         0.092    -0.495    T6/TMR_dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 T7/TMR_dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T7/TMR_dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.472%)  route 0.232ns (55.528%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.594    -0.587    T7/clk_out1
    SLICE_X5Y2           FDCE                                         r  T7/TMR_dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDCE (Prop_fdce_C_Q)         0.141    -0.446 f  T7/TMR_dout_reg[0]/Q
                         net (fo=3, routed)           0.232    -0.214    T7/TMR_dout_reg_n_0_[0]
    SLICE_X5Y2           LUT2 (Prop_lut2_I0_O)        0.045    -0.169 r  T7/TMR_dout[0]_i_1__5/O
                         net (fo=1, routed)           0.000    -0.169    T7/TMR_dout[0]_i_1__5_n_0
    SLICE_X5Y2           FDCE                                         r  T7/TMR_dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.865    -0.825    T7/clk_out1
    SLICE_X5Y2           FDCE                                         r  T7/TMR_dout_reg[0]/C
                         clock pessimism              0.237    -0.587    
    SLICE_X5Y2           FDCE (Hold_fdce_C_D)         0.092    -0.495    T7/TMR_dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 T4/toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T4/toggle_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.226ns (51.934%)  route 0.209ns (48.066%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.585    -0.596    T4/clk_out1
    SLICE_X5Y19          FDCE                                         r  T4/toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDCE (Prop_fdce_C_Q)         0.128    -0.468 r  T4/toggle_reg/Q
                         net (fo=2, routed)           0.209    -0.259    T4/out[2]
    SLICE_X5Y19          LUT2 (Prop_lut2_I1_O)        0.098    -0.161 r  T4/toggle_i_1__2/O
                         net (fo=1, routed)           0.000    -0.161    T4/toggle_i_1__2_n_0
    SLICE_X5Y19          FDCE                                         r  T4/toggle_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.854    -0.836    T4/clk_out1
    SLICE_X5Y19          FDCE                                         r  T4/toggle_reg/C
                         clock pessimism              0.239    -0.596    
    SLICE_X5Y19          FDCE (Hold_fdce_C_D)         0.107    -0.489    T4/toggle_reg
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 T4/TMR_dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T4/TMR_dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.215%)  route 0.255ns (57.785%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.586    -0.595    T4/clk_out1
    SLICE_X4Y18          FDCE                                         r  T4/TMR_dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.141    -0.454 f  T4/TMR_dout_reg[0]/Q
                         net (fo=3, routed)           0.255    -0.200    T4/TMR_dout_reg_n_0_[0]
    SLICE_X4Y18          LUT2 (Prop_lut2_I0_O)        0.045    -0.155 r  T4/TMR_dout[0]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.155    T4/TMR_dout[0]_i_1__2_n_0
    SLICE_X4Y18          FDCE                                         r  T4/TMR_dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.855    -0.835    T4/clk_out1
    SLICE_X4Y18          FDCE                                         r  T4/TMR_dout_reg[0]/C
                         clock pessimism              0.239    -0.595    
    SLICE_X4Y18          FDCE (Hold_fdce_C_D)         0.092    -0.503    T4/TMR_dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 T6/toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T6/toggle_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.226ns (48.558%)  route 0.239ns (51.442%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.596    -0.585    T6/clk_out1
    SLICE_X1Y2           FDCE                                         r  T6/toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDCE (Prop_fdce_C_Q)         0.128    -0.457 r  T6/toggle_reg/Q
                         net (fo=2, routed)           0.239    -0.218    T6/out[2]
    SLICE_X1Y2           LUT2 (Prop_lut2_I1_O)        0.098    -0.120 r  T6/toggle_i_1__0/O
                         net (fo=1, routed)           0.000    -0.120    T6/toggle_i_1__0_n_0
    SLICE_X1Y2           FDCE                                         r  T6/toggle_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.867    -0.823    T6/clk_out1
    SLICE_X1Y2           FDCE                                         r  T6/toggle_reg/C
                         clock pessimism              0.237    -0.585    
    SLICE_X1Y2           FDCE (Hold_fdce_C_D)         0.107    -0.478    T6/toggle_reg
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 T1/toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T1/toggle_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.226ns (48.367%)  route 0.241ns (51.633%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.593    -0.588    T1/clk_out1
    SLICE_X5Y3           FDCE                                         r  T1/toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDCE (Prop_fdce_C_Q)         0.128    -0.460 r  T1/toggle_reg/Q
                         net (fo=2, routed)           0.241    -0.219    T1/out[2]
    SLICE_X5Y3           LUT2 (Prop_lut2_I1_O)        0.098    -0.121 r  T1/toggle_i_1__5/O
                         net (fo=1, routed)           0.000    -0.121    T1/toggle_i_1__5_n_0
    SLICE_X5Y3           FDCE                                         r  T1/toggle_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.864    -0.826    T1/clk_out1
    SLICE_X5Y3           FDCE                                         r  T1/toggle_reg/C
                         clock pessimism              0.237    -0.588    
    SLICE_X5Y3           FDCE (Hold_fdce_C_D)         0.107    -0.481    T1/toggle_reg
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.360    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    clk_wiz0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X1Y11      reset_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X1Y11      swq1_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X7Y3       T1/TMR_dout_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X5Y3       T1/TMR_dout_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X7Y3       T1/TMR_dout_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X5Y3       T1/TMR_dout_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X5Y3       T1/TMR_dout_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X5Y4       T1/TMR_dout_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X1Y11      reset_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X1Y11      reset_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X1Y11      swq1_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X1Y11      swq1_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X7Y3       T1/TMR_dout_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X7Y3       T1/TMR_dout_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X5Y3       T1/TMR_dout_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X5Y3       T1/TMR_dout_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X7Y3       T1/TMR_dout_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X7Y3       T1/TMR_dout_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X1Y11      reset_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X1Y11      reset_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X1Y11      swq1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X1Y11      swq1_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X7Y3       T1/TMR_dout_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X7Y3       T1/TMR_dout_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X5Y3       T1/TMR_dout_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X5Y3       T1/TMR_dout_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X7Y3       T1/TMR_dout_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X7Y3       T1/TMR_dout_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_wiz0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_wiz0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       15.345ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.345ns  (required time - arrival time)
  Source:                 T2/TMR_dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T2/TMR_dout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.577ns  (logic 1.920ns (41.946%)  route 2.657ns (58.054%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 18.511 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.624    -0.888    T2/clk_out1
    SLICE_X4Y18          FDCE                                         r  T2/TMR_dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.419    -0.469 r  T2/TMR_dout_reg[3]/Q
                         net (fo=2, routed)           1.004     0.536    T2/TMR_dout_reg_n_0_[3]
    SLICE_X0Y20          LUT3 (Prop_lut3_I0_O)        0.296     0.832 r  T2/timer_match_carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.832    T2/timer_match_carry_i_3__0_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.382 r  T2/timer_match_carry/CO[3]
                         net (fo=1, routed)           0.000     1.382    T2/timer_match_carry_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.496 r  T2/timer_match_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.496    T2/timer_match_carry__0_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.724 f  T2/timer_match_carry__1/CO[2]
                         net (fo=33, routed)          1.653     3.377    T2/timer_match_carry__1_n_1
    SLICE_X4Y19          LUT2 (Prop_lut2_I1_O)        0.313     3.690 r  T2/TMR_dout[6]_i_1/O
                         net (fo=1, routed)           0.000     3.690    T2/TMR_dout[6]_i_1_n_0
    SLICE_X4Y19          FDCE                                         r  T2/TMR_dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.506    18.511    T2/clk_out1
    SLICE_X4Y19          FDCE                                         r  T2/TMR_dout_reg[6]/C
                         clock pessimism              0.577    19.087    
                         clock uncertainty           -0.084    19.004    
    SLICE_X4Y19          FDCE (Setup_fdce_C_D)        0.031    19.035    T2/TMR_dout_reg[6]
  -------------------------------------------------------------------
                         required time                         19.035    
                         arrival time                          -3.690    
  -------------------------------------------------------------------
                         slack                                 15.345    

Slack (MET) :             15.361ns  (required time - arrival time)
  Source:                 T2/TMR_dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T2/TMR_dout_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.605ns  (logic 1.948ns (42.299%)  route 2.657ns (57.701%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 18.511 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.624    -0.888    T2/clk_out1
    SLICE_X4Y18          FDCE                                         r  T2/TMR_dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.419    -0.469 r  T2/TMR_dout_reg[3]/Q
                         net (fo=2, routed)           1.004     0.536    T2/TMR_dout_reg_n_0_[3]
    SLICE_X0Y20          LUT3 (Prop_lut3_I0_O)        0.296     0.832 r  T2/timer_match_carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.832    T2/timer_match_carry_i_3__0_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.382 r  T2/timer_match_carry/CO[3]
                         net (fo=1, routed)           0.000     1.382    T2/timer_match_carry_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.496 r  T2/timer_match_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.496    T2/timer_match_carry__0_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.724 f  T2/timer_match_carry__1/CO[2]
                         net (fo=33, routed)          1.653     3.377    T2/timer_match_carry__1_n_1
    SLICE_X4Y19          LUT2 (Prop_lut2_I1_O)        0.341     3.718 r  T2/TMR_dout[7]_i_1/O
                         net (fo=1, routed)           0.000     3.718    T2/TMR_dout[7]_i_1_n_0
    SLICE_X4Y19          FDCE                                         r  T2/TMR_dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.506    18.511    T2/clk_out1
    SLICE_X4Y19          FDCE                                         r  T2/TMR_dout_reg[7]/C
                         clock pessimism              0.577    19.087    
                         clock uncertainty           -0.084    19.004    
    SLICE_X4Y19          FDCE (Setup_fdce_C_D)        0.075    19.079    T2/TMR_dout_reg[7]
  -------------------------------------------------------------------
                         required time                         19.079    
                         arrival time                          -3.718    
  -------------------------------------------------------------------
                         slack                                 15.361    

Slack (MET) :             15.478ns  (required time - arrival time)
  Source:                 T2/TMR_dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T2/TMR_dout_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.442ns  (logic 1.920ns (43.225%)  route 2.522ns (56.775%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 18.511 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.624    -0.888    T2/clk_out1
    SLICE_X4Y18          FDCE                                         r  T2/TMR_dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.419    -0.469 r  T2/TMR_dout_reg[3]/Q
                         net (fo=2, routed)           1.004     0.536    T2/TMR_dout_reg_n_0_[3]
    SLICE_X0Y20          LUT3 (Prop_lut3_I0_O)        0.296     0.832 r  T2/timer_match_carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.832    T2/timer_match_carry_i_3__0_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.382 r  T2/timer_match_carry/CO[3]
                         net (fo=1, routed)           0.000     1.382    T2/timer_match_carry_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.496 r  T2/timer_match_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.496    T2/timer_match_carry__0_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.724 f  T2/timer_match_carry__1/CO[2]
                         net (fo=33, routed)          1.518     3.241    T2/timer_match_carry__1_n_1
    SLICE_X4Y19          LUT2 (Prop_lut2_I1_O)        0.313     3.554 r  T2/TMR_dout[4]_i_1/O
                         net (fo=1, routed)           0.000     3.554    T2/TMR_dout[4]_i_1_n_0
    SLICE_X4Y19          FDCE                                         r  T2/TMR_dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.506    18.511    T2/clk_out1
    SLICE_X4Y19          FDCE                                         r  T2/TMR_dout_reg[4]/C
                         clock pessimism              0.577    19.087    
                         clock uncertainty           -0.084    19.004    
    SLICE_X4Y19          FDCE (Setup_fdce_C_D)        0.029    19.033    T2/TMR_dout_reg[4]
  -------------------------------------------------------------------
                         required time                         19.033    
                         arrival time                          -3.554    
  -------------------------------------------------------------------
                         slack                                 15.478    

Slack (MET) :             15.496ns  (required time - arrival time)
  Source:                 T2/TMR_dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T2/TMR_dout_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.470ns  (logic 1.948ns (43.580%)  route 2.522ns (56.420%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 18.511 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.624    -0.888    T2/clk_out1
    SLICE_X4Y18          FDCE                                         r  T2/TMR_dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.419    -0.469 r  T2/TMR_dout_reg[3]/Q
                         net (fo=2, routed)           1.004     0.536    T2/TMR_dout_reg_n_0_[3]
    SLICE_X0Y20          LUT3 (Prop_lut3_I0_O)        0.296     0.832 r  T2/timer_match_carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.832    T2/timer_match_carry_i_3__0_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.382 r  T2/timer_match_carry/CO[3]
                         net (fo=1, routed)           0.000     1.382    T2/timer_match_carry_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.496 r  T2/timer_match_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.496    T2/timer_match_carry__0_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.724 f  T2/timer_match_carry__1/CO[2]
                         net (fo=33, routed)          1.518     3.241    T2/timer_match_carry__1_n_1
    SLICE_X4Y19          LUT2 (Prop_lut2_I1_O)        0.341     3.582 r  T2/TMR_dout[5]_i_1/O
                         net (fo=1, routed)           0.000     3.582    T2/TMR_dout[5]_i_1_n_0
    SLICE_X4Y19          FDCE                                         r  T2/TMR_dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.506    18.511    T2/clk_out1
    SLICE_X4Y19          FDCE                                         r  T2/TMR_dout_reg[5]/C
                         clock pessimism              0.577    19.087    
                         clock uncertainty           -0.084    19.004    
    SLICE_X4Y19          FDCE (Setup_fdce_C_D)        0.075    19.079    T2/TMR_dout_reg[5]
  -------------------------------------------------------------------
                         required time                         19.079    
                         arrival time                          -3.582    
  -------------------------------------------------------------------
                         slack                                 15.496    

Slack (MET) :             15.513ns  (required time - arrival time)
  Source:                 T2/TMR_dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T2/TMR_dout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.432ns  (logic 1.920ns (43.319%)  route 2.512ns (56.681%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 18.512 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.624    -0.888    T2/clk_out1
    SLICE_X4Y18          FDCE                                         r  T2/TMR_dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.419    -0.469 r  T2/TMR_dout_reg[3]/Q
                         net (fo=2, routed)           1.004     0.536    T2/TMR_dout_reg_n_0_[3]
    SLICE_X0Y20          LUT3 (Prop_lut3_I0_O)        0.296     0.832 r  T2/timer_match_carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.832    T2/timer_match_carry_i_3__0_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.382 r  T2/timer_match_carry/CO[3]
                         net (fo=1, routed)           0.000     1.382    T2/timer_match_carry_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.496 r  T2/timer_match_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.496    T2/timer_match_carry__0_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.724 f  T2/timer_match_carry__1/CO[2]
                         net (fo=33, routed)          1.508     3.232    T2/timer_match_carry__1_n_1
    SLICE_X4Y18          LUT2 (Prop_lut2_I1_O)        0.313     3.545 r  T2/TMR_dout[1]_i_1/O
                         net (fo=1, routed)           0.000     3.545    T2/TMR_dout[1]_i_1_n_0
    SLICE_X4Y18          FDCE                                         r  T2/TMR_dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.507    18.512    T2/clk_out1
    SLICE_X4Y18          FDCE                                         r  T2/TMR_dout_reg[1]/C
                         clock pessimism              0.601    19.112    
                         clock uncertainty           -0.084    19.029    
    SLICE_X4Y18          FDCE (Setup_fdce_C_D)        0.029    19.058    T2/TMR_dout_reg[1]
  -------------------------------------------------------------------
                         required time                         19.058    
                         arrival time                          -3.545    
  -------------------------------------------------------------------
                         slack                                 15.513    

Slack (MET) :             15.609ns  (required time - arrival time)
  Source:                 T2/TMR_dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T2/TMR_dout_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.338ns  (logic 1.920ns (44.256%)  route 2.418ns (55.744%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 18.512 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.624    -0.888    T2/clk_out1
    SLICE_X4Y18          FDCE                                         r  T2/TMR_dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.419    -0.469 r  T2/TMR_dout_reg[3]/Q
                         net (fo=2, routed)           1.004     0.536    T2/TMR_dout_reg_n_0_[3]
    SLICE_X0Y20          LUT3 (Prop_lut3_I0_O)        0.296     0.832 r  T2/timer_match_carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.832    T2/timer_match_carry_i_3__0_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.382 r  T2/timer_match_carry/CO[3]
                         net (fo=1, routed)           0.000     1.382    T2/timer_match_carry_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.496 r  T2/timer_match_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.496    T2/timer_match_carry__0_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.724 f  T2/timer_match_carry__1/CO[2]
                         net (fo=33, routed)          1.414     3.138    T2/timer_match_carry__1_n_1
    SLICE_X4Y18          LUT2 (Prop_lut2_I1_O)        0.313     3.451 r  T2/TMR_dout[2]_i_1/O
                         net (fo=1, routed)           0.000     3.451    T2/TMR_dout[2]_i_1_n_0
    SLICE_X4Y18          FDCE                                         r  T2/TMR_dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.507    18.512    T2/clk_out1
    SLICE_X4Y18          FDCE                                         r  T2/TMR_dout_reg[2]/C
                         clock pessimism              0.601    19.112    
                         clock uncertainty           -0.084    19.029    
    SLICE_X4Y18          FDCE (Setup_fdce_C_D)        0.031    19.060    T2/TMR_dout_reg[2]
  -------------------------------------------------------------------
                         required time                         19.060    
                         arrival time                          -3.451    
  -------------------------------------------------------------------
                         slack                                 15.609    

Slack (MET) :             15.617ns  (required time - arrival time)
  Source:                 T1/TMR_dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T1/TMR_dout_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.329ns  (logic 1.907ns (44.054%)  route 2.422ns (55.946%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.523 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.636    -0.876    T1/clk_out1
    SLICE_X5Y1           FDCE                                         r  T1/TMR_dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDCE (Prop_fdce_C_Q)         0.419    -0.457 r  T1/TMR_dout_reg[3]/Q
                         net (fo=2, routed)           0.955     0.499    T1/TMR_dout[3]
    SLICE_X6Y3           LUT3 (Prop_lut3_I0_O)        0.299     0.798 r  T1/timer_match_carry_i_3/O
                         net (fo=1, routed)           0.000     0.798    T1/timer_match_carry_i_3_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.331 r  T1/timer_match_carry/CO[3]
                         net (fo=1, routed)           0.000     1.331    T1/timer_match_carry_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.448 r  T1/timer_match_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.448    T1/timer_match_carry__0_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     1.677 f  T1/timer_match_carry__1/CO[2]
                         net (fo=33, routed)          1.467     3.143    T1/timer_match
    SLICE_X5Y1           LUT2 (Prop_lut2_I1_O)        0.310     3.453 r  T1/TMR_dout[2]_i_1/O
                         net (fo=1, routed)           0.000     3.453    T1/p_3_in[2]
    SLICE_X5Y1           FDCE                                         r  T1/TMR_dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.518    18.523    T1/clk_out1
    SLICE_X5Y1           FDCE                                         r  T1/TMR_dout_reg[2]/C
                         clock pessimism              0.602    19.124    
                         clock uncertainty           -0.084    19.041    
    SLICE_X5Y1           FDCE (Setup_fdce_C_D)        0.029    19.070    T1/TMR_dout_reg[2]
  -------------------------------------------------------------------
                         required time                         19.070    
                         arrival time                          -3.453    
  -------------------------------------------------------------------
                         slack                                 15.617    

Slack (MET) :             15.620ns  (required time - arrival time)
  Source:                 T1/TMR_dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T1/TMR_dout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.328ns  (logic 1.907ns (44.064%)  route 2.421ns (55.936%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.523 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.636    -0.876    T1/clk_out1
    SLICE_X5Y1           FDCE                                         r  T1/TMR_dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDCE (Prop_fdce_C_Q)         0.419    -0.457 r  T1/TMR_dout_reg[3]/Q
                         net (fo=2, routed)           0.955     0.499    T1/TMR_dout[3]
    SLICE_X6Y3           LUT3 (Prop_lut3_I0_O)        0.299     0.798 r  T1/timer_match_carry_i_3/O
                         net (fo=1, routed)           0.000     0.798    T1/timer_match_carry_i_3_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.331 r  T1/timer_match_carry/CO[3]
                         net (fo=1, routed)           0.000     1.331    T1/timer_match_carry_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.448 r  T1/timer_match_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.448    T1/timer_match_carry__0_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     1.677 f  T1/timer_match_carry__1/CO[2]
                         net (fo=33, routed)          1.466     3.142    T1/timer_match
    SLICE_X5Y1           LUT2 (Prop_lut2_I1_O)        0.310     3.452 r  T1/TMR_dout[1]_i_1/O
                         net (fo=1, routed)           0.000     3.452    T1/p_3_in[1]
    SLICE_X5Y1           FDCE                                         r  T1/TMR_dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.518    18.523    T1/clk_out1
    SLICE_X5Y1           FDCE                                         r  T1/TMR_dout_reg[1]/C
                         clock pessimism              0.602    19.124    
                         clock uncertainty           -0.084    19.041    
    SLICE_X5Y1           FDCE (Setup_fdce_C_D)        0.031    19.072    T1/TMR_dout_reg[1]
  -------------------------------------------------------------------
                         required time                         19.072    
                         arrival time                          -3.452    
  -------------------------------------------------------------------
                         slack                                 15.620    

Slack (MET) :             15.635ns  (required time - arrival time)
  Source:                 T1/TMR_dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T1/TMR_dout_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.357ns  (logic 1.935ns (44.414%)  route 2.422ns (55.586%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.523 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.636    -0.876    T1/clk_out1
    SLICE_X5Y1           FDCE                                         r  T1/TMR_dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDCE (Prop_fdce_C_Q)         0.419    -0.457 r  T1/TMR_dout_reg[3]/Q
                         net (fo=2, routed)           0.955     0.499    T1/TMR_dout[3]
    SLICE_X6Y3           LUT3 (Prop_lut3_I0_O)        0.299     0.798 r  T1/timer_match_carry_i_3/O
                         net (fo=1, routed)           0.000     0.798    T1/timer_match_carry_i_3_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.331 r  T1/timer_match_carry/CO[3]
                         net (fo=1, routed)           0.000     1.331    T1/timer_match_carry_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.448 r  T1/timer_match_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.448    T1/timer_match_carry__0_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     1.677 f  T1/timer_match_carry__1/CO[2]
                         net (fo=33, routed)          1.467     3.143    T1/timer_match
    SLICE_X5Y1           LUT2 (Prop_lut2_I1_O)        0.338     3.481 r  T1/TMR_dout[3]_i_1/O
                         net (fo=1, routed)           0.000     3.481    T1/p_3_in[3]
    SLICE_X5Y1           FDCE                                         r  T1/TMR_dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.518    18.523    T1/clk_out1
    SLICE_X5Y1           FDCE                                         r  T1/TMR_dout_reg[3]/C
                         clock pessimism              0.602    19.124    
                         clock uncertainty           -0.084    19.041    
    SLICE_X5Y1           FDCE (Setup_fdce_C_D)        0.075    19.116    T1/TMR_dout_reg[3]
  -------------------------------------------------------------------
                         required time                         19.116    
                         arrival time                          -3.481    
  -------------------------------------------------------------------
                         slack                                 15.635    

Slack (MET) :             15.658ns  (required time - arrival time)
  Source:                 T2/TMR_dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T2/TMR_dout_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.333ns  (logic 1.915ns (44.192%)  route 2.418ns (55.808%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 18.512 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.624    -0.888    T2/clk_out1
    SLICE_X4Y18          FDCE                                         r  T2/TMR_dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.419    -0.469 r  T2/TMR_dout_reg[3]/Q
                         net (fo=2, routed)           1.004     0.536    T2/TMR_dout_reg_n_0_[3]
    SLICE_X0Y20          LUT3 (Prop_lut3_I0_O)        0.296     0.832 r  T2/timer_match_carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.832    T2/timer_match_carry_i_3__0_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.382 r  T2/timer_match_carry/CO[3]
                         net (fo=1, routed)           0.000     1.382    T2/timer_match_carry_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.496 r  T2/timer_match_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.496    T2/timer_match_carry__0_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.724 f  T2/timer_match_carry__1/CO[2]
                         net (fo=33, routed)          1.414     3.138    T2/timer_match_carry__1_n_1
    SLICE_X4Y18          LUT2 (Prop_lut2_I1_O)        0.308     3.446 r  T2/TMR_dout[3]_i_1/O
                         net (fo=1, routed)           0.000     3.446    T2/TMR_dout[3]_i_1_n_0
    SLICE_X4Y18          FDCE                                         r  T2/TMR_dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.507    18.512    T2/clk_out1
    SLICE_X4Y18          FDCE                                         r  T2/TMR_dout_reg[3]/C
                         clock pessimism              0.601    19.112    
                         clock uncertainty           -0.084    19.029    
    SLICE_X4Y18          FDCE (Setup_fdce_C_D)        0.075    19.104    T2/TMR_dout_reg[3]
  -------------------------------------------------------------------
                         required time                         19.104    
                         arrival time                          -3.446    
  -------------------------------------------------------------------
                         slack                                 15.658    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 T2/TMR_dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T2/TMR_dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.585    -0.596    T2/clk_out1
    SLICE_X2Y22          FDCE                                         r  T2/TMR_dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDCE (Prop_fdce_C_Q)         0.164    -0.432 f  T2/TMR_dout_reg[0]/Q
                         net (fo=3, routed)           0.175    -0.257    T2/TMR_dout_reg_n_0_[0]
    SLICE_X2Y22          LUT2 (Prop_lut2_I0_O)        0.045    -0.212 r  T2/TMR_dout[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.212    T2/TMR_dout[0]_i_1__0_n_0
    SLICE_X2Y22          FDCE                                         r  T2/TMR_dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.853    -0.837    T2/clk_out1
    SLICE_X2Y22          FDCE                                         r  T2/TMR_dout_reg[0]/C
                         clock pessimism              0.240    -0.596    
                         clock uncertainty            0.084    -0.513    
    SLICE_X2Y22          FDCE (Hold_fdce_C_D)         0.120    -0.393    T2/TMR_dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 T1/TMR_dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T1/TMR_dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.593    -0.588    T1/clk_out1
    SLICE_X7Y3           FDCE                                         r  T1/TMR_dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDCE (Prop_fdce_C_Q)         0.141    -0.447 f  T1/TMR_dout_reg[0]/Q
                         net (fo=3, routed)           0.179    -0.268    T1/TMR_dout[0]
    SLICE_X7Y3           LUT2 (Prop_lut2_I0_O)        0.045    -0.223 r  T1/TMR_dout[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    T1/TMR_dout[0]_i_1_n_0
    SLICE_X7Y3           FDCE                                         r  T1/TMR_dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.864    -0.826    T1/clk_out1
    SLICE_X7Y3           FDCE                                         r  T1/TMR_dout_reg[0]/C
                         clock pessimism              0.237    -0.588    
                         clock uncertainty            0.084    -0.505    
    SLICE_X7Y3           FDCE (Hold_fdce_C_D)         0.091    -0.414    T1/TMR_dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 T3/TMR_dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T3/TMR_dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.586    -0.595    T3/clk_out1
    SLICE_X5Y18          FDCE                                         r  T3/TMR_dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDCE (Prop_fdce_C_Q)         0.141    -0.454 f  T3/TMR_dout_reg[0]/Q
                         net (fo=3, routed)           0.180    -0.274    T3/TMR_dout_reg_n_0_[0]
    SLICE_X5Y18          LUT2 (Prop_lut2_I0_O)        0.045    -0.229 r  T3/TMR_dout[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.229    T3/TMR_dout[0]_i_1__1_n_0
    SLICE_X5Y18          FDCE                                         r  T3/TMR_dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.855    -0.835    T3/clk_out1
    SLICE_X5Y18          FDCE                                         r  T3/TMR_dout_reg[0]/C
                         clock pessimism              0.239    -0.595    
                         clock uncertainty            0.084    -0.512    
    SLICE_X5Y18          FDCE (Hold_fdce_C_D)         0.091    -0.421    T3/TMR_dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 T5/TMR_dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T5/TMR_dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.591    -0.590    T5/clk_out1
    SLICE_X2Y14          FDCE                                         r  T5/TMR_dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDCE (Prop_fdce_C_Q)         0.164    -0.426 f  T5/TMR_dout_reg[0]/Q
                         net (fo=3, routed)           0.187    -0.239    T5/TMR_dout_reg_n_0_[0]
    SLICE_X2Y14          LUT2 (Prop_lut2_I0_O)        0.045    -0.194 r  T5/TMR_dout[0]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.194    T5/TMR_dout[0]_i_1__3_n_0
    SLICE_X2Y14          FDCE                                         r  T5/TMR_dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.861    -0.829    T5/clk_out1
    SLICE_X2Y14          FDCE                                         r  T5/TMR_dout_reg[0]/C
                         clock pessimism              0.238    -0.590    
                         clock uncertainty            0.084    -0.507    
    SLICE_X2Y14          FDCE (Hold_fdce_C_D)         0.120    -0.387    T5/TMR_dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 T6/TMR_dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T6/TMR_dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.579%)  route 0.231ns (55.421%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.594    -0.587    T6/clk_out1
    SLICE_X5Y2           FDCE                                         r  T6/TMR_dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDCE (Prop_fdce_C_Q)         0.141    -0.446 f  T6/TMR_dout_reg[0]/Q
                         net (fo=3, routed)           0.231    -0.215    T6/TMR_dout_reg_n_0_[0]
    SLICE_X5Y2           LUT2 (Prop_lut2_I0_O)        0.045    -0.170 r  T6/TMR_dout[0]_i_1__4/O
                         net (fo=1, routed)           0.000    -0.170    T6/TMR_dout[0]_i_1__4_n_0
    SLICE_X5Y2           FDCE                                         r  T6/TMR_dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.865    -0.825    T6/clk_out1
    SLICE_X5Y2           FDCE                                         r  T6/TMR_dout_reg[0]/C
                         clock pessimism              0.237    -0.587    
                         clock uncertainty            0.084    -0.504    
    SLICE_X5Y2           FDCE (Hold_fdce_C_D)         0.092    -0.412    T6/TMR_dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 T7/TMR_dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T7/TMR_dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.472%)  route 0.232ns (55.528%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.594    -0.587    T7/clk_out1
    SLICE_X5Y2           FDCE                                         r  T7/TMR_dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDCE (Prop_fdce_C_Q)         0.141    -0.446 f  T7/TMR_dout_reg[0]/Q
                         net (fo=3, routed)           0.232    -0.214    T7/TMR_dout_reg_n_0_[0]
    SLICE_X5Y2           LUT2 (Prop_lut2_I0_O)        0.045    -0.169 r  T7/TMR_dout[0]_i_1__5/O
                         net (fo=1, routed)           0.000    -0.169    T7/TMR_dout[0]_i_1__5_n_0
    SLICE_X5Y2           FDCE                                         r  T7/TMR_dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.865    -0.825    T7/clk_out1
    SLICE_X5Y2           FDCE                                         r  T7/TMR_dout_reg[0]/C
                         clock pessimism              0.237    -0.587    
                         clock uncertainty            0.084    -0.504    
    SLICE_X5Y2           FDCE (Hold_fdce_C_D)         0.092    -0.412    T7/TMR_dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 T4/toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T4/toggle_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.226ns (51.934%)  route 0.209ns (48.066%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.585    -0.596    T4/clk_out1
    SLICE_X5Y19          FDCE                                         r  T4/toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDCE (Prop_fdce_C_Q)         0.128    -0.468 r  T4/toggle_reg/Q
                         net (fo=2, routed)           0.209    -0.259    T4/out[2]
    SLICE_X5Y19          LUT2 (Prop_lut2_I1_O)        0.098    -0.161 r  T4/toggle_i_1__2/O
                         net (fo=1, routed)           0.000    -0.161    T4/toggle_i_1__2_n_0
    SLICE_X5Y19          FDCE                                         r  T4/toggle_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.854    -0.836    T4/clk_out1
    SLICE_X5Y19          FDCE                                         r  T4/toggle_reg/C
                         clock pessimism              0.239    -0.596    
                         clock uncertainty            0.084    -0.513    
    SLICE_X5Y19          FDCE (Hold_fdce_C_D)         0.107    -0.406    T4/toggle_reg
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 T4/TMR_dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T4/TMR_dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.215%)  route 0.255ns (57.785%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.586    -0.595    T4/clk_out1
    SLICE_X4Y18          FDCE                                         r  T4/TMR_dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.141    -0.454 f  T4/TMR_dout_reg[0]/Q
                         net (fo=3, routed)           0.255    -0.200    T4/TMR_dout_reg_n_0_[0]
    SLICE_X4Y18          LUT2 (Prop_lut2_I0_O)        0.045    -0.155 r  T4/TMR_dout[0]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.155    T4/TMR_dout[0]_i_1__2_n_0
    SLICE_X4Y18          FDCE                                         r  T4/TMR_dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.855    -0.835    T4/clk_out1
    SLICE_X4Y18          FDCE                                         r  T4/TMR_dout_reg[0]/C
                         clock pessimism              0.239    -0.595    
                         clock uncertainty            0.084    -0.512    
    SLICE_X4Y18          FDCE (Hold_fdce_C_D)         0.092    -0.420    T4/TMR_dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 T6/toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T6/toggle_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.226ns (48.558%)  route 0.239ns (51.442%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.596    -0.585    T6/clk_out1
    SLICE_X1Y2           FDCE                                         r  T6/toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDCE (Prop_fdce_C_Q)         0.128    -0.457 r  T6/toggle_reg/Q
                         net (fo=2, routed)           0.239    -0.218    T6/out[2]
    SLICE_X1Y2           LUT2 (Prop_lut2_I1_O)        0.098    -0.120 r  T6/toggle_i_1__0/O
                         net (fo=1, routed)           0.000    -0.120    T6/toggle_i_1__0_n_0
    SLICE_X1Y2           FDCE                                         r  T6/toggle_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.867    -0.823    T6/clk_out1
    SLICE_X1Y2           FDCE                                         r  T6/toggle_reg/C
                         clock pessimism              0.237    -0.585    
                         clock uncertainty            0.084    -0.502    
    SLICE_X1Y2           FDCE (Hold_fdce_C_D)         0.107    -0.395    T6/toggle_reg
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 T1/toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T1/toggle_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.226ns (48.367%)  route 0.241ns (51.633%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.593    -0.588    T1/clk_out1
    SLICE_X5Y3           FDCE                                         r  T1/toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDCE (Prop_fdce_C_Q)         0.128    -0.460 r  T1/toggle_reg/Q
                         net (fo=2, routed)           0.241    -0.219    T1/out[2]
    SLICE_X5Y3           LUT2 (Prop_lut2_I1_O)        0.098    -0.121 r  T1/toggle_i_1__5/O
                         net (fo=1, routed)           0.000    -0.121    T1/toggle_i_1__5_n_0
    SLICE_X5Y3           FDCE                                         r  T1/toggle_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.864    -0.826    T1/clk_out1
    SLICE_X5Y3           FDCE                                         r  T1/toggle_reg/C
                         clock pessimism              0.237    -0.588    
                         clock uncertainty            0.084    -0.505    
    SLICE_X5Y3           FDCE (Hold_fdce_C_D)         0.107    -0.398    T1/toggle_reg
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.277    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       15.345ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.345ns  (required time - arrival time)
  Source:                 T2/TMR_dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T2/TMR_dout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.577ns  (logic 1.920ns (41.946%)  route 2.657ns (58.054%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 18.511 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.624    -0.888    T2/clk_out1
    SLICE_X4Y18          FDCE                                         r  T2/TMR_dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.419    -0.469 r  T2/TMR_dout_reg[3]/Q
                         net (fo=2, routed)           1.004     0.536    T2/TMR_dout_reg_n_0_[3]
    SLICE_X0Y20          LUT3 (Prop_lut3_I0_O)        0.296     0.832 r  T2/timer_match_carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.832    T2/timer_match_carry_i_3__0_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.382 r  T2/timer_match_carry/CO[3]
                         net (fo=1, routed)           0.000     1.382    T2/timer_match_carry_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.496 r  T2/timer_match_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.496    T2/timer_match_carry__0_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.724 f  T2/timer_match_carry__1/CO[2]
                         net (fo=33, routed)          1.653     3.377    T2/timer_match_carry__1_n_1
    SLICE_X4Y19          LUT2 (Prop_lut2_I1_O)        0.313     3.690 r  T2/TMR_dout[6]_i_1/O
                         net (fo=1, routed)           0.000     3.690    T2/TMR_dout[6]_i_1_n_0
    SLICE_X4Y19          FDCE                                         r  T2/TMR_dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.506    18.511    T2/clk_out1
    SLICE_X4Y19          FDCE                                         r  T2/TMR_dout_reg[6]/C
                         clock pessimism              0.577    19.087    
                         clock uncertainty           -0.084    19.004    
    SLICE_X4Y19          FDCE (Setup_fdce_C_D)        0.031    19.035    T2/TMR_dout_reg[6]
  -------------------------------------------------------------------
                         required time                         19.035    
                         arrival time                          -3.690    
  -------------------------------------------------------------------
                         slack                                 15.345    

Slack (MET) :             15.361ns  (required time - arrival time)
  Source:                 T2/TMR_dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T2/TMR_dout_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.605ns  (logic 1.948ns (42.299%)  route 2.657ns (57.701%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 18.511 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.624    -0.888    T2/clk_out1
    SLICE_X4Y18          FDCE                                         r  T2/TMR_dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.419    -0.469 r  T2/TMR_dout_reg[3]/Q
                         net (fo=2, routed)           1.004     0.536    T2/TMR_dout_reg_n_0_[3]
    SLICE_X0Y20          LUT3 (Prop_lut3_I0_O)        0.296     0.832 r  T2/timer_match_carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.832    T2/timer_match_carry_i_3__0_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.382 r  T2/timer_match_carry/CO[3]
                         net (fo=1, routed)           0.000     1.382    T2/timer_match_carry_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.496 r  T2/timer_match_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.496    T2/timer_match_carry__0_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.724 f  T2/timer_match_carry__1/CO[2]
                         net (fo=33, routed)          1.653     3.377    T2/timer_match_carry__1_n_1
    SLICE_X4Y19          LUT2 (Prop_lut2_I1_O)        0.341     3.718 r  T2/TMR_dout[7]_i_1/O
                         net (fo=1, routed)           0.000     3.718    T2/TMR_dout[7]_i_1_n_0
    SLICE_X4Y19          FDCE                                         r  T2/TMR_dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.506    18.511    T2/clk_out1
    SLICE_X4Y19          FDCE                                         r  T2/TMR_dout_reg[7]/C
                         clock pessimism              0.577    19.087    
                         clock uncertainty           -0.084    19.004    
    SLICE_X4Y19          FDCE (Setup_fdce_C_D)        0.075    19.079    T2/TMR_dout_reg[7]
  -------------------------------------------------------------------
                         required time                         19.079    
                         arrival time                          -3.718    
  -------------------------------------------------------------------
                         slack                                 15.361    

Slack (MET) :             15.478ns  (required time - arrival time)
  Source:                 T2/TMR_dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T2/TMR_dout_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.442ns  (logic 1.920ns (43.225%)  route 2.522ns (56.775%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 18.511 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.624    -0.888    T2/clk_out1
    SLICE_X4Y18          FDCE                                         r  T2/TMR_dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.419    -0.469 r  T2/TMR_dout_reg[3]/Q
                         net (fo=2, routed)           1.004     0.536    T2/TMR_dout_reg_n_0_[3]
    SLICE_X0Y20          LUT3 (Prop_lut3_I0_O)        0.296     0.832 r  T2/timer_match_carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.832    T2/timer_match_carry_i_3__0_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.382 r  T2/timer_match_carry/CO[3]
                         net (fo=1, routed)           0.000     1.382    T2/timer_match_carry_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.496 r  T2/timer_match_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.496    T2/timer_match_carry__0_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.724 f  T2/timer_match_carry__1/CO[2]
                         net (fo=33, routed)          1.518     3.241    T2/timer_match_carry__1_n_1
    SLICE_X4Y19          LUT2 (Prop_lut2_I1_O)        0.313     3.554 r  T2/TMR_dout[4]_i_1/O
                         net (fo=1, routed)           0.000     3.554    T2/TMR_dout[4]_i_1_n_0
    SLICE_X4Y19          FDCE                                         r  T2/TMR_dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.506    18.511    T2/clk_out1
    SLICE_X4Y19          FDCE                                         r  T2/TMR_dout_reg[4]/C
                         clock pessimism              0.577    19.087    
                         clock uncertainty           -0.084    19.004    
    SLICE_X4Y19          FDCE (Setup_fdce_C_D)        0.029    19.033    T2/TMR_dout_reg[4]
  -------------------------------------------------------------------
                         required time                         19.033    
                         arrival time                          -3.554    
  -------------------------------------------------------------------
                         slack                                 15.478    

Slack (MET) :             15.496ns  (required time - arrival time)
  Source:                 T2/TMR_dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T2/TMR_dout_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.470ns  (logic 1.948ns (43.580%)  route 2.522ns (56.420%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 18.511 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.624    -0.888    T2/clk_out1
    SLICE_X4Y18          FDCE                                         r  T2/TMR_dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.419    -0.469 r  T2/TMR_dout_reg[3]/Q
                         net (fo=2, routed)           1.004     0.536    T2/TMR_dout_reg_n_0_[3]
    SLICE_X0Y20          LUT3 (Prop_lut3_I0_O)        0.296     0.832 r  T2/timer_match_carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.832    T2/timer_match_carry_i_3__0_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.382 r  T2/timer_match_carry/CO[3]
                         net (fo=1, routed)           0.000     1.382    T2/timer_match_carry_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.496 r  T2/timer_match_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.496    T2/timer_match_carry__0_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.724 f  T2/timer_match_carry__1/CO[2]
                         net (fo=33, routed)          1.518     3.241    T2/timer_match_carry__1_n_1
    SLICE_X4Y19          LUT2 (Prop_lut2_I1_O)        0.341     3.582 r  T2/TMR_dout[5]_i_1/O
                         net (fo=1, routed)           0.000     3.582    T2/TMR_dout[5]_i_1_n_0
    SLICE_X4Y19          FDCE                                         r  T2/TMR_dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.506    18.511    T2/clk_out1
    SLICE_X4Y19          FDCE                                         r  T2/TMR_dout_reg[5]/C
                         clock pessimism              0.577    19.087    
                         clock uncertainty           -0.084    19.004    
    SLICE_X4Y19          FDCE (Setup_fdce_C_D)        0.075    19.079    T2/TMR_dout_reg[5]
  -------------------------------------------------------------------
                         required time                         19.079    
                         arrival time                          -3.582    
  -------------------------------------------------------------------
                         slack                                 15.496    

Slack (MET) :             15.513ns  (required time - arrival time)
  Source:                 T2/TMR_dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T2/TMR_dout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.432ns  (logic 1.920ns (43.319%)  route 2.512ns (56.681%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 18.512 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.624    -0.888    T2/clk_out1
    SLICE_X4Y18          FDCE                                         r  T2/TMR_dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.419    -0.469 r  T2/TMR_dout_reg[3]/Q
                         net (fo=2, routed)           1.004     0.536    T2/TMR_dout_reg_n_0_[3]
    SLICE_X0Y20          LUT3 (Prop_lut3_I0_O)        0.296     0.832 r  T2/timer_match_carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.832    T2/timer_match_carry_i_3__0_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.382 r  T2/timer_match_carry/CO[3]
                         net (fo=1, routed)           0.000     1.382    T2/timer_match_carry_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.496 r  T2/timer_match_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.496    T2/timer_match_carry__0_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.724 f  T2/timer_match_carry__1/CO[2]
                         net (fo=33, routed)          1.508     3.232    T2/timer_match_carry__1_n_1
    SLICE_X4Y18          LUT2 (Prop_lut2_I1_O)        0.313     3.545 r  T2/TMR_dout[1]_i_1/O
                         net (fo=1, routed)           0.000     3.545    T2/TMR_dout[1]_i_1_n_0
    SLICE_X4Y18          FDCE                                         r  T2/TMR_dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.507    18.512    T2/clk_out1
    SLICE_X4Y18          FDCE                                         r  T2/TMR_dout_reg[1]/C
                         clock pessimism              0.601    19.112    
                         clock uncertainty           -0.084    19.029    
    SLICE_X4Y18          FDCE (Setup_fdce_C_D)        0.029    19.058    T2/TMR_dout_reg[1]
  -------------------------------------------------------------------
                         required time                         19.058    
                         arrival time                          -3.545    
  -------------------------------------------------------------------
                         slack                                 15.513    

Slack (MET) :             15.609ns  (required time - arrival time)
  Source:                 T2/TMR_dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T2/TMR_dout_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.338ns  (logic 1.920ns (44.256%)  route 2.418ns (55.744%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 18.512 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.624    -0.888    T2/clk_out1
    SLICE_X4Y18          FDCE                                         r  T2/TMR_dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.419    -0.469 r  T2/TMR_dout_reg[3]/Q
                         net (fo=2, routed)           1.004     0.536    T2/TMR_dout_reg_n_0_[3]
    SLICE_X0Y20          LUT3 (Prop_lut3_I0_O)        0.296     0.832 r  T2/timer_match_carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.832    T2/timer_match_carry_i_3__0_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.382 r  T2/timer_match_carry/CO[3]
                         net (fo=1, routed)           0.000     1.382    T2/timer_match_carry_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.496 r  T2/timer_match_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.496    T2/timer_match_carry__0_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.724 f  T2/timer_match_carry__1/CO[2]
                         net (fo=33, routed)          1.414     3.138    T2/timer_match_carry__1_n_1
    SLICE_X4Y18          LUT2 (Prop_lut2_I1_O)        0.313     3.451 r  T2/TMR_dout[2]_i_1/O
                         net (fo=1, routed)           0.000     3.451    T2/TMR_dout[2]_i_1_n_0
    SLICE_X4Y18          FDCE                                         r  T2/TMR_dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.507    18.512    T2/clk_out1
    SLICE_X4Y18          FDCE                                         r  T2/TMR_dout_reg[2]/C
                         clock pessimism              0.601    19.112    
                         clock uncertainty           -0.084    19.029    
    SLICE_X4Y18          FDCE (Setup_fdce_C_D)        0.031    19.060    T2/TMR_dout_reg[2]
  -------------------------------------------------------------------
                         required time                         19.060    
                         arrival time                          -3.451    
  -------------------------------------------------------------------
                         slack                                 15.609    

Slack (MET) :             15.617ns  (required time - arrival time)
  Source:                 T1/TMR_dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T1/TMR_dout_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.329ns  (logic 1.907ns (44.054%)  route 2.422ns (55.946%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.523 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.636    -0.876    T1/clk_out1
    SLICE_X5Y1           FDCE                                         r  T1/TMR_dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDCE (Prop_fdce_C_Q)         0.419    -0.457 r  T1/TMR_dout_reg[3]/Q
                         net (fo=2, routed)           0.955     0.499    T1/TMR_dout[3]
    SLICE_X6Y3           LUT3 (Prop_lut3_I0_O)        0.299     0.798 r  T1/timer_match_carry_i_3/O
                         net (fo=1, routed)           0.000     0.798    T1/timer_match_carry_i_3_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.331 r  T1/timer_match_carry/CO[3]
                         net (fo=1, routed)           0.000     1.331    T1/timer_match_carry_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.448 r  T1/timer_match_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.448    T1/timer_match_carry__0_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     1.677 f  T1/timer_match_carry__1/CO[2]
                         net (fo=33, routed)          1.467     3.143    T1/timer_match
    SLICE_X5Y1           LUT2 (Prop_lut2_I1_O)        0.310     3.453 r  T1/TMR_dout[2]_i_1/O
                         net (fo=1, routed)           0.000     3.453    T1/p_3_in[2]
    SLICE_X5Y1           FDCE                                         r  T1/TMR_dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.518    18.523    T1/clk_out1
    SLICE_X5Y1           FDCE                                         r  T1/TMR_dout_reg[2]/C
                         clock pessimism              0.602    19.124    
                         clock uncertainty           -0.084    19.041    
    SLICE_X5Y1           FDCE (Setup_fdce_C_D)        0.029    19.070    T1/TMR_dout_reg[2]
  -------------------------------------------------------------------
                         required time                         19.070    
                         arrival time                          -3.453    
  -------------------------------------------------------------------
                         slack                                 15.617    

Slack (MET) :             15.620ns  (required time - arrival time)
  Source:                 T1/TMR_dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T1/TMR_dout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.328ns  (logic 1.907ns (44.064%)  route 2.421ns (55.936%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.523 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.636    -0.876    T1/clk_out1
    SLICE_X5Y1           FDCE                                         r  T1/TMR_dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDCE (Prop_fdce_C_Q)         0.419    -0.457 r  T1/TMR_dout_reg[3]/Q
                         net (fo=2, routed)           0.955     0.499    T1/TMR_dout[3]
    SLICE_X6Y3           LUT3 (Prop_lut3_I0_O)        0.299     0.798 r  T1/timer_match_carry_i_3/O
                         net (fo=1, routed)           0.000     0.798    T1/timer_match_carry_i_3_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.331 r  T1/timer_match_carry/CO[3]
                         net (fo=1, routed)           0.000     1.331    T1/timer_match_carry_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.448 r  T1/timer_match_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.448    T1/timer_match_carry__0_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     1.677 f  T1/timer_match_carry__1/CO[2]
                         net (fo=33, routed)          1.466     3.142    T1/timer_match
    SLICE_X5Y1           LUT2 (Prop_lut2_I1_O)        0.310     3.452 r  T1/TMR_dout[1]_i_1/O
                         net (fo=1, routed)           0.000     3.452    T1/p_3_in[1]
    SLICE_X5Y1           FDCE                                         r  T1/TMR_dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.518    18.523    T1/clk_out1
    SLICE_X5Y1           FDCE                                         r  T1/TMR_dout_reg[1]/C
                         clock pessimism              0.602    19.124    
                         clock uncertainty           -0.084    19.041    
    SLICE_X5Y1           FDCE (Setup_fdce_C_D)        0.031    19.072    T1/TMR_dout_reg[1]
  -------------------------------------------------------------------
                         required time                         19.072    
                         arrival time                          -3.452    
  -------------------------------------------------------------------
                         slack                                 15.620    

Slack (MET) :             15.635ns  (required time - arrival time)
  Source:                 T1/TMR_dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T1/TMR_dout_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.357ns  (logic 1.935ns (44.414%)  route 2.422ns (55.586%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.523 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.636    -0.876    T1/clk_out1
    SLICE_X5Y1           FDCE                                         r  T1/TMR_dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDCE (Prop_fdce_C_Q)         0.419    -0.457 r  T1/TMR_dout_reg[3]/Q
                         net (fo=2, routed)           0.955     0.499    T1/TMR_dout[3]
    SLICE_X6Y3           LUT3 (Prop_lut3_I0_O)        0.299     0.798 r  T1/timer_match_carry_i_3/O
                         net (fo=1, routed)           0.000     0.798    T1/timer_match_carry_i_3_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.331 r  T1/timer_match_carry/CO[3]
                         net (fo=1, routed)           0.000     1.331    T1/timer_match_carry_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.448 r  T1/timer_match_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.448    T1/timer_match_carry__0_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     1.677 f  T1/timer_match_carry__1/CO[2]
                         net (fo=33, routed)          1.467     3.143    T1/timer_match
    SLICE_X5Y1           LUT2 (Prop_lut2_I1_O)        0.338     3.481 r  T1/TMR_dout[3]_i_1/O
                         net (fo=1, routed)           0.000     3.481    T1/p_3_in[3]
    SLICE_X5Y1           FDCE                                         r  T1/TMR_dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.518    18.523    T1/clk_out1
    SLICE_X5Y1           FDCE                                         r  T1/TMR_dout_reg[3]/C
                         clock pessimism              0.602    19.124    
                         clock uncertainty           -0.084    19.041    
    SLICE_X5Y1           FDCE (Setup_fdce_C_D)        0.075    19.116    T1/TMR_dout_reg[3]
  -------------------------------------------------------------------
                         required time                         19.116    
                         arrival time                          -3.481    
  -------------------------------------------------------------------
                         slack                                 15.635    

Slack (MET) :             15.658ns  (required time - arrival time)
  Source:                 T2/TMR_dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T2/TMR_dout_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.333ns  (logic 1.915ns (44.192%)  route 2.418ns (55.808%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 18.512 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.624    -0.888    T2/clk_out1
    SLICE_X4Y18          FDCE                                         r  T2/TMR_dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.419    -0.469 r  T2/TMR_dout_reg[3]/Q
                         net (fo=2, routed)           1.004     0.536    T2/TMR_dout_reg_n_0_[3]
    SLICE_X0Y20          LUT3 (Prop_lut3_I0_O)        0.296     0.832 r  T2/timer_match_carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.832    T2/timer_match_carry_i_3__0_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.382 r  T2/timer_match_carry/CO[3]
                         net (fo=1, routed)           0.000     1.382    T2/timer_match_carry_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.496 r  T2/timer_match_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.496    T2/timer_match_carry__0_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.724 f  T2/timer_match_carry__1/CO[2]
                         net (fo=33, routed)          1.414     3.138    T2/timer_match_carry__1_n_1
    SLICE_X4Y18          LUT2 (Prop_lut2_I1_O)        0.308     3.446 r  T2/TMR_dout[3]_i_1/O
                         net (fo=1, routed)           0.000     3.446    T2/TMR_dout[3]_i_1_n_0
    SLICE_X4Y18          FDCE                                         r  T2/TMR_dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.507    18.512    T2/clk_out1
    SLICE_X4Y18          FDCE                                         r  T2/TMR_dout_reg[3]/C
                         clock pessimism              0.601    19.112    
                         clock uncertainty           -0.084    19.029    
    SLICE_X4Y18          FDCE (Setup_fdce_C_D)        0.075    19.104    T2/TMR_dout_reg[3]
  -------------------------------------------------------------------
                         required time                         19.104    
                         arrival time                          -3.446    
  -------------------------------------------------------------------
                         slack                                 15.658    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 T2/TMR_dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T2/TMR_dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.585    -0.596    T2/clk_out1
    SLICE_X2Y22          FDCE                                         r  T2/TMR_dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDCE (Prop_fdce_C_Q)         0.164    -0.432 f  T2/TMR_dout_reg[0]/Q
                         net (fo=3, routed)           0.175    -0.257    T2/TMR_dout_reg_n_0_[0]
    SLICE_X2Y22          LUT2 (Prop_lut2_I0_O)        0.045    -0.212 r  T2/TMR_dout[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.212    T2/TMR_dout[0]_i_1__0_n_0
    SLICE_X2Y22          FDCE                                         r  T2/TMR_dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.853    -0.837    T2/clk_out1
    SLICE_X2Y22          FDCE                                         r  T2/TMR_dout_reg[0]/C
                         clock pessimism              0.240    -0.596    
                         clock uncertainty            0.084    -0.513    
    SLICE_X2Y22          FDCE (Hold_fdce_C_D)         0.120    -0.393    T2/TMR_dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 T1/TMR_dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T1/TMR_dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.593    -0.588    T1/clk_out1
    SLICE_X7Y3           FDCE                                         r  T1/TMR_dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDCE (Prop_fdce_C_Q)         0.141    -0.447 f  T1/TMR_dout_reg[0]/Q
                         net (fo=3, routed)           0.179    -0.268    T1/TMR_dout[0]
    SLICE_X7Y3           LUT2 (Prop_lut2_I0_O)        0.045    -0.223 r  T1/TMR_dout[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    T1/TMR_dout[0]_i_1_n_0
    SLICE_X7Y3           FDCE                                         r  T1/TMR_dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.864    -0.826    T1/clk_out1
    SLICE_X7Y3           FDCE                                         r  T1/TMR_dout_reg[0]/C
                         clock pessimism              0.237    -0.588    
                         clock uncertainty            0.084    -0.505    
    SLICE_X7Y3           FDCE (Hold_fdce_C_D)         0.091    -0.414    T1/TMR_dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 T3/TMR_dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T3/TMR_dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.586    -0.595    T3/clk_out1
    SLICE_X5Y18          FDCE                                         r  T3/TMR_dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDCE (Prop_fdce_C_Q)         0.141    -0.454 f  T3/TMR_dout_reg[0]/Q
                         net (fo=3, routed)           0.180    -0.274    T3/TMR_dout_reg_n_0_[0]
    SLICE_X5Y18          LUT2 (Prop_lut2_I0_O)        0.045    -0.229 r  T3/TMR_dout[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.229    T3/TMR_dout[0]_i_1__1_n_0
    SLICE_X5Y18          FDCE                                         r  T3/TMR_dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.855    -0.835    T3/clk_out1
    SLICE_X5Y18          FDCE                                         r  T3/TMR_dout_reg[0]/C
                         clock pessimism              0.239    -0.595    
                         clock uncertainty            0.084    -0.512    
    SLICE_X5Y18          FDCE (Hold_fdce_C_D)         0.091    -0.421    T3/TMR_dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 T5/TMR_dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T5/TMR_dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.591    -0.590    T5/clk_out1
    SLICE_X2Y14          FDCE                                         r  T5/TMR_dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDCE (Prop_fdce_C_Q)         0.164    -0.426 f  T5/TMR_dout_reg[0]/Q
                         net (fo=3, routed)           0.187    -0.239    T5/TMR_dout_reg_n_0_[0]
    SLICE_X2Y14          LUT2 (Prop_lut2_I0_O)        0.045    -0.194 r  T5/TMR_dout[0]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.194    T5/TMR_dout[0]_i_1__3_n_0
    SLICE_X2Y14          FDCE                                         r  T5/TMR_dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.861    -0.829    T5/clk_out1
    SLICE_X2Y14          FDCE                                         r  T5/TMR_dout_reg[0]/C
                         clock pessimism              0.238    -0.590    
                         clock uncertainty            0.084    -0.507    
    SLICE_X2Y14          FDCE (Hold_fdce_C_D)         0.120    -0.387    T5/TMR_dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 T6/TMR_dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T6/TMR_dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.579%)  route 0.231ns (55.421%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.594    -0.587    T6/clk_out1
    SLICE_X5Y2           FDCE                                         r  T6/TMR_dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDCE (Prop_fdce_C_Q)         0.141    -0.446 f  T6/TMR_dout_reg[0]/Q
                         net (fo=3, routed)           0.231    -0.215    T6/TMR_dout_reg_n_0_[0]
    SLICE_X5Y2           LUT2 (Prop_lut2_I0_O)        0.045    -0.170 r  T6/TMR_dout[0]_i_1__4/O
                         net (fo=1, routed)           0.000    -0.170    T6/TMR_dout[0]_i_1__4_n_0
    SLICE_X5Y2           FDCE                                         r  T6/TMR_dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.865    -0.825    T6/clk_out1
    SLICE_X5Y2           FDCE                                         r  T6/TMR_dout_reg[0]/C
                         clock pessimism              0.237    -0.587    
                         clock uncertainty            0.084    -0.504    
    SLICE_X5Y2           FDCE (Hold_fdce_C_D)         0.092    -0.412    T6/TMR_dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 T7/TMR_dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T7/TMR_dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.472%)  route 0.232ns (55.528%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.594    -0.587    T7/clk_out1
    SLICE_X5Y2           FDCE                                         r  T7/TMR_dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDCE (Prop_fdce_C_Q)         0.141    -0.446 f  T7/TMR_dout_reg[0]/Q
                         net (fo=3, routed)           0.232    -0.214    T7/TMR_dout_reg_n_0_[0]
    SLICE_X5Y2           LUT2 (Prop_lut2_I0_O)        0.045    -0.169 r  T7/TMR_dout[0]_i_1__5/O
                         net (fo=1, routed)           0.000    -0.169    T7/TMR_dout[0]_i_1__5_n_0
    SLICE_X5Y2           FDCE                                         r  T7/TMR_dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.865    -0.825    T7/clk_out1
    SLICE_X5Y2           FDCE                                         r  T7/TMR_dout_reg[0]/C
                         clock pessimism              0.237    -0.587    
                         clock uncertainty            0.084    -0.504    
    SLICE_X5Y2           FDCE (Hold_fdce_C_D)         0.092    -0.412    T7/TMR_dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 T4/toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T4/toggle_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.226ns (51.934%)  route 0.209ns (48.066%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.585    -0.596    T4/clk_out1
    SLICE_X5Y19          FDCE                                         r  T4/toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDCE (Prop_fdce_C_Q)         0.128    -0.468 r  T4/toggle_reg/Q
                         net (fo=2, routed)           0.209    -0.259    T4/out[2]
    SLICE_X5Y19          LUT2 (Prop_lut2_I1_O)        0.098    -0.161 r  T4/toggle_i_1__2/O
                         net (fo=1, routed)           0.000    -0.161    T4/toggle_i_1__2_n_0
    SLICE_X5Y19          FDCE                                         r  T4/toggle_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.854    -0.836    T4/clk_out1
    SLICE_X5Y19          FDCE                                         r  T4/toggle_reg/C
                         clock pessimism              0.239    -0.596    
                         clock uncertainty            0.084    -0.513    
    SLICE_X5Y19          FDCE (Hold_fdce_C_D)         0.107    -0.406    T4/toggle_reg
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 T4/TMR_dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T4/TMR_dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.215%)  route 0.255ns (57.785%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.586    -0.595    T4/clk_out1
    SLICE_X4Y18          FDCE                                         r  T4/TMR_dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.141    -0.454 f  T4/TMR_dout_reg[0]/Q
                         net (fo=3, routed)           0.255    -0.200    T4/TMR_dout_reg_n_0_[0]
    SLICE_X4Y18          LUT2 (Prop_lut2_I0_O)        0.045    -0.155 r  T4/TMR_dout[0]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.155    T4/TMR_dout[0]_i_1__2_n_0
    SLICE_X4Y18          FDCE                                         r  T4/TMR_dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.855    -0.835    T4/clk_out1
    SLICE_X4Y18          FDCE                                         r  T4/TMR_dout_reg[0]/C
                         clock pessimism              0.239    -0.595    
                         clock uncertainty            0.084    -0.512    
    SLICE_X4Y18          FDCE (Hold_fdce_C_D)         0.092    -0.420    T4/TMR_dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 T6/toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T6/toggle_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.226ns (48.558%)  route 0.239ns (51.442%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.596    -0.585    T6/clk_out1
    SLICE_X1Y2           FDCE                                         r  T6/toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDCE (Prop_fdce_C_Q)         0.128    -0.457 r  T6/toggle_reg/Q
                         net (fo=2, routed)           0.239    -0.218    T6/out[2]
    SLICE_X1Y2           LUT2 (Prop_lut2_I1_O)        0.098    -0.120 r  T6/toggle_i_1__0/O
                         net (fo=1, routed)           0.000    -0.120    T6/toggle_i_1__0_n_0
    SLICE_X1Y2           FDCE                                         r  T6/toggle_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.867    -0.823    T6/clk_out1
    SLICE_X1Y2           FDCE                                         r  T6/toggle_reg/C
                         clock pessimism              0.237    -0.585    
                         clock uncertainty            0.084    -0.502    
    SLICE_X1Y2           FDCE (Hold_fdce_C_D)         0.107    -0.395    T6/toggle_reg
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 T1/toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T1/toggle_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.226ns (48.367%)  route 0.241ns (51.633%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.593    -0.588    T1/clk_out1
    SLICE_X5Y3           FDCE                                         r  T1/toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDCE (Prop_fdce_C_Q)         0.128    -0.460 r  T1/toggle_reg/Q
                         net (fo=2, routed)           0.241    -0.219    T1/out[2]
    SLICE_X5Y3           LUT2 (Prop_lut2_I1_O)        0.098    -0.121 r  T1/toggle_i_1__5/O
                         net (fo=1, routed)           0.000    -0.121    T1/toggle_i_1__5_n_0
    SLICE_X5Y3           FDCE                                         r  T1/toggle_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.864    -0.826    T1/clk_out1
    SLICE_X5Y3           FDCE                                         r  T1/toggle_reg/C
                         clock pessimism              0.237    -0.588    
                         clock uncertainty            0.084    -0.505    
    SLICE_X5Y3           FDCE (Hold_fdce_C_D)         0.107    -0.398    T1/toggle_reg
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.277    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       16.202ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.463ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.202ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T3/TMR_dout_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.304ns  (logic 0.456ns (13.802%)  route 2.848ns (86.198%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 18.510 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.635    -0.877    clk_50mhz
    SLICE_X1Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  reset_reg/Q
                         net (fo=231, routed)         2.848     2.427    T3/reset
    SLICE_X6Y21          FDCE                                         f  T3/TMR_dout_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.505    18.510    T3/clk_out1
    SLICE_X6Y21          FDCE                                         r  T3/TMR_dout_reg[20]/C
                         clock pessimism              0.564    19.073    
                         clock uncertainty           -0.084    18.990    
    SLICE_X6Y21          FDCE (Recov_fdce_C_CLR)     -0.361    18.629    T3/TMR_dout_reg[20]
  -------------------------------------------------------------------
                         required time                         18.629    
                         arrival time                          -2.427    
  -------------------------------------------------------------------
                         slack                                 16.202    

Slack (MET) :             16.202ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T3/TMR_dout_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.304ns  (logic 0.456ns (13.802%)  route 2.848ns (86.198%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 18.510 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.635    -0.877    clk_50mhz
    SLICE_X1Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  reset_reg/Q
                         net (fo=231, routed)         2.848     2.427    T3/reset
    SLICE_X6Y21          FDCE                                         f  T3/TMR_dout_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.505    18.510    T3/clk_out1
    SLICE_X6Y21          FDCE                                         r  T3/TMR_dout_reg[24]/C
                         clock pessimism              0.564    19.073    
                         clock uncertainty           -0.084    18.990    
    SLICE_X6Y21          FDCE (Recov_fdce_C_CLR)     -0.361    18.629    T3/TMR_dout_reg[24]
  -------------------------------------------------------------------
                         required time                         18.629    
                         arrival time                          -2.427    
  -------------------------------------------------------------------
                         slack                                 16.202    

Slack (MET) :             16.202ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T3/TMR_dout_reg[25]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.304ns  (logic 0.456ns (13.802%)  route 2.848ns (86.198%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 18.510 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.635    -0.877    clk_50mhz
    SLICE_X1Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  reset_reg/Q
                         net (fo=231, routed)         2.848     2.427    T3/reset
    SLICE_X6Y21          FDCE                                         f  T3/TMR_dout_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.505    18.510    T3/clk_out1
    SLICE_X6Y21          FDCE                                         r  T3/TMR_dout_reg[25]/C
                         clock pessimism              0.564    19.073    
                         clock uncertainty           -0.084    18.990    
    SLICE_X6Y21          FDCE (Recov_fdce_C_CLR)     -0.361    18.629    T3/TMR_dout_reg[25]
  -------------------------------------------------------------------
                         required time                         18.629    
                         arrival time                          -2.427    
  -------------------------------------------------------------------
                         slack                                 16.202    

Slack (MET) :             16.244ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T3/TMR_dout_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.304ns  (logic 0.456ns (13.802%)  route 2.848ns (86.198%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 18.510 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.635    -0.877    clk_50mhz
    SLICE_X1Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  reset_reg/Q
                         net (fo=231, routed)         2.848     2.427    T3/reset
    SLICE_X6Y21          FDCE                                         f  T3/TMR_dout_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.505    18.510    T3/clk_out1
    SLICE_X6Y21          FDCE                                         r  T3/TMR_dout_reg[19]/C
                         clock pessimism              0.564    19.073    
                         clock uncertainty           -0.084    18.990    
    SLICE_X6Y21          FDCE (Recov_fdce_C_CLR)     -0.319    18.671    T3/TMR_dout_reg[19]
  -------------------------------------------------------------------
                         required time                         18.671    
                         arrival time                          -2.427    
  -------------------------------------------------------------------
                         slack                                 16.244    

Slack (MET) :             16.244ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T3/TMR_dout_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.304ns  (logic 0.456ns (13.802%)  route 2.848ns (86.198%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 18.510 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.635    -0.877    clk_50mhz
    SLICE_X1Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  reset_reg/Q
                         net (fo=231, routed)         2.848     2.427    T3/reset
    SLICE_X6Y21          FDCE                                         f  T3/TMR_dout_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.505    18.510    T3/clk_out1
    SLICE_X6Y21          FDCE                                         r  T3/TMR_dout_reg[22]/C
                         clock pessimism              0.564    19.073    
                         clock uncertainty           -0.084    18.990    
    SLICE_X6Y21          FDCE (Recov_fdce_C_CLR)     -0.319    18.671    T3/TMR_dout_reg[22]
  -------------------------------------------------------------------
                         required time                         18.671    
                         arrival time                          -2.427    
  -------------------------------------------------------------------
                         slack                                 16.244    

Slack (MET) :             16.244ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T3/TMR_dout_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.304ns  (logic 0.456ns (13.802%)  route 2.848ns (86.198%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 18.510 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.635    -0.877    clk_50mhz
    SLICE_X1Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  reset_reg/Q
                         net (fo=231, routed)         2.848     2.427    T3/reset
    SLICE_X6Y21          FDCE                                         f  T3/TMR_dout_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.505    18.510    T3/clk_out1
    SLICE_X6Y21          FDCE                                         r  T3/TMR_dout_reg[23]/C
                         clock pessimism              0.564    19.073    
                         clock uncertainty           -0.084    18.990    
    SLICE_X6Y21          FDCE (Recov_fdce_C_CLR)     -0.319    18.671    T3/TMR_dout_reg[23]
  -------------------------------------------------------------------
                         required time                         18.671    
                         arrival time                          -2.427    
  -------------------------------------------------------------------
                         slack                                 16.244    

Slack (MET) :             16.361ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T2/TMR_dout_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.160ns  (logic 0.456ns (14.431%)  route 2.704ns (85.569%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 18.512 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.635    -0.877    clk_50mhz
    SLICE_X1Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  reset_reg/Q
                         net (fo=231, routed)         2.704     2.283    T2/reset
    SLICE_X2Y21          FDCE                                         f  T2/TMR_dout_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.507    18.512    T2/clk_out1
    SLICE_X2Y21          FDCE                                         r  T2/TMR_dout_reg[13]/C
                         clock pessimism              0.578    19.089    
                         clock uncertainty           -0.084    19.006    
    SLICE_X2Y21          FDCE (Recov_fdce_C_CLR)     -0.361    18.645    T2/TMR_dout_reg[13]
  -------------------------------------------------------------------
                         required time                         18.645    
                         arrival time                          -2.283    
  -------------------------------------------------------------------
                         slack                                 16.361    

Slack (MET) :             16.361ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T2/TMR_dout_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.160ns  (logic 0.456ns (14.431%)  route 2.704ns (85.569%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 18.512 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.635    -0.877    clk_50mhz
    SLICE_X1Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  reset_reg/Q
                         net (fo=231, routed)         2.704     2.283    T2/reset
    SLICE_X2Y21          FDCE                                         f  T2/TMR_dout_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.507    18.512    T2/clk_out1
    SLICE_X2Y21          FDCE                                         r  T2/TMR_dout_reg[16]/C
                         clock pessimism              0.578    19.089    
                         clock uncertainty           -0.084    19.006    
    SLICE_X2Y21          FDCE (Recov_fdce_C_CLR)     -0.361    18.645    T2/TMR_dout_reg[16]
  -------------------------------------------------------------------
                         required time                         18.645    
                         arrival time                          -2.283    
  -------------------------------------------------------------------
                         slack                                 16.361    

Slack (MET) :             16.361ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T2/TMR_dout_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.160ns  (logic 0.456ns (14.431%)  route 2.704ns (85.569%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 18.512 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.635    -0.877    clk_50mhz
    SLICE_X1Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  reset_reg/Q
                         net (fo=231, routed)         2.704     2.283    T2/reset
    SLICE_X2Y21          FDCE                                         f  T2/TMR_dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.507    18.512    T2/clk_out1
    SLICE_X2Y21          FDCE                                         r  T2/TMR_dout_reg[9]/C
                         clock pessimism              0.578    19.089    
                         clock uncertainty           -0.084    19.006    
    SLICE_X2Y21          FDCE (Recov_fdce_C_CLR)     -0.361    18.645    T2/TMR_dout_reg[9]
  -------------------------------------------------------------------
                         required time                         18.645    
                         arrival time                          -2.283    
  -------------------------------------------------------------------
                         slack                                 16.361    

Slack (MET) :             16.361ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T4/TMR_dout_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.160ns  (logic 0.456ns (14.431%)  route 2.704ns (85.569%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 18.512 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.635    -0.877    clk_50mhz
    SLICE_X1Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  reset_reg/Q
                         net (fo=231, routed)         2.704     2.283    T4/reset
    SLICE_X2Y21          FDCE                                         f  T4/TMR_dout_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.507    18.512    T4/clk_out1
    SLICE_X2Y21          FDCE                                         r  T4/TMR_dout_reg[24]/C
                         clock pessimism              0.578    19.089    
                         clock uncertainty           -0.084    19.006    
    SLICE_X2Y21          FDCE (Recov_fdce_C_CLR)     -0.361    18.645    T4/TMR_dout_reg[24]
  -------------------------------------------------------------------
                         required time                         18.645    
                         arrival time                          -2.283    
  -------------------------------------------------------------------
                         slack                                 16.361    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T5/TMR_dout_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.704%)  route 0.243ns (63.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.593    -0.588    clk_50mhz
    SLICE_X1Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  reset_reg/Q
                         net (fo=231, routed)         0.243    -0.204    T5/reset
    SLICE_X1Y13          FDCE                                         f  T5/TMR_dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.861    -0.829    T5/clk_out1
    SLICE_X1Y13          FDCE                                         r  T5/TMR_dout_reg[1]/C
                         clock pessimism              0.253    -0.575    
    SLICE_X1Y13          FDCE (Remov_fdce_C_CLR)     -0.092    -0.667    T5/TMR_dout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.667    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T5/TMR_dout_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.704%)  route 0.243ns (63.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.593    -0.588    clk_50mhz
    SLICE_X1Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  reset_reg/Q
                         net (fo=231, routed)         0.243    -0.204    T5/reset
    SLICE_X1Y13          FDCE                                         f  T5/TMR_dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.861    -0.829    T5/clk_out1
    SLICE_X1Y13          FDCE                                         r  T5/TMR_dout_reg[2]/C
                         clock pessimism              0.253    -0.575    
    SLICE_X1Y13          FDCE (Remov_fdce_C_CLR)     -0.092    -0.667    T5/TMR_dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.667    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T5/TMR_dout_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.704%)  route 0.243ns (63.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.593    -0.588    clk_50mhz
    SLICE_X1Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  reset_reg/Q
                         net (fo=231, routed)         0.243    -0.204    T5/reset
    SLICE_X1Y13          FDCE                                         f  T5/TMR_dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.861    -0.829    T5/clk_out1
    SLICE_X1Y13          FDCE                                         r  T5/TMR_dout_reg[3]/C
                         clock pessimism              0.253    -0.575    
    SLICE_X1Y13          FDCE (Remov_fdce_C_CLR)     -0.092    -0.667    T5/TMR_dout_reg[3]
  -------------------------------------------------------------------
                         required time                          0.667    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T5/TMR_dout_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.704%)  route 0.243ns (63.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.593    -0.588    clk_50mhz
    SLICE_X1Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  reset_reg/Q
                         net (fo=231, routed)         0.243    -0.204    T5/reset
    SLICE_X1Y13          FDCE                                         f  T5/TMR_dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.861    -0.829    T5/clk_out1
    SLICE_X1Y13          FDCE                                         r  T5/TMR_dout_reg[4]/C
                         clock pessimism              0.253    -0.575    
    SLICE_X1Y13          FDCE (Remov_fdce_C_CLR)     -0.092    -0.667    T5/TMR_dout_reg[4]
  -------------------------------------------------------------------
                         required time                          0.667    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T5/TMR_dout_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.704%)  route 0.243ns (63.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.593    -0.588    clk_50mhz
    SLICE_X1Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  reset_reg/Q
                         net (fo=231, routed)         0.243    -0.204    T5/reset
    SLICE_X1Y13          FDCE                                         f  T5/TMR_dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.861    -0.829    T5/clk_out1
    SLICE_X1Y13          FDCE                                         r  T5/TMR_dout_reg[5]/C
                         clock pessimism              0.253    -0.575    
    SLICE_X1Y13          FDCE (Remov_fdce_C_CLR)     -0.092    -0.667    T5/TMR_dout_reg[5]
  -------------------------------------------------------------------
                         required time                          0.667    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T5/TMR_dout_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.704%)  route 0.243ns (63.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.593    -0.588    clk_50mhz
    SLICE_X1Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  reset_reg/Q
                         net (fo=231, routed)         0.243    -0.204    T5/reset
    SLICE_X1Y13          FDCE                                         f  T5/TMR_dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.861    -0.829    T5/clk_out1
    SLICE_X1Y13          FDCE                                         r  T5/TMR_dout_reg[6]/C
                         clock pessimism              0.253    -0.575    
    SLICE_X1Y13          FDCE (Remov_fdce_C_CLR)     -0.092    -0.667    T5/TMR_dout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.667    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T5/TMR_dout_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.704%)  route 0.243ns (63.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.593    -0.588    clk_50mhz
    SLICE_X1Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  reset_reg/Q
                         net (fo=231, routed)         0.243    -0.204    T5/reset
    SLICE_X1Y13          FDCE                                         f  T5/TMR_dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.861    -0.829    T5/clk_out1
    SLICE_X1Y13          FDCE                                         r  T5/TMR_dout_reg[7]/C
                         clock pessimism              0.253    -0.575    
    SLICE_X1Y13          FDCE (Remov_fdce_C_CLR)     -0.092    -0.667    T5/TMR_dout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.667    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T5/TMR_dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.184%)  route 0.297ns (67.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.593    -0.588    clk_50mhz
    SLICE_X1Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  reset_reg/Q
                         net (fo=231, routed)         0.297    -0.150    T5/reset
    SLICE_X2Y14          FDCE                                         f  T5/TMR_dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.861    -0.829    T5/clk_out1
    SLICE_X2Y14          FDCE                                         r  T5/TMR_dout_reg[0]/C
                         clock pessimism              0.253    -0.575    
    SLICE_X2Y14          FDCE (Remov_fdce_C_CLR)     -0.067    -0.642    T5/TMR_dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.642    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T5/TMR_dout_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.184%)  route 0.297ns (67.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.593    -0.588    clk_50mhz
    SLICE_X1Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  reset_reg/Q
                         net (fo=231, routed)         0.297    -0.150    T5/reset
    SLICE_X2Y14          FDCE                                         f  T5/TMR_dout_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.861    -0.829    T5/clk_out1
    SLICE_X2Y14          FDCE                                         r  T5/TMR_dout_reg[10]/C
                         clock pessimism              0.253    -0.575    
    SLICE_X2Y14          FDCE (Remov_fdce_C_CLR)     -0.067    -0.642    T5/TMR_dout_reg[10]
  -------------------------------------------------------------------
                         required time                          0.642    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T5/TMR_dout_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.184%)  route 0.297ns (67.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.593    -0.588    clk_50mhz
    SLICE_X1Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  reset_reg/Q
                         net (fo=231, routed)         0.297    -0.150    T5/reset
    SLICE_X2Y14          FDCE                                         f  T5/TMR_dout_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.861    -0.829    T5/clk_out1
    SLICE_X2Y14          FDCE                                         r  T5/TMR_dout_reg[11]/C
                         clock pessimism              0.253    -0.575    
    SLICE_X2Y14          FDCE (Remov_fdce_C_CLR)     -0.067    -0.642    T5/TMR_dout_reg[11]
  -------------------------------------------------------------------
                         required time                          0.642    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.492    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       16.202ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.379ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.202ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T3/TMR_dout_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.304ns  (logic 0.456ns (13.802%)  route 2.848ns (86.198%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 18.510 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.635    -0.877    clk_50mhz
    SLICE_X1Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  reset_reg/Q
                         net (fo=231, routed)         2.848     2.427    T3/reset
    SLICE_X6Y21          FDCE                                         f  T3/TMR_dout_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.505    18.510    T3/clk_out1
    SLICE_X6Y21          FDCE                                         r  T3/TMR_dout_reg[20]/C
                         clock pessimism              0.564    19.073    
                         clock uncertainty           -0.084    18.990    
    SLICE_X6Y21          FDCE (Recov_fdce_C_CLR)     -0.361    18.629    T3/TMR_dout_reg[20]
  -------------------------------------------------------------------
                         required time                         18.629    
                         arrival time                          -2.427    
  -------------------------------------------------------------------
                         slack                                 16.202    

Slack (MET) :             16.202ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T3/TMR_dout_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.304ns  (logic 0.456ns (13.802%)  route 2.848ns (86.198%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 18.510 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.635    -0.877    clk_50mhz
    SLICE_X1Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  reset_reg/Q
                         net (fo=231, routed)         2.848     2.427    T3/reset
    SLICE_X6Y21          FDCE                                         f  T3/TMR_dout_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.505    18.510    T3/clk_out1
    SLICE_X6Y21          FDCE                                         r  T3/TMR_dout_reg[24]/C
                         clock pessimism              0.564    19.073    
                         clock uncertainty           -0.084    18.990    
    SLICE_X6Y21          FDCE (Recov_fdce_C_CLR)     -0.361    18.629    T3/TMR_dout_reg[24]
  -------------------------------------------------------------------
                         required time                         18.629    
                         arrival time                          -2.427    
  -------------------------------------------------------------------
                         slack                                 16.202    

Slack (MET) :             16.202ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T3/TMR_dout_reg[25]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.304ns  (logic 0.456ns (13.802%)  route 2.848ns (86.198%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 18.510 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.635    -0.877    clk_50mhz
    SLICE_X1Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  reset_reg/Q
                         net (fo=231, routed)         2.848     2.427    T3/reset
    SLICE_X6Y21          FDCE                                         f  T3/TMR_dout_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.505    18.510    T3/clk_out1
    SLICE_X6Y21          FDCE                                         r  T3/TMR_dout_reg[25]/C
                         clock pessimism              0.564    19.073    
                         clock uncertainty           -0.084    18.990    
    SLICE_X6Y21          FDCE (Recov_fdce_C_CLR)     -0.361    18.629    T3/TMR_dout_reg[25]
  -------------------------------------------------------------------
                         required time                         18.629    
                         arrival time                          -2.427    
  -------------------------------------------------------------------
                         slack                                 16.202    

Slack (MET) :             16.244ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T3/TMR_dout_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.304ns  (logic 0.456ns (13.802%)  route 2.848ns (86.198%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 18.510 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.635    -0.877    clk_50mhz
    SLICE_X1Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  reset_reg/Q
                         net (fo=231, routed)         2.848     2.427    T3/reset
    SLICE_X6Y21          FDCE                                         f  T3/TMR_dout_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.505    18.510    T3/clk_out1
    SLICE_X6Y21          FDCE                                         r  T3/TMR_dout_reg[19]/C
                         clock pessimism              0.564    19.073    
                         clock uncertainty           -0.084    18.990    
    SLICE_X6Y21          FDCE (Recov_fdce_C_CLR)     -0.319    18.671    T3/TMR_dout_reg[19]
  -------------------------------------------------------------------
                         required time                         18.671    
                         arrival time                          -2.427    
  -------------------------------------------------------------------
                         slack                                 16.244    

Slack (MET) :             16.244ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T3/TMR_dout_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.304ns  (logic 0.456ns (13.802%)  route 2.848ns (86.198%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 18.510 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.635    -0.877    clk_50mhz
    SLICE_X1Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  reset_reg/Q
                         net (fo=231, routed)         2.848     2.427    T3/reset
    SLICE_X6Y21          FDCE                                         f  T3/TMR_dout_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.505    18.510    T3/clk_out1
    SLICE_X6Y21          FDCE                                         r  T3/TMR_dout_reg[22]/C
                         clock pessimism              0.564    19.073    
                         clock uncertainty           -0.084    18.990    
    SLICE_X6Y21          FDCE (Recov_fdce_C_CLR)     -0.319    18.671    T3/TMR_dout_reg[22]
  -------------------------------------------------------------------
                         required time                         18.671    
                         arrival time                          -2.427    
  -------------------------------------------------------------------
                         slack                                 16.244    

Slack (MET) :             16.244ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T3/TMR_dout_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.304ns  (logic 0.456ns (13.802%)  route 2.848ns (86.198%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 18.510 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.635    -0.877    clk_50mhz
    SLICE_X1Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  reset_reg/Q
                         net (fo=231, routed)         2.848     2.427    T3/reset
    SLICE_X6Y21          FDCE                                         f  T3/TMR_dout_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.505    18.510    T3/clk_out1
    SLICE_X6Y21          FDCE                                         r  T3/TMR_dout_reg[23]/C
                         clock pessimism              0.564    19.073    
                         clock uncertainty           -0.084    18.990    
    SLICE_X6Y21          FDCE (Recov_fdce_C_CLR)     -0.319    18.671    T3/TMR_dout_reg[23]
  -------------------------------------------------------------------
                         required time                         18.671    
                         arrival time                          -2.427    
  -------------------------------------------------------------------
                         slack                                 16.244    

Slack (MET) :             16.361ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T2/TMR_dout_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.160ns  (logic 0.456ns (14.431%)  route 2.704ns (85.569%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 18.512 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.635    -0.877    clk_50mhz
    SLICE_X1Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  reset_reg/Q
                         net (fo=231, routed)         2.704     2.283    T2/reset
    SLICE_X2Y21          FDCE                                         f  T2/TMR_dout_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.507    18.512    T2/clk_out1
    SLICE_X2Y21          FDCE                                         r  T2/TMR_dout_reg[13]/C
                         clock pessimism              0.578    19.089    
                         clock uncertainty           -0.084    19.006    
    SLICE_X2Y21          FDCE (Recov_fdce_C_CLR)     -0.361    18.645    T2/TMR_dout_reg[13]
  -------------------------------------------------------------------
                         required time                         18.645    
                         arrival time                          -2.283    
  -------------------------------------------------------------------
                         slack                                 16.361    

Slack (MET) :             16.361ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T2/TMR_dout_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.160ns  (logic 0.456ns (14.431%)  route 2.704ns (85.569%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 18.512 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.635    -0.877    clk_50mhz
    SLICE_X1Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  reset_reg/Q
                         net (fo=231, routed)         2.704     2.283    T2/reset
    SLICE_X2Y21          FDCE                                         f  T2/TMR_dout_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.507    18.512    T2/clk_out1
    SLICE_X2Y21          FDCE                                         r  T2/TMR_dout_reg[16]/C
                         clock pessimism              0.578    19.089    
                         clock uncertainty           -0.084    19.006    
    SLICE_X2Y21          FDCE (Recov_fdce_C_CLR)     -0.361    18.645    T2/TMR_dout_reg[16]
  -------------------------------------------------------------------
                         required time                         18.645    
                         arrival time                          -2.283    
  -------------------------------------------------------------------
                         slack                                 16.361    

Slack (MET) :             16.361ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T2/TMR_dout_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.160ns  (logic 0.456ns (14.431%)  route 2.704ns (85.569%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 18.512 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.635    -0.877    clk_50mhz
    SLICE_X1Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  reset_reg/Q
                         net (fo=231, routed)         2.704     2.283    T2/reset
    SLICE_X2Y21          FDCE                                         f  T2/TMR_dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.507    18.512    T2/clk_out1
    SLICE_X2Y21          FDCE                                         r  T2/TMR_dout_reg[9]/C
                         clock pessimism              0.578    19.089    
                         clock uncertainty           -0.084    19.006    
    SLICE_X2Y21          FDCE (Recov_fdce_C_CLR)     -0.361    18.645    T2/TMR_dout_reg[9]
  -------------------------------------------------------------------
                         required time                         18.645    
                         arrival time                          -2.283    
  -------------------------------------------------------------------
                         slack                                 16.361    

Slack (MET) :             16.361ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T4/TMR_dout_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.160ns  (logic 0.456ns (14.431%)  route 2.704ns (85.569%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 18.512 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.635    -0.877    clk_50mhz
    SLICE_X1Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  reset_reg/Q
                         net (fo=231, routed)         2.704     2.283    T4/reset
    SLICE_X2Y21          FDCE                                         f  T4/TMR_dout_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.507    18.512    T4/clk_out1
    SLICE_X2Y21          FDCE                                         r  T4/TMR_dout_reg[24]/C
                         clock pessimism              0.578    19.089    
                         clock uncertainty           -0.084    19.006    
    SLICE_X2Y21          FDCE (Recov_fdce_C_CLR)     -0.361    18.645    T4/TMR_dout_reg[24]
  -------------------------------------------------------------------
                         required time                         18.645    
                         arrival time                          -2.283    
  -------------------------------------------------------------------
                         slack                                 16.361    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T5/TMR_dout_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.704%)  route 0.243ns (63.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.593    -0.588    clk_50mhz
    SLICE_X1Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  reset_reg/Q
                         net (fo=231, routed)         0.243    -0.204    T5/reset
    SLICE_X1Y13          FDCE                                         f  T5/TMR_dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.861    -0.829    T5/clk_out1
    SLICE_X1Y13          FDCE                                         r  T5/TMR_dout_reg[1]/C
                         clock pessimism              0.253    -0.575    
                         clock uncertainty            0.084    -0.492    
    SLICE_X1Y13          FDCE (Remov_fdce_C_CLR)     -0.092    -0.584    T5/TMR_dout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T5/TMR_dout_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.704%)  route 0.243ns (63.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.593    -0.588    clk_50mhz
    SLICE_X1Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  reset_reg/Q
                         net (fo=231, routed)         0.243    -0.204    T5/reset
    SLICE_X1Y13          FDCE                                         f  T5/TMR_dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.861    -0.829    T5/clk_out1
    SLICE_X1Y13          FDCE                                         r  T5/TMR_dout_reg[2]/C
                         clock pessimism              0.253    -0.575    
                         clock uncertainty            0.084    -0.492    
    SLICE_X1Y13          FDCE (Remov_fdce_C_CLR)     -0.092    -0.584    T5/TMR_dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T5/TMR_dout_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.704%)  route 0.243ns (63.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.593    -0.588    clk_50mhz
    SLICE_X1Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  reset_reg/Q
                         net (fo=231, routed)         0.243    -0.204    T5/reset
    SLICE_X1Y13          FDCE                                         f  T5/TMR_dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.861    -0.829    T5/clk_out1
    SLICE_X1Y13          FDCE                                         r  T5/TMR_dout_reg[3]/C
                         clock pessimism              0.253    -0.575    
                         clock uncertainty            0.084    -0.492    
    SLICE_X1Y13          FDCE (Remov_fdce_C_CLR)     -0.092    -0.584    T5/TMR_dout_reg[3]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T5/TMR_dout_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.704%)  route 0.243ns (63.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.593    -0.588    clk_50mhz
    SLICE_X1Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  reset_reg/Q
                         net (fo=231, routed)         0.243    -0.204    T5/reset
    SLICE_X1Y13          FDCE                                         f  T5/TMR_dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.861    -0.829    T5/clk_out1
    SLICE_X1Y13          FDCE                                         r  T5/TMR_dout_reg[4]/C
                         clock pessimism              0.253    -0.575    
                         clock uncertainty            0.084    -0.492    
    SLICE_X1Y13          FDCE (Remov_fdce_C_CLR)     -0.092    -0.584    T5/TMR_dout_reg[4]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T5/TMR_dout_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.704%)  route 0.243ns (63.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.593    -0.588    clk_50mhz
    SLICE_X1Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  reset_reg/Q
                         net (fo=231, routed)         0.243    -0.204    T5/reset
    SLICE_X1Y13          FDCE                                         f  T5/TMR_dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.861    -0.829    T5/clk_out1
    SLICE_X1Y13          FDCE                                         r  T5/TMR_dout_reg[5]/C
                         clock pessimism              0.253    -0.575    
                         clock uncertainty            0.084    -0.492    
    SLICE_X1Y13          FDCE (Remov_fdce_C_CLR)     -0.092    -0.584    T5/TMR_dout_reg[5]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T5/TMR_dout_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.704%)  route 0.243ns (63.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.593    -0.588    clk_50mhz
    SLICE_X1Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  reset_reg/Q
                         net (fo=231, routed)         0.243    -0.204    T5/reset
    SLICE_X1Y13          FDCE                                         f  T5/TMR_dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.861    -0.829    T5/clk_out1
    SLICE_X1Y13          FDCE                                         r  T5/TMR_dout_reg[6]/C
                         clock pessimism              0.253    -0.575    
                         clock uncertainty            0.084    -0.492    
    SLICE_X1Y13          FDCE (Remov_fdce_C_CLR)     -0.092    -0.584    T5/TMR_dout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T5/TMR_dout_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.704%)  route 0.243ns (63.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.593    -0.588    clk_50mhz
    SLICE_X1Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  reset_reg/Q
                         net (fo=231, routed)         0.243    -0.204    T5/reset
    SLICE_X1Y13          FDCE                                         f  T5/TMR_dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.861    -0.829    T5/clk_out1
    SLICE_X1Y13          FDCE                                         r  T5/TMR_dout_reg[7]/C
                         clock pessimism              0.253    -0.575    
                         clock uncertainty            0.084    -0.492    
    SLICE_X1Y13          FDCE (Remov_fdce_C_CLR)     -0.092    -0.584    T5/TMR_dout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T5/TMR_dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.184%)  route 0.297ns (67.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.593    -0.588    clk_50mhz
    SLICE_X1Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  reset_reg/Q
                         net (fo=231, routed)         0.297    -0.150    T5/reset
    SLICE_X2Y14          FDCE                                         f  T5/TMR_dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.861    -0.829    T5/clk_out1
    SLICE_X2Y14          FDCE                                         r  T5/TMR_dout_reg[0]/C
                         clock pessimism              0.253    -0.575    
                         clock uncertainty            0.084    -0.492    
    SLICE_X2Y14          FDCE (Remov_fdce_C_CLR)     -0.067    -0.559    T5/TMR_dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T5/TMR_dout_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.184%)  route 0.297ns (67.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.593    -0.588    clk_50mhz
    SLICE_X1Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  reset_reg/Q
                         net (fo=231, routed)         0.297    -0.150    T5/reset
    SLICE_X2Y14          FDCE                                         f  T5/TMR_dout_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.861    -0.829    T5/clk_out1
    SLICE_X2Y14          FDCE                                         r  T5/TMR_dout_reg[10]/C
                         clock pessimism              0.253    -0.575    
                         clock uncertainty            0.084    -0.492    
    SLICE_X2Y14          FDCE (Remov_fdce_C_CLR)     -0.067    -0.559    T5/TMR_dout_reg[10]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T5/TMR_dout_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.184%)  route 0.297ns (67.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.593    -0.588    clk_50mhz
    SLICE_X1Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  reset_reg/Q
                         net (fo=231, routed)         0.297    -0.150    T5/reset
    SLICE_X2Y14          FDCE                                         f  T5/TMR_dout_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.861    -0.829    T5/clk_out1
    SLICE_X2Y14          FDCE                                         r  T5/TMR_dout_reg[11]/C
                         clock pessimism              0.253    -0.575    
                         clock uncertainty            0.084    -0.492    
    SLICE_X2Y14          FDCE (Remov_fdce_C_CLR)     -0.067    -0.559    T5/TMR_dout_reg[11]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.408    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       16.202ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.379ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.202ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T3/TMR_dout_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.304ns  (logic 0.456ns (13.802%)  route 2.848ns (86.198%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 18.510 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.635    -0.877    clk_50mhz
    SLICE_X1Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  reset_reg/Q
                         net (fo=231, routed)         2.848     2.427    T3/reset
    SLICE_X6Y21          FDCE                                         f  T3/TMR_dout_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.505    18.510    T3/clk_out1
    SLICE_X6Y21          FDCE                                         r  T3/TMR_dout_reg[20]/C
                         clock pessimism              0.564    19.073    
                         clock uncertainty           -0.084    18.990    
    SLICE_X6Y21          FDCE (Recov_fdce_C_CLR)     -0.361    18.629    T3/TMR_dout_reg[20]
  -------------------------------------------------------------------
                         required time                         18.629    
                         arrival time                          -2.427    
  -------------------------------------------------------------------
                         slack                                 16.202    

Slack (MET) :             16.202ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T3/TMR_dout_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.304ns  (logic 0.456ns (13.802%)  route 2.848ns (86.198%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 18.510 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.635    -0.877    clk_50mhz
    SLICE_X1Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  reset_reg/Q
                         net (fo=231, routed)         2.848     2.427    T3/reset
    SLICE_X6Y21          FDCE                                         f  T3/TMR_dout_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.505    18.510    T3/clk_out1
    SLICE_X6Y21          FDCE                                         r  T3/TMR_dout_reg[24]/C
                         clock pessimism              0.564    19.073    
                         clock uncertainty           -0.084    18.990    
    SLICE_X6Y21          FDCE (Recov_fdce_C_CLR)     -0.361    18.629    T3/TMR_dout_reg[24]
  -------------------------------------------------------------------
                         required time                         18.629    
                         arrival time                          -2.427    
  -------------------------------------------------------------------
                         slack                                 16.202    

Slack (MET) :             16.202ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T3/TMR_dout_reg[25]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.304ns  (logic 0.456ns (13.802%)  route 2.848ns (86.198%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 18.510 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.635    -0.877    clk_50mhz
    SLICE_X1Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  reset_reg/Q
                         net (fo=231, routed)         2.848     2.427    T3/reset
    SLICE_X6Y21          FDCE                                         f  T3/TMR_dout_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.505    18.510    T3/clk_out1
    SLICE_X6Y21          FDCE                                         r  T3/TMR_dout_reg[25]/C
                         clock pessimism              0.564    19.073    
                         clock uncertainty           -0.084    18.990    
    SLICE_X6Y21          FDCE (Recov_fdce_C_CLR)     -0.361    18.629    T3/TMR_dout_reg[25]
  -------------------------------------------------------------------
                         required time                         18.629    
                         arrival time                          -2.427    
  -------------------------------------------------------------------
                         slack                                 16.202    

Slack (MET) :             16.244ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T3/TMR_dout_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.304ns  (logic 0.456ns (13.802%)  route 2.848ns (86.198%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 18.510 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.635    -0.877    clk_50mhz
    SLICE_X1Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  reset_reg/Q
                         net (fo=231, routed)         2.848     2.427    T3/reset
    SLICE_X6Y21          FDCE                                         f  T3/TMR_dout_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.505    18.510    T3/clk_out1
    SLICE_X6Y21          FDCE                                         r  T3/TMR_dout_reg[19]/C
                         clock pessimism              0.564    19.073    
                         clock uncertainty           -0.084    18.990    
    SLICE_X6Y21          FDCE (Recov_fdce_C_CLR)     -0.319    18.671    T3/TMR_dout_reg[19]
  -------------------------------------------------------------------
                         required time                         18.671    
                         arrival time                          -2.427    
  -------------------------------------------------------------------
                         slack                                 16.244    

Slack (MET) :             16.244ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T3/TMR_dout_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.304ns  (logic 0.456ns (13.802%)  route 2.848ns (86.198%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 18.510 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.635    -0.877    clk_50mhz
    SLICE_X1Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  reset_reg/Q
                         net (fo=231, routed)         2.848     2.427    T3/reset
    SLICE_X6Y21          FDCE                                         f  T3/TMR_dout_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.505    18.510    T3/clk_out1
    SLICE_X6Y21          FDCE                                         r  T3/TMR_dout_reg[22]/C
                         clock pessimism              0.564    19.073    
                         clock uncertainty           -0.084    18.990    
    SLICE_X6Y21          FDCE (Recov_fdce_C_CLR)     -0.319    18.671    T3/TMR_dout_reg[22]
  -------------------------------------------------------------------
                         required time                         18.671    
                         arrival time                          -2.427    
  -------------------------------------------------------------------
                         slack                                 16.244    

Slack (MET) :             16.244ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T3/TMR_dout_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.304ns  (logic 0.456ns (13.802%)  route 2.848ns (86.198%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 18.510 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.635    -0.877    clk_50mhz
    SLICE_X1Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  reset_reg/Q
                         net (fo=231, routed)         2.848     2.427    T3/reset
    SLICE_X6Y21          FDCE                                         f  T3/TMR_dout_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.505    18.510    T3/clk_out1
    SLICE_X6Y21          FDCE                                         r  T3/TMR_dout_reg[23]/C
                         clock pessimism              0.564    19.073    
                         clock uncertainty           -0.084    18.990    
    SLICE_X6Y21          FDCE (Recov_fdce_C_CLR)     -0.319    18.671    T3/TMR_dout_reg[23]
  -------------------------------------------------------------------
                         required time                         18.671    
                         arrival time                          -2.427    
  -------------------------------------------------------------------
                         slack                                 16.244    

Slack (MET) :             16.361ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T2/TMR_dout_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.160ns  (logic 0.456ns (14.431%)  route 2.704ns (85.569%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 18.512 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.635    -0.877    clk_50mhz
    SLICE_X1Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  reset_reg/Q
                         net (fo=231, routed)         2.704     2.283    T2/reset
    SLICE_X2Y21          FDCE                                         f  T2/TMR_dout_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.507    18.512    T2/clk_out1
    SLICE_X2Y21          FDCE                                         r  T2/TMR_dout_reg[13]/C
                         clock pessimism              0.578    19.089    
                         clock uncertainty           -0.084    19.006    
    SLICE_X2Y21          FDCE (Recov_fdce_C_CLR)     -0.361    18.645    T2/TMR_dout_reg[13]
  -------------------------------------------------------------------
                         required time                         18.645    
                         arrival time                          -2.283    
  -------------------------------------------------------------------
                         slack                                 16.361    

Slack (MET) :             16.361ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T2/TMR_dout_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.160ns  (logic 0.456ns (14.431%)  route 2.704ns (85.569%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 18.512 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.635    -0.877    clk_50mhz
    SLICE_X1Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  reset_reg/Q
                         net (fo=231, routed)         2.704     2.283    T2/reset
    SLICE_X2Y21          FDCE                                         f  T2/TMR_dout_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.507    18.512    T2/clk_out1
    SLICE_X2Y21          FDCE                                         r  T2/TMR_dout_reg[16]/C
                         clock pessimism              0.578    19.089    
                         clock uncertainty           -0.084    19.006    
    SLICE_X2Y21          FDCE (Recov_fdce_C_CLR)     -0.361    18.645    T2/TMR_dout_reg[16]
  -------------------------------------------------------------------
                         required time                         18.645    
                         arrival time                          -2.283    
  -------------------------------------------------------------------
                         slack                                 16.361    

Slack (MET) :             16.361ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T2/TMR_dout_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.160ns  (logic 0.456ns (14.431%)  route 2.704ns (85.569%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 18.512 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.635    -0.877    clk_50mhz
    SLICE_X1Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  reset_reg/Q
                         net (fo=231, routed)         2.704     2.283    T2/reset
    SLICE_X2Y21          FDCE                                         f  T2/TMR_dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.507    18.512    T2/clk_out1
    SLICE_X2Y21          FDCE                                         r  T2/TMR_dout_reg[9]/C
                         clock pessimism              0.578    19.089    
                         clock uncertainty           -0.084    19.006    
    SLICE_X2Y21          FDCE (Recov_fdce_C_CLR)     -0.361    18.645    T2/TMR_dout_reg[9]
  -------------------------------------------------------------------
                         required time                         18.645    
                         arrival time                          -2.283    
  -------------------------------------------------------------------
                         slack                                 16.361    

Slack (MET) :             16.361ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T4/TMR_dout_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.160ns  (logic 0.456ns (14.431%)  route 2.704ns (85.569%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 18.512 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.635    -0.877    clk_50mhz
    SLICE_X1Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  reset_reg/Q
                         net (fo=231, routed)         2.704     2.283    T4/reset
    SLICE_X2Y21          FDCE                                         f  T4/TMR_dout_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.507    18.512    T4/clk_out1
    SLICE_X2Y21          FDCE                                         r  T4/TMR_dout_reg[24]/C
                         clock pessimism              0.578    19.089    
                         clock uncertainty           -0.084    19.006    
    SLICE_X2Y21          FDCE (Recov_fdce_C_CLR)     -0.361    18.645    T4/TMR_dout_reg[24]
  -------------------------------------------------------------------
                         required time                         18.645    
                         arrival time                          -2.283    
  -------------------------------------------------------------------
                         slack                                 16.361    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T5/TMR_dout_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.704%)  route 0.243ns (63.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.593    -0.588    clk_50mhz
    SLICE_X1Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  reset_reg/Q
                         net (fo=231, routed)         0.243    -0.204    T5/reset
    SLICE_X1Y13          FDCE                                         f  T5/TMR_dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.861    -0.829    T5/clk_out1
    SLICE_X1Y13          FDCE                                         r  T5/TMR_dout_reg[1]/C
                         clock pessimism              0.253    -0.575    
                         clock uncertainty            0.084    -0.492    
    SLICE_X1Y13          FDCE (Remov_fdce_C_CLR)     -0.092    -0.584    T5/TMR_dout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T5/TMR_dout_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.704%)  route 0.243ns (63.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.593    -0.588    clk_50mhz
    SLICE_X1Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  reset_reg/Q
                         net (fo=231, routed)         0.243    -0.204    T5/reset
    SLICE_X1Y13          FDCE                                         f  T5/TMR_dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.861    -0.829    T5/clk_out1
    SLICE_X1Y13          FDCE                                         r  T5/TMR_dout_reg[2]/C
                         clock pessimism              0.253    -0.575    
                         clock uncertainty            0.084    -0.492    
    SLICE_X1Y13          FDCE (Remov_fdce_C_CLR)     -0.092    -0.584    T5/TMR_dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T5/TMR_dout_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.704%)  route 0.243ns (63.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.593    -0.588    clk_50mhz
    SLICE_X1Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  reset_reg/Q
                         net (fo=231, routed)         0.243    -0.204    T5/reset
    SLICE_X1Y13          FDCE                                         f  T5/TMR_dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.861    -0.829    T5/clk_out1
    SLICE_X1Y13          FDCE                                         r  T5/TMR_dout_reg[3]/C
                         clock pessimism              0.253    -0.575    
                         clock uncertainty            0.084    -0.492    
    SLICE_X1Y13          FDCE (Remov_fdce_C_CLR)     -0.092    -0.584    T5/TMR_dout_reg[3]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T5/TMR_dout_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.704%)  route 0.243ns (63.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.593    -0.588    clk_50mhz
    SLICE_X1Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  reset_reg/Q
                         net (fo=231, routed)         0.243    -0.204    T5/reset
    SLICE_X1Y13          FDCE                                         f  T5/TMR_dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.861    -0.829    T5/clk_out1
    SLICE_X1Y13          FDCE                                         r  T5/TMR_dout_reg[4]/C
                         clock pessimism              0.253    -0.575    
                         clock uncertainty            0.084    -0.492    
    SLICE_X1Y13          FDCE (Remov_fdce_C_CLR)     -0.092    -0.584    T5/TMR_dout_reg[4]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T5/TMR_dout_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.704%)  route 0.243ns (63.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.593    -0.588    clk_50mhz
    SLICE_X1Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  reset_reg/Q
                         net (fo=231, routed)         0.243    -0.204    T5/reset
    SLICE_X1Y13          FDCE                                         f  T5/TMR_dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.861    -0.829    T5/clk_out1
    SLICE_X1Y13          FDCE                                         r  T5/TMR_dout_reg[5]/C
                         clock pessimism              0.253    -0.575    
                         clock uncertainty            0.084    -0.492    
    SLICE_X1Y13          FDCE (Remov_fdce_C_CLR)     -0.092    -0.584    T5/TMR_dout_reg[5]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T5/TMR_dout_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.704%)  route 0.243ns (63.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.593    -0.588    clk_50mhz
    SLICE_X1Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  reset_reg/Q
                         net (fo=231, routed)         0.243    -0.204    T5/reset
    SLICE_X1Y13          FDCE                                         f  T5/TMR_dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.861    -0.829    T5/clk_out1
    SLICE_X1Y13          FDCE                                         r  T5/TMR_dout_reg[6]/C
                         clock pessimism              0.253    -0.575    
                         clock uncertainty            0.084    -0.492    
    SLICE_X1Y13          FDCE (Remov_fdce_C_CLR)     -0.092    -0.584    T5/TMR_dout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T5/TMR_dout_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.704%)  route 0.243ns (63.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.593    -0.588    clk_50mhz
    SLICE_X1Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  reset_reg/Q
                         net (fo=231, routed)         0.243    -0.204    T5/reset
    SLICE_X1Y13          FDCE                                         f  T5/TMR_dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.861    -0.829    T5/clk_out1
    SLICE_X1Y13          FDCE                                         r  T5/TMR_dout_reg[7]/C
                         clock pessimism              0.253    -0.575    
                         clock uncertainty            0.084    -0.492    
    SLICE_X1Y13          FDCE (Remov_fdce_C_CLR)     -0.092    -0.584    T5/TMR_dout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T5/TMR_dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.184%)  route 0.297ns (67.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.593    -0.588    clk_50mhz
    SLICE_X1Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  reset_reg/Q
                         net (fo=231, routed)         0.297    -0.150    T5/reset
    SLICE_X2Y14          FDCE                                         f  T5/TMR_dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.861    -0.829    T5/clk_out1
    SLICE_X2Y14          FDCE                                         r  T5/TMR_dout_reg[0]/C
                         clock pessimism              0.253    -0.575    
                         clock uncertainty            0.084    -0.492    
    SLICE_X2Y14          FDCE (Remov_fdce_C_CLR)     -0.067    -0.559    T5/TMR_dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T5/TMR_dout_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.184%)  route 0.297ns (67.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.593    -0.588    clk_50mhz
    SLICE_X1Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  reset_reg/Q
                         net (fo=231, routed)         0.297    -0.150    T5/reset
    SLICE_X2Y14          FDCE                                         f  T5/TMR_dout_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.861    -0.829    T5/clk_out1
    SLICE_X2Y14          FDCE                                         r  T5/TMR_dout_reg[10]/C
                         clock pessimism              0.253    -0.575    
                         clock uncertainty            0.084    -0.492    
    SLICE_X2Y14          FDCE (Remov_fdce_C_CLR)     -0.067    -0.559    T5/TMR_dout_reg[10]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T5/TMR_dout_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.184%)  route 0.297ns (67.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.593    -0.588    clk_50mhz
    SLICE_X1Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  reset_reg/Q
                         net (fo=231, routed)         0.297    -0.150    T5/reset
    SLICE_X2Y14          FDCE                                         f  T5/TMR_dout_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.861    -0.829    T5/clk_out1
    SLICE_X2Y14          FDCE                                         r  T5/TMR_dout_reg[11]/C
                         clock pessimism              0.253    -0.575    
                         clock uncertainty            0.084    -0.492    
    SLICE_X2Y14          FDCE (Remov_fdce_C_CLR)     -0.067    -0.559    T5/TMR_dout_reg[11]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.408    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       16.204ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.463ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.204ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T3/TMR_dout_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.304ns  (logic 0.456ns (13.802%)  route 2.848ns (86.198%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 18.510 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.635    -0.877    clk_50mhz
    SLICE_X1Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  reset_reg/Q
                         net (fo=231, routed)         2.848     2.427    T3/reset
    SLICE_X6Y21          FDCE                                         f  T3/TMR_dout_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.505    18.510    T3/clk_out1
    SLICE_X6Y21          FDCE                                         r  T3/TMR_dout_reg[20]/C
                         clock pessimism              0.564    19.073    
                         clock uncertainty           -0.082    18.992    
    SLICE_X6Y21          FDCE (Recov_fdce_C_CLR)     -0.361    18.631    T3/TMR_dout_reg[20]
  -------------------------------------------------------------------
                         required time                         18.631    
                         arrival time                          -2.427    
  -------------------------------------------------------------------
                         slack                                 16.204    

Slack (MET) :             16.204ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T3/TMR_dout_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.304ns  (logic 0.456ns (13.802%)  route 2.848ns (86.198%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 18.510 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.635    -0.877    clk_50mhz
    SLICE_X1Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  reset_reg/Q
                         net (fo=231, routed)         2.848     2.427    T3/reset
    SLICE_X6Y21          FDCE                                         f  T3/TMR_dout_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.505    18.510    T3/clk_out1
    SLICE_X6Y21          FDCE                                         r  T3/TMR_dout_reg[24]/C
                         clock pessimism              0.564    19.073    
                         clock uncertainty           -0.082    18.992    
    SLICE_X6Y21          FDCE (Recov_fdce_C_CLR)     -0.361    18.631    T3/TMR_dout_reg[24]
  -------------------------------------------------------------------
                         required time                         18.631    
                         arrival time                          -2.427    
  -------------------------------------------------------------------
                         slack                                 16.204    

Slack (MET) :             16.204ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T3/TMR_dout_reg[25]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.304ns  (logic 0.456ns (13.802%)  route 2.848ns (86.198%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 18.510 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.635    -0.877    clk_50mhz
    SLICE_X1Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  reset_reg/Q
                         net (fo=231, routed)         2.848     2.427    T3/reset
    SLICE_X6Y21          FDCE                                         f  T3/TMR_dout_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.505    18.510    T3/clk_out1
    SLICE_X6Y21          FDCE                                         r  T3/TMR_dout_reg[25]/C
                         clock pessimism              0.564    19.073    
                         clock uncertainty           -0.082    18.992    
    SLICE_X6Y21          FDCE (Recov_fdce_C_CLR)     -0.361    18.631    T3/TMR_dout_reg[25]
  -------------------------------------------------------------------
                         required time                         18.631    
                         arrival time                          -2.427    
  -------------------------------------------------------------------
                         slack                                 16.204    

Slack (MET) :             16.246ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T3/TMR_dout_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.304ns  (logic 0.456ns (13.802%)  route 2.848ns (86.198%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 18.510 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.635    -0.877    clk_50mhz
    SLICE_X1Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  reset_reg/Q
                         net (fo=231, routed)         2.848     2.427    T3/reset
    SLICE_X6Y21          FDCE                                         f  T3/TMR_dout_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.505    18.510    T3/clk_out1
    SLICE_X6Y21          FDCE                                         r  T3/TMR_dout_reg[19]/C
                         clock pessimism              0.564    19.073    
                         clock uncertainty           -0.082    18.992    
    SLICE_X6Y21          FDCE (Recov_fdce_C_CLR)     -0.319    18.673    T3/TMR_dout_reg[19]
  -------------------------------------------------------------------
                         required time                         18.673    
                         arrival time                          -2.427    
  -------------------------------------------------------------------
                         slack                                 16.246    

Slack (MET) :             16.246ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T3/TMR_dout_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.304ns  (logic 0.456ns (13.802%)  route 2.848ns (86.198%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 18.510 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.635    -0.877    clk_50mhz
    SLICE_X1Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  reset_reg/Q
                         net (fo=231, routed)         2.848     2.427    T3/reset
    SLICE_X6Y21          FDCE                                         f  T3/TMR_dout_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.505    18.510    T3/clk_out1
    SLICE_X6Y21          FDCE                                         r  T3/TMR_dout_reg[22]/C
                         clock pessimism              0.564    19.073    
                         clock uncertainty           -0.082    18.992    
    SLICE_X6Y21          FDCE (Recov_fdce_C_CLR)     -0.319    18.673    T3/TMR_dout_reg[22]
  -------------------------------------------------------------------
                         required time                         18.673    
                         arrival time                          -2.427    
  -------------------------------------------------------------------
                         slack                                 16.246    

Slack (MET) :             16.246ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T3/TMR_dout_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.304ns  (logic 0.456ns (13.802%)  route 2.848ns (86.198%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 18.510 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.635    -0.877    clk_50mhz
    SLICE_X1Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  reset_reg/Q
                         net (fo=231, routed)         2.848     2.427    T3/reset
    SLICE_X6Y21          FDCE                                         f  T3/TMR_dout_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.505    18.510    T3/clk_out1
    SLICE_X6Y21          FDCE                                         r  T3/TMR_dout_reg[23]/C
                         clock pessimism              0.564    19.073    
                         clock uncertainty           -0.082    18.992    
    SLICE_X6Y21          FDCE (Recov_fdce_C_CLR)     -0.319    18.673    T3/TMR_dout_reg[23]
  -------------------------------------------------------------------
                         required time                         18.673    
                         arrival time                          -2.427    
  -------------------------------------------------------------------
                         slack                                 16.246    

Slack (MET) :             16.363ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T2/TMR_dout_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.160ns  (logic 0.456ns (14.431%)  route 2.704ns (85.569%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 18.512 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.635    -0.877    clk_50mhz
    SLICE_X1Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  reset_reg/Q
                         net (fo=231, routed)         2.704     2.283    T2/reset
    SLICE_X2Y21          FDCE                                         f  T2/TMR_dout_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.507    18.512    T2/clk_out1
    SLICE_X2Y21          FDCE                                         r  T2/TMR_dout_reg[13]/C
                         clock pessimism              0.578    19.089    
                         clock uncertainty           -0.082    19.008    
    SLICE_X2Y21          FDCE (Recov_fdce_C_CLR)     -0.361    18.647    T2/TMR_dout_reg[13]
  -------------------------------------------------------------------
                         required time                         18.647    
                         arrival time                          -2.283    
  -------------------------------------------------------------------
                         slack                                 16.363    

Slack (MET) :             16.363ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T2/TMR_dout_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.160ns  (logic 0.456ns (14.431%)  route 2.704ns (85.569%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 18.512 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.635    -0.877    clk_50mhz
    SLICE_X1Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  reset_reg/Q
                         net (fo=231, routed)         2.704     2.283    T2/reset
    SLICE_X2Y21          FDCE                                         f  T2/TMR_dout_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.507    18.512    T2/clk_out1
    SLICE_X2Y21          FDCE                                         r  T2/TMR_dout_reg[16]/C
                         clock pessimism              0.578    19.089    
                         clock uncertainty           -0.082    19.008    
    SLICE_X2Y21          FDCE (Recov_fdce_C_CLR)     -0.361    18.647    T2/TMR_dout_reg[16]
  -------------------------------------------------------------------
                         required time                         18.647    
                         arrival time                          -2.283    
  -------------------------------------------------------------------
                         slack                                 16.363    

Slack (MET) :             16.363ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T2/TMR_dout_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.160ns  (logic 0.456ns (14.431%)  route 2.704ns (85.569%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 18.512 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.635    -0.877    clk_50mhz
    SLICE_X1Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  reset_reg/Q
                         net (fo=231, routed)         2.704     2.283    T2/reset
    SLICE_X2Y21          FDCE                                         f  T2/TMR_dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.507    18.512    T2/clk_out1
    SLICE_X2Y21          FDCE                                         r  T2/TMR_dout_reg[9]/C
                         clock pessimism              0.578    19.089    
                         clock uncertainty           -0.082    19.008    
    SLICE_X2Y21          FDCE (Recov_fdce_C_CLR)     -0.361    18.647    T2/TMR_dout_reg[9]
  -------------------------------------------------------------------
                         required time                         18.647    
                         arrival time                          -2.283    
  -------------------------------------------------------------------
                         slack                                 16.363    

Slack (MET) :             16.363ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T4/TMR_dout_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.160ns  (logic 0.456ns (14.431%)  route 2.704ns (85.569%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 18.512 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.635    -0.877    clk_50mhz
    SLICE_X1Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  reset_reg/Q
                         net (fo=231, routed)         2.704     2.283    T4/reset
    SLICE_X2Y21          FDCE                                         f  T4/TMR_dout_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.507    18.512    T4/clk_out1
    SLICE_X2Y21          FDCE                                         r  T4/TMR_dout_reg[24]/C
                         clock pessimism              0.578    19.089    
                         clock uncertainty           -0.082    19.008    
    SLICE_X2Y21          FDCE (Recov_fdce_C_CLR)     -0.361    18.647    T4/TMR_dout_reg[24]
  -------------------------------------------------------------------
                         required time                         18.647    
                         arrival time                          -2.283    
  -------------------------------------------------------------------
                         slack                                 16.363    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T5/TMR_dout_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.704%)  route 0.243ns (63.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.593    -0.588    clk_50mhz
    SLICE_X1Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  reset_reg/Q
                         net (fo=231, routed)         0.243    -0.204    T5/reset
    SLICE_X1Y13          FDCE                                         f  T5/TMR_dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.861    -0.829    T5/clk_out1
    SLICE_X1Y13          FDCE                                         r  T5/TMR_dout_reg[1]/C
                         clock pessimism              0.253    -0.575    
    SLICE_X1Y13          FDCE (Remov_fdce_C_CLR)     -0.092    -0.667    T5/TMR_dout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.667    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T5/TMR_dout_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.704%)  route 0.243ns (63.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.593    -0.588    clk_50mhz
    SLICE_X1Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  reset_reg/Q
                         net (fo=231, routed)         0.243    -0.204    T5/reset
    SLICE_X1Y13          FDCE                                         f  T5/TMR_dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.861    -0.829    T5/clk_out1
    SLICE_X1Y13          FDCE                                         r  T5/TMR_dout_reg[2]/C
                         clock pessimism              0.253    -0.575    
    SLICE_X1Y13          FDCE (Remov_fdce_C_CLR)     -0.092    -0.667    T5/TMR_dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.667    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T5/TMR_dout_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.704%)  route 0.243ns (63.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.593    -0.588    clk_50mhz
    SLICE_X1Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  reset_reg/Q
                         net (fo=231, routed)         0.243    -0.204    T5/reset
    SLICE_X1Y13          FDCE                                         f  T5/TMR_dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.861    -0.829    T5/clk_out1
    SLICE_X1Y13          FDCE                                         r  T5/TMR_dout_reg[3]/C
                         clock pessimism              0.253    -0.575    
    SLICE_X1Y13          FDCE (Remov_fdce_C_CLR)     -0.092    -0.667    T5/TMR_dout_reg[3]
  -------------------------------------------------------------------
                         required time                          0.667    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T5/TMR_dout_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.704%)  route 0.243ns (63.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.593    -0.588    clk_50mhz
    SLICE_X1Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  reset_reg/Q
                         net (fo=231, routed)         0.243    -0.204    T5/reset
    SLICE_X1Y13          FDCE                                         f  T5/TMR_dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.861    -0.829    T5/clk_out1
    SLICE_X1Y13          FDCE                                         r  T5/TMR_dout_reg[4]/C
                         clock pessimism              0.253    -0.575    
    SLICE_X1Y13          FDCE (Remov_fdce_C_CLR)     -0.092    -0.667    T5/TMR_dout_reg[4]
  -------------------------------------------------------------------
                         required time                          0.667    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T5/TMR_dout_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.704%)  route 0.243ns (63.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.593    -0.588    clk_50mhz
    SLICE_X1Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  reset_reg/Q
                         net (fo=231, routed)         0.243    -0.204    T5/reset
    SLICE_X1Y13          FDCE                                         f  T5/TMR_dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.861    -0.829    T5/clk_out1
    SLICE_X1Y13          FDCE                                         r  T5/TMR_dout_reg[5]/C
                         clock pessimism              0.253    -0.575    
    SLICE_X1Y13          FDCE (Remov_fdce_C_CLR)     -0.092    -0.667    T5/TMR_dout_reg[5]
  -------------------------------------------------------------------
                         required time                          0.667    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T5/TMR_dout_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.704%)  route 0.243ns (63.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.593    -0.588    clk_50mhz
    SLICE_X1Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  reset_reg/Q
                         net (fo=231, routed)         0.243    -0.204    T5/reset
    SLICE_X1Y13          FDCE                                         f  T5/TMR_dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.861    -0.829    T5/clk_out1
    SLICE_X1Y13          FDCE                                         r  T5/TMR_dout_reg[6]/C
                         clock pessimism              0.253    -0.575    
    SLICE_X1Y13          FDCE (Remov_fdce_C_CLR)     -0.092    -0.667    T5/TMR_dout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.667    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T5/TMR_dout_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.704%)  route 0.243ns (63.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.593    -0.588    clk_50mhz
    SLICE_X1Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  reset_reg/Q
                         net (fo=231, routed)         0.243    -0.204    T5/reset
    SLICE_X1Y13          FDCE                                         f  T5/TMR_dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.861    -0.829    T5/clk_out1
    SLICE_X1Y13          FDCE                                         r  T5/TMR_dout_reg[7]/C
                         clock pessimism              0.253    -0.575    
    SLICE_X1Y13          FDCE (Remov_fdce_C_CLR)     -0.092    -0.667    T5/TMR_dout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.667    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T5/TMR_dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.184%)  route 0.297ns (67.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.593    -0.588    clk_50mhz
    SLICE_X1Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  reset_reg/Q
                         net (fo=231, routed)         0.297    -0.150    T5/reset
    SLICE_X2Y14          FDCE                                         f  T5/TMR_dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.861    -0.829    T5/clk_out1
    SLICE_X2Y14          FDCE                                         r  T5/TMR_dout_reg[0]/C
                         clock pessimism              0.253    -0.575    
    SLICE_X2Y14          FDCE (Remov_fdce_C_CLR)     -0.067    -0.642    T5/TMR_dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.642    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T5/TMR_dout_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.184%)  route 0.297ns (67.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.593    -0.588    clk_50mhz
    SLICE_X1Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  reset_reg/Q
                         net (fo=231, routed)         0.297    -0.150    T5/reset
    SLICE_X2Y14          FDCE                                         f  T5/TMR_dout_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.861    -0.829    T5/clk_out1
    SLICE_X2Y14          FDCE                                         r  T5/TMR_dout_reg[10]/C
                         clock pessimism              0.253    -0.575    
    SLICE_X2Y14          FDCE (Remov_fdce_C_CLR)     -0.067    -0.642    T5/TMR_dout_reg[10]
  -------------------------------------------------------------------
                         required time                          0.642    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            T5/TMR_dout_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.184%)  route 0.297ns (67.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.593    -0.588    clk_50mhz
    SLICE_X1Y11          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  reset_reg/Q
                         net (fo=231, routed)         0.297    -0.150    T5/reset
    SLICE_X2Y14          FDCE                                         f  T5/TMR_dout_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.861    -0.829    T5/clk_out1
    SLICE_X2Y14          FDCE                                         r  T5/TMR_dout_reg[11]/C
                         clock pessimism              0.253    -0.575    
    SLICE_X2Y14          FDCE (Remov_fdce_C_CLR)     -0.067    -0.642    T5/TMR_dout_reg[11]
  -------------------------------------------------------------------
                         required time                          0.642    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.492    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 T2/toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.507ns  (logic 4.124ns (63.370%)  route 2.384ns (36.630%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.620    -0.892    T2/clk_out1
    SLICE_X0Y23          FDCE                                         r  T2/toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDCE (Prop_fdce_C_Q)         0.419    -0.473 r  T2/toggle_reg/Q
                         net (fo=2, routed)           2.384     1.911    dout__0[2]
    E19                  OBUF (Prop_obuf_I_O)         3.705     5.616 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.616    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T7/toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.971ns  (logic 4.155ns (69.587%)  route 1.816ns (30.413%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.639    -0.873    T7/clk_out1
    SLICE_X2Y1           FDCE                                         r  T7/toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDCE (Prop_fdce_C_Q)         0.478    -0.395 r  T7/toggle_reg/Q
                         net (fo=2, routed)           1.816     1.421    dout__5[2]
    U14                  OBUF (Prop_obuf_I_O)         3.677     5.099 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.099    LED[6]
    U14                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T6/toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.939ns  (logic 4.105ns (69.125%)  route 1.834ns (30.875%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.639    -0.873    T6/clk_out1
    SLICE_X1Y2           FDCE                                         r  T6/toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDCE (Prop_fdce_C_Q)         0.419    -0.454 r  T6/toggle_reg/Q
                         net (fo=2, routed)           1.834     1.380    dout__4[2]
    U15                  OBUF (Prop_obuf_I_O)         3.686     5.067 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.067    LED[5]
    U15                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T3/toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.939ns  (logic 4.093ns (68.914%)  route 1.846ns (31.086%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.624    -0.888    T3/clk_out1
    SLICE_X5Y18          FDCE                                         r  T3/toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDCE (Prop_fdce_C_Q)         0.419    -0.469 r  T3/toggle_reg/Q
                         net (fo=2, routed)           1.846     1.378    dout__1[2]
    U19                  OBUF (Prop_obuf_I_O)         3.674     5.052 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.052    LED[2]
    U19                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T5/toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.892ns  (logic 4.158ns (70.569%)  route 1.734ns (29.431%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.631    -0.881    T5/clk_out1
    SLICE_X2Y15          FDCE                                         r  T5/toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDCE (Prop_fdce_C_Q)         0.478    -0.403 r  T5/toggle_reg/Q
                         net (fo=2, routed)           1.734     1.331    dout__3[2]
    W18                  OBUF (Prop_obuf_I_O)         3.680     5.011 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.011    LED[4]
    W18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.799ns  (logic 4.096ns (70.633%)  route 1.703ns (29.367%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.635    -0.877    T1/clk_out1
    SLICE_X5Y3           FDCE                                         r  T1/toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDCE (Prop_fdce_C_Q)         0.419    -0.458 r  T1/toggle_reg/Q
                         net (fo=2, routed)           1.703     1.245    dout[2]
    U16                  OBUF (Prop_obuf_I_O)         3.677     4.922 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.922    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T4/toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.803ns  (logic 4.101ns (70.675%)  route 1.702ns (29.325%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.623    -0.889    T4/clk_out1
    SLICE_X5Y19          FDCE                                         r  T4/toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDCE (Prop_fdce_C_Q)         0.419    -0.470 r  T4/toggle_reg/Q
                         net (fo=2, routed)           1.702     1.232    dout__2[2]
    V19                  OBUF (Prop_obuf_I_O)         3.682     4.914 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.914    LED[3]
    V19                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 T1/toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.737ns  (logic 1.387ns (79.854%)  route 0.350ns (20.146%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.593    -0.588    T1/clk_out1
    SLICE_X5Y3           FDCE                                         r  T1/toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDCE (Prop_fdce_C_Q)         0.128    -0.460 r  T1/toggle_reg/Q
                         net (fo=2, routed)           0.350    -0.110    dout[2]
    U16                  OBUF (Prop_obuf_I_O)         1.259     1.148 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.148    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T4/toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.755ns  (logic 1.391ns (79.279%)  route 0.364ns (20.721%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.585    -0.596    T4/clk_out1
    SLICE_X5Y19          FDCE                                         r  T4/toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDCE (Prop_fdce_C_Q)         0.128    -0.468 r  T4/toggle_reg/Q
                         net (fo=2, routed)           0.364    -0.105    dout__2[2]
    V19                  OBUF (Prop_obuf_I_O)         1.263     1.158 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.158    LED[3]
    V19                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T5/toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.776ns  (logic 1.411ns (79.446%)  route 0.365ns (20.554%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.591    -0.590    T5/clk_out1
    SLICE_X2Y15          FDCE                                         r  T5/toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDCE (Prop_fdce_C_Q)         0.148    -0.442 r  T5/toggle_reg/Q
                         net (fo=2, routed)           0.365    -0.077    dout__3[2]
    W18                  OBUF (Prop_obuf_I_O)         1.263     1.185 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.185    LED[4]
    W18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T3/toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.793ns  (logic 1.383ns (77.122%)  route 0.410ns (22.878%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.586    -0.595    T3/clk_out1
    SLICE_X5Y18          FDCE                                         r  T3/toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDCE (Prop_fdce_C_Q)         0.128    -0.467 r  T3/toggle_reg/Q
                         net (fo=2, routed)           0.410    -0.057    dout__1[2]
    U19                  OBUF (Prop_obuf_I_O)         1.255     1.198 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.198    LED[2]
    U19                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T6/toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.792ns  (logic 1.397ns (77.921%)  route 0.396ns (22.079%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.596    -0.585    T6/clk_out1
    SLICE_X1Y2           FDCE                                         r  T6/toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDCE (Prop_fdce_C_Q)         0.128    -0.457 r  T6/toggle_reg/Q
                         net (fo=2, routed)           0.396    -0.062    dout__4[2]
    U15                  OBUF (Prop_obuf_I_O)         1.269     1.207 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.207    LED[5]
    U15                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T7/toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.802ns  (logic 1.408ns (78.139%)  route 0.394ns (21.861%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.596    -0.585    T7/clk_out1
    SLICE_X2Y1           FDCE                                         r  T7/toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDCE (Prop_fdce_C_Q)         0.148    -0.437 r  T7/toggle_reg/Q
                         net (fo=2, routed)           0.394    -0.043    dout__5[2]
    U14                  OBUF (Prop_obuf_I_O)         1.260     1.217 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.217    LED[6]
    U14                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T2/toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.089ns  (logic 1.413ns (67.612%)  route 0.677ns (32.388%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.583    -0.598    T2/clk_out1
    SLICE_X0Y23          FDCE                                         r  T2/toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDCE (Prop_fdce_C_Q)         0.128    -0.470 r  T2/toggle_reg/Q
                         net (fo=2, routed)           0.677     0.206    dout__0[2]
    E19                  OBUF (Prop_obuf_I_O)         1.285     1.491 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.491    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 T2/toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.507ns  (logic 4.124ns (63.370%)  route 2.384ns (36.630%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.620    -0.892    T2/clk_out1
    SLICE_X0Y23          FDCE                                         r  T2/toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDCE (Prop_fdce_C_Q)         0.419    -0.473 r  T2/toggle_reg/Q
                         net (fo=2, routed)           2.384     1.911    dout__0[2]
    E19                  OBUF (Prop_obuf_I_O)         3.705     5.616 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.616    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T7/toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.971ns  (logic 4.155ns (69.587%)  route 1.816ns (30.413%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.639    -0.873    T7/clk_out1
    SLICE_X2Y1           FDCE                                         r  T7/toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDCE (Prop_fdce_C_Q)         0.478    -0.395 r  T7/toggle_reg/Q
                         net (fo=2, routed)           1.816     1.421    dout__5[2]
    U14                  OBUF (Prop_obuf_I_O)         3.677     5.099 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.099    LED[6]
    U14                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T6/toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.939ns  (logic 4.105ns (69.125%)  route 1.834ns (30.875%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.639    -0.873    T6/clk_out1
    SLICE_X1Y2           FDCE                                         r  T6/toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDCE (Prop_fdce_C_Q)         0.419    -0.454 r  T6/toggle_reg/Q
                         net (fo=2, routed)           1.834     1.380    dout__4[2]
    U15                  OBUF (Prop_obuf_I_O)         3.686     5.067 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.067    LED[5]
    U15                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T3/toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.939ns  (logic 4.093ns (68.914%)  route 1.846ns (31.086%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.624    -0.888    T3/clk_out1
    SLICE_X5Y18          FDCE                                         r  T3/toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDCE (Prop_fdce_C_Q)         0.419    -0.469 r  T3/toggle_reg/Q
                         net (fo=2, routed)           1.846     1.378    dout__1[2]
    U19                  OBUF (Prop_obuf_I_O)         3.674     5.052 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.052    LED[2]
    U19                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T5/toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.892ns  (logic 4.158ns (70.569%)  route 1.734ns (29.431%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.631    -0.881    T5/clk_out1
    SLICE_X2Y15          FDCE                                         r  T5/toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDCE (Prop_fdce_C_Q)         0.478    -0.403 r  T5/toggle_reg/Q
                         net (fo=2, routed)           1.734     1.331    dout__3[2]
    W18                  OBUF (Prop_obuf_I_O)         3.680     5.011 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.011    LED[4]
    W18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.799ns  (logic 4.096ns (70.633%)  route 1.703ns (29.367%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.635    -0.877    T1/clk_out1
    SLICE_X5Y3           FDCE                                         r  T1/toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDCE (Prop_fdce_C_Q)         0.419    -0.458 r  T1/toggle_reg/Q
                         net (fo=2, routed)           1.703     1.245    dout[2]
    U16                  OBUF (Prop_obuf_I_O)         3.677     4.922 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.922    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T4/toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.803ns  (logic 4.101ns (70.675%)  route 1.702ns (29.325%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.623    -0.889    T4/clk_out1
    SLICE_X5Y19          FDCE                                         r  T4/toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDCE (Prop_fdce_C_Q)         0.419    -0.470 r  T4/toggle_reg/Q
                         net (fo=2, routed)           1.702     1.232    dout__2[2]
    V19                  OBUF (Prop_obuf_I_O)         3.682     4.914 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.914    LED[3]
    V19                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 T1/toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.737ns  (logic 1.387ns (79.854%)  route 0.350ns (20.146%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.593    -0.588    T1/clk_out1
    SLICE_X5Y3           FDCE                                         r  T1/toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDCE (Prop_fdce_C_Q)         0.128    -0.460 r  T1/toggle_reg/Q
                         net (fo=2, routed)           0.350    -0.110    dout[2]
    U16                  OBUF (Prop_obuf_I_O)         1.259     1.148 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.148    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T4/toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.755ns  (logic 1.391ns (79.279%)  route 0.364ns (20.721%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.585    -0.596    T4/clk_out1
    SLICE_X5Y19          FDCE                                         r  T4/toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDCE (Prop_fdce_C_Q)         0.128    -0.468 r  T4/toggle_reg/Q
                         net (fo=2, routed)           0.364    -0.105    dout__2[2]
    V19                  OBUF (Prop_obuf_I_O)         1.263     1.158 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.158    LED[3]
    V19                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T5/toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.776ns  (logic 1.411ns (79.446%)  route 0.365ns (20.554%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.591    -0.590    T5/clk_out1
    SLICE_X2Y15          FDCE                                         r  T5/toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDCE (Prop_fdce_C_Q)         0.148    -0.442 r  T5/toggle_reg/Q
                         net (fo=2, routed)           0.365    -0.077    dout__3[2]
    W18                  OBUF (Prop_obuf_I_O)         1.263     1.185 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.185    LED[4]
    W18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T3/toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.793ns  (logic 1.383ns (77.122%)  route 0.410ns (22.878%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.586    -0.595    T3/clk_out1
    SLICE_X5Y18          FDCE                                         r  T3/toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDCE (Prop_fdce_C_Q)         0.128    -0.467 r  T3/toggle_reg/Q
                         net (fo=2, routed)           0.410    -0.057    dout__1[2]
    U19                  OBUF (Prop_obuf_I_O)         1.255     1.198 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.198    LED[2]
    U19                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T6/toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.792ns  (logic 1.397ns (77.921%)  route 0.396ns (22.079%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.596    -0.585    T6/clk_out1
    SLICE_X1Y2           FDCE                                         r  T6/toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDCE (Prop_fdce_C_Q)         0.128    -0.457 r  T6/toggle_reg/Q
                         net (fo=2, routed)           0.396    -0.062    dout__4[2]
    U15                  OBUF (Prop_obuf_I_O)         1.269     1.207 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.207    LED[5]
    U15                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T7/toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.802ns  (logic 1.408ns (78.139%)  route 0.394ns (21.861%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.596    -0.585    T7/clk_out1
    SLICE_X2Y1           FDCE                                         r  T7/toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDCE (Prop_fdce_C_Q)         0.148    -0.437 r  T7/toggle_reg/Q
                         net (fo=2, routed)           0.394    -0.043    dout__5[2]
    U14                  OBUF (Prop_obuf_I_O)         1.260     1.217 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.217    LED[6]
    U14                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T2/toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.089ns  (logic 1.413ns (67.612%)  route 0.677ns (32.388%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.583    -0.598    T2/clk_out1
    SLICE_X0Y23          FDCE                                         r  T2/toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDCE (Prop_fdce_C_Q)         0.128    -0.470 r  T2/toggle_reg/Q
                         net (fo=2, routed)           0.677     0.206    dout__0[2]
    E19                  OBUF (Prop_obuf_I_O)         1.285     1.491 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.491    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  board_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    clk_wiz0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  clk_wiz0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    clk_wiz0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.311 f  clk_wiz0/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    clk_wiz0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clk_wiz0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  clk_wiz0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    clk_wiz0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz0/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    clk_wiz0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clk_wiz0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  board_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    clk_wiz0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  clk_wiz0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    clk_wiz0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.311 f  clk_wiz0/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    clk_wiz0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clk_wiz0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  clk_wiz0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    clk_wiz0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz0/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    clk_wiz0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clk_wiz0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            swq1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.346ns  (logic 1.453ns (61.928%)  route 0.893ns (38.072%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           0.893     2.346    SW_IBUF[0]
    SLICE_X1Y11          FDRE                                         r  swq1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.516    -1.479    clk_50mhz
    SLICE_X1Y11          FDRE                                         r  swq1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            swq1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.565ns  (logic 0.221ns (39.098%)  route 0.344ns (60.902%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           0.344     0.565    SW_IBUF[0]
    SLICE_X1Y11          FDRE                                         r  swq1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.864    -0.826    clk_50mhz
    SLICE_X1Y11          FDRE                                         r  swq1_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            swq1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.346ns  (logic 1.453ns (61.928%)  route 0.893ns (38.072%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           0.893     2.346    SW_IBUF[0]
    SLICE_X1Y11          FDRE                                         r  swq1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.516    -1.479    clk_50mhz
    SLICE_X1Y11          FDRE                                         r  swq1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            swq1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.565ns  (logic 0.221ns (39.098%)  route 0.344ns (60.902%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           0.344     0.565    SW_IBUF[0]
    SLICE_X1Y11          FDRE                                         r  swq1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.864    -0.826    clk_50mhz
    SLICE_X1Y11          FDRE                                         r  swq1_reg/C





