vhdl xil_defaultlib  \
"../../../bd/design_1/ipshared/c29b/hdl/SOC_7SEG_AXI_Core1_slave_lite_v1_0_S00_AXI.vhd" \
"../../../bd/design_1/ipshared/c29b/src/SevenSegment.vhd" \
"../../../bd/design_1/ipshared/c29b/hdl/SOC_7SEG_AXI_Core1.vhd" \
"../../../bd/design_1/ip/design_1_SOC_7SEG_AXI_Core1_0_0/sim/design_1_SOC_7SEG_AXI_Core1_0_0.vhd" \
"../../../bd/design_1/ip/design_1_rst_ps7_0_100M_0/sim/design_1_rst_ps7_0_100M_0.vhd" \
"../../../bd/design_1/sim/design_1.vhd" \

# Do not sort compile order
nosort
