-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity system_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    imgG_dout : IN STD_LOGIC_VECTOR (119 downto 0);
    imgG_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    imgG_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    imgG_empty_n : IN STD_LOGIC;
    imgG_read : OUT STD_LOGIC;
    imgRB_din : OUT STD_LOGIC_VECTOR (119 downto 0);
    imgRB_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    imgRB_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    imgRB_full_n : IN STD_LOGIC;
    imgRB_write : OUT STD_LOGIC;
    pixWindow_146_i : IN STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_145_i : IN STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_144_i : IN STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_149_i : IN STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_148_i : IN STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_147_i : IN STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_152_i : IN STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_151_i : IN STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_150_i : IN STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_32_i : IN STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_31_i : IN STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_30_i : IN STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_29_i : IN STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_28_i : IN STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_27_i : IN STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_26_i : IN STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_25_i : IN STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_24_i : IN STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_20_i : IN STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_19_i : IN STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_18_i : IN STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_17_i : IN STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_16_i : IN STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_15_i : IN STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_14_i : IN STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_13_i : IN STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_12_i : IN STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_8_i : IN STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_7_i : IN STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_6_i : IN STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_5_i : IN STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_4_i : IN STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_3_i : IN STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_2_i : IN STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_1_i : IN STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_i : IN STD_LOGIC_VECTOR (9 downto 0);
    p_0_2_0_0_0925_21699_lcssa1771_i : IN STD_LOGIC_VECTOR (9 downto 0);
    p_0_1_0_0_0924_21696_lcssa1769_i : IN STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_0_0_0923_21693_lcssa1767_i : IN STD_LOGIC_VECTOR (9 downto 0);
    p_0_2_0_0_0931_21633_lcssa1759_i : IN STD_LOGIC_VECTOR (9 downto 0);
    p_0_1_0_0_0930_21630_lcssa1757_i : IN STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_0_0_0929_21627_lcssa1755_i : IN STD_LOGIC_VECTOR (9 downto 0);
    add_ln630_1_i : IN STD_LOGIC_VECTOR (7 downto 0);
    cmp558_i : IN STD_LOGIC_VECTOR (0 downto 0);
    cmp314_1_i : IN STD_LOGIC_VECTOR (0 downto 0);
    cmp314_i : IN STD_LOGIC_VECTOR (0 downto 0);
    lineBuffer_1_i_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    lineBuffer_1_i_ce0 : OUT STD_LOGIC;
    lineBuffer_1_i_we0 : OUT STD_LOGIC;
    lineBuffer_1_i_d0 : OUT STD_LOGIC_VECTOR (119 downto 0);
    lineBuffer_1_i_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    lineBuffer_1_i_ce1 : OUT STD_LOGIC;
    lineBuffer_1_i_q1 : IN STD_LOGIC_VECTOR (119 downto 0);
    lineBuffer_i_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    lineBuffer_i_ce0 : OUT STD_LOGIC;
    lineBuffer_i_we0 : OUT STD_LOGIC;
    lineBuffer_i_d0 : OUT STD_LOGIC_VECTOR (119 downto 0);
    lineBuffer_i_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    lineBuffer_i_ce1 : OUT STD_LOGIC;
    lineBuffer_i_q1 : IN STD_LOGIC_VECTOR (119 downto 0);
    empty : IN STD_LOGIC_VECTOR (9 downto 0);
    cmp59_i : IN STD_LOGIC_VECTOR (0 downto 0);
    red_i : IN STD_LOGIC_VECTOR (0 downto 0);
    pixWindow_155_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_155_i_out_ap_vld : OUT STD_LOGIC;
    pixWindow_154_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_154_i_out_ap_vld : OUT STD_LOGIC;
    pixWindow_153_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_153_i_out_ap_vld : OUT STD_LOGIC;
    pixWindow_158_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_158_i_out_ap_vld : OUT STD_LOGIC;
    pixWindow_157_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_157_i_out_ap_vld : OUT STD_LOGIC;
    pixWindow_156_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_156_i_out_ap_vld : OUT STD_LOGIC;
    pixWindow_161_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_161_i_out_ap_vld : OUT STD_LOGIC;
    pixWindow_160_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_160_i_out_ap_vld : OUT STD_LOGIC;
    pixWindow_159_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_159_i_out_ap_vld : OUT STD_LOGIC;
    pixWindow_68_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_68_i_out_ap_vld : OUT STD_LOGIC;
    pixWindow_67_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_67_i_out_ap_vld : OUT STD_LOGIC;
    pixWindow_66_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_66_i_out_ap_vld : OUT STD_LOGIC;
    pixWindow_65_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_65_i_out_ap_vld : OUT STD_LOGIC;
    pixWindow_64_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_64_i_out_ap_vld : OUT STD_LOGIC;
    pixWindow_63_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_63_i_out_ap_vld : OUT STD_LOGIC;
    pixWindow_62_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_62_i_out_ap_vld : OUT STD_LOGIC;
    pixWindow_61_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_61_i_out_ap_vld : OUT STD_LOGIC;
    pixWindow_60_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_60_i_out_ap_vld : OUT STD_LOGIC;
    pixWindow_56_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_56_i_out_ap_vld : OUT STD_LOGIC;
    pixWindow_55_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_55_i_out_ap_vld : OUT STD_LOGIC;
    pixWindow_54_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_54_i_out_ap_vld : OUT STD_LOGIC;
    pixWindow_53_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_53_i_out_ap_vld : OUT STD_LOGIC;
    pixWindow_52_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_52_i_out_ap_vld : OUT STD_LOGIC;
    pixWindow_51_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_51_i_out_ap_vld : OUT STD_LOGIC;
    pixWindow_50_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_50_i_out_ap_vld : OUT STD_LOGIC;
    pixWindow_49_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_49_i_out_ap_vld : OUT STD_LOGIC;
    pixWindow_48_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_48_i_out_ap_vld : OUT STD_LOGIC;
    pixWindow_44_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_44_i_out_ap_vld : OUT STD_LOGIC;
    pixWindow_43_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_43_i_out_ap_vld : OUT STD_LOGIC;
    pixWindow_42_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_42_i_out_ap_vld : OUT STD_LOGIC;
    pixWindow_41_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_41_i_out_ap_vld : OUT STD_LOGIC;
    pixWindow_40_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_40_i_out_ap_vld : OUT STD_LOGIC;
    pixWindow_39_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_39_i_out_ap_vld : OUT STD_LOGIC;
    pixWindow_38_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_38_i_out_ap_vld : OUT STD_LOGIC;
    pixWindow_37_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_37_i_out_ap_vld : OUT STD_LOGIC;
    pixWindow_36_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_36_i_out_ap_vld : OUT STD_LOGIC;
    p_0_2_0_0_0925_21701_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_0_2_0_0_0925_21701_i_out_ap_vld : OUT STD_LOGIC;
    p_0_1_0_0_0924_21698_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_0_1_0_0_0924_21698_i_out_ap_vld : OUT STD_LOGIC;
    p_0_0_0_0_0923_21695_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_0_0_0923_21695_i_out_ap_vld : OUT STD_LOGIC;
    p_0_2_0_0_0931_21635_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_0_2_0_0_0931_21635_i_out_ap_vld : OUT STD_LOGIC;
    p_0_1_0_0_0930_21632_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_0_1_0_0_0930_21632_i_out_ap_vld : OUT STD_LOGIC;
    p_0_0_0_0_0929_21629_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_0_0_0929_21629_i_out_ap_vld : OUT STD_LOGIC );
end;


architecture behav of system_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv6_1E : STD_LOGIC_VECTOR (5 downto 0) := "011110";
    constant ap_const_lv6_1F : STD_LOGIC_VECTOR (5 downto 0) := "011111";
    constant ap_const_lv6_3E : STD_LOGIC_VECTOR (5 downto 0) := "111110";
    constant ap_const_lv6_3F : STD_LOGIC_VECTOR (5 downto 0) := "111111";
    constant ap_const_lv6_25 : STD_LOGIC_VECTOR (5 downto 0) := "100101";
    constant ap_const_lv6_27 : STD_LOGIC_VECTOR (5 downto 0) := "100111";
    constant ap_const_lv6_35 : STD_LOGIC_VECTOR (5 downto 0) := "110101";
    constant ap_const_lv6_37 : STD_LOGIC_VECTOR (5 downto 0) := "110111";
    constant ap_const_lv6_3 : STD_LOGIC_VECTOR (5 downto 0) := "000011";
    constant ap_const_lv6_7 : STD_LOGIC_VECTOR (5 downto 0) := "000111";
    constant ap_const_lv6_B : STD_LOGIC_VECTOR (5 downto 0) := "001011";
    constant ap_const_lv6_F : STD_LOGIC_VECTOR (5 downto 0) := "001111";
    constant ap_const_lv6_30 : STD_LOGIC_VECTOR (5 downto 0) := "110000";
    constant ap_const_lv6_34 : STD_LOGIC_VECTOR (5 downto 0) := "110100";
    constant ap_const_lv6_38 : STD_LOGIC_VECTOR (5 downto 0) := "111000";
    constant ap_const_lv6_3C : STD_LOGIC_VECTOR (5 downto 0) := "111100";
    constant ap_const_lv6_8 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_const_lv6_A : STD_LOGIC_VECTOR (5 downto 0) := "001010";
    constant ap_const_lv6_18 : STD_LOGIC_VECTOR (5 downto 0) := "011000";
    constant ap_const_lv6_1A : STD_LOGIC_VECTOR (5 downto 0) := "011010";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv6_20 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv6_21 : STD_LOGIC_VECTOR (5 downto 0) := "100001";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv11_7FC : STD_LOGIC_VECTOR (10 downto 0) := "11111111100";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv10_4 : STD_LOGIC_VECTOR (9 downto 0) := "0000000100";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_31 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110001";
    constant ap_const_lv32_32 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110010";
    constant ap_const_lv32_3B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111011";
    constant ap_const_lv32_3C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111100";
    constant ap_const_lv32_45 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000101";
    constant ap_const_lv32_46 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000110";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_59 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011001";
    constant ap_const_lv32_5A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011010";
    constant ap_const_lv32_63 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100011";
    constant ap_const_lv32_64 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100100";
    constant ap_const_lv32_6D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101101";
    constant ap_const_lv32_6E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101110";
    constant ap_const_lv32_77 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110111";
    constant ap_const_lv11_7FF : STD_LOGIC_VECTOR (10 downto 0) := "11111111111";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv10_3FF : STD_LOGIC_VECTOR (9 downto 0) := "1111111111";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC;
    signal ap_idle_pp0 : STD_LOGIC;
    signal icmp_ln633_reg_6622 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln643_reg_6631 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp59_i_read_reg_6594 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op175_read_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal and_ln833_reg_6681 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln833_reg_6681_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state11_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln633_fu_2369_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal imgRB_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal imgG_blk_n : STD_LOGIC;
    signal pix_13_reg_1411 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_13_reg_1411_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal pix_13_reg_1411_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_13_reg_1411_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_12_reg_1421 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_12_reg_1421_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_12_reg_1421_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_12_reg_1421_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_12_reg_1421_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_12_reg_1421_pp0_iter9_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_11_reg_1431 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_11_reg_1431_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_11_reg_1431_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_11_reg_1431_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_16_reg_1441 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_16_reg_1441_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_16_reg_1441_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_16_reg_1441_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_15_reg_1451 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_15_reg_1451_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_15_reg_1451_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_15_reg_1451_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_15_reg_1451_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_15_reg_1451_pp0_iter9_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_14_reg_1461 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_14_reg_1461_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_14_reg_1461_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_14_reg_1461_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_19_reg_1471 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_19_reg_1471_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_19_reg_1471_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_19_reg_1471_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_18_reg_1481 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_18_reg_1481_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_18_reg_1481_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_18_reg_1481_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_18_reg_1481_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_18_reg_1481_pp0_iter9_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_17_reg_1491 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_17_reg_1491_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_17_reg_1491_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_17_reg_1491_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_10_reg_1501 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_10_reg_1501_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_10_reg_1501_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_10_reg_1501_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_9_reg_1511 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_9_reg_1511_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_9_reg_1511_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_9_reg_1511_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_9_reg_1511_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_9_reg_1511_pp0_iter9_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_reg_1521 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_reg_1521_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_reg_1521_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_reg_1521_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal cmp59_i_read_read_fu_554_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp314_i_read_reg_6598 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp314_1_i_read_reg_6602 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln633_reg_6622_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln633_reg_6622_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln633_reg_6622_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln633_reg_6622_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln633_reg_6622_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln633_reg_6622_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln633_reg_6622_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln633_reg_6622_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln638_fu_2375_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln638_reg_6626 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln643_fu_2391_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln643_reg_6631_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln643_reg_6631_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp161_i_fu_2397_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp161_i_reg_6635 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp161_i_reg_6635_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp161_i_reg_6635_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln833_fu_2417_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln833_reg_6681_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln833_reg_6681_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln833_reg_6681_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln833_reg_6681_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln833_reg_6681_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln833_reg_6681_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln833_reg_6681_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln833_reg_6681_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal lineBuffer_i_addr_reg_6685 : STD_LOGIC_VECTOR (7 downto 0);
    signal lineBuffer_1_i_addr_reg_6691 : STD_LOGIC_VECTOR (7 downto 0);
    signal lineBuffer_1_i_addr_reg_6691_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal InPix_reg_6697 : STD_LOGIC_VECTOR (119 downto 0);
    signal pixBuf_42_fu_2444_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_132_reg_6762 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_132_reg_6762_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_132_reg_6762_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_132_reg_6762_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_132_reg_6762_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_132_reg_6762_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_132_reg_6762_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_133_reg_6772 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_133_reg_6772_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_133_reg_6772_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_133_reg_6772_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_133_reg_6772_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_133_reg_6772_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_133_reg_6772_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_134_reg_6782 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_134_reg_6782_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_134_reg_6782_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_134_reg_6782_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_134_reg_6782_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_134_reg_6782_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_134_reg_6782_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_75_fu_2567_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_75_reg_6792 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_76_reg_6803 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_77_reg_6814 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_78_reg_6825 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_79_reg_6832 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_80_reg_6839 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_81_reg_6846 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_82_reg_6853 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_83_reg_6860 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_84_reg_6867 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_85_reg_6874 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_86_reg_6881 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_63_fu_2681_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_63_reg_6888 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_64_reg_6898 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_65_reg_6908 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_66_reg_6918 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_67_reg_6923 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_68_reg_6928 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_69_reg_6933 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_70_reg_6938 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_71_reg_6943 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_138_reg_6948 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_138_reg_6948_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_138_reg_6948_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_138_reg_6948_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_138_reg_6948_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_138_reg_6948_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_139_reg_6953 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_139_reg_6953_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_139_reg_6953_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_139_reg_6953_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_139_reg_6953_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_139_reg_6953_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_140_reg_6958 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_140_reg_6958_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_140_reg_6958_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_140_reg_6958_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_140_reg_6958_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_140_reg_6958_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_135_reg_6963 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_135_reg_6963_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_135_reg_6963_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_135_reg_6963_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_135_reg_6963_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_135_reg_6963_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_136_reg_6969 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_136_reg_6969_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_136_reg_6969_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_136_reg_6969_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_136_reg_6969_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_136_reg_6969_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_137_reg_6975 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_137_reg_6975_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_137_reg_6975_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_137_reg_6975_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_137_reg_6975_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_137_reg_6975_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_0_0_0929_21629_i_load_reg_6981 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_0_0_0929_21629_i_load_reg_6981_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_0_0_0929_21629_i_load_reg_6981_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_0_0_0929_21629_i_load_reg_6981_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_0_0_0929_21629_i_load_reg_6981_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_0_0_0929_21629_i_load_reg_6981_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_1_0_0_0930_21632_i_load_reg_6987 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_1_0_0_0930_21632_i_load_reg_6987_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_1_0_0_0930_21632_i_load_reg_6987_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_1_0_0_0930_21632_i_load_reg_6987_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_1_0_0_0930_21632_i_load_reg_6987_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_1_0_0_0930_21632_i_load_reg_6987_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_2_0_0_0931_21635_i_load_reg_6993 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_2_0_0_0931_21635_i_load_reg_6993_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_2_0_0_0931_21635_i_load_reg_6993_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_2_0_0_0931_21635_i_load_reg_6993_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_2_0_0_0931_21635_i_load_reg_6993_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_2_0_0_0931_21635_i_load_reg_6993_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_0_0_0923_21695_i_load_reg_6999 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_0_0_0923_21695_i_load_reg_6999_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_0_0_0923_21695_i_load_reg_6999_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_0_0_0923_21695_i_load_reg_6999_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_0_0_0923_21695_i_load_reg_6999_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_0_0_0923_21695_i_load_reg_6999_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_1_0_0_0924_21698_i_load_reg_7005 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_1_0_0_0924_21698_i_load_reg_7005_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_1_0_0_0924_21698_i_load_reg_7005_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_1_0_0_0924_21698_i_load_reg_7005_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_1_0_0_0924_21698_i_load_reg_7005_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_1_0_0_0924_21698_i_load_reg_7005_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_2_0_0_0925_21701_i_load_reg_7011 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_2_0_0_0925_21701_i_load_reg_7011_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_2_0_0_0925_21701_i_load_reg_7011_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_2_0_0_0925_21701_i_load_reg_7011_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_2_0_0_0925_21701_i_load_reg_7011_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_2_0_0_0925_21701_i_load_reg_7011_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_27_reg_7017 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_27_reg_7017_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_27_reg_7017_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_27_reg_7017_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_27_reg_7017_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_27_reg_7017_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_28_reg_7023 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_28_reg_7023_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_28_reg_7023_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_28_reg_7023_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_28_reg_7023_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_28_reg_7023_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_29_reg_7029 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_29_reg_7029_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_29_reg_7029_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_29_reg_7029_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_29_reg_7029_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_29_reg_7029_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_30_reg_7035 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_30_reg_7035_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_30_reg_7035_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_30_reg_7035_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_30_reg_7035_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_30_reg_7035_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_31_reg_7041 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_31_reg_7041_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_31_reg_7041_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_31_reg_7041_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_31_reg_7041_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_31_reg_7041_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_32_reg_7047 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_32_reg_7047_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_32_reg_7047_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_32_reg_7047_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_32_reg_7047_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_32_reg_7047_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_33_reg_7053 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_33_reg_7053_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_33_reg_7053_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_33_reg_7053_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_33_reg_7053_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_33_reg_7053_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_34_reg_7059 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_34_reg_7059_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_34_reg_7059_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_34_reg_7059_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_34_reg_7059_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_34_reg_7059_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_35_reg_7065 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_35_reg_7065_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_35_reg_7065_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_35_reg_7065_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_35_reg_7065_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_35_reg_7065_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_39_reg_7071 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_39_reg_7071_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_39_reg_7071_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_39_reg_7071_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_39_reg_7071_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_39_reg_7071_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_40_reg_7077 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_40_reg_7077_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_40_reg_7077_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_40_reg_7077_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_40_reg_7077_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_40_reg_7077_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_41_reg_7083 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_41_reg_7083_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_41_reg_7083_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_41_reg_7083_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_41_reg_7083_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_41_reg_7083_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_42_reg_7089 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_42_reg_7089_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_42_reg_7089_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_42_reg_7089_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_42_reg_7089_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_42_reg_7089_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_43_reg_7095 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_43_reg_7095_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_43_reg_7095_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_43_reg_7095_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_43_reg_7095_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_43_reg_7095_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_44_reg_7101 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_44_reg_7101_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_44_reg_7101_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_44_reg_7101_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_44_reg_7101_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_44_reg_7101_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_45_reg_7107 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_45_reg_7107_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_45_reg_7107_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_45_reg_7107_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_45_reg_7107_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_45_reg_7107_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_46_reg_7113 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_46_reg_7113_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_46_reg_7113_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_46_reg_7113_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_46_reg_7113_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_46_reg_7113_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_47_reg_7119 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_47_reg_7119_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_47_reg_7119_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_47_reg_7119_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_47_reg_7119_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_47_reg_7119_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_51_reg_7125 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_51_reg_7125_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_51_reg_7125_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_51_reg_7125_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_51_reg_7125_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_51_reg_7125_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_52_reg_7131 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_52_reg_7131_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_52_reg_7131_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_52_reg_7131_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_52_reg_7131_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_52_reg_7131_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_53_reg_7137 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_53_reg_7137_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_53_reg_7137_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_53_reg_7137_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_53_reg_7137_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_53_reg_7137_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_54_reg_7143 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_54_reg_7143_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_54_reg_7143_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_54_reg_7143_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_54_reg_7143_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_54_reg_7143_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_55_reg_7149 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_55_reg_7149_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_55_reg_7149_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_55_reg_7149_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_55_reg_7149_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_55_reg_7149_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_56_reg_7155 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_56_reg_7155_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_56_reg_7155_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_56_reg_7155_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_56_reg_7155_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_56_reg_7155_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_57_reg_7161 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_57_reg_7161_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_57_reg_7161_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_57_reg_7161_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_57_reg_7161_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_57_reg_7161_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_58_reg_7167 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_58_reg_7167_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_58_reg_7167_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_58_reg_7167_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_58_reg_7167_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_58_reg_7167_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_59_reg_7173 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_59_reg_7173_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_59_reg_7173_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_59_reg_7173_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_59_reg_7173_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_59_reg_7173_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln710_fu_2948_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln710_1_fu_2954_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln710_2_fu_2960_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln710_3_fu_2966_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln710_4_fu_2972_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln710_5_fu_2978_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln710_6_fu_2984_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln710_7_fu_2990_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln710_8_fu_2996_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln710_9_fu_3002_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln710_10_fu_3008_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln710_11_fu_3014_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln710_12_fu_3020_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln710_13_fu_3026_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln710_14_fu_3032_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln710_15_fu_3038_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln710_16_fu_3044_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln710_17_fu_3050_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln710_18_fu_3056_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln710_19_fu_3062_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln710_20_fu_3068_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln710_21_fu_3074_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln710_22_fu_3080_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln710_23_fu_3086_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln710_27_fu_3110_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln710_28_fu_3117_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln710_29_fu_3124_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln710_30_fu_3131_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln710_31_fu_3138_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln710_32_fu_3145_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln710_33_fu_3152_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln710_34_fu_3159_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln710_35_fu_3166_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln710_36_fu_3173_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln710_37_fu_3180_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln710_38_fu_3187_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln792_2_fu_3346_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln792_2_reg_7359 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln793_2_fu_3350_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln793_2_reg_7364 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln819_2_fu_3365_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln819_2_reg_7369 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln819_2_reg_7369_pp0_iter4_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln819_2_reg_7369_pp0_iter5_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln819_2_reg_7369_pp0_iter6_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln820_6_fu_3382_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln820_6_reg_7374 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln820_6_reg_7374_pp0_iter4_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln820_6_reg_7374_pp0_iter5_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln820_6_reg_7374_pp0_iter6_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln792_3_fu_3388_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln792_3_reg_7379 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln793_3_fu_3392_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln793_3_reg_7384 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln819_3_fu_3407_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln819_3_reg_7389 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln819_3_reg_7389_pp0_iter4_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln819_3_reg_7389_pp0_iter5_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln819_3_reg_7389_pp0_iter6_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln820_9_fu_3424_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln820_9_reg_7394 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln820_9_reg_7394_pp0_iter4_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln820_9_reg_7394_pp0_iter5_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln820_9_reg_7394_pp0_iter6_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal agdiff_fu_3627_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal agdiff_reg_7399 : STD_LOGIC_VECTOR (9 downto 0);
    signal agdiff_1_fu_3663_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal agdiff_1_reg_7406 : STD_LOGIC_VECTOR (9 downto 0);
    signal agdiff_2_fu_3699_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal agdiff_2_reg_7413 : STD_LOGIC_VECTOR (9 downto 0);
    signal agdiff_3_fu_3735_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal agdiff_3_reg_7420 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln817_fu_3754_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln817_reg_7427 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln817_reg_7427_pp0_iter5_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln817_reg_7427_pp0_iter6_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln818_fu_3771_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln818_reg_7432 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln818_reg_7432_pp0_iter5_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln818_reg_7432_pp0_iter6_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln819_fu_3788_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln819_reg_7437 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln819_reg_7437_pp0_iter5_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln819_reg_7437_pp0_iter6_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln820_fu_3805_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln820_reg_7442 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln820_reg_7442_pp0_iter5_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln820_reg_7442_pp0_iter6_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal agdiff_4_fu_3843_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal agdiff_4_reg_7447 : STD_LOGIC_VECTOR (9 downto 0);
    signal agdiff_5_fu_3879_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal agdiff_5_reg_7454 : STD_LOGIC_VECTOR (9 downto 0);
    signal agdiff_6_fu_3915_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal agdiff_6_reg_7461 : STD_LOGIC_VECTOR (9 downto 0);
    signal agdiff_7_fu_3951_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal agdiff_7_reg_7468 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln817_2_fu_3970_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln817_2_reg_7475 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln817_2_reg_7475_pp0_iter5_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln817_2_reg_7475_pp0_iter6_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln818_1_fu_3987_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln818_1_reg_7480 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln818_1_reg_7480_pp0_iter5_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln818_1_reg_7480_pp0_iter6_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln819_1_fu_4004_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln819_1_reg_7485 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln819_1_reg_7485_pp0_iter5_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln819_1_reg_7485_pp0_iter6_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln820_3_fu_4021_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln820_3_reg_7490 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln820_3_reg_7490_pp0_iter5_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln820_3_reg_7490_pp0_iter6_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal agdiff_8_fu_4059_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal agdiff_8_reg_7495 : STD_LOGIC_VECTOR (9 downto 0);
    signal agdiff_9_fu_4095_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal agdiff_9_reg_7502 : STD_LOGIC_VECTOR (9 downto 0);
    signal agdiff_10_fu_4126_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal agdiff_10_reg_7509 : STD_LOGIC_VECTOR (9 downto 0);
    signal agdiff_11_fu_4157_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal agdiff_11_reg_7516 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln817_4_fu_4176_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln817_4_reg_7523 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln817_4_reg_7523_pp0_iter5_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln817_4_reg_7523_pp0_iter6_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln818_2_fu_4193_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln818_2_reg_7528 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln818_2_reg_7528_pp0_iter5_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln818_2_reg_7528_pp0_iter6_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal agdiff_12_fu_4231_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal agdiff_12_reg_7533 : STD_LOGIC_VECTOR (9 downto 0);
    signal agdiff_13_fu_4267_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal agdiff_13_reg_7540 : STD_LOGIC_VECTOR (9 downto 0);
    signal agdiff_14_fu_4298_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal agdiff_14_reg_7547 : STD_LOGIC_VECTOR (9 downto 0);
    signal agdiff_15_fu_4329_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal agdiff_15_reg_7554 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln817_6_fu_4348_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln817_6_reg_7561 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln817_6_reg_7561_pp0_iter5_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln817_6_reg_7561_pp0_iter6_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln818_3_fu_4365_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln818_3_reg_7566 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln818_3_reg_7566_pp0_iter5_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln818_3_reg_7566_pp0_iter6_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal enable_4_fu_4439_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal enable_4_reg_7571 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln799_fu_4447_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln799_reg_7577 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln800_fu_4451_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln800_reg_7582 : STD_LOGIC_VECTOR (0 downto 0);
    signal enable_12_fu_4523_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal enable_12_reg_7587 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln799_1_fu_4531_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln799_1_reg_7593 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln800_1_fu_4535_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln800_1_reg_7598 : STD_LOGIC_VECTOR (0 downto 0);
    signal enable_20_fu_4607_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal enable_20_reg_7603 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln799_2_fu_4615_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln799_2_reg_7609 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln800_2_fu_4619_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln800_2_reg_7614 : STD_LOGIC_VECTOR (0 downto 0);
    signal enable_28_fu_4691_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal enable_28_reg_7619 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln799_3_fu_4699_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln799_3_reg_7625 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln800_3_fu_4703_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln800_3_reg_7630 : STD_LOGIC_VECTOR (0 downto 0);
    signal enable_7_fu_4736_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal enable_7_reg_7635 : STD_LOGIC_VECTOR (5 downto 0);
    signal enable_15_fu_4772_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal enable_15_reg_7639 : STD_LOGIC_VECTOR (5 downto 0);
    signal enable_23_fu_4808_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal enable_23_reg_7643 : STD_LOGIC_VECTOR (5 downto 0);
    signal enable_31_fu_4844_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal enable_31_reg_7647 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln820_1_fu_4939_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln820_1_reg_7651 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln820_3_fu_5033_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln820_3_reg_7658 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln820_5_fu_5127_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln820_5_reg_7665 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln820_7_fu_5221_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln820_7_reg_7672 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln763_fu_5227_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln765_fu_5231_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal CH_fu_5235_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal CH_reg_7689 : STD_LOGIC_VECTOR (9 downto 0);
    signal CV_fu_5291_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal CV_reg_7694 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln763_1_fu_5297_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln765_1_fu_5301_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal CH_1_fu_5305_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal CH_1_reg_7710 : STD_LOGIC_VECTOR (9 downto 0);
    signal CV_1_fu_5361_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal CV_1_reg_7715 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln763_2_fu_5367_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln765_2_fu_5371_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal CH_2_fu_5375_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal CH_2_reg_7731 : STD_LOGIC_VECTOR (9 downto 0);
    signal CV_2_fu_5431_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal CV_2_reg_7736 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln763_3_fu_5437_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln765_3_fu_5441_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal CH_3_fu_5445_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal CH_3_reg_7752 : STD_LOGIC_VECTOR (9 downto 0);
    signal CV_3_fu_5501_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal CV_3_reg_7757 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln827_1_fu_5572_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln827_1_reg_7763 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln829_1_fu_5628_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln829_1_reg_7768 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln827_3_fu_5701_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln827_3_reg_7773 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln829_3_fu_5757_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln829_3_reg_7778 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln827_5_fu_5830_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln827_5_reg_7783 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln829_5_fu_5886_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln829_5_reg_7788 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln827_7_fu_5959_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln827_7_reg_7793 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln829_7_fu_6015_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln829_7_reg_7798 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pixBuf_77_reg_889 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pixBuf_77_reg_889 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_pixBuf_77_reg_889 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_pixBuf_77_reg_889 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pixBuf_76_reg_898 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pixBuf_76_reg_898 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_pixBuf_76_reg_898 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_pixBuf_76_reg_898 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pixBuf_75_reg_907 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pixBuf_75_reg_907 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_pixBuf_75_reg_907 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_pixBuf_75_reg_907 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pixBuf_74_reg_916 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pixBuf_74_reg_916 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_pixBuf_74_reg_916 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_pixBuf_74_reg_916 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pixBuf_73_reg_925 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pixBuf_73_reg_925 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_pixBuf_73_reg_925 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_pixBuf_73_reg_925 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pixBuf_72_reg_934 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pixBuf_72_reg_934 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_pixBuf_72_reg_934 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_pixBuf_72_reg_934 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pixBuf_71_reg_943 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pixBuf_71_reg_943 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_pixBuf_71_reg_943 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_pixBuf_71_reg_943 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pixBuf_70_reg_952 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pixBuf_70_reg_952 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_pixBuf_70_reg_952 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_pixBuf_70_reg_952 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pixBuf_69_reg_961 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pixBuf_69_reg_961 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_pixBuf_69_reg_961 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_pixBuf_69_reg_961 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pixBuf_68_reg_970 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pixBuf_68_reg_970 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_pixBuf_68_reg_970 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_pixBuf_68_reg_970 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pixBuf_67_reg_979 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pixBuf_67_reg_979 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_pixBuf_67_reg_979 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_pixBuf_67_reg_979 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pixBuf_66_reg_988 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pixBuf_66_reg_988 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_pixBuf_66_reg_988 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_pixBuf_66_reg_988 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pixWindow_125_phi_fu_1000_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_pixWindow_125_reg_997 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pixWindow_124_phi_fu_1010_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_pixWindow_124_reg_1007 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pixWindow_123_phi_fu_1020_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_pixWindow_123_reg_1017 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pixWindow_122_phi_fu_1030_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_pixWindow_122_reg_1027 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pixWindow_121_phi_fu_1040_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_pixWindow_121_reg_1037 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pixWindow_120_phi_fu_1050_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_pixWindow_120_reg_1047 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pixWindow_131_phi_fu_1060_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_pixWindow_131_reg_1057 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pixWindow_130_phi_fu_1070_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_pixWindow_130_reg_1067 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pixWindow_129_phi_fu_1080_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_pixWindow_129_reg_1077 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pixWindow_116_phi_fu_1090_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_pixWindow_116_reg_1087 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pixWindow_115_phi_fu_1099_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_pixWindow_115_reg_1096 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pixWindow_114_phi_fu_1108_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_pixWindow_114_reg_1105 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pixWindow_113_phi_fu_1117_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_pixWindow_113_reg_1114 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pixWindow_112_phi_fu_1126_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_pixWindow_112_reg_1123 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pixWindow_111_phi_fu_1135_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_pixWindow_111_reg_1132 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pixWindow_110_phi_fu_1144_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_pixWindow_110_reg_1141 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pixWindow_109_phi_fu_1153_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_pixWindow_109_reg_1150 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pixWindow_108_phi_fu_1162_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_pixWindow_108_reg_1159 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pixWindow_107_phi_fu_1171_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_pixWindow_107_reg_1168 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pixWindow_106_phi_fu_1180_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_pixWindow_106_reg_1177 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pixWindow_105_phi_fu_1189_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_pixWindow_105_reg_1186 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pixWindow_104_phi_fu_1198_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_pixWindow_104_reg_1195 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pixWindow_103_phi_fu_1207_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_pixWindow_103_reg_1204 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pixWindow_102_phi_fu_1216_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_pixWindow_102_reg_1213 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pixWindow_128_phi_fu_1225_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_pixWindow_128_reg_1222 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pixWindow_127_phi_fu_1234_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_pixWindow_127_reg_1231 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pixWindow_126_phi_fu_1243_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_pixWindow_126_reg_1240 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_downright_7_phi_fu_1252_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln710_39_fu_3194_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_downright_7_reg_1249 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_downright_6_phi_fu_1261_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln710_40_fu_3202_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_downright_6_reg_1258 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_downright_phi_fu_1270_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln710_41_fu_3210_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_downright_reg_1267 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_upright_7_phi_fu_1279_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln710_24_fu_3092_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_upright_7_reg_1276 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_upright_6_phi_fu_1288_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln710_25_fu_3098_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_upright_6_reg_1285 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_upright_phi_fu_1297_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln710_26_fu_3104_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_upright_reg_1294 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_downright_16_reg_1303 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_downright_16_reg_1303 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_downright_16_reg_1303 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_downright_16_reg_1303 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_downright_16_reg_1303 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_downright_15_reg_1312 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_downright_15_reg_1312 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_downright_15_reg_1312 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_downright_15_reg_1312 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_downright_15_reg_1312 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_downright_14_reg_1321 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_downright_14_reg_1321 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_downright_14_reg_1321 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_downright_14_reg_1321 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_downright_14_reg_1321 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_downright_13_reg_1330 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_downright_13_reg_1330 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_downright_13_reg_1330 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_downright_13_reg_1330 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_downright_13_reg_1330 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_downright_12_reg_1339 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_downright_12_reg_1339 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_downright_12_reg_1339 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_downright_12_reg_1339 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_downright_12_reg_1339 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_downright_11_reg_1348 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_downright_11_reg_1348 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_downright_11_reg_1348 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_downright_11_reg_1348 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_downright_11_reg_1348 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_downleft_5_reg_1357 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_downleft_5_reg_1357 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_downleft_5_reg_1357 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_downleft_5_reg_1357 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_downleft_5_reg_1357 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_downleft_4_reg_1366 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_downleft_4_reg_1366 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_downleft_4_reg_1366 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_downleft_4_reg_1366 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_downleft_4_reg_1366 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_downleft_3_reg_1375 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_downleft_3_reg_1375 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_downleft_3_reg_1375 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_downleft_3_reg_1375 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_downleft_3_reg_1375 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_downleft_2_reg_1384 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_downleft_2_reg_1384 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_downleft_2_reg_1384 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_downleft_2_reg_1384 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_downleft_2_reg_1384 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_downleft_1_reg_1393 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_downleft_1_reg_1393 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_downleft_1_reg_1393 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_downleft_1_reg_1393 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_downleft_1_reg_1393 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_downleft_reg_1402 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_downleft_reg_1402 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_downleft_reg_1402 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_downleft_reg_1402 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_downleft_reg_1402 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_13_reg_1411 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_13_reg_1411 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_pix_13_reg_1411 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_pix_13_reg_1411 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_pix_13_reg_1411 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_12_reg_1421 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_12_reg_1421 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_pix_12_reg_1421 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_pix_12_reg_1421 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_pix_12_reg_1421 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_11_reg_1431 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_11_reg_1431 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_pix_11_reg_1431 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_pix_11_reg_1431 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_pix_11_reg_1431 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_16_reg_1441 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_16_reg_1441 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_pix_16_reg_1441 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_pix_16_reg_1441 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_pix_16_reg_1441 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_15_reg_1451 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_15_reg_1451 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_pix_15_reg_1451 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_pix_15_reg_1451 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_pix_15_reg_1451 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_14_reg_1461 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_14_reg_1461 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_pix_14_reg_1461 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_pix_14_reg_1461 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_pix_14_reg_1461 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_19_reg_1471 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_19_reg_1471 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_pix_19_reg_1471 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_pix_19_reg_1471 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_pix_19_reg_1471 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_18_reg_1481 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_18_reg_1481 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_pix_18_reg_1481 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_pix_18_reg_1481 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_pix_18_reg_1481 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_17_reg_1491 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_17_reg_1491 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_pix_17_reg_1491 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_pix_17_reg_1491 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_pix_17_reg_1491 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_10_reg_1501 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_10_reg_1501 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_pix_10_reg_1501 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_pix_10_reg_1501 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_pix_10_reg_1501 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_9_reg_1511 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_9_reg_1511 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_pix_9_reg_1511 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_pix_9_reg_1511 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_pix_9_reg_1511 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_reg_1521 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_reg_1521 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_pix_reg_1521 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_pix_reg_1521 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_pix_reg_1521 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_upright_16_reg_1531 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_upright_16_reg_1531 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_upright_16_reg_1531 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_upright_16_reg_1531 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_upright_16_reg_1531 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_upright_15_reg_1540 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_upright_15_reg_1540 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_upright_15_reg_1540 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_upright_15_reg_1540 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_upright_15_reg_1540 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_upright_14_reg_1549 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_upright_14_reg_1549 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_upright_14_reg_1549 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_upright_14_reg_1549 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_upright_14_reg_1549 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_upright_13_reg_1558 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_upright_13_reg_1558 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_upright_13_reg_1558 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_upright_13_reg_1558 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_upright_13_reg_1558 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_upright_12_reg_1567 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_upright_12_reg_1567 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_upright_12_reg_1567 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_upright_12_reg_1567 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_upright_12_reg_1567 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_upright_11_reg_1576 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_upright_11_reg_1576 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_upright_11_reg_1576 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_upright_11_reg_1576 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_upright_11_reg_1576 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_upleft_5_reg_1585 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_upleft_5_reg_1585 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_upleft_5_reg_1585 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_upleft_5_reg_1585 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_upleft_5_reg_1585 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_upleft_4_reg_1594 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_upleft_4_reg_1594 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_upleft_4_reg_1594 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_upleft_4_reg_1594 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_upleft_4_reg_1594 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_upleft_3_reg_1603 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_upleft_3_reg_1603 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_upleft_3_reg_1603 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_upleft_3_reg_1603 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_upleft_3_reg_1603 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_upleft_2_reg_1612 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_upleft_2_reg_1612 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_upleft_2_reg_1612 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_upleft_2_reg_1612 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_upleft_2_reg_1612 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_upleft_1_reg_1621 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_upleft_1_reg_1621 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_upleft_1_reg_1621 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_upleft_1_reg_1621 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_upleft_1_reg_1621 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_upleft_reg_1630 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_upleft_reg_1630 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_upleft_reg_1630 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_upleft_reg_1630 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_upleft_reg_1630 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_en_rgd_3_phi_fu_1643_p14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_en_rgd_3_reg_1639 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_en_rgd_3_reg_1639 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_en_rgd_3_reg_1639 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter3_en_rgd_3_reg_1639 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter4_en_rgd_3_reg_1639 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter5_en_rgd_3_reg_1639 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter6_en_rgd_3_reg_1639 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter7_en_rgd_3_reg_1639 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_en_rgd_2_phi_fu_1670_p14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_en_rgd_2_reg_1666 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_en_rgd_2_reg_1666 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_en_rgd_2_reg_1666 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter3_en_rgd_2_reg_1666 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter4_en_rgd_2_reg_1666 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter5_en_rgd_2_reg_1666 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter6_en_rgd_2_reg_1666 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter7_en_rgd_2_reg_1666 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_en_rgd_1_phi_fu_1697_p14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_en_rgd_1_reg_1693 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_en_rgd_1_reg_1693 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_en_rgd_1_reg_1693 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter3_en_rgd_1_reg_1693 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter4_en_rgd_1_reg_1693 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter5_en_rgd_1_reg_1693 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter6_en_rgd_1_reg_1693 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter7_en_rgd_1_reg_1693 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_en_rgd_phi_fu_1724_p14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_en_rgd_reg_1720 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_en_rgd_reg_1720 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_en_rgd_reg_1720 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter3_en_rgd_reg_1720 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter4_en_rgd_reg_1720 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter5_en_rgd_reg_1720 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter6_en_rgd_reg_1720 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter7_en_rgd_reg_1720 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_en_rgd_7_phi_fu_1751_p14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_en_rgd_7_reg_1747 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_en_rgd_7_reg_1747 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_en_rgd_7_reg_1747 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter3_en_rgd_7_reg_1747 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter4_en_rgd_7_reg_1747 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter5_en_rgd_7_reg_1747 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter6_en_rgd_7_reg_1747 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter7_en_rgd_7_reg_1747 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_en_rgd_6_phi_fu_1778_p14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_en_rgd_6_reg_1774 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_en_rgd_6_reg_1774 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_en_rgd_6_reg_1774 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter3_en_rgd_6_reg_1774 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter4_en_rgd_6_reg_1774 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter5_en_rgd_6_reg_1774 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter6_en_rgd_6_reg_1774 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter7_en_rgd_6_reg_1774 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_en_rgd_5_phi_fu_1805_p14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_en_rgd_5_reg_1801 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_en_rgd_5_reg_1801 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_en_rgd_5_reg_1801 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter3_en_rgd_5_reg_1801 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter4_en_rgd_5_reg_1801 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter5_en_rgd_5_reg_1801 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter6_en_rgd_5_reg_1801 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter7_en_rgd_5_reg_1801 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_en_rgd_4_phi_fu_1832_p14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_en_rgd_4_reg_1828 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_en_rgd_4_reg_1828 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_en_rgd_4_reg_1828 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter3_en_rgd_4_reg_1828 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter4_en_rgd_4_reg_1828 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter5_en_rgd_4_reg_1828 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter6_en_rgd_4_reg_1828 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter7_en_rgd_4_reg_1828 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_en_rgd_11_phi_fu_1859_p14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_en_rgd_11_reg_1855 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_en_rgd_11_reg_1855 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_en_rgd_11_reg_1855 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter3_en_rgd_11_reg_1855 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter4_en_rgd_11_reg_1855 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter5_en_rgd_11_reg_1855 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter6_en_rgd_11_reg_1855 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter7_en_rgd_11_reg_1855 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_en_rgd_10_phi_fu_1886_p14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_en_rgd_10_reg_1882 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_en_rgd_10_reg_1882 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_en_rgd_10_reg_1882 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter3_en_rgd_10_reg_1882 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter4_en_rgd_10_reg_1882 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter5_en_rgd_10_reg_1882 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter6_en_rgd_10_reg_1882 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter7_en_rgd_10_reg_1882 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_en_rgd_9_phi_fu_1913_p14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_en_rgd_9_reg_1909 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_en_rgd_9_reg_1909 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_en_rgd_9_reg_1909 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter3_en_rgd_9_reg_1909 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter4_en_rgd_9_reg_1909 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter5_en_rgd_9_reg_1909 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter6_en_rgd_9_reg_1909 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter7_en_rgd_9_reg_1909 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_en_rgd_8_phi_fu_1940_p14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_en_rgd_8_reg_1936 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_en_rgd_8_reg_1936 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_en_rgd_8_reg_1936 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter3_en_rgd_8_reg_1936 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter4_en_rgd_8_reg_1936 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter5_en_rgd_8_reg_1936 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter6_en_rgd_8_reg_1936 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter7_en_rgd_8_reg_1936 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_en_rgd_15_phi_fu_1967_p14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_en_rgd_15_reg_1963 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_en_rgd_15_reg_1963 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_en_rgd_15_reg_1963 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter3_en_rgd_15_reg_1963 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter4_en_rgd_15_reg_1963 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter5_en_rgd_15_reg_1963 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter6_en_rgd_15_reg_1963 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter7_en_rgd_15_reg_1963 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_en_rgd_14_phi_fu_1994_p14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_en_rgd_14_reg_1990 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_en_rgd_14_reg_1990 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_en_rgd_14_reg_1990 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter3_en_rgd_14_reg_1990 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter4_en_rgd_14_reg_1990 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter5_en_rgd_14_reg_1990 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter6_en_rgd_14_reg_1990 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter7_en_rgd_14_reg_1990 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_en_rgd_13_phi_fu_2021_p14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_en_rgd_13_reg_2017 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_en_rgd_13_reg_2017 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_en_rgd_13_reg_2017 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter3_en_rgd_13_reg_2017 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter4_en_rgd_13_reg_2017 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter5_en_rgd_13_reg_2017 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter6_en_rgd_13_reg_2017 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter7_en_rgd_13_reg_2017 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_en_rgd_12_phi_fu_2048_p14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_en_rgd_12_reg_2044 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_en_rgd_12_reg_2044 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_en_rgd_12_reg_2044 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter3_en_rgd_12_reg_2044 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter4_en_rgd_12_reg_2044 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter5_en_rgd_12_reg_2044 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter6_en_rgd_12_reg_2044 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter7_en_rgd_12_reg_2044 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_r_1_phi_fu_2074_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_fu_5510_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter9_r_1_reg_2071 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_r_1_reg_2071 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_r_1_reg_2071 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_r_1_reg_2071 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter3_r_1_reg_2071 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter4_r_1_reg_2071 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter5_r_1_reg_2071 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter6_r_1_reg_2071 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter7_r_1_reg_2071 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter8_r_1_reg_2071 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_b_1_phi_fu_2083_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal b_fu_5517_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter9_b_1_reg_2080 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_b_1_reg_2080 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_b_1_reg_2080 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_b_1_reg_2080 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter3_b_1_reg_2080 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter4_b_1_reg_2080 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter5_b_1_reg_2080 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter6_b_1_reg_2080 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter7_b_1_reg_2080 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter8_b_1_reg_2080 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_r_4_phi_fu_2092_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_3_fu_5639_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter9_r_4_reg_2089 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_r_4_reg_2089 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_r_4_reg_2089 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_r_4_reg_2089 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter3_r_4_reg_2089 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter4_r_4_reg_2089 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter5_r_4_reg_2089 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter6_r_4_reg_2089 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter7_r_4_reg_2089 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter8_r_4_reg_2089 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_b_4_phi_fu_2101_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal b_3_fu_5646_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter9_b_4_reg_2098 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_b_4_reg_2098 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_b_4_reg_2098 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_b_4_reg_2098 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter3_b_4_reg_2098 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter4_b_4_reg_2098 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter5_b_4_reg_2098 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter6_b_4_reg_2098 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter7_b_4_reg_2098 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter8_b_4_reg_2098 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_r_7_phi_fu_2110_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_6_fu_5768_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter9_r_7_reg_2107 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_r_7_reg_2107 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_r_7_reg_2107 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_r_7_reg_2107 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter3_r_7_reg_2107 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter4_r_7_reg_2107 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter5_r_7_reg_2107 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter6_r_7_reg_2107 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter7_r_7_reg_2107 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter8_r_7_reg_2107 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_b_7_phi_fu_2119_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal b_6_fu_5775_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter9_b_7_reg_2116 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_b_7_reg_2116 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_b_7_reg_2116 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_b_7_reg_2116 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter3_b_7_reg_2116 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter4_b_7_reg_2116 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter5_b_7_reg_2116 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter6_b_7_reg_2116 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter7_b_7_reg_2116 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter8_b_7_reg_2116 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_r_10_phi_fu_2128_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_9_fu_5897_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter9_r_10_reg_2125 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_r_10_reg_2125 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_r_10_reg_2125 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_r_10_reg_2125 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter3_r_10_reg_2125 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter4_r_10_reg_2125 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter5_r_10_reg_2125 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter6_r_10_reg_2125 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter7_r_10_reg_2125 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter8_r_10_reg_2125 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_b_10_phi_fu_2137_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal b_9_fu_5904_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter9_b_10_reg_2134 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_b_10_reg_2134 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_b_10_reg_2134 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_b_10_reg_2134 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter3_b_10_reg_2134 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter4_b_10_reg_2134 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter5_b_10_reg_2134 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter6_b_10_reg_2134 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter7_b_10_reg_2134 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter8_b_10_reg_2134 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln641_fu_2439_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal x_fu_372 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal x_5_fu_2423_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_x_4 : STD_LOGIC_VECTOR (9 downto 0);
    signal z_fu_376 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ap_sig_allocacmp_z_1 : STD_LOGIC_VECTOR (7 downto 0);
    signal pixBuf_fu_380 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal pixBuf_1_fu_384 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal pixBuf_2_fu_388 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal pixBuf_3_fu_392 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal pixBuf_4_fu_396 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal pixBuf_5_fu_400 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal pixBuf_6_fu_404 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal pixBuf_7_fu_408 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal pixBuf_8_fu_412 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal p_0_0_0_0_0929_21629_i_fu_416 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal p_0_1_0_0_0930_21632_i_fu_420 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal p_0_2_0_0_0931_21635_i_fu_424 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal p_0_0_0_0_0923_21695_i_fu_428 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal p_0_1_0_0_0924_21698_i_fu_432 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal p_0_2_0_0_0925_21701_i_fu_436 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal pixWindow_fu_440 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal pixWindow_1_fu_444 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal pixWindow_2_fu_448 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal pixWindow_3_fu_452 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal pixWindow_4_fu_456 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal pixWindow_5_fu_460 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal pixWindow_6_fu_464 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal pixWindow_7_fu_468 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal pixWindow_8_fu_472 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal pixWindow_9_fu_476 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal pixWindow_10_fu_480 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal pixWindow_11_fu_484 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal pixWindow_12_fu_488 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal pixWindow_13_fu_492 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal pixWindow_14_fu_496 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal pixWindow_15_fu_500 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal pixWindow_16_fu_504 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal pixWindow_17_fu_508 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal pixWindow_18_fu_512 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal pixWindow_19_fu_516 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal pixWindow_20_fu_520 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal pixWindow_21_fu_524 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal pixWindow_22_fu_528 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal pixWindow_23_fu_532 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal pixWindow_24_fu_536 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal pixWindow_25_fu_540 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal pixWindow_26_fu_544 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal zext_ln633_fu_2381_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal out_x_fu_2385_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_37_fu_2403_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln833_fu_2411_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal PixBufVal_11_fu_3218_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_10_fu_3224_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_9_fu_3230_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_8_fu_3236_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_7_fu_3242_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_6_fu_3248_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_5_fu_3254_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_4_fu_3260_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_3_fu_3266_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_2_fu_3272_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_1_fu_3278_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_fu_3284_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln819_4_fu_3354_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln819_2_fu_3361_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln820_6_fu_3371_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln820_2_fu_3378_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln819_6_fu_3396_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln819_3_fu_3403_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln820_9_fu_3413_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln820_3_fu_3420_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln790_fu_3595_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln790_1_fu_3599_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln790_fu_3603_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln61_fu_3609_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_1_fu_3619_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_fu_3613_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln791_fu_3635_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln791_fu_3639_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln61_1_fu_3645_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_2_fu_3655_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_1_fu_3649_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln792_fu_3671_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln792_fu_3675_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln61_2_fu_3681_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_3_fu_3691_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_2_fu_3685_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln793_fu_3707_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln793_fu_3711_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln61_3_fu_3717_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_4_fu_3727_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_3_fu_3721_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln817_fu_3743_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln817_fu_3750_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln818_fu_3760_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln818_fu_3767_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln819_fu_3777_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln819_fu_3784_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln820_fu_3794_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln820_fu_3801_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln790_2_fu_3811_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln790_3_fu_3815_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln790_1_fu_3819_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln61_4_fu_3825_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_10_fu_3835_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_4_fu_3829_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln791_1_fu_3851_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln791_1_fu_3855_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln61_5_fu_3861_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_11_fu_3871_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_5_fu_3865_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln792_1_fu_3887_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln792_1_fu_3891_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln61_6_fu_3897_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_12_fu_3907_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_6_fu_3901_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln793_1_fu_3923_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln793_1_fu_3927_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln61_7_fu_3933_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_13_fu_3943_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_7_fu_3937_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln817_2_fu_3959_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln817_2_fu_3966_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln818_2_fu_3976_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln818_1_fu_3983_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln819_2_fu_3993_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln819_1_fu_4000_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln820_3_fu_4010_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln820_1_fu_4017_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln790_4_fu_4027_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln790_5_fu_4031_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln790_2_fu_4035_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln61_8_fu_4041_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_19_fu_4051_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_8_fu_4045_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln791_2_fu_4067_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln791_2_fu_4071_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln61_9_fu_4077_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_20_fu_4087_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_9_fu_4081_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln792_2_fu_4103_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln61_10_fu_4108_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_21_fu_4118_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_10_fu_4112_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln793_2_fu_4134_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln61_11_fu_4139_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_22_fu_4149_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_11_fu_4143_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln817_4_fu_4165_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln817_4_fu_4172_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln818_4_fu_4182_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln818_2_fu_4189_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln790_6_fu_4199_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln790_7_fu_4203_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln790_3_fu_4207_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln61_12_fu_4213_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_28_fu_4223_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_12_fu_4217_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln791_3_fu_4239_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln791_3_fu_4243_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln61_13_fu_4249_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_29_fu_4259_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_13_fu_4253_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln792_3_fu_4275_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln61_14_fu_4280_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_30_fu_4290_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_14_fu_4284_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln793_3_fu_4306_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln61_15_fu_4311_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_31_fu_4321_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_15_fu_4315_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln817_6_fu_4337_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln817_6_fu_4344_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln818_6_fu_4354_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln818_3_fu_4361_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal enable_fu_4371_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln796_fu_4379_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln_i_fu_4383_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln769_fu_4375_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal enable_1_fu_4391_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln797_fu_4403_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal enable_2_fu_4407_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln769_1_fu_4399_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal enable_3_fu_4415_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln798_fu_4427_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1_i_fu_4431_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln769_2_fu_4423_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal enable_8_fu_4455_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln796_1_fu_4463_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln796_1_i_fu_4467_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln769_5_fu_4459_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal enable_9_fu_4475_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln797_1_fu_4487_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal enable_10_fu_4491_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln769_6_fu_4483_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal enable_11_fu_4499_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln798_1_fu_4511_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln798_1_i_fu_4515_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln769_7_fu_4507_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal enable_16_fu_4539_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln796_2_fu_4547_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln796_2_i_fu_4551_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln769_10_fu_4543_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal enable_17_fu_4559_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln797_2_fu_4571_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal enable_18_fu_4575_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln769_11_fu_4567_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal enable_19_fu_4583_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln798_2_fu_4595_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln798_2_i_fu_4599_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln769_12_fu_4591_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal enable_24_fu_4623_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln796_3_fu_4631_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln796_3_i_fu_4635_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln769_15_fu_4627_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal enable_25_fu_4643_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln797_3_fu_4655_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal enable_26_fu_4659_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln769_16_fu_4651_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal enable_27_fu_4667_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln798_3_fu_4679_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln798_3_i_fu_4683_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln769_17_fu_4675_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal enable_5_fu_4710_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln769_3_fu_4707_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal enable_6_fu_4717_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal or_ln2_i_fu_4728_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln769_4_fu_4724_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal enable_13_fu_4746_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln769_8_fu_4743_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal enable_14_fu_4753_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal or_ln800_1_i_fu_4764_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln769_9_fu_4760_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal enable_21_fu_4782_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln769_13_fu_4779_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal enable_22_fu_4789_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal or_ln800_2_i_fu_4800_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln769_14_fu_4796_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal enable_29_fu_4818_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln769_18_fu_4815_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal enable_30_fu_4825_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal or_ln800_3_i_fu_4836_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln769_19_fu_4832_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln817_1_fu_4851_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal and_ln817_fu_4859_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln818_1_fu_4868_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal and_ln818_fu_4876_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln817_fu_4881_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln818_fu_4864_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln819_1_fu_4891_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln817_fu_4885_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal and_ln819_fu_4899_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln820_1_fu_4912_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal and_ln820_fu_4920_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln820_fu_4908_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln820_1_fu_4925_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln820_fu_4929_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln820_2_fu_4935_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln818_1_fu_4904_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln817_3_fu_4945_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal and_ln817_1_fu_4953_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln818_3_fu_4962_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal and_ln818_1_fu_4970_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln817_1_fu_4975_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln818_2_fu_4958_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln819_3_fu_4985_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln817_1_fu_4979_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal and_ln819_1_fu_4993_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln820_4_fu_5006_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal and_ln820_1_fu_5014_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln820_3_fu_5002_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln820_4_fu_5019_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln820_2_fu_5023_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln820_5_fu_5029_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln818_3_fu_4998_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln817_5_fu_5039_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal and_ln817_2_fu_5047_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln818_5_fu_5056_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal and_ln818_2_fu_5064_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln817_2_fu_5069_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln818_4_fu_5052_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln819_5_fu_5079_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln817_2_fu_5073_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal and_ln819_2_fu_5087_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln820_7_fu_5100_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal and_ln820_2_fu_5108_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln820_6_fu_5096_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln820_7_fu_5113_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln820_4_fu_5117_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln820_8_fu_5123_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln818_5_fu_5092_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln817_7_fu_5133_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal and_ln817_3_fu_5141_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln818_7_fu_5150_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal and_ln818_3_fu_5158_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln817_3_fu_5163_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln818_6_fu_5146_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln819_7_fu_5173_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln817_3_fu_5167_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal and_ln819_3_fu_5181_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln820_10_fu_5194_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal and_ln820_3_fu_5202_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln820_9_fu_5190_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln820_10_fu_5207_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln820_6_fu_5211_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln820_11_fu_5217_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln818_7_fu_5186_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln820_1_fu_5249_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln820_1_i_fu_5254_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_5_fu_5242_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln820_2_fu_5264_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln820_2_i_fu_5270_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln817_1_fu_5287_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln820_2_fu_5279_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln820_4_fu_5319_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln820_4_i_fu_5324_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_14_fu_5312_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln820_5_fu_5334_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln820_5_i_fu_5340_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln817_3_fu_5357_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln820_5_fu_5349_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln820_7_fu_5389_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln820_7_i_fu_5394_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_23_fu_5382_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln820_8_fu_5404_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln820_8_i_fu_5410_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln817_5_fu_5427_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln820_8_fu_5419_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln820_10_fu_5459_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln820_i_fu_5464_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_32_fu_5452_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln820_11_fu_5474_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln820_10_i_fu_5480_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln817_7_fu_5497_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln820_11_fu_5489_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln788_fu_5507_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_7_fu_5532_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_6_fu_5524_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln827_fu_5552_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln827_fu_5542_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln827_fu_5566_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln827_fu_5558_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln827_fu_5548_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_9_fu_5588_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_8_fu_5580_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln829_fu_5608_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln829_fu_5598_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln829_fu_5622_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln829_fu_5614_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln829_fu_5604_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln788_1_fu_5636_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_16_fu_5661_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_15_fu_5653_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln827_1_fu_5681_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln827_1_fu_5671_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln827_1_fu_5695_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln827_2_fu_5687_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln827_1_fu_5677_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_18_fu_5717_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_17_fu_5709_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln829_1_fu_5737_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln829_1_fu_5727_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln829_1_fu_5751_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln829_2_fu_5743_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln829_1_fu_5733_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln788_2_fu_5765_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_25_fu_5790_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_24_fu_5782_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln827_2_fu_5810_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln827_2_fu_5800_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln827_2_fu_5824_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln827_4_fu_5816_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln827_2_fu_5806_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_27_fu_5846_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_26_fu_5838_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln829_2_fu_5866_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln829_2_fu_5856_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln829_2_fu_5880_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln829_4_fu_5872_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln829_2_fu_5862_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln788_3_fu_5894_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_34_fu_5919_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_33_fu_5911_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln827_3_fu_5939_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln827_3_fu_5929_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln827_3_fu_5953_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln827_6_fu_5945_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln827_3_fu_5935_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_36_fu_5975_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_35_fu_5967_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln829_3_fu_5995_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln829_3_fu_5985_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln829_3_fu_6009_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln829_6_fu_6001_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln829_3_fu_5991_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_continue_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_done_int_frp : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0 : BOOLEAN;
    signal ap_predicate_op173_load_state2 : BOOLEAN;
    signal ap_enable_operation_173 : BOOLEAN;
    signal ap_enable_state2_pp0_iter1_stage0 : BOOLEAN;
    signal ap_predicate_op192_load_state3 : BOOLEAN;
    signal ap_enable_operation_192 : BOOLEAN;
    signal ap_enable_state3_pp0_iter2_stage0 : BOOLEAN;
    signal ap_predicate_op219_store_state3 : BOOLEAN;
    signal ap_enable_operation_219 : BOOLEAN;
    signal ap_predicate_op174_load_state2 : BOOLEAN;
    signal ap_enable_operation_174 : BOOLEAN;
    signal ap_predicate_op205_load_state3 : BOOLEAN;
    signal ap_enable_operation_205 : BOOLEAN;
    signal ap_predicate_op333_store_state4 : BOOLEAN;
    signal ap_enable_operation_333 : BOOLEAN;
    signal ap_enable_state4_pp0_iter3_stage0 : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal frp_pipeline_valid_U_valid_out : STD_LOGIC_VECTOR (10 downto 0);
    signal frp_pipeline_valid_U_num_valid_datasets : STD_LOGIC_VECTOR (4 downto 0);
    signal pf_imgRB_U_data_out : STD_LOGIC_VECTOR (119 downto 0);
    signal pf_imgRB_U_data_out_vld : STD_LOGIC;
    signal pf_imgRB_U_pf_ready : STD_LOGIC;
    signal pf_imgRB_U_pf_done : STD_LOGIC;
    signal ap_frp_data_next_issued_imgG : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_frp_data_issued_nxt_imgG_op175 : STD_LOGIC;
    signal ap_frp_data_req_imgG : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal ap_frp_data_req_imgG_op175 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_frp_roi_pvb_no_fwd_prs : BOOLEAN;
    signal ap_condition_frp_pvb_no_bkwd_prs : BOOLEAN;
    signal ap_condition_frp_pvb_pf_start : BOOLEAN;
    signal ap_frp_vld_in : STD_LOGIC;
    signal frp_pipeline_valid_U_exitcond : STD_LOGIC;
    signal pf_imgRB_U_data_in_vld : STD_LOGIC;
    signal pf_imgRB_U_frpsig_data_in : STD_LOGIC_VECTOR (119 downto 0);
    signal pf_all_done : STD_LOGIC := '0';
    signal ap_condition_5358 : BOOLEAN;
    signal ap_condition_1523 : BOOLEAN;
    signal ap_condition_2425 : BOOLEAN;
    signal ap_condition_2636 : BOOLEAN;
    signal ap_condition_1992 : BOOLEAN;
    signal ap_condition_2213 : BOOLEAN;
    signal ap_condition_5475 : BOOLEAN;
    signal ap_condition_5478 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component system_v_demosaic_0_0_frp_fifoout IS
    generic (
        BlockingType : INTEGER;
        PipeLatency : INTEGER;
        PipelineII : INTEGER;
        DataWidth : INTEGER;
        NumWrites : INTEGER;
        CeilLog2Stages : INTEGER;
        CeilLog2FDepth : INTEGER;
        PfAllDoneEnable : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        valid : IN STD_LOGIC_VECTOR (10 downto 0);
        data_in_vld : IN STD_LOGIC;
        data_out_vld : OUT STD_LOGIC;
        data_in_last : IN STD_LOGIC;
        pf_continue : IN STD_LOGIC;
        pf_all_done : IN STD_LOGIC;
        pf_ready : OUT STD_LOGIC;
        pf_done : OUT STD_LOGIC;
        data_out_read : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        num_valid_datasets : IN STD_LOGIC_VECTOR (4 downto 0) );
    end component;


    component system_v_demosaic_0_0_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;


    component system_v_demosaic_0_0_frp_pipeline_valid IS
    generic (
        PipelineLatency : INTEGER;
        PipelineII : INTEGER;
        CeilLog2Stages : INTEGER;
        ExitLatency : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        valid_in : IN STD_LOGIC;
        exitcond : IN STD_LOGIC;
        valid_out : OUT STD_LOGIC_VECTOR (10 downto 0);
        num_valid_datasets : OUT STD_LOGIC_VECTOR (4 downto 0) );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component system_v_demosaic_0_0_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => pf_all_done,
        ap_continue_int => ap_continue_int,
        ap_done_int => pf_all_done);

    frp_pipeline_valid_U : component system_v_demosaic_0_0_frp_pipeline_valid
    generic map (
        PipelineLatency => 11,
        PipelineII => 1,
        CeilLog2Stages => 4,
        ExitLatency => 3)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        valid_in => ap_frp_vld_in,
        exitcond => frp_pipeline_valid_U_exitcond,
        valid_out => frp_pipeline_valid_U_valid_out,
        num_valid_datasets => frp_pipeline_valid_U_num_valid_datasets);

    pf_imgRB_U : component system_v_demosaic_0_0_frp_fifoout
    generic map (
        BlockingType => 1,
        PipeLatency => 11,
        PipelineII => 1,
        DataWidth => 120,
        NumWrites => 1,
        CeilLog2Stages => 4,
        CeilLog2FDepth => 4,
        PfAllDoneEnable => 2)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => pf_imgRB_U_frpsig_data_in,
        data_out => pf_imgRB_U_data_out,
        valid => frp_pipeline_valid_U_valid_out,
        data_in_vld => pf_imgRB_U_data_in_vld,
        data_out_vld => pf_imgRB_U_data_out_vld,
        data_in_last => ap_done_int_frp,
        pf_continue => ap_const_logic_1,
        pf_all_done => pf_all_done,
        pf_ready => pf_imgRB_U_pf_ready,
        pf_done => pf_imgRB_U_pf_done,
        data_out_read => imgRB_full_n,
        ap_start => ap_const_logic_0,
        num_valid_datasets => frp_pipeline_valid_U_num_valid_datasets);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_frp_data_req_imgG_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_frp_data_req_imgG <= ap_const_lv4_0;
            else
                if ((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_0)) then 
                    ap_frp_data_req_imgG <= std_logic_vector(unsigned(ap_frp_data_req_imgG) - unsigned(ap_frp_data_next_issued_imgG));
                else 
                    ap_frp_data_req_imgG <= std_logic_vector(unsigned(std_logic_vector(unsigned(ap_frp_data_req_imgG) + unsigned(ap_frp_data_req_imgG_op175))) - unsigned(ap_frp_data_next_issued_imgG));
                end if; 
            end if;
        end if;
    end process;


    pf_all_done_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                pf_all_done <= ap_const_logic_0;
            else
                pf_all_done <= (pf_imgRB_U_pf_done);
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter2_pixBuf_66_reg_988_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then
                if ((ap_const_boolean_1 = ap_condition_5358)) then 
                    ap_phi_reg_pp0_iter2_pixBuf_66_reg_988 <= pixBuf_42_fu_2444_p1;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter2_pixBuf_66_reg_988 <= ap_phi_reg_pp0_iter1_pixBuf_66_reg_988;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_pixBuf_67_reg_979_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then
                if ((ap_const_boolean_1 = ap_condition_5358)) then 
                    ap_phi_reg_pp0_iter2_pixBuf_67_reg_979 <= imgG_dout(19 downto 10);
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter2_pixBuf_67_reg_979 <= ap_phi_reg_pp0_iter1_pixBuf_67_reg_979;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_pixBuf_68_reg_970_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then
                if ((ap_const_boolean_1 = ap_condition_5358)) then 
                    ap_phi_reg_pp0_iter2_pixBuf_68_reg_970 <= imgG_dout(29 downto 20);
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter2_pixBuf_68_reg_970 <= ap_phi_reg_pp0_iter1_pixBuf_68_reg_970;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_pixBuf_69_reg_961_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then
                if ((ap_const_boolean_1 = ap_condition_5358)) then 
                    ap_phi_reg_pp0_iter2_pixBuf_69_reg_961 <= imgG_dout(39 downto 30);
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter2_pixBuf_69_reg_961 <= ap_phi_reg_pp0_iter1_pixBuf_69_reg_961;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_pixBuf_70_reg_952_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then
                if ((ap_const_boolean_1 = ap_condition_5358)) then 
                    ap_phi_reg_pp0_iter2_pixBuf_70_reg_952 <= imgG_dout(49 downto 40);
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter2_pixBuf_70_reg_952 <= ap_phi_reg_pp0_iter1_pixBuf_70_reg_952;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_pixBuf_71_reg_943_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then
                if ((ap_const_boolean_1 = ap_condition_5358)) then 
                    ap_phi_reg_pp0_iter2_pixBuf_71_reg_943 <= imgG_dout(59 downto 50);
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter2_pixBuf_71_reg_943 <= ap_phi_reg_pp0_iter1_pixBuf_71_reg_943;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_pixBuf_72_reg_934_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then
                if ((ap_const_boolean_1 = ap_condition_5358)) then 
                    ap_phi_reg_pp0_iter2_pixBuf_72_reg_934 <= imgG_dout(69 downto 60);
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter2_pixBuf_72_reg_934 <= ap_phi_reg_pp0_iter1_pixBuf_72_reg_934;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_pixBuf_73_reg_925_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then
                if ((ap_const_boolean_1 = ap_condition_5358)) then 
                    ap_phi_reg_pp0_iter2_pixBuf_73_reg_925 <= imgG_dout(79 downto 70);
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter2_pixBuf_73_reg_925 <= ap_phi_reg_pp0_iter1_pixBuf_73_reg_925;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_pixBuf_74_reg_916_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then
                if ((ap_const_boolean_1 = ap_condition_5358)) then 
                    ap_phi_reg_pp0_iter2_pixBuf_74_reg_916 <= imgG_dout(89 downto 80);
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter2_pixBuf_74_reg_916 <= ap_phi_reg_pp0_iter1_pixBuf_74_reg_916;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_pixBuf_75_reg_907_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then
                if ((ap_const_boolean_1 = ap_condition_5358)) then 
                    ap_phi_reg_pp0_iter2_pixBuf_75_reg_907 <= imgG_dout(99 downto 90);
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter2_pixBuf_75_reg_907 <= ap_phi_reg_pp0_iter1_pixBuf_75_reg_907;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_pixBuf_76_reg_898_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then
                if ((ap_const_boolean_1 = ap_condition_5358)) then 
                    ap_phi_reg_pp0_iter2_pixBuf_76_reg_898 <= imgG_dout(109 downto 100);
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter2_pixBuf_76_reg_898 <= ap_phi_reg_pp0_iter1_pixBuf_76_reg_898;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_pixBuf_77_reg_889_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then
                if ((ap_const_boolean_1 = ap_condition_5358)) then 
                    ap_phi_reg_pp0_iter2_pixBuf_77_reg_889 <= imgG_dout(119 downto 110);
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter2_pixBuf_77_reg_889 <= ap_phi_reg_pp0_iter1_pixBuf_77_reg_889;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_pixBuf_66_reg_988_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_1523)) then 
                    ap_phi_reg_pp0_iter3_pixBuf_66_reg_988 <= pixWindow_75_fu_2567_p1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_pixBuf_66_reg_988 <= ap_phi_reg_pp0_iter2_pixBuf_66_reg_988;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_pixBuf_67_reg_979_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_1523)) then 
                    ap_phi_reg_pp0_iter3_pixBuf_67_reg_979 <= lineBuffer_i_q1(19 downto 10);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_pixBuf_67_reg_979 <= ap_phi_reg_pp0_iter2_pixBuf_67_reg_979;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_pixBuf_68_reg_970_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_1523)) then 
                    ap_phi_reg_pp0_iter3_pixBuf_68_reg_970 <= lineBuffer_i_q1(29 downto 20);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_pixBuf_68_reg_970 <= ap_phi_reg_pp0_iter2_pixBuf_68_reg_970;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_pixBuf_69_reg_961_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_1523)) then 
                    ap_phi_reg_pp0_iter3_pixBuf_69_reg_961 <= lineBuffer_i_q1(39 downto 30);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_pixBuf_69_reg_961 <= ap_phi_reg_pp0_iter2_pixBuf_69_reg_961;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_pixBuf_70_reg_952_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_1523)) then 
                    ap_phi_reg_pp0_iter3_pixBuf_70_reg_952 <= lineBuffer_i_q1(49 downto 40);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_pixBuf_70_reg_952 <= ap_phi_reg_pp0_iter2_pixBuf_70_reg_952;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_pixBuf_71_reg_943_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_1523)) then 
                    ap_phi_reg_pp0_iter3_pixBuf_71_reg_943 <= lineBuffer_i_q1(59 downto 50);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_pixBuf_71_reg_943 <= ap_phi_reg_pp0_iter2_pixBuf_71_reg_943;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_pixBuf_72_reg_934_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_1523)) then 
                    ap_phi_reg_pp0_iter3_pixBuf_72_reg_934 <= lineBuffer_i_q1(69 downto 60);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_pixBuf_72_reg_934 <= ap_phi_reg_pp0_iter2_pixBuf_72_reg_934;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_pixBuf_73_reg_925_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_1523)) then 
                    ap_phi_reg_pp0_iter3_pixBuf_73_reg_925 <= lineBuffer_i_q1(79 downto 70);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_pixBuf_73_reg_925 <= ap_phi_reg_pp0_iter2_pixBuf_73_reg_925;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_pixBuf_74_reg_916_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_1523)) then 
                    ap_phi_reg_pp0_iter3_pixBuf_74_reg_916 <= lineBuffer_i_q1(89 downto 80);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_pixBuf_74_reg_916 <= ap_phi_reg_pp0_iter2_pixBuf_74_reg_916;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_pixBuf_75_reg_907_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_1523)) then 
                    ap_phi_reg_pp0_iter3_pixBuf_75_reg_907 <= lineBuffer_i_q1(99 downto 90);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_pixBuf_75_reg_907 <= ap_phi_reg_pp0_iter2_pixBuf_75_reg_907;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_pixBuf_76_reg_898_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_1523)) then 
                    ap_phi_reg_pp0_iter3_pixBuf_76_reg_898 <= lineBuffer_i_q1(109 downto 100);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_pixBuf_76_reg_898 <= ap_phi_reg_pp0_iter2_pixBuf_76_reg_898;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_pixBuf_77_reg_889_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_1523)) then 
                    ap_phi_reg_pp0_iter3_pixBuf_77_reg_889 <= lineBuffer_i_q1(119 downto 110);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_pixBuf_77_reg_889 <= ap_phi_reg_pp0_iter2_pixBuf_77_reg_889;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_downleft_1_reg_1393_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                if (((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_downleft_1_reg_1393 <= p_0_1_0_0_0924_21698_i_fu_432;
                elsif (((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_downleft_1_reg_1393 <= select_ln710_37_fu_3180_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_downleft_1_reg_1393 <= ap_phi_reg_pp0_iter3_downleft_1_reg_1393;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_downleft_2_reg_1384_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                if (((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_downleft_2_reg_1384 <= p_0_2_0_0_0925_21701_i_fu_436;
                elsif (((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_downleft_2_reg_1384 <= select_ln710_36_fu_3173_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_downleft_2_reg_1384 <= ap_phi_reg_pp0_iter3_downleft_2_reg_1384;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_downleft_3_reg_1375_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                if (((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_downleft_3_reg_1375 <= pixWindow_18_fu_512;
                elsif (((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_downleft_3_reg_1375 <= select_ln710_35_fu_3166_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_downleft_3_reg_1375 <= ap_phi_reg_pp0_iter3_downleft_3_reg_1375;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_downleft_4_reg_1366_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                if (((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_downleft_4_reg_1366 <= pixWindow_19_fu_516;
                elsif (((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_downleft_4_reg_1366 <= select_ln710_34_fu_3159_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_downleft_4_reg_1366 <= ap_phi_reg_pp0_iter3_downleft_4_reg_1366;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_downleft_5_reg_1357_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                if (((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_downleft_5_reg_1357 <= pixWindow_20_fu_520;
                elsif (((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_downleft_5_reg_1357 <= select_ln710_33_fu_3152_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_downleft_5_reg_1357 <= ap_phi_reg_pp0_iter3_downleft_5_reg_1357;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_downleft_reg_1402_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                if (((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_downleft_reg_1402 <= p_0_0_0_0_0923_21695_i_fu_428;
                elsif (((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_downleft_reg_1402 <= select_ln710_38_fu_3187_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_downleft_reg_1402 <= ap_phi_reg_pp0_iter3_downleft_reg_1402;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_downright_11_reg_1348_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                if (((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_downright_11_reg_1348 <= pixWindow_21_fu_524;
                elsif (((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_downright_11_reg_1348 <= select_ln710_32_fu_3145_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_downright_11_reg_1348 <= ap_phi_reg_pp0_iter3_downright_11_reg_1348;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_downright_12_reg_1339_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                if (((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_downright_12_reg_1339 <= pixWindow_22_fu_528;
                elsif (((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_downright_12_reg_1339 <= select_ln710_31_fu_3138_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_downright_12_reg_1339 <= ap_phi_reg_pp0_iter3_downright_12_reg_1339;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_downright_13_reg_1330_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                if (((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_downright_13_reg_1330 <= pixWindow_23_fu_532;
                elsif (((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_downright_13_reg_1330 <= select_ln710_30_fu_3131_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_downright_13_reg_1330 <= ap_phi_reg_pp0_iter3_downright_13_reg_1330;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_downright_14_reg_1321_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                if (((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_downright_14_reg_1321 <= pixWindow_24_fu_536;
                elsif (((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_downright_14_reg_1321 <= select_ln710_29_fu_3124_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_downright_14_reg_1321 <= ap_phi_reg_pp0_iter3_downright_14_reg_1321;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_downright_15_reg_1312_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                if (((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_downright_15_reg_1312 <= pixWindow_25_fu_540;
                elsif (((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_downright_15_reg_1312 <= select_ln710_28_fu_3117_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_downright_15_reg_1312 <= ap_phi_reg_pp0_iter3_downright_15_reg_1312;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_downright_16_reg_1303_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                if (((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_downright_16_reg_1303 <= pixWindow_26_fu_544;
                elsif (((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_downright_16_reg_1303 <= select_ln710_27_fu_3110_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_downright_16_reg_1303 <= ap_phi_reg_pp0_iter3_downright_16_reg_1303;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_pix_10_reg_1501_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                if (((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_pix_10_reg_1501 <= pixBuf_5_fu_400;
                elsif (((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_pix_10_reg_1501 <= select_ln710_2_fu_2960_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_pix_10_reg_1501 <= ap_phi_reg_pp0_iter3_pix_10_reg_1501;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_pix_11_reg_1431_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                if (((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_pix_11_reg_1431 <= pixWindow_15_fu_500;
                elsif (((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_pix_11_reg_1431 <= select_ln710_9_fu_3002_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_pix_11_reg_1431 <= ap_phi_reg_pp0_iter3_pix_11_reg_1431;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_pix_12_reg_1421_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                if (((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_pix_12_reg_1421 <= pixWindow_16_fu_504;
                elsif (((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_pix_12_reg_1421 <= select_ln710_10_fu_3008_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_pix_12_reg_1421 <= ap_phi_reg_pp0_iter3_pix_12_reg_1421;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_pix_13_reg_1411_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                if (((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_pix_13_reg_1411 <= pixWindow_17_fu_508;
                elsif (((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_pix_13_reg_1411 <= select_ln710_11_fu_3014_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_pix_13_reg_1411 <= ap_phi_reg_pp0_iter3_pix_13_reg_1411;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_pix_14_reg_1461_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                if (((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_pix_14_reg_1461 <= pixWindow_12_fu_488;
                elsif (((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_pix_14_reg_1461 <= select_ln710_6_fu_2984_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_pix_14_reg_1461 <= ap_phi_reg_pp0_iter3_pix_14_reg_1461;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_pix_15_reg_1451_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                if (((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_pix_15_reg_1451 <= pixWindow_13_fu_492;
                elsif (((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_pix_15_reg_1451 <= select_ln710_7_fu_2990_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_pix_15_reg_1451 <= ap_phi_reg_pp0_iter3_pix_15_reg_1451;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_pix_16_reg_1441_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                if (((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_pix_16_reg_1441 <= pixWindow_14_fu_496;
                elsif (((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_pix_16_reg_1441 <= select_ln710_8_fu_2996_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_pix_16_reg_1441 <= ap_phi_reg_pp0_iter3_pix_16_reg_1441;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_pix_17_reg_1491_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                if (((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_pix_17_reg_1491 <= pixWindow_9_fu_476;
                elsif (((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_pix_17_reg_1491 <= select_ln710_3_fu_2966_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_pix_17_reg_1491 <= ap_phi_reg_pp0_iter3_pix_17_reg_1491;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_pix_18_reg_1481_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                if (((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_pix_18_reg_1481 <= pixWindow_10_fu_480;
                elsif (((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_pix_18_reg_1481 <= select_ln710_4_fu_2972_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_pix_18_reg_1481 <= ap_phi_reg_pp0_iter3_pix_18_reg_1481;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_pix_19_reg_1471_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                if (((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_pix_19_reg_1471 <= pixWindow_11_fu_484;
                elsif (((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_pix_19_reg_1471 <= select_ln710_5_fu_2978_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_pix_19_reg_1471 <= ap_phi_reg_pp0_iter3_pix_19_reg_1471;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_pix_9_reg_1511_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                if (((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_pix_9_reg_1511 <= pixBuf_4_fu_396;
                elsif (((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_pix_9_reg_1511 <= select_ln710_1_fu_2954_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_pix_9_reg_1511 <= ap_phi_reg_pp0_iter3_pix_9_reg_1511;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_pix_reg_1521_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                if (((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_pix_reg_1521 <= pixBuf_3_fu_392;
                elsif (((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_pix_reg_1521 <= select_ln710_fu_2948_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_pix_reg_1521 <= ap_phi_reg_pp0_iter3_pix_reg_1521;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_upleft_1_reg_1621_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                if (((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_upleft_1_reg_1621 <= p_0_1_0_0_0930_21632_i_fu_420;
                elsif (((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_upleft_1_reg_1621 <= select_ln710_22_fu_3080_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_upleft_1_reg_1621 <= ap_phi_reg_pp0_iter3_upleft_1_reg_1621;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_upleft_2_reg_1612_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                if (((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_upleft_2_reg_1612 <= p_0_2_0_0_0931_21635_i_fu_424;
                elsif (((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_upleft_2_reg_1612 <= select_ln710_21_fu_3074_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_upleft_2_reg_1612 <= ap_phi_reg_pp0_iter3_upleft_2_reg_1612;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_upleft_3_reg_1603_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                if (((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_upleft_3_reg_1603 <= pixWindow_fu_440;
                elsif (((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_upleft_3_reg_1603 <= select_ln710_20_fu_3068_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_upleft_3_reg_1603 <= ap_phi_reg_pp0_iter3_upleft_3_reg_1603;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_upleft_4_reg_1594_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                if (((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_upleft_4_reg_1594 <= pixWindow_1_fu_444;
                elsif (((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_upleft_4_reg_1594 <= select_ln710_19_fu_3062_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_upleft_4_reg_1594 <= ap_phi_reg_pp0_iter3_upleft_4_reg_1594;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_upleft_5_reg_1585_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                if (((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_upleft_5_reg_1585 <= pixWindow_2_fu_448;
                elsif (((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_upleft_5_reg_1585 <= select_ln710_18_fu_3056_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_upleft_5_reg_1585 <= ap_phi_reg_pp0_iter3_upleft_5_reg_1585;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_upleft_reg_1630_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                if (((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_upleft_reg_1630 <= p_0_0_0_0_0929_21629_i_fu_416;
                elsif (((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_upleft_reg_1630 <= select_ln710_23_fu_3086_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_upleft_reg_1630 <= ap_phi_reg_pp0_iter3_upleft_reg_1630;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_upright_11_reg_1576_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                if (((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_upright_11_reg_1576 <= pixWindow_3_fu_452;
                elsif (((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_upright_11_reg_1576 <= select_ln710_17_fu_3050_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_upright_11_reg_1576 <= ap_phi_reg_pp0_iter3_upright_11_reg_1576;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_upright_12_reg_1567_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                if (((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_upright_12_reg_1567 <= pixWindow_4_fu_456;
                elsif (((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_upright_12_reg_1567 <= select_ln710_16_fu_3044_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_upright_12_reg_1567 <= ap_phi_reg_pp0_iter3_upright_12_reg_1567;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_upright_13_reg_1558_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                if (((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_upright_13_reg_1558 <= pixWindow_5_fu_460;
                elsif (((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_upright_13_reg_1558 <= select_ln710_15_fu_3038_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_upright_13_reg_1558 <= ap_phi_reg_pp0_iter3_upright_13_reg_1558;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_upright_14_reg_1549_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                if (((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_upright_14_reg_1549 <= pixWindow_6_fu_464;
                elsif (((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_upright_14_reg_1549 <= select_ln710_14_fu_3032_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_upright_14_reg_1549 <= ap_phi_reg_pp0_iter3_upright_14_reg_1549;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_upright_15_reg_1540_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                if (((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_upright_15_reg_1540 <= pixWindow_7_fu_468;
                elsif (((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_upright_15_reg_1540 <= select_ln710_13_fu_3026_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_upright_15_reg_1540 <= ap_phi_reg_pp0_iter3_upright_15_reg_1540;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_upright_16_reg_1531_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                if (((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_upright_16_reg_1531 <= pixWindow_8_fu_472;
                elsif (((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_upright_16_reg_1531 <= select_ln710_12_fu_3020_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_upright_16_reg_1531 <= ap_phi_reg_pp0_iter3_upright_16_reg_1531;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter7_en_rgd_10_reg_1882_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_2425)) then 
                    ap_phi_reg_pp0_iter7_en_rgd_10_reg_1882 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter7_en_rgd_10_reg_1882 <= ap_phi_reg_pp0_iter6_en_rgd_10_reg_1882;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter7_en_rgd_11_reg_1855_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_2425)) then 
                    ap_phi_reg_pp0_iter7_en_rgd_11_reg_1855 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter7_en_rgd_11_reg_1855 <= ap_phi_reg_pp0_iter6_en_rgd_11_reg_1855;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter7_en_rgd_12_reg_2044_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_2636)) then 
                    ap_phi_reg_pp0_iter7_en_rgd_12_reg_2044 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter7_en_rgd_12_reg_2044 <= ap_phi_reg_pp0_iter6_en_rgd_12_reg_2044;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter7_en_rgd_13_reg_2017_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_2636)) then 
                    ap_phi_reg_pp0_iter7_en_rgd_13_reg_2017 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter7_en_rgd_13_reg_2017 <= ap_phi_reg_pp0_iter6_en_rgd_13_reg_2017;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter7_en_rgd_14_reg_1990_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_2636)) then 
                    ap_phi_reg_pp0_iter7_en_rgd_14_reg_1990 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter7_en_rgd_14_reg_1990 <= ap_phi_reg_pp0_iter6_en_rgd_14_reg_1990;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter7_en_rgd_15_reg_1963_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_2636)) then 
                    ap_phi_reg_pp0_iter7_en_rgd_15_reg_1963 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter7_en_rgd_15_reg_1963 <= ap_phi_reg_pp0_iter6_en_rgd_15_reg_1963;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter7_en_rgd_1_reg_1693_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_1992)) then 
                    ap_phi_reg_pp0_iter7_en_rgd_1_reg_1693 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter7_en_rgd_1_reg_1693 <= ap_phi_reg_pp0_iter6_en_rgd_1_reg_1693;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter7_en_rgd_2_reg_1666_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_1992)) then 
                    ap_phi_reg_pp0_iter7_en_rgd_2_reg_1666 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter7_en_rgd_2_reg_1666 <= ap_phi_reg_pp0_iter6_en_rgd_2_reg_1666;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter7_en_rgd_3_reg_1639_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_1992)) then 
                    ap_phi_reg_pp0_iter7_en_rgd_3_reg_1639 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter7_en_rgd_3_reg_1639 <= ap_phi_reg_pp0_iter6_en_rgd_3_reg_1639;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter7_en_rgd_4_reg_1828_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_2213)) then 
                    ap_phi_reg_pp0_iter7_en_rgd_4_reg_1828 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter7_en_rgd_4_reg_1828 <= ap_phi_reg_pp0_iter6_en_rgd_4_reg_1828;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter7_en_rgd_5_reg_1801_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_2213)) then 
                    ap_phi_reg_pp0_iter7_en_rgd_5_reg_1801 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter7_en_rgd_5_reg_1801 <= ap_phi_reg_pp0_iter6_en_rgd_5_reg_1801;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter7_en_rgd_6_reg_1774_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_2213)) then 
                    ap_phi_reg_pp0_iter7_en_rgd_6_reg_1774 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter7_en_rgd_6_reg_1774 <= ap_phi_reg_pp0_iter6_en_rgd_6_reg_1774;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter7_en_rgd_7_reg_1747_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_2213)) then 
                    ap_phi_reg_pp0_iter7_en_rgd_7_reg_1747 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter7_en_rgd_7_reg_1747 <= ap_phi_reg_pp0_iter6_en_rgd_7_reg_1747;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter7_en_rgd_8_reg_1936_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_2425)) then 
                    ap_phi_reg_pp0_iter7_en_rgd_8_reg_1936 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter7_en_rgd_8_reg_1936 <= ap_phi_reg_pp0_iter6_en_rgd_8_reg_1936;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter7_en_rgd_9_reg_1909_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_2425)) then 
                    ap_phi_reg_pp0_iter7_en_rgd_9_reg_1909 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter7_en_rgd_9_reg_1909 <= ap_phi_reg_pp0_iter6_en_rgd_9_reg_1909;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter7_en_rgd_reg_1720_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_1992)) then 
                    ap_phi_reg_pp0_iter7_en_rgd_reg_1720 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter7_en_rgd_reg_1720 <= ap_phi_reg_pp0_iter6_en_rgd_reg_1720;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter9_b_10_reg_2134_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then
                if (((icmp_ln633_reg_6622_pp0_iter7_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter9_b_10_reg_2134 <= zext_ln765_3_fu_5441_p1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter9_b_10_reg_2134 <= ap_phi_reg_pp0_iter8_b_10_reg_2134;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter9_b_1_reg_2080_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then
                if (((icmp_ln633_reg_6622_pp0_iter7_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter9_b_1_reg_2080 <= zext_ln765_fu_5231_p1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter9_b_1_reg_2080 <= ap_phi_reg_pp0_iter8_b_1_reg_2080;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter9_b_4_reg_2098_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then
                if (((icmp_ln633_reg_6622_pp0_iter7_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter9_b_4_reg_2098 <= zext_ln765_1_fu_5301_p1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter9_b_4_reg_2098 <= ap_phi_reg_pp0_iter8_b_4_reg_2098;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter9_b_7_reg_2116_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then
                if (((icmp_ln633_reg_6622_pp0_iter7_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter9_b_7_reg_2116 <= zext_ln765_2_fu_5371_p1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter9_b_7_reg_2116 <= ap_phi_reg_pp0_iter8_b_7_reg_2116;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter9_r_10_reg_2125_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then
                if (((icmp_ln633_reg_6622_pp0_iter7_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter9_r_10_reg_2125 <= zext_ln763_3_fu_5437_p1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter9_r_10_reg_2125 <= ap_phi_reg_pp0_iter8_r_10_reg_2125;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter9_r_1_reg_2071_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then
                if (((icmp_ln633_reg_6622_pp0_iter7_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter9_r_1_reg_2071 <= zext_ln763_fu_5227_p1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter9_r_1_reg_2071 <= ap_phi_reg_pp0_iter8_r_1_reg_2071;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter9_r_4_reg_2089_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then
                if (((icmp_ln633_reg_6622_pp0_iter7_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter9_r_4_reg_2089 <= zext_ln763_1_fu_5297_p1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter9_r_4_reg_2089 <= ap_phi_reg_pp0_iter8_r_4_reg_2089;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter9_r_7_reg_2107_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then
                if (((icmp_ln633_reg_6622_pp0_iter7_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter9_r_7_reg_2107 <= zext_ln763_2_fu_5367_p1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter9_r_7_reg_2107 <= ap_phi_reg_pp0_iter8_r_7_reg_2107;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0_0_0923_21695_i_fu_428_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    p_0_0_0_0_0923_21695_i_fu_428 <= p_0_0_0_0_0923_21693_lcssa1767_i;
                elsif (((icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    p_0_0_0_0_0923_21695_i_fu_428 <= ap_phi_mux_downright_phi_fu_1270_p4;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0_0_0929_21629_i_fu_416_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    p_0_0_0_0_0929_21629_i_fu_416 <= p_0_0_0_0_0929_21627_lcssa1755_i;
                elsif (((icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    p_0_0_0_0_0929_21629_i_fu_416 <= ap_phi_mux_upright_phi_fu_1297_p4;
                end if;
            end if; 
        end if;
    end process;

    p_0_1_0_0_0924_21698_i_fu_432_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    p_0_1_0_0_0924_21698_i_fu_432 <= p_0_1_0_0_0924_21696_lcssa1769_i;
                elsif (((icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    p_0_1_0_0_0924_21698_i_fu_432 <= ap_phi_mux_downright_6_phi_fu_1261_p4;
                end if;
            end if; 
        end if;
    end process;

    p_0_1_0_0_0930_21632_i_fu_420_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    p_0_1_0_0_0930_21632_i_fu_420 <= p_0_1_0_0_0930_21630_lcssa1757_i;
                elsif (((icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    p_0_1_0_0_0930_21632_i_fu_420 <= ap_phi_mux_upright_6_phi_fu_1288_p4;
                end if;
            end if; 
        end if;
    end process;

    p_0_2_0_0_0925_21701_i_fu_436_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    p_0_2_0_0_0925_21701_i_fu_436 <= p_0_2_0_0_0925_21699_lcssa1771_i;
                elsif (((icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    p_0_2_0_0_0925_21701_i_fu_436 <= ap_phi_mux_downright_7_phi_fu_1252_p4;
                end if;
            end if; 
        end if;
    end process;

    p_0_2_0_0_0931_21635_i_fu_424_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    p_0_2_0_0_0931_21635_i_fu_424 <= p_0_2_0_0_0931_21633_lcssa1759_i;
                elsif (((icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    p_0_2_0_0_0931_21635_i_fu_424 <= ap_phi_mux_upright_7_phi_fu_1279_p4;
                end if;
            end if; 
        end if;
    end process;

    pixBuf_1_fu_384_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    pixBuf_1_fu_384 <= pixWindow_151_i;
                elsif ((ap_const_boolean_1 = ap_condition_5475)) then 
                    pixBuf_1_fu_384 <= ap_phi_reg_pp0_iter3_pixBuf_76_reg_898;
                end if;
            end if; 
        end if;
    end process;

    pixBuf_2_fu_388_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    pixBuf_2_fu_388 <= pixWindow_152_i;
                elsif ((ap_const_boolean_1 = ap_condition_5475)) then 
                    pixBuf_2_fu_388 <= ap_phi_reg_pp0_iter3_pixBuf_77_reg_889;
                end if;
            end if; 
        end if;
    end process;

    pixBuf_3_fu_392_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    pixBuf_3_fu_392 <= pixWindow_147_i;
                elsif ((ap_const_boolean_1 = ap_condition_5475)) then 
                    pixBuf_3_fu_392 <= pixWindow_84_reg_6867;
                end if;
            end if; 
        end if;
    end process;

    pixBuf_4_fu_396_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    pixBuf_4_fu_396 <= pixWindow_148_i;
                elsif ((ap_const_boolean_1 = ap_condition_5475)) then 
                    pixBuf_4_fu_396 <= pixWindow_85_reg_6874;
                end if;
            end if; 
        end if;
    end process;

    pixBuf_5_fu_400_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    pixBuf_5_fu_400 <= pixWindow_149_i;
                elsif ((ap_const_boolean_1 = ap_condition_5475)) then 
                    pixBuf_5_fu_400 <= pixWindow_86_reg_6881;
                end if;
            end if; 
        end if;
    end process;

    pixBuf_6_fu_404_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    pixBuf_6_fu_404 <= pixWindow_144_i;
                elsif ((ap_const_boolean_1 = ap_condition_5478)) then 
                    pixBuf_6_fu_404 <= lineBuffer_1_i_q1(99 downto 90);
                end if;
            end if; 
        end if;
    end process;

    pixBuf_7_fu_408_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    pixBuf_7_fu_408 <= pixWindow_145_i;
                elsif ((ap_const_boolean_1 = ap_condition_5478)) then 
                    pixBuf_7_fu_408 <= lineBuffer_1_i_q1(109 downto 100);
                end if;
            end if; 
        end if;
    end process;

    pixBuf_8_fu_412_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    pixBuf_8_fu_412 <= pixWindow_146_i;
                elsif ((ap_const_boolean_1 = ap_condition_5478)) then 
                    pixBuf_8_fu_412 <= lineBuffer_1_i_q1(119 downto 110);
                end if;
            end if; 
        end if;
    end process;

    pixBuf_fu_380_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    pixBuf_fu_380 <= pixWindow_150_i;
                elsif ((ap_const_boolean_1 = ap_condition_5475)) then 
                    pixBuf_fu_380 <= ap_phi_reg_pp0_iter3_pixBuf_75_reg_907;
                end if;
            end if; 
        end if;
    end process;

    pixWindow_10_fu_480_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    pixWindow_10_fu_480 <= pixWindow_13_i;
                elsif (((icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    pixWindow_10_fu_480 <= ap_phi_mux_pixWindow_109_phi_fu_1153_p4;
                end if;
            end if; 
        end if;
    end process;

    pixWindow_11_fu_484_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    pixWindow_11_fu_484 <= pixWindow_14_i;
                elsif (((icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    pixWindow_11_fu_484 <= ap_phi_mux_pixWindow_110_phi_fu_1144_p4;
                end if;
            end if; 
        end if;
    end process;

    pixWindow_12_fu_488_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    pixWindow_12_fu_488 <= pixWindow_15_i;
                elsif (((icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    pixWindow_12_fu_488 <= ap_phi_mux_pixWindow_111_phi_fu_1135_p4;
                end if;
            end if; 
        end if;
    end process;

    pixWindow_13_fu_492_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    pixWindow_13_fu_492 <= pixWindow_16_i;
                elsif (((icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    pixWindow_13_fu_492 <= ap_phi_mux_pixWindow_112_phi_fu_1126_p4;
                end if;
            end if; 
        end if;
    end process;

    pixWindow_14_fu_496_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    pixWindow_14_fu_496 <= pixWindow_17_i;
                elsif (((icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    pixWindow_14_fu_496 <= ap_phi_mux_pixWindow_113_phi_fu_1117_p4;
                end if;
            end if; 
        end if;
    end process;

    pixWindow_15_fu_500_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    pixWindow_15_fu_500 <= pixWindow_18_i;
                elsif (((icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    pixWindow_15_fu_500 <= ap_phi_mux_pixWindow_114_phi_fu_1108_p4;
                end if;
            end if; 
        end if;
    end process;

    pixWindow_16_fu_504_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    pixWindow_16_fu_504 <= pixWindow_19_i;
                elsif (((icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    pixWindow_16_fu_504 <= ap_phi_mux_pixWindow_115_phi_fu_1099_p4;
                end if;
            end if; 
        end if;
    end process;

    pixWindow_17_fu_508_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    pixWindow_17_fu_508 <= pixWindow_20_i;
                elsif (((icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    pixWindow_17_fu_508 <= ap_phi_mux_pixWindow_116_phi_fu_1090_p4;
                end if;
            end if; 
        end if;
    end process;

    pixWindow_18_fu_512_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    pixWindow_18_fu_512 <= pixWindow_24_i;
                elsif (((icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    pixWindow_18_fu_512 <= ap_phi_mux_pixWindow_129_phi_fu_1080_p4;
                end if;
            end if; 
        end if;
    end process;

    pixWindow_19_fu_516_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    pixWindow_19_fu_516 <= pixWindow_25_i;
                elsif (((icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    pixWindow_19_fu_516 <= ap_phi_mux_pixWindow_130_phi_fu_1070_p4;
                end if;
            end if; 
        end if;
    end process;

    pixWindow_1_fu_444_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    pixWindow_1_fu_444 <= pixWindow_1_i;
                elsif (((icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    pixWindow_1_fu_444 <= ap_phi_mux_pixWindow_127_phi_fu_1234_p4;
                end if;
            end if; 
        end if;
    end process;

    pixWindow_20_fu_520_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    pixWindow_20_fu_520 <= pixWindow_26_i;
                elsif (((icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    pixWindow_20_fu_520 <= ap_phi_mux_pixWindow_131_phi_fu_1060_p4;
                end if;
            end if; 
        end if;
    end process;

    pixWindow_21_fu_524_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    pixWindow_21_fu_524 <= pixWindow_27_i;
                elsif (((icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    pixWindow_21_fu_524 <= ap_phi_mux_pixWindow_120_phi_fu_1050_p4;
                end if;
            end if; 
        end if;
    end process;

    pixWindow_22_fu_528_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    pixWindow_22_fu_528 <= pixWindow_28_i;
                elsif (((icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    pixWindow_22_fu_528 <= ap_phi_mux_pixWindow_121_phi_fu_1040_p4;
                end if;
            end if; 
        end if;
    end process;

    pixWindow_23_fu_532_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    pixWindow_23_fu_532 <= pixWindow_29_i;
                elsif (((icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    pixWindow_23_fu_532 <= ap_phi_mux_pixWindow_122_phi_fu_1030_p4;
                end if;
            end if; 
        end if;
    end process;

    pixWindow_24_fu_536_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    pixWindow_24_fu_536 <= pixWindow_30_i;
                elsif (((icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    pixWindow_24_fu_536 <= ap_phi_mux_pixWindow_123_phi_fu_1020_p4;
                end if;
            end if; 
        end if;
    end process;

    pixWindow_25_fu_540_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    pixWindow_25_fu_540 <= pixWindow_31_i;
                elsif (((icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    pixWindow_25_fu_540 <= ap_phi_mux_pixWindow_124_phi_fu_1010_p4;
                end if;
            end if; 
        end if;
    end process;

    pixWindow_26_fu_544_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    pixWindow_26_fu_544 <= pixWindow_32_i;
                elsif (((icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    pixWindow_26_fu_544 <= ap_phi_mux_pixWindow_125_phi_fu_1000_p4;
                end if;
            end if; 
        end if;
    end process;

    pixWindow_2_fu_448_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    pixWindow_2_fu_448 <= pixWindow_2_i;
                elsif (((icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    pixWindow_2_fu_448 <= ap_phi_mux_pixWindow_128_phi_fu_1225_p4;
                end if;
            end if; 
        end if;
    end process;

    pixWindow_3_fu_452_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    pixWindow_3_fu_452 <= pixWindow_3_i;
                elsif (((icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    pixWindow_3_fu_452 <= ap_phi_mux_pixWindow_102_phi_fu_1216_p4;
                end if;
            end if; 
        end if;
    end process;

    pixWindow_4_fu_456_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    pixWindow_4_fu_456 <= pixWindow_4_i;
                elsif (((icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    pixWindow_4_fu_456 <= ap_phi_mux_pixWindow_103_phi_fu_1207_p4;
                end if;
            end if; 
        end if;
    end process;

    pixWindow_5_fu_460_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    pixWindow_5_fu_460 <= pixWindow_5_i;
                elsif (((icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    pixWindow_5_fu_460 <= ap_phi_mux_pixWindow_104_phi_fu_1198_p4;
                end if;
            end if; 
        end if;
    end process;

    pixWindow_6_fu_464_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    pixWindow_6_fu_464 <= pixWindow_6_i;
                elsif (((icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    pixWindow_6_fu_464 <= ap_phi_mux_pixWindow_105_phi_fu_1189_p4;
                end if;
            end if; 
        end if;
    end process;

    pixWindow_7_fu_468_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    pixWindow_7_fu_468 <= pixWindow_7_i;
                elsif (((icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    pixWindow_7_fu_468 <= ap_phi_mux_pixWindow_106_phi_fu_1180_p4;
                end if;
            end if; 
        end if;
    end process;

    pixWindow_8_fu_472_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    pixWindow_8_fu_472 <= pixWindow_8_i;
                elsif (((icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    pixWindow_8_fu_472 <= ap_phi_mux_pixWindow_107_phi_fu_1171_p4;
                end if;
            end if; 
        end if;
    end process;

    pixWindow_9_fu_476_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    pixWindow_9_fu_476 <= pixWindow_12_i;
                elsif (((icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    pixWindow_9_fu_476 <= ap_phi_mux_pixWindow_108_phi_fu_1162_p4;
                end if;
            end if; 
        end if;
    end process;

    pixWindow_fu_440_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    pixWindow_fu_440 <= pixWindow_i;
                elsif (((icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    pixWindow_fu_440 <= ap_phi_mux_pixWindow_126_phi_fu_1243_p4;
                end if;
            end if; 
        end if;
    end process;

    x_fu_372_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1) and ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_fu_2369_p2 = ap_const_lv1_0)))) then 
                x_fu_372 <= x_5_fu_2423_p2;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                x_fu_372 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;

    z_fu_376_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1) and ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_fu_2369_p2 = ap_const_lv1_0)))) then 
                z_fu_376 <= add_ln638_fu_2375_p2;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                z_fu_376 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                CH_1_reg_7710 <= CH_1_fu_5305_p3;
                CH_2_reg_7731 <= CH_2_fu_5375_p3;
                CH_3_reg_7752 <= CH_3_fu_5445_p3;
                CH_reg_7689 <= CH_fu_5235_p3;
                CV_1_reg_7715 <= CV_1_fu_5361_p2;
                CV_2_reg_7736 <= CV_2_fu_5431_p2;
                CV_3_reg_7757 <= CV_3_fu_5501_p2;
                CV_reg_7694 <= CV_fu_5291_p2;
                add_ln820_1_reg_7651 <= add_ln820_1_fu_4939_p2;
                add_ln820_3_reg_7658 <= add_ln820_3_fu_5033_p2;
                add_ln820_5_reg_7665 <= add_ln820_5_fu_5127_p2;
                add_ln820_7_reg_7672 <= add_ln820_7_fu_5221_p2;
                agdiff_10_reg_7509 <= agdiff_10_fu_4126_p3;
                agdiff_11_reg_7516 <= agdiff_11_fu_4157_p3;
                agdiff_12_reg_7533 <= agdiff_12_fu_4231_p3;
                agdiff_13_reg_7540 <= agdiff_13_fu_4267_p3;
                agdiff_14_reg_7547 <= agdiff_14_fu_4298_p3;
                agdiff_15_reg_7554 <= agdiff_15_fu_4329_p3;
                agdiff_1_reg_7406 <= agdiff_1_fu_3663_p3;
                agdiff_2_reg_7413 <= agdiff_2_fu_3699_p3;
                agdiff_3_reg_7420 <= agdiff_3_fu_3735_p3;
                agdiff_4_reg_7447 <= agdiff_4_fu_3843_p3;
                agdiff_5_reg_7454 <= agdiff_5_fu_3879_p3;
                agdiff_6_reg_7461 <= agdiff_6_fu_3915_p3;
                agdiff_7_reg_7468 <= agdiff_7_fu_3951_p3;
                agdiff_8_reg_7495 <= agdiff_8_fu_4059_p3;
                agdiff_9_reg_7502 <= agdiff_9_fu_4095_p3;
                agdiff_reg_7399 <= agdiff_fu_3627_p3;
                and_ln833_reg_6681_pp0_iter2_reg <= and_ln833_reg_6681_pp0_iter1_reg;
                and_ln833_reg_6681_pp0_iter3_reg <= and_ln833_reg_6681_pp0_iter2_reg;
                and_ln833_reg_6681_pp0_iter4_reg <= and_ln833_reg_6681_pp0_iter3_reg;
                and_ln833_reg_6681_pp0_iter5_reg <= and_ln833_reg_6681_pp0_iter4_reg;
                and_ln833_reg_6681_pp0_iter6_reg <= and_ln833_reg_6681_pp0_iter5_reg;
                and_ln833_reg_6681_pp0_iter7_reg <= and_ln833_reg_6681_pp0_iter6_reg;
                and_ln833_reg_6681_pp0_iter8_reg <= and_ln833_reg_6681_pp0_iter7_reg;
                and_ln833_reg_6681_pp0_iter9_reg <= and_ln833_reg_6681_pp0_iter8_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
                cmp161_i_reg_6635_pp0_iter2_reg <= cmp161_i_reg_6635_pp0_iter1_reg;
                enable_12_reg_7587 <= enable_12_fu_4523_p3;
                enable_15_reg_7639 <= enable_15_fu_4772_p3;
                enable_20_reg_7603 <= enable_20_fu_4607_p3;
                enable_23_reg_7643 <= enable_23_fu_4808_p3;
                enable_28_reg_7619 <= enable_28_fu_4691_p3;
                enable_31_reg_7647 <= enable_31_fu_4844_p3;
                enable_4_reg_7571 <= enable_4_fu_4439_p3;
                enable_7_reg_7635 <= enable_7_fu_4736_p3;
                icmp_ln633_reg_6622_pp0_iter2_reg <= icmp_ln633_reg_6622_pp0_iter1_reg;
                icmp_ln633_reg_6622_pp0_iter3_reg <= icmp_ln633_reg_6622_pp0_iter2_reg;
                icmp_ln633_reg_6622_pp0_iter4_reg <= icmp_ln633_reg_6622_pp0_iter3_reg;
                icmp_ln633_reg_6622_pp0_iter5_reg <= icmp_ln633_reg_6622_pp0_iter4_reg;
                icmp_ln633_reg_6622_pp0_iter6_reg <= icmp_ln633_reg_6622_pp0_iter5_reg;
                icmp_ln633_reg_6622_pp0_iter7_reg <= icmp_ln633_reg_6622_pp0_iter6_reg;
                icmp_ln633_reg_6622_pp0_iter8_reg <= icmp_ln633_reg_6622_pp0_iter7_reg;
                icmp_ln643_reg_6631_pp0_iter2_reg <= icmp_ln643_reg_6631_pp0_iter1_reg;
                icmp_ln799_1_reg_7593 <= icmp_ln799_1_fu_4531_p2;
                icmp_ln799_2_reg_7609 <= icmp_ln799_2_fu_4615_p2;
                icmp_ln799_3_reg_7625 <= icmp_ln799_3_fu_4699_p2;
                icmp_ln799_reg_7577 <= icmp_ln799_fu_4447_p2;
                icmp_ln800_1_reg_7598 <= icmp_ln800_1_fu_4535_p2;
                icmp_ln800_2_reg_7614 <= icmp_ln800_2_fu_4619_p2;
                icmp_ln800_3_reg_7630 <= icmp_ln800_3_fu_4703_p2;
                icmp_ln800_reg_7582 <= icmp_ln800_fu_4451_p2;
                lineBuffer_1_i_addr_reg_6691_pp0_iter2_reg <= lineBuffer_1_i_addr_reg_6691;
                p_0_0_0_0_0923_21695_i_load_reg_6999_pp0_iter4_reg <= p_0_0_0_0_0923_21695_i_load_reg_6999;
                p_0_0_0_0_0923_21695_i_load_reg_6999_pp0_iter5_reg <= p_0_0_0_0_0923_21695_i_load_reg_6999_pp0_iter4_reg;
                p_0_0_0_0_0923_21695_i_load_reg_6999_pp0_iter6_reg <= p_0_0_0_0_0923_21695_i_load_reg_6999_pp0_iter5_reg;
                p_0_0_0_0_0923_21695_i_load_reg_6999_pp0_iter7_reg <= p_0_0_0_0_0923_21695_i_load_reg_6999_pp0_iter6_reg;
                p_0_0_0_0_0923_21695_i_load_reg_6999_pp0_iter8_reg <= p_0_0_0_0_0923_21695_i_load_reg_6999_pp0_iter7_reg;
                p_0_0_0_0_0929_21629_i_load_reg_6981_pp0_iter4_reg <= p_0_0_0_0_0929_21629_i_load_reg_6981;
                p_0_0_0_0_0929_21629_i_load_reg_6981_pp0_iter5_reg <= p_0_0_0_0_0929_21629_i_load_reg_6981_pp0_iter4_reg;
                p_0_0_0_0_0929_21629_i_load_reg_6981_pp0_iter6_reg <= p_0_0_0_0_0929_21629_i_load_reg_6981_pp0_iter5_reg;
                p_0_0_0_0_0929_21629_i_load_reg_6981_pp0_iter7_reg <= p_0_0_0_0_0929_21629_i_load_reg_6981_pp0_iter6_reg;
                p_0_0_0_0_0929_21629_i_load_reg_6981_pp0_iter8_reg <= p_0_0_0_0_0929_21629_i_load_reg_6981_pp0_iter7_reg;
                p_0_1_0_0_0924_21698_i_load_reg_7005_pp0_iter4_reg <= p_0_1_0_0_0924_21698_i_load_reg_7005;
                p_0_1_0_0_0924_21698_i_load_reg_7005_pp0_iter5_reg <= p_0_1_0_0_0924_21698_i_load_reg_7005_pp0_iter4_reg;
                p_0_1_0_0_0924_21698_i_load_reg_7005_pp0_iter6_reg <= p_0_1_0_0_0924_21698_i_load_reg_7005_pp0_iter5_reg;
                p_0_1_0_0_0924_21698_i_load_reg_7005_pp0_iter7_reg <= p_0_1_0_0_0924_21698_i_load_reg_7005_pp0_iter6_reg;
                p_0_1_0_0_0924_21698_i_load_reg_7005_pp0_iter8_reg <= p_0_1_0_0_0924_21698_i_load_reg_7005_pp0_iter7_reg;
                p_0_1_0_0_0930_21632_i_load_reg_6987_pp0_iter4_reg <= p_0_1_0_0_0930_21632_i_load_reg_6987;
                p_0_1_0_0_0930_21632_i_load_reg_6987_pp0_iter5_reg <= p_0_1_0_0_0930_21632_i_load_reg_6987_pp0_iter4_reg;
                p_0_1_0_0_0930_21632_i_load_reg_6987_pp0_iter6_reg <= p_0_1_0_0_0930_21632_i_load_reg_6987_pp0_iter5_reg;
                p_0_1_0_0_0930_21632_i_load_reg_6987_pp0_iter7_reg <= p_0_1_0_0_0930_21632_i_load_reg_6987_pp0_iter6_reg;
                p_0_1_0_0_0930_21632_i_load_reg_6987_pp0_iter8_reg <= p_0_1_0_0_0930_21632_i_load_reg_6987_pp0_iter7_reg;
                p_0_2_0_0_0925_21701_i_load_reg_7011_pp0_iter4_reg <= p_0_2_0_0_0925_21701_i_load_reg_7011;
                p_0_2_0_0_0925_21701_i_load_reg_7011_pp0_iter5_reg <= p_0_2_0_0_0925_21701_i_load_reg_7011_pp0_iter4_reg;
                p_0_2_0_0_0925_21701_i_load_reg_7011_pp0_iter6_reg <= p_0_2_0_0_0925_21701_i_load_reg_7011_pp0_iter5_reg;
                p_0_2_0_0_0925_21701_i_load_reg_7011_pp0_iter7_reg <= p_0_2_0_0_0925_21701_i_load_reg_7011_pp0_iter6_reg;
                p_0_2_0_0_0925_21701_i_load_reg_7011_pp0_iter8_reg <= p_0_2_0_0_0925_21701_i_load_reg_7011_pp0_iter7_reg;
                p_0_2_0_0_0931_21635_i_load_reg_6993_pp0_iter4_reg <= p_0_2_0_0_0931_21635_i_load_reg_6993;
                p_0_2_0_0_0931_21635_i_load_reg_6993_pp0_iter5_reg <= p_0_2_0_0_0931_21635_i_load_reg_6993_pp0_iter4_reg;
                p_0_2_0_0_0931_21635_i_load_reg_6993_pp0_iter6_reg <= p_0_2_0_0_0931_21635_i_load_reg_6993_pp0_iter5_reg;
                p_0_2_0_0_0931_21635_i_load_reg_6993_pp0_iter7_reg <= p_0_2_0_0_0931_21635_i_load_reg_6993_pp0_iter6_reg;
                p_0_2_0_0_0931_21635_i_load_reg_6993_pp0_iter8_reg <= p_0_2_0_0_0931_21635_i_load_reg_6993_pp0_iter7_reg;
                pixWindow_132_reg_6762_pp0_iter3_reg <= pixWindow_132_reg_6762;
                pixWindow_132_reg_6762_pp0_iter4_reg <= pixWindow_132_reg_6762_pp0_iter3_reg;
                pixWindow_132_reg_6762_pp0_iter5_reg <= pixWindow_132_reg_6762_pp0_iter4_reg;
                pixWindow_132_reg_6762_pp0_iter6_reg <= pixWindow_132_reg_6762_pp0_iter5_reg;
                pixWindow_132_reg_6762_pp0_iter7_reg <= pixWindow_132_reg_6762_pp0_iter6_reg;
                pixWindow_132_reg_6762_pp0_iter8_reg <= pixWindow_132_reg_6762_pp0_iter7_reg;
                pixWindow_133_reg_6772_pp0_iter3_reg <= pixWindow_133_reg_6772;
                pixWindow_133_reg_6772_pp0_iter4_reg <= pixWindow_133_reg_6772_pp0_iter3_reg;
                pixWindow_133_reg_6772_pp0_iter5_reg <= pixWindow_133_reg_6772_pp0_iter4_reg;
                pixWindow_133_reg_6772_pp0_iter6_reg <= pixWindow_133_reg_6772_pp0_iter5_reg;
                pixWindow_133_reg_6772_pp0_iter7_reg <= pixWindow_133_reg_6772_pp0_iter6_reg;
                pixWindow_133_reg_6772_pp0_iter8_reg <= pixWindow_133_reg_6772_pp0_iter7_reg;
                pixWindow_134_reg_6782_pp0_iter3_reg <= pixWindow_134_reg_6782;
                pixWindow_134_reg_6782_pp0_iter4_reg <= pixWindow_134_reg_6782_pp0_iter3_reg;
                pixWindow_134_reg_6782_pp0_iter5_reg <= pixWindow_134_reg_6782_pp0_iter4_reg;
                pixWindow_134_reg_6782_pp0_iter6_reg <= pixWindow_134_reg_6782_pp0_iter5_reg;
                pixWindow_134_reg_6782_pp0_iter7_reg <= pixWindow_134_reg_6782_pp0_iter6_reg;
                pixWindow_134_reg_6782_pp0_iter8_reg <= pixWindow_134_reg_6782_pp0_iter7_reg;
                pixWindow_135_reg_6963_pp0_iter4_reg <= pixWindow_135_reg_6963;
                pixWindow_135_reg_6963_pp0_iter5_reg <= pixWindow_135_reg_6963_pp0_iter4_reg;
                pixWindow_135_reg_6963_pp0_iter6_reg <= pixWindow_135_reg_6963_pp0_iter5_reg;
                pixWindow_135_reg_6963_pp0_iter7_reg <= pixWindow_135_reg_6963_pp0_iter6_reg;
                pixWindow_135_reg_6963_pp0_iter8_reg <= pixWindow_135_reg_6963_pp0_iter7_reg;
                pixWindow_136_reg_6969_pp0_iter4_reg <= pixWindow_136_reg_6969;
                pixWindow_136_reg_6969_pp0_iter5_reg <= pixWindow_136_reg_6969_pp0_iter4_reg;
                pixWindow_136_reg_6969_pp0_iter6_reg <= pixWindow_136_reg_6969_pp0_iter5_reg;
                pixWindow_136_reg_6969_pp0_iter7_reg <= pixWindow_136_reg_6969_pp0_iter6_reg;
                pixWindow_136_reg_6969_pp0_iter8_reg <= pixWindow_136_reg_6969_pp0_iter7_reg;
                pixWindow_137_reg_6975_pp0_iter4_reg <= pixWindow_137_reg_6975;
                pixWindow_137_reg_6975_pp0_iter5_reg <= pixWindow_137_reg_6975_pp0_iter4_reg;
                pixWindow_137_reg_6975_pp0_iter6_reg <= pixWindow_137_reg_6975_pp0_iter5_reg;
                pixWindow_137_reg_6975_pp0_iter7_reg <= pixWindow_137_reg_6975_pp0_iter6_reg;
                pixWindow_137_reg_6975_pp0_iter8_reg <= pixWindow_137_reg_6975_pp0_iter7_reg;
                pixWindow_138_reg_6948_pp0_iter4_reg <= pixWindow_138_reg_6948;
                pixWindow_138_reg_6948_pp0_iter5_reg <= pixWindow_138_reg_6948_pp0_iter4_reg;
                pixWindow_138_reg_6948_pp0_iter6_reg <= pixWindow_138_reg_6948_pp0_iter5_reg;
                pixWindow_138_reg_6948_pp0_iter7_reg <= pixWindow_138_reg_6948_pp0_iter6_reg;
                pixWindow_138_reg_6948_pp0_iter8_reg <= pixWindow_138_reg_6948_pp0_iter7_reg;
                pixWindow_139_reg_6953_pp0_iter4_reg <= pixWindow_139_reg_6953;
                pixWindow_139_reg_6953_pp0_iter5_reg <= pixWindow_139_reg_6953_pp0_iter4_reg;
                pixWindow_139_reg_6953_pp0_iter6_reg <= pixWindow_139_reg_6953_pp0_iter5_reg;
                pixWindow_139_reg_6953_pp0_iter7_reg <= pixWindow_139_reg_6953_pp0_iter6_reg;
                pixWindow_139_reg_6953_pp0_iter8_reg <= pixWindow_139_reg_6953_pp0_iter7_reg;
                pixWindow_140_reg_6958_pp0_iter4_reg <= pixWindow_140_reg_6958;
                pixWindow_140_reg_6958_pp0_iter5_reg <= pixWindow_140_reg_6958_pp0_iter4_reg;
                pixWindow_140_reg_6958_pp0_iter6_reg <= pixWindow_140_reg_6958_pp0_iter5_reg;
                pixWindow_140_reg_6958_pp0_iter7_reg <= pixWindow_140_reg_6958_pp0_iter6_reg;
                pixWindow_140_reg_6958_pp0_iter8_reg <= pixWindow_140_reg_6958_pp0_iter7_reg;
                pixWindow_27_reg_7017_pp0_iter4_reg <= pixWindow_27_reg_7017;
                pixWindow_27_reg_7017_pp0_iter5_reg <= pixWindow_27_reg_7017_pp0_iter4_reg;
                pixWindow_27_reg_7017_pp0_iter6_reg <= pixWindow_27_reg_7017_pp0_iter5_reg;
                pixWindow_27_reg_7017_pp0_iter7_reg <= pixWindow_27_reg_7017_pp0_iter6_reg;
                pixWindow_27_reg_7017_pp0_iter8_reg <= pixWindow_27_reg_7017_pp0_iter7_reg;
                pixWindow_28_reg_7023_pp0_iter4_reg <= pixWindow_28_reg_7023;
                pixWindow_28_reg_7023_pp0_iter5_reg <= pixWindow_28_reg_7023_pp0_iter4_reg;
                pixWindow_28_reg_7023_pp0_iter6_reg <= pixWindow_28_reg_7023_pp0_iter5_reg;
                pixWindow_28_reg_7023_pp0_iter7_reg <= pixWindow_28_reg_7023_pp0_iter6_reg;
                pixWindow_28_reg_7023_pp0_iter8_reg <= pixWindow_28_reg_7023_pp0_iter7_reg;
                pixWindow_29_reg_7029_pp0_iter4_reg <= pixWindow_29_reg_7029;
                pixWindow_29_reg_7029_pp0_iter5_reg <= pixWindow_29_reg_7029_pp0_iter4_reg;
                pixWindow_29_reg_7029_pp0_iter6_reg <= pixWindow_29_reg_7029_pp0_iter5_reg;
                pixWindow_29_reg_7029_pp0_iter7_reg <= pixWindow_29_reg_7029_pp0_iter6_reg;
                pixWindow_29_reg_7029_pp0_iter8_reg <= pixWindow_29_reg_7029_pp0_iter7_reg;
                pixWindow_30_reg_7035_pp0_iter4_reg <= pixWindow_30_reg_7035;
                pixWindow_30_reg_7035_pp0_iter5_reg <= pixWindow_30_reg_7035_pp0_iter4_reg;
                pixWindow_30_reg_7035_pp0_iter6_reg <= pixWindow_30_reg_7035_pp0_iter5_reg;
                pixWindow_30_reg_7035_pp0_iter7_reg <= pixWindow_30_reg_7035_pp0_iter6_reg;
                pixWindow_30_reg_7035_pp0_iter8_reg <= pixWindow_30_reg_7035_pp0_iter7_reg;
                pixWindow_31_reg_7041_pp0_iter4_reg <= pixWindow_31_reg_7041;
                pixWindow_31_reg_7041_pp0_iter5_reg <= pixWindow_31_reg_7041_pp0_iter4_reg;
                pixWindow_31_reg_7041_pp0_iter6_reg <= pixWindow_31_reg_7041_pp0_iter5_reg;
                pixWindow_31_reg_7041_pp0_iter7_reg <= pixWindow_31_reg_7041_pp0_iter6_reg;
                pixWindow_31_reg_7041_pp0_iter8_reg <= pixWindow_31_reg_7041_pp0_iter7_reg;
                pixWindow_32_reg_7047_pp0_iter4_reg <= pixWindow_32_reg_7047;
                pixWindow_32_reg_7047_pp0_iter5_reg <= pixWindow_32_reg_7047_pp0_iter4_reg;
                pixWindow_32_reg_7047_pp0_iter6_reg <= pixWindow_32_reg_7047_pp0_iter5_reg;
                pixWindow_32_reg_7047_pp0_iter7_reg <= pixWindow_32_reg_7047_pp0_iter6_reg;
                pixWindow_32_reg_7047_pp0_iter8_reg <= pixWindow_32_reg_7047_pp0_iter7_reg;
                pixWindow_33_reg_7053_pp0_iter4_reg <= pixWindow_33_reg_7053;
                pixWindow_33_reg_7053_pp0_iter5_reg <= pixWindow_33_reg_7053_pp0_iter4_reg;
                pixWindow_33_reg_7053_pp0_iter6_reg <= pixWindow_33_reg_7053_pp0_iter5_reg;
                pixWindow_33_reg_7053_pp0_iter7_reg <= pixWindow_33_reg_7053_pp0_iter6_reg;
                pixWindow_33_reg_7053_pp0_iter8_reg <= pixWindow_33_reg_7053_pp0_iter7_reg;
                pixWindow_34_reg_7059_pp0_iter4_reg <= pixWindow_34_reg_7059;
                pixWindow_34_reg_7059_pp0_iter5_reg <= pixWindow_34_reg_7059_pp0_iter4_reg;
                pixWindow_34_reg_7059_pp0_iter6_reg <= pixWindow_34_reg_7059_pp0_iter5_reg;
                pixWindow_34_reg_7059_pp0_iter7_reg <= pixWindow_34_reg_7059_pp0_iter6_reg;
                pixWindow_34_reg_7059_pp0_iter8_reg <= pixWindow_34_reg_7059_pp0_iter7_reg;
                pixWindow_35_reg_7065_pp0_iter4_reg <= pixWindow_35_reg_7065;
                pixWindow_35_reg_7065_pp0_iter5_reg <= pixWindow_35_reg_7065_pp0_iter4_reg;
                pixWindow_35_reg_7065_pp0_iter6_reg <= pixWindow_35_reg_7065_pp0_iter5_reg;
                pixWindow_35_reg_7065_pp0_iter7_reg <= pixWindow_35_reg_7065_pp0_iter6_reg;
                pixWindow_35_reg_7065_pp0_iter8_reg <= pixWindow_35_reg_7065_pp0_iter7_reg;
                pixWindow_39_reg_7071_pp0_iter4_reg <= pixWindow_39_reg_7071;
                pixWindow_39_reg_7071_pp0_iter5_reg <= pixWindow_39_reg_7071_pp0_iter4_reg;
                pixWindow_39_reg_7071_pp0_iter6_reg <= pixWindow_39_reg_7071_pp0_iter5_reg;
                pixWindow_39_reg_7071_pp0_iter7_reg <= pixWindow_39_reg_7071_pp0_iter6_reg;
                pixWindow_39_reg_7071_pp0_iter8_reg <= pixWindow_39_reg_7071_pp0_iter7_reg;
                pixWindow_40_reg_7077_pp0_iter4_reg <= pixWindow_40_reg_7077;
                pixWindow_40_reg_7077_pp0_iter5_reg <= pixWindow_40_reg_7077_pp0_iter4_reg;
                pixWindow_40_reg_7077_pp0_iter6_reg <= pixWindow_40_reg_7077_pp0_iter5_reg;
                pixWindow_40_reg_7077_pp0_iter7_reg <= pixWindow_40_reg_7077_pp0_iter6_reg;
                pixWindow_40_reg_7077_pp0_iter8_reg <= pixWindow_40_reg_7077_pp0_iter7_reg;
                pixWindow_41_reg_7083_pp0_iter4_reg <= pixWindow_41_reg_7083;
                pixWindow_41_reg_7083_pp0_iter5_reg <= pixWindow_41_reg_7083_pp0_iter4_reg;
                pixWindow_41_reg_7083_pp0_iter6_reg <= pixWindow_41_reg_7083_pp0_iter5_reg;
                pixWindow_41_reg_7083_pp0_iter7_reg <= pixWindow_41_reg_7083_pp0_iter6_reg;
                pixWindow_41_reg_7083_pp0_iter8_reg <= pixWindow_41_reg_7083_pp0_iter7_reg;
                pixWindow_42_reg_7089_pp0_iter4_reg <= pixWindow_42_reg_7089;
                pixWindow_42_reg_7089_pp0_iter5_reg <= pixWindow_42_reg_7089_pp0_iter4_reg;
                pixWindow_42_reg_7089_pp0_iter6_reg <= pixWindow_42_reg_7089_pp0_iter5_reg;
                pixWindow_42_reg_7089_pp0_iter7_reg <= pixWindow_42_reg_7089_pp0_iter6_reg;
                pixWindow_42_reg_7089_pp0_iter8_reg <= pixWindow_42_reg_7089_pp0_iter7_reg;
                pixWindow_43_reg_7095_pp0_iter4_reg <= pixWindow_43_reg_7095;
                pixWindow_43_reg_7095_pp0_iter5_reg <= pixWindow_43_reg_7095_pp0_iter4_reg;
                pixWindow_43_reg_7095_pp0_iter6_reg <= pixWindow_43_reg_7095_pp0_iter5_reg;
                pixWindow_43_reg_7095_pp0_iter7_reg <= pixWindow_43_reg_7095_pp0_iter6_reg;
                pixWindow_43_reg_7095_pp0_iter8_reg <= pixWindow_43_reg_7095_pp0_iter7_reg;
                pixWindow_44_reg_7101_pp0_iter4_reg <= pixWindow_44_reg_7101;
                pixWindow_44_reg_7101_pp0_iter5_reg <= pixWindow_44_reg_7101_pp0_iter4_reg;
                pixWindow_44_reg_7101_pp0_iter6_reg <= pixWindow_44_reg_7101_pp0_iter5_reg;
                pixWindow_44_reg_7101_pp0_iter7_reg <= pixWindow_44_reg_7101_pp0_iter6_reg;
                pixWindow_44_reg_7101_pp0_iter8_reg <= pixWindow_44_reg_7101_pp0_iter7_reg;
                pixWindow_45_reg_7107_pp0_iter4_reg <= pixWindow_45_reg_7107;
                pixWindow_45_reg_7107_pp0_iter5_reg <= pixWindow_45_reg_7107_pp0_iter4_reg;
                pixWindow_45_reg_7107_pp0_iter6_reg <= pixWindow_45_reg_7107_pp0_iter5_reg;
                pixWindow_45_reg_7107_pp0_iter7_reg <= pixWindow_45_reg_7107_pp0_iter6_reg;
                pixWindow_45_reg_7107_pp0_iter8_reg <= pixWindow_45_reg_7107_pp0_iter7_reg;
                pixWindow_46_reg_7113_pp0_iter4_reg <= pixWindow_46_reg_7113;
                pixWindow_46_reg_7113_pp0_iter5_reg <= pixWindow_46_reg_7113_pp0_iter4_reg;
                pixWindow_46_reg_7113_pp0_iter6_reg <= pixWindow_46_reg_7113_pp0_iter5_reg;
                pixWindow_46_reg_7113_pp0_iter7_reg <= pixWindow_46_reg_7113_pp0_iter6_reg;
                pixWindow_46_reg_7113_pp0_iter8_reg <= pixWindow_46_reg_7113_pp0_iter7_reg;
                pixWindow_47_reg_7119_pp0_iter4_reg <= pixWindow_47_reg_7119;
                pixWindow_47_reg_7119_pp0_iter5_reg <= pixWindow_47_reg_7119_pp0_iter4_reg;
                pixWindow_47_reg_7119_pp0_iter6_reg <= pixWindow_47_reg_7119_pp0_iter5_reg;
                pixWindow_47_reg_7119_pp0_iter7_reg <= pixWindow_47_reg_7119_pp0_iter6_reg;
                pixWindow_47_reg_7119_pp0_iter8_reg <= pixWindow_47_reg_7119_pp0_iter7_reg;
                pixWindow_51_reg_7125_pp0_iter4_reg <= pixWindow_51_reg_7125;
                pixWindow_51_reg_7125_pp0_iter5_reg <= pixWindow_51_reg_7125_pp0_iter4_reg;
                pixWindow_51_reg_7125_pp0_iter6_reg <= pixWindow_51_reg_7125_pp0_iter5_reg;
                pixWindow_51_reg_7125_pp0_iter7_reg <= pixWindow_51_reg_7125_pp0_iter6_reg;
                pixWindow_51_reg_7125_pp0_iter8_reg <= pixWindow_51_reg_7125_pp0_iter7_reg;
                pixWindow_52_reg_7131_pp0_iter4_reg <= pixWindow_52_reg_7131;
                pixWindow_52_reg_7131_pp0_iter5_reg <= pixWindow_52_reg_7131_pp0_iter4_reg;
                pixWindow_52_reg_7131_pp0_iter6_reg <= pixWindow_52_reg_7131_pp0_iter5_reg;
                pixWindow_52_reg_7131_pp0_iter7_reg <= pixWindow_52_reg_7131_pp0_iter6_reg;
                pixWindow_52_reg_7131_pp0_iter8_reg <= pixWindow_52_reg_7131_pp0_iter7_reg;
                pixWindow_53_reg_7137_pp0_iter4_reg <= pixWindow_53_reg_7137;
                pixWindow_53_reg_7137_pp0_iter5_reg <= pixWindow_53_reg_7137_pp0_iter4_reg;
                pixWindow_53_reg_7137_pp0_iter6_reg <= pixWindow_53_reg_7137_pp0_iter5_reg;
                pixWindow_53_reg_7137_pp0_iter7_reg <= pixWindow_53_reg_7137_pp0_iter6_reg;
                pixWindow_53_reg_7137_pp0_iter8_reg <= pixWindow_53_reg_7137_pp0_iter7_reg;
                pixWindow_54_reg_7143_pp0_iter4_reg <= pixWindow_54_reg_7143;
                pixWindow_54_reg_7143_pp0_iter5_reg <= pixWindow_54_reg_7143_pp0_iter4_reg;
                pixWindow_54_reg_7143_pp0_iter6_reg <= pixWindow_54_reg_7143_pp0_iter5_reg;
                pixWindow_54_reg_7143_pp0_iter7_reg <= pixWindow_54_reg_7143_pp0_iter6_reg;
                pixWindow_54_reg_7143_pp0_iter8_reg <= pixWindow_54_reg_7143_pp0_iter7_reg;
                pixWindow_55_reg_7149_pp0_iter4_reg <= pixWindow_55_reg_7149;
                pixWindow_55_reg_7149_pp0_iter5_reg <= pixWindow_55_reg_7149_pp0_iter4_reg;
                pixWindow_55_reg_7149_pp0_iter6_reg <= pixWindow_55_reg_7149_pp0_iter5_reg;
                pixWindow_55_reg_7149_pp0_iter7_reg <= pixWindow_55_reg_7149_pp0_iter6_reg;
                pixWindow_55_reg_7149_pp0_iter8_reg <= pixWindow_55_reg_7149_pp0_iter7_reg;
                pixWindow_56_reg_7155_pp0_iter4_reg <= pixWindow_56_reg_7155;
                pixWindow_56_reg_7155_pp0_iter5_reg <= pixWindow_56_reg_7155_pp0_iter4_reg;
                pixWindow_56_reg_7155_pp0_iter6_reg <= pixWindow_56_reg_7155_pp0_iter5_reg;
                pixWindow_56_reg_7155_pp0_iter7_reg <= pixWindow_56_reg_7155_pp0_iter6_reg;
                pixWindow_56_reg_7155_pp0_iter8_reg <= pixWindow_56_reg_7155_pp0_iter7_reg;
                pixWindow_57_reg_7161_pp0_iter4_reg <= pixWindow_57_reg_7161;
                pixWindow_57_reg_7161_pp0_iter5_reg <= pixWindow_57_reg_7161_pp0_iter4_reg;
                pixWindow_57_reg_7161_pp0_iter6_reg <= pixWindow_57_reg_7161_pp0_iter5_reg;
                pixWindow_57_reg_7161_pp0_iter7_reg <= pixWindow_57_reg_7161_pp0_iter6_reg;
                pixWindow_57_reg_7161_pp0_iter8_reg <= pixWindow_57_reg_7161_pp0_iter7_reg;
                pixWindow_58_reg_7167_pp0_iter4_reg <= pixWindow_58_reg_7167;
                pixWindow_58_reg_7167_pp0_iter5_reg <= pixWindow_58_reg_7167_pp0_iter4_reg;
                pixWindow_58_reg_7167_pp0_iter6_reg <= pixWindow_58_reg_7167_pp0_iter5_reg;
                pixWindow_58_reg_7167_pp0_iter7_reg <= pixWindow_58_reg_7167_pp0_iter6_reg;
                pixWindow_58_reg_7167_pp0_iter8_reg <= pixWindow_58_reg_7167_pp0_iter7_reg;
                pixWindow_59_reg_7173_pp0_iter4_reg <= pixWindow_59_reg_7173;
                pixWindow_59_reg_7173_pp0_iter5_reg <= pixWindow_59_reg_7173_pp0_iter4_reg;
                pixWindow_59_reg_7173_pp0_iter6_reg <= pixWindow_59_reg_7173_pp0_iter5_reg;
                pixWindow_59_reg_7173_pp0_iter7_reg <= pixWindow_59_reg_7173_pp0_iter6_reg;
                pixWindow_59_reg_7173_pp0_iter8_reg <= pixWindow_59_reg_7173_pp0_iter7_reg;
                pixWindow_63_reg_6888 <= pixWindow_63_fu_2681_p1;
                pixWindow_64_reg_6898 <= lineBuffer_1_i_q1(19 downto 10);
                pixWindow_65_reg_6908 <= lineBuffer_1_i_q1(29 downto 20);
                pixWindow_66_reg_6918 <= lineBuffer_1_i_q1(39 downto 30);
                pixWindow_67_reg_6923 <= lineBuffer_1_i_q1(49 downto 40);
                pixWindow_68_reg_6928 <= lineBuffer_1_i_q1(59 downto 50);
                pixWindow_69_reg_6933 <= lineBuffer_1_i_q1(69 downto 60);
                pixWindow_70_reg_6938 <= lineBuffer_1_i_q1(79 downto 70);
                pixWindow_71_reg_6943 <= lineBuffer_1_i_q1(89 downto 80);
                pixWindow_75_reg_6792 <= pixWindow_75_fu_2567_p1;
                pixWindow_76_reg_6803 <= lineBuffer_i_q1(19 downto 10);
                pixWindow_77_reg_6814 <= lineBuffer_i_q1(29 downto 20);
                pixWindow_78_reg_6825 <= lineBuffer_i_q1(39 downto 30);
                pixWindow_79_reg_6832 <= lineBuffer_i_q1(49 downto 40);
                pixWindow_80_reg_6839 <= lineBuffer_i_q1(59 downto 50);
                pixWindow_81_reg_6846 <= lineBuffer_i_q1(69 downto 60);
                pixWindow_82_reg_6853 <= lineBuffer_i_q1(79 downto 70);
                pixWindow_83_reg_6860 <= lineBuffer_i_q1(89 downto 80);
                pixWindow_84_reg_6867 <= lineBuffer_i_q1(99 downto 90);
                pixWindow_85_reg_6874 <= lineBuffer_i_q1(109 downto 100);
                pixWindow_86_reg_6881 <= lineBuffer_i_q1(119 downto 110);
                pix_10_reg_1501_pp0_iter5_reg <= pix_10_reg_1501;
                pix_10_reg_1501_pp0_iter6_reg <= pix_10_reg_1501_pp0_iter5_reg;
                pix_10_reg_1501_pp0_iter7_reg <= pix_10_reg_1501_pp0_iter6_reg;
                pix_11_reg_1431_pp0_iter5_reg <= pix_11_reg_1431;
                pix_11_reg_1431_pp0_iter6_reg <= pix_11_reg_1431_pp0_iter5_reg;
                pix_11_reg_1431_pp0_iter7_reg <= pix_11_reg_1431_pp0_iter6_reg;
                pix_12_reg_1421_pp0_iter5_reg <= pix_12_reg_1421;
                pix_12_reg_1421_pp0_iter6_reg <= pix_12_reg_1421_pp0_iter5_reg;
                pix_12_reg_1421_pp0_iter7_reg <= pix_12_reg_1421_pp0_iter6_reg;
                pix_12_reg_1421_pp0_iter8_reg <= pix_12_reg_1421_pp0_iter7_reg;
                pix_12_reg_1421_pp0_iter9_reg <= pix_12_reg_1421_pp0_iter8_reg;
                pix_13_reg_1411_pp0_iter5_reg <= pix_13_reg_1411;
                pix_13_reg_1411_pp0_iter6_reg <= pix_13_reg_1411_pp0_iter5_reg;
                pix_13_reg_1411_pp0_iter7_reg <= pix_13_reg_1411_pp0_iter6_reg;
                pix_14_reg_1461_pp0_iter5_reg <= pix_14_reg_1461;
                pix_14_reg_1461_pp0_iter6_reg <= pix_14_reg_1461_pp0_iter5_reg;
                pix_14_reg_1461_pp0_iter7_reg <= pix_14_reg_1461_pp0_iter6_reg;
                pix_15_reg_1451_pp0_iter5_reg <= pix_15_reg_1451;
                pix_15_reg_1451_pp0_iter6_reg <= pix_15_reg_1451_pp0_iter5_reg;
                pix_15_reg_1451_pp0_iter7_reg <= pix_15_reg_1451_pp0_iter6_reg;
                pix_15_reg_1451_pp0_iter8_reg <= pix_15_reg_1451_pp0_iter7_reg;
                pix_15_reg_1451_pp0_iter9_reg <= pix_15_reg_1451_pp0_iter8_reg;
                pix_16_reg_1441_pp0_iter5_reg <= pix_16_reg_1441;
                pix_16_reg_1441_pp0_iter6_reg <= pix_16_reg_1441_pp0_iter5_reg;
                pix_16_reg_1441_pp0_iter7_reg <= pix_16_reg_1441_pp0_iter6_reg;
                pix_17_reg_1491_pp0_iter5_reg <= pix_17_reg_1491;
                pix_17_reg_1491_pp0_iter6_reg <= pix_17_reg_1491_pp0_iter5_reg;
                pix_17_reg_1491_pp0_iter7_reg <= pix_17_reg_1491_pp0_iter6_reg;
                pix_18_reg_1481_pp0_iter5_reg <= pix_18_reg_1481;
                pix_18_reg_1481_pp0_iter6_reg <= pix_18_reg_1481_pp0_iter5_reg;
                pix_18_reg_1481_pp0_iter7_reg <= pix_18_reg_1481_pp0_iter6_reg;
                pix_18_reg_1481_pp0_iter8_reg <= pix_18_reg_1481_pp0_iter7_reg;
                pix_18_reg_1481_pp0_iter9_reg <= pix_18_reg_1481_pp0_iter8_reg;
                pix_19_reg_1471_pp0_iter5_reg <= pix_19_reg_1471;
                pix_19_reg_1471_pp0_iter6_reg <= pix_19_reg_1471_pp0_iter5_reg;
                pix_19_reg_1471_pp0_iter7_reg <= pix_19_reg_1471_pp0_iter6_reg;
                pix_9_reg_1511_pp0_iter5_reg <= pix_9_reg_1511;
                pix_9_reg_1511_pp0_iter6_reg <= pix_9_reg_1511_pp0_iter5_reg;
                pix_9_reg_1511_pp0_iter7_reg <= pix_9_reg_1511_pp0_iter6_reg;
                pix_9_reg_1511_pp0_iter8_reg <= pix_9_reg_1511_pp0_iter7_reg;
                pix_9_reg_1511_pp0_iter9_reg <= pix_9_reg_1511_pp0_iter8_reg;
                pix_reg_1521_pp0_iter5_reg <= pix_reg_1521;
                pix_reg_1521_pp0_iter6_reg <= pix_reg_1521_pp0_iter5_reg;
                pix_reg_1521_pp0_iter7_reg <= pix_reg_1521_pp0_iter6_reg;
                select_ln827_1_reg_7763 <= select_ln827_1_fu_5572_p3;
                select_ln827_3_reg_7773 <= select_ln827_3_fu_5701_p3;
                select_ln827_5_reg_7783 <= select_ln827_5_fu_5830_p3;
                select_ln827_7_reg_7793 <= select_ln827_7_fu_5959_p3;
                select_ln829_1_reg_7768 <= select_ln829_1_fu_5628_p3;
                select_ln829_3_reg_7778 <= select_ln829_3_fu_5757_p3;
                select_ln829_5_reg_7788 <= select_ln829_5_fu_5886_p3;
                select_ln829_7_reg_7798 <= select_ln829_7_fu_6015_p3;
                sub_ln817_2_reg_7475 <= sub_ln817_2_fu_3970_p2;
                sub_ln817_2_reg_7475_pp0_iter5_reg <= sub_ln817_2_reg_7475;
                sub_ln817_2_reg_7475_pp0_iter6_reg <= sub_ln817_2_reg_7475_pp0_iter5_reg;
                sub_ln817_4_reg_7523 <= sub_ln817_4_fu_4176_p2;
                sub_ln817_4_reg_7523_pp0_iter5_reg <= sub_ln817_4_reg_7523;
                sub_ln817_4_reg_7523_pp0_iter6_reg <= sub_ln817_4_reg_7523_pp0_iter5_reg;
                sub_ln817_6_reg_7561 <= sub_ln817_6_fu_4348_p2;
                sub_ln817_6_reg_7561_pp0_iter5_reg <= sub_ln817_6_reg_7561;
                sub_ln817_6_reg_7561_pp0_iter6_reg <= sub_ln817_6_reg_7561_pp0_iter5_reg;
                sub_ln817_reg_7427 <= sub_ln817_fu_3754_p2;
                sub_ln817_reg_7427_pp0_iter5_reg <= sub_ln817_reg_7427;
                sub_ln817_reg_7427_pp0_iter6_reg <= sub_ln817_reg_7427_pp0_iter5_reg;
                sub_ln818_1_reg_7480 <= sub_ln818_1_fu_3987_p2;
                sub_ln818_1_reg_7480_pp0_iter5_reg <= sub_ln818_1_reg_7480;
                sub_ln818_1_reg_7480_pp0_iter6_reg <= sub_ln818_1_reg_7480_pp0_iter5_reg;
                sub_ln818_2_reg_7528 <= sub_ln818_2_fu_4193_p2;
                sub_ln818_2_reg_7528_pp0_iter5_reg <= sub_ln818_2_reg_7528;
                sub_ln818_2_reg_7528_pp0_iter6_reg <= sub_ln818_2_reg_7528_pp0_iter5_reg;
                sub_ln818_3_reg_7566 <= sub_ln818_3_fu_4365_p2;
                sub_ln818_3_reg_7566_pp0_iter5_reg <= sub_ln818_3_reg_7566;
                sub_ln818_3_reg_7566_pp0_iter6_reg <= sub_ln818_3_reg_7566_pp0_iter5_reg;
                sub_ln818_reg_7432 <= sub_ln818_fu_3771_p2;
                sub_ln818_reg_7432_pp0_iter5_reg <= sub_ln818_reg_7432;
                sub_ln818_reg_7432_pp0_iter6_reg <= sub_ln818_reg_7432_pp0_iter5_reg;
                sub_ln819_1_reg_7485 <= sub_ln819_1_fu_4004_p2;
                sub_ln819_1_reg_7485_pp0_iter5_reg <= sub_ln819_1_reg_7485;
                sub_ln819_1_reg_7485_pp0_iter6_reg <= sub_ln819_1_reg_7485_pp0_iter5_reg;
                sub_ln819_2_reg_7369 <= sub_ln819_2_fu_3365_p2;
                sub_ln819_2_reg_7369_pp0_iter4_reg <= sub_ln819_2_reg_7369;
                sub_ln819_2_reg_7369_pp0_iter5_reg <= sub_ln819_2_reg_7369_pp0_iter4_reg;
                sub_ln819_2_reg_7369_pp0_iter6_reg <= sub_ln819_2_reg_7369_pp0_iter5_reg;
                sub_ln819_3_reg_7389 <= sub_ln819_3_fu_3407_p2;
                sub_ln819_3_reg_7389_pp0_iter4_reg <= sub_ln819_3_reg_7389;
                sub_ln819_3_reg_7389_pp0_iter5_reg <= sub_ln819_3_reg_7389_pp0_iter4_reg;
                sub_ln819_3_reg_7389_pp0_iter6_reg <= sub_ln819_3_reg_7389_pp0_iter5_reg;
                sub_ln819_reg_7437 <= sub_ln819_fu_3788_p2;
                sub_ln819_reg_7437_pp0_iter5_reg <= sub_ln819_reg_7437;
                sub_ln819_reg_7437_pp0_iter6_reg <= sub_ln819_reg_7437_pp0_iter5_reg;
                sub_ln820_3_reg_7490 <= sub_ln820_3_fu_4021_p2;
                sub_ln820_3_reg_7490_pp0_iter5_reg <= sub_ln820_3_reg_7490;
                sub_ln820_3_reg_7490_pp0_iter6_reg <= sub_ln820_3_reg_7490_pp0_iter5_reg;
                sub_ln820_6_reg_7374 <= sub_ln820_6_fu_3382_p2;
                sub_ln820_6_reg_7374_pp0_iter4_reg <= sub_ln820_6_reg_7374;
                sub_ln820_6_reg_7374_pp0_iter5_reg <= sub_ln820_6_reg_7374_pp0_iter4_reg;
                sub_ln820_6_reg_7374_pp0_iter6_reg <= sub_ln820_6_reg_7374_pp0_iter5_reg;
                sub_ln820_9_reg_7394 <= sub_ln820_9_fu_3424_p2;
                sub_ln820_9_reg_7394_pp0_iter4_reg <= sub_ln820_9_reg_7394;
                sub_ln820_9_reg_7394_pp0_iter5_reg <= sub_ln820_9_reg_7394_pp0_iter4_reg;
                sub_ln820_9_reg_7394_pp0_iter6_reg <= sub_ln820_9_reg_7394_pp0_iter5_reg;
                sub_ln820_reg_7442 <= sub_ln820_fu_3805_p2;
                sub_ln820_reg_7442_pp0_iter5_reg <= sub_ln820_reg_7442;
                sub_ln820_reg_7442_pp0_iter6_reg <= sub_ln820_reg_7442_pp0_iter5_reg;
                    zext_ln792_2_reg_7359(9 downto 0) <= zext_ln792_2_fu_3346_p1(9 downto 0);
                    zext_ln792_3_reg_7379(9 downto 0) <= zext_ln792_3_fu_3388_p1(9 downto 0);
                    zext_ln793_2_reg_7364(9 downto 0) <= zext_ln793_2_fu_3350_p1(9 downto 0);
                    zext_ln793_3_reg_7384(9 downto 0) <= zext_ln793_3_fu_3392_p1(9 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                InPix_reg_6697 <= imgG_dout;
                add_ln638_reg_6626 <= add_ln638_fu_2375_p2;
                and_ln833_reg_6681 <= and_ln833_fu_2417_p2;
                and_ln833_reg_6681_pp0_iter1_reg <= and_ln833_reg_6681;
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                cmp161_i_reg_6635 <= cmp161_i_fu_2397_p2;
                cmp161_i_reg_6635_pp0_iter1_reg <= cmp161_i_reg_6635;
                icmp_ln633_reg_6622 <= icmp_ln633_fu_2369_p2;
                icmp_ln633_reg_6622_pp0_iter1_reg <= icmp_ln633_reg_6622;
                icmp_ln643_reg_6631 <= icmp_ln643_fu_2391_p2;
                icmp_ln643_reg_6631_pp0_iter1_reg <= icmp_ln643_reg_6631;
                lineBuffer_1_i_addr_reg_6691 <= zext_ln641_fu_2439_p1(8 - 1 downto 0);
                lineBuffer_i_addr_reg_6685 <= zext_ln641_fu_2439_p1(8 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter1_b_10_reg_2134 <= ap_phi_reg_pp0_iter0_b_10_reg_2134;
                ap_phi_reg_pp0_iter1_b_1_reg_2080 <= ap_phi_reg_pp0_iter0_b_1_reg_2080;
                ap_phi_reg_pp0_iter1_b_4_reg_2098 <= ap_phi_reg_pp0_iter0_b_4_reg_2098;
                ap_phi_reg_pp0_iter1_b_7_reg_2116 <= ap_phi_reg_pp0_iter0_b_7_reg_2116;
                ap_phi_reg_pp0_iter1_downleft_1_reg_1393 <= ap_phi_reg_pp0_iter0_downleft_1_reg_1393;
                ap_phi_reg_pp0_iter1_downleft_2_reg_1384 <= ap_phi_reg_pp0_iter0_downleft_2_reg_1384;
                ap_phi_reg_pp0_iter1_downleft_3_reg_1375 <= ap_phi_reg_pp0_iter0_downleft_3_reg_1375;
                ap_phi_reg_pp0_iter1_downleft_4_reg_1366 <= ap_phi_reg_pp0_iter0_downleft_4_reg_1366;
                ap_phi_reg_pp0_iter1_downleft_5_reg_1357 <= ap_phi_reg_pp0_iter0_downleft_5_reg_1357;
                ap_phi_reg_pp0_iter1_downleft_reg_1402 <= ap_phi_reg_pp0_iter0_downleft_reg_1402;
                ap_phi_reg_pp0_iter1_downright_11_reg_1348 <= ap_phi_reg_pp0_iter0_downright_11_reg_1348;
                ap_phi_reg_pp0_iter1_downright_12_reg_1339 <= ap_phi_reg_pp0_iter0_downright_12_reg_1339;
                ap_phi_reg_pp0_iter1_downright_13_reg_1330 <= ap_phi_reg_pp0_iter0_downright_13_reg_1330;
                ap_phi_reg_pp0_iter1_downright_14_reg_1321 <= ap_phi_reg_pp0_iter0_downright_14_reg_1321;
                ap_phi_reg_pp0_iter1_downright_15_reg_1312 <= ap_phi_reg_pp0_iter0_downright_15_reg_1312;
                ap_phi_reg_pp0_iter1_downright_16_reg_1303 <= ap_phi_reg_pp0_iter0_downright_16_reg_1303;
                ap_phi_reg_pp0_iter1_en_rgd_10_reg_1882 <= ap_phi_reg_pp0_iter0_en_rgd_10_reg_1882;
                ap_phi_reg_pp0_iter1_en_rgd_11_reg_1855 <= ap_phi_reg_pp0_iter0_en_rgd_11_reg_1855;
                ap_phi_reg_pp0_iter1_en_rgd_12_reg_2044 <= ap_phi_reg_pp0_iter0_en_rgd_12_reg_2044;
                ap_phi_reg_pp0_iter1_en_rgd_13_reg_2017 <= ap_phi_reg_pp0_iter0_en_rgd_13_reg_2017;
                ap_phi_reg_pp0_iter1_en_rgd_14_reg_1990 <= ap_phi_reg_pp0_iter0_en_rgd_14_reg_1990;
                ap_phi_reg_pp0_iter1_en_rgd_15_reg_1963 <= ap_phi_reg_pp0_iter0_en_rgd_15_reg_1963;
                ap_phi_reg_pp0_iter1_en_rgd_1_reg_1693 <= ap_phi_reg_pp0_iter0_en_rgd_1_reg_1693;
                ap_phi_reg_pp0_iter1_en_rgd_2_reg_1666 <= ap_phi_reg_pp0_iter0_en_rgd_2_reg_1666;
                ap_phi_reg_pp0_iter1_en_rgd_3_reg_1639 <= ap_phi_reg_pp0_iter0_en_rgd_3_reg_1639;
                ap_phi_reg_pp0_iter1_en_rgd_4_reg_1828 <= ap_phi_reg_pp0_iter0_en_rgd_4_reg_1828;
                ap_phi_reg_pp0_iter1_en_rgd_5_reg_1801 <= ap_phi_reg_pp0_iter0_en_rgd_5_reg_1801;
                ap_phi_reg_pp0_iter1_en_rgd_6_reg_1774 <= ap_phi_reg_pp0_iter0_en_rgd_6_reg_1774;
                ap_phi_reg_pp0_iter1_en_rgd_7_reg_1747 <= ap_phi_reg_pp0_iter0_en_rgd_7_reg_1747;
                ap_phi_reg_pp0_iter1_en_rgd_8_reg_1936 <= ap_phi_reg_pp0_iter0_en_rgd_8_reg_1936;
                ap_phi_reg_pp0_iter1_en_rgd_9_reg_1909 <= ap_phi_reg_pp0_iter0_en_rgd_9_reg_1909;
                ap_phi_reg_pp0_iter1_en_rgd_reg_1720 <= ap_phi_reg_pp0_iter0_en_rgd_reg_1720;
                ap_phi_reg_pp0_iter1_pixBuf_66_reg_988 <= ap_phi_reg_pp0_iter0_pixBuf_66_reg_988;
                ap_phi_reg_pp0_iter1_pixBuf_67_reg_979 <= ap_phi_reg_pp0_iter0_pixBuf_67_reg_979;
                ap_phi_reg_pp0_iter1_pixBuf_68_reg_970 <= ap_phi_reg_pp0_iter0_pixBuf_68_reg_970;
                ap_phi_reg_pp0_iter1_pixBuf_69_reg_961 <= ap_phi_reg_pp0_iter0_pixBuf_69_reg_961;
                ap_phi_reg_pp0_iter1_pixBuf_70_reg_952 <= ap_phi_reg_pp0_iter0_pixBuf_70_reg_952;
                ap_phi_reg_pp0_iter1_pixBuf_71_reg_943 <= ap_phi_reg_pp0_iter0_pixBuf_71_reg_943;
                ap_phi_reg_pp0_iter1_pixBuf_72_reg_934 <= ap_phi_reg_pp0_iter0_pixBuf_72_reg_934;
                ap_phi_reg_pp0_iter1_pixBuf_73_reg_925 <= ap_phi_reg_pp0_iter0_pixBuf_73_reg_925;
                ap_phi_reg_pp0_iter1_pixBuf_74_reg_916 <= ap_phi_reg_pp0_iter0_pixBuf_74_reg_916;
                ap_phi_reg_pp0_iter1_pixBuf_75_reg_907 <= ap_phi_reg_pp0_iter0_pixBuf_75_reg_907;
                ap_phi_reg_pp0_iter1_pixBuf_76_reg_898 <= ap_phi_reg_pp0_iter0_pixBuf_76_reg_898;
                ap_phi_reg_pp0_iter1_pixBuf_77_reg_889 <= ap_phi_reg_pp0_iter0_pixBuf_77_reg_889;
                ap_phi_reg_pp0_iter1_pix_10_reg_1501 <= ap_phi_reg_pp0_iter0_pix_10_reg_1501;
                ap_phi_reg_pp0_iter1_pix_11_reg_1431 <= ap_phi_reg_pp0_iter0_pix_11_reg_1431;
                ap_phi_reg_pp0_iter1_pix_12_reg_1421 <= ap_phi_reg_pp0_iter0_pix_12_reg_1421;
                ap_phi_reg_pp0_iter1_pix_13_reg_1411 <= ap_phi_reg_pp0_iter0_pix_13_reg_1411;
                ap_phi_reg_pp0_iter1_pix_14_reg_1461 <= ap_phi_reg_pp0_iter0_pix_14_reg_1461;
                ap_phi_reg_pp0_iter1_pix_15_reg_1451 <= ap_phi_reg_pp0_iter0_pix_15_reg_1451;
                ap_phi_reg_pp0_iter1_pix_16_reg_1441 <= ap_phi_reg_pp0_iter0_pix_16_reg_1441;
                ap_phi_reg_pp0_iter1_pix_17_reg_1491 <= ap_phi_reg_pp0_iter0_pix_17_reg_1491;
                ap_phi_reg_pp0_iter1_pix_18_reg_1481 <= ap_phi_reg_pp0_iter0_pix_18_reg_1481;
                ap_phi_reg_pp0_iter1_pix_19_reg_1471 <= ap_phi_reg_pp0_iter0_pix_19_reg_1471;
                ap_phi_reg_pp0_iter1_pix_9_reg_1511 <= ap_phi_reg_pp0_iter0_pix_9_reg_1511;
                ap_phi_reg_pp0_iter1_pix_reg_1521 <= ap_phi_reg_pp0_iter0_pix_reg_1521;
                ap_phi_reg_pp0_iter1_r_10_reg_2125 <= ap_phi_reg_pp0_iter0_r_10_reg_2125;
                ap_phi_reg_pp0_iter1_r_1_reg_2071 <= ap_phi_reg_pp0_iter0_r_1_reg_2071;
                ap_phi_reg_pp0_iter1_r_4_reg_2089 <= ap_phi_reg_pp0_iter0_r_4_reg_2089;
                ap_phi_reg_pp0_iter1_r_7_reg_2107 <= ap_phi_reg_pp0_iter0_r_7_reg_2107;
                ap_phi_reg_pp0_iter1_upleft_1_reg_1621 <= ap_phi_reg_pp0_iter0_upleft_1_reg_1621;
                ap_phi_reg_pp0_iter1_upleft_2_reg_1612 <= ap_phi_reg_pp0_iter0_upleft_2_reg_1612;
                ap_phi_reg_pp0_iter1_upleft_3_reg_1603 <= ap_phi_reg_pp0_iter0_upleft_3_reg_1603;
                ap_phi_reg_pp0_iter1_upleft_4_reg_1594 <= ap_phi_reg_pp0_iter0_upleft_4_reg_1594;
                ap_phi_reg_pp0_iter1_upleft_5_reg_1585 <= ap_phi_reg_pp0_iter0_upleft_5_reg_1585;
                ap_phi_reg_pp0_iter1_upleft_reg_1630 <= ap_phi_reg_pp0_iter0_upleft_reg_1630;
                ap_phi_reg_pp0_iter1_upright_11_reg_1576 <= ap_phi_reg_pp0_iter0_upright_11_reg_1576;
                ap_phi_reg_pp0_iter1_upright_12_reg_1567 <= ap_phi_reg_pp0_iter0_upright_12_reg_1567;
                ap_phi_reg_pp0_iter1_upright_13_reg_1558 <= ap_phi_reg_pp0_iter0_upright_13_reg_1558;
                ap_phi_reg_pp0_iter1_upright_14_reg_1549 <= ap_phi_reg_pp0_iter0_upright_14_reg_1549;
                ap_phi_reg_pp0_iter1_upright_15_reg_1540 <= ap_phi_reg_pp0_iter0_upright_15_reg_1540;
                ap_phi_reg_pp0_iter1_upright_16_reg_1531 <= ap_phi_reg_pp0_iter0_upright_16_reg_1531;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter2_b_10_reg_2134 <= ap_phi_reg_pp0_iter1_b_10_reg_2134;
                ap_phi_reg_pp0_iter2_b_1_reg_2080 <= ap_phi_reg_pp0_iter1_b_1_reg_2080;
                ap_phi_reg_pp0_iter2_b_4_reg_2098 <= ap_phi_reg_pp0_iter1_b_4_reg_2098;
                ap_phi_reg_pp0_iter2_b_7_reg_2116 <= ap_phi_reg_pp0_iter1_b_7_reg_2116;
                ap_phi_reg_pp0_iter2_downleft_1_reg_1393 <= ap_phi_reg_pp0_iter1_downleft_1_reg_1393;
                ap_phi_reg_pp0_iter2_downleft_2_reg_1384 <= ap_phi_reg_pp0_iter1_downleft_2_reg_1384;
                ap_phi_reg_pp0_iter2_downleft_3_reg_1375 <= ap_phi_reg_pp0_iter1_downleft_3_reg_1375;
                ap_phi_reg_pp0_iter2_downleft_4_reg_1366 <= ap_phi_reg_pp0_iter1_downleft_4_reg_1366;
                ap_phi_reg_pp0_iter2_downleft_5_reg_1357 <= ap_phi_reg_pp0_iter1_downleft_5_reg_1357;
                ap_phi_reg_pp0_iter2_downleft_reg_1402 <= ap_phi_reg_pp0_iter1_downleft_reg_1402;
                ap_phi_reg_pp0_iter2_downright_11_reg_1348 <= ap_phi_reg_pp0_iter1_downright_11_reg_1348;
                ap_phi_reg_pp0_iter2_downright_12_reg_1339 <= ap_phi_reg_pp0_iter1_downright_12_reg_1339;
                ap_phi_reg_pp0_iter2_downright_13_reg_1330 <= ap_phi_reg_pp0_iter1_downright_13_reg_1330;
                ap_phi_reg_pp0_iter2_downright_14_reg_1321 <= ap_phi_reg_pp0_iter1_downright_14_reg_1321;
                ap_phi_reg_pp0_iter2_downright_15_reg_1312 <= ap_phi_reg_pp0_iter1_downright_15_reg_1312;
                ap_phi_reg_pp0_iter2_downright_16_reg_1303 <= ap_phi_reg_pp0_iter1_downright_16_reg_1303;
                ap_phi_reg_pp0_iter2_en_rgd_10_reg_1882 <= ap_phi_reg_pp0_iter1_en_rgd_10_reg_1882;
                ap_phi_reg_pp0_iter2_en_rgd_11_reg_1855 <= ap_phi_reg_pp0_iter1_en_rgd_11_reg_1855;
                ap_phi_reg_pp0_iter2_en_rgd_12_reg_2044 <= ap_phi_reg_pp0_iter1_en_rgd_12_reg_2044;
                ap_phi_reg_pp0_iter2_en_rgd_13_reg_2017 <= ap_phi_reg_pp0_iter1_en_rgd_13_reg_2017;
                ap_phi_reg_pp0_iter2_en_rgd_14_reg_1990 <= ap_phi_reg_pp0_iter1_en_rgd_14_reg_1990;
                ap_phi_reg_pp0_iter2_en_rgd_15_reg_1963 <= ap_phi_reg_pp0_iter1_en_rgd_15_reg_1963;
                ap_phi_reg_pp0_iter2_en_rgd_1_reg_1693 <= ap_phi_reg_pp0_iter1_en_rgd_1_reg_1693;
                ap_phi_reg_pp0_iter2_en_rgd_2_reg_1666 <= ap_phi_reg_pp0_iter1_en_rgd_2_reg_1666;
                ap_phi_reg_pp0_iter2_en_rgd_3_reg_1639 <= ap_phi_reg_pp0_iter1_en_rgd_3_reg_1639;
                ap_phi_reg_pp0_iter2_en_rgd_4_reg_1828 <= ap_phi_reg_pp0_iter1_en_rgd_4_reg_1828;
                ap_phi_reg_pp0_iter2_en_rgd_5_reg_1801 <= ap_phi_reg_pp0_iter1_en_rgd_5_reg_1801;
                ap_phi_reg_pp0_iter2_en_rgd_6_reg_1774 <= ap_phi_reg_pp0_iter1_en_rgd_6_reg_1774;
                ap_phi_reg_pp0_iter2_en_rgd_7_reg_1747 <= ap_phi_reg_pp0_iter1_en_rgd_7_reg_1747;
                ap_phi_reg_pp0_iter2_en_rgd_8_reg_1936 <= ap_phi_reg_pp0_iter1_en_rgd_8_reg_1936;
                ap_phi_reg_pp0_iter2_en_rgd_9_reg_1909 <= ap_phi_reg_pp0_iter1_en_rgd_9_reg_1909;
                ap_phi_reg_pp0_iter2_en_rgd_reg_1720 <= ap_phi_reg_pp0_iter1_en_rgd_reg_1720;
                ap_phi_reg_pp0_iter2_pix_10_reg_1501 <= ap_phi_reg_pp0_iter1_pix_10_reg_1501;
                ap_phi_reg_pp0_iter2_pix_11_reg_1431 <= ap_phi_reg_pp0_iter1_pix_11_reg_1431;
                ap_phi_reg_pp0_iter2_pix_12_reg_1421 <= ap_phi_reg_pp0_iter1_pix_12_reg_1421;
                ap_phi_reg_pp0_iter2_pix_13_reg_1411 <= ap_phi_reg_pp0_iter1_pix_13_reg_1411;
                ap_phi_reg_pp0_iter2_pix_14_reg_1461 <= ap_phi_reg_pp0_iter1_pix_14_reg_1461;
                ap_phi_reg_pp0_iter2_pix_15_reg_1451 <= ap_phi_reg_pp0_iter1_pix_15_reg_1451;
                ap_phi_reg_pp0_iter2_pix_16_reg_1441 <= ap_phi_reg_pp0_iter1_pix_16_reg_1441;
                ap_phi_reg_pp0_iter2_pix_17_reg_1491 <= ap_phi_reg_pp0_iter1_pix_17_reg_1491;
                ap_phi_reg_pp0_iter2_pix_18_reg_1481 <= ap_phi_reg_pp0_iter1_pix_18_reg_1481;
                ap_phi_reg_pp0_iter2_pix_19_reg_1471 <= ap_phi_reg_pp0_iter1_pix_19_reg_1471;
                ap_phi_reg_pp0_iter2_pix_9_reg_1511 <= ap_phi_reg_pp0_iter1_pix_9_reg_1511;
                ap_phi_reg_pp0_iter2_pix_reg_1521 <= ap_phi_reg_pp0_iter1_pix_reg_1521;
                ap_phi_reg_pp0_iter2_r_10_reg_2125 <= ap_phi_reg_pp0_iter1_r_10_reg_2125;
                ap_phi_reg_pp0_iter2_r_1_reg_2071 <= ap_phi_reg_pp0_iter1_r_1_reg_2071;
                ap_phi_reg_pp0_iter2_r_4_reg_2089 <= ap_phi_reg_pp0_iter1_r_4_reg_2089;
                ap_phi_reg_pp0_iter2_r_7_reg_2107 <= ap_phi_reg_pp0_iter1_r_7_reg_2107;
                ap_phi_reg_pp0_iter2_upleft_1_reg_1621 <= ap_phi_reg_pp0_iter1_upleft_1_reg_1621;
                ap_phi_reg_pp0_iter2_upleft_2_reg_1612 <= ap_phi_reg_pp0_iter1_upleft_2_reg_1612;
                ap_phi_reg_pp0_iter2_upleft_3_reg_1603 <= ap_phi_reg_pp0_iter1_upleft_3_reg_1603;
                ap_phi_reg_pp0_iter2_upleft_4_reg_1594 <= ap_phi_reg_pp0_iter1_upleft_4_reg_1594;
                ap_phi_reg_pp0_iter2_upleft_5_reg_1585 <= ap_phi_reg_pp0_iter1_upleft_5_reg_1585;
                ap_phi_reg_pp0_iter2_upleft_reg_1630 <= ap_phi_reg_pp0_iter1_upleft_reg_1630;
                ap_phi_reg_pp0_iter2_upright_11_reg_1576 <= ap_phi_reg_pp0_iter1_upright_11_reg_1576;
                ap_phi_reg_pp0_iter2_upright_12_reg_1567 <= ap_phi_reg_pp0_iter1_upright_12_reg_1567;
                ap_phi_reg_pp0_iter2_upright_13_reg_1558 <= ap_phi_reg_pp0_iter1_upright_13_reg_1558;
                ap_phi_reg_pp0_iter2_upright_14_reg_1549 <= ap_phi_reg_pp0_iter1_upright_14_reg_1549;
                ap_phi_reg_pp0_iter2_upright_15_reg_1540 <= ap_phi_reg_pp0_iter1_upright_15_reg_1540;
                ap_phi_reg_pp0_iter2_upright_16_reg_1531 <= ap_phi_reg_pp0_iter1_upright_16_reg_1531;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter3_b_10_reg_2134 <= ap_phi_reg_pp0_iter2_b_10_reg_2134;
                ap_phi_reg_pp0_iter3_b_1_reg_2080 <= ap_phi_reg_pp0_iter2_b_1_reg_2080;
                ap_phi_reg_pp0_iter3_b_4_reg_2098 <= ap_phi_reg_pp0_iter2_b_4_reg_2098;
                ap_phi_reg_pp0_iter3_b_7_reg_2116 <= ap_phi_reg_pp0_iter2_b_7_reg_2116;
                ap_phi_reg_pp0_iter3_downleft_1_reg_1393 <= ap_phi_reg_pp0_iter2_downleft_1_reg_1393;
                ap_phi_reg_pp0_iter3_downleft_2_reg_1384 <= ap_phi_reg_pp0_iter2_downleft_2_reg_1384;
                ap_phi_reg_pp0_iter3_downleft_3_reg_1375 <= ap_phi_reg_pp0_iter2_downleft_3_reg_1375;
                ap_phi_reg_pp0_iter3_downleft_4_reg_1366 <= ap_phi_reg_pp0_iter2_downleft_4_reg_1366;
                ap_phi_reg_pp0_iter3_downleft_5_reg_1357 <= ap_phi_reg_pp0_iter2_downleft_5_reg_1357;
                ap_phi_reg_pp0_iter3_downleft_reg_1402 <= ap_phi_reg_pp0_iter2_downleft_reg_1402;
                ap_phi_reg_pp0_iter3_downright_11_reg_1348 <= ap_phi_reg_pp0_iter2_downright_11_reg_1348;
                ap_phi_reg_pp0_iter3_downright_12_reg_1339 <= ap_phi_reg_pp0_iter2_downright_12_reg_1339;
                ap_phi_reg_pp0_iter3_downright_13_reg_1330 <= ap_phi_reg_pp0_iter2_downright_13_reg_1330;
                ap_phi_reg_pp0_iter3_downright_14_reg_1321 <= ap_phi_reg_pp0_iter2_downright_14_reg_1321;
                ap_phi_reg_pp0_iter3_downright_15_reg_1312 <= ap_phi_reg_pp0_iter2_downright_15_reg_1312;
                ap_phi_reg_pp0_iter3_downright_16_reg_1303 <= ap_phi_reg_pp0_iter2_downright_16_reg_1303;
                ap_phi_reg_pp0_iter3_en_rgd_10_reg_1882 <= ap_phi_reg_pp0_iter2_en_rgd_10_reg_1882;
                ap_phi_reg_pp0_iter3_en_rgd_11_reg_1855 <= ap_phi_reg_pp0_iter2_en_rgd_11_reg_1855;
                ap_phi_reg_pp0_iter3_en_rgd_12_reg_2044 <= ap_phi_reg_pp0_iter2_en_rgd_12_reg_2044;
                ap_phi_reg_pp0_iter3_en_rgd_13_reg_2017 <= ap_phi_reg_pp0_iter2_en_rgd_13_reg_2017;
                ap_phi_reg_pp0_iter3_en_rgd_14_reg_1990 <= ap_phi_reg_pp0_iter2_en_rgd_14_reg_1990;
                ap_phi_reg_pp0_iter3_en_rgd_15_reg_1963 <= ap_phi_reg_pp0_iter2_en_rgd_15_reg_1963;
                ap_phi_reg_pp0_iter3_en_rgd_1_reg_1693 <= ap_phi_reg_pp0_iter2_en_rgd_1_reg_1693;
                ap_phi_reg_pp0_iter3_en_rgd_2_reg_1666 <= ap_phi_reg_pp0_iter2_en_rgd_2_reg_1666;
                ap_phi_reg_pp0_iter3_en_rgd_3_reg_1639 <= ap_phi_reg_pp0_iter2_en_rgd_3_reg_1639;
                ap_phi_reg_pp0_iter3_en_rgd_4_reg_1828 <= ap_phi_reg_pp0_iter2_en_rgd_4_reg_1828;
                ap_phi_reg_pp0_iter3_en_rgd_5_reg_1801 <= ap_phi_reg_pp0_iter2_en_rgd_5_reg_1801;
                ap_phi_reg_pp0_iter3_en_rgd_6_reg_1774 <= ap_phi_reg_pp0_iter2_en_rgd_6_reg_1774;
                ap_phi_reg_pp0_iter3_en_rgd_7_reg_1747 <= ap_phi_reg_pp0_iter2_en_rgd_7_reg_1747;
                ap_phi_reg_pp0_iter3_en_rgd_8_reg_1936 <= ap_phi_reg_pp0_iter2_en_rgd_8_reg_1936;
                ap_phi_reg_pp0_iter3_en_rgd_9_reg_1909 <= ap_phi_reg_pp0_iter2_en_rgd_9_reg_1909;
                ap_phi_reg_pp0_iter3_en_rgd_reg_1720 <= ap_phi_reg_pp0_iter2_en_rgd_reg_1720;
                ap_phi_reg_pp0_iter3_pix_10_reg_1501 <= ap_phi_reg_pp0_iter2_pix_10_reg_1501;
                ap_phi_reg_pp0_iter3_pix_11_reg_1431 <= ap_phi_reg_pp0_iter2_pix_11_reg_1431;
                ap_phi_reg_pp0_iter3_pix_12_reg_1421 <= ap_phi_reg_pp0_iter2_pix_12_reg_1421;
                ap_phi_reg_pp0_iter3_pix_13_reg_1411 <= ap_phi_reg_pp0_iter2_pix_13_reg_1411;
                ap_phi_reg_pp0_iter3_pix_14_reg_1461 <= ap_phi_reg_pp0_iter2_pix_14_reg_1461;
                ap_phi_reg_pp0_iter3_pix_15_reg_1451 <= ap_phi_reg_pp0_iter2_pix_15_reg_1451;
                ap_phi_reg_pp0_iter3_pix_16_reg_1441 <= ap_phi_reg_pp0_iter2_pix_16_reg_1441;
                ap_phi_reg_pp0_iter3_pix_17_reg_1491 <= ap_phi_reg_pp0_iter2_pix_17_reg_1491;
                ap_phi_reg_pp0_iter3_pix_18_reg_1481 <= ap_phi_reg_pp0_iter2_pix_18_reg_1481;
                ap_phi_reg_pp0_iter3_pix_19_reg_1471 <= ap_phi_reg_pp0_iter2_pix_19_reg_1471;
                ap_phi_reg_pp0_iter3_pix_9_reg_1511 <= ap_phi_reg_pp0_iter2_pix_9_reg_1511;
                ap_phi_reg_pp0_iter3_pix_reg_1521 <= ap_phi_reg_pp0_iter2_pix_reg_1521;
                ap_phi_reg_pp0_iter3_r_10_reg_2125 <= ap_phi_reg_pp0_iter2_r_10_reg_2125;
                ap_phi_reg_pp0_iter3_r_1_reg_2071 <= ap_phi_reg_pp0_iter2_r_1_reg_2071;
                ap_phi_reg_pp0_iter3_r_4_reg_2089 <= ap_phi_reg_pp0_iter2_r_4_reg_2089;
                ap_phi_reg_pp0_iter3_r_7_reg_2107 <= ap_phi_reg_pp0_iter2_r_7_reg_2107;
                ap_phi_reg_pp0_iter3_upleft_1_reg_1621 <= ap_phi_reg_pp0_iter2_upleft_1_reg_1621;
                ap_phi_reg_pp0_iter3_upleft_2_reg_1612 <= ap_phi_reg_pp0_iter2_upleft_2_reg_1612;
                ap_phi_reg_pp0_iter3_upleft_3_reg_1603 <= ap_phi_reg_pp0_iter2_upleft_3_reg_1603;
                ap_phi_reg_pp0_iter3_upleft_4_reg_1594 <= ap_phi_reg_pp0_iter2_upleft_4_reg_1594;
                ap_phi_reg_pp0_iter3_upleft_5_reg_1585 <= ap_phi_reg_pp0_iter2_upleft_5_reg_1585;
                ap_phi_reg_pp0_iter3_upleft_reg_1630 <= ap_phi_reg_pp0_iter2_upleft_reg_1630;
                ap_phi_reg_pp0_iter3_upright_11_reg_1576 <= ap_phi_reg_pp0_iter2_upright_11_reg_1576;
                ap_phi_reg_pp0_iter3_upright_12_reg_1567 <= ap_phi_reg_pp0_iter2_upright_12_reg_1567;
                ap_phi_reg_pp0_iter3_upright_13_reg_1558 <= ap_phi_reg_pp0_iter2_upright_13_reg_1558;
                ap_phi_reg_pp0_iter3_upright_14_reg_1549 <= ap_phi_reg_pp0_iter2_upright_14_reg_1549;
                ap_phi_reg_pp0_iter3_upright_15_reg_1540 <= ap_phi_reg_pp0_iter2_upright_15_reg_1540;
                ap_phi_reg_pp0_iter3_upright_16_reg_1531 <= ap_phi_reg_pp0_iter2_upright_16_reg_1531;
                pixWindow_132_reg_6762 <= pixBuf_6_fu_404;
                pixWindow_133_reg_6772 <= pixBuf_7_fu_408;
                pixWindow_134_reg_6782 <= pixBuf_8_fu_412;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter4_b_10_reg_2134 <= ap_phi_reg_pp0_iter3_b_10_reg_2134;
                ap_phi_reg_pp0_iter4_b_1_reg_2080 <= ap_phi_reg_pp0_iter3_b_1_reg_2080;
                ap_phi_reg_pp0_iter4_b_4_reg_2098 <= ap_phi_reg_pp0_iter3_b_4_reg_2098;
                ap_phi_reg_pp0_iter4_b_7_reg_2116 <= ap_phi_reg_pp0_iter3_b_7_reg_2116;
                ap_phi_reg_pp0_iter4_en_rgd_10_reg_1882 <= ap_phi_reg_pp0_iter3_en_rgd_10_reg_1882;
                ap_phi_reg_pp0_iter4_en_rgd_11_reg_1855 <= ap_phi_reg_pp0_iter3_en_rgd_11_reg_1855;
                ap_phi_reg_pp0_iter4_en_rgd_12_reg_2044 <= ap_phi_reg_pp0_iter3_en_rgd_12_reg_2044;
                ap_phi_reg_pp0_iter4_en_rgd_13_reg_2017 <= ap_phi_reg_pp0_iter3_en_rgd_13_reg_2017;
                ap_phi_reg_pp0_iter4_en_rgd_14_reg_1990 <= ap_phi_reg_pp0_iter3_en_rgd_14_reg_1990;
                ap_phi_reg_pp0_iter4_en_rgd_15_reg_1963 <= ap_phi_reg_pp0_iter3_en_rgd_15_reg_1963;
                ap_phi_reg_pp0_iter4_en_rgd_1_reg_1693 <= ap_phi_reg_pp0_iter3_en_rgd_1_reg_1693;
                ap_phi_reg_pp0_iter4_en_rgd_2_reg_1666 <= ap_phi_reg_pp0_iter3_en_rgd_2_reg_1666;
                ap_phi_reg_pp0_iter4_en_rgd_3_reg_1639 <= ap_phi_reg_pp0_iter3_en_rgd_3_reg_1639;
                ap_phi_reg_pp0_iter4_en_rgd_4_reg_1828 <= ap_phi_reg_pp0_iter3_en_rgd_4_reg_1828;
                ap_phi_reg_pp0_iter4_en_rgd_5_reg_1801 <= ap_phi_reg_pp0_iter3_en_rgd_5_reg_1801;
                ap_phi_reg_pp0_iter4_en_rgd_6_reg_1774 <= ap_phi_reg_pp0_iter3_en_rgd_6_reg_1774;
                ap_phi_reg_pp0_iter4_en_rgd_7_reg_1747 <= ap_phi_reg_pp0_iter3_en_rgd_7_reg_1747;
                ap_phi_reg_pp0_iter4_en_rgd_8_reg_1936 <= ap_phi_reg_pp0_iter3_en_rgd_8_reg_1936;
                ap_phi_reg_pp0_iter4_en_rgd_9_reg_1909 <= ap_phi_reg_pp0_iter3_en_rgd_9_reg_1909;
                ap_phi_reg_pp0_iter4_en_rgd_reg_1720 <= ap_phi_reg_pp0_iter3_en_rgd_reg_1720;
                ap_phi_reg_pp0_iter4_r_10_reg_2125 <= ap_phi_reg_pp0_iter3_r_10_reg_2125;
                ap_phi_reg_pp0_iter4_r_1_reg_2071 <= ap_phi_reg_pp0_iter3_r_1_reg_2071;
                ap_phi_reg_pp0_iter4_r_4_reg_2089 <= ap_phi_reg_pp0_iter3_r_4_reg_2089;
                ap_phi_reg_pp0_iter4_r_7_reg_2107 <= ap_phi_reg_pp0_iter3_r_7_reg_2107;
                p_0_0_0_0_0923_21695_i_load_reg_6999 <= p_0_0_0_0_0923_21695_i_fu_428;
                p_0_0_0_0_0929_21629_i_load_reg_6981 <= p_0_0_0_0_0929_21629_i_fu_416;
                p_0_1_0_0_0924_21698_i_load_reg_7005 <= p_0_1_0_0_0924_21698_i_fu_432;
                p_0_1_0_0_0930_21632_i_load_reg_6987 <= p_0_1_0_0_0930_21632_i_fu_420;
                p_0_2_0_0_0925_21701_i_load_reg_7011 <= p_0_2_0_0_0925_21701_i_fu_436;
                p_0_2_0_0_0931_21635_i_load_reg_6993 <= p_0_2_0_0_0931_21635_i_fu_424;
                pixWindow_135_reg_6963 <= pixBuf_3_fu_392;
                pixWindow_136_reg_6969 <= pixBuf_4_fu_396;
                pixWindow_137_reg_6975 <= pixBuf_5_fu_400;
                pixWindow_138_reg_6948 <= pixBuf_fu_380;
                pixWindow_139_reg_6953 <= pixBuf_1_fu_384;
                pixWindow_140_reg_6958 <= pixBuf_2_fu_388;
                pixWindow_27_reg_7017 <= pixWindow_fu_440;
                pixWindow_28_reg_7023 <= pixWindow_1_fu_444;
                pixWindow_29_reg_7029 <= pixWindow_2_fu_448;
                pixWindow_30_reg_7035 <= pixWindow_3_fu_452;
                pixWindow_31_reg_7041 <= pixWindow_4_fu_456;
                pixWindow_32_reg_7047 <= pixWindow_5_fu_460;
                pixWindow_33_reg_7053 <= pixWindow_6_fu_464;
                pixWindow_34_reg_7059 <= pixWindow_7_fu_468;
                pixWindow_35_reg_7065 <= pixWindow_8_fu_472;
                pixWindow_39_reg_7071 <= pixWindow_9_fu_476;
                pixWindow_40_reg_7077 <= pixWindow_10_fu_480;
                pixWindow_41_reg_7083 <= pixWindow_11_fu_484;
                pixWindow_42_reg_7089 <= pixWindow_12_fu_488;
                pixWindow_43_reg_7095 <= pixWindow_13_fu_492;
                pixWindow_44_reg_7101 <= pixWindow_14_fu_496;
                pixWindow_45_reg_7107 <= pixWindow_15_fu_500;
                pixWindow_46_reg_7113 <= pixWindow_16_fu_504;
                pixWindow_47_reg_7119 <= pixWindow_17_fu_508;
                pixWindow_51_reg_7125 <= pixWindow_18_fu_512;
                pixWindow_52_reg_7131 <= pixWindow_19_fu_516;
                pixWindow_53_reg_7137 <= pixWindow_20_fu_520;
                pixWindow_54_reg_7143 <= pixWindow_21_fu_524;
                pixWindow_55_reg_7149 <= pixWindow_22_fu_528;
                pixWindow_56_reg_7155 <= pixWindow_23_fu_532;
                pixWindow_57_reg_7161 <= pixWindow_24_fu_536;
                pixWindow_58_reg_7167 <= pixWindow_25_fu_540;
                pixWindow_59_reg_7173 <= pixWindow_26_fu_544;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter5_b_10_reg_2134 <= ap_phi_reg_pp0_iter4_b_10_reg_2134;
                ap_phi_reg_pp0_iter5_b_1_reg_2080 <= ap_phi_reg_pp0_iter4_b_1_reg_2080;
                ap_phi_reg_pp0_iter5_b_4_reg_2098 <= ap_phi_reg_pp0_iter4_b_4_reg_2098;
                ap_phi_reg_pp0_iter5_b_7_reg_2116 <= ap_phi_reg_pp0_iter4_b_7_reg_2116;
                ap_phi_reg_pp0_iter5_en_rgd_10_reg_1882 <= ap_phi_reg_pp0_iter4_en_rgd_10_reg_1882;
                ap_phi_reg_pp0_iter5_en_rgd_11_reg_1855 <= ap_phi_reg_pp0_iter4_en_rgd_11_reg_1855;
                ap_phi_reg_pp0_iter5_en_rgd_12_reg_2044 <= ap_phi_reg_pp0_iter4_en_rgd_12_reg_2044;
                ap_phi_reg_pp0_iter5_en_rgd_13_reg_2017 <= ap_phi_reg_pp0_iter4_en_rgd_13_reg_2017;
                ap_phi_reg_pp0_iter5_en_rgd_14_reg_1990 <= ap_phi_reg_pp0_iter4_en_rgd_14_reg_1990;
                ap_phi_reg_pp0_iter5_en_rgd_15_reg_1963 <= ap_phi_reg_pp0_iter4_en_rgd_15_reg_1963;
                ap_phi_reg_pp0_iter5_en_rgd_1_reg_1693 <= ap_phi_reg_pp0_iter4_en_rgd_1_reg_1693;
                ap_phi_reg_pp0_iter5_en_rgd_2_reg_1666 <= ap_phi_reg_pp0_iter4_en_rgd_2_reg_1666;
                ap_phi_reg_pp0_iter5_en_rgd_3_reg_1639 <= ap_phi_reg_pp0_iter4_en_rgd_3_reg_1639;
                ap_phi_reg_pp0_iter5_en_rgd_4_reg_1828 <= ap_phi_reg_pp0_iter4_en_rgd_4_reg_1828;
                ap_phi_reg_pp0_iter5_en_rgd_5_reg_1801 <= ap_phi_reg_pp0_iter4_en_rgd_5_reg_1801;
                ap_phi_reg_pp0_iter5_en_rgd_6_reg_1774 <= ap_phi_reg_pp0_iter4_en_rgd_6_reg_1774;
                ap_phi_reg_pp0_iter5_en_rgd_7_reg_1747 <= ap_phi_reg_pp0_iter4_en_rgd_7_reg_1747;
                ap_phi_reg_pp0_iter5_en_rgd_8_reg_1936 <= ap_phi_reg_pp0_iter4_en_rgd_8_reg_1936;
                ap_phi_reg_pp0_iter5_en_rgd_9_reg_1909 <= ap_phi_reg_pp0_iter4_en_rgd_9_reg_1909;
                ap_phi_reg_pp0_iter5_en_rgd_reg_1720 <= ap_phi_reg_pp0_iter4_en_rgd_reg_1720;
                ap_phi_reg_pp0_iter5_r_10_reg_2125 <= ap_phi_reg_pp0_iter4_r_10_reg_2125;
                ap_phi_reg_pp0_iter5_r_1_reg_2071 <= ap_phi_reg_pp0_iter4_r_1_reg_2071;
                ap_phi_reg_pp0_iter5_r_4_reg_2089 <= ap_phi_reg_pp0_iter4_r_4_reg_2089;
                ap_phi_reg_pp0_iter5_r_7_reg_2107 <= ap_phi_reg_pp0_iter4_r_7_reg_2107;
                pix_10_reg_1501 <= ap_phi_reg_pp0_iter4_pix_10_reg_1501;
                pix_11_reg_1431 <= ap_phi_reg_pp0_iter4_pix_11_reg_1431;
                pix_12_reg_1421 <= ap_phi_reg_pp0_iter4_pix_12_reg_1421;
                pix_13_reg_1411 <= ap_phi_reg_pp0_iter4_pix_13_reg_1411;
                pix_14_reg_1461 <= ap_phi_reg_pp0_iter4_pix_14_reg_1461;
                pix_15_reg_1451 <= ap_phi_reg_pp0_iter4_pix_15_reg_1451;
                pix_16_reg_1441 <= ap_phi_reg_pp0_iter4_pix_16_reg_1441;
                pix_17_reg_1491 <= ap_phi_reg_pp0_iter4_pix_17_reg_1491;
                pix_18_reg_1481 <= ap_phi_reg_pp0_iter4_pix_18_reg_1481;
                pix_19_reg_1471 <= ap_phi_reg_pp0_iter4_pix_19_reg_1471;
                pix_9_reg_1511 <= ap_phi_reg_pp0_iter4_pix_9_reg_1511;
                pix_reg_1521 <= ap_phi_reg_pp0_iter4_pix_reg_1521;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter6_b_10_reg_2134 <= ap_phi_reg_pp0_iter5_b_10_reg_2134;
                ap_phi_reg_pp0_iter6_b_1_reg_2080 <= ap_phi_reg_pp0_iter5_b_1_reg_2080;
                ap_phi_reg_pp0_iter6_b_4_reg_2098 <= ap_phi_reg_pp0_iter5_b_4_reg_2098;
                ap_phi_reg_pp0_iter6_b_7_reg_2116 <= ap_phi_reg_pp0_iter5_b_7_reg_2116;
                ap_phi_reg_pp0_iter6_en_rgd_10_reg_1882 <= ap_phi_reg_pp0_iter5_en_rgd_10_reg_1882;
                ap_phi_reg_pp0_iter6_en_rgd_11_reg_1855 <= ap_phi_reg_pp0_iter5_en_rgd_11_reg_1855;
                ap_phi_reg_pp0_iter6_en_rgd_12_reg_2044 <= ap_phi_reg_pp0_iter5_en_rgd_12_reg_2044;
                ap_phi_reg_pp0_iter6_en_rgd_13_reg_2017 <= ap_phi_reg_pp0_iter5_en_rgd_13_reg_2017;
                ap_phi_reg_pp0_iter6_en_rgd_14_reg_1990 <= ap_phi_reg_pp0_iter5_en_rgd_14_reg_1990;
                ap_phi_reg_pp0_iter6_en_rgd_15_reg_1963 <= ap_phi_reg_pp0_iter5_en_rgd_15_reg_1963;
                ap_phi_reg_pp0_iter6_en_rgd_1_reg_1693 <= ap_phi_reg_pp0_iter5_en_rgd_1_reg_1693;
                ap_phi_reg_pp0_iter6_en_rgd_2_reg_1666 <= ap_phi_reg_pp0_iter5_en_rgd_2_reg_1666;
                ap_phi_reg_pp0_iter6_en_rgd_3_reg_1639 <= ap_phi_reg_pp0_iter5_en_rgd_3_reg_1639;
                ap_phi_reg_pp0_iter6_en_rgd_4_reg_1828 <= ap_phi_reg_pp0_iter5_en_rgd_4_reg_1828;
                ap_phi_reg_pp0_iter6_en_rgd_5_reg_1801 <= ap_phi_reg_pp0_iter5_en_rgd_5_reg_1801;
                ap_phi_reg_pp0_iter6_en_rgd_6_reg_1774 <= ap_phi_reg_pp0_iter5_en_rgd_6_reg_1774;
                ap_phi_reg_pp0_iter6_en_rgd_7_reg_1747 <= ap_phi_reg_pp0_iter5_en_rgd_7_reg_1747;
                ap_phi_reg_pp0_iter6_en_rgd_8_reg_1936 <= ap_phi_reg_pp0_iter5_en_rgd_8_reg_1936;
                ap_phi_reg_pp0_iter6_en_rgd_9_reg_1909 <= ap_phi_reg_pp0_iter5_en_rgd_9_reg_1909;
                ap_phi_reg_pp0_iter6_en_rgd_reg_1720 <= ap_phi_reg_pp0_iter5_en_rgd_reg_1720;
                ap_phi_reg_pp0_iter6_r_10_reg_2125 <= ap_phi_reg_pp0_iter5_r_10_reg_2125;
                ap_phi_reg_pp0_iter6_r_1_reg_2071 <= ap_phi_reg_pp0_iter5_r_1_reg_2071;
                ap_phi_reg_pp0_iter6_r_4_reg_2089 <= ap_phi_reg_pp0_iter5_r_4_reg_2089;
                ap_phi_reg_pp0_iter6_r_7_reg_2107 <= ap_phi_reg_pp0_iter5_r_7_reg_2107;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter7_b_10_reg_2134 <= ap_phi_reg_pp0_iter6_b_10_reg_2134;
                ap_phi_reg_pp0_iter7_b_1_reg_2080 <= ap_phi_reg_pp0_iter6_b_1_reg_2080;
                ap_phi_reg_pp0_iter7_b_4_reg_2098 <= ap_phi_reg_pp0_iter6_b_4_reg_2098;
                ap_phi_reg_pp0_iter7_b_7_reg_2116 <= ap_phi_reg_pp0_iter6_b_7_reg_2116;
                ap_phi_reg_pp0_iter7_r_10_reg_2125 <= ap_phi_reg_pp0_iter6_r_10_reg_2125;
                ap_phi_reg_pp0_iter7_r_1_reg_2071 <= ap_phi_reg_pp0_iter6_r_1_reg_2071;
                ap_phi_reg_pp0_iter7_r_4_reg_2089 <= ap_phi_reg_pp0_iter6_r_4_reg_2089;
                ap_phi_reg_pp0_iter7_r_7_reg_2107 <= ap_phi_reg_pp0_iter6_r_7_reg_2107;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter8_b_10_reg_2134 <= ap_phi_reg_pp0_iter7_b_10_reg_2134;
                ap_phi_reg_pp0_iter8_b_1_reg_2080 <= ap_phi_reg_pp0_iter7_b_1_reg_2080;
                ap_phi_reg_pp0_iter8_b_4_reg_2098 <= ap_phi_reg_pp0_iter7_b_4_reg_2098;
                ap_phi_reg_pp0_iter8_b_7_reg_2116 <= ap_phi_reg_pp0_iter7_b_7_reg_2116;
                ap_phi_reg_pp0_iter8_r_10_reg_2125 <= ap_phi_reg_pp0_iter7_r_10_reg_2125;
                ap_phi_reg_pp0_iter8_r_1_reg_2071 <= ap_phi_reg_pp0_iter7_r_1_reg_2071;
                ap_phi_reg_pp0_iter8_r_4_reg_2089 <= ap_phi_reg_pp0_iter7_r_4_reg_2089;
                ap_phi_reg_pp0_iter8_r_7_reg_2107 <= ap_phi_reg_pp0_iter7_r_7_reg_2107;
            end if;
        end if;
    end process;
    zext_ln792_2_reg_7359(10) <= '0';
    zext_ln793_2_reg_7364(10) <= '0';
    zext_ln792_3_reg_7379(10) <= '0';
    zext_ln793_3_reg_7384(10) <= '0';

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    CH_1_fu_5305_p3 <= 
        pix_14_reg_1461_pp0_iter7_reg when (red_i(0) = '1') else 
        pix_16_reg_1441_pp0_iter7_reg;
    CH_2_fu_5375_p3 <= 
        pix_11_reg_1431_pp0_iter7_reg when (red_i(0) = '1') else 
        pix_13_reg_1411_pp0_iter7_reg;
    CH_3_fu_5445_p3 <= 
        pix_reg_1521_pp0_iter7_reg when (red_i(0) = '1') else 
        pix_10_reg_1501_pp0_iter7_reg;
    CH_fu_5235_p3 <= 
        pix_17_reg_1491_pp0_iter7_reg when (red_i(0) = '1') else 
        pix_19_reg_1471_pp0_iter7_reg;
    CV_1_fu_5361_p2 <= std_logic_vector(unsigned(zext_ln817_3_fu_5357_p1) - unsigned(select_ln820_5_fu_5349_p3));
    CV_2_fu_5431_p2 <= std_logic_vector(unsigned(zext_ln817_5_fu_5427_p1) - unsigned(select_ln820_8_fu_5419_p3));
    CV_3_fu_5501_p2 <= std_logic_vector(unsigned(zext_ln817_7_fu_5497_p1) - unsigned(select_ln820_11_fu_5489_p3));
    CV_fu_5291_p2 <= std_logic_vector(unsigned(zext_ln817_1_fu_5287_p1) - unsigned(select_ln820_2_fu_5279_p3));
    PixBufVal_10_fu_3224_p3 <= 
        pixWindow_85_reg_6874 when (cmp558_i(0) = '1') else 
        ap_phi_reg_pp0_iter3_pixBuf_76_reg_898;
    PixBufVal_11_fu_3218_p3 <= 
        pixWindow_86_reg_6881 when (cmp558_i(0) = '1') else 
        ap_phi_reg_pp0_iter3_pixBuf_77_reg_889;
    PixBufVal_1_fu_3278_p3 <= 
        pixWindow_76_reg_6803 when (cmp558_i(0) = '1') else 
        ap_phi_reg_pp0_iter3_pixBuf_67_reg_979;
    PixBufVal_2_fu_3272_p3 <= 
        pixWindow_77_reg_6814 when (cmp558_i(0) = '1') else 
        ap_phi_reg_pp0_iter3_pixBuf_68_reg_970;
    PixBufVal_3_fu_3266_p3 <= 
        pixWindow_78_reg_6825 when (cmp558_i(0) = '1') else 
        ap_phi_reg_pp0_iter3_pixBuf_69_reg_961;
    PixBufVal_4_fu_3260_p3 <= 
        pixWindow_79_reg_6832 when (cmp558_i(0) = '1') else 
        ap_phi_reg_pp0_iter3_pixBuf_70_reg_952;
    PixBufVal_5_fu_3254_p3 <= 
        pixWindow_80_reg_6839 when (cmp558_i(0) = '1') else 
        ap_phi_reg_pp0_iter3_pixBuf_71_reg_943;
    PixBufVal_6_fu_3248_p3 <= 
        pixWindow_81_reg_6846 when (cmp558_i(0) = '1') else 
        ap_phi_reg_pp0_iter3_pixBuf_72_reg_934;
    PixBufVal_7_fu_3242_p3 <= 
        pixWindow_82_reg_6853 when (cmp558_i(0) = '1') else 
        ap_phi_reg_pp0_iter3_pixBuf_73_reg_925;
    PixBufVal_8_fu_3236_p3 <= 
        pixWindow_83_reg_6860 when (cmp558_i(0) = '1') else 
        ap_phi_reg_pp0_iter3_pixBuf_74_reg_916;
    PixBufVal_9_fu_3230_p3 <= 
        pixWindow_84_reg_6867 when (cmp558_i(0) = '1') else 
        ap_phi_reg_pp0_iter3_pixBuf_75_reg_907;
    PixBufVal_fu_3284_p3 <= 
        pixWindow_75_reg_6792 when (cmp558_i(0) = '1') else 
        ap_phi_reg_pp0_iter3_pixBuf_66_reg_988;
    add_ln638_fu_2375_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_z_1) + unsigned(ap_const_lv8_1));
    add_ln817_1_fu_4979_p2 <= std_logic_vector(signed(sext_ln817_1_fu_4975_p1) + signed(sext_ln818_2_fu_4958_p1));
    add_ln817_2_fu_5073_p2 <= std_logic_vector(signed(sext_ln817_2_fu_5069_p1) + signed(sext_ln818_4_fu_5052_p1));
    add_ln817_3_fu_5167_p2 <= std_logic_vector(signed(sext_ln817_3_fu_5163_p1) + signed(sext_ln818_6_fu_5146_p1));
    add_ln817_fu_4885_p2 <= std_logic_vector(signed(sext_ln817_fu_4881_p1) + signed(sext_ln818_fu_4864_p1));
    add_ln820_1_fu_4939_p2 <= std_logic_vector(signed(sext_ln820_2_fu_4935_p1) + signed(sext_ln818_1_fu_4904_p1));
    add_ln820_2_fu_5023_p2 <= std_logic_vector(signed(sext_ln820_3_fu_5002_p1) + signed(sext_ln820_4_fu_5019_p1));
    add_ln820_3_fu_5033_p2 <= std_logic_vector(signed(sext_ln820_5_fu_5029_p1) + signed(sext_ln818_3_fu_4998_p1));
    add_ln820_4_fu_5117_p2 <= std_logic_vector(signed(sext_ln820_6_fu_5096_p1) + signed(sext_ln820_7_fu_5113_p1));
    add_ln820_5_fu_5127_p2 <= std_logic_vector(signed(sext_ln820_8_fu_5123_p1) + signed(sext_ln818_5_fu_5092_p1));
    add_ln820_6_fu_5211_p2 <= std_logic_vector(signed(sext_ln820_9_fu_5190_p1) + signed(sext_ln820_10_fu_5207_p1));
    add_ln820_7_fu_5221_p2 <= std_logic_vector(signed(sext_ln820_11_fu_5217_p1) + signed(sext_ln818_7_fu_5186_p1));
    add_ln820_fu_4929_p2 <= std_logic_vector(signed(sext_ln820_fu_4908_p1) + signed(sext_ln820_1_fu_4925_p1));
    agdiff_10_fu_4126_p3 <= 
        sub_ln61_10_fu_4112_p2 when (tmp_21_fu_4118_p3(0) = '1') else 
        trunc_ln61_10_fu_4108_p1;
    agdiff_11_fu_4157_p3 <= 
        sub_ln61_11_fu_4143_p2 when (tmp_22_fu_4149_p3(0) = '1') else 
        trunc_ln61_11_fu_4139_p1;
    agdiff_12_fu_4231_p3 <= 
        sub_ln61_12_fu_4217_p2 when (tmp_28_fu_4223_p3(0) = '1') else 
        trunc_ln61_12_fu_4213_p1;
    agdiff_13_fu_4267_p3 <= 
        sub_ln61_13_fu_4253_p2 when (tmp_29_fu_4259_p3(0) = '1') else 
        trunc_ln61_13_fu_4249_p1;
    agdiff_14_fu_4298_p3 <= 
        sub_ln61_14_fu_4284_p2 when (tmp_30_fu_4290_p3(0) = '1') else 
        trunc_ln61_14_fu_4280_p1;
    agdiff_15_fu_4329_p3 <= 
        sub_ln61_15_fu_4315_p2 when (tmp_31_fu_4321_p3(0) = '1') else 
        trunc_ln61_15_fu_4311_p1;
    agdiff_1_fu_3663_p3 <= 
        sub_ln61_1_fu_3649_p2 when (tmp_2_fu_3655_p3(0) = '1') else 
        trunc_ln61_1_fu_3645_p1;
    agdiff_2_fu_3699_p3 <= 
        sub_ln61_2_fu_3685_p2 when (tmp_3_fu_3691_p3(0) = '1') else 
        trunc_ln61_2_fu_3681_p1;
    agdiff_3_fu_3735_p3 <= 
        sub_ln61_3_fu_3721_p2 when (tmp_4_fu_3727_p3(0) = '1') else 
        trunc_ln61_3_fu_3717_p1;
    agdiff_4_fu_3843_p3 <= 
        sub_ln61_4_fu_3829_p2 when (tmp_10_fu_3835_p3(0) = '1') else 
        trunc_ln61_4_fu_3825_p1;
    agdiff_5_fu_3879_p3 <= 
        sub_ln61_5_fu_3865_p2 when (tmp_11_fu_3871_p3(0) = '1') else 
        trunc_ln61_5_fu_3861_p1;
    agdiff_6_fu_3915_p3 <= 
        sub_ln61_6_fu_3901_p2 when (tmp_12_fu_3907_p3(0) = '1') else 
        trunc_ln61_6_fu_3897_p1;
    agdiff_7_fu_3951_p3 <= 
        sub_ln61_7_fu_3937_p2 when (tmp_13_fu_3943_p3(0) = '1') else 
        trunc_ln61_7_fu_3933_p1;
    agdiff_8_fu_4059_p3 <= 
        sub_ln61_8_fu_4045_p2 when (tmp_19_fu_4051_p3(0) = '1') else 
        trunc_ln61_8_fu_4041_p1;
    agdiff_9_fu_4095_p3 <= 
        sub_ln61_9_fu_4081_p2 when (tmp_20_fu_4087_p3(0) = '1') else 
        trunc_ln61_9_fu_4077_p1;
    agdiff_fu_3627_p3 <= 
        sub_ln61_fu_3613_p2 when (tmp_1_fu_3619_p3(0) = '1') else 
        trunc_ln61_fu_3609_p1;
    and_ln817_1_fu_4953_p2 <= (sub_ln817_2_reg_7475_pp0_iter6_reg and select_ln817_3_fu_4945_p3);
    and_ln817_2_fu_5047_p2 <= (sub_ln817_4_reg_7523_pp0_iter6_reg and select_ln817_5_fu_5039_p3);
    and_ln817_3_fu_5141_p2 <= (sub_ln817_6_reg_7561_pp0_iter6_reg and select_ln817_7_fu_5133_p3);
    and_ln817_fu_4859_p2 <= (sub_ln817_reg_7427_pp0_iter6_reg and select_ln817_1_fu_4851_p3);
    and_ln818_1_fu_4970_p2 <= (sub_ln818_1_reg_7480_pp0_iter6_reg and select_ln818_3_fu_4962_p3);
    and_ln818_2_fu_5064_p2 <= (sub_ln818_2_reg_7528_pp0_iter6_reg and select_ln818_5_fu_5056_p3);
    and_ln818_3_fu_5158_p2 <= (sub_ln818_3_reg_7566_pp0_iter6_reg and select_ln818_7_fu_5150_p3);
    and_ln818_fu_4876_p2 <= (sub_ln818_reg_7432_pp0_iter6_reg and select_ln818_1_fu_4868_p3);
    and_ln819_1_fu_4993_p2 <= (sub_ln819_1_reg_7485_pp0_iter6_reg and select_ln819_3_fu_4985_p3);
    and_ln819_2_fu_5087_p2 <= (sub_ln819_2_reg_7369_pp0_iter6_reg and select_ln819_5_fu_5079_p3);
    and_ln819_3_fu_5181_p2 <= (sub_ln819_3_reg_7389_pp0_iter6_reg and select_ln819_7_fu_5173_p3);
    and_ln819_fu_4899_p2 <= (sub_ln819_reg_7437_pp0_iter6_reg and select_ln819_1_fu_4891_p3);
    and_ln820_1_fu_5014_p2 <= (sub_ln820_3_reg_7490_pp0_iter6_reg and select_ln820_4_fu_5006_p3);
    and_ln820_2_fu_5108_p2 <= (sub_ln820_6_reg_7374_pp0_iter6_reg and select_ln820_7_fu_5100_p3);
    and_ln820_3_fu_5202_p2 <= (sub_ln820_9_reg_7394_pp0_iter6_reg and select_ln820_10_fu_5194_p3);
    and_ln820_fu_4920_p2 <= (sub_ln820_reg_7442_pp0_iter6_reg and select_ln820_1_fu_4912_p3);
    and_ln833_fu_2417_p2 <= (xor_ln833_fu_2411_p2 and cmp558_i);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);

    ap_block_pp0_assign_proc : process(ap_CS_fsm, ap_block_pp0_stage0_subdone)
    begin
                ap_block_pp0 <= ((ap_ST_fsm_pp0_stage0 = ap_CS_fsm) and (ap_const_boolean_1 = ap_block_pp0_stage0_subdone));
    end process;

    ap_block_pp0_stage0 <= ap_const_boolean_0;
    ap_block_pp0_stage0_01001 <= ap_const_boolean_0;
    ap_block_pp0_stage0_11001 <= ap_const_boolean_0;
    ap_block_pp0_stage0_subdone <= ap_const_boolean_0;

    ap_block_state11_pp0_stage0_iter10_assign_proc : process(and_ln833_reg_6681_pp0_iter9_reg)
    begin
                ap_block_state11_pp0_stage0_iter10 <= ((ap_const_lv1_1 = and_ln833_reg_6681_pp0_iter9_reg) and (ap_const_logic_1 = ap_const_logic_0));
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(ap_predicate_op175_read_state2)
    begin
                ap_block_state2_pp0_stage0_iter1 <= ((ap_predicate_op175_read_state2 = ap_const_boolean_1) and (ap_const_logic_1 = ap_const_logic_0));
    end process;


    ap_condition_1523_assign_proc : process(cmp59_i_read_reg_6594, icmp_ln633_reg_6622_pp0_iter1_reg, icmp_ln643_reg_6631_pp0_iter1_reg)
    begin
                ap_condition_1523 <= ((icmp_ln643_reg_6631_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln633_reg_6622_pp0_iter1_reg = ap_const_lv1_0) and (cmp59_i_read_reg_6594 = ap_const_lv1_0));
    end process;


    ap_condition_1992_assign_proc : process(cmp314_i_read_reg_6598, icmp_ln633_reg_6622_pp0_iter5_reg, enable_7_fu_4736_p3)
    begin
                ap_condition_1992 <= (not((enable_7_fu_4736_p3 = ap_const_lv6_21)) and not((enable_7_fu_4736_p3 = ap_const_lv6_20)) and not((enable_7_fu_4736_p3 = ap_const_lv6_1)) and not((enable_7_fu_4736_p3 = ap_const_lv6_0)) and not((enable_7_fu_4736_p3 = ap_const_lv6_1A)) and not((enable_7_fu_4736_p3 = ap_const_lv6_18)) and not((enable_7_fu_4736_p3 = ap_const_lv6_A)) and not((enable_7_fu_4736_p3 = ap_const_lv6_8)) and not((enable_7_fu_4736_p3 = ap_const_lv6_3C)) and not((enable_7_fu_4736_p3 = ap_const_lv6_38)) and not((enable_7_fu_4736_p3 = ap_const_lv6_34)) and not((enable_7_fu_4736_p3 = ap_const_lv6_30)) and not((enable_7_fu_4736_p3 = ap_const_lv6_F)) and not((enable_7_fu_4736_p3 = ap_const_lv6_B)) and not((enable_7_fu_4736_p3 = ap_const_lv6_7)) and not((enable_7_fu_4736_p3 = ap_const_lv6_3)) and not((enable_7_fu_4736_p3 = ap_const_lv6_37)) and not((enable_7_fu_4736_p3 = ap_const_lv6_35)) and not((enable_7_fu_4736_p3 = ap_const_lv6_27)) and not((enable_7_fu_4736_p3 = ap_const_lv6_25)) and not((enable_7_fu_4736_p3 = ap_const_lv6_3F)) and not((enable_7_fu_4736_p3 
    = ap_const_lv6_3E)) and not((enable_7_fu_4736_p3 = ap_const_lv6_1F)) and not((enable_7_fu_4736_p3 = ap_const_lv6_1E)) and (icmp_ln633_reg_6622_pp0_iter5_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1));
    end process;


    ap_condition_2213_assign_proc : process(cmp314_1_i_read_reg_6602, icmp_ln633_reg_6622_pp0_iter5_reg, enable_15_fu_4772_p3)
    begin
                ap_condition_2213 <= (not((enable_15_fu_4772_p3 = ap_const_lv6_21)) and not((enable_15_fu_4772_p3 = ap_const_lv6_20)) and not((enable_15_fu_4772_p3 = ap_const_lv6_1)) and not((enable_15_fu_4772_p3 = ap_const_lv6_0)) and not((enable_15_fu_4772_p3 = ap_const_lv6_1A)) and not((enable_15_fu_4772_p3 = ap_const_lv6_18)) and not((enable_15_fu_4772_p3 = ap_const_lv6_A)) and not((enable_15_fu_4772_p3 = ap_const_lv6_8)) and not((enable_15_fu_4772_p3 = ap_const_lv6_3C)) and not((enable_15_fu_4772_p3 = ap_const_lv6_38)) and not((enable_15_fu_4772_p3 = ap_const_lv6_34)) and not((enable_15_fu_4772_p3 = ap_const_lv6_30)) and not((enable_15_fu_4772_p3 = ap_const_lv6_F)) and not((enable_15_fu_4772_p3 = ap_const_lv6_B)) and not((enable_15_fu_4772_p3 = ap_const_lv6_7)) and not((enable_15_fu_4772_p3 = ap_const_lv6_3)) and not((enable_15_fu_4772_p3 = ap_const_lv6_37)) and not((enable_15_fu_4772_p3 = ap_const_lv6_35)) and not((enable_15_fu_4772_p3 = ap_const_lv6_27)) and not((enable_15_fu_4772_p3 = ap_const_lv6_25)) and not((enable_15_fu_4772_p3 = ap_const_lv6_3F)) 
    and not((enable_15_fu_4772_p3 = ap_const_lv6_3E)) and not((enable_15_fu_4772_p3 = ap_const_lv6_1F)) and not((enable_15_fu_4772_p3 = ap_const_lv6_1E)) and (icmp_ln633_reg_6622_pp0_iter5_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1));
    end process;


    ap_condition_2425_assign_proc : process(cmp314_i_read_reg_6598, icmp_ln633_reg_6622_pp0_iter5_reg, enable_23_fu_4808_p3)
    begin
                ap_condition_2425 <= (not((enable_23_fu_4808_p3 = ap_const_lv6_21)) and not((enable_23_fu_4808_p3 = ap_const_lv6_20)) and not((enable_23_fu_4808_p3 = ap_const_lv6_1)) and not((enable_23_fu_4808_p3 = ap_const_lv6_0)) and not((enable_23_fu_4808_p3 = ap_const_lv6_1A)) and not((enable_23_fu_4808_p3 = ap_const_lv6_18)) and not((enable_23_fu_4808_p3 = ap_const_lv6_A)) and not((enable_23_fu_4808_p3 = ap_const_lv6_8)) and not((enable_23_fu_4808_p3 = ap_const_lv6_3C)) and not((enable_23_fu_4808_p3 = ap_const_lv6_38)) and not((enable_23_fu_4808_p3 = ap_const_lv6_34)) and not((enable_23_fu_4808_p3 = ap_const_lv6_30)) and not((enable_23_fu_4808_p3 = ap_const_lv6_F)) and not((enable_23_fu_4808_p3 = ap_const_lv6_B)) and not((enable_23_fu_4808_p3 = ap_const_lv6_7)) and not((enable_23_fu_4808_p3 = ap_const_lv6_3)) and not((enable_23_fu_4808_p3 = ap_const_lv6_37)) and not((enable_23_fu_4808_p3 = ap_const_lv6_35)) and not((enable_23_fu_4808_p3 = ap_const_lv6_27)) and not((enable_23_fu_4808_p3 = ap_const_lv6_25)) and not((enable_23_fu_4808_p3 = ap_const_lv6_3F)) 
    and not((enable_23_fu_4808_p3 = ap_const_lv6_3E)) and not((enable_23_fu_4808_p3 = ap_const_lv6_1F)) and not((enable_23_fu_4808_p3 = ap_const_lv6_1E)) and (icmp_ln633_reg_6622_pp0_iter5_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1));
    end process;


    ap_condition_2636_assign_proc : process(cmp314_1_i_read_reg_6602, icmp_ln633_reg_6622_pp0_iter5_reg, enable_31_fu_4844_p3)
    begin
                ap_condition_2636 <= (not((enable_31_fu_4844_p3 = ap_const_lv6_21)) and not((enable_31_fu_4844_p3 = ap_const_lv6_20)) and not((enable_31_fu_4844_p3 = ap_const_lv6_1)) and not((enable_31_fu_4844_p3 = ap_const_lv6_0)) and not((enable_31_fu_4844_p3 = ap_const_lv6_1A)) and not((enable_31_fu_4844_p3 = ap_const_lv6_18)) and not((enable_31_fu_4844_p3 = ap_const_lv6_A)) and not((enable_31_fu_4844_p3 = ap_const_lv6_8)) and not((enable_31_fu_4844_p3 = ap_const_lv6_3C)) and not((enable_31_fu_4844_p3 = ap_const_lv6_38)) and not((enable_31_fu_4844_p3 = ap_const_lv6_34)) and not((enable_31_fu_4844_p3 = ap_const_lv6_30)) and not((enable_31_fu_4844_p3 = ap_const_lv6_F)) and not((enable_31_fu_4844_p3 = ap_const_lv6_B)) and not((enable_31_fu_4844_p3 = ap_const_lv6_7)) and not((enable_31_fu_4844_p3 = ap_const_lv6_3)) and not((enable_31_fu_4844_p3 = ap_const_lv6_37)) and not((enable_31_fu_4844_p3 = ap_const_lv6_35)) and not((enable_31_fu_4844_p3 = ap_const_lv6_27)) and not((enable_31_fu_4844_p3 = ap_const_lv6_25)) and not((enable_31_fu_4844_p3 = ap_const_lv6_3F)) 
    and not((enable_31_fu_4844_p3 = ap_const_lv6_3E)) and not((enable_31_fu_4844_p3 = ap_const_lv6_1F)) and not((enable_31_fu_4844_p3 = ap_const_lv6_1E)) and (icmp_ln633_reg_6622_pp0_iter5_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1));
    end process;


    ap_condition_5358_assign_proc : process(icmp_ln633_reg_6622, icmp_ln643_reg_6631, cmp59_i, ap_block_pp0_stage0_11001)
    begin
                ap_condition_5358 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp59_i = ap_const_lv1_1) and (icmp_ln643_reg_6631 = ap_const_lv1_1) and (icmp_ln633_reg_6622 = ap_const_lv1_0));
    end process;


    ap_condition_5475_assign_proc : process(ap_enable_reg_pp0_iter3, icmp_ln633_reg_6622_pp0_iter2_reg, icmp_ln643_reg_6631_pp0_iter2_reg)
    begin
                ap_condition_5475 <= ((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1));
    end process;


    ap_condition_5478_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln633_reg_6622_pp0_iter1_reg, icmp_ln643_reg_6631_pp0_iter1_reg)
    begin
                ap_condition_5478 <= ((icmp_ln643_reg_6631_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln633_reg_6622_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_block_pp0_stage0_subdone, icmp_ln633_fu_2369_p2, frp_pipeline_valid_U_valid_out)
    begin
        if (((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1) and ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (icmp_ln633_fu_2369_p2 = ap_const_lv1_1)))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_frp_pvb_no_bkwd_prs_assign_proc : process(pf_imgRB_U_pf_ready)
    begin
                ap_condition_frp_pvb_no_bkwd_prs <= (pf_imgRB_U_pf_ready = ap_const_logic_1);
    end process;


    ap_condition_frp_pvb_pf_start_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_start_int)
    begin
                ap_condition_frp_pvb_pf_start <= ((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_frp_roi_pvb_no_fwd_prs_assign_proc : process(imgG_num_data_valid, ap_frp_data_req_imgG, ap_frp_data_req_imgG_op175)
    begin
                ap_condition_frp_roi_pvb_no_fwd_prs <= not((unsigned(imgG_num_data_valid) < unsigned(std_logic_vector(unsigned(ap_frp_data_req_imgG) + unsigned(ap_frp_data_req_imgG_op175)))));
    end process;


    ap_done_int_frp_assign_proc : process(ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter9_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter9_reg = ap_const_logic_1))) then 
            ap_done_int_frp <= ap_const_logic_1;
        else 
            ap_done_int_frp <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_operation_173_assign_proc : process(ap_predicate_op173_load_state2)
    begin
                ap_enable_operation_173 <= (ap_predicate_op173_load_state2 = ap_const_boolean_1);
    end process;


    ap_enable_operation_174_assign_proc : process(ap_predicate_op174_load_state2)
    begin
                ap_enable_operation_174 <= (ap_predicate_op174_load_state2 = ap_const_boolean_1);
    end process;


    ap_enable_operation_192_assign_proc : process(ap_predicate_op192_load_state3)
    begin
                ap_enable_operation_192 <= (ap_predicate_op192_load_state3 = ap_const_boolean_1);
    end process;


    ap_enable_operation_205_assign_proc : process(ap_predicate_op205_load_state3)
    begin
                ap_enable_operation_205 <= (ap_predicate_op205_load_state3 = ap_const_boolean_1);
    end process;


    ap_enable_operation_219_assign_proc : process(ap_predicate_op219_store_state3)
    begin
                ap_enable_operation_219 <= (ap_predicate_op219_store_state3 = ap_const_boolean_1);
    end process;


    ap_enable_operation_333_assign_proc : process(ap_predicate_op333_store_state4)
    begin
                ap_enable_operation_333 <= (ap_predicate_op333_store_state4 = ap_const_boolean_1);
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_enable_reg_pp0_iter1_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter1 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(10) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter10 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(2) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter2 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(3) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter3 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(4) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter4 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(5) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter5 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(6) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter6 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(7) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter7 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(8) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter8 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(9) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter9 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_state2_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1)
    begin
                ap_enable_state2_pp0_iter1_stage0 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_enable_state3_pp0_iter2_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2)
    begin
                ap_enable_state3_pp0_iter2_stage0 <= ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_enable_state4_pp0_iter3_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3)
    begin
                ap_enable_state4_pp0_iter3_stage0 <= ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_frp_data_issued_nxt_imgG_op175_assign_proc : process(ap_predicate_op175_read_state2, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_predicate_op175_read_state2 = ap_const_boolean_1) and (frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1))) then 
            ap_frp_data_issued_nxt_imgG_op175 <= ap_const_logic_1;
        else 
            ap_frp_data_issued_nxt_imgG_op175 <= ap_const_logic_0;
        end if; 
    end process;


    ap_frp_data_next_issued_imgG_assign_proc : process(ap_frp_data_issued_nxt_imgG_op175)
    begin
        if ((ap_frp_data_issued_nxt_imgG_op175 = ap_const_logic_1)) then 
            ap_frp_data_next_issued_imgG <= ap_const_lv1_1;
        else 
            ap_frp_data_next_issued_imgG <= ap_const_lv1_0;
        end if; 
    end process;


    ap_frp_data_req_imgG_op175_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln633_fu_2369_p2, cmp59_i_read_read_fu_554_p2, icmp_ln643_fu_2391_p2)
    begin
        if (((icmp_ln643_fu_2391_p2 = ap_const_lv1_1) and (cmp59_i_read_read_fu_554_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln633_fu_2369_p2 = ap_const_lv1_0))) then 
            ap_frp_data_req_imgG_op175 <= ap_const_lv1_1;
        else 
            ap_frp_data_req_imgG_op175 <= ap_const_lv1_0;
        end if; 
    end process;


    ap_frp_vld_in_assign_proc : process(ap_condition_frp_roi_pvb_no_fwd_prs, ap_condition_frp_pvb_no_bkwd_prs, ap_condition_frp_pvb_pf_start)
    begin
        if (((ap_const_boolean_1 = ap_condition_frp_pvb_pf_start) and (ap_const_boolean_1 = ap_condition_frp_pvb_no_bkwd_prs) and (ap_const_boolean_1 = ap_condition_frp_roi_pvb_no_fwd_prs))) then 
            ap_frp_vld_in <= ap_const_logic_1;
        else 
            ap_frp_vld_in <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_phi_mux_b_10_phi_fu_2137_p4_assign_proc : process(cmp314_1_i_read_reg_6602, icmp_ln633_reg_6622_pp0_iter8_reg, b_9_fu_5904_p3, ap_phi_reg_pp0_iter9_b_10_reg_2134)
    begin
        if (((icmp_ln633_reg_6622_pp0_iter8_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1))) then 
            ap_phi_mux_b_10_phi_fu_2137_p4 <= b_9_fu_5904_p3;
        else 
            ap_phi_mux_b_10_phi_fu_2137_p4 <= ap_phi_reg_pp0_iter9_b_10_reg_2134;
        end if; 
    end process;


    ap_phi_mux_b_1_phi_fu_2083_p4_assign_proc : process(cmp314_i_read_reg_6598, icmp_ln633_reg_6622_pp0_iter8_reg, b_fu_5517_p3, ap_phi_reg_pp0_iter9_b_1_reg_2080)
    begin
        if (((icmp_ln633_reg_6622_pp0_iter8_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1))) then 
            ap_phi_mux_b_1_phi_fu_2083_p4 <= b_fu_5517_p3;
        else 
            ap_phi_mux_b_1_phi_fu_2083_p4 <= ap_phi_reg_pp0_iter9_b_1_reg_2080;
        end if; 
    end process;


    ap_phi_mux_b_4_phi_fu_2101_p4_assign_proc : process(cmp314_1_i_read_reg_6602, icmp_ln633_reg_6622_pp0_iter8_reg, b_3_fu_5646_p3, ap_phi_reg_pp0_iter9_b_4_reg_2098)
    begin
        if (((icmp_ln633_reg_6622_pp0_iter8_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1))) then 
            ap_phi_mux_b_4_phi_fu_2101_p4 <= b_3_fu_5646_p3;
        else 
            ap_phi_mux_b_4_phi_fu_2101_p4 <= ap_phi_reg_pp0_iter9_b_4_reg_2098;
        end if; 
    end process;


    ap_phi_mux_b_7_phi_fu_2119_p4_assign_proc : process(cmp314_i_read_reg_6598, icmp_ln633_reg_6622_pp0_iter8_reg, b_6_fu_5775_p3, ap_phi_reg_pp0_iter9_b_7_reg_2116)
    begin
        if (((icmp_ln633_reg_6622_pp0_iter8_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1))) then 
            ap_phi_mux_b_7_phi_fu_2119_p4 <= b_6_fu_5775_p3;
        else 
            ap_phi_mux_b_7_phi_fu_2119_p4 <= ap_phi_reg_pp0_iter9_b_7_reg_2116;
        end if; 
    end process;


    ap_phi_mux_downright_6_phi_fu_1261_p4_assign_proc : process(icmp_ln633_reg_6622_pp0_iter2_reg, icmp_ln643_reg_6631_pp0_iter2_reg, select_ln710_40_fu_3202_p3, ap_phi_reg_pp0_iter3_downright_6_reg_1258, pixBuf_1_fu_384)
    begin
        if ((icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_downright_6_phi_fu_1261_p4 <= pixBuf_1_fu_384;
            elsif ((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_downright_6_phi_fu_1261_p4 <= select_ln710_40_fu_3202_p3;
            else 
                ap_phi_mux_downright_6_phi_fu_1261_p4 <= ap_phi_reg_pp0_iter3_downright_6_reg_1258;
            end if;
        else 
            ap_phi_mux_downright_6_phi_fu_1261_p4 <= ap_phi_reg_pp0_iter3_downright_6_reg_1258;
        end if; 
    end process;


    ap_phi_mux_downright_7_phi_fu_1252_p4_assign_proc : process(icmp_ln633_reg_6622_pp0_iter2_reg, icmp_ln643_reg_6631_pp0_iter2_reg, select_ln710_39_fu_3194_p3, ap_phi_reg_pp0_iter3_downright_7_reg_1249, pixBuf_2_fu_388)
    begin
        if ((icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_downright_7_phi_fu_1252_p4 <= pixBuf_2_fu_388;
            elsif ((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_downright_7_phi_fu_1252_p4 <= select_ln710_39_fu_3194_p3;
            else 
                ap_phi_mux_downright_7_phi_fu_1252_p4 <= ap_phi_reg_pp0_iter3_downright_7_reg_1249;
            end if;
        else 
            ap_phi_mux_downright_7_phi_fu_1252_p4 <= ap_phi_reg_pp0_iter3_downright_7_reg_1249;
        end if; 
    end process;


    ap_phi_mux_downright_phi_fu_1270_p4_assign_proc : process(icmp_ln633_reg_6622_pp0_iter2_reg, icmp_ln643_reg_6631_pp0_iter2_reg, select_ln710_41_fu_3210_p3, ap_phi_reg_pp0_iter3_downright_reg_1267, pixBuf_fu_380)
    begin
        if ((icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_downright_phi_fu_1270_p4 <= pixBuf_fu_380;
            elsif ((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_downright_phi_fu_1270_p4 <= select_ln710_41_fu_3210_p3;
            else 
                ap_phi_mux_downright_phi_fu_1270_p4 <= ap_phi_reg_pp0_iter3_downright_reg_1267;
            end if;
        else 
            ap_phi_mux_downright_phi_fu_1270_p4 <= ap_phi_reg_pp0_iter3_downright_reg_1267;
        end if; 
    end process;


    ap_phi_mux_en_rgd_10_phi_fu_1886_p14_assign_proc : process(cmp314_i_read_reg_6598, icmp_ln633_reg_6622_pp0_iter6_reg, enable_23_reg_7643, ap_phi_reg_pp0_iter7_en_rgd_10_reg_1882)
    begin
        if ((((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_23_reg_7643 = ap_const_lv6_1E)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_23_reg_7643 = ap_const_lv6_1F)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_23_reg_7643 = ap_const_lv6_3E)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_23_reg_7643 = ap_const_lv6_3F)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_23_reg_7643 = ap_const_lv6_3)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_23_reg_7643 = ap_const_lv6_7)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_23_reg_7643 = ap_const_lv6_B)) or 
    ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_23_reg_7643 = ap_const_lv6_F)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_23_reg_7643 = ap_const_lv6_8)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_23_reg_7643 = ap_const_lv6_A)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_23_reg_7643 = ap_const_lv6_18)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_23_reg_7643 = ap_const_lv6_1A)))) then 
            ap_phi_mux_en_rgd_10_phi_fu_1886_p14 <= ap_const_lv1_0;
        elsif ((((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_23_reg_7643 = ap_const_lv6_25)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_23_reg_7643 = ap_const_lv6_27)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_23_reg_7643 = ap_const_lv6_35)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_23_reg_7643 = ap_const_lv6_37)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_23_reg_7643 = ap_const_lv6_30)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_23_reg_7643 = ap_const_lv6_34)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_23_reg_7643 = ap_const_lv6_38)) 
    or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_23_reg_7643 = ap_const_lv6_3C)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_23_reg_7643 = ap_const_lv6_0)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_23_reg_7643 = ap_const_lv6_1)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_23_reg_7643 = ap_const_lv6_20)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_23_reg_7643 = ap_const_lv6_21)))) then 
            ap_phi_mux_en_rgd_10_phi_fu_1886_p14 <= ap_const_lv1_1;
        else 
            ap_phi_mux_en_rgd_10_phi_fu_1886_p14 <= ap_phi_reg_pp0_iter7_en_rgd_10_reg_1882;
        end if; 
    end process;


    ap_phi_mux_en_rgd_11_phi_fu_1859_p14_assign_proc : process(cmp314_i_read_reg_6598, icmp_ln633_reg_6622_pp0_iter6_reg, enable_23_reg_7643, ap_phi_reg_pp0_iter7_en_rgd_11_reg_1855)
    begin
        if ((((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_23_reg_7643 = ap_const_lv6_1E)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_23_reg_7643 = ap_const_lv6_1F)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_23_reg_7643 = ap_const_lv6_3E)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_23_reg_7643 = ap_const_lv6_3F)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_23_reg_7643 = ap_const_lv6_25)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_23_reg_7643 = ap_const_lv6_27)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_23_reg_7643 = ap_const_lv6_35)) 
    or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_23_reg_7643 = ap_const_lv6_37)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_23_reg_7643 = ap_const_lv6_30)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_23_reg_7643 = ap_const_lv6_34)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_23_reg_7643 = ap_const_lv6_38)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_23_reg_7643 = ap_const_lv6_3C)))) then 
            ap_phi_mux_en_rgd_11_phi_fu_1859_p14 <= ap_const_lv1_0;
        elsif ((((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_23_reg_7643 = ap_const_lv6_3)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_23_reg_7643 = ap_const_lv6_7)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_23_reg_7643 = ap_const_lv6_B)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_23_reg_7643 = ap_const_lv6_F)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_23_reg_7643 = ap_const_lv6_8)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_23_reg_7643 = ap_const_lv6_A)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_23_reg_7643 = ap_const_lv6_18)) or ((icmp_ln633_reg_6622_pp0_iter6_reg 
    = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_23_reg_7643 = ap_const_lv6_1A)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_23_reg_7643 = ap_const_lv6_0)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_23_reg_7643 = ap_const_lv6_1)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_23_reg_7643 = ap_const_lv6_20)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_23_reg_7643 = ap_const_lv6_21)))) then 
            ap_phi_mux_en_rgd_11_phi_fu_1859_p14 <= ap_const_lv1_1;
        else 
            ap_phi_mux_en_rgd_11_phi_fu_1859_p14 <= ap_phi_reg_pp0_iter7_en_rgd_11_reg_1855;
        end if; 
    end process;


    ap_phi_mux_en_rgd_12_phi_fu_2048_p14_assign_proc : process(cmp314_1_i_read_reg_6602, icmp_ln633_reg_6622_pp0_iter6_reg, enable_31_reg_7647, ap_phi_reg_pp0_iter7_en_rgd_12_reg_2044)
    begin
        if ((((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_31_reg_7647 = ap_const_lv6_1E)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_31_reg_7647 = ap_const_lv6_1F)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_31_reg_7647 = ap_const_lv6_3E)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_31_reg_7647 = ap_const_lv6_3F)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_31_reg_7647 = ap_const_lv6_25)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_31_reg_7647 = ap_const_lv6_27)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_31_reg_7647 = ap_const_lv6_35)) 
    or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_31_reg_7647 = ap_const_lv6_37)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_31_reg_7647 = ap_const_lv6_3)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_31_reg_7647 = ap_const_lv6_7)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_31_reg_7647 = ap_const_lv6_B)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_31_reg_7647 = ap_const_lv6_F)))) then 
            ap_phi_mux_en_rgd_12_phi_fu_2048_p14 <= ap_const_lv1_1;
        elsif ((((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_31_reg_7647 = ap_const_lv6_30)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_31_reg_7647 = ap_const_lv6_34)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_31_reg_7647 = ap_const_lv6_38)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_31_reg_7647 = ap_const_lv6_3C)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_31_reg_7647 = ap_const_lv6_8)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_31_reg_7647 = ap_const_lv6_A)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_31_reg_7647 = ap_const_lv6_18)) 
    or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_31_reg_7647 = ap_const_lv6_1A)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_31_reg_7647 = ap_const_lv6_0)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_31_reg_7647 = ap_const_lv6_1)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_31_reg_7647 = ap_const_lv6_20)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_31_reg_7647 = ap_const_lv6_21)))) then 
            ap_phi_mux_en_rgd_12_phi_fu_2048_p14 <= ap_const_lv1_0;
        else 
            ap_phi_mux_en_rgd_12_phi_fu_2048_p14 <= ap_phi_reg_pp0_iter7_en_rgd_12_reg_2044;
        end if; 
    end process;


    ap_phi_mux_en_rgd_13_phi_fu_2021_p14_assign_proc : process(cmp314_1_i_read_reg_6602, icmp_ln633_reg_6622_pp0_iter6_reg, enable_31_reg_7647, ap_phi_reg_pp0_iter7_en_rgd_13_reg_2017)
    begin
        if ((((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_31_reg_7647 = ap_const_lv6_1E)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_31_reg_7647 = ap_const_lv6_1F)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_31_reg_7647 = ap_const_lv6_3E)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_31_reg_7647 = ap_const_lv6_3F)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_31_reg_7647 = ap_const_lv6_30)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_31_reg_7647 = ap_const_lv6_34)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_31_reg_7647 = ap_const_lv6_38)) 
    or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_31_reg_7647 = ap_const_lv6_3C)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_31_reg_7647 = ap_const_lv6_8)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_31_reg_7647 = ap_const_lv6_A)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_31_reg_7647 = ap_const_lv6_18)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_31_reg_7647 = ap_const_lv6_1A)))) then 
            ap_phi_mux_en_rgd_13_phi_fu_2021_p14 <= ap_const_lv1_1;
        elsif ((((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_31_reg_7647 = ap_const_lv6_25)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_31_reg_7647 = ap_const_lv6_27)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_31_reg_7647 = ap_const_lv6_35)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_31_reg_7647 = ap_const_lv6_37)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_31_reg_7647 = ap_const_lv6_3)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_31_reg_7647 = ap_const_lv6_7)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_31_reg_7647 = ap_const_lv6_B)) 
    or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_31_reg_7647 = ap_const_lv6_F)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_31_reg_7647 = ap_const_lv6_0)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_31_reg_7647 = ap_const_lv6_1)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_31_reg_7647 = ap_const_lv6_20)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_31_reg_7647 = ap_const_lv6_21)))) then 
            ap_phi_mux_en_rgd_13_phi_fu_2021_p14 <= ap_const_lv1_0;
        else 
            ap_phi_mux_en_rgd_13_phi_fu_2021_p14 <= ap_phi_reg_pp0_iter7_en_rgd_13_reg_2017;
        end if; 
    end process;


    ap_phi_mux_en_rgd_14_phi_fu_1994_p14_assign_proc : process(cmp314_1_i_read_reg_6602, icmp_ln633_reg_6622_pp0_iter6_reg, enable_31_reg_7647, ap_phi_reg_pp0_iter7_en_rgd_14_reg_1990)
    begin
        if ((((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_31_reg_7647 = ap_const_lv6_1E)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_31_reg_7647 = ap_const_lv6_1F)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_31_reg_7647 = ap_const_lv6_3E)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_31_reg_7647 = ap_const_lv6_3F)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_31_reg_7647 = ap_const_lv6_3)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_31_reg_7647 = ap_const_lv6_7)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_31_reg_7647 = ap_const_lv6_B)) 
    or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_31_reg_7647 = ap_const_lv6_F)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_31_reg_7647 = ap_const_lv6_8)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_31_reg_7647 = ap_const_lv6_A)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_31_reg_7647 = ap_const_lv6_18)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_31_reg_7647 = ap_const_lv6_1A)))) then 
            ap_phi_mux_en_rgd_14_phi_fu_1994_p14 <= ap_const_lv1_0;
        elsif ((((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_31_reg_7647 = ap_const_lv6_25)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_31_reg_7647 = ap_const_lv6_27)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_31_reg_7647 = ap_const_lv6_35)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_31_reg_7647 = ap_const_lv6_37)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_31_reg_7647 = ap_const_lv6_30)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_31_reg_7647 = ap_const_lv6_34)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_31_reg_7647 = ap_const_lv6_38)) 
    or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_31_reg_7647 = ap_const_lv6_3C)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_31_reg_7647 = ap_const_lv6_0)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_31_reg_7647 = ap_const_lv6_1)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_31_reg_7647 = ap_const_lv6_20)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_31_reg_7647 = ap_const_lv6_21)))) then 
            ap_phi_mux_en_rgd_14_phi_fu_1994_p14 <= ap_const_lv1_1;
        else 
            ap_phi_mux_en_rgd_14_phi_fu_1994_p14 <= ap_phi_reg_pp0_iter7_en_rgd_14_reg_1990;
        end if; 
    end process;


    ap_phi_mux_en_rgd_15_phi_fu_1967_p14_assign_proc : process(cmp314_1_i_read_reg_6602, icmp_ln633_reg_6622_pp0_iter6_reg, enable_31_reg_7647, ap_phi_reg_pp0_iter7_en_rgd_15_reg_1963)
    begin
        if ((((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_31_reg_7647 = ap_const_lv6_1E)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_31_reg_7647 = ap_const_lv6_1F)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_31_reg_7647 = ap_const_lv6_3E)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_31_reg_7647 = ap_const_lv6_3F)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_31_reg_7647 = ap_const_lv6_25)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_31_reg_7647 = ap_const_lv6_27)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_31_reg_7647 = ap_const_lv6_35)) 
    or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_31_reg_7647 = ap_const_lv6_37)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_31_reg_7647 = ap_const_lv6_30)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_31_reg_7647 = ap_const_lv6_34)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_31_reg_7647 = ap_const_lv6_38)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_31_reg_7647 = ap_const_lv6_3C)))) then 
            ap_phi_mux_en_rgd_15_phi_fu_1967_p14 <= ap_const_lv1_0;
        elsif ((((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_31_reg_7647 = ap_const_lv6_3)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_31_reg_7647 = ap_const_lv6_7)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_31_reg_7647 = ap_const_lv6_B)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_31_reg_7647 = ap_const_lv6_F)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_31_reg_7647 = ap_const_lv6_8)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_31_reg_7647 = ap_const_lv6_A)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_31_reg_7647 = ap_const_lv6_18)) 
    or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_31_reg_7647 = ap_const_lv6_1A)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_31_reg_7647 = ap_const_lv6_0)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_31_reg_7647 = ap_const_lv6_1)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_31_reg_7647 = ap_const_lv6_20)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_31_reg_7647 = ap_const_lv6_21)))) then 
            ap_phi_mux_en_rgd_15_phi_fu_1967_p14 <= ap_const_lv1_1;
        else 
            ap_phi_mux_en_rgd_15_phi_fu_1967_p14 <= ap_phi_reg_pp0_iter7_en_rgd_15_reg_1963;
        end if; 
    end process;


    ap_phi_mux_en_rgd_1_phi_fu_1697_p14_assign_proc : process(cmp314_i_read_reg_6598, icmp_ln633_reg_6622_pp0_iter6_reg, enable_7_reg_7635, ap_phi_reg_pp0_iter7_en_rgd_1_reg_1693)
    begin
        if ((((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_7_reg_7635 = ap_const_lv6_1E)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_7_reg_7635 = ap_const_lv6_1F)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_7_reg_7635 = ap_const_lv6_3E)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_7_reg_7635 = ap_const_lv6_3F)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_7_reg_7635 = ap_const_lv6_30)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_7_reg_7635 = ap_const_lv6_34)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_7_reg_7635 = ap_const_lv6_38)) or ((icmp_ln633_reg_6622_pp0_iter6_reg 
    = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_7_reg_7635 = ap_const_lv6_3C)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_7_reg_7635 = ap_const_lv6_8)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_7_reg_7635 = ap_const_lv6_A)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_7_reg_7635 = ap_const_lv6_18)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_7_reg_7635 = ap_const_lv6_1A)))) then 
            ap_phi_mux_en_rgd_1_phi_fu_1697_p14 <= ap_const_lv1_1;
        elsif ((((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_7_reg_7635 = ap_const_lv6_25)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_7_reg_7635 = ap_const_lv6_27)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_7_reg_7635 = ap_const_lv6_35)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_7_reg_7635 = ap_const_lv6_37)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_7_reg_7635 = ap_const_lv6_3)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_7_reg_7635 = ap_const_lv6_7)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_7_reg_7635 = ap_const_lv6_B)) or ((icmp_ln633_reg_6622_pp0_iter6_reg 
    = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_7_reg_7635 = ap_const_lv6_F)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_7_reg_7635 = ap_const_lv6_0)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_7_reg_7635 = ap_const_lv6_1)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_7_reg_7635 = ap_const_lv6_20)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_7_reg_7635 = ap_const_lv6_21)))) then 
            ap_phi_mux_en_rgd_1_phi_fu_1697_p14 <= ap_const_lv1_0;
        else 
            ap_phi_mux_en_rgd_1_phi_fu_1697_p14 <= ap_phi_reg_pp0_iter7_en_rgd_1_reg_1693;
        end if; 
    end process;


    ap_phi_mux_en_rgd_2_phi_fu_1670_p14_assign_proc : process(cmp314_i_read_reg_6598, icmp_ln633_reg_6622_pp0_iter6_reg, enable_7_reg_7635, ap_phi_reg_pp0_iter7_en_rgd_2_reg_1666)
    begin
        if ((((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_7_reg_7635 = ap_const_lv6_1E)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_7_reg_7635 = ap_const_lv6_1F)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_7_reg_7635 = ap_const_lv6_3E)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_7_reg_7635 = ap_const_lv6_3F)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_7_reg_7635 = ap_const_lv6_3)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_7_reg_7635 = ap_const_lv6_7)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_7_reg_7635 = ap_const_lv6_B)) or ((icmp_ln633_reg_6622_pp0_iter6_reg 
    = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_7_reg_7635 = ap_const_lv6_F)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_7_reg_7635 = ap_const_lv6_8)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_7_reg_7635 = ap_const_lv6_A)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_7_reg_7635 = ap_const_lv6_18)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_7_reg_7635 = ap_const_lv6_1A)))) then 
            ap_phi_mux_en_rgd_2_phi_fu_1670_p14 <= ap_const_lv1_0;
        elsif ((((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_7_reg_7635 = ap_const_lv6_25)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_7_reg_7635 = ap_const_lv6_27)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_7_reg_7635 = ap_const_lv6_35)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_7_reg_7635 = ap_const_lv6_37)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_7_reg_7635 = ap_const_lv6_30)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_7_reg_7635 = ap_const_lv6_34)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_7_reg_7635 = ap_const_lv6_38)) or ((icmp_ln633_reg_6622_pp0_iter6_reg 
    = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_7_reg_7635 = ap_const_lv6_3C)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_7_reg_7635 = ap_const_lv6_0)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_7_reg_7635 = ap_const_lv6_1)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_7_reg_7635 = ap_const_lv6_20)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_7_reg_7635 = ap_const_lv6_21)))) then 
            ap_phi_mux_en_rgd_2_phi_fu_1670_p14 <= ap_const_lv1_1;
        else 
            ap_phi_mux_en_rgd_2_phi_fu_1670_p14 <= ap_phi_reg_pp0_iter7_en_rgd_2_reg_1666;
        end if; 
    end process;


    ap_phi_mux_en_rgd_3_phi_fu_1643_p14_assign_proc : process(cmp314_i_read_reg_6598, icmp_ln633_reg_6622_pp0_iter6_reg, enable_7_reg_7635, ap_phi_reg_pp0_iter7_en_rgd_3_reg_1639)
    begin
        if ((((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_7_reg_7635 = ap_const_lv6_1E)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_7_reg_7635 = ap_const_lv6_1F)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_7_reg_7635 = ap_const_lv6_3E)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_7_reg_7635 = ap_const_lv6_3F)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_7_reg_7635 = ap_const_lv6_25)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_7_reg_7635 = ap_const_lv6_27)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_7_reg_7635 = ap_const_lv6_35)) or ((icmp_ln633_reg_6622_pp0_iter6_reg 
    = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_7_reg_7635 = ap_const_lv6_37)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_7_reg_7635 = ap_const_lv6_30)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_7_reg_7635 = ap_const_lv6_34)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_7_reg_7635 = ap_const_lv6_38)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_7_reg_7635 = ap_const_lv6_3C)))) then 
            ap_phi_mux_en_rgd_3_phi_fu_1643_p14 <= ap_const_lv1_0;
        elsif ((((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_7_reg_7635 = ap_const_lv6_3)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_7_reg_7635 = ap_const_lv6_7)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_7_reg_7635 = ap_const_lv6_B)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_7_reg_7635 = ap_const_lv6_F)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_7_reg_7635 = ap_const_lv6_8)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_7_reg_7635 = ap_const_lv6_A)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_7_reg_7635 = ap_const_lv6_18)) or ((icmp_ln633_reg_6622_pp0_iter6_reg 
    = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_7_reg_7635 = ap_const_lv6_1A)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_7_reg_7635 = ap_const_lv6_0)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_7_reg_7635 = ap_const_lv6_1)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_7_reg_7635 = ap_const_lv6_20)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_7_reg_7635 = ap_const_lv6_21)))) then 
            ap_phi_mux_en_rgd_3_phi_fu_1643_p14 <= ap_const_lv1_1;
        else 
            ap_phi_mux_en_rgd_3_phi_fu_1643_p14 <= ap_phi_reg_pp0_iter7_en_rgd_3_reg_1639;
        end if; 
    end process;


    ap_phi_mux_en_rgd_4_phi_fu_1832_p14_assign_proc : process(cmp314_1_i_read_reg_6602, icmp_ln633_reg_6622_pp0_iter6_reg, enable_15_reg_7639, ap_phi_reg_pp0_iter7_en_rgd_4_reg_1828)
    begin
        if ((((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_15_reg_7639 = ap_const_lv6_1E)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_15_reg_7639 = ap_const_lv6_1F)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_15_reg_7639 = ap_const_lv6_3E)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_15_reg_7639 = ap_const_lv6_3F)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_15_reg_7639 = ap_const_lv6_25)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_15_reg_7639 = ap_const_lv6_27)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_15_reg_7639 = ap_const_lv6_35)) 
    or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_15_reg_7639 = ap_const_lv6_37)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_15_reg_7639 = ap_const_lv6_3)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_15_reg_7639 = ap_const_lv6_7)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_15_reg_7639 = ap_const_lv6_B)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_15_reg_7639 = ap_const_lv6_F)))) then 
            ap_phi_mux_en_rgd_4_phi_fu_1832_p14 <= ap_const_lv1_1;
        elsif ((((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_15_reg_7639 = ap_const_lv6_30)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_15_reg_7639 = ap_const_lv6_34)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_15_reg_7639 = ap_const_lv6_38)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_15_reg_7639 = ap_const_lv6_3C)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_15_reg_7639 = ap_const_lv6_8)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_15_reg_7639 = ap_const_lv6_A)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_15_reg_7639 = ap_const_lv6_18)) 
    or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_15_reg_7639 = ap_const_lv6_1A)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_15_reg_7639 = ap_const_lv6_0)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_15_reg_7639 = ap_const_lv6_1)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_15_reg_7639 = ap_const_lv6_20)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_15_reg_7639 = ap_const_lv6_21)))) then 
            ap_phi_mux_en_rgd_4_phi_fu_1832_p14 <= ap_const_lv1_0;
        else 
            ap_phi_mux_en_rgd_4_phi_fu_1832_p14 <= ap_phi_reg_pp0_iter7_en_rgd_4_reg_1828;
        end if; 
    end process;


    ap_phi_mux_en_rgd_5_phi_fu_1805_p14_assign_proc : process(cmp314_1_i_read_reg_6602, icmp_ln633_reg_6622_pp0_iter6_reg, enable_15_reg_7639, ap_phi_reg_pp0_iter7_en_rgd_5_reg_1801)
    begin
        if ((((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_15_reg_7639 = ap_const_lv6_1E)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_15_reg_7639 = ap_const_lv6_1F)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_15_reg_7639 = ap_const_lv6_3E)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_15_reg_7639 = ap_const_lv6_3F)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_15_reg_7639 = ap_const_lv6_30)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_15_reg_7639 = ap_const_lv6_34)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_15_reg_7639 = ap_const_lv6_38)) 
    or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_15_reg_7639 = ap_const_lv6_3C)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_15_reg_7639 = ap_const_lv6_8)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_15_reg_7639 = ap_const_lv6_A)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_15_reg_7639 = ap_const_lv6_18)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_15_reg_7639 = ap_const_lv6_1A)))) then 
            ap_phi_mux_en_rgd_5_phi_fu_1805_p14 <= ap_const_lv1_1;
        elsif ((((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_15_reg_7639 = ap_const_lv6_25)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_15_reg_7639 = ap_const_lv6_27)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_15_reg_7639 = ap_const_lv6_35)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_15_reg_7639 = ap_const_lv6_37)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_15_reg_7639 = ap_const_lv6_3)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_15_reg_7639 = ap_const_lv6_7)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_15_reg_7639 = ap_const_lv6_B)) 
    or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_15_reg_7639 = ap_const_lv6_F)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_15_reg_7639 = ap_const_lv6_0)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_15_reg_7639 = ap_const_lv6_1)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_15_reg_7639 = ap_const_lv6_20)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_15_reg_7639 = ap_const_lv6_21)))) then 
            ap_phi_mux_en_rgd_5_phi_fu_1805_p14 <= ap_const_lv1_0;
        else 
            ap_phi_mux_en_rgd_5_phi_fu_1805_p14 <= ap_phi_reg_pp0_iter7_en_rgd_5_reg_1801;
        end if; 
    end process;


    ap_phi_mux_en_rgd_6_phi_fu_1778_p14_assign_proc : process(cmp314_1_i_read_reg_6602, icmp_ln633_reg_6622_pp0_iter6_reg, enable_15_reg_7639, ap_phi_reg_pp0_iter7_en_rgd_6_reg_1774)
    begin
        if ((((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_15_reg_7639 = ap_const_lv6_1E)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_15_reg_7639 = ap_const_lv6_1F)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_15_reg_7639 = ap_const_lv6_3E)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_15_reg_7639 = ap_const_lv6_3F)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_15_reg_7639 = ap_const_lv6_3)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_15_reg_7639 = ap_const_lv6_7)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_15_reg_7639 = ap_const_lv6_B)) 
    or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_15_reg_7639 = ap_const_lv6_F)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_15_reg_7639 = ap_const_lv6_8)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_15_reg_7639 = ap_const_lv6_A)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_15_reg_7639 = ap_const_lv6_18)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_15_reg_7639 = ap_const_lv6_1A)))) then 
            ap_phi_mux_en_rgd_6_phi_fu_1778_p14 <= ap_const_lv1_0;
        elsif ((((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_15_reg_7639 = ap_const_lv6_25)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_15_reg_7639 = ap_const_lv6_27)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_15_reg_7639 = ap_const_lv6_35)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_15_reg_7639 = ap_const_lv6_37)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_15_reg_7639 = ap_const_lv6_30)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_15_reg_7639 = ap_const_lv6_34)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_15_reg_7639 = ap_const_lv6_38)) 
    or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_15_reg_7639 = ap_const_lv6_3C)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_15_reg_7639 = ap_const_lv6_0)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_15_reg_7639 = ap_const_lv6_1)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_15_reg_7639 = ap_const_lv6_20)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_15_reg_7639 = ap_const_lv6_21)))) then 
            ap_phi_mux_en_rgd_6_phi_fu_1778_p14 <= ap_const_lv1_1;
        else 
            ap_phi_mux_en_rgd_6_phi_fu_1778_p14 <= ap_phi_reg_pp0_iter7_en_rgd_6_reg_1774;
        end if; 
    end process;


    ap_phi_mux_en_rgd_7_phi_fu_1751_p14_assign_proc : process(cmp314_1_i_read_reg_6602, icmp_ln633_reg_6622_pp0_iter6_reg, enable_15_reg_7639, ap_phi_reg_pp0_iter7_en_rgd_7_reg_1747)
    begin
        if ((((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_15_reg_7639 = ap_const_lv6_1E)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_15_reg_7639 = ap_const_lv6_1F)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_15_reg_7639 = ap_const_lv6_3E)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_15_reg_7639 = ap_const_lv6_3F)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_15_reg_7639 = ap_const_lv6_25)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_15_reg_7639 = ap_const_lv6_27)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_15_reg_7639 = ap_const_lv6_35)) 
    or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_15_reg_7639 = ap_const_lv6_37)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_15_reg_7639 = ap_const_lv6_30)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_15_reg_7639 = ap_const_lv6_34)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_15_reg_7639 = ap_const_lv6_38)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_15_reg_7639 = ap_const_lv6_3C)))) then 
            ap_phi_mux_en_rgd_7_phi_fu_1751_p14 <= ap_const_lv1_0;
        elsif ((((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_15_reg_7639 = ap_const_lv6_3)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_15_reg_7639 = ap_const_lv6_7)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_15_reg_7639 = ap_const_lv6_B)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_15_reg_7639 = ap_const_lv6_F)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_15_reg_7639 = ap_const_lv6_8)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_15_reg_7639 = ap_const_lv6_A)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_15_reg_7639 = ap_const_lv6_18)) 
    or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_15_reg_7639 = ap_const_lv6_1A)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_15_reg_7639 = ap_const_lv6_0)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_15_reg_7639 = ap_const_lv6_1)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_15_reg_7639 = ap_const_lv6_20)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1) and (enable_15_reg_7639 = ap_const_lv6_21)))) then 
            ap_phi_mux_en_rgd_7_phi_fu_1751_p14 <= ap_const_lv1_1;
        else 
            ap_phi_mux_en_rgd_7_phi_fu_1751_p14 <= ap_phi_reg_pp0_iter7_en_rgd_7_reg_1747;
        end if; 
    end process;


    ap_phi_mux_en_rgd_8_phi_fu_1940_p14_assign_proc : process(cmp314_i_read_reg_6598, icmp_ln633_reg_6622_pp0_iter6_reg, enable_23_reg_7643, ap_phi_reg_pp0_iter7_en_rgd_8_reg_1936)
    begin
        if ((((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_23_reg_7643 = ap_const_lv6_1E)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_23_reg_7643 = ap_const_lv6_1F)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_23_reg_7643 = ap_const_lv6_3E)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_23_reg_7643 = ap_const_lv6_3F)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_23_reg_7643 = ap_const_lv6_25)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_23_reg_7643 = ap_const_lv6_27)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_23_reg_7643 = ap_const_lv6_35)) 
    or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_23_reg_7643 = ap_const_lv6_37)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_23_reg_7643 = ap_const_lv6_3)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_23_reg_7643 = ap_const_lv6_7)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_23_reg_7643 = ap_const_lv6_B)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_23_reg_7643 = ap_const_lv6_F)))) then 
            ap_phi_mux_en_rgd_8_phi_fu_1940_p14 <= ap_const_lv1_1;
        elsif ((((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_23_reg_7643 = ap_const_lv6_30)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_23_reg_7643 = ap_const_lv6_34)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_23_reg_7643 = ap_const_lv6_38)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_23_reg_7643 = ap_const_lv6_3C)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_23_reg_7643 = ap_const_lv6_8)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_23_reg_7643 = ap_const_lv6_A)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_23_reg_7643 = ap_const_lv6_18)) 
    or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_23_reg_7643 = ap_const_lv6_1A)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_23_reg_7643 = ap_const_lv6_0)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_23_reg_7643 = ap_const_lv6_1)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_23_reg_7643 = ap_const_lv6_20)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_23_reg_7643 = ap_const_lv6_21)))) then 
            ap_phi_mux_en_rgd_8_phi_fu_1940_p14 <= ap_const_lv1_0;
        else 
            ap_phi_mux_en_rgd_8_phi_fu_1940_p14 <= ap_phi_reg_pp0_iter7_en_rgd_8_reg_1936;
        end if; 
    end process;


    ap_phi_mux_en_rgd_9_phi_fu_1913_p14_assign_proc : process(cmp314_i_read_reg_6598, icmp_ln633_reg_6622_pp0_iter6_reg, enable_23_reg_7643, ap_phi_reg_pp0_iter7_en_rgd_9_reg_1909)
    begin
        if ((((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_23_reg_7643 = ap_const_lv6_1E)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_23_reg_7643 = ap_const_lv6_1F)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_23_reg_7643 = ap_const_lv6_3E)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_23_reg_7643 = ap_const_lv6_3F)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_23_reg_7643 = ap_const_lv6_30)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_23_reg_7643 = ap_const_lv6_34)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_23_reg_7643 = ap_const_lv6_38)) 
    or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_23_reg_7643 = ap_const_lv6_3C)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_23_reg_7643 = ap_const_lv6_8)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_23_reg_7643 = ap_const_lv6_A)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_23_reg_7643 = ap_const_lv6_18)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_23_reg_7643 = ap_const_lv6_1A)))) then 
            ap_phi_mux_en_rgd_9_phi_fu_1913_p14 <= ap_const_lv1_1;
        elsif ((((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_23_reg_7643 = ap_const_lv6_25)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_23_reg_7643 = ap_const_lv6_27)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_23_reg_7643 = ap_const_lv6_35)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_23_reg_7643 = ap_const_lv6_37)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_23_reg_7643 = ap_const_lv6_3)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_23_reg_7643 = ap_const_lv6_7)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_23_reg_7643 = ap_const_lv6_B)) or 
    ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_23_reg_7643 = ap_const_lv6_F)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_23_reg_7643 = ap_const_lv6_0)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_23_reg_7643 = ap_const_lv6_1)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_23_reg_7643 = ap_const_lv6_20)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_23_reg_7643 = ap_const_lv6_21)))) then 
            ap_phi_mux_en_rgd_9_phi_fu_1913_p14 <= ap_const_lv1_0;
        else 
            ap_phi_mux_en_rgd_9_phi_fu_1913_p14 <= ap_phi_reg_pp0_iter7_en_rgd_9_reg_1909;
        end if; 
    end process;


    ap_phi_mux_en_rgd_phi_fu_1724_p14_assign_proc : process(cmp314_i_read_reg_6598, icmp_ln633_reg_6622_pp0_iter6_reg, enable_7_reg_7635, ap_phi_reg_pp0_iter7_en_rgd_reg_1720)
    begin
        if ((((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_7_reg_7635 = ap_const_lv6_1E)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_7_reg_7635 = ap_const_lv6_1F)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_7_reg_7635 = ap_const_lv6_3E)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_7_reg_7635 = ap_const_lv6_3F)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_7_reg_7635 = ap_const_lv6_25)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_7_reg_7635 = ap_const_lv6_27)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_7_reg_7635 = ap_const_lv6_35)) or ((icmp_ln633_reg_6622_pp0_iter6_reg 
    = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_7_reg_7635 = ap_const_lv6_37)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_7_reg_7635 = ap_const_lv6_3)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_7_reg_7635 = ap_const_lv6_7)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_7_reg_7635 = ap_const_lv6_B)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_7_reg_7635 = ap_const_lv6_F)))) then 
            ap_phi_mux_en_rgd_phi_fu_1724_p14 <= ap_const_lv1_1;
        elsif ((((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_7_reg_7635 = ap_const_lv6_30)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_7_reg_7635 = ap_const_lv6_34)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_7_reg_7635 = ap_const_lv6_38)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_7_reg_7635 = ap_const_lv6_3C)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_7_reg_7635 = ap_const_lv6_8)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_7_reg_7635 = ap_const_lv6_A)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_7_reg_7635 = ap_const_lv6_18)) or ((icmp_ln633_reg_6622_pp0_iter6_reg 
    = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_7_reg_7635 = ap_const_lv6_1A)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_7_reg_7635 = ap_const_lv6_0)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_7_reg_7635 = ap_const_lv6_1)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_7_reg_7635 = ap_const_lv6_20)) or ((icmp_ln633_reg_6622_pp0_iter6_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1) and (enable_7_reg_7635 = ap_const_lv6_21)))) then 
            ap_phi_mux_en_rgd_phi_fu_1724_p14 <= ap_const_lv1_0;
        else 
            ap_phi_mux_en_rgd_phi_fu_1724_p14 <= ap_phi_reg_pp0_iter7_en_rgd_reg_1720;
        end if; 
    end process;


    ap_phi_mux_pixWindow_102_phi_fu_1216_p4_assign_proc : process(icmp_ln633_reg_6622_pp0_iter2_reg, icmp_ln643_reg_6631_pp0_iter2_reg, pixWindow_132_reg_6762, pixWindow_66_reg_6918, ap_phi_reg_pp0_iter3_pixWindow_102_reg_1213)
    begin
        if ((icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_pixWindow_102_phi_fu_1216_p4 <= pixWindow_132_reg_6762;
            elsif ((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_pixWindow_102_phi_fu_1216_p4 <= pixWindow_66_reg_6918;
            else 
                ap_phi_mux_pixWindow_102_phi_fu_1216_p4 <= ap_phi_reg_pp0_iter3_pixWindow_102_reg_1213;
            end if;
        else 
            ap_phi_mux_pixWindow_102_phi_fu_1216_p4 <= ap_phi_reg_pp0_iter3_pixWindow_102_reg_1213;
        end if; 
    end process;


    ap_phi_mux_pixWindow_103_phi_fu_1207_p4_assign_proc : process(icmp_ln633_reg_6622_pp0_iter2_reg, icmp_ln643_reg_6631_pp0_iter2_reg, pixWindow_133_reg_6772, pixWindow_67_reg_6923, ap_phi_reg_pp0_iter3_pixWindow_103_reg_1204)
    begin
        if ((icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_pixWindow_103_phi_fu_1207_p4 <= pixWindow_133_reg_6772;
            elsif ((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_pixWindow_103_phi_fu_1207_p4 <= pixWindow_67_reg_6923;
            else 
                ap_phi_mux_pixWindow_103_phi_fu_1207_p4 <= ap_phi_reg_pp0_iter3_pixWindow_103_reg_1204;
            end if;
        else 
            ap_phi_mux_pixWindow_103_phi_fu_1207_p4 <= ap_phi_reg_pp0_iter3_pixWindow_103_reg_1204;
        end if; 
    end process;


    ap_phi_mux_pixWindow_104_phi_fu_1198_p4_assign_proc : process(icmp_ln633_reg_6622_pp0_iter2_reg, icmp_ln643_reg_6631_pp0_iter2_reg, pixWindow_134_reg_6782, pixWindow_68_reg_6928, ap_phi_reg_pp0_iter3_pixWindow_104_reg_1195)
    begin
        if ((icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_pixWindow_104_phi_fu_1198_p4 <= pixWindow_134_reg_6782;
            elsif ((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_pixWindow_104_phi_fu_1198_p4 <= pixWindow_68_reg_6928;
            else 
                ap_phi_mux_pixWindow_104_phi_fu_1198_p4 <= ap_phi_reg_pp0_iter3_pixWindow_104_reg_1195;
            end if;
        else 
            ap_phi_mux_pixWindow_104_phi_fu_1198_p4 <= ap_phi_reg_pp0_iter3_pixWindow_104_reg_1195;
        end if; 
    end process;


    ap_phi_mux_pixWindow_105_phi_fu_1189_p4_assign_proc : process(icmp_ln633_reg_6622_pp0_iter2_reg, icmp_ln643_reg_6631_pp0_iter2_reg, pixWindow_132_reg_6762, pixWindow_69_reg_6933, ap_phi_reg_pp0_iter3_pixWindow_105_reg_1186)
    begin
        if ((icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_pixWindow_105_phi_fu_1189_p4 <= pixWindow_132_reg_6762;
            elsif ((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_pixWindow_105_phi_fu_1189_p4 <= pixWindow_69_reg_6933;
            else 
                ap_phi_mux_pixWindow_105_phi_fu_1189_p4 <= ap_phi_reg_pp0_iter3_pixWindow_105_reg_1186;
            end if;
        else 
            ap_phi_mux_pixWindow_105_phi_fu_1189_p4 <= ap_phi_reg_pp0_iter3_pixWindow_105_reg_1186;
        end if; 
    end process;


    ap_phi_mux_pixWindow_106_phi_fu_1180_p4_assign_proc : process(icmp_ln633_reg_6622_pp0_iter2_reg, icmp_ln643_reg_6631_pp0_iter2_reg, pixWindow_133_reg_6772, pixWindow_70_reg_6938, ap_phi_reg_pp0_iter3_pixWindow_106_reg_1177)
    begin
        if ((icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_pixWindow_106_phi_fu_1180_p4 <= pixWindow_133_reg_6772;
            elsif ((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_pixWindow_106_phi_fu_1180_p4 <= pixWindow_70_reg_6938;
            else 
                ap_phi_mux_pixWindow_106_phi_fu_1180_p4 <= ap_phi_reg_pp0_iter3_pixWindow_106_reg_1177;
            end if;
        else 
            ap_phi_mux_pixWindow_106_phi_fu_1180_p4 <= ap_phi_reg_pp0_iter3_pixWindow_106_reg_1177;
        end if; 
    end process;


    ap_phi_mux_pixWindow_107_phi_fu_1171_p4_assign_proc : process(icmp_ln633_reg_6622_pp0_iter2_reg, icmp_ln643_reg_6631_pp0_iter2_reg, pixWindow_134_reg_6782, pixWindow_71_reg_6943, ap_phi_reg_pp0_iter3_pixWindow_107_reg_1168)
    begin
        if ((icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_pixWindow_107_phi_fu_1171_p4 <= pixWindow_134_reg_6782;
            elsif ((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_pixWindow_107_phi_fu_1171_p4 <= pixWindow_71_reg_6943;
            else 
                ap_phi_mux_pixWindow_107_phi_fu_1171_p4 <= ap_phi_reg_pp0_iter3_pixWindow_107_reg_1168;
            end if;
        else 
            ap_phi_mux_pixWindow_107_phi_fu_1171_p4 <= ap_phi_reg_pp0_iter3_pixWindow_107_reg_1168;
        end if; 
    end process;


    ap_phi_mux_pixWindow_108_phi_fu_1162_p4_assign_proc : process(icmp_ln633_reg_6622_pp0_iter2_reg, icmp_ln643_reg_6631_pp0_iter2_reg, pixWindow_75_reg_6792, ap_phi_reg_pp0_iter3_pixWindow_108_reg_1159, pixBuf_3_fu_392)
    begin
        if ((icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_pixWindow_108_phi_fu_1162_p4 <= pixBuf_3_fu_392;
            elsif ((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_pixWindow_108_phi_fu_1162_p4 <= pixWindow_75_reg_6792;
            else 
                ap_phi_mux_pixWindow_108_phi_fu_1162_p4 <= ap_phi_reg_pp0_iter3_pixWindow_108_reg_1159;
            end if;
        else 
            ap_phi_mux_pixWindow_108_phi_fu_1162_p4 <= ap_phi_reg_pp0_iter3_pixWindow_108_reg_1159;
        end if; 
    end process;


    ap_phi_mux_pixWindow_109_phi_fu_1153_p4_assign_proc : process(icmp_ln633_reg_6622_pp0_iter2_reg, icmp_ln643_reg_6631_pp0_iter2_reg, pixWindow_76_reg_6803, ap_phi_reg_pp0_iter3_pixWindow_109_reg_1150, pixBuf_4_fu_396)
    begin
        if ((icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_pixWindow_109_phi_fu_1153_p4 <= pixBuf_4_fu_396;
            elsif ((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_pixWindow_109_phi_fu_1153_p4 <= pixWindow_76_reg_6803;
            else 
                ap_phi_mux_pixWindow_109_phi_fu_1153_p4 <= ap_phi_reg_pp0_iter3_pixWindow_109_reg_1150;
            end if;
        else 
            ap_phi_mux_pixWindow_109_phi_fu_1153_p4 <= ap_phi_reg_pp0_iter3_pixWindow_109_reg_1150;
        end if; 
    end process;


    ap_phi_mux_pixWindow_110_phi_fu_1144_p4_assign_proc : process(icmp_ln633_reg_6622_pp0_iter2_reg, icmp_ln643_reg_6631_pp0_iter2_reg, pixWindow_77_reg_6814, ap_phi_reg_pp0_iter3_pixWindow_110_reg_1141, pixBuf_5_fu_400)
    begin
        if ((icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_pixWindow_110_phi_fu_1144_p4 <= pixBuf_5_fu_400;
            elsif ((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_pixWindow_110_phi_fu_1144_p4 <= pixWindow_77_reg_6814;
            else 
                ap_phi_mux_pixWindow_110_phi_fu_1144_p4 <= ap_phi_reg_pp0_iter3_pixWindow_110_reg_1141;
            end if;
        else 
            ap_phi_mux_pixWindow_110_phi_fu_1144_p4 <= ap_phi_reg_pp0_iter3_pixWindow_110_reg_1141;
        end if; 
    end process;


    ap_phi_mux_pixWindow_111_phi_fu_1135_p4_assign_proc : process(icmp_ln633_reg_6622_pp0_iter2_reg, icmp_ln643_reg_6631_pp0_iter2_reg, pixWindow_78_reg_6825, ap_phi_reg_pp0_iter3_pixWindow_111_reg_1132, pixBuf_3_fu_392)
    begin
        if ((icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_pixWindow_111_phi_fu_1135_p4 <= pixBuf_3_fu_392;
            elsif ((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_pixWindow_111_phi_fu_1135_p4 <= pixWindow_78_reg_6825;
            else 
                ap_phi_mux_pixWindow_111_phi_fu_1135_p4 <= ap_phi_reg_pp0_iter3_pixWindow_111_reg_1132;
            end if;
        else 
            ap_phi_mux_pixWindow_111_phi_fu_1135_p4 <= ap_phi_reg_pp0_iter3_pixWindow_111_reg_1132;
        end if; 
    end process;


    ap_phi_mux_pixWindow_112_phi_fu_1126_p4_assign_proc : process(icmp_ln633_reg_6622_pp0_iter2_reg, icmp_ln643_reg_6631_pp0_iter2_reg, pixWindow_79_reg_6832, ap_phi_reg_pp0_iter3_pixWindow_112_reg_1123, pixBuf_4_fu_396)
    begin
        if ((icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_pixWindow_112_phi_fu_1126_p4 <= pixBuf_4_fu_396;
            elsif ((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_pixWindow_112_phi_fu_1126_p4 <= pixWindow_79_reg_6832;
            else 
                ap_phi_mux_pixWindow_112_phi_fu_1126_p4 <= ap_phi_reg_pp0_iter3_pixWindow_112_reg_1123;
            end if;
        else 
            ap_phi_mux_pixWindow_112_phi_fu_1126_p4 <= ap_phi_reg_pp0_iter3_pixWindow_112_reg_1123;
        end if; 
    end process;


    ap_phi_mux_pixWindow_113_phi_fu_1117_p4_assign_proc : process(icmp_ln633_reg_6622_pp0_iter2_reg, icmp_ln643_reg_6631_pp0_iter2_reg, pixWindow_80_reg_6839, ap_phi_reg_pp0_iter3_pixWindow_113_reg_1114, pixBuf_5_fu_400)
    begin
        if ((icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_pixWindow_113_phi_fu_1117_p4 <= pixBuf_5_fu_400;
            elsif ((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_pixWindow_113_phi_fu_1117_p4 <= pixWindow_80_reg_6839;
            else 
                ap_phi_mux_pixWindow_113_phi_fu_1117_p4 <= ap_phi_reg_pp0_iter3_pixWindow_113_reg_1114;
            end if;
        else 
            ap_phi_mux_pixWindow_113_phi_fu_1117_p4 <= ap_phi_reg_pp0_iter3_pixWindow_113_reg_1114;
        end if; 
    end process;


    ap_phi_mux_pixWindow_114_phi_fu_1108_p4_assign_proc : process(icmp_ln633_reg_6622_pp0_iter2_reg, icmp_ln643_reg_6631_pp0_iter2_reg, pixWindow_81_reg_6846, ap_phi_reg_pp0_iter3_pixWindow_114_reg_1105, pixBuf_3_fu_392)
    begin
        if ((icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_pixWindow_114_phi_fu_1108_p4 <= pixBuf_3_fu_392;
            elsif ((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_pixWindow_114_phi_fu_1108_p4 <= pixWindow_81_reg_6846;
            else 
                ap_phi_mux_pixWindow_114_phi_fu_1108_p4 <= ap_phi_reg_pp0_iter3_pixWindow_114_reg_1105;
            end if;
        else 
            ap_phi_mux_pixWindow_114_phi_fu_1108_p4 <= ap_phi_reg_pp0_iter3_pixWindow_114_reg_1105;
        end if; 
    end process;


    ap_phi_mux_pixWindow_115_phi_fu_1099_p4_assign_proc : process(icmp_ln633_reg_6622_pp0_iter2_reg, icmp_ln643_reg_6631_pp0_iter2_reg, pixWindow_82_reg_6853, ap_phi_reg_pp0_iter3_pixWindow_115_reg_1096, pixBuf_4_fu_396)
    begin
        if ((icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_pixWindow_115_phi_fu_1099_p4 <= pixBuf_4_fu_396;
            elsif ((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_pixWindow_115_phi_fu_1099_p4 <= pixWindow_82_reg_6853;
            else 
                ap_phi_mux_pixWindow_115_phi_fu_1099_p4 <= ap_phi_reg_pp0_iter3_pixWindow_115_reg_1096;
            end if;
        else 
            ap_phi_mux_pixWindow_115_phi_fu_1099_p4 <= ap_phi_reg_pp0_iter3_pixWindow_115_reg_1096;
        end if; 
    end process;


    ap_phi_mux_pixWindow_116_phi_fu_1090_p4_assign_proc : process(icmp_ln633_reg_6622_pp0_iter2_reg, icmp_ln643_reg_6631_pp0_iter2_reg, pixWindow_83_reg_6860, ap_phi_reg_pp0_iter3_pixWindow_116_reg_1087, pixBuf_5_fu_400)
    begin
        if ((icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_pixWindow_116_phi_fu_1090_p4 <= pixBuf_5_fu_400;
            elsif ((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_pixWindow_116_phi_fu_1090_p4 <= pixWindow_83_reg_6860;
            else 
                ap_phi_mux_pixWindow_116_phi_fu_1090_p4 <= ap_phi_reg_pp0_iter3_pixWindow_116_reg_1087;
            end if;
        else 
            ap_phi_mux_pixWindow_116_phi_fu_1090_p4 <= ap_phi_reg_pp0_iter3_pixWindow_116_reg_1087;
        end if; 
    end process;


    ap_phi_mux_pixWindow_120_phi_fu_1050_p4_assign_proc : process(icmp_ln633_reg_6622_pp0_iter2_reg, icmp_ln643_reg_6631_pp0_iter2_reg, ap_phi_reg_pp0_iter3_pixBuf_69_reg_961, ap_phi_reg_pp0_iter3_pixWindow_120_reg_1047, pixBuf_fu_380)
    begin
        if ((icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_pixWindow_120_phi_fu_1050_p4 <= pixBuf_fu_380;
            elsif ((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_pixWindow_120_phi_fu_1050_p4 <= ap_phi_reg_pp0_iter3_pixBuf_69_reg_961;
            else 
                ap_phi_mux_pixWindow_120_phi_fu_1050_p4 <= ap_phi_reg_pp0_iter3_pixWindow_120_reg_1047;
            end if;
        else 
            ap_phi_mux_pixWindow_120_phi_fu_1050_p4 <= ap_phi_reg_pp0_iter3_pixWindow_120_reg_1047;
        end if; 
    end process;


    ap_phi_mux_pixWindow_121_phi_fu_1040_p4_assign_proc : process(icmp_ln633_reg_6622_pp0_iter2_reg, icmp_ln643_reg_6631_pp0_iter2_reg, ap_phi_reg_pp0_iter3_pixBuf_70_reg_952, ap_phi_reg_pp0_iter3_pixWindow_121_reg_1037, pixBuf_1_fu_384)
    begin
        if ((icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_pixWindow_121_phi_fu_1040_p4 <= pixBuf_1_fu_384;
            elsif ((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_pixWindow_121_phi_fu_1040_p4 <= ap_phi_reg_pp0_iter3_pixBuf_70_reg_952;
            else 
                ap_phi_mux_pixWindow_121_phi_fu_1040_p4 <= ap_phi_reg_pp0_iter3_pixWindow_121_reg_1037;
            end if;
        else 
            ap_phi_mux_pixWindow_121_phi_fu_1040_p4 <= ap_phi_reg_pp0_iter3_pixWindow_121_reg_1037;
        end if; 
    end process;


    ap_phi_mux_pixWindow_122_phi_fu_1030_p4_assign_proc : process(icmp_ln633_reg_6622_pp0_iter2_reg, icmp_ln643_reg_6631_pp0_iter2_reg, ap_phi_reg_pp0_iter3_pixBuf_71_reg_943, ap_phi_reg_pp0_iter3_pixWindow_122_reg_1027, pixBuf_2_fu_388)
    begin
        if ((icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_pixWindow_122_phi_fu_1030_p4 <= pixBuf_2_fu_388;
            elsif ((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_pixWindow_122_phi_fu_1030_p4 <= ap_phi_reg_pp0_iter3_pixBuf_71_reg_943;
            else 
                ap_phi_mux_pixWindow_122_phi_fu_1030_p4 <= ap_phi_reg_pp0_iter3_pixWindow_122_reg_1027;
            end if;
        else 
            ap_phi_mux_pixWindow_122_phi_fu_1030_p4 <= ap_phi_reg_pp0_iter3_pixWindow_122_reg_1027;
        end if; 
    end process;


    ap_phi_mux_pixWindow_123_phi_fu_1020_p4_assign_proc : process(icmp_ln633_reg_6622_pp0_iter2_reg, icmp_ln643_reg_6631_pp0_iter2_reg, ap_phi_reg_pp0_iter3_pixBuf_72_reg_934, ap_phi_reg_pp0_iter3_pixWindow_123_reg_1017, pixBuf_fu_380)
    begin
        if ((icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_pixWindow_123_phi_fu_1020_p4 <= pixBuf_fu_380;
            elsif ((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_pixWindow_123_phi_fu_1020_p4 <= ap_phi_reg_pp0_iter3_pixBuf_72_reg_934;
            else 
                ap_phi_mux_pixWindow_123_phi_fu_1020_p4 <= ap_phi_reg_pp0_iter3_pixWindow_123_reg_1017;
            end if;
        else 
            ap_phi_mux_pixWindow_123_phi_fu_1020_p4 <= ap_phi_reg_pp0_iter3_pixWindow_123_reg_1017;
        end if; 
    end process;


    ap_phi_mux_pixWindow_124_phi_fu_1010_p4_assign_proc : process(icmp_ln633_reg_6622_pp0_iter2_reg, icmp_ln643_reg_6631_pp0_iter2_reg, ap_phi_reg_pp0_iter3_pixBuf_73_reg_925, ap_phi_reg_pp0_iter3_pixWindow_124_reg_1007, pixBuf_1_fu_384)
    begin
        if ((icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_pixWindow_124_phi_fu_1010_p4 <= pixBuf_1_fu_384;
            elsif ((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_pixWindow_124_phi_fu_1010_p4 <= ap_phi_reg_pp0_iter3_pixBuf_73_reg_925;
            else 
                ap_phi_mux_pixWindow_124_phi_fu_1010_p4 <= ap_phi_reg_pp0_iter3_pixWindow_124_reg_1007;
            end if;
        else 
            ap_phi_mux_pixWindow_124_phi_fu_1010_p4 <= ap_phi_reg_pp0_iter3_pixWindow_124_reg_1007;
        end if; 
    end process;


    ap_phi_mux_pixWindow_125_phi_fu_1000_p4_assign_proc : process(icmp_ln633_reg_6622_pp0_iter2_reg, icmp_ln643_reg_6631_pp0_iter2_reg, ap_phi_reg_pp0_iter3_pixBuf_74_reg_916, ap_phi_reg_pp0_iter3_pixWindow_125_reg_997, pixBuf_2_fu_388)
    begin
        if ((icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_pixWindow_125_phi_fu_1000_p4 <= pixBuf_2_fu_388;
            elsif ((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_pixWindow_125_phi_fu_1000_p4 <= ap_phi_reg_pp0_iter3_pixBuf_74_reg_916;
            else 
                ap_phi_mux_pixWindow_125_phi_fu_1000_p4 <= ap_phi_reg_pp0_iter3_pixWindow_125_reg_997;
            end if;
        else 
            ap_phi_mux_pixWindow_125_phi_fu_1000_p4 <= ap_phi_reg_pp0_iter3_pixWindow_125_reg_997;
        end if; 
    end process;


    ap_phi_mux_pixWindow_126_phi_fu_1243_p4_assign_proc : process(icmp_ln633_reg_6622_pp0_iter2_reg, icmp_ln643_reg_6631_pp0_iter2_reg, pixWindow_132_reg_6762, pixWindow_63_reg_6888, ap_phi_reg_pp0_iter3_pixWindow_126_reg_1240)
    begin
        if ((icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_pixWindow_126_phi_fu_1243_p4 <= pixWindow_132_reg_6762;
            elsif ((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_pixWindow_126_phi_fu_1243_p4 <= pixWindow_63_reg_6888;
            else 
                ap_phi_mux_pixWindow_126_phi_fu_1243_p4 <= ap_phi_reg_pp0_iter3_pixWindow_126_reg_1240;
            end if;
        else 
            ap_phi_mux_pixWindow_126_phi_fu_1243_p4 <= ap_phi_reg_pp0_iter3_pixWindow_126_reg_1240;
        end if; 
    end process;


    ap_phi_mux_pixWindow_127_phi_fu_1234_p4_assign_proc : process(icmp_ln633_reg_6622_pp0_iter2_reg, icmp_ln643_reg_6631_pp0_iter2_reg, pixWindow_133_reg_6772, pixWindow_64_reg_6898, ap_phi_reg_pp0_iter3_pixWindow_127_reg_1231)
    begin
        if ((icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_pixWindow_127_phi_fu_1234_p4 <= pixWindow_133_reg_6772;
            elsif ((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_pixWindow_127_phi_fu_1234_p4 <= pixWindow_64_reg_6898;
            else 
                ap_phi_mux_pixWindow_127_phi_fu_1234_p4 <= ap_phi_reg_pp0_iter3_pixWindow_127_reg_1231;
            end if;
        else 
            ap_phi_mux_pixWindow_127_phi_fu_1234_p4 <= ap_phi_reg_pp0_iter3_pixWindow_127_reg_1231;
        end if; 
    end process;


    ap_phi_mux_pixWindow_128_phi_fu_1225_p4_assign_proc : process(icmp_ln633_reg_6622_pp0_iter2_reg, icmp_ln643_reg_6631_pp0_iter2_reg, pixWindow_134_reg_6782, pixWindow_65_reg_6908, ap_phi_reg_pp0_iter3_pixWindow_128_reg_1222)
    begin
        if ((icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_pixWindow_128_phi_fu_1225_p4 <= pixWindow_134_reg_6782;
            elsif ((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_pixWindow_128_phi_fu_1225_p4 <= pixWindow_65_reg_6908;
            else 
                ap_phi_mux_pixWindow_128_phi_fu_1225_p4 <= ap_phi_reg_pp0_iter3_pixWindow_128_reg_1222;
            end if;
        else 
            ap_phi_mux_pixWindow_128_phi_fu_1225_p4 <= ap_phi_reg_pp0_iter3_pixWindow_128_reg_1222;
        end if; 
    end process;


    ap_phi_mux_pixWindow_129_phi_fu_1080_p4_assign_proc : process(icmp_ln633_reg_6622_pp0_iter2_reg, icmp_ln643_reg_6631_pp0_iter2_reg, ap_phi_reg_pp0_iter3_pixBuf_66_reg_988, ap_phi_reg_pp0_iter3_pixWindow_129_reg_1077, pixBuf_fu_380)
    begin
        if ((icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_pixWindow_129_phi_fu_1080_p4 <= pixBuf_fu_380;
            elsif ((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_pixWindow_129_phi_fu_1080_p4 <= ap_phi_reg_pp0_iter3_pixBuf_66_reg_988;
            else 
                ap_phi_mux_pixWindow_129_phi_fu_1080_p4 <= ap_phi_reg_pp0_iter3_pixWindow_129_reg_1077;
            end if;
        else 
            ap_phi_mux_pixWindow_129_phi_fu_1080_p4 <= ap_phi_reg_pp0_iter3_pixWindow_129_reg_1077;
        end if; 
    end process;


    ap_phi_mux_pixWindow_130_phi_fu_1070_p4_assign_proc : process(icmp_ln633_reg_6622_pp0_iter2_reg, icmp_ln643_reg_6631_pp0_iter2_reg, ap_phi_reg_pp0_iter3_pixBuf_67_reg_979, ap_phi_reg_pp0_iter3_pixWindow_130_reg_1067, pixBuf_1_fu_384)
    begin
        if ((icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_pixWindow_130_phi_fu_1070_p4 <= pixBuf_1_fu_384;
            elsif ((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_pixWindow_130_phi_fu_1070_p4 <= ap_phi_reg_pp0_iter3_pixBuf_67_reg_979;
            else 
                ap_phi_mux_pixWindow_130_phi_fu_1070_p4 <= ap_phi_reg_pp0_iter3_pixWindow_130_reg_1067;
            end if;
        else 
            ap_phi_mux_pixWindow_130_phi_fu_1070_p4 <= ap_phi_reg_pp0_iter3_pixWindow_130_reg_1067;
        end if; 
    end process;


    ap_phi_mux_pixWindow_131_phi_fu_1060_p4_assign_proc : process(icmp_ln633_reg_6622_pp0_iter2_reg, icmp_ln643_reg_6631_pp0_iter2_reg, ap_phi_reg_pp0_iter3_pixBuf_68_reg_970, ap_phi_reg_pp0_iter3_pixWindow_131_reg_1057, pixBuf_2_fu_388)
    begin
        if ((icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_pixWindow_131_phi_fu_1060_p4 <= pixBuf_2_fu_388;
            elsif ((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_pixWindow_131_phi_fu_1060_p4 <= ap_phi_reg_pp0_iter3_pixBuf_68_reg_970;
            else 
                ap_phi_mux_pixWindow_131_phi_fu_1060_p4 <= ap_phi_reg_pp0_iter3_pixWindow_131_reg_1057;
            end if;
        else 
            ap_phi_mux_pixWindow_131_phi_fu_1060_p4 <= ap_phi_reg_pp0_iter3_pixWindow_131_reg_1057;
        end if; 
    end process;


    ap_phi_mux_r_10_phi_fu_2128_p4_assign_proc : process(cmp314_1_i_read_reg_6602, icmp_ln633_reg_6622_pp0_iter8_reg, r_9_fu_5897_p3, ap_phi_reg_pp0_iter9_r_10_reg_2125)
    begin
        if (((icmp_ln633_reg_6622_pp0_iter8_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1))) then 
            ap_phi_mux_r_10_phi_fu_2128_p4 <= r_9_fu_5897_p3;
        else 
            ap_phi_mux_r_10_phi_fu_2128_p4 <= ap_phi_reg_pp0_iter9_r_10_reg_2125;
        end if; 
    end process;


    ap_phi_mux_r_1_phi_fu_2074_p4_assign_proc : process(cmp314_i_read_reg_6598, icmp_ln633_reg_6622_pp0_iter8_reg, r_fu_5510_p3, ap_phi_reg_pp0_iter9_r_1_reg_2071)
    begin
        if (((icmp_ln633_reg_6622_pp0_iter8_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1))) then 
            ap_phi_mux_r_1_phi_fu_2074_p4 <= r_fu_5510_p3;
        else 
            ap_phi_mux_r_1_phi_fu_2074_p4 <= ap_phi_reg_pp0_iter9_r_1_reg_2071;
        end if; 
    end process;


    ap_phi_mux_r_4_phi_fu_2092_p4_assign_proc : process(cmp314_1_i_read_reg_6602, icmp_ln633_reg_6622_pp0_iter8_reg, r_3_fu_5639_p3, ap_phi_reg_pp0_iter9_r_4_reg_2089)
    begin
        if (((icmp_ln633_reg_6622_pp0_iter8_reg = ap_const_lv1_0) and (cmp314_1_i_read_reg_6602 = ap_const_lv1_1))) then 
            ap_phi_mux_r_4_phi_fu_2092_p4 <= r_3_fu_5639_p3;
        else 
            ap_phi_mux_r_4_phi_fu_2092_p4 <= ap_phi_reg_pp0_iter9_r_4_reg_2089;
        end if; 
    end process;


    ap_phi_mux_r_7_phi_fu_2110_p4_assign_proc : process(cmp314_i_read_reg_6598, icmp_ln633_reg_6622_pp0_iter8_reg, r_6_fu_5768_p3, ap_phi_reg_pp0_iter9_r_7_reg_2107)
    begin
        if (((icmp_ln633_reg_6622_pp0_iter8_reg = ap_const_lv1_0) and (cmp314_i_read_reg_6598 = ap_const_lv1_1))) then 
            ap_phi_mux_r_7_phi_fu_2110_p4 <= r_6_fu_5768_p3;
        else 
            ap_phi_mux_r_7_phi_fu_2110_p4 <= ap_phi_reg_pp0_iter9_r_7_reg_2107;
        end if; 
    end process;


    ap_phi_mux_upright_6_phi_fu_1288_p4_assign_proc : process(icmp_ln633_reg_6622_pp0_iter2_reg, icmp_ln643_reg_6631_pp0_iter2_reg, pixWindow_133_reg_6772, select_ln710_25_fu_3098_p3, ap_phi_reg_pp0_iter3_upright_6_reg_1285)
    begin
        if ((icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_upright_6_phi_fu_1288_p4 <= pixWindow_133_reg_6772;
            elsif ((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_upright_6_phi_fu_1288_p4 <= select_ln710_25_fu_3098_p3;
            else 
                ap_phi_mux_upright_6_phi_fu_1288_p4 <= ap_phi_reg_pp0_iter3_upright_6_reg_1285;
            end if;
        else 
            ap_phi_mux_upright_6_phi_fu_1288_p4 <= ap_phi_reg_pp0_iter3_upright_6_reg_1285;
        end if; 
    end process;


    ap_phi_mux_upright_7_phi_fu_1279_p4_assign_proc : process(icmp_ln633_reg_6622_pp0_iter2_reg, icmp_ln643_reg_6631_pp0_iter2_reg, pixWindow_134_reg_6782, select_ln710_24_fu_3092_p3, ap_phi_reg_pp0_iter3_upright_7_reg_1276)
    begin
        if ((icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_upright_7_phi_fu_1279_p4 <= pixWindow_134_reg_6782;
            elsif ((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_upright_7_phi_fu_1279_p4 <= select_ln710_24_fu_3092_p3;
            else 
                ap_phi_mux_upright_7_phi_fu_1279_p4 <= ap_phi_reg_pp0_iter3_upright_7_reg_1276;
            end if;
        else 
            ap_phi_mux_upright_7_phi_fu_1279_p4 <= ap_phi_reg_pp0_iter3_upright_7_reg_1276;
        end if; 
    end process;


    ap_phi_mux_upright_phi_fu_1297_p4_assign_proc : process(icmp_ln633_reg_6622_pp0_iter2_reg, icmp_ln643_reg_6631_pp0_iter2_reg, pixWindow_132_reg_6762, select_ln710_26_fu_3104_p3, ap_phi_reg_pp0_iter3_upright_reg_1294)
    begin
        if ((icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_upright_phi_fu_1297_p4 <= pixWindow_132_reg_6762;
            elsif ((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_upright_phi_fu_1297_p4 <= select_ln710_26_fu_3104_p3;
            else 
                ap_phi_mux_upright_phi_fu_1297_p4 <= ap_phi_reg_pp0_iter3_upright_reg_1294;
            end if;
        else 
            ap_phi_mux_upright_phi_fu_1297_p4 <= ap_phi_reg_pp0_iter3_upright_reg_1294;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_b_10_reg_2134 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_b_1_reg_2080 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_b_4_reg_2098 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_b_7_reg_2116 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_downleft_1_reg_1393 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_downleft_2_reg_1384 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_downleft_3_reg_1375 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_downleft_4_reg_1366 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_downleft_5_reg_1357 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_downleft_reg_1402 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_downright_11_reg_1348 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_downright_12_reg_1339 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_downright_13_reg_1330 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_downright_14_reg_1321 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_downright_15_reg_1312 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_downright_16_reg_1303 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_en_rgd_10_reg_1882 <= "X";
    ap_phi_reg_pp0_iter0_en_rgd_11_reg_1855 <= "X";
    ap_phi_reg_pp0_iter0_en_rgd_12_reg_2044 <= "X";
    ap_phi_reg_pp0_iter0_en_rgd_13_reg_2017 <= "X";
    ap_phi_reg_pp0_iter0_en_rgd_14_reg_1990 <= "X";
    ap_phi_reg_pp0_iter0_en_rgd_15_reg_1963 <= "X";
    ap_phi_reg_pp0_iter0_en_rgd_1_reg_1693 <= "X";
    ap_phi_reg_pp0_iter0_en_rgd_2_reg_1666 <= "X";
    ap_phi_reg_pp0_iter0_en_rgd_3_reg_1639 <= "X";
    ap_phi_reg_pp0_iter0_en_rgd_4_reg_1828 <= "X";
    ap_phi_reg_pp0_iter0_en_rgd_5_reg_1801 <= "X";
    ap_phi_reg_pp0_iter0_en_rgd_6_reg_1774 <= "X";
    ap_phi_reg_pp0_iter0_en_rgd_7_reg_1747 <= "X";
    ap_phi_reg_pp0_iter0_en_rgd_8_reg_1936 <= "X";
    ap_phi_reg_pp0_iter0_en_rgd_9_reg_1909 <= "X";
    ap_phi_reg_pp0_iter0_en_rgd_reg_1720 <= "X";
    ap_phi_reg_pp0_iter0_pixBuf_66_reg_988 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_pixBuf_67_reg_979 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_pixBuf_68_reg_970 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_pixBuf_69_reg_961 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_pixBuf_70_reg_952 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_pixBuf_71_reg_943 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_pixBuf_72_reg_934 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_pixBuf_73_reg_925 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_pixBuf_74_reg_916 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_pixBuf_75_reg_907 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_pixBuf_76_reg_898 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_pixBuf_77_reg_889 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_pix_10_reg_1501 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_pix_11_reg_1431 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_pix_12_reg_1421 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_pix_13_reg_1411 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_pix_14_reg_1461 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_pix_15_reg_1451 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_pix_16_reg_1441 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_pix_17_reg_1491 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_pix_18_reg_1481 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_pix_19_reg_1471 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_pix_9_reg_1511 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_pix_reg_1521 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_r_10_reg_2125 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_r_1_reg_2071 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_r_4_reg_2089 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_r_7_reg_2107 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_upleft_1_reg_1621 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_upleft_2_reg_1612 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_upleft_3_reg_1603 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_upleft_4_reg_1594 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_upleft_5_reg_1585 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_upleft_reg_1630 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_upright_11_reg_1576 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_upright_12_reg_1567 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_upright_13_reg_1558 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_upright_14_reg_1549 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_upright_15_reg_1540 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_upright_16_reg_1531 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_downright_6_reg_1258 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_downright_7_reg_1249 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_downright_reg_1267 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_pixWindow_102_reg_1213 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_pixWindow_103_reg_1204 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_pixWindow_104_reg_1195 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_pixWindow_105_reg_1186 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_pixWindow_106_reg_1177 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_pixWindow_107_reg_1168 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_pixWindow_108_reg_1159 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_pixWindow_109_reg_1150 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_pixWindow_110_reg_1141 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_pixWindow_111_reg_1132 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_pixWindow_112_reg_1123 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_pixWindow_113_reg_1114 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_pixWindow_114_reg_1105 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_pixWindow_115_reg_1096 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_pixWindow_116_reg_1087 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_pixWindow_120_reg_1047 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_pixWindow_121_reg_1037 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_pixWindow_122_reg_1027 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_pixWindow_123_reg_1017 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_pixWindow_124_reg_1007 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_pixWindow_125_reg_997 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_pixWindow_126_reg_1240 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_pixWindow_127_reg_1231 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_pixWindow_128_reg_1222 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_pixWindow_129_reg_1077 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_pixWindow_130_reg_1067 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_pixWindow_131_reg_1057 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_upright_6_reg_1285 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_upright_7_reg_1276 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_upright_reg_1294 <= "XXXXXXXXXX";

    ap_predicate_op173_load_state2_assign_proc : process(icmp_ln633_reg_6622, icmp_ln643_reg_6631)
    begin
                ap_predicate_op173_load_state2 <= ((icmp_ln643_reg_6631 = ap_const_lv1_1) and (icmp_ln633_reg_6622 = ap_const_lv1_0));
    end process;


    ap_predicate_op174_load_state2_assign_proc : process(icmp_ln633_reg_6622, icmp_ln643_reg_6631)
    begin
                ap_predicate_op174_load_state2 <= ((icmp_ln643_reg_6631 = ap_const_lv1_1) and (icmp_ln633_reg_6622 = ap_const_lv1_0));
    end process;


    ap_predicate_op175_read_state2_assign_proc : process(icmp_ln633_reg_6622, icmp_ln643_reg_6631, cmp59_i)
    begin
                ap_predicate_op175_read_state2 <= ((cmp59_i = ap_const_lv1_1) and (icmp_ln643_reg_6631 = ap_const_lv1_1) and (icmp_ln633_reg_6622 = ap_const_lv1_0));
    end process;


    ap_predicate_op192_load_state3_assign_proc : process(icmp_ln633_reg_6622_pp0_iter1_reg, icmp_ln643_reg_6631_pp0_iter1_reg)
    begin
                ap_predicate_op192_load_state3 <= ((icmp_ln643_reg_6631_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln633_reg_6622_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op205_load_state3_assign_proc : process(icmp_ln633_reg_6622_pp0_iter1_reg, icmp_ln643_reg_6631_pp0_iter1_reg)
    begin
                ap_predicate_op205_load_state3 <= ((icmp_ln643_reg_6631_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln633_reg_6622_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op219_store_state3_assign_proc : process(cmp59_i, icmp_ln633_reg_6622_pp0_iter1_reg, icmp_ln643_reg_6631_pp0_iter1_reg)
    begin
                ap_predicate_op219_store_state3 <= ((icmp_ln643_reg_6631_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln633_reg_6622_pp0_iter1_reg = ap_const_lv1_0) and (cmp59_i = ap_const_lv1_1));
    end process;


    ap_predicate_op333_store_state4_assign_proc : process(icmp_ln633_reg_6622_pp0_iter2_reg, icmp_ln643_reg_6631_pp0_iter2_reg)
    begin
                ap_predicate_op333_store_state4 <= ((icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0));
    end process;


    ap_ready_int_assign_proc : process(ap_block_pp0_stage0_subdone, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_x_4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, x_fu_372, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_x_4 <= ap_const_lv10_0;
        else 
            ap_sig_allocacmp_x_4 <= x_fu_372;
        end if; 
    end process;


    ap_sig_allocacmp_z_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, z_fu_376)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_z_1 <= ap_const_lv8_0;
        else 
            ap_sig_allocacmp_z_1 <= z_fu_376;
        end if; 
    end process;

    b_3_fu_5646_p3 <= 
        CV_1_reg_7715 when (red_i(0) = '1') else 
        zext_ln788_1_fu_5636_p1;
    b_6_fu_5775_p3 <= 
        CV_2_reg_7736 when (red_i(0) = '1') else 
        zext_ln788_2_fu_5765_p1;
    b_9_fu_5904_p3 <= 
        CV_3_reg_7757 when (red_i(0) = '1') else 
        zext_ln788_3_fu_5894_p1;
    b_fu_5517_p3 <= 
        CV_reg_7694 when (red_i(0) = '1') else 
        zext_ln788_fu_5507_p1;
    cmp161_i_fu_2397_p2 <= "1" when (ap_sig_allocacmp_x_4 = ap_const_lv10_0) else "0";
    cmp314_1_i_read_reg_6602 <= cmp314_1_i;
    cmp314_i_read_reg_6598 <= cmp314_i;
    cmp59_i_read_read_fu_554_p2 <= cmp59_i;
    cmp59_i_read_reg_6594 <= cmp59_i;
    enable_10_fu_4491_p3 <= (ap_const_lv1_1 & enable_9_fu_4475_p3);
    enable_11_fu_4499_p3 <= 
        enable_10_fu_4491_p3 when (icmp_ln797_1_fu_4487_p2(0) = '1') else 
        zext_ln769_6_fu_4483_p1;
    enable_12_fu_4523_p3 <= 
        or_ln798_1_i_fu_4515_p3 when (icmp_ln798_1_fu_4511_p2(0) = '1') else 
        zext_ln769_7_fu_4507_p1;
    enable_13_fu_4746_p3 <= (ap_const_lv1_1 & enable_12_reg_7587);
    enable_14_fu_4753_p3 <= 
        enable_13_fu_4746_p3 when (icmp_ln799_1_reg_7593(0) = '1') else 
        zext_ln769_8_fu_4743_p1;
    enable_15_fu_4772_p3 <= 
        or_ln800_1_i_fu_4764_p3 when (icmp_ln800_1_reg_7598(0) = '1') else 
        zext_ln769_9_fu_4760_p1;
    enable_16_fu_4539_p2 <= "1" when (unsigned(agdiff_8_reg_7495) < unsigned(agdiff_9_reg_7502)) else "0";
    enable_17_fu_4559_p3 <= 
        or_ln796_2_i_fu_4551_p3 when (icmp_ln796_2_fu_4547_p2(0) = '1') else 
        zext_ln769_10_fu_4543_p1;
    enable_18_fu_4575_p3 <= (ap_const_lv1_1 & enable_17_fu_4559_p3);
    enable_19_fu_4583_p3 <= 
        enable_18_fu_4575_p3 when (icmp_ln797_2_fu_4571_p2(0) = '1') else 
        zext_ln769_11_fu_4567_p1;
    enable_1_fu_4391_p3 <= 
        or_ln_i_fu_4383_p3 when (icmp_ln796_fu_4379_p2(0) = '1') else 
        zext_ln769_fu_4375_p1;
    enable_20_fu_4607_p3 <= 
        or_ln798_2_i_fu_4599_p3 when (icmp_ln798_2_fu_4595_p2(0) = '1') else 
        zext_ln769_12_fu_4591_p1;
    enable_21_fu_4782_p3 <= (ap_const_lv1_1 & enable_20_reg_7603);
    enable_22_fu_4789_p3 <= 
        enable_21_fu_4782_p3 when (icmp_ln799_2_reg_7609(0) = '1') else 
        zext_ln769_13_fu_4779_p1;
    enable_23_fu_4808_p3 <= 
        or_ln800_2_i_fu_4800_p3 when (icmp_ln800_2_reg_7614(0) = '1') else 
        zext_ln769_14_fu_4796_p1;
    enable_24_fu_4623_p2 <= "1" when (unsigned(agdiff_12_reg_7533) < unsigned(agdiff_13_reg_7540)) else "0";
    enable_25_fu_4643_p3 <= 
        or_ln796_3_i_fu_4635_p3 when (icmp_ln796_3_fu_4631_p2(0) = '1') else 
        zext_ln769_15_fu_4627_p1;
    enable_26_fu_4659_p3 <= (ap_const_lv1_1 & enable_25_fu_4643_p3);
    enable_27_fu_4667_p3 <= 
        enable_26_fu_4659_p3 when (icmp_ln797_3_fu_4655_p2(0) = '1') else 
        zext_ln769_16_fu_4651_p1;
    enable_28_fu_4691_p3 <= 
        or_ln798_3_i_fu_4683_p3 when (icmp_ln798_3_fu_4679_p2(0) = '1') else 
        zext_ln769_17_fu_4675_p1;
    enable_29_fu_4818_p3 <= (ap_const_lv1_1 & enable_28_reg_7619);
    enable_2_fu_4407_p3 <= (ap_const_lv1_1 & enable_1_fu_4391_p3);
    enable_30_fu_4825_p3 <= 
        enable_29_fu_4818_p3 when (icmp_ln799_3_reg_7625(0) = '1') else 
        zext_ln769_18_fu_4815_p1;
    enable_31_fu_4844_p3 <= 
        or_ln800_3_i_fu_4836_p3 when (icmp_ln800_3_reg_7630(0) = '1') else 
        zext_ln769_19_fu_4832_p1;
    enable_3_fu_4415_p3 <= 
        enable_2_fu_4407_p3 when (icmp_ln797_fu_4403_p2(0) = '1') else 
        zext_ln769_1_fu_4399_p1;
    enable_4_fu_4439_p3 <= 
        or_ln1_i_fu_4431_p3 when (icmp_ln798_fu_4427_p2(0) = '1') else 
        zext_ln769_2_fu_4423_p1;
    enable_5_fu_4710_p3 <= (ap_const_lv1_1 & enable_4_reg_7571);
    enable_6_fu_4717_p3 <= 
        enable_5_fu_4710_p3 when (icmp_ln799_reg_7577(0) = '1') else 
        zext_ln769_3_fu_4707_p1;
    enable_7_fu_4736_p3 <= 
        or_ln2_i_fu_4728_p3 when (icmp_ln800_reg_7582(0) = '1') else 
        zext_ln769_4_fu_4724_p1;
    enable_8_fu_4455_p2 <= "1" when (unsigned(agdiff_4_reg_7447) < unsigned(agdiff_5_reg_7454)) else "0";
    enable_9_fu_4475_p3 <= 
        or_ln796_1_i_fu_4467_p3 when (icmp_ln796_1_fu_4463_p2(0) = '1') else 
        zext_ln769_5_fu_4459_p1;
    enable_fu_4371_p2 <= "1" when (unsigned(agdiff_reg_7399) < unsigned(agdiff_1_reg_7406)) else "0";

    frp_pipeline_valid_U_exitcond_assign_proc : process(ap_enable_reg_pp0_iter3, icmp_ln633_reg_6622_pp0_iter2_reg)
    begin
        if (((icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            frp_pipeline_valid_U_exitcond <= ap_const_logic_1;
        else 
            frp_pipeline_valid_U_exitcond <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln633_fu_2369_p2 <= "1" when (ap_sig_allocacmp_z_1 = add_ln630_1_i) else "0";
    icmp_ln643_fu_2391_p2 <= "1" when (unsigned(ap_sig_allocacmp_x_4) < unsigned(empty)) else "0";
    icmp_ln796_1_fu_4463_p2 <= "1" when (unsigned(agdiff_4_reg_7447) < unsigned(agdiff_6_reg_7461)) else "0";
    icmp_ln796_2_fu_4547_p2 <= "1" when (unsigned(agdiff_8_reg_7495) < unsigned(agdiff_10_reg_7509)) else "0";
    icmp_ln796_3_fu_4631_p2 <= "1" when (unsigned(agdiff_12_reg_7533) < unsigned(agdiff_14_reg_7547)) else "0";
    icmp_ln796_fu_4379_p2 <= "1" when (unsigned(agdiff_reg_7399) < unsigned(agdiff_2_reg_7413)) else "0";
    icmp_ln797_1_fu_4487_p2 <= "1" when (unsigned(agdiff_4_reg_7447) < unsigned(agdiff_7_reg_7468)) else "0";
    icmp_ln797_2_fu_4571_p2 <= "1" when (unsigned(agdiff_8_reg_7495) < unsigned(agdiff_11_reg_7516)) else "0";
    icmp_ln797_3_fu_4655_p2 <= "1" when (unsigned(agdiff_12_reg_7533) < unsigned(agdiff_15_reg_7554)) else "0";
    icmp_ln797_fu_4403_p2 <= "1" when (unsigned(agdiff_reg_7399) < unsigned(agdiff_3_reg_7420)) else "0";
    icmp_ln798_1_fu_4511_p2 <= "1" when (unsigned(agdiff_5_reg_7454) < unsigned(agdiff_6_reg_7461)) else "0";
    icmp_ln798_2_fu_4595_p2 <= "1" when (unsigned(agdiff_9_reg_7502) < unsigned(agdiff_10_reg_7509)) else "0";
    icmp_ln798_3_fu_4679_p2 <= "1" when (unsigned(agdiff_13_reg_7540) < unsigned(agdiff_14_reg_7547)) else "0";
    icmp_ln798_fu_4427_p2 <= "1" when (unsigned(agdiff_1_reg_7406) < unsigned(agdiff_2_reg_7413)) else "0";
    icmp_ln799_1_fu_4531_p2 <= "1" when (unsigned(agdiff_5_reg_7454) < unsigned(agdiff_7_reg_7468)) else "0";
    icmp_ln799_2_fu_4615_p2 <= "1" when (unsigned(agdiff_9_reg_7502) < unsigned(agdiff_11_reg_7516)) else "0";
    icmp_ln799_3_fu_4699_p2 <= "1" when (unsigned(agdiff_13_reg_7540) < unsigned(agdiff_15_reg_7554)) else "0";
    icmp_ln799_fu_4447_p2 <= "1" when (unsigned(agdiff_1_reg_7406) < unsigned(agdiff_3_reg_7420)) else "0";
    icmp_ln800_1_fu_4535_p2 <= "1" when (unsigned(agdiff_6_reg_7461) < unsigned(agdiff_7_reg_7468)) else "0";
    icmp_ln800_2_fu_4619_p2 <= "1" when (unsigned(agdiff_10_reg_7509) < unsigned(agdiff_11_reg_7516)) else "0";
    icmp_ln800_3_fu_4703_p2 <= "1" when (unsigned(agdiff_14_reg_7547) < unsigned(agdiff_15_reg_7554)) else "0";
    icmp_ln800_fu_4451_p2 <= "1" when (unsigned(agdiff_2_reg_7413) < unsigned(agdiff_3_reg_7420)) else "0";
    icmp_ln827_1_fu_5671_p2 <= "1" when (tmp_16_fu_5661_p4 = ap_const_lv2_1) else "0";
    icmp_ln827_2_fu_5800_p2 <= "1" when (tmp_25_fu_5790_p4 = ap_const_lv2_1) else "0";
    icmp_ln827_3_fu_5929_p2 <= "1" when (tmp_34_fu_5919_p4 = ap_const_lv2_1) else "0";
    icmp_ln827_fu_5542_p2 <= "1" when (tmp_7_fu_5532_p4 = ap_const_lv2_1) else "0";
    icmp_ln829_1_fu_5727_p2 <= "1" when (tmp_18_fu_5717_p4 = ap_const_lv2_1) else "0";
    icmp_ln829_2_fu_5856_p2 <= "1" when (tmp_27_fu_5846_p4 = ap_const_lv2_1) else "0";
    icmp_ln829_3_fu_5985_p2 <= "1" when (tmp_36_fu_5975_p4 = ap_const_lv2_1) else "0";
    icmp_ln829_fu_5598_p2 <= "1" when (tmp_9_fu_5588_p4 = ap_const_lv2_1) else "0";
    imgG_blk_n <= ap_const_logic_1;

    imgG_read_assign_proc : process(ap_predicate_op175_read_state2, ap_block_pp0_stage0_11001, frp_pipeline_valid_U_valid_out)
    begin
        if (((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1) and ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op175_read_state2 = ap_const_boolean_1)))) then 
            imgG_read <= ap_const_logic_1;
        else 
            imgG_read <= ap_const_logic_0;
        end if; 
    end process;

    imgRB_blk_n <= ap_const_logic_1;
    imgRB_din <= pf_imgRB_U_data_out;

    imgRB_write_assign_proc : process(pf_imgRB_U_data_out_vld)
    begin
        if ((pf_imgRB_U_data_out_vld = ap_const_logic_1)) then 
            imgRB_write <= ap_const_logic_1;
        else 
            imgRB_write <= ap_const_logic_0;
        end if; 
    end process;

    lineBuffer_1_i_address0 <= lineBuffer_1_i_addr_reg_6691_pp0_iter2_reg;
    lineBuffer_1_i_address1 <= zext_ln641_fu_2439_p1(8 - 1 downto 0);

    lineBuffer_1_i_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            lineBuffer_1_i_ce0 <= ap_const_logic_1;
        else 
            lineBuffer_1_i_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    lineBuffer_1_i_ce1_assign_proc : process(ap_block_pp0_stage0_11001, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1))) then 
            lineBuffer_1_i_ce1 <= ap_const_logic_1;
        else 
            lineBuffer_1_i_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    lineBuffer_1_i_d0 <= (((((((((((PixBufVal_11_fu_3218_p3 & PixBufVal_10_fu_3224_p3) & PixBufVal_9_fu_3230_p3) & PixBufVal_8_fu_3236_p3) & PixBufVal_7_fu_3242_p3) & PixBufVal_6_fu_3248_p3) & PixBufVal_5_fu_3254_p3) & PixBufVal_4_fu_3260_p3) & PixBufVal_3_fu_3266_p3) & PixBufVal_2_fu_3272_p3) & PixBufVal_1_fu_3278_p3) & PixBufVal_fu_3284_p3);

    lineBuffer_1_i_we0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, icmp_ln633_reg_6622_pp0_iter2_reg, icmp_ln643_reg_6631_pp0_iter2_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln643_reg_6631_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_6622_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            lineBuffer_1_i_we0 <= ap_const_logic_1;
        else 
            lineBuffer_1_i_we0 <= ap_const_logic_0;
        end if; 
    end process;

    lineBuffer_i_address0 <= lineBuffer_i_addr_reg_6685;
    lineBuffer_i_address1 <= zext_ln641_fu_2439_p1(8 - 1 downto 0);

    lineBuffer_i_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            lineBuffer_i_ce0 <= ap_const_logic_1;
        else 
            lineBuffer_i_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    lineBuffer_i_ce1_assign_proc : process(ap_block_pp0_stage0_11001, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1))) then 
            lineBuffer_i_ce1 <= ap_const_logic_1;
        else 
            lineBuffer_i_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    lineBuffer_i_d0 <= InPix_reg_6697;

    lineBuffer_i_we0_assign_proc : process(ap_enable_reg_pp0_iter2, cmp59_i, ap_block_pp0_stage0_11001, icmp_ln633_reg_6622_pp0_iter1_reg, icmp_ln643_reg_6631_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln643_reg_6631_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln633_reg_6622_pp0_iter1_reg = ap_const_lv1_0) and (cmp59_i = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            lineBuffer_i_we0 <= ap_const_logic_1;
        else 
            lineBuffer_i_we0 <= ap_const_logic_0;
        end if; 
    end process;

    or_ln1_i_fu_4431_p3 <= (ap_const_lv1_1 & enable_3_fu_4415_p3);
    or_ln2_i_fu_4728_p3 <= (ap_const_lv1_1 & enable_6_fu_4717_p3);
    or_ln796_1_i_fu_4467_p3 <= (ap_const_lv1_1 & enable_8_fu_4455_p2);
    or_ln796_2_i_fu_4551_p3 <= (ap_const_lv1_1 & enable_16_fu_4539_p2);
    or_ln796_3_i_fu_4635_p3 <= (ap_const_lv1_1 & enable_24_fu_4623_p2);
    or_ln798_1_i_fu_4515_p3 <= (ap_const_lv1_1 & enable_11_fu_4499_p3);
    or_ln798_2_i_fu_4599_p3 <= (ap_const_lv1_1 & enable_19_fu_4583_p3);
    or_ln798_3_i_fu_4683_p3 <= (ap_const_lv1_1 & enable_27_fu_4667_p3);
    or_ln800_1_i_fu_4764_p3 <= (ap_const_lv1_1 & enable_14_fu_4753_p3);
    or_ln800_2_i_fu_4800_p3 <= (ap_const_lv1_1 & enable_22_fu_4789_p3);
    or_ln800_3_i_fu_4836_p3 <= (ap_const_lv1_1 & enable_30_fu_4825_p3);
    or_ln827_1_fu_5695_p2 <= (tmp_15_fu_5653_p3 or icmp_ln827_1_fu_5671_p2);
    or_ln827_2_fu_5824_p2 <= (tmp_24_fu_5782_p3 or icmp_ln827_2_fu_5800_p2);
    or_ln827_3_fu_5953_p2 <= (tmp_33_fu_5911_p3 or icmp_ln827_3_fu_5929_p2);
    or_ln827_fu_5566_p2 <= (tmp_6_fu_5524_p3 or icmp_ln827_fu_5542_p2);
    or_ln829_1_fu_5751_p2 <= (tmp_17_fu_5709_p3 or icmp_ln829_1_fu_5727_p2);
    or_ln829_2_fu_5880_p2 <= (tmp_26_fu_5838_p3 or icmp_ln829_2_fu_5856_p2);
    or_ln829_3_fu_6009_p2 <= (tmp_35_fu_5967_p3 or icmp_ln829_3_fu_5985_p2);
    or_ln829_fu_5622_p2 <= (tmp_8_fu_5580_p3 or icmp_ln829_fu_5598_p2);
    or_ln_i_fu_4383_p3 <= (ap_const_lv1_1 & enable_fu_4371_p2);
    out_x_fu_2385_p2 <= std_logic_vector(unsigned(zext_ln633_fu_2381_p1) + unsigned(ap_const_lv11_7FC));
    p_0_0_0_0_0923_21695_i_out <= p_0_0_0_0_0923_21695_i_load_reg_6999_pp0_iter8_reg;

    p_0_0_0_0_0923_21695_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln633_reg_6622_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_6622_pp0_iter8_reg = ap_const_lv1_1))) then 
            p_0_0_0_0_0923_21695_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_0_0_0923_21695_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_0_0_0_0929_21629_i_out <= p_0_0_0_0_0929_21629_i_load_reg_6981_pp0_iter8_reg;

    p_0_0_0_0_0929_21629_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln633_reg_6622_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_6622_pp0_iter8_reg = ap_const_lv1_1))) then 
            p_0_0_0_0_0929_21629_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_0_0_0929_21629_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_1_0_0_0924_21698_i_out <= p_0_1_0_0_0924_21698_i_load_reg_7005_pp0_iter8_reg;

    p_0_1_0_0_0924_21698_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln633_reg_6622_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_6622_pp0_iter8_reg = ap_const_lv1_1))) then 
            p_0_1_0_0_0924_21698_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_1_0_0_0924_21698_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_1_0_0_0930_21632_i_out <= p_0_1_0_0_0930_21632_i_load_reg_6987_pp0_iter8_reg;

    p_0_1_0_0_0930_21632_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln633_reg_6622_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_6622_pp0_iter8_reg = ap_const_lv1_1))) then 
            p_0_1_0_0_0930_21632_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_1_0_0_0930_21632_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_2_0_0_0925_21701_i_out <= p_0_2_0_0_0925_21701_i_load_reg_7011_pp0_iter8_reg;

    p_0_2_0_0_0925_21701_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln633_reg_6622_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_6622_pp0_iter8_reg = ap_const_lv1_1))) then 
            p_0_2_0_0_0925_21701_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_2_0_0_0925_21701_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_2_0_0_0931_21635_i_out <= p_0_2_0_0_0931_21635_i_load_reg_6993_pp0_iter8_reg;

    p_0_2_0_0_0931_21635_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln633_reg_6622_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_6622_pp0_iter8_reg = ap_const_lv1_1))) then 
            p_0_2_0_0_0931_21635_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_2_0_0_0931_21635_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    pf_imgRB_U_data_in_vld_assign_proc : process(ap_enable_reg_pp0_iter10, and_ln833_reg_6681_pp0_iter9_reg, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_1 = and_ln833_reg_6681_pp0_iter9_reg) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            pf_imgRB_U_data_in_vld <= ap_const_logic_1;
        else 
            pf_imgRB_U_data_in_vld <= ap_const_logic_0;
        end if; 
    end process;

    pf_imgRB_U_frpsig_data_in <= (((((((((((select_ln829_7_reg_7798 & pix_9_reg_1511_pp0_iter9_reg) & select_ln827_7_reg_7793) & select_ln829_5_reg_7788) & pix_12_reg_1421_pp0_iter9_reg) & select_ln827_5_reg_7783) & select_ln829_3_reg_7778) & pix_15_reg_1451_pp0_iter9_reg) & select_ln827_3_reg_7773) & select_ln829_1_reg_7768) & pix_18_reg_1481_pp0_iter9_reg) & select_ln827_1_reg_7763);
    pixBuf_42_fu_2444_p1 <= imgG_dout(10 - 1 downto 0);
    pixWindow_153_i_out <= pixWindow_132_reg_6762_pp0_iter8_reg;

    pixWindow_153_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln633_reg_6622_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_6622_pp0_iter8_reg = ap_const_lv1_1))) then 
            pixWindow_153_i_out_ap_vld <= ap_const_logic_1;
        else 
            pixWindow_153_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pixWindow_154_i_out <= pixWindow_133_reg_6772_pp0_iter8_reg;

    pixWindow_154_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln633_reg_6622_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_6622_pp0_iter8_reg = ap_const_lv1_1))) then 
            pixWindow_154_i_out_ap_vld <= ap_const_logic_1;
        else 
            pixWindow_154_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pixWindow_155_i_out <= pixWindow_134_reg_6782_pp0_iter8_reg;

    pixWindow_155_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln633_reg_6622_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_6622_pp0_iter8_reg = ap_const_lv1_1))) then 
            pixWindow_155_i_out_ap_vld <= ap_const_logic_1;
        else 
            pixWindow_155_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pixWindow_156_i_out <= pixWindow_135_reg_6963_pp0_iter8_reg;

    pixWindow_156_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln633_reg_6622_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_6622_pp0_iter8_reg = ap_const_lv1_1))) then 
            pixWindow_156_i_out_ap_vld <= ap_const_logic_1;
        else 
            pixWindow_156_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pixWindow_157_i_out <= pixWindow_136_reg_6969_pp0_iter8_reg;

    pixWindow_157_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln633_reg_6622_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_6622_pp0_iter8_reg = ap_const_lv1_1))) then 
            pixWindow_157_i_out_ap_vld <= ap_const_logic_1;
        else 
            pixWindow_157_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pixWindow_158_i_out <= pixWindow_137_reg_6975_pp0_iter8_reg;

    pixWindow_158_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln633_reg_6622_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_6622_pp0_iter8_reg = ap_const_lv1_1))) then 
            pixWindow_158_i_out_ap_vld <= ap_const_logic_1;
        else 
            pixWindow_158_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pixWindow_159_i_out <= pixWindow_138_reg_6948_pp0_iter8_reg;

    pixWindow_159_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln633_reg_6622_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_6622_pp0_iter8_reg = ap_const_lv1_1))) then 
            pixWindow_159_i_out_ap_vld <= ap_const_logic_1;
        else 
            pixWindow_159_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pixWindow_160_i_out <= pixWindow_139_reg_6953_pp0_iter8_reg;

    pixWindow_160_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln633_reg_6622_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_6622_pp0_iter8_reg = ap_const_lv1_1))) then 
            pixWindow_160_i_out_ap_vld <= ap_const_logic_1;
        else 
            pixWindow_160_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pixWindow_161_i_out <= pixWindow_140_reg_6958_pp0_iter8_reg;

    pixWindow_161_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln633_reg_6622_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_6622_pp0_iter8_reg = ap_const_lv1_1))) then 
            pixWindow_161_i_out_ap_vld <= ap_const_logic_1;
        else 
            pixWindow_161_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pixWindow_36_i_out <= pixWindow_27_reg_7017_pp0_iter8_reg;

    pixWindow_36_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln633_reg_6622_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_6622_pp0_iter8_reg = ap_const_lv1_1))) then 
            pixWindow_36_i_out_ap_vld <= ap_const_logic_1;
        else 
            pixWindow_36_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pixWindow_37_i_out <= pixWindow_28_reg_7023_pp0_iter8_reg;

    pixWindow_37_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln633_reg_6622_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_6622_pp0_iter8_reg = ap_const_lv1_1))) then 
            pixWindow_37_i_out_ap_vld <= ap_const_logic_1;
        else 
            pixWindow_37_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pixWindow_38_i_out <= pixWindow_29_reg_7029_pp0_iter8_reg;

    pixWindow_38_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln633_reg_6622_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_6622_pp0_iter8_reg = ap_const_lv1_1))) then 
            pixWindow_38_i_out_ap_vld <= ap_const_logic_1;
        else 
            pixWindow_38_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pixWindow_39_i_out <= pixWindow_30_reg_7035_pp0_iter8_reg;

    pixWindow_39_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln633_reg_6622_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_6622_pp0_iter8_reg = ap_const_lv1_1))) then 
            pixWindow_39_i_out_ap_vld <= ap_const_logic_1;
        else 
            pixWindow_39_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pixWindow_40_i_out <= pixWindow_31_reg_7041_pp0_iter8_reg;

    pixWindow_40_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln633_reg_6622_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_6622_pp0_iter8_reg = ap_const_lv1_1))) then 
            pixWindow_40_i_out_ap_vld <= ap_const_logic_1;
        else 
            pixWindow_40_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pixWindow_41_i_out <= pixWindow_32_reg_7047_pp0_iter8_reg;

    pixWindow_41_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln633_reg_6622_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_6622_pp0_iter8_reg = ap_const_lv1_1))) then 
            pixWindow_41_i_out_ap_vld <= ap_const_logic_1;
        else 
            pixWindow_41_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pixWindow_42_i_out <= pixWindow_33_reg_7053_pp0_iter8_reg;

    pixWindow_42_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln633_reg_6622_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_6622_pp0_iter8_reg = ap_const_lv1_1))) then 
            pixWindow_42_i_out_ap_vld <= ap_const_logic_1;
        else 
            pixWindow_42_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pixWindow_43_i_out <= pixWindow_34_reg_7059_pp0_iter8_reg;

    pixWindow_43_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln633_reg_6622_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_6622_pp0_iter8_reg = ap_const_lv1_1))) then 
            pixWindow_43_i_out_ap_vld <= ap_const_logic_1;
        else 
            pixWindow_43_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pixWindow_44_i_out <= pixWindow_35_reg_7065_pp0_iter8_reg;

    pixWindow_44_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln633_reg_6622_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_6622_pp0_iter8_reg = ap_const_lv1_1))) then 
            pixWindow_44_i_out_ap_vld <= ap_const_logic_1;
        else 
            pixWindow_44_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pixWindow_48_i_out <= pixWindow_39_reg_7071_pp0_iter8_reg;

    pixWindow_48_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln633_reg_6622_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_6622_pp0_iter8_reg = ap_const_lv1_1))) then 
            pixWindow_48_i_out_ap_vld <= ap_const_logic_1;
        else 
            pixWindow_48_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pixWindow_49_i_out <= pixWindow_40_reg_7077_pp0_iter8_reg;

    pixWindow_49_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln633_reg_6622_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_6622_pp0_iter8_reg = ap_const_lv1_1))) then 
            pixWindow_49_i_out_ap_vld <= ap_const_logic_1;
        else 
            pixWindow_49_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pixWindow_50_i_out <= pixWindow_41_reg_7083_pp0_iter8_reg;

    pixWindow_50_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln633_reg_6622_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_6622_pp0_iter8_reg = ap_const_lv1_1))) then 
            pixWindow_50_i_out_ap_vld <= ap_const_logic_1;
        else 
            pixWindow_50_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pixWindow_51_i_out <= pixWindow_42_reg_7089_pp0_iter8_reg;

    pixWindow_51_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln633_reg_6622_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_6622_pp0_iter8_reg = ap_const_lv1_1))) then 
            pixWindow_51_i_out_ap_vld <= ap_const_logic_1;
        else 
            pixWindow_51_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pixWindow_52_i_out <= pixWindow_43_reg_7095_pp0_iter8_reg;

    pixWindow_52_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln633_reg_6622_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_6622_pp0_iter8_reg = ap_const_lv1_1))) then 
            pixWindow_52_i_out_ap_vld <= ap_const_logic_1;
        else 
            pixWindow_52_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pixWindow_53_i_out <= pixWindow_44_reg_7101_pp0_iter8_reg;

    pixWindow_53_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln633_reg_6622_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_6622_pp0_iter8_reg = ap_const_lv1_1))) then 
            pixWindow_53_i_out_ap_vld <= ap_const_logic_1;
        else 
            pixWindow_53_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pixWindow_54_i_out <= pixWindow_45_reg_7107_pp0_iter8_reg;

    pixWindow_54_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln633_reg_6622_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_6622_pp0_iter8_reg = ap_const_lv1_1))) then 
            pixWindow_54_i_out_ap_vld <= ap_const_logic_1;
        else 
            pixWindow_54_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pixWindow_55_i_out <= pixWindow_46_reg_7113_pp0_iter8_reg;

    pixWindow_55_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln633_reg_6622_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_6622_pp0_iter8_reg = ap_const_lv1_1))) then 
            pixWindow_55_i_out_ap_vld <= ap_const_logic_1;
        else 
            pixWindow_55_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pixWindow_56_i_out <= pixWindow_47_reg_7119_pp0_iter8_reg;

    pixWindow_56_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln633_reg_6622_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_6622_pp0_iter8_reg = ap_const_lv1_1))) then 
            pixWindow_56_i_out_ap_vld <= ap_const_logic_1;
        else 
            pixWindow_56_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pixWindow_60_i_out <= pixWindow_51_reg_7125_pp0_iter8_reg;

    pixWindow_60_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln633_reg_6622_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_6622_pp0_iter8_reg = ap_const_lv1_1))) then 
            pixWindow_60_i_out_ap_vld <= ap_const_logic_1;
        else 
            pixWindow_60_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pixWindow_61_i_out <= pixWindow_52_reg_7131_pp0_iter8_reg;

    pixWindow_61_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln633_reg_6622_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_6622_pp0_iter8_reg = ap_const_lv1_1))) then 
            pixWindow_61_i_out_ap_vld <= ap_const_logic_1;
        else 
            pixWindow_61_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pixWindow_62_i_out <= pixWindow_53_reg_7137_pp0_iter8_reg;

    pixWindow_62_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln633_reg_6622_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_6622_pp0_iter8_reg = ap_const_lv1_1))) then 
            pixWindow_62_i_out_ap_vld <= ap_const_logic_1;
        else 
            pixWindow_62_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pixWindow_63_fu_2681_p1 <= lineBuffer_1_i_q1(10 - 1 downto 0);
    pixWindow_63_i_out <= pixWindow_54_reg_7143_pp0_iter8_reg;

    pixWindow_63_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln633_reg_6622_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_6622_pp0_iter8_reg = ap_const_lv1_1))) then 
            pixWindow_63_i_out_ap_vld <= ap_const_logic_1;
        else 
            pixWindow_63_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pixWindow_64_i_out <= pixWindow_55_reg_7149_pp0_iter8_reg;

    pixWindow_64_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln633_reg_6622_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_6622_pp0_iter8_reg = ap_const_lv1_1))) then 
            pixWindow_64_i_out_ap_vld <= ap_const_logic_1;
        else 
            pixWindow_64_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pixWindow_65_i_out <= pixWindow_56_reg_7155_pp0_iter8_reg;

    pixWindow_65_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln633_reg_6622_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_6622_pp0_iter8_reg = ap_const_lv1_1))) then 
            pixWindow_65_i_out_ap_vld <= ap_const_logic_1;
        else 
            pixWindow_65_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pixWindow_66_i_out <= pixWindow_57_reg_7161_pp0_iter8_reg;

    pixWindow_66_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln633_reg_6622_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_6622_pp0_iter8_reg = ap_const_lv1_1))) then 
            pixWindow_66_i_out_ap_vld <= ap_const_logic_1;
        else 
            pixWindow_66_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pixWindow_67_i_out <= pixWindow_58_reg_7167_pp0_iter8_reg;

    pixWindow_67_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln633_reg_6622_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_6622_pp0_iter8_reg = ap_const_lv1_1))) then 
            pixWindow_67_i_out_ap_vld <= ap_const_logic_1;
        else 
            pixWindow_67_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pixWindow_68_i_out <= pixWindow_59_reg_7173_pp0_iter8_reg;

    pixWindow_68_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln633_reg_6622_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_6622_pp0_iter8_reg = ap_const_lv1_1))) then 
            pixWindow_68_i_out_ap_vld <= ap_const_logic_1;
        else 
            pixWindow_68_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pixWindow_75_fu_2567_p1 <= lineBuffer_i_q1(10 - 1 downto 0);
    r_3_fu_5639_p3 <= 
        zext_ln788_1_fu_5636_p1 when (red_i(0) = '1') else 
        CV_1_reg_7715;
    r_6_fu_5768_p3 <= 
        zext_ln788_2_fu_5765_p1 when (red_i(0) = '1') else 
        CV_2_reg_7736;
    r_9_fu_5897_p3 <= 
        zext_ln788_3_fu_5894_p1 when (red_i(0) = '1') else 
        CV_3_reg_7757;
    r_fu_5510_p3 <= 
        zext_ln788_fu_5507_p1 when (red_i(0) = '1') else 
        CV_reg_7694;
    select_ln710_10_fu_3008_p3 <= 
        pixWindow_76_reg_6803 when (cmp161_i_reg_6635_pp0_iter2_reg(0) = '1') else 
        pixWindow_16_fu_504;
    select_ln710_11_fu_3014_p3 <= 
        pixWindow_77_reg_6814 when (cmp161_i_reg_6635_pp0_iter2_reg(0) = '1') else 
        pixWindow_17_fu_508;
    select_ln710_12_fu_3020_p3 <= 
        pixWindow_65_reg_6908 when (cmp161_i_reg_6635_pp0_iter2_reg(0) = '1') else 
        pixWindow_8_fu_472;
    select_ln710_13_fu_3026_p3 <= 
        pixWindow_64_reg_6898 when (cmp161_i_reg_6635_pp0_iter2_reg(0) = '1') else 
        pixWindow_7_fu_468;
    select_ln710_14_fu_3032_p3 <= 
        pixWindow_63_reg_6888 when (cmp161_i_reg_6635_pp0_iter2_reg(0) = '1') else 
        pixWindow_6_fu_464;
    select_ln710_15_fu_3038_p3 <= 
        pixWindow_65_reg_6908 when (cmp161_i_reg_6635_pp0_iter2_reg(0) = '1') else 
        pixWindow_5_fu_460;
    select_ln710_16_fu_3044_p3 <= 
        pixWindow_64_reg_6898 when (cmp161_i_reg_6635_pp0_iter2_reg(0) = '1') else 
        pixWindow_4_fu_456;
    select_ln710_17_fu_3050_p3 <= 
        pixWindow_63_reg_6888 when (cmp161_i_reg_6635_pp0_iter2_reg(0) = '1') else 
        pixWindow_3_fu_452;
    select_ln710_18_fu_3056_p3 <= 
        pixWindow_65_reg_6908 when (cmp161_i_reg_6635_pp0_iter2_reg(0) = '1') else 
        pixWindow_2_fu_448;
    select_ln710_19_fu_3062_p3 <= 
        pixWindow_64_reg_6898 when (cmp161_i_reg_6635_pp0_iter2_reg(0) = '1') else 
        pixWindow_1_fu_444;
    select_ln710_1_fu_2954_p3 <= 
        pixWindow_76_reg_6803 when (cmp161_i_reg_6635_pp0_iter2_reg(0) = '1') else 
        pixBuf_4_fu_396;
    select_ln710_20_fu_3068_p3 <= 
        pixWindow_63_reg_6888 when (cmp161_i_reg_6635_pp0_iter2_reg(0) = '1') else 
        pixWindow_fu_440;
    select_ln710_21_fu_3074_p3 <= 
        pixWindow_65_reg_6908 when (cmp161_i_reg_6635_pp0_iter2_reg(0) = '1') else 
        p_0_2_0_0_0931_21635_i_fu_424;
    select_ln710_22_fu_3080_p3 <= 
        pixWindow_64_reg_6898 when (cmp161_i_reg_6635_pp0_iter2_reg(0) = '1') else 
        p_0_1_0_0_0930_21632_i_fu_420;
    select_ln710_23_fu_3086_p3 <= 
        pixWindow_63_reg_6888 when (cmp161_i_reg_6635_pp0_iter2_reg(0) = '1') else 
        p_0_0_0_0_0929_21629_i_fu_416;
    select_ln710_24_fu_3092_p3 <= 
        pixWindow_65_reg_6908 when (cmp161_i_reg_6635_pp0_iter2_reg(0) = '1') else 
        pixWindow_134_reg_6782;
    select_ln710_25_fu_3098_p3 <= 
        pixWindow_64_reg_6898 when (cmp161_i_reg_6635_pp0_iter2_reg(0) = '1') else 
        pixWindow_133_reg_6772;
    select_ln710_26_fu_3104_p3 <= 
        pixWindow_63_reg_6888 when (cmp161_i_reg_6635_pp0_iter2_reg(0) = '1') else 
        pixWindow_132_reg_6762;
    select_ln710_27_fu_3110_p3 <= 
        ap_phi_reg_pp0_iter3_pixBuf_68_reg_970 when (cmp161_i_reg_6635_pp0_iter2_reg(0) = '1') else 
        pixWindow_26_fu_544;
    select_ln710_28_fu_3117_p3 <= 
        ap_phi_reg_pp0_iter3_pixBuf_67_reg_979 when (cmp161_i_reg_6635_pp0_iter2_reg(0) = '1') else 
        pixWindow_25_fu_540;
    select_ln710_29_fu_3124_p3 <= 
        ap_phi_reg_pp0_iter3_pixBuf_66_reg_988 when (cmp161_i_reg_6635_pp0_iter2_reg(0) = '1') else 
        pixWindow_24_fu_536;
    select_ln710_2_fu_2960_p3 <= 
        pixWindow_77_reg_6814 when (cmp161_i_reg_6635_pp0_iter2_reg(0) = '1') else 
        pixBuf_5_fu_400;
    select_ln710_30_fu_3131_p3 <= 
        ap_phi_reg_pp0_iter3_pixBuf_68_reg_970 when (cmp161_i_reg_6635_pp0_iter2_reg(0) = '1') else 
        pixWindow_23_fu_532;
    select_ln710_31_fu_3138_p3 <= 
        ap_phi_reg_pp0_iter3_pixBuf_67_reg_979 when (cmp161_i_reg_6635_pp0_iter2_reg(0) = '1') else 
        pixWindow_22_fu_528;
    select_ln710_32_fu_3145_p3 <= 
        ap_phi_reg_pp0_iter3_pixBuf_66_reg_988 when (cmp161_i_reg_6635_pp0_iter2_reg(0) = '1') else 
        pixWindow_21_fu_524;
    select_ln710_33_fu_3152_p3 <= 
        ap_phi_reg_pp0_iter3_pixBuf_68_reg_970 when (cmp161_i_reg_6635_pp0_iter2_reg(0) = '1') else 
        pixWindow_20_fu_520;
    select_ln710_34_fu_3159_p3 <= 
        ap_phi_reg_pp0_iter3_pixBuf_67_reg_979 when (cmp161_i_reg_6635_pp0_iter2_reg(0) = '1') else 
        pixWindow_19_fu_516;
    select_ln710_35_fu_3166_p3 <= 
        ap_phi_reg_pp0_iter3_pixBuf_66_reg_988 when (cmp161_i_reg_6635_pp0_iter2_reg(0) = '1') else 
        pixWindow_18_fu_512;
    select_ln710_36_fu_3173_p3 <= 
        ap_phi_reg_pp0_iter3_pixBuf_68_reg_970 when (cmp161_i_reg_6635_pp0_iter2_reg(0) = '1') else 
        p_0_2_0_0_0925_21701_i_fu_436;
    select_ln710_37_fu_3180_p3 <= 
        ap_phi_reg_pp0_iter3_pixBuf_67_reg_979 when (cmp161_i_reg_6635_pp0_iter2_reg(0) = '1') else 
        p_0_1_0_0_0924_21698_i_fu_432;
    select_ln710_38_fu_3187_p3 <= 
        ap_phi_reg_pp0_iter3_pixBuf_66_reg_988 when (cmp161_i_reg_6635_pp0_iter2_reg(0) = '1') else 
        p_0_0_0_0_0923_21695_i_fu_428;
    select_ln710_39_fu_3194_p3 <= 
        ap_phi_reg_pp0_iter3_pixBuf_68_reg_970 when (cmp161_i_reg_6635_pp0_iter2_reg(0) = '1') else 
        pixBuf_2_fu_388;
    select_ln710_3_fu_2966_p3 <= 
        pixWindow_75_reg_6792 when (cmp161_i_reg_6635_pp0_iter2_reg(0) = '1') else 
        pixWindow_9_fu_476;
    select_ln710_40_fu_3202_p3 <= 
        ap_phi_reg_pp0_iter3_pixBuf_67_reg_979 when (cmp161_i_reg_6635_pp0_iter2_reg(0) = '1') else 
        pixBuf_1_fu_384;
    select_ln710_41_fu_3210_p3 <= 
        ap_phi_reg_pp0_iter3_pixBuf_66_reg_988 when (cmp161_i_reg_6635_pp0_iter2_reg(0) = '1') else 
        pixBuf_fu_380;
    select_ln710_4_fu_2972_p3 <= 
        pixWindow_76_reg_6803 when (cmp161_i_reg_6635_pp0_iter2_reg(0) = '1') else 
        pixWindow_10_fu_480;
    select_ln710_5_fu_2978_p3 <= 
        pixWindow_77_reg_6814 when (cmp161_i_reg_6635_pp0_iter2_reg(0) = '1') else 
        pixWindow_11_fu_484;
    select_ln710_6_fu_2984_p3 <= 
        pixWindow_75_reg_6792 when (cmp161_i_reg_6635_pp0_iter2_reg(0) = '1') else 
        pixWindow_12_fu_488;
    select_ln710_7_fu_2990_p3 <= 
        pixWindow_76_reg_6803 when (cmp161_i_reg_6635_pp0_iter2_reg(0) = '1') else 
        pixWindow_13_fu_492;
    select_ln710_8_fu_2996_p3 <= 
        pixWindow_77_reg_6814 when (cmp161_i_reg_6635_pp0_iter2_reg(0) = '1') else 
        pixWindow_14_fu_496;
    select_ln710_9_fu_3002_p3 <= 
        pixWindow_75_reg_6792 when (cmp161_i_reg_6635_pp0_iter2_reg(0) = '1') else 
        pixWindow_15_fu_500;
    select_ln710_fu_2948_p3 <= 
        pixWindow_75_reg_6792 when (cmp161_i_reg_6635_pp0_iter2_reg(0) = '1') else 
        pixBuf_3_fu_392;
    select_ln817_1_fu_4851_p3 <= 
        ap_const_lv11_7FF when (ap_phi_mux_en_rgd_phi_fu_1724_p14(0) = '1') else 
        ap_const_lv11_0;
    select_ln817_2_fu_3959_p3 <= 
        ap_phi_reg_pp0_iter4_upleft_5_reg_1585 when (red_i(0) = '1') else 
        ap_phi_reg_pp0_iter4_upleft_3_reg_1603;
    select_ln817_3_fu_4945_p3 <= 
        ap_const_lv11_7FF when (ap_phi_mux_en_rgd_4_phi_fu_1832_p14(0) = '1') else 
        ap_const_lv11_0;
    select_ln817_4_fu_4165_p3 <= 
        ap_phi_reg_pp0_iter4_upright_13_reg_1558 when (red_i(0) = '1') else 
        ap_phi_reg_pp0_iter4_upright_11_reg_1576;
    select_ln817_5_fu_5039_p3 <= 
        ap_const_lv11_7FF when (ap_phi_mux_en_rgd_8_phi_fu_1940_p14(0) = '1') else 
        ap_const_lv11_0;
    select_ln817_6_fu_4337_p3 <= 
        ap_phi_reg_pp0_iter4_upright_16_reg_1531 when (red_i(0) = '1') else 
        ap_phi_reg_pp0_iter4_upright_14_reg_1549;
    select_ln817_7_fu_5133_p3 <= 
        ap_const_lv11_7FF when (ap_phi_mux_en_rgd_12_phi_fu_2048_p14(0) = '1') else 
        ap_const_lv11_0;
    select_ln817_fu_3743_p3 <= 
        ap_phi_reg_pp0_iter4_upleft_2_reg_1612 when (red_i(0) = '1') else 
        ap_phi_reg_pp0_iter4_upleft_reg_1630;
    select_ln818_1_fu_4868_p3 <= 
        ap_const_lv11_7FF when (ap_phi_mux_en_rgd_1_phi_fu_1697_p14(0) = '1') else 
        ap_const_lv11_0;
    select_ln818_2_fu_3976_p3 <= 
        ap_phi_reg_pp0_iter4_downleft_5_reg_1357 when (red_i(0) = '1') else 
        ap_phi_reg_pp0_iter4_downleft_3_reg_1375;
    select_ln818_3_fu_4962_p3 <= 
        ap_const_lv11_7FF when (ap_phi_mux_en_rgd_5_phi_fu_1805_p14(0) = '1') else 
        ap_const_lv11_0;
    select_ln818_4_fu_4182_p3 <= 
        ap_phi_reg_pp0_iter4_downright_13_reg_1330 when (red_i(0) = '1') else 
        ap_phi_reg_pp0_iter4_downright_11_reg_1348;
    select_ln818_5_fu_5056_p3 <= 
        ap_const_lv11_7FF when (ap_phi_mux_en_rgd_9_phi_fu_1913_p14(0) = '1') else 
        ap_const_lv11_0;
    select_ln818_6_fu_4354_p3 <= 
        ap_phi_reg_pp0_iter4_downright_16_reg_1303 when (red_i(0) = '1') else 
        ap_phi_reg_pp0_iter4_downright_14_reg_1321;
    select_ln818_7_fu_5150_p3 <= 
        ap_const_lv11_7FF when (ap_phi_mux_en_rgd_13_phi_fu_2021_p14(0) = '1') else 
        ap_const_lv11_0;
    select_ln818_fu_3760_p3 <= 
        ap_phi_reg_pp0_iter4_downleft_2_reg_1384 when (red_i(0) = '1') else 
        ap_phi_reg_pp0_iter4_downleft_reg_1402;
    select_ln819_1_fu_4891_p3 <= 
        ap_const_lv11_7FF when (ap_phi_mux_en_rgd_2_phi_fu_1670_p14(0) = '1') else 
        ap_const_lv11_0;
    select_ln819_2_fu_3993_p3 <= 
        ap_phi_reg_pp0_iter4_upright_16_reg_1531 when (red_i(0) = '1') else 
        ap_phi_reg_pp0_iter4_upright_14_reg_1549;
    select_ln819_3_fu_4985_p3 <= 
        ap_const_lv11_7FF when (ap_phi_mux_en_rgd_6_phi_fu_1778_p14(0) = '1') else 
        ap_const_lv11_0;
    select_ln819_4_fu_3354_p3 <= 
        ap_phi_mux_upright_7_phi_fu_1279_p4 when (red_i(0) = '1') else 
        ap_phi_mux_upright_phi_fu_1297_p4;
    select_ln819_5_fu_5079_p3 <= 
        ap_const_lv11_7FF when (ap_phi_mux_en_rgd_10_phi_fu_1886_p14(0) = '1') else 
        ap_const_lv11_0;
    select_ln819_6_fu_3396_p3 <= 
        ap_phi_mux_pixWindow_128_phi_fu_1225_p4 when (red_i(0) = '1') else 
        ap_phi_mux_pixWindow_126_phi_fu_1243_p4;
    select_ln819_7_fu_5173_p3 <= 
        ap_const_lv11_7FF when (ap_phi_mux_en_rgd_14_phi_fu_1994_p14(0) = '1') else 
        ap_const_lv11_0;
    select_ln819_fu_3777_p3 <= 
        ap_phi_reg_pp0_iter4_upright_13_reg_1558 when (red_i(0) = '1') else 
        ap_phi_reg_pp0_iter4_upright_11_reg_1576;
    select_ln820_10_fu_5194_p3 <= 
        ap_const_lv11_7FF when (ap_phi_mux_en_rgd_15_phi_fu_1967_p14(0) = '1') else 
        ap_const_lv11_0;
    select_ln820_11_fu_5489_p3 <= 
        sub_ln820_11_fu_5474_p2 when (tmp_32_fu_5452_p3(0) = '1') else 
        trunc_ln820_10_i_fu_5480_p4;
    select_ln820_1_fu_4912_p3 <= 
        ap_const_lv11_7FF when (ap_phi_mux_en_rgd_3_phi_fu_1643_p14(0) = '1') else 
        ap_const_lv11_0;
    select_ln820_2_fu_5279_p3 <= 
        sub_ln820_2_fu_5264_p2 when (tmp_5_fu_5242_p3(0) = '1') else 
        trunc_ln820_2_i_fu_5270_p4;
    select_ln820_3_fu_4010_p3 <= 
        ap_phi_reg_pp0_iter4_downright_16_reg_1303 when (red_i(0) = '1') else 
        ap_phi_reg_pp0_iter4_downright_14_reg_1321;
    select_ln820_4_fu_5006_p3 <= 
        ap_const_lv11_7FF when (ap_phi_mux_en_rgd_7_phi_fu_1751_p14(0) = '1') else 
        ap_const_lv11_0;
    select_ln820_5_fu_5349_p3 <= 
        sub_ln820_5_fu_5334_p2 when (tmp_14_fu_5312_p3(0) = '1') else 
        trunc_ln820_5_i_fu_5340_p4;
    select_ln820_6_fu_3371_p3 <= 
        ap_phi_mux_downright_7_phi_fu_1252_p4 when (red_i(0) = '1') else 
        ap_phi_mux_downright_phi_fu_1270_p4;
    select_ln820_7_fu_5100_p3 <= 
        ap_const_lv11_7FF when (ap_phi_mux_en_rgd_11_phi_fu_1859_p14(0) = '1') else 
        ap_const_lv11_0;
    select_ln820_8_fu_5419_p3 <= 
        sub_ln820_8_fu_5404_p2 when (tmp_23_fu_5382_p3(0) = '1') else 
        trunc_ln820_8_i_fu_5410_p4;
    select_ln820_9_fu_3413_p3 <= 
        ap_phi_mux_pixWindow_131_phi_fu_1060_p4 when (red_i(0) = '1') else 
        ap_phi_mux_pixWindow_129_phi_fu_1080_p4;
    select_ln820_fu_3794_p3 <= 
        ap_phi_reg_pp0_iter4_downright_13_reg_1330 when (red_i(0) = '1') else 
        ap_phi_reg_pp0_iter4_downright_11_reg_1348;
    select_ln827_1_fu_5572_p3 <= 
        select_ln827_fu_5558_p3 when (or_ln827_fu_5566_p2(0) = '1') else 
        trunc_ln827_fu_5548_p1;
    select_ln827_2_fu_5687_p3 <= 
        ap_const_lv10_3FF when (xor_ln827_1_fu_5681_p2(0) = '1') else 
        ap_const_lv10_0;
    select_ln827_3_fu_5701_p3 <= 
        select_ln827_2_fu_5687_p3 when (or_ln827_1_fu_5695_p2(0) = '1') else 
        trunc_ln827_1_fu_5677_p1;
    select_ln827_4_fu_5816_p3 <= 
        ap_const_lv10_3FF when (xor_ln827_2_fu_5810_p2(0) = '1') else 
        ap_const_lv10_0;
    select_ln827_5_fu_5830_p3 <= 
        select_ln827_4_fu_5816_p3 when (or_ln827_2_fu_5824_p2(0) = '1') else 
        trunc_ln827_2_fu_5806_p1;
    select_ln827_6_fu_5945_p3 <= 
        ap_const_lv10_3FF when (xor_ln827_3_fu_5939_p2(0) = '1') else 
        ap_const_lv10_0;
    select_ln827_7_fu_5959_p3 <= 
        select_ln827_6_fu_5945_p3 when (or_ln827_3_fu_5953_p2(0) = '1') else 
        trunc_ln827_3_fu_5935_p1;
    select_ln827_fu_5558_p3 <= 
        ap_const_lv10_3FF when (xor_ln827_fu_5552_p2(0) = '1') else 
        ap_const_lv10_0;
    select_ln829_1_fu_5628_p3 <= 
        select_ln829_fu_5614_p3 when (or_ln829_fu_5622_p2(0) = '1') else 
        trunc_ln829_fu_5604_p1;
    select_ln829_2_fu_5743_p3 <= 
        ap_const_lv10_3FF when (xor_ln829_1_fu_5737_p2(0) = '1') else 
        ap_const_lv10_0;
    select_ln829_3_fu_5757_p3 <= 
        select_ln829_2_fu_5743_p3 when (or_ln829_1_fu_5751_p2(0) = '1') else 
        trunc_ln829_1_fu_5733_p1;
    select_ln829_4_fu_5872_p3 <= 
        ap_const_lv10_3FF when (xor_ln829_2_fu_5866_p2(0) = '1') else 
        ap_const_lv10_0;
    select_ln829_5_fu_5886_p3 <= 
        select_ln829_4_fu_5872_p3 when (or_ln829_2_fu_5880_p2(0) = '1') else 
        trunc_ln829_2_fu_5862_p1;
    select_ln829_6_fu_6001_p3 <= 
        ap_const_lv10_3FF when (xor_ln829_3_fu_5995_p2(0) = '1') else 
        ap_const_lv10_0;
    select_ln829_7_fu_6015_p3 <= 
        select_ln829_6_fu_6001_p3 when (or_ln829_3_fu_6009_p2(0) = '1') else 
        trunc_ln829_3_fu_5991_p1;
    select_ln829_fu_5614_p3 <= 
        ap_const_lv10_3FF when (xor_ln829_fu_5608_p2(0) = '1') else 
        ap_const_lv10_0;
        sext_ln817_1_fu_4975_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(and_ln818_1_fu_4970_p2),12));

        sext_ln817_2_fu_5069_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(and_ln818_2_fu_5064_p2),12));

        sext_ln817_3_fu_5163_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(and_ln818_3_fu_5158_p2),12));

        sext_ln817_fu_4881_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(and_ln818_fu_4876_p2),12));

        sext_ln818_1_fu_4904_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln817_fu_4885_p2),13));

        sext_ln818_2_fu_4958_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(and_ln817_1_fu_4953_p2),12));

        sext_ln818_3_fu_4998_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln817_1_fu_4979_p2),13));

        sext_ln818_4_fu_5052_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(and_ln817_2_fu_5047_p2),12));

        sext_ln818_5_fu_5092_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln817_2_fu_5073_p2),13));

        sext_ln818_6_fu_5146_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(and_ln817_3_fu_5141_p2),12));

        sext_ln818_7_fu_5186_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln817_3_fu_5167_p2),13));

        sext_ln818_fu_4864_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(and_ln817_fu_4859_p2),12));

        sext_ln820_10_fu_5207_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(and_ln820_3_fu_5202_p2),12));

        sext_ln820_11_fu_5217_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln820_6_fu_5211_p2),13));

        sext_ln820_1_fu_4925_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(and_ln820_fu_4920_p2),12));

        sext_ln820_2_fu_4935_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln820_fu_4929_p2),13));

        sext_ln820_3_fu_5002_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(and_ln819_1_fu_4993_p2),12));

        sext_ln820_4_fu_5019_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(and_ln820_1_fu_5014_p2),12));

        sext_ln820_5_fu_5029_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln820_2_fu_5023_p2),13));

        sext_ln820_6_fu_5096_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(and_ln819_2_fu_5087_p2),12));

        sext_ln820_7_fu_5113_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(and_ln820_2_fu_5108_p2),12));

        sext_ln820_8_fu_5123_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln820_4_fu_5117_p2),13));

        sext_ln820_9_fu_5190_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(and_ln819_3_fu_5181_p2),12));

        sext_ln820_fu_4908_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(and_ln819_fu_4899_p2),12));

    sub_ln61_10_fu_4112_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(trunc_ln61_10_fu_4108_p1));
    sub_ln61_11_fu_4143_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(trunc_ln61_11_fu_4139_p1));
    sub_ln61_12_fu_4217_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(trunc_ln61_12_fu_4213_p1));
    sub_ln61_13_fu_4253_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(trunc_ln61_13_fu_4249_p1));
    sub_ln61_14_fu_4284_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(trunc_ln61_14_fu_4280_p1));
    sub_ln61_15_fu_4315_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(trunc_ln61_15_fu_4311_p1));
    sub_ln61_1_fu_3649_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(trunc_ln61_1_fu_3645_p1));
    sub_ln61_2_fu_3685_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(trunc_ln61_2_fu_3681_p1));
    sub_ln61_3_fu_3721_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(trunc_ln61_3_fu_3717_p1));
    sub_ln61_4_fu_3829_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(trunc_ln61_4_fu_3825_p1));
    sub_ln61_5_fu_3865_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(trunc_ln61_5_fu_3861_p1));
    sub_ln61_6_fu_3901_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(trunc_ln61_6_fu_3897_p1));
    sub_ln61_7_fu_3937_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(trunc_ln61_7_fu_3933_p1));
    sub_ln61_8_fu_4045_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(trunc_ln61_8_fu_4041_p1));
    sub_ln61_9_fu_4081_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(trunc_ln61_9_fu_4077_p1));
    sub_ln61_fu_3613_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(trunc_ln61_fu_3609_p1));
    sub_ln790_1_fu_3819_p2 <= std_logic_vector(unsigned(zext_ln790_2_fu_3811_p1) - unsigned(zext_ln790_3_fu_3815_p1));
    sub_ln790_2_fu_4035_p2 <= std_logic_vector(unsigned(zext_ln790_4_fu_4027_p1) - unsigned(zext_ln790_5_fu_4031_p1));
    sub_ln790_3_fu_4207_p2 <= std_logic_vector(unsigned(zext_ln790_6_fu_4199_p1) - unsigned(zext_ln790_7_fu_4203_p1));
    sub_ln790_fu_3603_p2 <= std_logic_vector(unsigned(zext_ln790_fu_3595_p1) - unsigned(zext_ln790_1_fu_3599_p1));
    sub_ln791_1_fu_3855_p2 <= std_logic_vector(unsigned(zext_ln790_2_fu_3811_p1) - unsigned(zext_ln791_1_fu_3851_p1));
    sub_ln791_2_fu_4071_p2 <= std_logic_vector(unsigned(zext_ln790_4_fu_4027_p1) - unsigned(zext_ln791_2_fu_4067_p1));
    sub_ln791_3_fu_4243_p2 <= std_logic_vector(unsigned(zext_ln790_6_fu_4199_p1) - unsigned(zext_ln791_3_fu_4239_p1));
    sub_ln791_fu_3639_p2 <= std_logic_vector(unsigned(zext_ln790_fu_3595_p1) - unsigned(zext_ln791_fu_3635_p1));
    sub_ln792_1_fu_3891_p2 <= std_logic_vector(unsigned(zext_ln790_2_fu_3811_p1) - unsigned(zext_ln792_1_fu_3887_p1));
    sub_ln792_2_fu_4103_p2 <= std_logic_vector(unsigned(zext_ln790_4_fu_4027_p1) - unsigned(zext_ln792_2_reg_7359));
    sub_ln792_3_fu_4275_p2 <= std_logic_vector(unsigned(zext_ln790_6_fu_4199_p1) - unsigned(zext_ln792_3_reg_7379));
    sub_ln792_fu_3675_p2 <= std_logic_vector(unsigned(zext_ln790_fu_3595_p1) - unsigned(zext_ln792_fu_3671_p1));
    sub_ln793_1_fu_3927_p2 <= std_logic_vector(unsigned(zext_ln790_2_fu_3811_p1) - unsigned(zext_ln793_1_fu_3923_p1));
    sub_ln793_2_fu_4134_p2 <= std_logic_vector(unsigned(zext_ln790_4_fu_4027_p1) - unsigned(zext_ln793_2_reg_7364));
    sub_ln793_3_fu_4306_p2 <= std_logic_vector(unsigned(zext_ln790_6_fu_4199_p1) - unsigned(zext_ln793_3_reg_7384));
    sub_ln793_fu_3711_p2 <= std_logic_vector(unsigned(zext_ln790_fu_3595_p1) - unsigned(zext_ln793_fu_3707_p1));
    sub_ln817_2_fu_3970_p2 <= std_logic_vector(unsigned(zext_ln790_3_fu_3815_p1) - unsigned(zext_ln817_2_fu_3966_p1));
    sub_ln817_4_fu_4176_p2 <= std_logic_vector(unsigned(zext_ln790_5_fu_4031_p1) - unsigned(zext_ln817_4_fu_4172_p1));
    sub_ln817_6_fu_4348_p2 <= std_logic_vector(unsigned(zext_ln790_7_fu_4203_p1) - unsigned(zext_ln817_6_fu_4344_p1));
    sub_ln817_fu_3754_p2 <= std_logic_vector(unsigned(zext_ln790_1_fu_3599_p1) - unsigned(zext_ln817_fu_3750_p1));
    sub_ln818_1_fu_3987_p2 <= std_logic_vector(unsigned(zext_ln791_1_fu_3851_p1) - unsigned(zext_ln818_1_fu_3983_p1));
    sub_ln818_2_fu_4193_p2 <= std_logic_vector(unsigned(zext_ln791_2_fu_4067_p1) - unsigned(zext_ln818_2_fu_4189_p1));
    sub_ln818_3_fu_4365_p2 <= std_logic_vector(unsigned(zext_ln791_3_fu_4239_p1) - unsigned(zext_ln818_3_fu_4361_p1));
    sub_ln818_fu_3771_p2 <= std_logic_vector(unsigned(zext_ln791_fu_3635_p1) - unsigned(zext_ln818_fu_3767_p1));
    sub_ln819_1_fu_4004_p2 <= std_logic_vector(unsigned(zext_ln792_1_fu_3887_p1) - unsigned(zext_ln819_1_fu_4000_p1));
    sub_ln819_2_fu_3365_p2 <= std_logic_vector(unsigned(zext_ln792_2_fu_3346_p1) - unsigned(zext_ln819_2_fu_3361_p1));
    sub_ln819_3_fu_3407_p2 <= std_logic_vector(unsigned(zext_ln792_3_fu_3388_p1) - unsigned(zext_ln819_3_fu_3403_p1));
    sub_ln819_fu_3788_p2 <= std_logic_vector(unsigned(zext_ln792_fu_3671_p1) - unsigned(zext_ln819_fu_3784_p1));
    sub_ln820_10_fu_5459_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(add_ln820_7_reg_7672));
    sub_ln820_11_fu_5474_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(trunc_ln820_i_fu_5464_p4));
    sub_ln820_1_fu_5249_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(add_ln820_1_reg_7651));
    sub_ln820_2_fu_5264_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(trunc_ln820_1_i_fu_5254_p4));
    sub_ln820_3_fu_4021_p2 <= std_logic_vector(unsigned(zext_ln793_1_fu_3923_p1) - unsigned(zext_ln820_1_fu_4017_p1));
    sub_ln820_4_fu_5319_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(add_ln820_3_reg_7658));
    sub_ln820_5_fu_5334_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(trunc_ln820_4_i_fu_5324_p4));
    sub_ln820_6_fu_3382_p2 <= std_logic_vector(unsigned(zext_ln793_2_fu_3350_p1) - unsigned(zext_ln820_2_fu_3378_p1));
    sub_ln820_7_fu_5389_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(add_ln820_5_reg_7665));
    sub_ln820_8_fu_5404_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(trunc_ln820_7_i_fu_5394_p4));
    sub_ln820_9_fu_3424_p2 <= std_logic_vector(unsigned(zext_ln793_3_fu_3392_p1) - unsigned(zext_ln820_3_fu_3420_p1));
    sub_ln820_fu_3805_p2 <= std_logic_vector(unsigned(zext_ln793_fu_3707_p1) - unsigned(zext_ln820_fu_3801_p1));
    tmp_10_fu_3835_p3 <= sub_ln790_1_fu_3819_p2(10 downto 10);
    tmp_11_fu_3871_p3 <= sub_ln791_1_fu_3855_p2(10 downto 10);
    tmp_12_fu_3907_p3 <= sub_ln792_1_fu_3891_p2(10 downto 10);
    tmp_13_fu_3943_p3 <= sub_ln793_1_fu_3927_p2(10 downto 10);
    tmp_14_fu_5312_p3 <= add_ln820_3_reg_7658(12 downto 12);
    tmp_15_fu_5653_p3 <= ap_phi_mux_r_4_phi_fu_2092_p4(11 downto 11);
    tmp_16_fu_5661_p4 <= ap_phi_mux_r_4_phi_fu_2092_p4(11 downto 10);
    tmp_17_fu_5709_p3 <= ap_phi_mux_b_4_phi_fu_2101_p4(11 downto 11);
    tmp_18_fu_5717_p4 <= ap_phi_mux_b_4_phi_fu_2101_p4(11 downto 10);
    tmp_19_fu_4051_p3 <= sub_ln790_2_fu_4035_p2(10 downto 10);
    tmp_1_fu_3619_p3 <= sub_ln790_fu_3603_p2(10 downto 10);
    tmp_20_fu_4087_p3 <= sub_ln791_2_fu_4071_p2(10 downto 10);
    tmp_21_fu_4118_p3 <= sub_ln792_2_fu_4103_p2(10 downto 10);
    tmp_22_fu_4149_p3 <= sub_ln793_2_fu_4134_p2(10 downto 10);
    tmp_23_fu_5382_p3 <= add_ln820_5_reg_7665(12 downto 12);
    tmp_24_fu_5782_p3 <= ap_phi_mux_r_7_phi_fu_2110_p4(11 downto 11);
    tmp_25_fu_5790_p4 <= ap_phi_mux_r_7_phi_fu_2110_p4(11 downto 10);
    tmp_26_fu_5838_p3 <= ap_phi_mux_b_7_phi_fu_2119_p4(11 downto 11);
    tmp_27_fu_5846_p4 <= ap_phi_mux_b_7_phi_fu_2119_p4(11 downto 10);
    tmp_28_fu_4223_p3 <= sub_ln790_3_fu_4207_p2(10 downto 10);
    tmp_29_fu_4259_p3 <= sub_ln791_3_fu_4243_p2(10 downto 10);
    tmp_2_fu_3655_p3 <= sub_ln791_fu_3639_p2(10 downto 10);
    tmp_30_fu_4290_p3 <= sub_ln792_3_fu_4275_p2(10 downto 10);
    tmp_31_fu_4321_p3 <= sub_ln793_3_fu_4306_p2(10 downto 10);
    tmp_32_fu_5452_p3 <= add_ln820_7_reg_7672(12 downto 12);
    tmp_33_fu_5911_p3 <= ap_phi_mux_r_10_phi_fu_2128_p4(11 downto 11);
    tmp_34_fu_5919_p4 <= ap_phi_mux_r_10_phi_fu_2128_p4(11 downto 10);
    tmp_35_fu_5967_p3 <= ap_phi_mux_b_10_phi_fu_2137_p4(11 downto 11);
    tmp_36_fu_5975_p4 <= ap_phi_mux_b_10_phi_fu_2137_p4(11 downto 10);
    tmp_37_fu_2403_p3 <= out_x_fu_2385_p2(10 downto 10);
    tmp_3_fu_3691_p3 <= sub_ln792_fu_3675_p2(10 downto 10);
    tmp_4_fu_3727_p3 <= sub_ln793_fu_3711_p2(10 downto 10);
    tmp_5_fu_5242_p3 <= add_ln820_1_reg_7651(12 downto 12);
    tmp_6_fu_5524_p3 <= ap_phi_mux_r_1_phi_fu_2074_p4(11 downto 11);
    tmp_7_fu_5532_p4 <= ap_phi_mux_r_1_phi_fu_2074_p4(11 downto 10);
    tmp_8_fu_5580_p3 <= ap_phi_mux_b_1_phi_fu_2083_p4(11 downto 11);
    tmp_9_fu_5588_p4 <= ap_phi_mux_b_1_phi_fu_2083_p4(11 downto 10);
    trunc_ln61_10_fu_4108_p1 <= sub_ln792_2_fu_4103_p2(10 - 1 downto 0);
    trunc_ln61_11_fu_4139_p1 <= sub_ln793_2_fu_4134_p2(10 - 1 downto 0);
    trunc_ln61_12_fu_4213_p1 <= sub_ln790_3_fu_4207_p2(10 - 1 downto 0);
    trunc_ln61_13_fu_4249_p1 <= sub_ln791_3_fu_4243_p2(10 - 1 downto 0);
    trunc_ln61_14_fu_4280_p1 <= sub_ln792_3_fu_4275_p2(10 - 1 downto 0);
    trunc_ln61_15_fu_4311_p1 <= sub_ln793_3_fu_4306_p2(10 - 1 downto 0);
    trunc_ln61_1_fu_3645_p1 <= sub_ln791_fu_3639_p2(10 - 1 downto 0);
    trunc_ln61_2_fu_3681_p1 <= sub_ln792_fu_3675_p2(10 - 1 downto 0);
    trunc_ln61_3_fu_3717_p1 <= sub_ln793_fu_3711_p2(10 - 1 downto 0);
    trunc_ln61_4_fu_3825_p1 <= sub_ln790_1_fu_3819_p2(10 - 1 downto 0);
    trunc_ln61_5_fu_3861_p1 <= sub_ln791_1_fu_3855_p2(10 - 1 downto 0);
    trunc_ln61_6_fu_3897_p1 <= sub_ln792_1_fu_3891_p2(10 - 1 downto 0);
    trunc_ln61_7_fu_3933_p1 <= sub_ln793_1_fu_3927_p2(10 - 1 downto 0);
    trunc_ln61_8_fu_4041_p1 <= sub_ln790_2_fu_4035_p2(10 - 1 downto 0);
    trunc_ln61_9_fu_4077_p1 <= sub_ln791_2_fu_4071_p2(10 - 1 downto 0);
    trunc_ln61_fu_3609_p1 <= sub_ln790_fu_3603_p2(10 - 1 downto 0);
    trunc_ln820_10_i_fu_5480_p4 <= add_ln820_7_reg_7672(12 downto 1);
    trunc_ln820_1_i_fu_5254_p4 <= sub_ln820_1_fu_5249_p2(12 downto 1);
    trunc_ln820_2_i_fu_5270_p4 <= add_ln820_1_reg_7651(12 downto 1);
    trunc_ln820_4_i_fu_5324_p4 <= sub_ln820_4_fu_5319_p2(12 downto 1);
    trunc_ln820_5_i_fu_5340_p4 <= add_ln820_3_reg_7658(12 downto 1);
    trunc_ln820_7_i_fu_5394_p4 <= sub_ln820_7_fu_5389_p2(12 downto 1);
    trunc_ln820_8_i_fu_5410_p4 <= add_ln820_5_reg_7665(12 downto 1);
    trunc_ln820_i_fu_5464_p4 <= sub_ln820_10_fu_5459_p2(12 downto 1);
    trunc_ln827_1_fu_5677_p1 <= ap_phi_mux_r_4_phi_fu_2092_p4(10 - 1 downto 0);
    trunc_ln827_2_fu_5806_p1 <= ap_phi_mux_r_7_phi_fu_2110_p4(10 - 1 downto 0);
    trunc_ln827_3_fu_5935_p1 <= ap_phi_mux_r_10_phi_fu_2128_p4(10 - 1 downto 0);
    trunc_ln827_fu_5548_p1 <= ap_phi_mux_r_1_phi_fu_2074_p4(10 - 1 downto 0);
    trunc_ln829_1_fu_5733_p1 <= ap_phi_mux_b_4_phi_fu_2101_p4(10 - 1 downto 0);
    trunc_ln829_2_fu_5862_p1 <= ap_phi_mux_b_7_phi_fu_2119_p4(10 - 1 downto 0);
    trunc_ln829_3_fu_5991_p1 <= ap_phi_mux_b_10_phi_fu_2137_p4(10 - 1 downto 0);
    trunc_ln829_fu_5604_p1 <= ap_phi_mux_b_1_phi_fu_2083_p4(10 - 1 downto 0);
    x_5_fu_2423_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_x_4) + unsigned(ap_const_lv10_4));
    xor_ln827_1_fu_5681_p2 <= (tmp_15_fu_5653_p3 xor ap_const_lv1_1);
    xor_ln827_2_fu_5810_p2 <= (tmp_24_fu_5782_p3 xor ap_const_lv1_1);
    xor_ln827_3_fu_5939_p2 <= (tmp_33_fu_5911_p3 xor ap_const_lv1_1);
    xor_ln827_fu_5552_p2 <= (tmp_6_fu_5524_p3 xor ap_const_lv1_1);
    xor_ln829_1_fu_5737_p2 <= (tmp_17_fu_5709_p3 xor ap_const_lv1_1);
    xor_ln829_2_fu_5866_p2 <= (tmp_26_fu_5838_p3 xor ap_const_lv1_1);
    xor_ln829_3_fu_5995_p2 <= (tmp_35_fu_5967_p3 xor ap_const_lv1_1);
    xor_ln829_fu_5608_p2 <= (tmp_8_fu_5580_p3 xor ap_const_lv1_1);
    xor_ln833_fu_2411_p2 <= (tmp_37_fu_2403_p3 xor ap_const_lv1_1);
    zext_ln633_fu_2381_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_x_4),11));
    zext_ln641_fu_2439_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln638_reg_6626),64));
    zext_ln763_1_fu_5297_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pix_14_reg_1461_pp0_iter7_reg),12));
    zext_ln763_2_fu_5367_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pix_11_reg_1431_pp0_iter7_reg),12));
    zext_ln763_3_fu_5437_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pix_reg_1521_pp0_iter7_reg),12));
    zext_ln763_fu_5227_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pix_17_reg_1491_pp0_iter7_reg),12));
    zext_ln765_1_fu_5301_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pix_16_reg_1441_pp0_iter7_reg),12));
    zext_ln765_2_fu_5371_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pix_13_reg_1411_pp0_iter7_reg),12));
    zext_ln765_3_fu_5441_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pix_10_reg_1501_pp0_iter7_reg),12));
    zext_ln765_fu_5231_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pix_19_reg_1471_pp0_iter7_reg),12));
    zext_ln769_10_fu_4543_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(enable_16_fu_4539_p2),2));
    zext_ln769_11_fu_4567_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(enable_17_fu_4559_p3),3));
    zext_ln769_12_fu_4591_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(enable_19_fu_4583_p3),4));
    zext_ln769_13_fu_4779_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(enable_20_reg_7603),5));
    zext_ln769_14_fu_4796_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(enable_22_fu_4789_p3),6));
    zext_ln769_15_fu_4627_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(enable_24_fu_4623_p2),2));
    zext_ln769_16_fu_4651_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(enable_25_fu_4643_p3),3));
    zext_ln769_17_fu_4675_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(enable_27_fu_4667_p3),4));
    zext_ln769_18_fu_4815_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(enable_28_reg_7619),5));
    zext_ln769_19_fu_4832_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(enable_30_fu_4825_p3),6));
    zext_ln769_1_fu_4399_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(enable_1_fu_4391_p3),3));
    zext_ln769_2_fu_4423_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(enable_3_fu_4415_p3),4));
    zext_ln769_3_fu_4707_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(enable_4_reg_7571),5));
    zext_ln769_4_fu_4724_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(enable_6_fu_4717_p3),6));
    zext_ln769_5_fu_4459_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(enable_8_fu_4455_p2),2));
    zext_ln769_6_fu_4483_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(enable_9_fu_4475_p3),3));
    zext_ln769_7_fu_4507_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(enable_11_fu_4499_p3),4));
    zext_ln769_8_fu_4743_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(enable_12_reg_7587),5));
    zext_ln769_9_fu_4760_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(enable_14_fu_4753_p3),6));
    zext_ln769_fu_4375_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(enable_fu_4371_p2),2));
    zext_ln788_1_fu_5636_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(CH_1_reg_7710),12));
    zext_ln788_2_fu_5765_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(CH_2_reg_7731),12));
    zext_ln788_3_fu_5894_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(CH_3_reg_7752),12));
    zext_ln788_fu_5507_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(CH_reg_7689),12));
    zext_ln790_1_fu_3599_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter4_upleft_1_reg_1621),11));
    zext_ln790_2_fu_3811_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter4_pix_15_reg_1451),11));
    zext_ln790_3_fu_3815_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter4_upleft_4_reg_1594),11));
    zext_ln790_4_fu_4027_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter4_pix_12_reg_1421),11));
    zext_ln790_5_fu_4031_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter4_upright_12_reg_1567),11));
    zext_ln790_6_fu_4199_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter4_pix_9_reg_1511),11));
    zext_ln790_7_fu_4203_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter4_upright_15_reg_1540),11));
    zext_ln790_fu_3595_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter4_pix_18_reg_1481),11));
    zext_ln791_1_fu_3851_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter4_downleft_4_reg_1366),11));
    zext_ln791_2_fu_4067_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter4_downright_12_reg_1339),11));
    zext_ln791_3_fu_4239_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter4_downright_15_reg_1312),11));
    zext_ln791_fu_3635_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter4_downleft_1_reg_1393),11));
    zext_ln792_1_fu_3887_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter4_upright_15_reg_1540),11));
    zext_ln792_2_fu_3346_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_upright_6_phi_fu_1288_p4),11));
    zext_ln792_3_fu_3388_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_pixWindow_127_phi_fu_1234_p4),11));
    zext_ln792_fu_3671_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter4_upright_12_reg_1567),11));
    zext_ln793_1_fu_3923_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter4_downright_15_reg_1312),11));
    zext_ln793_2_fu_3350_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_downright_6_phi_fu_1261_p4),11));
    zext_ln793_3_fu_3392_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_pixWindow_130_phi_fu_1070_p4),11));
    zext_ln793_fu_3707_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter4_downright_12_reg_1339),11));
    zext_ln817_1_fu_5287_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pix_18_reg_1481_pp0_iter7_reg),12));
    zext_ln817_2_fu_3966_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln817_2_fu_3959_p3),11));
    zext_ln817_3_fu_5357_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pix_15_reg_1451_pp0_iter7_reg),12));
    zext_ln817_4_fu_4172_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln817_4_fu_4165_p3),11));
    zext_ln817_5_fu_5427_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pix_12_reg_1421_pp0_iter7_reg),12));
    zext_ln817_6_fu_4344_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln817_6_fu_4337_p3),11));
    zext_ln817_7_fu_5497_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pix_9_reg_1511_pp0_iter7_reg),12));
    zext_ln817_fu_3750_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln817_fu_3743_p3),11));
    zext_ln818_1_fu_3983_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln818_2_fu_3976_p3),11));
    zext_ln818_2_fu_4189_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln818_4_fu_4182_p3),11));
    zext_ln818_3_fu_4361_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln818_6_fu_4354_p3),11));
    zext_ln818_fu_3767_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln818_fu_3760_p3),11));
    zext_ln819_1_fu_4000_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln819_2_fu_3993_p3),11));
    zext_ln819_2_fu_3361_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln819_4_fu_3354_p3),11));
    zext_ln819_3_fu_3403_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln819_6_fu_3396_p3),11));
    zext_ln819_fu_3784_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln819_fu_3777_p3),11));
    zext_ln820_1_fu_4017_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln820_3_fu_4010_p3),11));
    zext_ln820_2_fu_3378_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln820_6_fu_3371_p3),11));
    zext_ln820_3_fu_3420_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln820_9_fu_3413_p3),11));
    zext_ln820_fu_3801_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln820_fu_3794_p3),11));
end behav;
