{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.253754",
   "Default View_TopLeft":"-3815,-1896",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0.21  2019-05-29 bk=1.5064 VDI=41 GEI=36 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port clk_0 -pg 1 -lvl 0 -x -3710 -y -490 -defaultsOSRD
preplace port rst_0 -pg 1 -lvl 0 -x -3710 -y -450 -defaultsOSRD
preplace port i_ram_arready_0 -pg 1 -lvl 0 -x -3710 -y 30 -defaultsOSRD
preplace port i_ram_awready_0 -pg 1 -lvl 0 -x -3710 -y 10 -defaultsOSRD
preplace port i_ram_wready_0 -pg 1 -lvl 0 -x -3710 -y 50 -defaultsOSRD
preplace port i_ram_bvalid_0 -pg 1 -lvl 0 -x -3710 -y 110 -defaultsOSRD
preplace port i_ram_rlast_0 -pg 1 -lvl 0 -x -3710 -y 190 -defaultsOSRD
preplace port i_ram_rvalid_0 -pg 1 -lvl 0 -x -3710 -y 210 -defaultsOSRD
preplace port o_ram_arvalid_0 -pg 1 -lvl 6 -x 3320 -y -430 -defaultsOSRD
preplace port o_ram_awvalid_0 -pg 1 -lvl 6 -x 3320 -y -650 -defaultsOSRD
preplace port o_ram_wlast_0 -pg 1 -lvl 6 -x 3320 -y -370 -defaultsOSRD
preplace port o_ram_arlock_0 -pg 1 -lvl 6 -x 3320 -y -530 -defaultsOSRD
preplace port o_ram_awlock_0 -pg 1 -lvl 6 -x 3320 -y -1380 -defaultsOSRD
preplace port o_ram_wvalid_0 -pg 1 -lvl 6 -x 3320 -y -350 -defaultsOSRD
preplace port o_ram_bready_0 -pg 1 -lvl 6 -x 3320 -y -330 -defaultsOSRD
preplace port o_ram_rready_0 -pg 1 -lvl 6 -x 3320 -y -310 -defaultsOSRD
preplace port dmi_reg_wr_en_0 -pg 1 -lvl 0 -x -3710 -y -330 -defaultsOSRD
preplace port dmi_reg_en_0 -pg 1 -lvl 0 -x -3710 -y -370 -defaultsOSRD
preplace port dmi_hard_reset_0 -pg 1 -lvl 0 -x -3710 -y -290 -defaultsOSRD
preplace port i_ram_init_done_0 -pg 1 -lvl 0 -x -3710 -y 670 -defaultsOSRD
preplace port i_ram_init_error_0 -pg 1 -lvl 0 -x -3710 -y 690 -defaultsOSRD
preplace port bidir_0 -pg 1 -lvl 6 -x 3320 -y 320 -defaultsOSRD
preplace port bidir_1 -pg 1 -lvl 6 -x 3320 -y 810 -defaultsOSRD
preplace port bidir_2 -pg 1 -lvl 6 -x 3320 -y 450 -defaultsOSRD
preplace port bidir_3 -pg 1 -lvl 6 -x 3320 -y 850 -defaultsOSRD
preplace port bidir_4 -pg 1 -lvl 6 -x 3320 -y 720 -defaultsOSRD
preplace port bidir_5 -pg 1 -lvl 6 -x 3320 -y 600 -defaultsOSRD
preplace port bidir_6 -pg 1 -lvl 6 -x 3320 -y -10 -defaultsOSRD
preplace port bidir_7 -pg 1 -lvl 6 -x 3320 -y 70 -defaultsOSRD
preplace port bidir_8 -pg 1 -lvl 6 -x 3320 -y -130 -defaultsOSRD
preplace port bidir_9 -pg 1 -lvl 6 -x 3320 -y -230 -defaultsOSRD
preplace port bidir_10 -pg 1 -lvl 6 -x 3320 -y 200 -defaultsOSRD
preplace port bidir_11 -pg 1 -lvl 6 -x 3320 -y -290 -defaultsOSRD
preplace port bidir_12 -pg 1 -lvl 6 -x 3320 -y 570 -defaultsOSRD
preplace port bidir_13 -pg 1 -lvl 6 -x 3320 -y 690 -defaultsOSRD
preplace port bidir_14 -pg 1 -lvl 6 -x 3320 -y -910 -defaultsOSRD
preplace port bidir_15 -pg 1 -lvl 6 -x 3320 -y -980 -defaultsOSRD
preplace port bidir_16 -pg 1 -lvl 6 -x 3320 -y -250 -defaultsOSRD
preplace port bidir_17 -pg 1 -lvl 6 -x 3320 -y -210 -defaultsOSRD
preplace port bidir_18 -pg 1 -lvl 6 -x 3320 -y -890 -defaultsOSRD
preplace port bidir_19 -pg 1 -lvl 6 -x 3320 -y -390 -defaultsOSRD
preplace port bidir_20 -pg 1 -lvl 6 -x 3320 -y -510 -defaultsOSRD
preplace port bidir_21 -pg 1 -lvl 6 -x 3320 -y -270 -defaultsOSRD
preplace port bidir_22 -pg 1 -lvl 6 -x 3320 -y -630 -defaultsOSRD
preplace port bidir_23 -pg 1 -lvl 6 -x 3320 -y -150 -defaultsOSRD
preplace port bidir_24 -pg 1 -lvl 6 -x 3320 -y -30 -defaultsOSRD
preplace port bidir_25 -pg 1 -lvl 6 -x 3320 -y -750 -defaultsOSRD
preplace port bidir_26 -pg 1 -lvl 6 -x 3320 -y -870 -defaultsOSRD
preplace port bidir_27 -pg 1 -lvl 6 -x 3320 -y 90 -defaultsOSRD
preplace port bidir_28 -pg 1 -lvl 6 -x 3320 -y -1000 -defaultsOSRD
preplace port bidir_29 -pg 1 -lvl 6 -x 3320 -y 220 -defaultsOSRD
preplace port bidir_30 -pg 1 -lvl 6 -x 3320 -y 340 -defaultsOSRD
preplace port bidir_31 -pg 1 -lvl 6 -x 3320 -y 470 -defaultsOSRD
preplace portBus i_ram_rdata_0 -pg 1 -lvl 0 -x -3710 -y 150 -defaultsOSRD
preplace portBus i_ram_rresp_0 -pg 1 -lvl 0 -x -3710 -y 170 -defaultsOSRD
preplace portBus i_ram_bid_0 -pg 1 -lvl 0 -x -3710 -y 70 -defaultsOSRD
preplace portBus i_ram_rid_0 -pg 1 -lvl 0 -x -3710 -y 130 -defaultsOSRD
preplace portBus i_ram_bresp_0 -pg 1 -lvl 0 -x -3710 -y 90 -defaultsOSRD
preplace portBus o_ram_awqos_0 -pg 1 -lvl 6 -x 3320 -y -670 -defaultsOSRD
preplace portBus o_ram_arcache_0 -pg 1 -lvl 6 -x 3320 -y -1450 -defaultsOSRD
preplace portBus o_ram_arprot_0 -pg 1 -lvl 6 -x 3320 -y -490 -defaultsOSRD
preplace portBus o_ram_awcache_0 -pg 1 -lvl 6 -x 3320 -y -730 -defaultsOSRD
preplace portBus o_ram_wdata_0 -pg 1 -lvl 6 -x 3320 -y -410 -defaultsOSRD
preplace portBus o_ram_awprot_0 -pg 1 -lvl 6 -x 3320 -y -710 -defaultsOSRD
preplace portBus o_ram_arid_0 -pg 1 -lvl 6 -x 3320 -y -1430 -defaultsOSRD
preplace portBus o_ram_wstrb_0 -pg 1 -lvl 6 -x 3320 -y -1300 -defaultsOSRD
preplace portBus o_ram_araddr_0 -pg 1 -lvl 6 -x 3320 -y -610 -defaultsOSRD
preplace portBus o_ram_awid_0 -pg 1 -lvl 6 -x 3320 -y -850 -defaultsOSRD
preplace portBus o_ram_awaddr_0 -pg 1 -lvl 6 -x 3320 -y -830 -defaultsOSRD
preplace portBus o_ram_arburst_0 -pg 1 -lvl 6 -x 3320 -y -550 -defaultsOSRD
preplace portBus o_ram_awburst_0 -pg 1 -lvl 6 -x 3320 -y -770 -defaultsOSRD
preplace portBus o_ram_arlen_0 -pg 1 -lvl 6 -x 3320 -y -590 -defaultsOSRD
preplace portBus o_ram_arsize_0 -pg 1 -lvl 6 -x 3320 -y -570 -defaultsOSRD
preplace portBus o_ram_awlen_0 -pg 1 -lvl 6 -x 3320 -y -810 -defaultsOSRD
preplace portBus o_ram_awsize_0 -pg 1 -lvl 6 -x 3320 -y -790 -defaultsOSRD
preplace portBus o_ram_arregion_0 -pg 1 -lvl 6 -x 3320 -y -470 -defaultsOSRD
preplace portBus o_ram_arqos_0 -pg 1 -lvl 6 -x 3320 -y -450 -defaultsOSRD
preplace portBus o_ram_awregion_0 -pg 1 -lvl 6 -x 3320 -y -690 -defaultsOSRD
preplace portBus dmi_reg_wdata_0 -pg 1 -lvl 0 -x -3710 -y -310 -defaultsOSRD
preplace portBus dmi_reg_addr_0 -pg 1 -lvl 0 -x -3710 -y -350 -defaultsOSRD
preplace portBus dmi_reg_rdata_0 -pg 1 -lvl 6 -x 3320 -y 1100 -defaultsOSRD
preplace portBus AN_0 -pg 1 -lvl 6 -x 3320 -y 740 -defaultsOSRD
preplace portBus Digits_Bits_0 -pg 1 -lvl 6 -x 3320 -y 760 -defaultsOSRD
preplace inst swerv_wrapper_verilog_0 -pg 1 -lvl 1 -x -1550 -y -380 -defaultsOSRD
preplace inst intcon_wrapper_bd_0 -pg 1 -lvl 2 -x -170 -y -340 -defaultsOSRD
preplace inst bootrom_wrapper_0 -pg 1 -lvl 3 -x 1120 -y 330 -defaultsOSRD
preplace inst gpio_wrapper_0 -pg 1 -lvl 3 -x 1120 -y -580 -defaultsOSRD
preplace inst syscon_wrapper_0 -pg 1 -lvl 3 -x 1120 -y 700 -defaultsOSRD
preplace inst bidirec_0 -pg 1 -lvl 5 -x 2730 -y 320 -defaultsOSRD
preplace inst bidirec_1 -pg 1 -lvl 5 -x 2730 -y 800 -defaultsOSRD
preplace inst bidirec_10 -pg 1 -lvl 5 -x 2730 -y 200 -defaultsOSRD
preplace inst bidirec_11 -pg 1 -lvl 5 -x 2730 -y -400 -defaultsOSRD
preplace inst bidirec_12 -pg 1 -lvl 5 -x 2730 -y 560 -defaultsOSRD
preplace inst bidirec_13 -pg 1 -lvl 5 -x 2730 -y 680 -defaultsOSRD
preplace inst bidirec_14 -pg 1 -lvl 5 -x 2730 -y -880 -defaultsOSRD
preplace inst bidirec_15 -pg 1 -lvl 5 -x 2730 -y -1000 -defaultsOSRD
preplace inst bidirec_16 -pg 1 -lvl 5 -x 2730 -y -520 -defaultsOSRD
preplace inst bidirec_17 -pg 1 -lvl 5 -x 2730 -y -640 -defaultsOSRD
preplace inst bidirec_18 -pg 1 -lvl 5 -x 2730 -y -760 -defaultsOSRD
preplace inst bidirec_19 -pg 1 -lvl 4 -x 2030 -y -400 -defaultsOSRD
preplace inst bidirec_2 -pg 1 -lvl 5 -x 2730 -y 440 -defaultsOSRD
preplace inst bidirec_20 -pg 1 -lvl 4 -x 2030 -y -520 -defaultsOSRD
preplace inst bidirec_21 -pg 1 -lvl 4 -x 2030 -y -280 -defaultsOSRD
preplace inst bidirec_22 -pg 1 -lvl 4 -x 2030 -y -640 -defaultsOSRD
preplace inst bidirec_23 -pg 1 -lvl 4 -x 2030 -y -160 -defaultsOSRD
preplace inst bidirec_24 -pg 1 -lvl 4 -x 2030 -y -40 -defaultsOSRD
preplace inst bidirec_25 -pg 1 -lvl 4 -x 2030 -y -760 -defaultsOSRD
preplace inst bidirec_26 -pg 1 -lvl 4 -x 2030 -y -880 -defaultsOSRD
preplace inst bidirec_27 -pg 1 -lvl 4 -x 2030 -y 80 -defaultsOSRD
preplace inst bidirec_28 -pg 1 -lvl 4 -x 2030 -y -1010 -defaultsOSRD
preplace inst bidirec_29 -pg 1 -lvl 4 -x 2030 -y 210 -defaultsOSRD
preplace inst bidirec_3 -pg 1 -lvl 4 -x 2030 -y 840 -defaultsOSRD
preplace inst bidirec_30 -pg 1 -lvl 4 -x 2030 -y 330 -defaultsOSRD
preplace inst bidirec_31 -pg 1 -lvl 4 -x 2030 -y 460 -defaultsOSRD
preplace inst bidirec_4 -pg 1 -lvl 4 -x 2030 -y 710 -defaultsOSRD
preplace inst bidirec_5 -pg 1 -lvl 4 -x 2030 -y 590 -defaultsOSRD
preplace inst bidirec_6 -pg 1 -lvl 5 -x 2730 -y -40 -defaultsOSRD
preplace inst bidirec_7 -pg 1 -lvl 5 -x 2730 -y 80 -defaultsOSRD
preplace inst bidirec_8 -pg 1 -lvl 5 -x 2730 -y -160 -defaultsOSRD
preplace inst bidirec_9 -pg 1 -lvl 5 -x 2730 -y -280 -defaultsOSRD
preplace netloc swerv_wrapper_verilog_0_ifu_axi_arid 1 1 1 N -1350
preplace netloc swerv_wrapper_verilog_0_ifu_axi_araddr 1 1 1 N -1330
preplace netloc swerv_wrapper_verilog_0_ifu_axi_arlen 1 1 1 N -1310
preplace netloc swerv_wrapper_verilog_0_ifu_axi_arsize 1 1 1 N -1290
preplace netloc swerv_wrapper_verilog_0_ifu_axi_arburst 1 1 1 N -1270
preplace netloc swerv_wrapper_verilog_0_ifu_axi_arlock 1 1 1 N -1250
preplace netloc swerv_wrapper_verilog_0_ifu_axi_arcache 1 1 1 N -1230
preplace netloc swerv_wrapper_verilog_0_ifu_axi_arprot 1 1 1 N -1210
preplace netloc swerv_wrapper_verilog_0_ifu_axi_arregion 1 1 1 N -1190
preplace netloc swerv_wrapper_verilog_0_ifu_axi_arqos 1 1 1 N -1170
preplace netloc swerv_wrapper_verilog_0_ifu_axi_arvalid 1 1 1 N -1150
preplace netloc intcon_wrapper_bd_0_o_ifu_rid 1 1 2 -1140J -1480 60
preplace netloc intcon_wrapper_bd_0_o_ifu_rdata 1 1 2 -1120 -1470 50
preplace netloc intcon_wrapper_bd_0_o_ifu_rresp 1 1 2 -1160 -1510 90
preplace netloc intcon_wrapper_bd_0_o_ifu_rlast 1 1 2 -1130 -1500 80
preplace netloc intcon_wrapper_bd_0_o_ifu_rvalid 1 1 2 -1150 -1520 100
preplace netloc intcon_wrapper_bd_0_o_ifu_arready 1 1 2 -1230 -1490 70
preplace netloc swerv_wrapper_verilog_0_ifu_axi_rready 1 1 1 -1100 -1130n
preplace netloc swerv_wrapper_verilog_0_lsu_axi_awid 1 1 1 -1090 -1110n
preplace netloc swerv_wrapper_verilog_0_lsu_axi_awaddr 1 1 1 -1080 -1090n
preplace netloc swerv_wrapper_verilog_0_lsu_axi_awlen 1 1 1 -1070 -1070n
preplace netloc swerv_wrapper_verilog_0_lsu_axi_awsize 1 1 1 -1060 -1050n
preplace netloc swerv_wrapper_verilog_0_lsu_axi_awburst 1 1 1 -1040 -1030n
preplace netloc swerv_wrapper_verilog_0_lsu_axi_awlock 1 1 1 -1030 -1010n
preplace netloc swerv_wrapper_verilog_0_lsu_axi_awcache 1 1 1 -1020 -990n
preplace netloc swerv_wrapper_verilog_0_lsu_axi_awprot 1 1 1 -1010 -970n
preplace netloc swerv_wrapper_verilog_0_lsu_axi_awregion 1 1 1 -1000 -950n
preplace netloc swerv_wrapper_verilog_0_lsu_axi_awqos 1 1 1 -990 -930n
preplace netloc swerv_wrapper_verilog_0_lsu_axi_awvalid 1 1 1 -960 -910n
preplace netloc intcon_wrapper_bd_0_o_lsu_awready 1 1 2 -1300 830 140
preplace netloc swerv_wrapper_verilog_0_lsu_axi_wdata 1 1 1 -940 -890n
preplace netloc swerv_wrapper_verilog_0_lsu_axi_wstrb 1 1 1 -930 -870n
preplace netloc swerv_wrapper_verilog_0_lsu_axi_wlast 1 1 1 -920 -850n
preplace netloc swerv_wrapper_verilog_0_lsu_axi_wvalid 1 1 1 -910 -830n
preplace netloc intcon_wrapper_bd_0_o_lsu_wready 1 1 2 -1110 -1620 180
preplace netloc intcon_wrapper_bd_0_o_lsu_bid 1 1 2 -1290 -1540 120
preplace netloc intcon_wrapper_bd_0_o_lsu_bresp 1 1 2 -1320 -1550 130
preplace netloc intcon_wrapper_bd_0_o_lsu_bvalid 1 1 2 -1050 -1560 150
preplace netloc swerv_wrapper_verilog_0_lsu_axi_bready 1 1 1 -810 -590n
preplace netloc swerv_wrapper_verilog_0_lsu_axi_arid 1 1 1 -890 -810n
preplace netloc swerv_wrapper_verilog_0_lsu_axi_araddr 1 1 1 -870 -790n
preplace netloc swerv_wrapper_verilog_0_lsu_axi_arlen 1 1 1 -860 -770n
preplace netloc swerv_wrapper_verilog_0_lsu_axi_arsize 1 1 1 -850 -750n
preplace netloc swerv_wrapper_verilog_0_lsu_axi_arburst 1 1 1 -840 -730n
preplace netloc swerv_wrapper_verilog_0_lsu_axi_arlock 1 1 1 -820 -710n
preplace netloc swerv_wrapper_verilog_0_lsu_axi_arcache 1 1 1 -800 -690n
preplace netloc swerv_wrapper_verilog_0_lsu_axi_arprot 1 1 1 -790 -670n
preplace netloc swerv_wrapper_verilog_0_lsu_axi_arregion 1 1 1 -780 -650n
preplace netloc swerv_wrapper_verilog_0_lsu_axi_arqos 1 1 1 -1230 -630n
preplace netloc swerv_wrapper_verilog_0_lsu_axi_arvalid 1 1 1 -1290 -610n
preplace netloc intcon_wrapper_bd_0_o_lsu_arready 1 1 2 -1220 -1530 110
preplace netloc intcon_wrapper_bd_0_o_lsu_rid 1 1 2 -1340 -1580 170
preplace netloc intcon_wrapper_bd_0_o_lsu_rdata 1 1 2 -1330 -1570 160
preplace netloc intcon_wrapper_bd_0_o_lsu_rresp 1 1 2 -980 -1600 200
preplace netloc intcon_wrapper_bd_0_o_lsu_rlast 1 1 2 -950 -1590 190
preplace netloc intcon_wrapper_bd_0_o_lsu_rvalid 1 1 2 -970 -1610 210
preplace netloc swerv_wrapper_verilog_0_lsu_axi_rready 1 1 1 -740 -570n
preplace netloc swerv_wrapper_verilog_0_sb_axi_awid 1 1 1 -730 -550n
preplace netloc swerv_wrapper_verilog_0_sb_axi_awaddr 1 1 1 -720 -530n
preplace netloc swerv_wrapper_verilog_0_sb_axi_awlen 1 1 1 -710 -510n
preplace netloc swerv_wrapper_verilog_0_sb_axi_awsize 1 1 1 -700 -490n
preplace netloc swerv_wrapper_verilog_0_sb_axi_awburst 1 1 1 -690 -470n
preplace netloc swerv_wrapper_verilog_0_sb_axi_awlock 1 1 1 -680 -450n
preplace netloc swerv_wrapper_verilog_0_sb_axi_awcache 1 1 1 -670 -430n
preplace netloc swerv_wrapper_verilog_0_sb_axi_awprot 1 1 1 -660 -410n
preplace netloc swerv_wrapper_verilog_0_sb_axi_awregion 1 1 1 -650 -390n
preplace netloc swerv_wrapper_verilog_0_sb_axi_awqos 1 1 1 -1180 -370n
preplace netloc swerv_wrapper_verilog_0_sb_axi_awvalid 1 1 1 -1230 -350n
preplace netloc intcon_wrapper_bd_0_o_sb_awready 1 1 2 -900 -1630 220
preplace netloc swerv_wrapper_verilog_0_sb_axi_wdata 1 1 1 -1210 -330n
preplace netloc swerv_wrapper_verilog_0_sb_axi_wstrb 1 1 1 -1290 -310n
preplace netloc swerv_wrapper_verilog_0_sb_axi_wlast 1 1 1 -1260 -290n
preplace netloc swerv_wrapper_verilog_0_sb_axi_wvalid 1 1 1 -780 -270n
preplace netloc intcon_wrapper_bd_0_o_sb_wready 1 1 2 -1310 -1650 240
preplace netloc intcon_wrapper_bd_0_o_sb_bid 1 1 2 -880 -1640 230
preplace netloc intcon_wrapper_bd_0_o_sb_bresp 1 1 2 -1080 860 150
preplace netloc intcon_wrapper_bd_0_o_sb_bvalid 1 1 2 -1180 850 80
preplace netloc swerv_wrapper_verilog_0_sb_axi_bready 1 1 1 -640 -250n
preplace netloc swerv_wrapper_verilog_0_sb_axi_arid 1 1 1 -630 -230n
preplace netloc swerv_wrapper_verilog_0_sb_axi_araddr 1 1 1 -620 -210n
preplace netloc swerv_wrapper_verilog_0_sb_axi_arlen 1 1 1 -610 -190n
preplace netloc swerv_wrapper_verilog_0_sb_axi_arsize 1 1 1 -600 -170n
preplace netloc swerv_wrapper_verilog_0_sb_axi_arburst 1 1 1 -590 -150n
preplace netloc swerv_wrapper_verilog_0_sb_axi_arlock 1 1 1 -580 -130n
preplace netloc swerv_wrapper_verilog_0_sb_axi_arcache 1 1 1 -570 -110n
preplace netloc swerv_wrapper_verilog_0_sb_axi_arprot 1 1 1 -560 -90n
preplace netloc swerv_wrapper_verilog_0_sb_axi_arregion 1 1 1 -550 -70n
preplace netloc swerv_wrapper_verilog_0_sb_axi_arqos 1 1 1 -540 -50n
preplace netloc swerv_wrapper_verilog_0_sb_axi_arvalid 1 1 1 -530 -30n
preplace netloc intcon_wrapper_bd_0_o_sb_arready 1 1 2 -1220 870 160
preplace netloc intcon_wrapper_bd_0_o_sb_rid 1 1 2 -540 810 50
preplace netloc intcon_wrapper_bd_0_o_sb_rdata 1 1 2 -1200 840 60
preplace netloc intcon_wrapper_bd_0_o_sb_rresp 1 1 2 -1250 900 100
preplace netloc intcon_wrapper_bd_0_o_sb_rlast 1 1 2 -1290 910 90
preplace netloc intcon_wrapper_bd_0_o_sb_rvalid 1 1 2 -1260 890 70
preplace netloc swerv_wrapper_verilog_0_sb_axi_rready 1 1 1 -520 -10n
preplace netloc intcon_wrapper_bd_0_wb_rom_adr_o 1 2 1 460J -290n
preplace netloc intcon_wrapper_bd_0_wb_rom_dat_o 1 2 1 450J -270n
preplace netloc intcon_wrapper_bd_0_wb_rom_sel_o 1 2 1 430J -250n
preplace netloc intcon_wrapper_bd_0_wb_rom_we_o 1 2 1 410J -230n
preplace netloc intcon_wrapper_bd_0_wb_rom_cyc_o 1 2 1 370J -210n
preplace netloc intcon_wrapper_bd_0_wb_rom_stb_o 1 2 1 350J -190n
preplace netloc intcon_wrapper_bd_0_wb_sys_adr_o 1 2 1 340 -10n
preplace netloc intcon_wrapper_bd_0_wb_sys_dat_o 1 2 1 280 10n
preplace netloc intcon_wrapper_bd_0_wb_sys_sel_o 1 2 1 260 30n
preplace netloc intcon_wrapper_bd_0_wb_sys_we_o 1 2 1 240 50n
preplace netloc intcon_wrapper_bd_0_wb_sys_cyc_o 1 2 1 210 70n
preplace netloc intcon_wrapper_bd_0_wb_sys_stb_o 1 2 1 170 90n
preplace netloc syscon_wrapper_0_o_nmi_vec 1 0 4 -3590 990 NJ 990 NJ 990 1340
preplace netloc syscon_wrapper_0_o_timer_irq 1 0 4 -3580 970 NJ 970 NJ 970 1320
preplace netloc syscon_wrapper_0_o_nmi_int 1 0 4 -3600 1010 NJ 1010 NJ 1010 1350
preplace netloc intcon_wrapper_bd_0_wb_gpio_adr_o 1 2 1 470 -910n
preplace netloc intcon_wrapper_bd_0_wb_gpio_dat_o 1 2 1 510 -890n
preplace netloc intcon_wrapper_bd_0_wb_gpio_sel_o 1 2 1 530 -870n
preplace netloc intcon_wrapper_bd_0_wb_gpio_we_o 1 2 1 550 -850n
preplace netloc intcon_wrapper_bd_0_wb_gpio_cyc_o 1 2 1 520 -930n
preplace netloc intcon_wrapper_bd_0_wb_gpio_stb_o 1 2 1 580 -830n
preplace netloc gpio_wrapper_0_wb_inta_o 1 2 2 890 190 1310
preplace netloc gpio_wrapper_0_inp_0 1 3 2 1390J 1020 2530
preplace netloc gpio_wrapper_0_inp_1 1 3 2 1400J 990 2580
preplace netloc gpio_wrapper_0_inp_2 1 3 2 1380J 1000 2540
preplace netloc gpio_wrapper_0_inp_3 1 3 1 1410 -1110n
preplace netloc gpio_wrapper_0_inp_4 1 3 1 1420 -1090n
preplace netloc gpio_wrapper_0_inp_5 1 3 1 1800 -1070n
preplace netloc gpio_wrapper_0_inp_6 1 3 2 1450J -1150 2340
preplace netloc gpio_wrapper_0_inp_7 1 3 2 1470J -1120 2380
preplace netloc gpio_wrapper_0_inp_8 1 3 2 1460J -1130 2330
preplace netloc gpio_wrapper_0_inp_9 1 3 2 1540J -1110 2310
preplace netloc gpio_wrapper_0_inp_10 1 3 2 1630J 1110 2560
preplace netloc gpio_wrapper_0_inp_11 1 3 2 1560J -1100 2430
preplace netloc gpio_wrapper_0_inp_12 1 3 2 1680J 1010 2570
preplace netloc gpio_wrapper_0_inp_13 1 3 2 1770J 910 2220
preplace netloc gpio_wrapper_0_inp_14 1 3 2 1620J -1080 2410
preplace netloc gpio_wrapper_0_inp_15 1 3 2 1610J -1090 2440
preplace netloc gpio_wrapper_0_inp_16 1 3 2 1550J -1140 2250
preplace netloc gpio_wrapper_0_inp_17 1 3 2 1530J -1160 2300
preplace netloc gpio_wrapper_0_inp_18 1 3 2 1520J -1170 2270
preplace netloc gpio_wrapper_0_inp_19 1 3 1 1900 -790n
preplace netloc gpio_wrapper_0_inp_20 1 3 1 1810 -770n
preplace netloc gpio_wrapper_0_inp_21 1 3 1 1620 -750n
preplace netloc gpio_wrapper_0_inp_22 1 3 1 1890 -730n
preplace netloc gpio_wrapper_0_inp_23 1 3 1 1840 -710n
preplace netloc gpio_wrapper_0_inp_24 1 3 1 1830 -690n
preplace netloc gpio_wrapper_0_inp_25 1 3 1 1760 -750n
preplace netloc gpio_wrapper_0_inp_26 1 3 1 1750 -870n
preplace netloc gpio_wrapper_0_inp_27 1 3 1 1790 -630n
preplace netloc gpio_wrapper_0_inp_28 1 3 1 1740 -1000n
preplace netloc gpio_wrapper_0_inp_29 1 3 1 1780 -590n
preplace netloc gpio_wrapper_0_inp_30 1 3 1 1760 -570n
preplace netloc gpio_wrapper_0_inp_31 1 3 1 1750 -550n
preplace netloc gpio_wrapper_0_oe_28 1 3 1 1850 -1020n
preplace netloc gpio_wrapper_0_oe_26 1 3 1 1860 -890n
preplace netloc gpio_wrapper_0_oe_25 1 3 1 1820 -770n
preplace netloc gpio_wrapper_0_oe_22 1 3 1 1880 -650n
preplace netloc gpio_wrapper_0_oe_20 1 3 1 1870 -530n
preplace netloc gpio_wrapper_0_oe_19 1 3 1 1810 -410n
preplace netloc gpio_wrapper_0_oe_23 1 3 1 1900 -170n
preplace netloc gpio_wrapper_0_oe_24 1 3 1 N -50
preplace netloc gpio_wrapper_0_oe_27 1 3 1 1720 10n
preplace netloc gpio_wrapper_0_oe_29 1 3 1 1670 50n
preplace netloc gpio_wrapper_0_oe_30 1 3 1 1560 70n
preplace netloc gpio_wrapper_0_oe_31 1 3 1 1530 90n
preplace netloc gpio_wrapper_0_oe_5 1 3 1 1660 -430n
preplace netloc gpio_wrapper_0_oe_4 1 3 1 1650 -450n
preplace netloc gpio_wrapper_0_oe_3 1 3 1 1600 -470n
preplace netloc gpio_wrapper_0_oe_15 1 3 2 1590J -1230 2570
preplace netloc gpio_wrapper_0_oe_14 1 3 2 1500J -1260 2580
preplace netloc gpio_wrapper_0_oe_18 1 3 2 1700J -1200 2200
preplace netloc gpio_wrapper_0_oe_17 1 3 2 1670J -1210 2500
preplace netloc gpio_wrapper_0_oe_16 1 3 2 1640J -1220 2490
preplace netloc gpio_wrapper_0_oe_11 1 3 2 1480J -1270 2560
preplace netloc gpio_wrapper_0_oe_9 1 3 2 1510J -1240 2460
preplace netloc gpio_wrapper_0_oe_8 1 3 2 1490J -1250 2450
preplace netloc gpio_wrapper_0_oe_6 1 3 2 1580J -1180 2230
preplace netloc gpio_wrapper_0_oe_7 1 3 2 1570J -1190 2220
preplace netloc gpio_wrapper_0_oe_10 1 3 2 1490J 930 2430
preplace netloc gpio_wrapper_0_oe_0 1 3 2 1610J 920 2210
preplace netloc gpio_wrapper_0_oe_2 1 3 2 1520J 950 2460
preplace netloc gpio_wrapper_0_oe_12 1 3 2 1460J 960 2500
preplace netloc gpio_wrapper_0_oe_13 1 3 2 1450J 970 2550
preplace netloc gpio_wrapper_0_oe_1 1 3 2 1540J 940 2520
preplace netloc gpio_wrapper_0_oe_21 1 3 1 1890 -290n
preplace netloc bidirec_28_outp 1 2 3 860 1200 NJ 1200 2180
preplace netloc bidirec_26_outp 1 2 3 810 -1480 NJ -1480 2120
preplace netloc bidirec_25_outp 1 2 3 800 -1490 NJ -1490 2130
preplace netloc bidirec_22_outp 1 2 3 770 -1520 NJ -1520 2140
preplace netloc bidirec_20_outp 1 2 3 750 -1540 NJ -1540 2170
preplace netloc bidirec_19_outp 1 2 3 740 -1550 NJ -1550 2210
preplace netloc bidirec_21_outp 1 2 3 760 -1530 NJ -1530 2190
preplace netloc bidirec_23_outp 1 2 3 780 -1510 NJ -1510 2160
preplace netloc bidirec_24_outp 1 2 3 790 -1500 NJ -1500 2150
preplace netloc bidirec_27_outp 1 2 3 620 1230 NJ 1230 2190
preplace netloc bidirec_29_outp 1 2 3 870 1210 NJ 1210 2150
preplace netloc bidirec_30_outp 1 2 3 800 1240 NJ 1240 2170
preplace netloc bidirec_31_outp 1 2 3 810 1250 NJ 1250 2160
preplace netloc bidirec_5_outp 1 2 3 880 1120 NJ 1120 2140
preplace netloc bidirec_4_outp 1 2 3 820 1140 NJ 1140 2130
preplace netloc bidirec_3_outp 1 2 3 610 1170 NJ 1170 2120
preplace netloc bidirec_1_outp 1 2 4 630 1130 NJ 1130 NJ 1130 2820
preplace netloc bidirec_13_outp 1 2 4 840 1190 NJ 1190 NJ 1190 2840
preplace netloc bidirec_12_outp 1 2 4 830 1180 NJ 1180 NJ 1180 2850
preplace netloc bidirec_2_outp 1 2 4 850 1110 1290J 1150 NJ 1150 2830
preplace netloc bidirec_0_outp 1 2 4 590 1160 NJ 1160 NJ 1160 2860
preplace netloc bidirec_10_outp 1 2 4 600 1220 NJ 1220 NJ 1220 2870
preplace netloc bidirec_7_outp 1 2 4 650 -1640 NJ -1640 NJ -1640 2900
preplace netloc bidirec_6_outp 1 2 4 640 -1650 NJ -1650 NJ -1650 2910
preplace netloc bidirec_8_outp 1 2 4 660 -1630 NJ -1630 NJ -1630 2890
preplace netloc bidirec_9_outp 1 2 4 670 -1620 NJ -1620 NJ -1620 2880
preplace netloc bidirec_11_outp 1 2 4 680 -1610 NJ -1610 NJ -1610 2870
preplace netloc bidirec_16_outp 1 2 4 710 -1580 NJ -1580 NJ -1580 2860
preplace netloc bidirec_17_outp 1 2 4 720 -1570 NJ -1570 NJ -1570 2840
preplace netloc bidirec_18_outp 1 2 4 730 -1560 NJ -1560 NJ -1560 2820
preplace netloc bidirec_14_outp 1 2 4 690 -1600 NJ -1600 NJ -1600 2850
preplace netloc bidirec_15_outp 1 2 4 700 -1590 NJ -1590 NJ -1590 2830
preplace netloc clk_0_1 1 0 3 -3590 -1490 -1270 790 190
preplace netloc gpio_wrapper_0_wb_dat_o 1 1 3 -450 960 NJ 960 1360
preplace netloc gpio_wrapper_0_wb_ack_o 1 1 3 -430 920 NJ 920 1330
preplace netloc gpio_wrapper_0_wb_err_o 1 1 3 -440 1000 NJ 1000 1370
preplace netloc syscon_wrapper_0_o_wb_rdt 1 1 3 -470 950 NJ 950 1280
preplace netloc syscon_wrapper_0_o_wb_ack 1 1 3 -480 980 NJ 980 1290
preplace netloc bootrom_wrapper_0_o_wb_ack 1 1 3 -460 930 NJ 930 1310
preplace netloc bootrom_wrapper_0_o_wb_rdt 1 1 3 -490 940 NJ 940 1300
preplace netloc rst_0_1 1 0 3 -3580 -1430 -830 880 560
preplace netloc i_ram_arready_0_1 1 0 2 -3660J -1500 -1200J
preplace netloc i_ram_awready_0_1 1 0 2 -3690J -1510 -1170J
preplace netloc i_ram_wready_0_1 1 0 2 -3640J -1440 -750J
preplace netloc i_ram_rdata_0_1 1 0 2 -3630J -1470 -1280J
preplace netloc i_ram_rresp_0_1 1 0 2 -3610J -1450 -770J
preplace netloc i_ram_bid_0_1 1 0 2 -3670J -1520 -1190J
preplace netloc i_ram_bvalid_0_1 1 0 2 -3650J -1480 -1250J
preplace netloc i_ram_rlast_0_1 1 0 2 -3620J 680 -510J
preplace netloc i_ram_rid_0_1 1 0 2 -3620J -1460 -760J
preplace netloc i_ram_bresp_0_1 1 0 2 -3680J -1530 -1240J
preplace netloc i_ram_rvalid_0_1 1 0 2 -3640J 670 -500J
preplace netloc intcon_wrapper_bd_0_o_ram_awqos 1 2 4 360J -1360 NJ -1360 NJ -1360 3210J
preplace netloc intcon_wrapper_bd_0_o_ram_arcache 1 2 4 350J -1440 NJ -1440 NJ -1440 3170J
preplace netloc intcon_wrapper_bd_0_o_ram_arvalid 1 2 4 380J 1040 NJ 1040 2480J -1090 3020J
preplace netloc intcon_wrapper_bd_0_o_ram_arprot 1 2 4 360J 1260 NJ 1260 NJ 1260 3130J
preplace netloc intcon_wrapper_bd_0_o_ram_awvalid 1 2 4 400J -1310 NJ -1310 NJ -1310 3140J
preplace netloc intcon_wrapper_bd_0_o_ram_awcache 1 2 4 540J 180 1440J 980 2390J -1200 3170J
preplace netloc intcon_wrapper_bd_0_o_ram_wdata 1 2 4 500J 170 1730J -1290 NJ -1290 3080J
preplace netloc intcon_wrapper_bd_0_o_ram_awprot 1 2 4 310J -1370 NJ -1370 NJ -1370 3230J
preplace netloc intcon_wrapper_bd_0_o_ram_arid 1 2 4 280J -1430 NJ -1430 NJ -1430 NJ
preplace netloc intcon_wrapper_bd_0_o_ram_wstrb 1 2 4 490J 160 1690J -1300 NJ -1300 NJ
preplace netloc intcon_wrapper_bd_0_o_ram_wlast 1 2 4 480J 150 1710J -1280 NJ -1280 3040J
preplace netloc intcon_wrapper_bd_0_o_ram_arlock 1 2 4 390J -1410 NJ -1410 NJ -1410 3190J
preplace netloc intcon_wrapper_bd_0_o_ram_araddr 1 2 4 260J -1470 NJ -1470 2490J -1460 3250J
preplace netloc intcon_wrapper_bd_0_o_ram_awid 1 2 4 250J -1400 NJ -1400 NJ -1400 3270J
preplace netloc intcon_wrapper_bd_0_o_ram_awaddr 1 2 4 420J 1090 NJ 1090 2510J -1070 3090J
preplace netloc intcon_wrapper_bd_0_o_ram_awlock 1 2 4 290J -1380 NJ -1380 NJ -1380 NJ
preplace netloc intcon_wrapper_bd_0_o_ram_wvalid 1 2 4 320J -1460 NJ -1460 2500J -1470 3180J
preplace netloc intcon_wrapper_bd_0_o_ram_bready 1 2 4 450J -1330 NJ -1330 NJ -1330 3070J
preplace netloc intcon_wrapper_bd_0_o_ram_arburst 1 2 4 300J -1450 NJ -1450 NJ -1450 2940J
preplace netloc intcon_wrapper_bd_0_o_ram_awburst 1 2 4 440J 1060 NJ 1060 2470J -1100 3100J
preplace netloc intcon_wrapper_bd_0_o_ram_arlen 1 2 4 330J -1420 NJ -1420 NJ -1420 3220J
preplace netloc intcon_wrapper_bd_0_o_ram_arsize 1 2 4 400J 1080 NJ 1080 NJ 1080 3100J
preplace netloc intcon_wrapper_bd_0_o_ram_awlen 1 2 4 270J -1390 NJ -1390 NJ -1390 3260J
preplace netloc intcon_wrapper_bd_0_o_ram_awsize 1 2 4 340J -1340 NJ -1340 NJ -1340 3240J
preplace netloc intcon_wrapper_bd_0_o_ram_arregion 1 2 4 390J 1050 NJ 1050 NJ 1050 3110J
preplace netloc intcon_wrapper_bd_0_o_ram_arqos 1 2 4 330J 1270 NJ 1270 NJ 1270 3170J
preplace netloc intcon_wrapper_bd_0_o_ram_awregion 1 2 4 380J -1350 NJ -1350 NJ -1350 3200J
preplace netloc intcon_wrapper_bd_0_o_ram_rready 1 2 4 460J -1320 NJ -1320 NJ -1320 3050J
preplace netloc dmi_reg_wr_en_0_1 1 0 1 NJ -330
preplace netloc dmi_reg_wdata_0_1 1 0 1 NJ -310
preplace netloc dmi_reg_en_0_1 1 0 1 NJ -370
preplace netloc dmi_reg_addr_0_1 1 0 1 NJ -350
preplace netloc dmi_hard_reset_0_1 1 0 1 NJ -290
preplace netloc swerv_wrapper_verilog_0_dmi_reg_rdata 1 1 5 -1320J 1100 NJ 1100 NJ 1100 NJ 1100 NJ
preplace netloc i_ram_init_done_0_1 1 0 3 -3670J 800 NJ 800 570J
preplace netloc i_ram_init_error_0_1 1 0 3 NJ 690 -1240J 820 580J
preplace netloc syscon_wrapper_0_AN 1 3 3 1430J 1070 NJ 1070 3270J
preplace netloc syscon_wrapper_0_Digits_Bits 1 3 3 1420J 1030 NJ 1030 3260J
preplace netloc bidirec_0_bidir 1 5 1 2940 320n
preplace netloc bidirec_1_bidir 1 5 1 N 810
preplace netloc bidirec_2_bidir 1 5 1 N 450
preplace netloc bidirec_3_bidir 1 4 2 2280J 870 3250J
preplace netloc bidirec_4_bidir 1 4 2 2310J 880 3160J
preplace netloc bidirec_5_bidir 1 4 2 2350J 890 3150J
preplace netloc bidirec_6_bidir 1 5 1 2920 -30n
preplace netloc bidirec_7_bidir 1 5 1 2920 70n
preplace netloc bidirec_8_bidir 1 5 1 2930 -150n
preplace netloc bidirec_9_bidir 1 5 1 2920 -270n
preplace netloc bidirec_10_bidir 1 5 1 2940 200n
preplace netloc bidirec_11_bidir 1 5 1 2950 -390n
preplace netloc bidirec_12_bidir 1 5 1 N 570
preplace netloc bidirec_13_bidir 1 5 1 N 690
preplace netloc bidirec_14_bidir 1 5 1 2990 -910n
preplace netloc bidirec_15_bidir 1 5 1 3120 -990n
preplace netloc bidirec_16_bidir 1 5 1 2940 -510n
preplace netloc bidirec_17_bidir 1 5 1 2930 -630n
preplace netloc bidirec_18_bidir 1 5 1 3010 -890n
preplace netloc bidirec_19_bidir 1 4 2 2420J -1080 3000J
preplace netloc bidirec_20_bidir 1 4 2 2240J -1190 3060J
preplace netloc bidirec_21_bidir 1 4 2 2290J -1180 3030J
preplace netloc bidirec_22_bidir 1 4 2 2280J -1170 3110J
preplace netloc bidirec_23_bidir 1 4 2 2320J -1160 2980J
preplace netloc bidirec_24_bidir 1 4 2 2370J -1150 2970J
preplace netloc bidirec_25_bidir 1 4 2 2260J -1140 3130J
preplace netloc bidirec_26_bidir 1 4 2 2350J -1130 3160J
preplace netloc bidirec_27_bidir 1 4 2 2400J -1120 2960J
preplace netloc bidirec_28_bidir 1 4 2 2360J -1110 3150J
preplace netloc bidirec_29_bidir 1 4 2 2380J 900 3120J
preplace netloc bidirec_30_bidir 1 4 2 2370J 910 3140J
preplace netloc bidirec_31_bidir 1 4 2 2250J 920 3240J
levelinfo -pg 1 -3710 -1550 -170 1120 2030 2730 3320
pagesize -pg 1 -db -bbox -sgen -3930 -5340 3540 2030
"
}
0
