--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml synFIFO.twx synFIFO.ncd -o synFIFO.twr synFIFO.pcf

Design file:              synFIFO.ncd
Physical constraint file: synFIFO.pcf
Device,package,speed:     xc3s50,pq208,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
buf_in<0>   |    2.415(R)|    0.018(R)|clk_BUFGP         |   0.000|
buf_in<1>   |    1.980(R)|    0.170(R)|clk_BUFGP         |   0.000|
buf_in<2>   |    1.819(R)|    0.452(R)|clk_BUFGP         |   0.000|
buf_in<3>   |    1.915(R)|    0.165(R)|clk_BUFGP         |   0.000|
buf_in<4>   |    1.962(R)|   -0.224(R)|clk_BUFGP         |   0.000|
buf_in<5>   |    4.138(R)|   -1.175(R)|clk_BUFGP         |   0.000|
buf_in<6>   |    1.936(R)|    0.122(R)|clk_BUFGP         |   0.000|
buf_in<7>   |    1.575(R)|    0.429(R)|clk_BUFGP         |   0.000|
rd_en       |    5.575(R)|   -0.009(R)|clk_BUFGP         |   0.000|
rst         |    5.804(R)|   -1.580(R)|clk_BUFGP         |   0.000|
wr_en       |    5.957(R)|   -0.936(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
----------------+------------+------------------+--------+
                | clk (edge) |                  | Clock  |
Destination     |   to PAD   |Internal Clock(s) | Phase  |
----------------+------------+------------------+--------+
buf_empty       |   10.163(R)|clk_BUFGP         |   0.000|
buf_full        |   10.230(R)|clk_BUFGP         |   0.000|
buf_out<0>      |    9.089(R)|clk_BUFGP         |   0.000|
buf_out<1>      |    8.755(R)|clk_BUFGP         |   0.000|
buf_out<2>      |    8.455(R)|clk_BUFGP         |   0.000|
buf_out<3>      |    8.762(R)|clk_BUFGP         |   0.000|
buf_out<4>      |    9.315(R)|clk_BUFGP         |   0.000|
buf_out<5>      |    9.007(R)|clk_BUFGP         |   0.000|
buf_out<6>      |    9.069(R)|clk_BUFGP         |   0.000|
buf_out<7>      |    8.781(R)|clk_BUFGP         |   0.000|
fifo_counter<0> |    8.798(R)|clk_BUFGP         |   0.000|
fifo_counter<1> |    8.782(R)|clk_BUFGP         |   0.000|
fifo_counter<2> |    8.534(R)|clk_BUFGP         |   0.000|
fifo_counter<3> |    8.501(R)|clk_BUFGP         |   0.000|
fifo_counter<4> |    8.470(R)|clk_BUFGP         |   0.000|
fifo_counter<5> |    8.478(R)|clk_BUFGP         |   0.000|
fifo_counter<6> |    8.785(R)|clk_BUFGP         |   0.000|
fifo_counter<7> |    9.584(R)|clk_BUFGP         |   0.000|
fifo_counter<8> |    8.768(R)|clk_BUFGP         |   0.000|
fifo_counter<9> |    8.761(R)|clk_BUFGP         |   0.000|
fifo_counter<10>|    8.861(R)|clk_BUFGP         |   0.000|
fifo_counter<11>|    9.132(R)|clk_BUFGP         |   0.000|
fifo_counter<12>|    8.777(R)|clk_BUFGP         |   0.000|
fifo_counter<13>|    9.532(R)|clk_BUFGP         |   0.000|
fifo_counter<14>|    8.858(R)|clk_BUFGP         |   0.000|
fifo_counter<15>|    8.715(R)|clk_BUFGP         |   0.000|
----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.211|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Jun 22 21:00:14 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 316 MB



