
reading lef ...

units:       1000
#layers:     13
#macros:     437
#vias:       25
#viarulegen: 25

reading def ...

design:      sb_0__1_
die area:    ( 0 0 ) ( 96540 107260 )
trackPts:    12
defvias:     4
#components: 1454
#terminals:  80
#snets:      2
#nets:       321

reading guide ...

#guides:     2996
Warning: met2 does not have viaDef align with layer direction, generating new viaDef via2_FR...
Warning: met4 does not have viaDef align with layer direction, generating new viaDef via4_FR...
done initConstraintLayerIdx
List of default vias:
  Layer mcon
    default via: L1M1_PR_MR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: via2_FR
  Layer via3
    default via: M3M4_PR_M
  Layer via4
    default via: via4_FR
Writing reference output def...

libcell analysis ...

instance analysis ...
#unique instances = 34

init region query ...
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5

FR_MASTERSLICE shape region query size = 0
FR_VIA shape region query size = 0
li1 shape region query size = 12695
mcon shape region query size = 300
met1 shape region query size = 4020
via shape region query size = 320
met2 shape region query size = 217
via2 shape region query size = 320
met3 shape region query size = 181
via3 shape region query size = 320
met4 shape region query size = 95
via4 shape region query size = 10
met5 shape region query size = 16


start pin access
Error: no ap for PIN/VGND
Error: no ap for PIN/VPWR
  complete 38 pins
  complete 28 unique inst patterns
  complete 562 groups
Expt1 runtime (pin-level access point gen): 0.23489
Expt2 runtime (design-level access pattern gen): 0.0566718
#scanned instances     = 1454
#unique  instances     = 34
#stdCellGenAp          = 373
#stdCellValidPlanarAp  = 20
#stdCellValidViaAp     = 236
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 1086
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0

complete pin access
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 10.72 (MB), peak = 10.89 (MB)

post process guides ...
GCELLGRID X -1 DO 15 STEP 6900 ;
GCELLGRID Y -1 DO 13 STEP 6900 ;
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5

building cmap ... 

init guide query ...
  complete FR_MASTERSLICE (guide)
  complete FR_VIA (guide)
  complete li1 (guide)
  complete mcon (guide)
  complete met1 (guide)
  complete via (guide)
  complete met2 (guide)
  complete via2 (guide)
  complete met3 (guide)
  complete via3 (guide)
  complete met4 (guide)
  complete via4 (guide)
  complete met5 (guide)

FR_MASTERSLICE guide region query size = 0
FR_VIA guide region query size = 0
li1 guide region query size = 714
mcon guide region query size = 0
met1 guide region query size = 633
via guide region query size = 0
met2 guide region query size = 582
via2 guide region query size = 0
met3 guide region query size = 257
via3 guide region query size = 0
met4 guide region query size = 13
via4 guide region query size = 0
met5 guide region query size = 6

init gr pin query ...


start track assignment
Done with 1309 vertical wires in 1 frboxes and 896 horizontal wires in 1 frboxes.
Done with 217 vertical wires in 1 frboxes and 192 horizontal wires in 1 frboxes.

complete track assignment
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 15.25 (MB), peak = 18.91 (MB)

post processing ...
WARNING (DEFPARS-7011): The NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The DEF parser will ignore this statement. See file /openLANE_flow/designs/sb_0__1_/runs/final//results/routing/sb_0__1_.def.ref at line 2.


start routing data preparation
initVia2ViaMinLen_minSpc li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minSpc met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minSpc met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minSpc met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minSpc met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minSpc met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minimumcut li1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minimumcut met1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minimumcut met2 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minimumcut met3 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minimumcut met4 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut met5 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLenNew_minSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_minimumcut li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minimumcut met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minimumcut met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minimumcut met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minimumcut met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minimumcut met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_cutSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_cutSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_cutSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_cutSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_cutSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_cutSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1600, 1600, 0, 0, 0, 0, 0, 0)
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 15.31 (MB), peak = 18.91 (MB)

start detail routing ...
start 0th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 19.72 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 21.25 (MB)
    completing 30% with 106 violations
    elapsed time = 00:00:02, memory = 27.20 (MB)
    completing 40% with 183 violations
    elapsed time = 00:00:02, memory = 28.37 (MB)
    completing 50% with 183 violations
    elapsed time = 00:00:04, memory = 30.69 (MB)
    completing 60% with 195 violations
    elapsed time = 00:00:06, memory = 46.00 (MB)
  number of violations = 166
cpu time = 00:00:06, elapsed time = 00:00:06, memory = 367.26 (MB), peak = 379.11 (MB)
total wire length = 13344 um
total wire length on LAYER li1 = 5 um
total wire length on LAYER met1 = 2499 um
total wire length on LAYER met2 = 5900 um
total wire length on LAYER met3 = 4571 um
total wire length on LAYER met4 = 71 um
total wire length on LAYER met5 = 297 um
total number of vias = 2486
up-via summary (total 2486):

-----------------------
 FR_MASTERSLICE       0
            li1     994
           met1    1057
           met2     409
           met3      14
           met4      12
-----------------------
                   2486


start 1st optimization iteration ...
    completing 10% with 166 violations
    elapsed time = 00:00:00, memory = 373.68 (MB)
    completing 20% with 166 violations
    elapsed time = 00:00:00, memory = 373.14 (MB)
    completing 30% with 166 violations
    elapsed time = 00:00:00, memory = 375.20 (MB)
    completing 40% with 166 violations
    elapsed time = 00:00:00, memory = 375.42 (MB)
    completing 50% with 154 violations
    elapsed time = 00:00:00, memory = 379.01 (MB)
    completing 60% with 154 violations
    elapsed time = 00:00:01, memory = 385.55 (MB)
    completing 70% with 137 violations
    elapsed time = 00:00:01, memory = 388.19 (MB)
    completing 80% with 137 violations
    elapsed time = 00:00:01, memory = 384.38 (MB)
    completing 90% with 116 violations
    elapsed time = 00:00:04, memory = 389.60 (MB)
    completing 100% with 89 violations
    elapsed time = 00:00:04, memory = 368.51 (MB)
  number of violations = 89
cpu time = 00:00:05, elapsed time = 00:00:05, memory = 368.64 (MB), peak = 392.89 (MB)
total wire length = 13169 um
total wire length on LAYER li1 = 4 um
total wire length on LAYER met1 = 2634 um
total wire length on LAYER met2 = 5784 um
total wire length on LAYER met3 = 4404 um
total wire length on LAYER met4 = 74 um
total wire length on LAYER met5 = 266 um
total number of vias = 2426
up-via summary (total 2426):

-----------------------
 FR_MASTERSLICE       0
            li1     994
           met1    1049
           met2     363
           met3      10
           met4      10
-----------------------
                   2426


start 2nd optimization iteration ...
    completing 10% with 89 violations
    elapsed time = 00:00:00, memory = 374.80 (MB)
    completing 20% with 89 violations
    elapsed time = 00:00:00, memory = 375.85 (MB)
    completing 30% with 89 violations
    elapsed time = 00:00:00, memory = 378.17 (MB)
    completing 40% with 89 violations
    elapsed time = 00:00:00, memory = 379.92 (MB)
    completing 50% with 108 violations
    elapsed time = 00:00:01, memory = 379.63 (MB)
    completing 60% with 108 violations
    elapsed time = 00:00:01, memory = 380.97 (MB)
    completing 70% with 109 violations
    elapsed time = 00:00:01, memory = 377.51 (MB)
    completing 80% with 109 violations
    elapsed time = 00:00:02, memory = 385.25 (MB)
    completing 90% with 97 violations
    elapsed time = 00:00:04, memory = 367.02 (MB)
    completing 100% with 86 violations
    elapsed time = 00:00:04, memory = 367.02 (MB)
  number of violations = 86
cpu time = 00:00:05, elapsed time = 00:00:05, memory = 378.61 (MB), peak = 392.89 (MB)
total wire length = 13136 um
total wire length on LAYER li1 = 6 um
total wire length on LAYER met1 = 2630 um
total wire length on LAYER met2 = 5762 um
total wire length on LAYER met3 = 4400 um
total wire length on LAYER met4 = 69 um
total wire length on LAYER met5 = 267 um
total number of vias = 2423
up-via summary (total 2423):

-----------------------
 FR_MASTERSLICE       0
            li1     998
           met1    1042
           met2     361
           met3      12
           met4      10
-----------------------
                   2423


start 3rd optimization iteration ...
    completing 10% with 86 violations
    elapsed time = 00:00:00, memory = 378.79 (MB)
    completing 20% with 86 violations
    elapsed time = 00:00:00, memory = 378.82 (MB)
    completing 30% with 75 violations
    elapsed time = 00:00:00, memory = 378.82 (MB)
    completing 40% with 65 violations
    elapsed time = 00:00:00, memory = 378.86 (MB)
    completing 50% with 65 violations
    elapsed time = 00:00:01, memory = 391.80 (MB)
    completing 60% with 22 violations
    elapsed time = 00:00:02, memory = 395.30 (MB)
  number of violations = 0
cpu time = 00:00:02, elapsed time = 00:00:02, memory = 380.18 (MB), peak = 407.92 (MB)
total wire length = 13147 um
total wire length on LAYER li1 = 3 um
total wire length on LAYER met1 = 2819 um
total wire length on LAYER met2 = 5759 um
total wire length on LAYER met3 = 4230 um
total wire length on LAYER met4 = 66 um
total wire length on LAYER met5 = 267 um
total number of vias = 2422
up-via summary (total 2422):

-----------------------
 FR_MASTERSLICE       0
            li1     994
           met1    1063
           met2     345
           met3      10
           met4      10
-----------------------
                   2422


start 17th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 380.83 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 381.27 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 381.53 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 381.89 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 383.38 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 383.07 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 382.27 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 382.27 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 385.71 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 385.71 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 385.71 (MB), peak = 407.92 (MB)
total wire length = 13147 um
total wire length on LAYER li1 = 3 um
total wire length on LAYER met1 = 2819 um
total wire length on LAYER met2 = 5759 um
total wire length on LAYER met3 = 4230 um
total wire length on LAYER met4 = 66 um
total wire length on LAYER met5 = 267 um
total number of vias = 2422
up-via summary (total 2422):

-----------------------
 FR_MASTERSLICE       0
            li1     994
           met1    1063
           met2     345
           met3      10
           met4      10
-----------------------
                   2422


start 25th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 382.41 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 384.58 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 384.33 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 383.80 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 381.99 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 383.33 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 383.99 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 383.99 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 381.88 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 381.88 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 381.88 (MB), peak = 407.92 (MB)
total wire length = 13147 um
total wire length on LAYER li1 = 3 um
total wire length on LAYER met1 = 2819 um
total wire length on LAYER met2 = 5759 um
total wire length on LAYER met3 = 4230 um
total wire length on LAYER met4 = 66 um
total wire length on LAYER met5 = 267 um
total number of vias = 2422
up-via summary (total 2422):

-----------------------
 FR_MASTERSLICE       0
            li1     994
           met1    1063
           met2     345
           met3      10
           met4      10
-----------------------
                   2422


start 33rd optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 381.43 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 380.90 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 380.67 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 380.60 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 381.98 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 382.64 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 381.87 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 383.32 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 381.81 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 382.56 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 382.56 (MB), peak = 407.92 (MB)
total wire length = 13147 um
total wire length on LAYER li1 = 3 um
total wire length on LAYER met1 = 2819 um
total wire length on LAYER met2 = 5759 um
total wire length on LAYER met3 = 4230 um
total wire length on LAYER met4 = 66 um
total wire length on LAYER met5 = 267 um
total number of vias = 2422
up-via summary (total 2422):

-----------------------
 FR_MASTERSLICE       0
            li1     994
           met1    1063
           met2     345
           met3      10
           met4      10
-----------------------
                   2422


start 41st optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 381.90 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 382.23 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 381.64 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 380.42 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 381.56 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 382.12 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 383.19 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 383.50 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 382.13 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 382.64 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 382.64 (MB), peak = 407.92 (MB)
total wire length = 13147 um
total wire length on LAYER li1 = 3 um
total wire length on LAYER met1 = 2819 um
total wire length on LAYER met2 = 5759 um
total wire length on LAYER met3 = 4230 um
total wire length on LAYER met4 = 66 um
total wire length on LAYER met5 = 267 um
total number of vias = 2422
up-via summary (total 2422):

-----------------------
 FR_MASTERSLICE       0
            li1     994
           met1    1063
           met2     345
           met3      10
           met4      10
-----------------------
                   2422


start 49th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 381.30 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 381.38 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 381.93 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 382.14 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 380.84 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 381.22 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 381.51 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 381.54 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 383.46 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 383.41 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 383.41 (MB), peak = 407.92 (MB)
total wire length = 13147 um
total wire length on LAYER li1 = 3 um
total wire length on LAYER met1 = 2819 um
total wire length on LAYER met2 = 5759 um
total wire length on LAYER met3 = 4230 um
total wire length on LAYER met4 = 66 um
total wire length on LAYER met5 = 267 um
total number of vias = 2422
up-via summary (total 2422):

-----------------------
 FR_MASTERSLICE       0
            li1     994
           met1    1063
           met2     345
           met3      10
           met4      10
-----------------------
                   2422


start 57th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 381.37 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 381.65 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 381.52 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 380.91 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 381.73 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 381.60 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 382.54 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 383.16 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 381.87 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 382.46 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 382.46 (MB), peak = 407.92 (MB)
total wire length = 13147 um
total wire length on LAYER li1 = 3 um
total wire length on LAYER met1 = 2819 um
total wire length on LAYER met2 = 5759 um
total wire length on LAYER met3 = 4230 um
total wire length on LAYER met4 = 66 um
total wire length on LAYER met5 = 267 um
total number of vias = 2422
up-via summary (total 2422):

-----------------------
 FR_MASTERSLICE       0
            li1     994
           met1    1063
           met2     345
           met3      10
           met4      10
-----------------------
                   2422


complete detail routing
total wire length = 13147 um
total wire length on LAYER li1 = 3 um
total wire length on LAYER met1 = 2819 um
total wire length on LAYER met2 = 5759 um
total wire length on LAYER met3 = 4230 um
total wire length on LAYER met4 = 66 um
total wire length on LAYER met5 = 267 um
total number of vias = 2422
up-via summary (total 2422):

-----------------------
 FR_MASTERSLICE       0
            li1     994
           met1    1063
           met2     345
           met3      10
           met4      10
-----------------------
                   2422

cpu time = 00:00:24, elapsed time = 00:00:20, memory = 382.46 (MB), peak = 407.92 (MB)

post processing ...
WARNING (DEFPARS-7011): The NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The DEF parser will ignore this statement. See file /openLANE_flow/designs/sb_0__1_/runs/final//results/routing/sb_0__1_.def.ref at line 2.


Runtime taken (hrt): 22.275
