
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//tfmtodit_clang_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004010f0 <.init>:
  4010f0:	stp	x29, x30, [sp, #-16]!
  4010f4:	mov	x29, sp
  4010f8:	bl	401470 <feof@plt+0x70>
  4010fc:	ldp	x29, x30, [sp], #16
  401100:	ret

Disassembly of section .plt:

0000000000401110 <_Znam@plt-0x20>:
  401110:	stp	x16, x30, [sp, #-16]!
  401114:	adrp	x16, 415000 <_ZdlPvm@@Base+0x10128>
  401118:	ldr	x17, [x16, #4088]
  40111c:	add	x16, x16, #0xff8
  401120:	br	x17
  401124:	nop
  401128:	nop
  40112c:	nop

0000000000401130 <_Znam@plt>:
  401130:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401134:	ldr	x17, [x16]
  401138:	add	x16, x16, #0x0
  40113c:	br	x17

0000000000401140 <fputs@plt>:
  401140:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401144:	ldr	x17, [x16, #8]
  401148:	add	x16, x16, #0x8
  40114c:	br	x17

0000000000401150 <fread@plt>:
  401150:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401154:	ldr	x17, [x16, #16]
  401158:	add	x16, x16, #0x10
  40115c:	br	x17

0000000000401160 <puts@plt>:
  401160:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401164:	ldr	x17, [x16, #24]
  401168:	add	x16, x16, #0x18
  40116c:	br	x17

0000000000401170 <ungetc@plt>:
  401170:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401174:	ldr	x17, [x16, #32]
  401178:	add	x16, x16, #0x20
  40117c:	br	x17

0000000000401180 <strlen@plt>:
  401180:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401184:	ldr	x17, [x16, #40]
  401188:	add	x16, x16, #0x28
  40118c:	br	x17

0000000000401190 <fprintf@plt>:
  401190:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401194:	ldr	x17, [x16, #48]
  401198:	add	x16, x16, #0x30
  40119c:	br	x17

00000000004011a0 <putc@plt>:
  4011a0:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  4011a4:	ldr	x17, [x16, #56]
  4011a8:	add	x16, x16, #0x38
  4011ac:	br	x17

00000000004011b0 <fclose@plt>:
  4011b0:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  4011b4:	ldr	x17, [x16, #64]
  4011b8:	add	x16, x16, #0x40
  4011bc:	br	x17

00000000004011c0 <strtol@plt>:
  4011c0:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  4011c4:	ldr	x17, [x16, #72]
  4011c8:	add	x16, x16, #0x48
  4011cc:	br	x17

00000000004011d0 <free@plt>:
  4011d0:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  4011d4:	ldr	x17, [x16, #80]
  4011d8:	add	x16, x16, #0x50
  4011dc:	br	x17

00000000004011e0 <fread_unlocked@plt>:
  4011e0:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  4011e4:	ldr	x17, [x16, #88]
  4011e8:	add	x16, x16, #0x58
  4011ec:	br	x17

00000000004011f0 <memset@plt>:
  4011f0:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  4011f4:	ldr	x17, [x16, #96]
  4011f8:	add	x16, x16, #0x60
  4011fc:	br	x17

0000000000401200 <strchr@plt>:
  401200:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401204:	ldr	x17, [x16, #104]
  401208:	add	x16, x16, #0x68
  40120c:	br	x17

0000000000401210 <_exit@plt>:
  401210:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401214:	ldr	x17, [x16, #112]
  401218:	add	x16, x16, #0x70
  40121c:	br	x17

0000000000401220 <freopen@plt>:
  401220:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401224:	ldr	x17, [x16, #120]
  401228:	add	x16, x16, #0x78
  40122c:	br	x17

0000000000401230 <strerror@plt>:
  401230:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401234:	ldr	x17, [x16, #128]
  401238:	add	x16, x16, #0x80
  40123c:	br	x17

0000000000401240 <strcpy@plt>:
  401240:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401244:	ldr	x17, [x16, #136]
  401248:	add	x16, x16, #0x88
  40124c:	br	x17

0000000000401250 <strtok@plt>:
  401250:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401254:	ldr	x17, [x16, #144]
  401258:	add	x16, x16, #0x90
  40125c:	br	x17

0000000000401260 <atan2@plt>:
  401260:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401264:	ldr	x17, [x16, #152]
  401268:	add	x16, x16, #0x98
  40126c:	br	x17

0000000000401270 <__libc_start_main@plt>:
  401270:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401274:	ldr	x17, [x16, #160]
  401278:	add	x16, x16, #0xa0
  40127c:	br	x17

0000000000401280 <getc@plt>:
  401280:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401284:	ldr	x17, [x16, #168]
  401288:	add	x16, x16, #0xa8
  40128c:	br	x17

0000000000401290 <strncmp@plt>:
  401290:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401294:	ldr	x17, [x16, #176]
  401298:	add	x16, x16, #0xb0
  40129c:	br	x17

00000000004012a0 <fputc@plt>:
  4012a0:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  4012a4:	ldr	x17, [x16, #184]
  4012a8:	add	x16, x16, #0xb8
  4012ac:	br	x17

00000000004012b0 <fgets_unlocked@plt>:
  4012b0:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  4012b4:	ldr	x17, [x16, #192]
  4012b8:	add	x16, x16, #0xc0
  4012bc:	br	x17

00000000004012c0 <__ctype_b_loc@plt>:
  4012c0:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  4012c4:	ldr	x17, [x16, #200]
  4012c8:	add	x16, x16, #0xc8
  4012cc:	br	x17

00000000004012d0 <__isoc99_sscanf@plt>:
  4012d0:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  4012d4:	ldr	x17, [x16, #208]
  4012d8:	add	x16, x16, #0xd0
  4012dc:	br	x17

00000000004012e0 <fflush@plt>:
  4012e0:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  4012e4:	ldr	x17, [x16, #216]
  4012e8:	add	x16, x16, #0xd8
  4012ec:	br	x17

00000000004012f0 <strrchr@plt>:
  4012f0:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  4012f4:	ldr	x17, [x16, #224]
  4012f8:	add	x16, x16, #0xe0
  4012fc:	br	x17

0000000000401300 <_ZdaPv@plt>:
  401300:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401304:	ldr	x17, [x16, #232]
  401308:	add	x16, x16, #0xe8
  40130c:	br	x17

0000000000401310 <__errno_location@plt>:
  401310:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401314:	ldr	x17, [x16, #240]
  401318:	add	x16, x16, #0xf0
  40131c:	br	x17

0000000000401320 <fopen@plt>:
  401320:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401324:	ldr	x17, [x16, #248]
  401328:	add	x16, x16, #0xf8
  40132c:	br	x17

0000000000401330 <strcmp@plt>:
  401330:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401334:	ldr	x17, [x16, #256]
  401338:	add	x16, x16, #0x100
  40133c:	br	x17

0000000000401340 <write@plt>:
  401340:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401344:	ldr	x17, [x16, #264]
  401348:	add	x16, x16, #0x108
  40134c:	br	x17

0000000000401350 <malloc@plt>:
  401350:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401354:	ldr	x17, [x16, #272]
  401358:	add	x16, x16, #0x110
  40135c:	br	x17

0000000000401360 <abort@plt>:
  401360:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401364:	ldr	x17, [x16, #280]
  401368:	add	x16, x16, #0x118
  40136c:	br	x17

0000000000401370 <getenv@plt>:
  401370:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401374:	ldr	x17, [x16, #288]
  401378:	add	x16, x16, #0x120
  40137c:	br	x17

0000000000401380 <__gxx_personality_v0@plt>:
  401380:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401384:	ldr	x17, [x16, #296]
  401388:	add	x16, x16, #0x128
  40138c:	br	x17

0000000000401390 <exit@plt>:
  401390:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401394:	ldr	x17, [x16, #304]
  401398:	add	x16, x16, #0x130
  40139c:	br	x17

00000000004013a0 <fwrite@plt>:
  4013a0:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  4013a4:	ldr	x17, [x16, #312]
  4013a8:	add	x16, x16, #0x138
  4013ac:	br	x17

00000000004013b0 <_Unwind_Resume@plt>:
  4013b0:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  4013b4:	ldr	x17, [x16, #320]
  4013b8:	add	x16, x16, #0x140
  4013bc:	br	x17

00000000004013c0 <ferror@plt>:
  4013c0:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  4013c4:	ldr	x17, [x16, #328]
  4013c8:	add	x16, x16, #0x148
  4013cc:	br	x17

00000000004013d0 <__gmon_start__@plt>:
  4013d0:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  4013d4:	ldr	x17, [x16, #336]
  4013d8:	add	x16, x16, #0x150
  4013dc:	br	x17

00000000004013e0 <bcmp@plt>:
  4013e0:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  4013e4:	ldr	x17, [x16, #344]
  4013e8:	add	x16, x16, #0x158
  4013ec:	br	x17

00000000004013f0 <printf@plt>:
  4013f0:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  4013f4:	ldr	x17, [x16, #352]
  4013f8:	add	x16, x16, #0x160
  4013fc:	br	x17

0000000000401400 <feof@plt>:
  401400:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401404:	ldr	x17, [x16, #360]
  401408:	add	x16, x16, #0x168
  40140c:	br	x17

Disassembly of section .text:

0000000000401410 <_Znwm@@Base-0x3a18>:
  401410:	adrp	x0, 416000 <_ZdlPvm@@Base+0x11128>
  401414:	add	x0, x0, #0x289
  401418:	b	403768 <feof@plt+0x2368>
  40141c:	b	403768 <feof@plt+0x2368>
  401420:	mov	x29, #0x0                   	// #0
  401424:	mov	x30, #0x0                   	// #0
  401428:	mov	x5, x0
  40142c:	ldr	x1, [sp]
  401430:	add	x2, sp, #0x8
  401434:	mov	x6, sp
  401438:	movz	x0, #0x0, lsl #48
  40143c:	movk	x0, #0x0, lsl #32
  401440:	movk	x0, #0x40, lsl #16
  401444:	movk	x0, #0x2b1c
  401448:	movz	x3, #0x0, lsl #48
  40144c:	movk	x3, #0x0, lsl #32
  401450:	movk	x3, #0x40, lsl #16
  401454:	movk	x3, #0x4f18
  401458:	movz	x4, #0x0, lsl #48
  40145c:	movk	x4, #0x0, lsl #32
  401460:	movk	x4, #0x40, lsl #16
  401464:	movk	x4, #0x4f98
  401468:	bl	401270 <__libc_start_main@plt>
  40146c:	bl	401360 <abort@plt>
  401470:	adrp	x0, 415000 <_ZdlPvm@@Base+0x10128>
  401474:	ldr	x0, [x0, #4064]
  401478:	cbz	x0, 401480 <feof@plt+0x80>
  40147c:	b	4013d0 <__gmon_start__@plt>
  401480:	ret
  401484:	nop
  401488:	adrp	x0, 416000 <_ZdlPvm@@Base+0x11128>
  40148c:	add	x0, x0, #0x278
  401490:	adrp	x1, 416000 <_ZdlPvm@@Base+0x11128>
  401494:	add	x1, x1, #0x278
  401498:	cmp	x1, x0
  40149c:	b.eq	4014b4 <feof@plt+0xb4>  // b.none
  4014a0:	adrp	x1, 404000 <feof@plt+0x2c00>
  4014a4:	ldr	x1, [x1, #4024]
  4014a8:	cbz	x1, 4014b4 <feof@plt+0xb4>
  4014ac:	mov	x16, x1
  4014b0:	br	x16
  4014b4:	ret
  4014b8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x11128>
  4014bc:	add	x0, x0, #0x278
  4014c0:	adrp	x1, 416000 <_ZdlPvm@@Base+0x11128>
  4014c4:	add	x1, x1, #0x278
  4014c8:	sub	x1, x1, x0
  4014cc:	lsr	x2, x1, #63
  4014d0:	add	x1, x2, x1, asr #3
  4014d4:	cmp	xzr, x1, asr #1
  4014d8:	asr	x1, x1, #1
  4014dc:	b.eq	4014f4 <feof@plt+0xf4>  // b.none
  4014e0:	adrp	x2, 404000 <feof@plt+0x2c00>
  4014e4:	ldr	x2, [x2, #4032]
  4014e8:	cbz	x2, 4014f4 <feof@plt+0xf4>
  4014ec:	mov	x16, x2
  4014f0:	br	x16
  4014f4:	ret
  4014f8:	stp	x29, x30, [sp, #-32]!
  4014fc:	mov	x29, sp
  401500:	str	x19, [sp, #16]
  401504:	adrp	x19, 416000 <_ZdlPvm@@Base+0x11128>
  401508:	ldrb	w0, [x19, #648]
  40150c:	cbnz	w0, 40151c <feof@plt+0x11c>
  401510:	bl	401488 <feof@plt+0x88>
  401514:	mov	w0, #0x1                   	// #1
  401518:	strb	w0, [x19, #648]
  40151c:	ldr	x19, [sp, #16]
  401520:	ldp	x29, x30, [sp], #32
  401524:	ret
  401528:	b	4014b8 <feof@plt+0xb8>
  40152c:	str	x1, [x0]
  401530:	ldr	w8, [x1]
  401534:	mov	w9, #0xffffffff            	// #-1
  401538:	stp	w8, w9, [x0, #8]
  40153c:	ret
  401540:	ldr	x8, [x0]
  401544:	ldr	w9, [x0, #8]
  401548:	ldr	w10, [x8, #4]
  40154c:	cmp	w9, w10
  401550:	b.le	40155c <feof@plt+0x15c>
  401554:	mov	w0, wzr
  401558:	ret
  40155c:	ldr	x11, [x8, #48]
  401560:	ldr	w12, [x8]
  401564:	mov	w13, #0x6                   	// #6
  401568:	mov	w14, #0xffffffff            	// #-1
  40156c:	b	401584 <feof@plt+0x184>
  401570:	str	w14, [x0, #12]
  401574:	cmp	w9, w10
  401578:	add	w9, w9, #0x1
  40157c:	str	w9, [x0, #8]
  401580:	b.ge	401554 <feof@plt+0x154>  // b.tcont
  401584:	sub	w16, w9, w12
  401588:	smaddl	x15, w16, w13, x11
  40158c:	ldrb	w15, [x15, #4]
  401590:	cmp	w15, #0x1
  401594:	b.ne	401574 <feof@plt+0x174>  // b.any
  401598:	ldr	w15, [x0, #12]
  40159c:	tbnz	w15, #31, 4015a8 <feof@plt+0x1a8>
  4015a0:	ldr	x16, [x8, #88]
  4015a4:	b	4015e0 <feof@plt+0x1e0>
  4015a8:	sxtw	x15, w16
  4015ac:	madd	x15, x15, x13, x11
  4015b0:	ldrb	w15, [x15, #5]
  4015b4:	str	w15, [x0, #12]
  4015b8:	ldr	x16, [x8, #88]
  4015bc:	lsl	x17, x15, #2
  4015c0:	ldrb	w17, [x16, x17]
  4015c4:	cmp	w17, #0x81
  4015c8:	b.cc	4015e0 <feof@plt+0x1e0>  // b.lo, b.ul, b.last
  4015cc:	add	x15, x16, x15, lsl #2
  4015d0:	ldrh	w15, [x15, #2]
  4015d4:	lsl	w15, w15, #16
  4015d8:	rev	w15, w15
  4015dc:	str	w15, [x0, #12]
  4015e0:	sbfiz	x17, x15, #2, #32
  4015e4:	ldrb	w17, [x16, x17]
  4015e8:	cmp	w17, #0x80
  4015ec:	b.hi	401570 <feof@plt+0x170>  // b.pmore
  4015f0:	sxtw	x18, w15
  4015f4:	add	x18, x16, x18, lsl #2
  4015f8:	ldrsb	w18, [x18, #2]
  4015fc:	and	w17, w17, #0xff
  401600:	tbnz	w18, #31, 401630 <feof@plt+0x230>
  401604:	sxtb	w18, w17
  401608:	tbnz	w18, #31, 401570 <feof@plt+0x170>
  40160c:	add	w15, w17, w15
  401610:	add	w15, w15, #0x1
  401614:	str	w15, [x0, #12]
  401618:	sbfiz	x17, x15, #2, #32
  40161c:	ldrb	w17, [x16, x17]
  401620:	sxtw	x18, w15
  401624:	cmp	w17, #0x81
  401628:	b.cc	4015f4 <feof@plt+0x1f4>  // b.lo, b.ul, b.last
  40162c:	b	401570 <feof@plt+0x170>
  401630:	strb	w9, [x1]
  401634:	ldr	x8, [x0]
  401638:	ldrsw	x9, [x0, #12]
  40163c:	cmp	w17, #0x80
  401640:	ldr	x8, [x8, #88]
  401644:	add	x8, x8, x9, lsl #2
  401648:	ldrb	w8, [x8, #1]
  40164c:	strb	w8, [x2]
  401650:	ldr	x8, [x0]
  401654:	ldrsw	x10, [x0, #12]
  401658:	ldp	x9, x8, [x8, #88]
  40165c:	add	x9, x9, x10, lsl #2
  401660:	ldrh	w9, [x9, #2]
  401664:	lsl	w9, w9, #16
  401668:	rev	w9, w9
  40166c:	sub	w9, w9, #0x8, lsl #12
  401670:	ldr	w8, [x8, w9, sxtw #2]
  401674:	str	w8, [x3]
  401678:	b.ne	401698 <feof@plt+0x298>  // b.any
  40167c:	ldr	w8, [x0, #8]
  401680:	add	w8, w8, #0x1
  401684:	str	w8, [x0, #8]
  401688:	mov	w8, #0xffffffff            	// #-1
  40168c:	str	w8, [x0, #12]
  401690:	mov	w0, #0x1                   	// #1
  401694:	ret
  401698:	ldr	w8, [x0, #12]
  40169c:	add	w8, w17, w8
  4016a0:	add	w8, w8, #0x1
  4016a4:	str	w8, [x0, #12]
  4016a8:	mov	w0, #0x1                   	// #1
  4016ac:	ret
  4016b0:	movi	v0.2d, #0x0
  4016b4:	stp	q0, q0, [x0, #80]
  4016b8:	stp	q0, q0, [x0, #48]
  4016bc:	ret
  4016c0:	ldr	w9, [x0]
  4016c4:	and	w10, w1, #0xff
  4016c8:	cmp	w9, w10
  4016cc:	b.gt	40174c <feof@plt+0x34c>
  4016d0:	ldr	w8, [x0, #4]
  4016d4:	cmp	w8, w10
  4016d8:	b.lt	40174c <feof@plt+0x34c>  // b.tstop
  4016dc:	ldr	x8, [x0, #48]
  4016e0:	sub	w9, w10, w9
  4016e4:	mov	w10, #0x6                   	// #6
  4016e8:	smull	x10, w9, w10
  4016ec:	ldrb	w10, [x8, x10]
  4016f0:	cbz	w10, 40174c <feof@plt+0x34c>
  4016f4:	sxtw	x9, w9
  4016f8:	mov	w10, #0x6                   	// #6
  4016fc:	madd	x10, x9, x10, x8
  401700:	ldrb	w10, [x10, #4]
  401704:	cmp	w10, #0x1
  401708:	b.ne	40174c <feof@plt+0x34c>  // b.any
  40170c:	mov	w10, #0x6                   	// #6
  401710:	madd	x8, x9, x10, x8
  401714:	ldrb	w9, [x8, #5]
  401718:	ldr	x8, [x0, #88]
  40171c:	lsl	x10, x9, #2
  401720:	ldrb	w10, [x8, x10]
  401724:	cmp	w10, #0x81
  401728:	b.cc	40173c <feof@plt+0x33c>  // b.lo, b.ul, b.last
  40172c:	add	x9, x8, x9, lsl #2
  401730:	ldrh	w9, [x9, #2]
  401734:	lsl	w9, w9, #16
  401738:	rev	w9, w9
  40173c:	lsl	x10, x9, #2
  401740:	ldrb	w11, [x8, x10]
  401744:	cmp	w11, #0x80
  401748:	b.ls	401754 <feof@plt+0x354>  // b.plast
  40174c:	mov	w0, wzr
  401750:	ret
  401754:	mov	w10, w9
  401758:	add	x12, x8, x9, lsl #2
  40175c:	ldrb	w13, [x12, #2]
  401760:	cbnz	w13, 401770 <feof@plt+0x370>
  401764:	ldrb	w12, [x12, #1]
  401768:	cmp	w12, w2, uxtb
  40176c:	b.eq	4017a0 <feof@plt+0x3a0>  // b.none
  401770:	and	w9, w11, #0xff
  401774:	cmp	w9, #0x80
  401778:	b.eq	40174c <feof@plt+0x34c>  // b.none
  40177c:	add	w9, w10, w9
  401780:	add	w10, w9, #0x1
  401784:	sbfiz	x9, x10, #2, #32
  401788:	ldrb	w11, [x8, x9]
  40178c:	mov	w0, wzr
  401790:	sxtw	x9, w10
  401794:	cmp	w11, #0x80
  401798:	b.ls	401758 <feof@plt+0x358>  // b.plast
  40179c:	b	4017b0 <feof@plt+0x3b0>
  4017a0:	add	x8, x8, x9, lsl #2
  4017a4:	ldrb	w8, [x8, #3]
  4017a8:	mov	w0, #0x1                   	// #1
  4017ac:	strb	w8, [x3]
  4017b0:	ret
  4017b4:	ldr	w8, [x0]
  4017b8:	cmp	w8, w1
  4017bc:	b.le	4017c8 <feof@plt+0x3c8>
  4017c0:	mov	w0, wzr
  4017c4:	ret
  4017c8:	ldr	w9, [x0, #4]
  4017cc:	cmp	w9, w1
  4017d0:	b.ge	4017dc <feof@plt+0x3dc>  // b.tcont
  4017d4:	mov	w0, wzr
  4017d8:	ret
  4017dc:	ldr	x9, [x0, #48]
  4017e0:	sub	w8, w1, w8
  4017e4:	mov	w10, #0x6                   	// #6
  4017e8:	smull	x8, w8, w10
  4017ec:	ldrb	w8, [x9, x8]
  4017f0:	cmp	w8, #0x0
  4017f4:	cset	w0, ne  // ne = any
  4017f8:	ret
  4017fc:	ldr	w8, [x0]
  401800:	ldp	x10, x9, [x0, #48]
  401804:	mov	w11, #0x6                   	// #6
  401808:	sub	w8, w1, w8
  40180c:	smull	x8, w8, w11
  401810:	ldrb	w8, [x10, x8]
  401814:	ldr	w0, [x9, x8, lsl #2]
  401818:	ret
  40181c:	ldr	w8, [x0]
  401820:	ldr	x9, [x0, #48]
  401824:	mov	w11, #0x6                   	// #6
  401828:	ldr	x10, [x0, #64]
  40182c:	sub	w8, w1, w8
  401830:	smaddl	x8, w8, w11, x9
  401834:	ldrb	w8, [x8, #1]
  401838:	ldr	w0, [x10, x8, lsl #2]
  40183c:	ret
  401840:	ldr	w8, [x0]
  401844:	ldr	x9, [x0, #48]
  401848:	mov	w11, #0x6                   	// #6
  40184c:	ldr	x10, [x0, #72]
  401850:	sub	w8, w1, w8
  401854:	smaddl	x8, w8, w11, x9
  401858:	ldrb	w8, [x8, #2]
  40185c:	ldr	w0, [x10, x8, lsl #2]
  401860:	ret
  401864:	ldr	w8, [x0]
  401868:	ldr	x9, [x0, #48]
  40186c:	mov	w11, #0x6                   	// #6
  401870:	ldr	x10, [x0, #80]
  401874:	sub	w8, w1, w8
  401878:	smaddl	x8, w8, w11, x9
  40187c:	ldrb	w8, [x8, #3]
  401880:	ldr	w0, [x10, x8, lsl #2]
  401884:	ret
  401888:	subs	w8, w1, #0x1
  40188c:	b.lt	40189c <feof@plt+0x49c>  // b.tstop
  401890:	ldr	w9, [x0, #32]
  401894:	cmp	w9, w1
  401898:	b.ge	4018a4 <feof@plt+0x4a4>  // b.tcont
  40189c:	mov	w0, wzr
  4018a0:	ret
  4018a4:	ldr	x9, [x0, #104]
  4018a8:	mov	w0, #0x1                   	// #1
  4018ac:	ldr	w8, [x9, w8, sxtw #2]
  4018b0:	str	w8, [x2]
  4018b4:	ret
  4018b8:	ldr	w0, [x0, #36]
  4018bc:	ret
  4018c0:	ldr	w0, [x0, #40]
  4018c4:	ret
  4018c8:	stp	x29, x30, [sp, #-32]!
  4018cc:	str	x19, [sp, #16]
  4018d0:	mov	x19, x0
  4018d4:	ldr	x0, [x0, #48]
  4018d8:	mov	x29, sp
  4018dc:	cbz	x0, 4018e4 <feof@plt+0x4e4>
  4018e0:	bl	401300 <_ZdaPv@plt>
  4018e4:	ldr	x0, [x19, #56]
  4018e8:	cbz	x0, 4018f0 <feof@plt+0x4f0>
  4018ec:	bl	401300 <_ZdaPv@plt>
  4018f0:	ldr	x0, [x19, #64]
  4018f4:	cbz	x0, 4018fc <feof@plt+0x4fc>
  4018f8:	bl	401300 <_ZdaPv@plt>
  4018fc:	ldr	x0, [x19, #72]
  401900:	cbz	x0, 401908 <feof@plt+0x508>
  401904:	bl	401300 <_ZdaPv@plt>
  401908:	ldr	x0, [x19, #80]
  40190c:	cbz	x0, 401914 <feof@plt+0x514>
  401910:	bl	401300 <_ZdaPv@plt>
  401914:	ldr	x0, [x19, #88]
  401918:	cbz	x0, 401920 <feof@plt+0x520>
  40191c:	bl	401300 <_ZdaPv@plt>
  401920:	ldr	x0, [x19, #96]
  401924:	cbz	x0, 40192c <feof@plt+0x52c>
  401928:	bl	401300 <_ZdaPv@plt>
  40192c:	ldr	x0, [x19, #104]
  401930:	cbz	x0, 401940 <feof@plt+0x540>
  401934:	ldr	x19, [sp, #16]
  401938:	ldp	x29, x30, [sp], #32
  40193c:	b	401300 <_ZdaPv@plt>
  401940:	ldr	x19, [sp, #16]
  401944:	ldp	x29, x30, [sp], #32
  401948:	ret
  40194c:	ldr	x8, [x0]
  401950:	add	x9, x8, #0x1
  401954:	str	x9, [x0]
  401958:	mov	x9, x8
  40195c:	ldrb	w10, [x9], #2
  401960:	str	x9, [x0]
  401964:	ldrb	w0, [x8, #1]
  401968:	bfi	w0, w10, #8, #8
  40196c:	ret
  401970:	ldr	x8, [x0]
  401974:	add	x9, x8, #0x1
  401978:	mov	x10, x8
  40197c:	str	x9, [x0]
  401980:	ldrb	w9, [x10], #4
  401984:	add	x11, x8, #0x2
  401988:	str	x11, [x0]
  40198c:	add	x12, x8, #0x3
  401990:	ldrb	w11, [x8, #1]
  401994:	str	x12, [x0]
  401998:	ldrb	w12, [x8, #2]
  40199c:	str	x10, [x0]
  4019a0:	ldrb	w8, [x8, #3]
  4019a4:	lsl	w9, w9, #24
  4019a8:	bfi	w9, w11, #16, #8
  4019ac:	bfi	w9, w12, #8, #8
  4019b0:	orr	w0, w9, w8
  4019b4:	ret
  4019b8:	sub	sp, sp, #0xb0
  4019bc:	stp	x29, x30, [sp, #80]
  4019c0:	stp	x28, x27, [sp, #96]
  4019c4:	stp	x26, x25, [sp, #112]
  4019c8:	stp	x24, x23, [sp, #128]
  4019cc:	stp	x22, x21, [sp, #144]
  4019d0:	stp	x20, x19, [sp, #160]
  4019d4:	add	x29, sp, #0x50
  4019d8:	mov	x21, x1
  4019dc:	mov	x20, x0
  4019e0:	bl	401310 <__errno_location@plt>
  4019e4:	adrp	x1, 405000 <_ZdlPvm@@Base+0x128>
  4019e8:	mov	x19, x0
  4019ec:	str	wzr, [x0]
  4019f0:	add	x1, x1, #0x225
  4019f4:	mov	x0, x21
  4019f8:	bl	401320 <fopen@plt>
  4019fc:	cbz	x0, 401a80 <feof@plt+0x680>
  401a00:	mov	x22, x0
  401a04:	bl	401280 <getc@plt>
  401a08:	mov	w19, w0
  401a0c:	mov	x0, x22
  401a10:	bl	401280 <getc@plt>
  401a14:	cmn	w19, #0x1
  401a18:	b.eq	401abc <feof@plt+0x6bc>  // b.none
  401a1c:	cmn	w0, #0x1
  401a20:	b.eq	401abc <feof@plt+0x6bc>  // b.none
  401a24:	add	w24, w0, w19, lsl #8
  401a28:	lsl	w26, w24, #2
  401a2c:	sub	w8, w26, #0x2
  401a30:	sxtw	x23, w8
  401a34:	mov	x0, x23
  401a38:	bl	401130 <_Znam@plt>
  401a3c:	mov	w1, #0x1                   	// #1
  401a40:	mov	x2, x23
  401a44:	mov	x3, x22
  401a48:	mov	x19, x0
  401a4c:	bl	4011e0 <fread_unlocked@plt>
  401a50:	cmp	x0, x23
  401a54:	b.ne	401b10 <feof@plt+0x710>  // b.any
  401a58:	mov	x0, x22
  401a5c:	bl	4011b0 <fclose@plt>
  401a60:	cmp	w24, #0x5
  401a64:	b.gt	401b34 <feof@plt+0x734>
  401a68:	sub	x0, x29, #0x10
  401a6c:	mov	x1, x21
  401a70:	bl	403934 <feof@plt+0x2534>
  401a74:	adrp	x0, 405000 <_ZdlPvm@@Base+0x128>
  401a78:	add	x0, x0, #0xae
  401a7c:	b	401c74 <feof@plt+0x874>
  401a80:	sub	x0, x29, #0x10
  401a84:	mov	x1, x21
  401a88:	bl	403934 <feof@plt+0x2534>
  401a8c:	ldr	w0, [x19]
  401a90:	bl	401230 <strerror@plt>
  401a94:	mov	x1, x0
  401a98:	sub	x0, x29, #0x20
  401a9c:	bl	403934 <feof@plt+0x2534>
  401aa0:	adrp	x0, 405000 <_ZdlPvm@@Base+0x128>
  401aa4:	adrp	x3, 416000 <_ZdlPvm@@Base+0x11128>
  401aa8:	add	x0, x0, #0x68
  401aac:	add	x3, x3, #0xd90
  401ab0:	sub	x1, x29, #0x10
  401ab4:	sub	x2, x29, #0x20
  401ab8:	b	401ae8 <feof@plt+0x6e8>
  401abc:	mov	x0, x22
  401ac0:	bl	4011b0 <fclose@plt>
  401ac4:	sub	x0, x29, #0x10
  401ac8:	mov	x1, x21
  401acc:	bl	403934 <feof@plt+0x2534>
  401ad0:	adrp	x2, 416000 <_ZdlPvm@@Base+0x11128>
  401ad4:	adrp	x0, 405000 <_ZdlPvm@@Base+0x128>
  401ad8:	add	x2, x2, #0xd90
  401adc:	add	x0, x0, #0x7c
  401ae0:	sub	x1, x29, #0x10
  401ae4:	mov	x3, x2
  401ae8:	bl	403b84 <feof@plt+0x2784>
  401aec:	mov	w0, wzr
  401af0:	ldp	x20, x19, [sp, #160]
  401af4:	ldp	x22, x21, [sp, #144]
  401af8:	ldp	x24, x23, [sp, #128]
  401afc:	ldp	x26, x25, [sp, #112]
  401b00:	ldp	x28, x27, [sp, #96]
  401b04:	ldp	x29, x30, [sp, #80]
  401b08:	add	sp, sp, #0xb0
  401b0c:	ret
  401b10:	mov	x0, x22
  401b14:	bl	401400 <feof@plt>
  401b18:	cbz	w0, 401c24 <feof@plt+0x824>
  401b1c:	sub	x0, x29, #0x10
  401b20:	mov	x1, x21
  401b24:	bl	403934 <feof@plt+0x2534>
  401b28:	adrp	x0, 405000 <_ZdlPvm@@Base+0x128>
  401b2c:	add	x0, x0, #0x7c
  401b30:	b	401c38 <feof@plt+0x838>
  401b34:	ldrh	w8, [x19, #2]
  401b38:	ldrh	w10, [x19, #4]
  401b3c:	ldrh	w9, [x19]
  401b40:	lsl	w8, w8, #16
  401b44:	lsl	w10, w10, #16
  401b48:	rev	w8, w8
  401b4c:	rev	w10, w10
  401b50:	stp	w8, w10, [x20]
  401b54:	ldrh	w11, [x19, #6]
  401b58:	lsl	w9, w9, #16
  401b5c:	rev	w13, w9
  401b60:	sub	w14, w10, w8
  401b64:	lsl	x11, x11, #48
  401b68:	rev	x27, x11
  401b6c:	ldrh	w11, [x19, #8]
  401b70:	add	w8, w14, #0x1
  401b74:	add	w10, w13, w8
  401b78:	add	w10, w10, w27
  401b7c:	lsl	x11, x11, #48
  401b80:	rev	x22, x11
  401b84:	stp	w27, w22, [x20, #8]
  401b88:	ldrh	w11, [x19, #10]
  401b8c:	add	w10, w10, w22
  401b90:	lsl	x11, x11, #48
  401b94:	rev	x16, x11
  401b98:	ldrh	w11, [x19, #12]
  401b9c:	add	w10, w10, w16
  401ba0:	lsl	x9, x11, #48
  401ba4:	rev	x15, x9
  401ba8:	stp	w16, w15, [x20, #16]
  401bac:	ldrh	w9, [x19, #14]
  401bb0:	add	w10, w10, w15
  401bb4:	lsl	x9, x9, #48
  401bb8:	rev	x25, x9
  401bbc:	ldrh	w9, [x19, #16]
  401bc0:	add	w10, w10, w25
  401bc4:	lsl	x9, x9, #48
  401bc8:	rev	x28, x9
  401bcc:	stp	w25, w28, [x20, #24]
  401bd0:	ldrh	w9, [x19, #18]
  401bd4:	ldrh	w11, [x19, #20]
  401bd8:	lsl	x9, x9, #48
  401bdc:	lsl	x11, x11, #48
  401be0:	rev	x12, x9
  401be4:	add	w9, w10, w28
  401be8:	rev	x23, x11
  401bec:	add	w9, w9, w12
  401bf0:	add	w9, w9, w23
  401bf4:	add	w9, w9, #0x6
  401bf8:	cmp	w9, w24
  401bfc:	str	w23, [x20, #32]
  401c00:	b.ne	401c60 <feof@plt+0x860>  // b.any
  401c04:	cmp	w13, #0x1
  401c08:	b.hi	401c94 <feof@plt+0x894>  // b.pmore
  401c0c:	sub	x0, x29, #0x10
  401c10:	mov	x1, x21
  401c14:	bl	403934 <feof@plt+0x2534>
  401c18:	adrp	x0, 405000 <_ZdlPvm@@Base+0x128>
  401c1c:	add	x0, x0, #0xf8
  401c20:	b	401c74 <feof@plt+0x874>
  401c24:	sub	x0, x29, #0x10
  401c28:	mov	x1, x21
  401c2c:	bl	403934 <feof@plt+0x2534>
  401c30:	adrp	x0, 405000 <_ZdlPvm@@Base+0x128>
  401c34:	add	x0, x0, #0x9b
  401c38:	adrp	x2, 416000 <_ZdlPvm@@Base+0x11128>
  401c3c:	add	x2, x2, #0xd90
  401c40:	sub	x1, x29, #0x10
  401c44:	mov	x3, x2
  401c48:	bl	403b84 <feof@plt+0x2784>
  401c4c:	mov	x0, x19
  401c50:	bl	401300 <_ZdaPv@plt>
  401c54:	mov	x0, x22
  401c58:	bl	4011b0 <fclose@plt>
  401c5c:	b	401aec <feof@plt+0x6ec>
  401c60:	sub	x0, x29, #0x10
  401c64:	mov	x1, x21
  401c68:	bl	403934 <feof@plt+0x2534>
  401c6c:	adrp	x0, 405000 <_ZdlPvm@@Base+0x128>
  401c70:	add	x0, x0, #0xd2
  401c74:	adrp	x2, 416000 <_ZdlPvm@@Base+0x11128>
  401c78:	add	x2, x2, #0xd90
  401c7c:	sub	x1, x29, #0x10
  401c80:	mov	x3, x2
  401c84:	bl	403b84 <feof@plt+0x2784>
  401c88:	mov	x0, x19
  401c8c:	bl	401300 <_ZdaPv@plt>
  401c90:	b	401aec <feof@plt+0x6ec>
  401c94:	sxtw	x9, w8
  401c98:	mov	w10, #0x6                   	// #6
  401c9c:	add	x8, x9, w8, sxtw #1
  401ca0:	umulh	x9, x9, x10
  401ca4:	lsl	x8, x8, #1
  401ca8:	cmp	xzr, x9
  401cac:	csinv	x0, x8, xzr, eq  // eq = none
  401cb0:	str	x12, [sp, #32]
  401cb4:	stur	w26, [x29, #-36]
  401cb8:	stp	w13, w14, [sp, #16]
  401cbc:	str	x15, [sp, #24]
  401cc0:	mov	x24, x16
  401cc4:	bl	401130 <_Znam@plt>
  401cc8:	str	x0, [sp, #8]
  401ccc:	str	x0, [x20, #48]
  401cd0:	lsl	x0, x27, #2
  401cd4:	bl	401130 <_Znam@plt>
  401cd8:	mov	x26, x0
  401cdc:	str	x0, [x20, #56]
  401ce0:	lsl	x0, x22, #2
  401ce4:	bl	401130 <_Znam@plt>
  401ce8:	mov	x21, x0
  401cec:	str	x0, [x20, #64]
  401cf0:	lsl	x0, x24, #2
  401cf4:	bl	401130 <_Znam@plt>
  401cf8:	ldr	x8, [sp, #24]
  401cfc:	mov	x24, x0
  401d00:	str	x0, [x20, #72]
  401d04:	lsl	x0, x8, #2
  401d08:	bl	401130 <_Znam@plt>
  401d0c:	str	x0, [sp, #24]
  401d10:	str	x0, [x20, #80]
  401d14:	lsl	x0, x25, #2
  401d18:	bl	401130 <_Znam@plt>
  401d1c:	mov	x25, x0
  401d20:	str	x0, [x20, #88]
  401d24:	lsl	x0, x28, #2
  401d28:	bl	401130 <_Znam@plt>
  401d2c:	mov	x28, x0
  401d30:	str	x0, [x20, #96]
  401d34:	lsl	x0, x23, #2
  401d38:	bl	401130 <_Znam@plt>
  401d3c:	ldp	w9, w10, [sp, #16]
  401d40:	str	x0, [x20, #104]
  401d44:	ldur	w8, [x19, #22]
  401d48:	lsl	w9, w9, #2
  401d4c:	sub	w9, w9, #0x8
  401d50:	rev	w8, w8
  401d54:	str	w8, [x20, #36]
  401d58:	ldur	w8, [x19, #26]
  401d5c:	add	x9, x19, w9, sxtw
  401d60:	rev	w8, w8
  401d64:	str	w8, [x20, #40]
  401d68:	add	x8, x9, #0x1e
  401d6c:	tbnz	w10, #31, 401dcc <feof@plt+0x9cc>
  401d70:	add	w9, w10, #0x1
  401d74:	ldr	x10, [sp, #8]
  401d78:	add	x10, x10, #0x2
  401d7c:	ldrb	w12, [x8, #3]
  401d80:	ldrb	w11, [x8]
  401d84:	ldrb	w13, [x8, #1]
  401d88:	subs	x9, x9, #0x1
  401d8c:	strb	w12, [x10, #3]
  401d90:	ldrb	w12, [x8, #2]
  401d94:	sturb	w11, [x10, #-2]
  401d98:	and	w11, w13, #0xf
  401d9c:	strb	w11, [x10]
  401da0:	add	x11, x8, #0x4
  401da4:	lsr	w8, w13, #4
  401da8:	sturb	w8, [x10, #-1]
  401dac:	lsr	w8, w12, #2
  401db0:	and	w12, w12, #0x3
  401db4:	strb	w8, [x10, #1]
  401db8:	strb	w12, [x10, #2]
  401dbc:	add	x10, x10, #0x6
  401dc0:	mov	x8, x11
  401dc4:	b.ne	401d7c <feof@plt+0x97c>  // b.any
  401dc8:	mov	x8, x11
  401dcc:	ldr	x12, [sp, #24]
  401dd0:	cbz	w27, 401df0 <feof@plt+0x9f0>
  401dd4:	mov	x9, xzr
  401dd8:	ldr	w10, [x8], #4
  401ddc:	rev	w10, w10
  401de0:	str	w10, [x26, x9, lsl #2]
  401de4:	add	x9, x9, #0x1
  401de8:	cmp	x9, x27
  401dec:	b.cc	401dd8 <feof@plt+0x9d8>  // b.lo, b.ul, b.last
  401df0:	ldur	w16, [x29, #-36]
  401df4:	cbz	w22, 401e14 <feof@plt+0xa14>
  401df8:	mov	x9, xzr
  401dfc:	ldr	w10, [x8], #4
  401e00:	rev	w10, w10
  401e04:	str	w10, [x21, x9, lsl #2]
  401e08:	add	x9, x9, #0x1
  401e0c:	cmp	x9, x22
  401e10:	b.cc	401dfc <feof@plt+0x9fc>  // b.lo, b.ul, b.last
  401e14:	ldrsw	x9, [x20, #16]
  401e18:	cmp	w9, #0x1
  401e1c:	b.lt	401e3c <feof@plt+0xa3c>  // b.tstop
  401e20:	mov	x10, xzr
  401e24:	ldr	w11, [x8], #4
  401e28:	rev	w11, w11
  401e2c:	str	w11, [x24, x10, lsl #2]
  401e30:	add	x10, x10, #0x1
  401e34:	cmp	x10, x9
  401e38:	b.lt	401e24 <feof@plt+0xa24>  // b.tstop
  401e3c:	ldrsw	x9, [x20, #20]
  401e40:	cmp	w9, #0x1
  401e44:	b.lt	401e64 <feof@plt+0xa64>  // b.tstop
  401e48:	mov	x10, xzr
  401e4c:	ldr	w11, [x8], #4
  401e50:	rev	w11, w11
  401e54:	str	w11, [x12, x10, lsl #2]
  401e58:	add	x10, x10, #0x1
  401e5c:	cmp	x10, x9
  401e60:	b.lt	401e4c <feof@plt+0xa4c>  // b.tstop
  401e64:	ldr	w9, [x20, #24]
  401e68:	cmp	w9, #0x1
  401e6c:	b.lt	401ed8 <feof@plt+0xad8>  // b.tstop
  401e70:	cmp	w9, #0x1f
  401e74:	b.ls	401e94 <feof@plt+0xa94>  // b.plast
  401e78:	lsl	x10, x9, #2
  401e7c:	add	x11, x8, x10
  401e80:	cmp	x25, x11
  401e84:	b.cs	401f60 <feof@plt+0xb60>  // b.hs, b.nlast
  401e88:	add	x10, x25, x10
  401e8c:	cmp	x8, x10
  401e90:	b.cs	401f60 <feof@plt+0xb60>  // b.hs, b.nlast
  401e94:	mov	x10, xzr
  401e98:	add	x11, x25, x10, lsl #2
  401e9c:	add	x11, x11, #0x3
  401ea0:	ldrb	w13, [x8]
  401ea4:	ldrb	w14, [x8, #1]
  401ea8:	ldrb	w15, [x8, #2]
  401eac:	add	x12, x8, #0x4
  401eb0:	ldrb	w8, [x8, #3]
  401eb4:	add	x10, x10, #0x1
  401eb8:	cmp	x10, x9
  401ebc:	sturb	w13, [x11, #-3]
  401ec0:	sturb	w14, [x11, #-2]
  401ec4:	sturb	w15, [x11, #-1]
  401ec8:	strb	w8, [x11], #4
  401ecc:	mov	x8, x12
  401ed0:	b.cc	401ea0 <feof@plt+0xaa0>  // b.lo, b.ul, b.last
  401ed4:	mov	x8, x12
  401ed8:	ldrsw	x9, [x20, #28]
  401edc:	cmp	w9, #0x1
  401ee0:	b.lt	401f00 <feof@plt+0xb00>  // b.tstop
  401ee4:	mov	x10, xzr
  401ee8:	ldr	w11, [x8], #4
  401eec:	rev	w11, w11
  401ef0:	str	w11, [x28, x10, lsl #2]
  401ef4:	add	x10, x10, #0x1
  401ef8:	cmp	x10, x9
  401efc:	b.lt	401ee8 <feof@plt+0xae8>  // b.tstop
  401f00:	ldrsw	x9, [x20, #32]
  401f04:	ldr	x10, [sp, #32]
  401f08:	cmp	w9, #0x1
  401f0c:	add	x8, x8, x10, lsl #2
  401f10:	b.lt	401f30 <feof@plt+0xb30>  // b.tstop
  401f14:	mov	x10, xzr
  401f18:	ldr	w11, [x8], #4
  401f1c:	rev	w11, w11
  401f20:	str	w11, [x0, x10, lsl #2]
  401f24:	add	x10, x10, #0x1
  401f28:	cmp	x10, x9
  401f2c:	b.lt	401f18 <feof@plt+0xb18>  // b.tstop
  401f30:	add	x9, x19, w16, sxtw
  401f34:	sub	x9, x9, #0x2
  401f38:	cmp	x8, x9
  401f3c:	b.eq	401f50 <feof@plt+0xb50>  // b.none
  401f40:	adrp	x1, 405000 <_ZdlPvm@@Base+0x128>
  401f44:	add	x1, x1, #0x11c
  401f48:	mov	w0, #0x172                 	// #370
  401f4c:	bl	403500 <feof@plt+0x2100>
  401f50:	mov	x0, x19
  401f54:	bl	401300 <_ZdaPv@plt>
  401f58:	mov	w0, #0x1                   	// #1
  401f5c:	b	401af0 <feof@plt+0x6f0>
  401f60:	and	x10, x9, #0xffffffe0
  401f64:	add	x11, x8, #0x40
  401f68:	add	x8, x8, x10, lsl #2
  401f6c:	add	x12, x25, #0x40
  401f70:	mov	x13, x10
  401f74:	ldp	q1, q0, [x11, #-64]
  401f78:	ldp	q3, q2, [x11, #-32]
  401f7c:	ldp	q5, q4, [x11]
  401f80:	ldp	q7, q6, [x11, #32]
  401f84:	add	x11, x11, #0x80
  401f88:	subs	x13, x13, #0x20
  401f8c:	stp	q3, q2, [x12, #-32]
  401f90:	stp	q1, q0, [x12, #-64]
  401f94:	stp	q7, q6, [x12, #32]
  401f98:	stp	q5, q4, [x12], #128
  401f9c:	b.ne	401f74 <feof@plt+0xb74>  // b.any
  401fa0:	cmp	x10, x9
  401fa4:	b.ne	401e98 <feof@plt+0xa98>  // b.any
  401fa8:	b	401ed8 <feof@plt+0xad8>
  401fac:	stp	x29, x30, [sp, #-32]!
  401fb0:	mov	w2, #0x400                 	// #1024
  401fb4:	mov	w1, wzr
  401fb8:	str	x19, [sp, #16]
  401fbc:	mov	x29, sp
  401fc0:	mov	x19, x0
  401fc4:	bl	4011f0 <memset@plt>
  401fc8:	movi	v0.2d, #0x0
  401fcc:	str	q0, [x19, #1024]
  401fd0:	str	q0, [x19, #1040]
  401fd4:	str	q0, [x19, #1056]
  401fd8:	str	q0, [x19, #1072]
  401fdc:	str	q0, [x19, #1088]
  401fe0:	str	q0, [x19, #1104]
  401fe4:	str	q0, [x19, #1120]
  401fe8:	str	q0, [x19, #1136]
  401fec:	str	q0, [x19, #1152]
  401ff0:	str	q0, [x19, #1168]
  401ff4:	str	q0, [x19, #1184]
  401ff8:	str	q0, [x19, #1200]
  401ffc:	str	q0, [x19, #1216]
  402000:	str	q0, [x19, #1232]
  402004:	str	q0, [x19, #1248]
  402008:	str	q0, [x19, #1264]
  40200c:	str	q0, [x19, #1280]
  402010:	str	q0, [x19, #1296]
  402014:	str	q0, [x19, #1312]
  402018:	str	q0, [x19, #1328]
  40201c:	str	q0, [x19, #1344]
  402020:	str	q0, [x19, #1360]
  402024:	str	q0, [x19, #1376]
  402028:	str	q0, [x19, #1392]
  40202c:	str	q0, [x19, #1408]
  402030:	str	q0, [x19, #1424]
  402034:	str	q0, [x19, #1440]
  402038:	str	q0, [x19, #1456]
  40203c:	str	q0, [x19, #1472]
  402040:	str	q0, [x19, #1488]
  402044:	str	q0, [x19, #1504]
  402048:	str	q0, [x19, #1520]
  40204c:	str	q0, [x19, #1536]
  402050:	str	q0, [x19, #1552]
  402054:	str	q0, [x19, #1568]
  402058:	str	q0, [x19, #1584]
  40205c:	str	q0, [x19, #1600]
  402060:	str	q0, [x19, #1616]
  402064:	str	q0, [x19, #1632]
  402068:	str	q0, [x19, #1648]
  40206c:	str	q0, [x19, #1664]
  402070:	str	q0, [x19, #1680]
  402074:	str	q0, [x19, #1696]
  402078:	str	q0, [x19, #1712]
  40207c:	str	q0, [x19, #1728]
  402080:	str	q0, [x19, #1744]
  402084:	str	q0, [x19, #1760]
  402088:	str	q0, [x19, #1776]
  40208c:	str	q0, [x19, #1792]
  402090:	str	q0, [x19, #1808]
  402094:	str	q0, [x19, #1824]
  402098:	str	q0, [x19, #1840]
  40209c:	str	q0, [x19, #1856]
  4020a0:	str	q0, [x19, #1872]
  4020a4:	str	q0, [x19, #1888]
  4020a8:	str	q0, [x19, #1904]
  4020ac:	str	q0, [x19, #1920]
  4020b0:	str	q0, [x19, #1936]
  4020b4:	str	q0, [x19, #1952]
  4020b8:	str	q0, [x19, #1968]
  4020bc:	str	q0, [x19, #1984]
  4020c0:	str	q0, [x19, #2000]
  4020c4:	str	q0, [x19, #2016]
  4020c8:	str	q0, [x19, #2032]
  4020cc:	ldr	x19, [sp, #16]
  4020d0:	ldp	x29, x30, [sp], #32
  4020d4:	ret
  4020d8:	sub	sp, sp, #0x180
  4020dc:	stp	x29, x30, [sp, #288]
  4020e0:	stp	x28, x27, [sp, #304]
  4020e4:	stp	x26, x25, [sp, #320]
  4020e8:	stp	x24, x23, [sp, #336]
  4020ec:	stp	x22, x21, [sp, #352]
  4020f0:	stp	x20, x19, [sp, #368]
  4020f4:	add	x29, sp, #0x120
  4020f8:	mov	x21, x1
  4020fc:	mov	x19, x0
  402100:	bl	401310 <__errno_location@plt>
  402104:	adrp	x1, 405000 <_ZdlPvm@@Base+0x128>
  402108:	mov	x22, x0
  40210c:	str	wzr, [x0]
  402110:	add	x1, x1, #0x225
  402114:	mov	x0, x21
  402118:	bl	401320 <fopen@plt>
  40211c:	cbz	x0, 402198 <feof@plt+0xd98>
  402120:	mov	x20, x0
  402124:	bl	401280 <getc@plt>
  402128:	cmp	w0, #0xf7
  40212c:	b.ne	40217c <feof@plt+0xd7c>  // b.any
  402130:	mov	x0, x20
  402134:	bl	401280 <getc@plt>
  402138:	cmp	w0, #0x83
  40213c:	b.ne	40217c <feof@plt+0xd7c>  // b.any
  402140:	mov	x0, x20
  402144:	bl	401280 <getc@plt>
  402148:	cmn	w0, #0x1
  40214c:	b.eq	402170 <feof@plt+0xd70>  // b.none
  402150:	add	w21, w0, #0x1
  402154:	sub	w21, w21, #0x1
  402158:	cmp	w21, #0x0
  40215c:	b.le	4021f8 <feof@plt+0xdf8>
  402160:	mov	x0, x20
  402164:	bl	401280 <getc@plt>
  402168:	cmn	w0, #0x1
  40216c:	b.ne	402154 <feof@plt+0xd54>  // b.any
  402170:	adrp	x0, 405000 <_ZdlPvm@@Base+0x128>
  402174:	add	x0, x0, #0x194
  402178:	b	402184 <feof@plt+0xd84>
  40217c:	adrp	x0, 405000 <_ZdlPvm@@Base+0x128>
  402180:	add	x0, x0, #0x13c
  402184:	adrp	x1, 416000 <_ZdlPvm@@Base+0x11128>
  402188:	add	x1, x1, #0xd90
  40218c:	mov	x2, x1
  402190:	mov	x3, x1
  402194:	b	4021d0 <feof@plt+0xdd0>
  402198:	add	x0, sp, #0x8
  40219c:	mov	x1, x21
  4021a0:	bl	403934 <feof@plt+0x2534>
  4021a4:	ldr	w0, [x22]
  4021a8:	bl	401230 <strerror@plt>
  4021ac:	mov	x1, x0
  4021b0:	sub	x0, x29, #0x18
  4021b4:	bl	403934 <feof@plt+0x2534>
  4021b8:	adrp	x0, 405000 <_ZdlPvm@@Base+0x128>
  4021bc:	adrp	x3, 416000 <_ZdlPvm@@Base+0x11128>
  4021c0:	add	x0, x0, #0x68
  4021c4:	add	x3, x3, #0xd90
  4021c8:	add	x1, sp, #0x8
  4021cc:	sub	x2, x29, #0x18
  4021d0:	bl	403b84 <feof@plt+0x2784>
  4021d4:	mov	w0, wzr
  4021d8:	ldp	x20, x19, [sp, #368]
  4021dc:	ldp	x22, x21, [sp, #352]
  4021e0:	ldp	x24, x23, [sp, #336]
  4021e4:	ldp	x26, x25, [sp, #320]
  4021e8:	ldp	x28, x27, [sp, #304]
  4021ec:	ldp	x29, x30, [sp, #288]
  4021f0:	add	sp, sp, #0x180
  4021f4:	ret
  4021f8:	adrp	x23, 404000 <feof@plt+0x2c00>
  4021fc:	mov	w21, wzr
  402200:	mov	w22, wzr
  402204:	mov	w28, wzr
  402208:	add	x23, x23, #0xfc8
  40220c:	str	wzr, [sp, #4]
  402210:	mov	x0, x20
  402214:	bl	401280 <getc@plt>
  402218:	cmn	w0, #0x1
  40221c:	b.eq	402170 <feof@plt+0xd70>  // b.none
  402220:	mov	w1, w0
  402224:	cmp	w0, #0xf8
  402228:	b.eq	402674 <feof@plt+0x1274>  // b.none
  40222c:	subs	w8, w1, #0x40
  402230:	b.cc	402210 <feof@plt+0xe10>  // b.lo, b.ul, b.last
  402234:	sub	w9, w1, #0x4a
  402238:	cmp	w9, #0xa5
  40223c:	b.cc	402210 <feof@plt+0xe10>  // b.lo, b.ul, b.last
  402240:	cmp	w8, #0x9
  402244:	b.hi	402278 <feof@plt+0xe78>  // b.pmore
  402248:	adr	x9, 402210 <feof@plt+0xe10>
  40224c:	ldrb	w10, [x23, x8]
  402250:	add	x9, x9, x10, lsl #2
  402254:	br	x9
  402258:	mov	w24, #0xfffffffe            	// #-2
  40225c:	adds	w24, w24, #0x1
  402260:	b.cs	402210 <feof@plt+0xe10>  // b.hs, b.nlast
  402264:	mov	x0, x20
  402268:	bl	401280 <getc@plt>
  40226c:	cmn	w0, #0x1
  402270:	b.ne	40225c <feof@plt+0xe5c>  // b.any
  402274:	b	402170 <feof@plt+0xd70>
  402278:	sub	w8, w1, #0xef
  40227c:	cmp	w8, #0x5
  402280:	b.hi	4024d0 <feof@plt+0x10d0>  // b.pmore
  402284:	adrp	x11, 404000 <feof@plt+0x2c00>
  402288:	add	x11, x11, #0xfd2
  40228c:	adr	x9, 402210 <feof@plt+0xe10>
  402290:	ldrh	w10, [x11, x8, lsl #1]
  402294:	add	x9, x9, x10, lsl #2
  402298:	br	x9
  40229c:	mov	x0, x20
  4022a0:	bl	401280 <getc@plt>
  4022a4:	cmn	w0, #0x1
  4022a8:	b.eq	402170 <feof@plt+0xd70>  // b.none
  4022ac:	mov	w25, w0
  4022b0:	sxtw	x24, w25
  4022b4:	add	x0, sp, #0x8
  4022b8:	mov	w1, #0x1                   	// #1
  4022bc:	mov	x2, x24
  4022c0:	mov	x3, x20
  4022c4:	bl	401150 <fread@plt>
  4022c8:	cmp	x0, x24
  4022cc:	b.ne	402170 <feof@plt+0xd70>  // b.any
  4022d0:	cmp	w25, #0xa
  4022d4:	b.ne	402210 <feof@plt+0xe10>  // b.any
  4022d8:	adrp	x1, 405000 <_ZdlPvm@@Base+0x128>
  4022dc:	add	x0, sp, #0x8
  4022e0:	add	x1, x1, #0x148
  4022e4:	mov	x2, x24
  4022e8:	bl	4013e0 <bcmp@plt>
  4022ec:	cbnz	w0, 402210 <feof@plt+0xe10>
  4022f0:	mov	x0, x20
  4022f4:	bl	401280 <getc@plt>
  4022f8:	cmn	w0, #0x1
  4022fc:	b.eq	402210 <feof@plt+0xe10>  // b.none
  402300:	cmp	w0, #0xf3
  402304:	b.ne	402668 <feof@plt+0x1268>  // b.any
  402308:	mov	x0, x20
  40230c:	bl	401280 <getc@plt>
  402310:	mov	w24, w0
  402314:	mov	x0, x20
  402318:	bl	401280 <getc@plt>
  40231c:	mov	w25, w0
  402320:	mov	x0, x20
  402324:	bl	401280 <getc@plt>
  402328:	mov	w26, w0
  40232c:	mov	x0, x20
  402330:	bl	401280 <getc@plt>
  402334:	mov	w27, w0
  402338:	mov	x0, x20
  40233c:	bl	4013c0 <ferror@plt>
  402340:	cbnz	w0, 402170 <feof@plt+0xd70>
  402344:	mov	x0, x20
  402348:	bl	401400 <feof@plt>
  40234c:	cbnz	w0, 402170 <feof@plt+0xd70>
  402350:	lsl	w8, w25, #16
  402354:	orr	w8, w8, w24, lsl #24
  402358:	orr	w8, w8, w26, lsl #8
  40235c:	mov	x0, x20
  402360:	orr	w21, w8, w27
  402364:	bl	401280 <getc@plt>
  402368:	cmn	w0, #0x1
  40236c:	b.eq	402210 <feof@plt+0xe10>  // b.none
  402370:	cmp	w0, #0xf3
  402374:	b.ne	402668 <feof@plt+0x1268>  // b.any
  402378:	mov	x0, x20
  40237c:	bl	401280 <getc@plt>
  402380:	mov	w24, w0
  402384:	mov	x0, x20
  402388:	bl	401280 <getc@plt>
  40238c:	mov	w26, w0
  402390:	mov	x0, x20
  402394:	bl	401280 <getc@plt>
  402398:	mov	w25, w0
  40239c:	mov	x0, x20
  4023a0:	bl	401280 <getc@plt>
  4023a4:	mov	w27, w0
  4023a8:	mov	x0, x20
  4023ac:	bl	4013c0 <ferror@plt>
  4023b0:	cbnz	w0, 402170 <feof@plt+0xd70>
  4023b4:	mov	x0, x20
  4023b8:	bl	401400 <feof@plt>
  4023bc:	cbnz	w0, 402170 <feof@plt+0xd70>
  4023c0:	lsl	w8, w26, #16
  4023c4:	orr	w8, w8, w24, lsl #24
  4023c8:	orr	w8, w8, w25, lsl #8
  4023cc:	orr	w22, w8, w27
  4023d0:	mov	w8, #0x1                   	// #1
  4023d4:	mov	w28, #0x1                   	// #1
  4023d8:	str	w8, [sp, #4]
  4023dc:	b	402210 <feof@plt+0xe10>
  4023e0:	mov	w24, #0xfffffffd            	// #-3
  4023e4:	adds	w24, w24, #0x1
  4023e8:	b.cs	402210 <feof@plt+0xe10>  // b.hs, b.nlast
  4023ec:	mov	x0, x20
  4023f0:	bl	401280 <getc@plt>
  4023f4:	cmn	w0, #0x1
  4023f8:	b.ne	4023e4 <feof@plt+0xfe4>  // b.any
  4023fc:	b	402170 <feof@plt+0xd70>
  402400:	mov	w24, #0xfffffffc            	// #-4
  402404:	adds	w24, w24, #0x1
  402408:	b.cs	402210 <feof@plt+0xe10>  // b.hs, b.nlast
  40240c:	mov	x0, x20
  402410:	bl	401280 <getc@plt>
  402414:	cmn	w0, #0x1
  402418:	b.ne	402404 <feof@plt+0x1004>  // b.any
  40241c:	b	402170 <feof@plt+0xd70>
  402420:	mov	x0, x20
  402424:	bl	401280 <getc@plt>
  402428:	mov	x0, x20
  40242c:	bl	401280 <getc@plt>
  402430:	mov	x0, x20
  402434:	bl	401280 <getc@plt>
  402438:	mov	x0, x20
  40243c:	bl	401280 <getc@plt>
  402440:	mov	w24, w0
  402444:	mov	x0, x20
  402448:	bl	4013c0 <ferror@plt>
  40244c:	cbnz	w0, 402170 <feof@plt+0xd70>
  402450:	mov	x0, x20
  402454:	bl	401400 <feof@plt>
  402458:	cbnz	w0, 402170 <feof@plt+0xd70>
  40245c:	cbz	w28, 402470 <feof@plt+0x1070>
  402460:	and	w8, w24, #0xff
  402464:	add	x8, x19, w8, uxtw #2
  402468:	str	w21, [x8]
  40246c:	str	w22, [x8, #1024]
  402470:	mov	w24, #0xffffffeb            	// #-21
  402474:	adds	w24, w24, #0x1
  402478:	b.cs	402660 <feof@plt+0x1260>  // b.hs, b.nlast
  40247c:	mov	x0, x20
  402480:	bl	401280 <getc@plt>
  402484:	cmn	w0, #0x1
  402488:	b.ne	402474 <feof@plt+0x1074>  // b.any
  40248c:	b	402170 <feof@plt+0xd70>
  402490:	mov	x0, x20
  402494:	bl	401280 <getc@plt>
  402498:	cmn	w0, #0x1
  40249c:	b.eq	402170 <feof@plt+0xd70>  // b.none
  4024a0:	cbz	w28, 4024b0 <feof@plt+0x10b0>
  4024a4:	add	x8, x19, w0, sxtw #2
  4024a8:	str	w21, [x8]
  4024ac:	str	w22, [x8, #1024]
  4024b0:	mov	w24, #0xfffffffb            	// #-5
  4024b4:	adds	w24, w24, #0x1
  4024b8:	b.cs	402658 <feof@plt+0x1258>  // b.hs, b.nlast
  4024bc:	mov	x0, x20
  4024c0:	bl	401280 <getc@plt>
  4024c4:	cmn	w0, #0x1
  4024c8:	b.ne	4024b4 <feof@plt+0x10b4>  // b.any
  4024cc:	b	402170 <feof@plt+0xd70>
  4024d0:	add	x0, sp, #0x8
  4024d4:	bl	40395c <feof@plt+0x255c>
  4024d8:	adrp	x2, 416000 <_ZdlPvm@@Base+0x11128>
  4024dc:	adrp	x0, 405000 <_ZdlPvm@@Base+0x128>
  4024e0:	add	x2, x2, #0xd90
  4024e4:	add	x1, sp, #0x8
  4024e8:	add	x0, x0, #0x153
  4024ec:	mov	x3, x2
  4024f0:	bl	403bec <feof@plt+0x27ec>
  4024f4:	b	402210 <feof@plt+0xe10>
  4024f8:	mov	x0, x20
  4024fc:	bl	401280 <getc@plt>
  402500:	mov	w24, w0
  402504:	mov	x0, x20
  402508:	bl	401280 <getc@plt>
  40250c:	mov	w25, w0
  402510:	mov	x0, x20
  402514:	bl	4013c0 <ferror@plt>
  402518:	cbnz	w0, 402170 <feof@plt+0xd70>
  40251c:	mov	x0, x20
  402520:	bl	401400 <feof@plt>
  402524:	cbnz	w0, 402170 <feof@plt+0xd70>
  402528:	orr	w8, w25, w24, lsl #8
  40252c:	add	w24, w8, #0x1
  402530:	sub	w24, w24, #0x1
  402534:	cmp	w24, #0x1
  402538:	b.lt	402210 <feof@plt+0xe10>  // b.tstop
  40253c:	mov	x0, x20
  402540:	bl	401280 <getc@plt>
  402544:	cmn	w0, #0x1
  402548:	b.ne	402530 <feof@plt+0x1130>  // b.any
  40254c:	b	402170 <feof@plt+0xd70>
  402550:	mov	x0, x20
  402554:	bl	401280 <getc@plt>
  402558:	mov	w24, w0
  40255c:	mov	x0, x20
  402560:	bl	401280 <getc@plt>
  402564:	mov	w25, w0
  402568:	mov	x0, x20
  40256c:	bl	401280 <getc@plt>
  402570:	mov	w26, w0
  402574:	mov	x0, x20
  402578:	bl	4013c0 <ferror@plt>
  40257c:	cbnz	w0, 402170 <feof@plt+0xd70>
  402580:	mov	x0, x20
  402584:	bl	401400 <feof@plt>
  402588:	cbnz	w0, 402170 <feof@plt+0xd70>
  40258c:	lsl	w8, w25, #8
  402590:	orr	w8, w8, w24, lsl #16
  402594:	orr	w8, w8, w26
  402598:	add	w24, w8, #0x1
  40259c:	sub	w24, w24, #0x1
  4025a0:	cmp	w24, #0x1
  4025a4:	b.lt	402210 <feof@plt+0xe10>  // b.tstop
  4025a8:	mov	x0, x20
  4025ac:	bl	401280 <getc@plt>
  4025b0:	cmn	w0, #0x1
  4025b4:	b.ne	40259c <feof@plt+0x119c>  // b.any
  4025b8:	b	402170 <feof@plt+0xd70>
  4025bc:	mov	x0, x20
  4025c0:	bl	401280 <getc@plt>
  4025c4:	mov	w24, w0
  4025c8:	mov	x0, x20
  4025cc:	bl	401280 <getc@plt>
  4025d0:	mov	w25, w0
  4025d4:	mov	x0, x20
  4025d8:	bl	401280 <getc@plt>
  4025dc:	mov	w26, w0
  4025e0:	mov	x0, x20
  4025e4:	bl	401280 <getc@plt>
  4025e8:	mov	w27, w0
  4025ec:	mov	x0, x20
  4025f0:	bl	4013c0 <ferror@plt>
  4025f4:	cbnz	w0, 402170 <feof@plt+0xd70>
  4025f8:	mov	x0, x20
  4025fc:	bl	401400 <feof@plt>
  402600:	cbnz	w0, 402170 <feof@plt+0xd70>
  402604:	lsl	w8, w25, #16
  402608:	orr	w8, w8, w24, lsl #24
  40260c:	orr	w8, w8, w26, lsl #8
  402610:	orr	w8, w8, w27
  402614:	add	w24, w8, #0x1
  402618:	sub	w24, w24, #0x1
  40261c:	cmp	w24, #0x1
  402620:	b.lt	402210 <feof@plt+0xe10>  // b.tstop
  402624:	mov	x0, x20
  402628:	bl	401280 <getc@plt>
  40262c:	cmn	w0, #0x1
  402630:	b.ne	402618 <feof@plt+0x1218>  // b.any
  402634:	b	402170 <feof@plt+0xd70>
  402638:	mov	w24, #0xfffffffb            	// #-5
  40263c:	adds	w24, w24, #0x1
  402640:	b.cs	402210 <feof@plt+0xe10>  // b.hs, b.nlast
  402644:	mov	x0, x20
  402648:	bl	401280 <getc@plt>
  40264c:	cmn	w0, #0x1
  402650:	b.ne	40263c <feof@plt+0x123c>  // b.any
  402654:	b	402170 <feof@plt+0xd70>
  402658:	mov	w28, wzr
  40265c:	b	402210 <feof@plt+0xe10>
  402660:	mov	w28, wzr
  402664:	b	402210 <feof@plt+0xe10>
  402668:	mov	x1, x20
  40266c:	bl	401170 <ungetc@plt>
  402670:	b	402210 <feof@plt+0xe10>
  402674:	ldr	w8, [sp, #4]
  402678:	cbz	w8, 402684 <feof@plt+0x1284>
  40267c:	mov	w0, #0x1                   	// #1
  402680:	b	4021d8 <feof@plt+0xdd8>
  402684:	adrp	x1, 416000 <_ZdlPvm@@Base+0x11128>
  402688:	adrp	x0, 405000 <_ZdlPvm@@Base+0x128>
  40268c:	add	x1, x1, #0xd90
  402690:	add	x0, x0, #0x16c
  402694:	mov	x2, x1
  402698:	mov	x3, x1
  40269c:	bl	403bb8 <feof@plt+0x27b8>
  4026a0:	mov	w0, #0x1                   	// #1
  4026a4:	b	4021d8 <feof@plt+0xdd8>
  4026a8:	stp	x29, x30, [sp, #-32]!
  4026ac:	stp	x20, x19, [sp, #16]
  4026b0:	mov	x19, x1
  4026b4:	add	w20, w0, #0x1
  4026b8:	mov	x29, sp
  4026bc:	sub	w20, w20, #0x1
  4026c0:	cmp	w20, #0x1
  4026c4:	b.lt	4026e8 <feof@plt+0x12e8>  // b.tstop
  4026c8:	mov	x0, x19
  4026cc:	bl	401280 <getc@plt>
  4026d0:	cmn	w0, #0x1
  4026d4:	b.ne	4026bc <feof@plt+0x12bc>  // b.any
  4026d8:	mov	w0, wzr
  4026dc:	ldp	x20, x19, [sp, #16]
  4026e0:	ldp	x29, x30, [sp], #32
  4026e4:	ret
  4026e8:	mov	w0, #0x1                   	// #1
  4026ec:	ldp	x20, x19, [sp, #16]
  4026f0:	ldp	x29, x30, [sp], #32
  4026f4:	ret
  4026f8:	stp	x29, x30, [sp, #-32]!
  4026fc:	stp	x20, x19, [sp, #16]
  402700:	mov	x20, x0
  402704:	mov	x0, x1
  402708:	mov	x29, sp
  40270c:	mov	x19, x1
  402710:	bl	401280 <getc@plt>
  402714:	lsl	w8, w0, #8
  402718:	sub	w9, w8, #0x10, lsl #12
  40271c:	cmp	w0, #0x7f
  402720:	csel	w8, w9, w8, gt
  402724:	mov	x0, x19
  402728:	str	w8, [x20]
  40272c:	bl	401280 <getc@plt>
  402730:	ldr	w8, [x20]
  402734:	orr	w8, w8, w0
  402738:	lsl	w8, w8, #8
  40273c:	mov	x0, x19
  402740:	str	w8, [x20]
  402744:	bl	401280 <getc@plt>
  402748:	ldr	w8, [x20]
  40274c:	orr	w8, w8, w0
  402750:	lsl	w8, w8, #8
  402754:	mov	x0, x19
  402758:	str	w8, [x20]
  40275c:	bl	401280 <getc@plt>
  402760:	ldr	w8, [x20]
  402764:	orr	w8, w8, w0
  402768:	mov	x0, x19
  40276c:	str	w8, [x20]
  402770:	bl	4013c0 <ferror@plt>
  402774:	cbz	w0, 402788 <feof@plt+0x1388>
  402778:	mov	w0, wzr
  40277c:	ldp	x20, x19, [sp, #16]
  402780:	ldp	x29, x30, [sp], #32
  402784:	ret
  402788:	mov	x0, x19
  40278c:	bl	401400 <feof@plt>
  402790:	cmp	w0, #0x0
  402794:	cset	w0, eq  // eq = none
  402798:	ldp	x20, x19, [sp, #16]
  40279c:	ldp	x29, x30, [sp], #32
  4027a0:	ret
  4027a4:	stp	x29, x30, [sp, #-32]!
  4027a8:	stp	x20, x19, [sp, #16]
  4027ac:	mov	x20, x0
  4027b0:	mov	x0, x1
  4027b4:	mov	x29, sp
  4027b8:	mov	x19, x1
  4027bc:	bl	401280 <getc@plt>
  4027c0:	lsl	w8, w0, #8
  4027c4:	mov	x0, x19
  4027c8:	str	w8, [x20]
  4027cc:	bl	401280 <getc@plt>
  4027d0:	ldr	w8, [x20]
  4027d4:	orr	w8, w8, w0
  4027d8:	mov	x0, x19
  4027dc:	str	w8, [x20]
  4027e0:	bl	4013c0 <ferror@plt>
  4027e4:	cbz	w0, 4027f8 <feof@plt+0x13f8>
  4027e8:	mov	w0, wzr
  4027ec:	ldp	x20, x19, [sp, #16]
  4027f0:	ldp	x29, x30, [sp], #32
  4027f4:	ret
  4027f8:	mov	x0, x19
  4027fc:	bl	401400 <feof@plt>
  402800:	cmp	w0, #0x0
  402804:	cset	w0, eq  // eq = none
  402808:	ldp	x20, x19, [sp, #16]
  40280c:	ldp	x29, x30, [sp], #32
  402810:	ret
  402814:	stp	x29, x30, [sp, #-32]!
  402818:	stp	x20, x19, [sp, #16]
  40281c:	mov	x20, x0
  402820:	mov	x0, x1
  402824:	mov	x29, sp
  402828:	mov	x19, x1
  40282c:	bl	401280 <getc@plt>
  402830:	lsl	w8, w0, #8
  402834:	mov	x0, x19
  402838:	str	w8, [x20]
  40283c:	bl	401280 <getc@plt>
  402840:	ldr	w8, [x20]
  402844:	orr	w8, w8, w0
  402848:	lsl	w8, w8, #8
  40284c:	mov	x0, x19
  402850:	str	w8, [x20]
  402854:	bl	401280 <getc@plt>
  402858:	ldr	w8, [x20]
  40285c:	orr	w8, w8, w0
  402860:	mov	x0, x19
  402864:	str	w8, [x20]
  402868:	bl	4013c0 <ferror@plt>
  40286c:	cbz	w0, 402880 <feof@plt+0x1480>
  402870:	mov	w0, wzr
  402874:	ldp	x20, x19, [sp, #16]
  402878:	ldp	x29, x30, [sp], #32
  40287c:	ret
  402880:	mov	x0, x19
  402884:	bl	401400 <feof@plt>
  402888:	cmp	w0, #0x0
  40288c:	cset	w0, eq  // eq = none
  402890:	ldp	x20, x19, [sp, #16]
  402894:	ldp	x29, x30, [sp], #32
  402898:	ret
  40289c:	stp	x29, x30, [sp, #-32]!
  4028a0:	stp	x20, x19, [sp, #16]
  4028a4:	mov	x29, sp
  4028a8:	mov	x20, x0
  4028ac:	mov	x0, x1
  4028b0:	mov	x19, x2
  4028b4:	bl	404ee4 <_ZdlPvm@@Base+0xc>
  4028b8:	stp	x0, x19, [x20]
  4028bc:	ldp	x20, x19, [sp, #16]
  4028c0:	ldp	x29, x30, [sp], #32
  4028c4:	ret
  4028c8:	stp	x29, x30, [sp, #-96]!
  4028cc:	stp	x28, x27, [sp, #16]
  4028d0:	stp	x26, x25, [sp, #32]
  4028d4:	stp	x24, x23, [sp, #48]
  4028d8:	stp	x22, x21, [sp, #64]
  4028dc:	stp	x20, x19, [sp, #80]
  4028e0:	mov	x29, sp
  4028e4:	sub	sp, sp, #0x230
  4028e8:	mov	x21, x1
  4028ec:	mov	x20, x0
  4028f0:	bl	401310 <__errno_location@plt>
  4028f4:	adrp	x1, 405000 <_ZdlPvm@@Base+0x128>
  4028f8:	mov	x22, x0
  4028fc:	str	wzr, [x0]
  402900:	add	x1, x1, #0x225
  402904:	mov	x0, x20
  402908:	bl	401320 <fopen@plt>
  40290c:	cbz	x0, 402a20 <feof@plt+0x1620>
  402910:	mov	x19, x0
  402914:	mov	w2, #0x800                 	// #2048
  402918:	mov	x0, x21
  40291c:	mov	w1, wzr
  402920:	bl	4011f0 <memset@plt>
  402924:	add	x0, sp, #0x18
  402928:	mov	w1, #0x200                 	// #512
  40292c:	mov	x2, x19
  402930:	add	x23, sp, #0x18
  402934:	bl	4012b0 <fgets_unlocked@plt>
  402938:	cbz	x0, 402a10 <feof@plt+0x1610>
  40293c:	sub	x27, x23, #0x1
  402940:	adrp	x28, 416000 <_ZdlPvm@@Base+0x11128>
  402944:	adrp	x23, 405000 <_ZdlPvm@@Base+0x128>
  402948:	mov	w22, wzr
  40294c:	add	x28, x28, #0x78c
  402950:	add	x23, x23, #0x1ab
  402954:	b	40296c <feof@plt+0x156c>
  402958:	add	x0, sp, #0x18
  40295c:	mov	w1, #0x200                 	// #512
  402960:	mov	x2, x19
  402964:	bl	4012b0 <fgets_unlocked@plt>
  402968:	cbz	x0, 402a10 <feof@plt+0x1610>
  40296c:	mov	x0, x27
  402970:	ldrb	w8, [x0, #1]!
  402974:	ldrb	w9, [x28, x8]
  402978:	cbnz	w9, 402970 <feof@plt+0x1570>
  40297c:	add	w22, w22, #0x1
  402980:	cbz	w8, 402958 <feof@plt+0x1558>
  402984:	cmp	w8, #0x23
  402988:	b.eq	402958 <feof@plt+0x1558>  // b.none
  40298c:	mov	x1, x23
  402990:	bl	401250 <strtok@plt>
  402994:	cbz	x0, 402958 <feof@plt+0x1558>
  402998:	adrp	x1, 405000 <_ZdlPvm@@Base+0x128>
  40299c:	add	x2, sp, #0x14
  4029a0:	add	x1, x1, #0x2e1
  4029a4:	bl	4012d0 <__isoc99_sscanf@plt>
  4029a8:	cmp	w0, #0x1
  4029ac:	b.ne	402a60 <feof@plt+0x1660>  // b.any
  4029b0:	ldr	w8, [sp, #20]
  4029b4:	cmp	w8, #0x100
  4029b8:	b.cs	402a84 <feof@plt+0x1684>  // b.hs, b.nlast
  4029bc:	mov	x0, xzr
  4029c0:	mov	x1, x23
  4029c4:	bl	401250 <strtok@plt>
  4029c8:	mov	x25, x0
  4029cc:	cbz	x0, 402aa8 <feof@plt+0x16a8>
  4029d0:	mov	w0, #0x10                  	// #16
  4029d4:	bl	404e28 <_Znwm@@Base>
  4029d8:	ldrsw	x8, [sp, #20]
  4029dc:	mov	x26, x0
  4029e0:	ldr	x24, [x21, x8, lsl #3]
  4029e4:	mov	x0, x25
  4029e8:	bl	404ee4 <_ZdlPvm@@Base+0xc>
  4029ec:	ldrsw	x8, [sp, #20]
  4029f0:	stp	x0, x24, [x26]
  4029f4:	mov	x0, xzr
  4029f8:	mov	x1, x23
  4029fc:	str	x26, [x21, x8, lsl #3]
  402a00:	bl	401250 <strtok@plt>
  402a04:	mov	x25, x0
  402a08:	cbnz	x0, 4029d0 <feof@plt+0x15d0>
  402a0c:	b	402958 <feof@plt+0x1558>
  402a10:	mov	x0, x19
  402a14:	bl	4011b0 <fclose@plt>
  402a18:	mov	w0, #0x1                   	// #1
  402a1c:	b	402ae8 <feof@plt+0x16e8>
  402a20:	add	x0, sp, #0x18
  402a24:	mov	x1, x20
  402a28:	bl	403934 <feof@plt+0x2534>
  402a2c:	ldr	w0, [x22]
  402a30:	bl	401230 <strerror@plt>
  402a34:	mov	x1, x0
  402a38:	sub	x0, x29, #0x18
  402a3c:	bl	403934 <feof@plt+0x2534>
  402a40:	adrp	x0, 405000 <_ZdlPvm@@Base+0x128>
  402a44:	adrp	x3, 416000 <_ZdlPvm@@Base+0x11128>
  402a48:	add	x0, x0, #0x68
  402a4c:	add	x3, x3, #0xd90
  402a50:	add	x1, sp, #0x18
  402a54:	sub	x2, x29, #0x18
  402a58:	bl	403b84 <feof@plt+0x2784>
  402a5c:	b	402ae4 <feof@plt+0x16e4>
  402a60:	sub	x0, x29, #0x18
  402a64:	mov	x1, x20
  402a68:	bl	403934 <feof@plt+0x2534>
  402a6c:	mov	x0, sp
  402a70:	mov	w1, w22
  402a74:	bl	40395c <feof@plt+0x255c>
  402a78:	adrp	x0, 405000 <_ZdlPvm@@Base+0x128>
  402a7c:	add	x0, x0, #0x1af
  402a80:	b	402ac8 <feof@plt+0x16c8>
  402a84:	sub	x0, x29, #0x18
  402a88:	mov	x1, x20
  402a8c:	bl	403934 <feof@plt+0x2534>
  402a90:	mov	x0, sp
  402a94:	mov	w1, w22
  402a98:	bl	40395c <feof@plt+0x255c>
  402a9c:	adrp	x0, 405000 <_ZdlPvm@@Base+0x128>
  402aa0:	add	x0, x0, #0x1c3
  402aa4:	b	402ac8 <feof@plt+0x16c8>
  402aa8:	sub	x0, x29, #0x18
  402aac:	mov	x1, x20
  402ab0:	bl	403934 <feof@plt+0x2534>
  402ab4:	mov	x0, sp
  402ab8:	mov	w1, w22
  402abc:	bl	40395c <feof@plt+0x255c>
  402ac0:	adrp	x0, 405000 <_ZdlPvm@@Base+0x128>
  402ac4:	add	x0, x0, #0x1dc
  402ac8:	adrp	x3, 416000 <_ZdlPvm@@Base+0x11128>
  402acc:	add	x3, x3, #0xd90
  402ad0:	sub	x1, x29, #0x18
  402ad4:	mov	x2, sp
  402ad8:	bl	403b84 <feof@plt+0x2784>
  402adc:	mov	x0, x19
  402ae0:	bl	4011b0 <fclose@plt>
  402ae4:	mov	w0, wzr
  402ae8:	add	sp, sp, #0x230
  402aec:	ldp	x20, x19, [sp, #80]
  402af0:	ldp	x22, x21, [sp, #64]
  402af4:	ldp	x24, x23, [sp, #48]
  402af8:	ldp	x26, x25, [sp, #32]
  402afc:	ldp	x28, x27, [sp, #16]
  402b00:	ldp	x29, x30, [sp], #96
  402b04:	ret
  402b08:	mov	x19, x0
  402b0c:	mov	x0, x26
  402b10:	bl	404ecc <_ZdlPv@@Base>
  402b14:	mov	x0, x19
  402b18:	bl	4013b0 <_Unwind_Resume@plt>
  402b1c:	stp	x29, x30, [sp, #-96]!
  402b20:	stp	x28, x27, [sp, #16]
  402b24:	stp	x26, x25, [sp, #32]
  402b28:	stp	x24, x23, [sp, #48]
  402b2c:	stp	x22, x21, [sp, #64]
  402b30:	stp	x20, x19, [sp, #80]
  402b34:	mov	x29, sp
  402b38:	sub	sp, sp, #0x1, lsl #12
  402b3c:	sub	sp, sp, #0xd0
  402b40:	ldr	x8, [x1]
  402b44:	adrp	x9, 416000 <_ZdlPvm@@Base+0x11128>
  402b48:	mov	w10, #0xffffffff            	// #-1
  402b4c:	adrp	x22, 405000 <_ZdlPvm@@Base+0x128>
  402b50:	adrp	x23, 405000 <_ZdlPvm@@Base+0x128>
  402b54:	adrp	x28, 404000 <feof@plt+0x2c00>
  402b58:	adrp	x25, 416000 <_ZdlPvm@@Base+0x11128>
  402b5c:	mov	x19, x1
  402b60:	mov	w21, w0
  402b64:	mov	x20, xzr
  402b68:	mov	w26, wzr
  402b6c:	add	x27, sp, #0x858
  402b70:	str	w10, [sp]
  402b74:	add	x22, x22, #0x20f
  402b78:	add	x23, x23, #0x0
  402b7c:	add	x28, x28, #0xfde
  402b80:	adrp	x24, 416000 <_ZdlPvm@@Base+0x11128>
  402b84:	str	x8, [x9, #3608]
  402b88:	add	x25, x25, #0xd90
  402b8c:	b	402b94 <feof@plt+0x1794>
  402b90:	mov	w26, #0x1                   	// #1
  402b94:	mov	w0, w21
  402b98:	mov	x1, x19
  402b9c:	mov	x2, x22
  402ba0:	mov	x3, x23
  402ba4:	mov	x4, xzr
  402ba8:	bl	404d18 <feof@plt+0x3918>
  402bac:	cmp	w0, #0x66
  402bb0:	b.le	402bd8 <feof@plt+0x17d8>
  402bb4:	sub	w8, w0, #0x67
  402bb8:	cmp	w8, #0xf
  402bbc:	b.hi	402c48 <feof@plt+0x1848>  // b.pmore
  402bc0:	adr	x9, 402b90 <feof@plt+0x1790>
  402bc4:	ldrh	w10, [x28, x8, lsl #1]
  402bc8:	add	x9, x9, x10, lsl #2
  402bcc:	br	x9
  402bd0:	ldr	x20, [x24, #3616]
  402bd4:	b	402b94 <feof@plt+0x1794>
  402bd8:	cmn	w0, #0x1
  402bdc:	b.eq	402c64 <feof@plt+0x1864>  // b.none
  402be0:	cmp	w0, #0x3f
  402be4:	b.ne	402b94 <feof@plt+0x1794>  // b.any
  402be8:	b	403494 <feof@plt+0x2094>
  402bec:	ldr	x0, [x24, #3616]
  402bf0:	add	x1, sp, #0x8c8
  402bf4:	mov	w2, wzr
  402bf8:	bl	4011c0 <strtol@plt>
  402bfc:	ldr	x8, [sp, #2248]
  402c00:	cbnz	x0, 402c2c <feof@plt+0x182c>
  402c04:	ldr	x9, [x24, #3616]
  402c08:	cmp	x8, x9
  402c0c:	b.ne	402c2c <feof@plt+0x182c>  // b.any
  402c10:	adrp	x0, 405000 <_ZdlPvm@@Base+0x128>
  402c14:	add	x0, x0, #0x216
  402c18:	mov	x1, x25
  402c1c:	mov	x2, x25
  402c20:	mov	x3, x25
  402c24:	bl	403b84 <feof@plt+0x2784>
  402c28:	b	402b94 <feof@plt+0x1794>
  402c2c:	cmp	x0, #0xff
  402c30:	b.hi	402c10 <feof@plt+0x1810>  // b.pmore
  402c34:	ldrb	w8, [x8]
  402c38:	cbnz	w8, 402c10 <feof@plt+0x1810>
  402c3c:	mov	w8, w0
  402c40:	str	w0, [sp]
  402c44:	b	402b94 <feof@plt+0x1794>
  402c48:	cmp	w0, #0x100
  402c4c:	b.ne	402b94 <feof@plt+0x1794>  // b.any
  402c50:	adrp	x8, 416000 <_ZdlPvm@@Base+0x11128>
  402c54:	ldr	x0, [x8, #632]
  402c58:	bl	4034ec <feof@plt+0x20ec>
  402c5c:	mov	w0, wzr
  402c60:	bl	401390 <exit@plt>
  402c64:	adrp	x22, 416000 <_ZdlPvm@@Base+0x11128>
  402c68:	ldr	w23, [x22, #592]
  402c6c:	sub	w8, w21, w23
  402c70:	cmp	w8, #0x3
  402c74:	b.ne	403494 <feof@plt+0x2094>  // b.any
  402c78:	add	x0, sp, #0x8c8
  402c7c:	mov	w2, #0x800                 	// #2048
  402c80:	mov	w1, wzr
  402c84:	bl	4011f0 <memset@plt>
  402c88:	cbz	x20, 402ca0 <feof@plt+0x18a0>
  402c8c:	add	x0, sp, #0x8c8
  402c90:	mov	x1, x20
  402c94:	bl	4020d8 <feof@plt+0xcd8>
  402c98:	cbz	w0, 402dac <feof@plt+0x19ac>
  402c9c:	ldr	w23, [x22, #592]
  402ca0:	add	x8, x19, w23, sxtw #3
  402ca4:	ldp	x1, x21, [x8]
  402ca8:	ldr	x20, [x8, #16]
  402cac:	movi	v0.2d, #0x0
  402cb0:	stp	q0, q0, [x27, #80]
  402cb4:	stp	q0, q0, [x27, #48]
  402cb8:	add	x0, sp, #0x858
  402cbc:	bl	4019b8 <feof@plt+0x5b8>
  402cc0:	cbz	w0, 402df0 <feof@plt+0x19f0>
  402cc4:	add	x1, sp, #0x58
  402cc8:	mov	x0, x21
  402ccc:	bl	4028c8 <feof@plt+0x14c8>
  402cd0:	cbz	w0, 402df0 <feof@plt+0x19f0>
  402cd4:	bl	401310 <__errno_location@plt>
  402cd8:	str	wzr, [x0]
  402cdc:	adrp	x23, 416000 <_ZdlPvm@@Base+0x11128>
  402ce0:	ldr	x2, [x23, #632]
  402ce4:	mov	x21, x0
  402ce8:	adrp	x1, 405000 <_ZdlPvm@@Base+0x128>
  402cec:	add	x1, x1, #0x248
  402cf0:	mov	x0, x20
  402cf4:	bl	401220 <freopen@plt>
  402cf8:	cbz	x0, 402db4 <feof@plt+0x19b4>
  402cfc:	adrp	x0, 405000 <_ZdlPvm@@Base+0x128>
  402d00:	add	x0, x0, #0x280
  402d04:	mov	x1, x20
  402d08:	bl	4013f0 <printf@plt>
  402d0c:	cbz	w26, 402d28 <feof@plt+0x1928>
  402d10:	ldr	x3, [x23, #632]
  402d14:	adrp	x0, 405000 <_ZdlPvm@@Base+0x128>
  402d18:	add	x0, x0, #0x26a
  402d1c:	mov	w1, #0x8                   	// #8
  402d20:	mov	w2, #0x1                   	// #1
  402d24:	bl	4013a0 <fwrite@plt>
  402d28:	ldrsw	x8, [x22, #592]
  402d2c:	ldr	x0, [x19, x8, lsl #3]
  402d30:	bl	404ee4 <_ZdlPvm@@Base+0xc>
  402d34:	mov	x19, x0
  402d38:	bl	401180 <strlen@plt>
  402d3c:	mov	x20, x0
  402d40:	cmp	w20, #0x5
  402d44:	b.lt	402d74 <feof@plt+0x1974>  // b.tstop
  402d48:	add	x8, x19, w20, sxtw
  402d4c:	adrp	x1, 405000 <_ZdlPvm@@Base+0x128>
  402d50:	sub	x0, x8, #0x4
  402d54:	add	x1, x1, #0x273
  402d58:	bl	401330 <strcmp@plt>
  402d5c:	cbnz	w0, 402d74 <feof@plt+0x1974>
  402d60:	lsl	x8, x20, #32
  402d64:	mov	x9, #0xfffffffc00000000    	// #-17179869184
  402d68:	add	x8, x8, x9
  402d6c:	asr	x8, x8, #32
  402d70:	strb	wzr, [x19, x8]
  402d74:	mov	w1, #0x2f                  	// #47
  402d78:	mov	x0, x19
  402d7c:	bl	4012f0 <strrchr@plt>
  402d80:	cmp	x0, #0x0
  402d84:	csinc	x1, x19, x0, eq  // eq = none
  402d88:	adrp	x0, 405000 <_ZdlPvm@@Base+0x128>
  402d8c:	add	x0, x0, #0x278
  402d90:	bl	4013f0 <printf@plt>
  402d94:	ldr	w19, [sp, #2168]
  402d98:	cmp	w19, #0x2
  402d9c:	b.ge	402df8 <feof@plt+0x19f8>  // b.tcont
  402da0:	cmp	w19, #0x1
  402da4:	b.eq	402e14 <feof@plt+0x1a14>  // b.none
  402da8:	b	402e68 <feof@plt+0x1a68>
  402dac:	mov	w19, #0x1                   	// #1
  402db0:	b	40346c <feof@plt+0x206c>
  402db4:	add	x0, sp, #0x10
  402db8:	mov	x1, x20
  402dbc:	bl	403934 <feof@plt+0x2534>
  402dc0:	ldr	w0, [x21]
  402dc4:	bl	401230 <strerror@plt>
  402dc8:	mov	x1, x0
  402dcc:	add	x0, sp, #0x48
  402dd0:	bl	403934 <feof@plt+0x2534>
  402dd4:	adrp	x0, 405000 <_ZdlPvm@@Base+0x128>
  402dd8:	adrp	x3, 416000 <_ZdlPvm@@Base+0x11128>
  402ddc:	add	x0, x0, #0x24a
  402de0:	add	x3, x3, #0xd90
  402de4:	add	x1, sp, #0x10
  402de8:	add	x2, sp, #0x48
  402dec:	bl	403b84 <feof@plt+0x2784>
  402df0:	mov	w19, #0x1                   	// #1
  402df4:	b	403464 <feof@plt+0x2064>
  402df8:	ldr	x8, [sp, #2240]
  402dfc:	ldr	w1, [x8, #4]
  402e00:	cmp	w1, #0x1
  402e04:	b.lt	402e14 <feof@plt+0x1a14>  // b.tstop
  402e08:	adrp	x0, 405000 <_ZdlPvm@@Base+0x128>
  402e0c:	add	x0, x0, #0x289
  402e10:	bl	4013f0 <printf@plt>
  402e14:	ldr	x8, [sp, #2240]
  402e18:	ldr	w8, [x8]
  402e1c:	cbz	w8, 402e60 <feof@plt+0x1a60>
  402e20:	mov	x9, #0x3eb0000000000000    	// #4517110426252607488
  402e24:	scvtf	d0, w8
  402e28:	fmov	d1, x9
  402e2c:	fmul	d0, d0, d1
  402e30:	fmov	d1, #1.000000000000000000e+00
  402e34:	bl	401260 <atan2@plt>
  402e38:	adrp	x8, 405000 <_ZdlPvm@@Base+0x128>
  402e3c:	ldr	d1, [x8, #96]
  402e40:	mov	x8, #0x800000000000        	// #140737488355328
  402e44:	movk	x8, #0x4066, lsl #48
  402e48:	fmov	d2, x8
  402e4c:	fmul	d0, d0, d2
  402e50:	adrp	x0, 405000 <_ZdlPvm@@Base+0x128>
  402e54:	fdiv	d0, d0, d1
  402e58:	add	x0, x0, #0x298
  402e5c:	bl	4013f0 <printf@plt>
  402e60:	cmp	w19, #0x5
  402e64:	b.ge	402e70 <feof@plt+0x1a70>  // b.tcont
  402e68:	str	wzr, [sp, #4]
  402e6c:	b	402e7c <feof@plt+0x1a7c>
  402e70:	ldr	x8, [sp, #2240]
  402e74:	ldr	w8, [x8, #16]
  402e78:	str	w8, [sp, #4]
  402e7c:	adrp	x8, 416000 <_ZdlPvm@@Base+0x11128>
  402e80:	add	x8, x8, #0x180
  402e84:	ldr	x9, [x8]
  402e88:	ldr	x20, [x8, #16]
  402e8c:	ldr	x21, [x8, #32]
  402e90:	ldr	x22, [x8, #48]
  402e94:	ldr	x23, [x8, #64]
  402e98:	ldr	x24, [x8, #80]
  402e9c:	ldr	x25, [x8, #96]
  402ea0:	ldr	x26, [x8, #112]
  402ea4:	mov	x27, xzr
  402ea8:	str	x9, [sp, #8]
  402eac:	b	402ebc <feof@plt+0x1abc>
  402eb0:	add	x27, x27, #0x1
  402eb4:	cmp	x27, #0x100
  402eb8:	b.eq	403024 <feof@plt+0x1c24>  // b.none
  402ebc:	add	x8, sp, #0x58
  402ec0:	ldr	x19, [x8, x27, lsl #3]
  402ec4:	cbz	x19, 402eb0 <feof@plt+0x1ab0>
  402ec8:	mov	x28, x19
  402ecc:	b	402ed8 <feof@plt+0x1ad8>
  402ed0:	ldr	x28, [x28, #8]
  402ed4:	cbz	x28, 402ef4 <feof@plt+0x1af4>
  402ed8:	ldr	x1, [x28]
  402edc:	ldr	x0, [sp, #8]
  402ee0:	bl	401330 <strcmp@plt>
  402ee4:	cbnz	w0, 402ed0 <feof@plt+0x1ad0>
  402ee8:	adrp	x8, 416000 <_ZdlPvm@@Base+0x11128>
  402eec:	str	w27, [x8, #392]
  402ef0:	b	402ed0 <feof@plt+0x1ad0>
  402ef4:	mov	x28, x19
  402ef8:	b	402f04 <feof@plt+0x1b04>
  402efc:	ldr	x28, [x28, #8]
  402f00:	cbz	x28, 402f20 <feof@plt+0x1b20>
  402f04:	ldr	x1, [x28]
  402f08:	mov	x0, x20
  402f0c:	bl	401330 <strcmp@plt>
  402f10:	cbnz	w0, 402efc <feof@plt+0x1afc>
  402f14:	adrp	x8, 416000 <_ZdlPvm@@Base+0x11128>
  402f18:	str	w27, [x8, #408]
  402f1c:	b	402efc <feof@plt+0x1afc>
  402f20:	mov	x28, x19
  402f24:	b	402f30 <feof@plt+0x1b30>
  402f28:	ldr	x28, [x28, #8]
  402f2c:	cbz	x28, 402f4c <feof@plt+0x1b4c>
  402f30:	ldr	x1, [x28]
  402f34:	mov	x0, x21
  402f38:	bl	401330 <strcmp@plt>
  402f3c:	cbnz	w0, 402f28 <feof@plt+0x1b28>
  402f40:	adrp	x8, 416000 <_ZdlPvm@@Base+0x11128>
  402f44:	str	w27, [x8, #424]
  402f48:	b	402f28 <feof@plt+0x1b28>
  402f4c:	mov	x28, x19
  402f50:	b	402f5c <feof@plt+0x1b5c>
  402f54:	ldr	x28, [x28, #8]
  402f58:	cbz	x28, 402f78 <feof@plt+0x1b78>
  402f5c:	ldr	x1, [x28]
  402f60:	mov	x0, x22
  402f64:	bl	401330 <strcmp@plt>
  402f68:	cbnz	w0, 402f54 <feof@plt+0x1b54>
  402f6c:	adrp	x8, 416000 <_ZdlPvm@@Base+0x11128>
  402f70:	str	w27, [x8, #440]
  402f74:	b	402f54 <feof@plt+0x1b54>
  402f78:	mov	x28, x19
  402f7c:	b	402f88 <feof@plt+0x1b88>
  402f80:	ldr	x28, [x28, #8]
  402f84:	cbz	x28, 402fa4 <feof@plt+0x1ba4>
  402f88:	ldr	x1, [x28]
  402f8c:	mov	x0, x23
  402f90:	bl	401330 <strcmp@plt>
  402f94:	cbnz	w0, 402f80 <feof@plt+0x1b80>
  402f98:	adrp	x8, 416000 <_ZdlPvm@@Base+0x11128>
  402f9c:	str	w27, [x8, #456]
  402fa0:	b	402f80 <feof@plt+0x1b80>
  402fa4:	mov	x28, x19
  402fa8:	b	402fb4 <feof@plt+0x1bb4>
  402fac:	ldr	x28, [x28, #8]
  402fb0:	cbz	x28, 402fd0 <feof@plt+0x1bd0>
  402fb4:	ldr	x1, [x28]
  402fb8:	mov	x0, x24
  402fbc:	bl	401330 <strcmp@plt>
  402fc0:	cbnz	w0, 402fac <feof@plt+0x1bac>
  402fc4:	adrp	x8, 416000 <_ZdlPvm@@Base+0x11128>
  402fc8:	str	w27, [x8, #472]
  402fcc:	b	402fac <feof@plt+0x1bac>
  402fd0:	mov	x28, x19
  402fd4:	b	402fe0 <feof@plt+0x1be0>
  402fd8:	ldr	x28, [x28, #8]
  402fdc:	cbz	x28, 402ffc <feof@plt+0x1bfc>
  402fe0:	ldr	x1, [x28]
  402fe4:	mov	x0, x25
  402fe8:	bl	401330 <strcmp@plt>
  402fec:	cbnz	w0, 402fd8 <feof@plt+0x1bd8>
  402ff0:	adrp	x8, 416000 <_ZdlPvm@@Base+0x11128>
  402ff4:	str	w27, [x8, #488]
  402ff8:	b	402fd8 <feof@plt+0x1bd8>
  402ffc:	adrp	x28, 416000 <_ZdlPvm@@Base+0x11128>
  403000:	b	40300c <feof@plt+0x1c0c>
  403004:	ldr	x19, [x19, #8]
  403008:	cbz	x19, 402eb0 <feof@plt+0x1ab0>
  40300c:	ldr	x1, [x19]
  403010:	mov	x0, x26
  403014:	bl	401330 <strcmp@plt>
  403018:	cbnz	w0, 403004 <feof@plt+0x1c04>
  40301c:	str	w27, [x28, #504]
  403020:	b	403004 <feof@plt+0x1c04>
  403024:	ldr	w21, [sp, #2136]
  403028:	ldr	w23, [sp, #2140]
  40302c:	ldr	x24, [sp, #2184]
  403030:	ldr	x26, [sp, #2224]
  403034:	adrp	x27, 416000 <_ZdlPvm@@Base+0x11128>
  403038:	adrp	x19, 405000 <_ZdlPvm@@Base+0x128>
  40303c:	adrp	x20, 405000 <_ZdlPvm@@Base+0x128>
  403040:	adrp	x15, 416000 <_ZdlPvm@@Base+0x11128>
  403044:	mov	x22, xzr
  403048:	mov	w25, wzr
  40304c:	add	x27, x27, #0x200
  403050:	mov	w28, #0x6                   	// #6
  403054:	add	x19, x19, #0x2a2
  403058:	add	x20, x20, #0x2ac
  40305c:	add	x15, x15, #0x180
  403060:	b	403088 <feof@plt+0x1c88>
  403064:	add	x8, x27, x22, lsl #4
  403068:	ldr	x1, [x8, #8]
  40306c:	mov	x0, x20
  403070:	bl	4013f0 <printf@plt>
  403074:	adrp	x15, 416000 <_ZdlPvm@@Base+0x11128>
  403078:	add	x15, x15, #0x180
  40307c:	add	x22, x22, #0x1
  403080:	cmp	x22, #0x5
  403084:	b.eq	4031a4 <feof@plt+0x1da4>  // b.none
  403088:	add	x8, x27, x22, lsl #4
  40308c:	ldrb	w9, [x8]
  403090:	ldrb	w10, [x8, #1]
  403094:	ldrb	w8, [x8, #2]
  403098:	add	x9, x15, x9, lsl #4
  40309c:	add	x11, x15, x10, lsl #4
  4030a0:	ldr	w10, [x9, #8]
  4030a4:	ldr	w9, [x11, #8]
  4030a8:	add	x8, x15, x8, lsl #4
  4030ac:	ldr	w8, [x8, #8]
  4030b0:	orr	w11, w9, w10
  4030b4:	orr	w11, w11, w8
  4030b8:	tbnz	w11, #31, 40307c <feof@plt+0x1c7c>
  4030bc:	and	w11, w10, #0xff
  4030c0:	subs	w10, w11, w21
  4030c4:	b.lt	40307c <feof@plt+0x1c7c>  // b.tstop
  4030c8:	cmp	w23, w11
  4030cc:	b.lt	40307c <feof@plt+0x1c7c>  // b.tstop
  4030d0:	smull	x11, w10, w28
  4030d4:	ldrb	w11, [x24, x11]
  4030d8:	cbz	w11, 40307c <feof@plt+0x1c7c>
  4030dc:	sxtw	x10, w10
  4030e0:	madd	x11, x10, x28, x24
  4030e4:	ldrb	w11, [x11, #4]
  4030e8:	cmp	w11, #0x1
  4030ec:	b.ne	40307c <feof@plt+0x1c7c>  // b.any
  4030f0:	madd	x10, x10, x28, x24
  4030f4:	ldrb	w10, [x10, #5]
  4030f8:	lsl	x11, x10, #2
  4030fc:	ldrb	w11, [x26, x11]
  403100:	cmp	w11, #0x81
  403104:	b.cc	403118 <feof@plt+0x1d18>  // b.lo, b.ul, b.last
  403108:	add	x10, x26, x10, lsl #2
  40310c:	ldrh	w10, [x10, #2]
  403110:	lsl	w10, w10, #16
  403114:	rev	w10, w10
  403118:	lsl	x11, x10, #2
  40311c:	ldrb	w12, [x26, x11]
  403120:	cmp	w12, #0x80
  403124:	b.hi	40307c <feof@plt+0x1c7c>  // b.pmore
  403128:	mov	w11, w10
  40312c:	add	x13, x26, x10, lsl #2
  403130:	ldrb	w14, [x13, #2]
  403134:	cbnz	w14, 403144 <feof@plt+0x1d44>
  403138:	ldrb	w13, [x13, #1]
  40313c:	cmp	w13, w9, uxtb
  403140:	b.eq	403170 <feof@plt+0x1d70>  // b.none
  403144:	and	w10, w12, #0xff
  403148:	cmp	w10, #0x80
  40314c:	b.eq	40307c <feof@plt+0x1c7c>  // b.none
  403150:	add	w10, w10, w11
  403154:	add	w11, w10, #0x1
  403158:	sbfiz	x10, x11, #2, #32
  40315c:	ldrb	w12, [x26, x10]
  403160:	sxtw	x10, w11
  403164:	cmp	w12, #0x80
  403168:	b.ls	40312c <feof@plt+0x1d2c>  // b.plast
  40316c:	b	40307c <feof@plt+0x1c7c>
  403170:	add	x9, x26, x10, lsl #2
  403174:	ldrb	w9, [x9, #3]
  403178:	cmp	w8, w9
  40317c:	b.ne	40307c <feof@plt+0x1c7c>  // b.any
  403180:	cbnz	w25, 403064 <feof@plt+0x1c64>
  403184:	adrp	x8, 416000 <_ZdlPvm@@Base+0x11128>
  403188:	ldr	x3, [x8, #632]
  40318c:	mov	w1, #0x9                   	// #9
  403190:	mov	w2, #0x1                   	// #1
  403194:	mov	x0, x19
  403198:	mov	w25, #0x1                   	// #1
  40319c:	bl	4013a0 <fwrite@plt>
  4031a0:	b	403064 <feof@plt+0x1c64>
  4031a4:	cbz	w25, 4031c4 <feof@plt+0x1dc4>
  4031a8:	adrp	x8, 416000 <_ZdlPvm@@Base+0x11128>
  4031ac:	ldr	x3, [x8, #632]
  4031b0:	adrp	x0, 405000 <_ZdlPvm@@Base+0x128>
  4031b4:	add	x0, x0, #0x2b0
  4031b8:	mov	w1, #0x3                   	// #3
  4031bc:	mov	w2, #0x1                   	// #1
  4031c0:	bl	4013a0 <fwrite@plt>
  4031c4:	ldr	w1, [sp, #2172]
  4031c8:	adrp	x0, 405000 <_ZdlPvm@@Base+0x128>
  4031cc:	add	x0, x0, #0x2b4
  4031d0:	bl	4013f0 <printf@plt>
  4031d4:	ldr	w1, [sp, #2176]
  4031d8:	adrp	x0, 405000 <_ZdlPvm@@Base+0x128>
  4031dc:	add	x0, x0, #0x2c1
  4031e0:	bl	4013f0 <printf@plt>
  4031e4:	add	x8, sp, #0x858
  4031e8:	mov	w9, #0xffffffff            	// #-1
  4031ec:	add	x0, sp, #0x48
  4031f0:	add	x1, sp, #0x44
  4031f4:	add	x2, sp, #0x40
  4031f8:	add	x3, sp, #0x3c
  4031fc:	str	x8, [sp, #72]
  403200:	stp	w21, w9, [sp, #80]
  403204:	bl	401540 <feof@plt+0x140>
  403208:	ldr	w27, [sp]
  40320c:	cbz	w0, 4032b8 <feof@plt+0x1eb8>
  403210:	adrp	x19, 405000 <_ZdlPvm@@Base+0x128>
  403214:	adrp	x20, 405000 <_ZdlPvm@@Base+0x128>
  403218:	mov	w22, wzr
  40321c:	add	x23, sp, #0x58
  403220:	add	x19, x19, #0x343
  403224:	add	x20, x20, #0x2d0
  403228:	b	403244 <feof@plt+0x1e44>
  40322c:	add	x0, sp, #0x48
  403230:	add	x1, sp, #0x44
  403234:	add	x2, sp, #0x40
  403238:	add	x3, sp, #0x3c
  40323c:	bl	401540 <feof@plt+0x140>
  403240:	cbz	w0, 4032b8 <feof@plt+0x1eb8>
  403244:	ldrb	w8, [sp, #64]
  403248:	cmp	w27, w8
  40324c:	b.eq	40322c <feof@plt+0x1e2c>  // b.none
  403250:	ldrb	w9, [sp, #68]
  403254:	ldr	x24, [x23, x9, lsl #3]
  403258:	cbz	x24, 40322c <feof@plt+0x1e2c>
  40325c:	ldr	x25, [x23, x8, lsl #3]
  403260:	cbz	x25, 4032ac <feof@plt+0x1eac>
  403264:	ldr	w21, [sp, #60]
  403268:	b	403274 <feof@plt+0x1e74>
  40326c:	ldr	x24, [x24, #8]
  403270:	cbz	x24, 40322c <feof@plt+0x1e2c>
  403274:	mov	x26, x25
  403278:	b	403298 <feof@plt+0x1e98>
  40327c:	ldr	x1, [x24]
  403280:	ldr	x2, [x26]
  403284:	mov	x0, x20
  403288:	mov	w3, w21
  40328c:	bl	4013f0 <printf@plt>
  403290:	ldr	x26, [x26, #8]
  403294:	cbz	x26, 40326c <feof@plt+0x1e6c>
  403298:	cbnz	w22, 40327c <feof@plt+0x1e7c>
  40329c:	mov	x0, x19
  4032a0:	bl	401160 <puts@plt>
  4032a4:	mov	w22, #0x1                   	// #1
  4032a8:	b	40327c <feof@plt+0x1e7c>
  4032ac:	ldr	x24, [x24, #8]
  4032b0:	cbnz	x24, 4032ac <feof@plt+0x1eac>
  4032b4:	b	40322c <feof@plt+0x1e2c>
  4032b8:	adrp	x0, 405000 <_ZdlPvm@@Base+0x128>
  4032bc:	add	x0, x0, #0x33b
  4032c0:	bl	401160 <puts@plt>
  4032c4:	adrp	x0, 405000 <_ZdlPvm@@Base+0x128>
  4032c8:	add	x0, x0, #0x2da
  4032cc:	bl	404ee4 <_ZdlPvm@@Base+0xc>
  4032d0:	add	x8, sp, #0x10
  4032d4:	adrp	x22, 405000 <_ZdlPvm@@Base+0x128>
  4032d8:	adrp	x23, 405000 <_ZdlPvm@@Base+0x128>
  4032dc:	mov	x19, xzr
  4032e0:	mov	w13, #0x6                   	// #6
  4032e4:	add	x22, x22, #0x2f2
  4032e8:	add	x8, x8, #0x8
  4032ec:	add	x23, x23, #0x2e4
  4032f0:	stp	x0, xzr, [sp, #40]
  4032f4:	str	x8, [sp, #8]
  4032f8:	b	40330c <feof@plt+0x1f0c>
  4032fc:	mov	w13, #0x6                   	// #6
  403300:	add	x19, x19, #0x1
  403304:	cmp	x19, #0x100
  403308:	b.eq	403460 <feof@plt+0x2060>  // b.none
  40330c:	ldrsw	x9, [sp, #2136]
  403310:	cmp	x19, x9
  403314:	b.lt	403300 <feof@plt+0x1f00>  // b.tstop
  403318:	ldrsw	x8, [sp, #2140]
  40331c:	cmp	x19, x8
  403320:	b.gt	403300 <feof@plt+0x1f00>
  403324:	ldr	x8, [sp, #2184]
  403328:	sub	w9, w19, w9
  40332c:	smull	x10, w9, w13
  403330:	ldrb	w10, [x8, x10]
  403334:	cbz	x10, 403300 <feof@plt+0x1f00>
  403338:	ldr	x11, [sp, #2192]
  40333c:	sxtw	x9, w9
  403340:	madd	x8, x9, x13, x8
  403344:	ldr	x12, [sp, #2200]
  403348:	ldr	w2, [x11, x10, lsl #2]
  40334c:	ldr	x10, [sp, #2208]
  403350:	ldr	x11, [sp, #2216]
  403354:	adrp	x0, 405000 <_ZdlPvm@@Base+0x128>
  403358:	str	w2, [sp, #16]
  40335c:	ldrb	w9, [x8, #1]
  403360:	add	x0, x0, #0x2de
  403364:	ldr	w24, [x12, x9, lsl #2]
  403368:	str	w24, [sp, #20]
  40336c:	ldrb	w9, [x8, #2]
  403370:	ldr	w20, [x10, x9, lsl #2]
  403374:	add	x9, sp, #0x58
  403378:	add	x10, sp, #0x8c8
  40337c:	ldr	x9, [x9, x19, lsl #3]
  403380:	str	w20, [sp, #24]
  403384:	ldrb	w8, [x8, #3]
  403388:	add	x10, x10, x19, lsl #2
  40338c:	ldr	w21, [x10]
  403390:	ldr	w25, [x10, #1024]
  403394:	ldr	w26, [x11, x8, lsl #2]
  403398:	cmp	x9, #0x0
  40339c:	add	x8, sp, #0x28
  4033a0:	csel	x28, x8, x9, eq  // eq = none
  4033a4:	stp	w26, w21, [sp, #28]
  4033a8:	str	w25, [sp, #36]
  4033ac:	ldr	x1, [x28]
  4033b0:	bl	4013f0 <printf@plt>
  4033b4:	mov	w27, #0x6                   	// #6
  4033b8:	cbnz	w25, 4033e8 <feof@plt+0x1fe8>
  4033bc:	cbz	w21, 4033c8 <feof@plt+0x1fc8>
  4033c0:	mov	w27, #0x5                   	// #5
  4033c4:	b	4033e8 <feof@plt+0x1fe8>
  4033c8:	cbz	w26, 4033d4 <feof@plt+0x1fd4>
  4033cc:	mov	w27, #0x4                   	// #4
  4033d0:	b	4033e8 <feof@plt+0x1fe8>
  4033d4:	cbz	w20, 4033e0 <feof@plt+0x1fe0>
  4033d8:	mov	w27, #0x3                   	// #3
  4033dc:	b	4033e8 <feof@plt+0x1fe8>
  4033e0:	cbz	w24, 403414 <feof@plt+0x2014>
  4033e4:	mov	w27, #0x2                   	// #2
  4033e8:	mov	x0, x23
  4033ec:	mov	w1, w24
  4033f0:	bl	4013f0 <printf@plt>
  4033f4:	subs	x26, x27, #0x2
  4033f8:	b.eq	403414 <feof@plt+0x2014>  // b.none
  4033fc:	ldr	x27, [sp, #8]
  403400:	ldr	w1, [x27], #4
  403404:	mov	x0, x23
  403408:	bl	4013f0 <printf@plt>
  40340c:	subs	x26, x26, #0x1
  403410:	b.ne	403400 <feof@plt+0x2000>  // b.any
  403414:	ldr	w10, [sp, #4]
  403418:	cmp	w20, #0x0
  40341c:	mov	w9, #0x2                   	// #2
  403420:	cset	w8, gt
  403424:	cinc	w9, w9, gt
  403428:	cmp	w24, w10
  40342c:	adrp	x0, 405000 <_ZdlPvm@@Base+0x128>
  403430:	csel	w1, w9, w8, gt
  403434:	add	x0, x0, #0x2e8
  403438:	mov	w2, w19
  40343c:	bl	4013f0 <printf@plt>
  403440:	ldr	x20, [x28, #8]
  403444:	cbz	x20, 4032fc <feof@plt+0x1efc>
  403448:	ldr	x1, [x20]
  40344c:	mov	x0, x22
  403450:	bl	4013f0 <printf@plt>
  403454:	ldr	x20, [x20, #8]
  403458:	cbnz	x20, 403448 <feof@plt+0x2048>
  40345c:	b	4032fc <feof@plt+0x1efc>
  403460:	mov	w19, wzr
  403464:	add	x0, sp, #0x858
  403468:	bl	4018c8 <feof@plt+0x4c8>
  40346c:	mov	w0, w19
  403470:	add	sp, sp, #0x1, lsl #12
  403474:	add	sp, sp, #0xd0
  403478:	ldp	x20, x19, [sp, #80]
  40347c:	ldp	x22, x21, [sp, #64]
  403480:	ldp	x24, x23, [sp, #48]
  403484:	ldp	x26, x25, [sp, #32]
  403488:	ldp	x28, x27, [sp, #16]
  40348c:	ldp	x29, x30, [sp], #96
  403490:	ret
  403494:	adrp	x8, 416000 <_ZdlPvm@@Base+0x11128>
  403498:	ldr	x0, [x8, #640]
  40349c:	bl	4034ec <feof@plt+0x20ec>
  4034a0:	mov	w0, #0x1                   	// #1
  4034a4:	bl	401390 <exit@plt>
  4034a8:	adrp	x8, 416000 <_ZdlPvm@@Base+0x11128>
  4034ac:	ldr	x1, [x8, #624]
  4034b0:	adrp	x0, 405000 <_ZdlPvm@@Base+0x128>
  4034b4:	add	x0, x0, #0x227
  4034b8:	bl	4013f0 <printf@plt>
  4034bc:	mov	w0, wzr
  4034c0:	bl	401390 <exit@plt>
  4034c4:	b	4034d8 <feof@plt+0x20d8>
  4034c8:	b	4034d8 <feof@plt+0x20d8>
  4034cc:	b	4034d8 <feof@plt+0x20d8>
  4034d0:	b	4034d8 <feof@plt+0x20d8>
  4034d4:	b	4034d8 <feof@plt+0x20d8>
  4034d8:	mov	x19, x0
  4034dc:	add	x0, sp, #0x858
  4034e0:	bl	4018c8 <feof@plt+0x4c8>
  4034e4:	mov	x0, x19
  4034e8:	bl	4013b0 <_Unwind_Resume@plt>
  4034ec:	adrp	x8, 416000 <_ZdlPvm@@Base+0x11128>
  4034f0:	ldr	x2, [x8, #3608]
  4034f4:	adrp	x1, 405000 <_ZdlPvm@@Base+0x128>
  4034f8:	add	x1, x1, #0x2f8
  4034fc:	b	401190 <fprintf@plt>
  403500:	stp	x29, x30, [sp, #-48]!
  403504:	adrp	x8, 416000 <_ZdlPvm@@Base+0x11128>
  403508:	ldr	x2, [x8, #3608]
  40350c:	str	x21, [sp, #16]
  403510:	stp	x20, x19, [sp, #32]
  403514:	mov	x19, x1
  403518:	mov	w20, w0
  40351c:	adrp	x21, 416000 <_ZdlPvm@@Base+0x11128>
  403520:	mov	x29, sp
  403524:	cbz	x2, 403538 <feof@plt+0x2138>
  403528:	ldr	x0, [x21, #640]
  40352c:	adrp	x1, 405000 <_ZdlPvm@@Base+0x128>
  403530:	add	x1, x1, #0x34d
  403534:	bl	401190 <fprintf@plt>
  403538:	ldr	x0, [x21, #640]
  40353c:	adrp	x1, 405000 <_ZdlPvm@@Base+0x128>
  403540:	add	x1, x1, #0x352
  403544:	mov	w2, w20
  403548:	mov	x3, x19
  40354c:	bl	401190 <fprintf@plt>
  403550:	ldr	x0, [x21, #640]
  403554:	bl	4012e0 <fflush@plt>
  403558:	bl	401360 <abort@plt>
  40355c:	movi	v0.2d, #0x0
  403560:	stp	q0, q0, [x0, #224]
  403564:	stp	q0, q0, [x0, #192]
  403568:	stp	q0, q0, [x0, #160]
  40356c:	stp	q0, q0, [x0, #128]
  403570:	stp	q0, q0, [x0, #96]
  403574:	stp	q0, q0, [x0, #64]
  403578:	stp	q0, q0, [x0, #32]
  40357c:	stp	q0, q0, [x0]
  403580:	ret
  403584:	movi	v0.2d, #0x0
  403588:	stp	q0, q0, [x0, #224]
  40358c:	stp	q0, q0, [x0, #192]
  403590:	stp	q0, q0, [x0, #160]
  403594:	stp	q0, q0, [x0, #128]
  403598:	stp	q0, q0, [x0, #96]
  40359c:	stp	q0, q0, [x0, #64]
  4035a0:	stp	q0, q0, [x0, #32]
  4035a4:	stp	q0, q0, [x0]
  4035a8:	ret
  4035ac:	movi	v0.2d, #0x0
  4035b0:	stp	q0, q0, [x0, #224]
  4035b4:	stp	q0, q0, [x0, #192]
  4035b8:	stp	q0, q0, [x0, #160]
  4035bc:	stp	q0, q0, [x0, #128]
  4035c0:	stp	q0, q0, [x0, #96]
  4035c4:	stp	q0, q0, [x0, #64]
  4035c8:	stp	q0, q0, [x0, #32]
  4035cc:	stp	q0, q0, [x0]
  4035d0:	ldrb	w8, [x1]
  4035d4:	cbz	w8, 4035f0 <feof@plt+0x21f0>
  4035d8:	add	x9, x1, #0x1
  4035dc:	mov	w10, #0x1                   	// #1
  4035e0:	and	x8, x8, #0xff
  4035e4:	strb	w10, [x0, x8]
  4035e8:	ldrb	w8, [x9], #1
  4035ec:	cbnz	w8, 4035e0 <feof@plt+0x21e0>
  4035f0:	ret
  4035f4:	movi	v0.2d, #0x0
  4035f8:	stp	q0, q0, [x0, #224]
  4035fc:	stp	q0, q0, [x0, #192]
  403600:	stp	q0, q0, [x0, #160]
  403604:	stp	q0, q0, [x0, #128]
  403608:	stp	q0, q0, [x0, #96]
  40360c:	stp	q0, q0, [x0, #64]
  403610:	stp	q0, q0, [x0, #32]
  403614:	stp	q0, q0, [x0]
  403618:	ldrb	w8, [x1]
  40361c:	cbz	w8, 403638 <feof@plt+0x2238>
  403620:	add	x9, x1, #0x1
  403624:	mov	w10, #0x1                   	// #1
  403628:	and	x8, x8, #0xff
  40362c:	strb	w10, [x0, x8]
  403630:	ldrb	w8, [x9], #1
  403634:	cbnz	w8, 403628 <feof@plt+0x2228>
  403638:	ret
  40363c:	ret
  403640:	add	x8, x1, #0x100
  403644:	cmp	x0, x8
  403648:	b.cs	403680 <feof@plt+0x2280>  // b.hs, b.nlast
  40364c:	add	x8, x0, #0x100
  403650:	cmp	x1, x8
  403654:	b.cs	403680 <feof@plt+0x2280>  // b.hs, b.nlast
  403658:	mov	x8, xzr
  40365c:	mov	w9, #0x1                   	// #1
  403660:	b	403670 <feof@plt+0x2270>
  403664:	add	x8, x8, #0x1
  403668:	cmp	x8, #0x100
  40366c:	b.eq	403764 <feof@plt+0x2364>  // b.none
  403670:	ldrb	w10, [x1, x8]
  403674:	cbz	w10, 403664 <feof@plt+0x2264>
  403678:	strb	w9, [x0, x8]
  40367c:	b	403664 <feof@plt+0x2264>
  403680:	mov	x8, xzr
  403684:	add	x9, x0, #0x7
  403688:	mov	w10, #0x1                   	// #1
  40368c:	b	40369c <feof@plt+0x229c>
  403690:	add	x8, x8, #0x8
  403694:	cmp	x8, #0x100
  403698:	b.eq	403764 <feof@plt+0x2364>  // b.none
  40369c:	ldr	d0, [x1, x8]
  4036a0:	cmeq	v0.8b, v0.8b, #0
  4036a4:	mvn	v0.8b, v0.8b
  4036a8:	umov	w11, v0.b[0]
  4036ac:	tbnz	w11, #0, 4036ec <feof@plt+0x22ec>
  4036b0:	umov	w11, v0.b[1]
  4036b4:	tbnz	w11, #0, 4036fc <feof@plt+0x22fc>
  4036b8:	umov	w11, v0.b[2]
  4036bc:	tbnz	w11, #0, 40370c <feof@plt+0x230c>
  4036c0:	umov	w11, v0.b[3]
  4036c4:	tbnz	w11, #0, 40371c <feof@plt+0x231c>
  4036c8:	umov	w11, v0.b[4]
  4036cc:	tbnz	w11, #0, 40372c <feof@plt+0x232c>
  4036d0:	umov	w11, v0.b[5]
  4036d4:	tbnz	w11, #0, 40373c <feof@plt+0x233c>
  4036d8:	umov	w11, v0.b[6]
  4036dc:	tbnz	w11, #0, 40374c <feof@plt+0x234c>
  4036e0:	umov	w11, v0.b[7]
  4036e4:	tbz	w11, #0, 403690 <feof@plt+0x2290>
  4036e8:	b	40375c <feof@plt+0x235c>
  4036ec:	add	x11, x9, x8
  4036f0:	sturb	w10, [x11, #-7]
  4036f4:	umov	w11, v0.b[1]
  4036f8:	tbz	w11, #0, 4036b8 <feof@plt+0x22b8>
  4036fc:	add	x11, x9, x8
  403700:	sturb	w10, [x11, #-6]
  403704:	umov	w11, v0.b[2]
  403708:	tbz	w11, #0, 4036c0 <feof@plt+0x22c0>
  40370c:	add	x11, x9, x8
  403710:	sturb	w10, [x11, #-5]
  403714:	umov	w11, v0.b[3]
  403718:	tbz	w11, #0, 4036c8 <feof@plt+0x22c8>
  40371c:	add	x11, x9, x8
  403720:	sturb	w10, [x11, #-4]
  403724:	umov	w11, v0.b[4]
  403728:	tbz	w11, #0, 4036d0 <feof@plt+0x22d0>
  40372c:	add	x11, x9, x8
  403730:	sturb	w10, [x11, #-3]
  403734:	umov	w11, v0.b[5]
  403738:	tbz	w11, #0, 4036d8 <feof@plt+0x22d8>
  40373c:	add	x11, x9, x8
  403740:	sturb	w10, [x11, #-2]
  403744:	umov	w11, v0.b[6]
  403748:	tbz	w11, #0, 4036e0 <feof@plt+0x22e0>
  40374c:	add	x11, x9, x8
  403750:	sturb	w10, [x11, #-1]
  403754:	umov	w11, v0.b[7]
  403758:	tbz	w11, #0, 403690 <feof@plt+0x2290>
  40375c:	strb	w10, [x9, x8]
  403760:	b	403690 <feof@plt+0x2290>
  403764:	ret
  403768:	stp	x29, x30, [sp, #-96]!
  40376c:	adrp	x8, 416000 <_ZdlPvm@@Base+0x11128>
  403770:	ldr	w9, [x8, #3468]
  403774:	stp	x28, x27, [sp, #16]
  403778:	stp	x26, x25, [sp, #32]
  40377c:	stp	x24, x23, [sp, #48]
  403780:	stp	x22, x21, [sp, #64]
  403784:	stp	x20, x19, [sp, #80]
  403788:	mov	x29, sp
  40378c:	cbz	w9, 4037ac <feof@plt+0x23ac>
  403790:	ldp	x20, x19, [sp, #80]
  403794:	ldp	x22, x21, [sp, #64]
  403798:	ldp	x24, x23, [sp, #48]
  40379c:	ldp	x26, x25, [sp, #32]
  4037a0:	ldp	x28, x27, [sp, #16]
  4037a4:	ldp	x29, x30, [sp], #96
  4037a8:	ret
  4037ac:	mov	w9, #0x1                   	// #1
  4037b0:	adrp	x22, 416000 <_ZdlPvm@@Base+0x11128>
  4037b4:	adrp	x23, 416000 <_ZdlPvm@@Base+0x11128>
  4037b8:	adrp	x24, 416000 <_ZdlPvm@@Base+0x11128>
  4037bc:	adrp	x25, 416000 <_ZdlPvm@@Base+0x11128>
  4037c0:	adrp	x26, 416000 <_ZdlPvm@@Base+0x11128>
  4037c4:	adrp	x27, 416000 <_ZdlPvm@@Base+0x11128>
  4037c8:	adrp	x28, 416000 <_ZdlPvm@@Base+0x11128>
  4037cc:	adrp	x20, 416000 <_ZdlPvm@@Base+0x11128>
  4037d0:	adrp	x18, 416000 <_ZdlPvm@@Base+0x11128>
  4037d4:	adrp	x21, 416000 <_ZdlPvm@@Base+0x11128>
  4037d8:	str	w9, [x8, #3468]
  4037dc:	adrp	x9, 416000 <_ZdlPvm@@Base+0x11128>
  4037e0:	mov	x19, xzr
  4037e4:	add	x22, x22, #0x28c
  4037e8:	add	x23, x23, #0x38c
  4037ec:	add	x24, x24, #0x48c
  4037f0:	add	x25, x25, #0x58c
  4037f4:	add	x26, x26, #0x68c
  4037f8:	add	x27, x27, #0x78c
  4037fc:	add	x28, x28, #0x88c
  403800:	add	x20, x20, #0x98c
  403804:	add	x18, x18, #0xa8c
  403808:	add	x21, x21, #0xb8c
  40380c:	add	x9, x9, #0xc8c
  403810:	b	403850 <feof@plt+0x2450>
  403814:	mov	w8, wzr
  403818:	strb	wzr, [x22, x19]
  40381c:	strb	wzr, [x23, x19]
  403820:	strb	wzr, [x24, x19]
  403824:	strb	wzr, [x25, x19]
  403828:	strb	wzr, [x26, x19]
  40382c:	strb	wzr, [x27, x19]
  403830:	strb	wzr, [x28, x19]
  403834:	strb	wzr, [x20, x19]
  403838:	strb	wzr, [x18, x19]
  40383c:	strb	wzr, [x21, x19]
  403840:	strb	w8, [x9, x19]
  403844:	add	x19, x19, #0x1
  403848:	cmp	x19, #0x100
  40384c:	b.eq	403790 <feof@plt+0x2390>  // b.none
  403850:	tst	x19, #0x7fffff80
  403854:	b.ne	403814 <feof@plt+0x2414>  // b.any
  403858:	bl	4012c0 <__ctype_b_loc@plt>
  40385c:	ldr	x8, [x0]
  403860:	lsl	x9, x19, #1
  403864:	adrp	x18, 416000 <_ZdlPvm@@Base+0x11128>
  403868:	add	x18, x18, #0xa8c
  40386c:	ldrh	w8, [x8, x9]
  403870:	ubfx	w8, w8, #10, #1
  403874:	strb	w8, [x22, x19]
  403878:	ldr	x8, [x0]
  40387c:	add	x8, x8, x9
  403880:	ldrb	w8, [x8, #1]
  403884:	and	w8, w8, #0x1
  403888:	strb	w8, [x23, x19]
  40388c:	ldr	x8, [x0]
  403890:	ldrh	w8, [x8, x9]
  403894:	ubfx	w8, w8, #9, #1
  403898:	strb	w8, [x24, x19]
  40389c:	ldr	x8, [x0]
  4038a0:	ldrh	w8, [x8, x9]
  4038a4:	ubfx	w8, w8, #11, #1
  4038a8:	strb	w8, [x25, x19]
  4038ac:	ldr	x8, [x0]
  4038b0:	ldrh	w8, [x8, x9]
  4038b4:	ubfx	w8, w8, #12, #1
  4038b8:	strb	w8, [x26, x19]
  4038bc:	ldr	x8, [x0]
  4038c0:	ldrh	w8, [x8, x9]
  4038c4:	ubfx	w8, w8, #13, #1
  4038c8:	strb	w8, [x27, x19]
  4038cc:	ldr	x8, [x0]
  4038d0:	ldrb	w8, [x8, x9]
  4038d4:	ubfx	w8, w8, #2, #1
  4038d8:	strb	w8, [x28, x19]
  4038dc:	ldr	x8, [x0]
  4038e0:	ldrb	w8, [x8, x9]
  4038e4:	ubfx	w8, w8, #3, #1
  4038e8:	strb	w8, [x20, x19]
  4038ec:	ldr	x8, [x0]
  4038f0:	ldrh	w8, [x8, x9]
  4038f4:	ubfx	w8, w8, #14, #1
  4038f8:	strb	w8, [x18, x19]
  4038fc:	ldr	x8, [x0]
  403900:	ldrh	w8, [x8, x9]
  403904:	lsr	w8, w8, #15
  403908:	strb	w8, [x21, x19]
  40390c:	ldr	x8, [x0]
  403910:	ldrb	w8, [x8, x9]
  403914:	adrp	x9, 416000 <_ZdlPvm@@Base+0x11128>
  403918:	add	x9, x9, #0xc8c
  40391c:	ubfx	w8, w8, #1, #1
  403920:	strb	w8, [x9, x19]
  403924:	add	x19, x19, #0x1
  403928:	cmp	x19, #0x100
  40392c:	b.ne	403850 <feof@plt+0x2450>  // b.any
  403930:	b	403790 <feof@plt+0x2390>
  403934:	adrp	x9, 405000 <_ZdlPvm@@Base+0x128>
  403938:	mov	w8, #0x1                   	// #1
  40393c:	add	x9, x9, #0x38f
  403940:	cmp	x1, #0x0
  403944:	str	w8, [x0]
  403948:	csel	x8, x9, x1, eq  // eq = none
  40394c:	str	x8, [x0, #8]
  403950:	ret
  403954:	str	wzr, [x0]
  403958:	ret
  40395c:	mov	w8, #0x3                   	// #3
  403960:	str	w8, [x0]
  403964:	str	w1, [x0, #8]
  403968:	ret
  40396c:	mov	w8, #0x4                   	// #4
  403970:	str	w8, [x0]
  403974:	str	w1, [x0, #8]
  403978:	ret
  40397c:	mov	w8, #0x2                   	// #2
  403980:	str	w8, [x0]
  403984:	strb	w1, [x0, #8]
  403988:	ret
  40398c:	mov	w8, #0x2                   	// #2
  403990:	str	w8, [x0]
  403994:	strb	w1, [x0, #8]
  403998:	ret
  40399c:	mov	w8, #0x5                   	// #5
  4039a0:	str	w8, [x0]
  4039a4:	str	d0, [x0, #8]
  4039a8:	ret
  4039ac:	ldr	w8, [x0]
  4039b0:	cmp	w8, #0x0
  4039b4:	cset	w0, eq  // eq = none
  4039b8:	ret
  4039bc:	stp	x29, x30, [sp, #-16]!
  4039c0:	mov	x29, sp
  4039c4:	ldr	w8, [x0]
  4039c8:	sub	w8, w8, #0x1
  4039cc:	cmp	w8, #0x4
  4039d0:	b.hi	403a00 <feof@plt+0x2600>  // b.pmore
  4039d4:	adrp	x9, 405000 <_ZdlPvm@@Base+0x128>
  4039d8:	add	x9, x9, #0x37b
  4039dc:	adr	x10, 4039ec <feof@plt+0x25ec>
  4039e0:	ldrb	w11, [x9, x8]
  4039e4:	add	x10, x10, x11, lsl #2
  4039e8:	br	x10
  4039ec:	adrp	x8, 416000 <_ZdlPvm@@Base+0x11128>
  4039f0:	ldrb	w0, [x0, #8]
  4039f4:	ldr	x1, [x8, #640]
  4039f8:	ldp	x29, x30, [sp], #16
  4039fc:	b	4011a0 <putc@plt>
  403a00:	ldp	x29, x30, [sp], #16
  403a04:	ret
  403a08:	ldr	x0, [x0, #8]
  403a0c:	b	403a24 <feof@plt+0x2624>
  403a10:	ldr	w0, [x0, #8]
  403a14:	bl	404d50 <feof@plt+0x3950>
  403a18:	b	403a24 <feof@plt+0x2624>
  403a1c:	ldr	w0, [x0, #8]
  403a20:	bl	404dec <feof@plt+0x39ec>
  403a24:	adrp	x8, 416000 <_ZdlPvm@@Base+0x11128>
  403a28:	ldr	x1, [x8, #640]
  403a2c:	ldp	x29, x30, [sp], #16
  403a30:	b	401140 <fputs@plt>
  403a34:	adrp	x8, 416000 <_ZdlPvm@@Base+0x11128>
  403a38:	ldr	x8, [x8, #640]
  403a3c:	ldr	d0, [x0, #8]
  403a40:	adrp	x1, 405000 <_ZdlPvm@@Base+0x128>
  403a44:	add	x1, x1, #0x396
  403a48:	mov	x0, x8
  403a4c:	ldp	x29, x30, [sp], #16
  403a50:	b	401190 <fprintf@plt>
  403a54:	stp	x29, x30, [sp, #-80]!
  403a58:	stp	x26, x25, [sp, #16]
  403a5c:	stp	x24, x23, [sp, #32]
  403a60:	stp	x22, x21, [sp, #48]
  403a64:	stp	x20, x19, [sp, #64]
  403a68:	mov	x29, sp
  403a6c:	mov	x19, x3
  403a70:	mov	x20, x2
  403a74:	mov	x21, x1
  403a78:	mov	x23, x0
  403a7c:	cbnz	x0, 403a90 <feof@plt+0x2690>
  403a80:	adrp	x1, 405000 <_ZdlPvm@@Base+0x128>
  403a84:	add	x1, x1, #0x399
  403a88:	mov	w0, #0x62                  	// #98
  403a8c:	bl	403500 <feof@plt+0x2100>
  403a90:	adrp	x22, 405000 <_ZdlPvm@@Base+0x128>
  403a94:	adrp	x24, 405000 <_ZdlPvm@@Base+0x128>
  403a98:	add	x22, x22, #0x399
  403a9c:	add	x24, x24, #0x380
  403aa0:	adrp	x25, 416000 <_ZdlPvm@@Base+0x11128>
  403aa4:	b	403ab4 <feof@plt+0x26b4>
  403aa8:	mov	w0, #0x78                  	// #120
  403aac:	mov	x1, x22
  403ab0:	bl	403500 <feof@plt+0x2100>
  403ab4:	mov	x26, x23
  403ab8:	ldrb	w0, [x26], #1
  403abc:	cmp	w0, #0x25
  403ac0:	b.eq	403ad8 <feof@plt+0x26d8>  // b.none
  403ac4:	cbz	w0, 403b6c <feof@plt+0x276c>
  403ac8:	ldr	x1, [x25, #640]
  403acc:	bl	4011a0 <putc@plt>
  403ad0:	mov	x23, x26
  403ad4:	b	403ab4 <feof@plt+0x26b4>
  403ad8:	ldrb	w8, [x23, #1]
  403adc:	add	x23, x23, #0x2
  403ae0:	sub	w8, w8, #0x25
  403ae4:	cmp	w8, #0xe
  403ae8:	b.hi	403aa8 <feof@plt+0x26a8>  // b.pmore
  403aec:	adr	x9, 403aa8 <feof@plt+0x26a8>
  403af0:	ldrb	w10, [x24, x8]
  403af4:	add	x9, x9, x10, lsl #2
  403af8:	br	x9
  403afc:	ldr	w8, [x21]
  403b00:	cbnz	w8, 403b10 <feof@plt+0x2710>
  403b04:	mov	w0, #0x6c                  	// #108
  403b08:	mov	x1, x22
  403b0c:	bl	403500 <feof@plt+0x2100>
  403b10:	mov	x0, x21
  403b14:	bl	4039bc <feof@plt+0x25bc>
  403b18:	b	403ab4 <feof@plt+0x26b4>
  403b1c:	ldr	w8, [x20]
  403b20:	cbnz	w8, 403b30 <feof@plt+0x2730>
  403b24:	mov	w0, #0x70                  	// #112
  403b28:	mov	x1, x22
  403b2c:	bl	403500 <feof@plt+0x2100>
  403b30:	mov	x0, x20
  403b34:	bl	4039bc <feof@plt+0x25bc>
  403b38:	b	403ab4 <feof@plt+0x26b4>
  403b3c:	ldr	w8, [x19]
  403b40:	cbnz	w8, 403b50 <feof@plt+0x2750>
  403b44:	mov	w0, #0x74                  	// #116
  403b48:	mov	x1, x22
  403b4c:	bl	403500 <feof@plt+0x2100>
  403b50:	mov	x0, x19
  403b54:	bl	4039bc <feof@plt+0x25bc>
  403b58:	b	403ab4 <feof@plt+0x26b4>
  403b5c:	ldr	x1, [x25, #640]
  403b60:	mov	w0, #0x25                  	// #37
  403b64:	bl	4012a0 <fputc@plt>
  403b68:	b	403ab4 <feof@plt+0x26b4>
  403b6c:	ldp	x20, x19, [sp, #64]
  403b70:	ldp	x22, x21, [sp, #48]
  403b74:	ldp	x24, x23, [sp, #32]
  403b78:	ldp	x26, x25, [sp, #16]
  403b7c:	ldp	x29, x30, [sp], #80
  403b80:	ret
  403b84:	adrp	x8, 416000 <_ZdlPvm@@Base+0x11128>
  403b88:	adrp	x9, 416000 <_ZdlPvm@@Base+0x11128>
  403b8c:	adrp	x10, 416000 <_ZdlPvm@@Base+0x11128>
  403b90:	ldr	x8, [x8, #3488]
  403b94:	mov	x6, x2
  403b98:	mov	x5, x1
  403b9c:	ldr	x1, [x9, #3496]
  403ba0:	ldr	w2, [x10, #3604]
  403ba4:	mov	x7, x3
  403ba8:	mov	w3, #0x1                   	// #1
  403bac:	mov	x4, x0
  403bb0:	mov	x0, x8
  403bb4:	b	403c40 <feof@plt+0x2840>
  403bb8:	adrp	x8, 416000 <_ZdlPvm@@Base+0x11128>
  403bbc:	adrp	x9, 416000 <_ZdlPvm@@Base+0x11128>
  403bc0:	adrp	x10, 416000 <_ZdlPvm@@Base+0x11128>
  403bc4:	ldr	x8, [x8, #3488]
  403bc8:	mov	x6, x2
  403bcc:	mov	x5, x1
  403bd0:	ldr	x1, [x9, #3496]
  403bd4:	ldr	w2, [x10, #3604]
  403bd8:	mov	x7, x3
  403bdc:	mov	x4, x0
  403be0:	mov	x0, x8
  403be4:	mov	w3, wzr
  403be8:	b	403c40 <feof@plt+0x2840>
  403bec:	adrp	x8, 416000 <_ZdlPvm@@Base+0x11128>
  403bf0:	adrp	x9, 416000 <_ZdlPvm@@Base+0x11128>
  403bf4:	adrp	x10, 416000 <_ZdlPvm@@Base+0x11128>
  403bf8:	ldr	x8, [x8, #3488]
  403bfc:	mov	x6, x2
  403c00:	mov	x5, x1
  403c04:	ldr	x1, [x9, #3496]
  403c08:	ldr	w2, [x10, #3604]
  403c0c:	mov	x7, x3
  403c10:	mov	w3, #0x2                   	// #2
  403c14:	mov	x4, x0
  403c18:	mov	x0, x8
  403c1c:	b	403c40 <feof@plt+0x2840>
  403c20:	mov	x7, x5
  403c24:	mov	x6, x4
  403c28:	mov	x5, x3
  403c2c:	mov	x4, x2
  403c30:	mov	w2, w1
  403c34:	mov	w3, #0x1                   	// #1
  403c38:	mov	x1, xzr
  403c3c:	b	403c40 <feof@plt+0x2840>
  403c40:	stp	x29, x30, [sp, #-96]!
  403c44:	str	x27, [sp, #16]
  403c48:	stp	x26, x25, [sp, #32]
  403c4c:	stp	x24, x23, [sp, #48]
  403c50:	stp	x22, x21, [sp, #64]
  403c54:	stp	x20, x19, [sp, #80]
  403c58:	mov	x29, sp
  403c5c:	adrp	x8, 416000 <_ZdlPvm@@Base+0x11128>
  403c60:	mov	w24, w2
  403c64:	ldr	x2, [x8, #3608]
  403c68:	mov	x20, x7
  403c6c:	mov	x21, x6
  403c70:	mov	x22, x5
  403c74:	mov	x23, x4
  403c78:	mov	w19, w3
  403c7c:	mov	x25, x1
  403c80:	mov	x26, x0
  403c84:	adrp	x27, 416000 <_ZdlPvm@@Base+0x11128>
  403c88:	cbnz	x2, 403c98 <feof@plt+0x2898>
  403c8c:	mov	w8, wzr
  403c90:	cbnz	x26, 403cb0 <feof@plt+0x28b0>
  403c94:	b	403cf4 <feof@plt+0x28f4>
  403c98:	ldr	x0, [x27, #640]
  403c9c:	adrp	x1, 405000 <_ZdlPvm@@Base+0x128>
  403ca0:	add	x1, x1, #0x3b6
  403ca4:	bl	401190 <fprintf@plt>
  403ca8:	mov	w8, #0x1                   	// #1
  403cac:	cbz	x26, 403cf4 <feof@plt+0x28f4>
  403cb0:	tbnz	w24, #31, 403cf4 <feof@plt+0x28f4>
  403cb4:	adrp	x1, 405000 <_ZdlPvm@@Base+0x128>
  403cb8:	add	x1, x1, #0x2dc
  403cbc:	mov	x0, x26
  403cc0:	bl	401330 <strcmp@plt>
  403cc4:	mov	w8, w0
  403cc8:	ldr	x0, [x27, #640]
  403ccc:	adrp	x9, 405000 <_ZdlPvm@@Base+0x128>
  403cd0:	add	x9, x9, #0x3ba
  403cd4:	cmp	w8, #0x0
  403cd8:	csel	x2, x9, x26, eq  // eq = none
  403cdc:	cbnz	x25, 403d18 <feof@plt+0x2918>
  403ce0:	adrp	x1, 405000 <_ZdlPvm@@Base+0x128>
  403ce4:	add	x1, x1, #0x3d7
  403ce8:	mov	w3, w24
  403cec:	bl	401190 <fprintf@plt>
  403cf0:	b	403d2c <feof@plt+0x292c>
  403cf4:	cbnz	w8, 403d2c <feof@plt+0x292c>
  403cf8:	cbz	w19, 403d3c <feof@plt+0x293c>
  403cfc:	cmp	w19, #0x2
  403d00:	b.ne	403d60 <feof@plt+0x2960>  // b.any
  403d04:	ldr	x3, [x27, #640]
  403d08:	adrp	x0, 405000 <_ZdlPvm@@Base+0x128>
  403d0c:	add	x0, x0, #0x3de
  403d10:	mov	w1, #0xc                   	// #12
  403d14:	b	403d4c <feof@plt+0x294c>
  403d18:	adrp	x1, 405000 <_ZdlPvm@@Base+0x128>
  403d1c:	add	x1, x1, #0x3cb
  403d20:	mov	x3, x25
  403d24:	mov	w4, w24
  403d28:	bl	401190 <fprintf@plt>
  403d2c:	ldr	x1, [x27, #640]
  403d30:	mov	w0, #0x20                  	// #32
  403d34:	bl	4012a0 <fputc@plt>
  403d38:	cbnz	w19, 403cfc <feof@plt+0x28fc>
  403d3c:	ldr	x3, [x27, #640]
  403d40:	adrp	x0, 405000 <_ZdlPvm@@Base+0x128>
  403d44:	add	x0, x0, #0x3eb
  403d48:	mov	w1, #0x8                   	// #8
  403d4c:	mov	w2, #0x1                   	// #1
  403d50:	bl	4013a0 <fwrite@plt>
  403d54:	ldr	x1, [x27, #640]
  403d58:	mov	w0, #0x20                  	// #32
  403d5c:	bl	4012a0 <fputc@plt>
  403d60:	mov	x0, x23
  403d64:	mov	x1, x22
  403d68:	mov	x2, x21
  403d6c:	mov	x3, x20
  403d70:	bl	403a54 <feof@plt+0x2654>
  403d74:	ldr	x1, [x27, #640]
  403d78:	mov	w0, #0xa                   	// #10
  403d7c:	bl	4012a0 <fputc@plt>
  403d80:	ldr	x0, [x27, #640]
  403d84:	bl	4012e0 <fflush@plt>
  403d88:	cmp	w19, #0x2
  403d8c:	b.ne	403dac <feof@plt+0x29ac>  // b.any
  403d90:	ldp	x20, x19, [sp, #80]
  403d94:	ldp	x22, x21, [sp, #64]
  403d98:	ldp	x24, x23, [sp, #48]
  403d9c:	ldp	x26, x25, [sp, #32]
  403da0:	ldr	x27, [sp, #16]
  403da4:	ldp	x29, x30, [sp], #96
  403da8:	b	403e08 <feof@plt+0x2a08>
  403dac:	ldp	x20, x19, [sp, #80]
  403db0:	ldp	x22, x21, [sp, #64]
  403db4:	ldp	x24, x23, [sp, #48]
  403db8:	ldp	x26, x25, [sp, #32]
  403dbc:	ldr	x27, [sp, #16]
  403dc0:	ldp	x29, x30, [sp], #96
  403dc4:	ret
  403dc8:	mov	x7, x5
  403dcc:	mov	x6, x4
  403dd0:	mov	x5, x3
  403dd4:	mov	x4, x2
  403dd8:	mov	w2, w1
  403ddc:	mov	x1, xzr
  403de0:	mov	w3, wzr
  403de4:	b	403c40 <feof@plt+0x2840>
  403de8:	mov	x7, x5
  403dec:	mov	x6, x4
  403df0:	mov	x5, x3
  403df4:	mov	x4, x2
  403df8:	mov	w2, w1
  403dfc:	mov	w3, #0x2                   	// #2
  403e00:	mov	x1, xzr
  403e04:	b	403c40 <feof@plt+0x2840>
  403e08:	stp	x29, x30, [sp, #-16]!
  403e0c:	mov	w0, #0x3                   	// #3
  403e10:	mov	x29, sp
  403e14:	bl	401390 <exit@plt>
  403e18:	sub	sp, sp, #0xc0
  403e1c:	stp	x29, x30, [sp, #96]
  403e20:	stp	x28, x27, [sp, #112]
  403e24:	stp	x26, x25, [sp, #128]
  403e28:	stp	x24, x23, [sp, #144]
  403e2c:	stp	x22, x21, [sp, #160]
  403e30:	stp	x20, x19, [sp, #176]
  403e34:	ldrb	w8, [x2]
  403e38:	ldr	w9, [x7, #4]
  403e3c:	add	x29, sp, #0x60
  403e40:	cmp	w8, #0x3a
  403e44:	csel	w26, wzr, w9, eq  // eq = none
  403e48:	cmp	w0, #0x1
  403e4c:	b.lt	404544 <feof@plt+0x3144>  // b.tstop
  403e50:	ldr	w23, [x7]
  403e54:	mov	x19, x7
  403e58:	mov	x27, x3
  403e5c:	mov	x24, x2
  403e60:	mov	w21, w0
  403e64:	mov	x20, x1
  403e68:	mov	x22, x4
  403e6c:	str	xzr, [x7, #16]
  403e70:	stur	x3, [x29, #-8]
  403e74:	stur	x4, [x29, #-24]
  403e78:	stur	w26, [x29, #-12]
  403e7c:	cbz	w23, 403f1c <feof@plt+0x2b1c>
  403e80:	ldr	w8, [x19, #24]
  403e84:	cbz	w8, 403f24 <feof@plt+0x2b24>
  403e88:	mov	x25, x19
  403e8c:	ldr	x22, [x25, #32]!
  403e90:	cbz	x22, 404020 <feof@plt+0x2c20>
  403e94:	ldrb	w8, [x22]
  403e98:	cbz	w8, 404020 <feof@plt+0x2c20>
  403e9c:	cbz	x27, 4046ec <feof@plt+0x32ec>
  403ea0:	ldr	x9, [x20, w23, sxtw #3]
  403ea4:	ldrb	w10, [x9, #1]
  403ea8:	cmp	w10, #0x2d
  403eac:	b.eq	403ebc <feof@plt+0x2abc>  // b.none
  403eb0:	cbz	w5, 4046ec <feof@plt+0x32ec>
  403eb4:	ldrb	w8, [x9, #2]
  403eb8:	cbz	w8, 4046c4 <feof@plt+0x32c4>
  403ebc:	sxtw	x8, w23
  403ec0:	mov	x26, x22
  403ec4:	str	x8, [sp, #16]
  403ec8:	ldrb	w8, [x26]
  403ecc:	cbz	w8, 403ee0 <feof@plt+0x2ae0>
  403ed0:	cmp	w8, #0x3d
  403ed4:	b.eq	403ee0 <feof@plt+0x2ae0>  // b.none
  403ed8:	ldrb	w8, [x26, #1]!
  403edc:	cbnz	w8, 403ed0 <feof@plt+0x2ad0>
  403ee0:	ldr	x28, [x27]
  403ee4:	str	x9, [sp, #32]
  403ee8:	cbz	x28, 404670 <feof@plt+0x3270>
  403eec:	str	x24, [sp, #24]
  403ef0:	sub	x27, x26, x22
  403ef4:	mov	w24, wzr
  403ef8:	stp	w10, w5, [sp, #8]
  403efc:	str	x25, [sp, #40]
  403f00:	cbz	w5, 40456c <feof@plt+0x316c>
  403f04:	ldur	x25, [x29, #-8]
  403f08:	mov	w8, #0xffffffff            	// #-1
  403f0c:	stur	wzr, [x29, #-36]
  403f10:	stur	xzr, [x29, #-32]
  403f14:	str	w8, [sp, #48]
  403f18:	b	403f90 <feof@plt+0x2b90>
  403f1c:	mov	w23, #0x1                   	// #1
  403f20:	str	w23, [x19]
  403f24:	stp	w23, w23, [x19, #48]
  403f28:	str	xzr, [x19, #32]
  403f2c:	cbz	w6, 403fc8 <feof@plt+0x2bc8>
  403f30:	mov	w8, #0x1                   	// #1
  403f34:	str	w8, [x19, #44]
  403f38:	ldrb	w9, [x24]
  403f3c:	cmp	w9, #0x2b
  403f40:	b.eq	403ff4 <feof@plt+0x2bf4>  // b.none
  403f44:	cmp	w9, #0x2d
  403f48:	b.ne	404000 <feof@plt+0x2c00>  // b.any
  403f4c:	mov	w8, #0x2                   	// #2
  403f50:	str	w8, [x19, #40]
  403f54:	add	x24, x24, #0x1
  403f58:	b	404014 <feof@plt+0x2c14>
  403f5c:	ldur	x8, [x29, #-32]
  403f60:	cmp	x8, #0x0
  403f64:	csel	x8, x25, x8, eq  // eq = none
  403f68:	stur	x8, [x29, #-32]
  403f6c:	ldur	w8, [x29, #-36]
  403f70:	csinc	w8, w8, wzr, eq  // eq = none
  403f74:	stur	w8, [x29, #-36]
  403f78:	ldr	w8, [sp, #48]
  403f7c:	csel	w8, w24, w8, eq  // eq = none
  403f80:	str	w8, [sp, #48]
  403f84:	ldr	x28, [x25, #32]!
  403f88:	add	w24, w24, #0x1
  403f8c:	cbz	x28, 404604 <feof@plt+0x3204>
  403f90:	mov	x0, x28
  403f94:	mov	x1, x22
  403f98:	mov	x2, x27
  403f9c:	bl	401290 <strncmp@plt>
  403fa0:	cbnz	w0, 403f84 <feof@plt+0x2b84>
  403fa4:	mov	x0, x28
  403fa8:	bl	401180 <strlen@plt>
  403fac:	cmp	w27, w0
  403fb0:	b.ne	403f5c <feof@plt+0x2b5c>  // b.any
  403fb4:	mov	x27, x25
  403fb8:	mov	w28, w24
  403fbc:	ldr	x24, [sp, #24]
  403fc0:	ldr	x25, [sp, #40]
  403fc4:	b	404644 <feof@plt+0x3244>
  403fc8:	adrp	x0, 405000 <_ZdlPvm@@Base+0x128>
  403fcc:	add	x0, x0, #0x57c
  403fd0:	mov	w25, w5
  403fd4:	bl	401370 <getenv@plt>
  403fd8:	cmp	x0, #0x0
  403fdc:	mov	w5, w25
  403fe0:	cset	w8, ne  // ne = any
  403fe4:	str	w8, [x19, #44]
  403fe8:	ldrb	w9, [x24]
  403fec:	cmp	w9, #0x2b
  403ff0:	b.ne	403f44 <feof@plt+0x2b44>  // b.any
  403ff4:	str	wzr, [x19, #40]
  403ff8:	add	x24, x24, #0x1
  403ffc:	b	404014 <feof@plt+0x2c14>
  404000:	cbz	w8, 40400c <feof@plt+0x2c0c>
  404004:	str	wzr, [x19, #40]
  404008:	b	404014 <feof@plt+0x2c14>
  40400c:	mov	w8, #0x1                   	// #1
  404010:	str	w8, [x19, #40]
  404014:	mov	w8, #0x1                   	// #1
  404018:	add	x25, x19, #0x20
  40401c:	str	w8, [x19, #24]
  404020:	ldr	w27, [x19, #52]
  404024:	cmp	w27, w23
  404028:	b.le	404208 <feof@plt+0x2e08>
  40402c:	mov	w27, w23
  404030:	str	w23, [x19, #52]
  404034:	ldr	w26, [x19, #48]
  404038:	cmp	w26, w23
  40403c:	b.gt	404214 <feof@plt+0x2e14>
  404040:	ldr	w22, [x19, #40]
  404044:	cmp	w22, #0x1
  404048:	b.ne	404228 <feof@plt+0x2e28>  // b.any
  40404c:	cmp	w26, w27
  404050:	b.eq	404234 <feof@plt+0x2e34>  // b.none
  404054:	cmp	w27, w23
  404058:	b.eq	404234 <feof@plt+0x2e34>  // b.none
  40405c:	cmp	w23, w27
  404060:	b.le	404250 <feof@plt+0x2e50>
  404064:	cmp	w26, w27
  404068:	b.ge	404250 <feof@plt+0x2e50>  // b.tcont
  40406c:	add	x9, x20, w27, sxtw #3
  404070:	sxtw	x8, w27
  404074:	add	x10, x20, #0x10
  404078:	add	x11, x9, #0x10
  40407c:	mov	w12, w26
  404080:	mov	w13, w23
  404084:	sub	w14, w13, w27
  404088:	sub	w15, w27, w12
  40408c:	cmp	w14, w15
  404090:	b.le	404110 <feof@plt+0x2d10>
  404094:	cmp	w15, #0x1
  404098:	sub	w13, w13, w15
  40409c:	b.lt	40417c <feof@plt+0x2d7c>  // b.tstop
  4040a0:	sxtw	x14, w12
  4040a4:	sxtw	x16, w13
  4040a8:	cmp	w15, #0x4
  4040ac:	mov	w15, w15
  4040b0:	b.cc	4040dc <feof@plt+0x2cdc>  // b.lo, b.ul, b.last
  4040b4:	add	x18, x16, x15
  4040b8:	add	x17, x20, x14, lsl #3
  4040bc:	add	x18, x20, x18, lsl #3
  4040c0:	cmp	x17, x18
  4040c4:	b.cs	404190 <feof@plt+0x2d90>  // b.hs, b.nlast
  4040c8:	add	x17, x14, x15
  4040cc:	add	x17, x20, x17, lsl #3
  4040d0:	add	x18, x20, x16, lsl #3
  4040d4:	cmp	x18, x17
  4040d8:	b.cs	404190 <feof@plt+0x2d90>  // b.hs, b.nlast
  4040dc:	mov	x17, xzr
  4040e0:	add	x16, x17, x16
  4040e4:	add	x18, x17, x14
  4040e8:	add	x14, x20, x16, lsl #3
  4040ec:	add	x16, x20, x18, lsl #3
  4040f0:	sub	x15, x15, x17
  4040f4:	ldr	x17, [x14]
  4040f8:	ldr	x18, [x16]
  4040fc:	subs	x15, x15, #0x1
  404100:	str	x17, [x16], #8
  404104:	str	x18, [x14], #8
  404108:	b.ne	4040f4 <feof@plt+0x2cf4>  // b.any
  40410c:	b	40417c <feof@plt+0x2d7c>
  404110:	cmp	w14, #0x1
  404114:	b.lt	404178 <feof@plt+0x2d78>  // b.tstop
  404118:	sxtw	x15, w12
  40411c:	cmp	w14, #0x3
  404120:	mov	w16, w14
  404124:	b.ls	404148 <feof@plt+0x2d48>  // b.plast
  404128:	add	x17, x20, x15, lsl #3
  40412c:	add	x18, x9, x16, lsl #3
  404130:	cmp	x17, x18
  404134:	b.cs	4041cc <feof@plt+0x2dcc>  // b.hs, b.nlast
  404138:	add	x17, x15, x16
  40413c:	add	x17, x20, x17, lsl #3
  404140:	cmp	x9, x17
  404144:	b.cs	4041cc <feof@plt+0x2dcc>  // b.hs, b.nlast
  404148:	mov	x17, xzr
  40414c:	add	x18, x8, x17
  404150:	add	x0, x17, x15
  404154:	add	x15, x20, x18, lsl #3
  404158:	add	x18, x20, x0, lsl #3
  40415c:	sub	x16, x16, x17
  404160:	ldr	x17, [x15]
  404164:	ldr	x0, [x18]
  404168:	subs	x16, x16, #0x1
  40416c:	str	x17, [x18], #8
  404170:	str	x0, [x15], #8
  404174:	b.ne	404160 <feof@plt+0x2d60>  // b.any
  404178:	add	w12, w14, w12
  40417c:	cmp	w13, w27
  404180:	b.le	404250 <feof@plt+0x2e50>
  404184:	cmp	w27, w12
  404188:	b.gt	404084 <feof@plt+0x2c84>
  40418c:	b	404250 <feof@plt+0x2e50>
  404190:	and	x17, x15, #0xfffffffc
  404194:	add	x18, x10, x14, lsl #3
  404198:	add	x0, x10, x16, lsl #3
  40419c:	mov	x1, x17
  4041a0:	ldp	q0, q3, [x18, #-16]
  4041a4:	ldp	q1, q2, [x0, #-16]
  4041a8:	subs	x1, x1, #0x4
  4041ac:	stp	q1, q2, [x18, #-16]
  4041b0:	stp	q0, q3, [x0, #-16]
  4041b4:	add	x18, x18, #0x20
  4041b8:	add	x0, x0, #0x20
  4041bc:	b.ne	4041a0 <feof@plt+0x2da0>  // b.any
  4041c0:	cmp	x17, x15
  4041c4:	b.eq	40417c <feof@plt+0x2d7c>  // b.none
  4041c8:	b	4040e0 <feof@plt+0x2ce0>
  4041cc:	and	x17, x16, #0xfffffffc
  4041d0:	add	x18, x10, x15, lsl #3
  4041d4:	mov	x0, x17
  4041d8:	mov	x1, x11
  4041dc:	ldp	q0, q3, [x18, #-16]
  4041e0:	ldp	q1, q2, [x1, #-16]
  4041e4:	subs	x0, x0, #0x4
  4041e8:	stp	q1, q2, [x18, #-16]
  4041ec:	stp	q0, q3, [x1, #-16]
  4041f0:	add	x18, x18, #0x20
  4041f4:	add	x1, x1, #0x20
  4041f8:	b.ne	4041dc <feof@plt+0x2ddc>  // b.any
  4041fc:	cmp	x17, x16
  404200:	b.ne	40414c <feof@plt+0x2d4c>  // b.any
  404204:	b	404178 <feof@plt+0x2d78>
  404208:	ldr	w26, [x19, #48]
  40420c:	cmp	w26, w23
  404210:	b.le	404040 <feof@plt+0x2c40>
  404214:	mov	w26, w23
  404218:	str	w23, [x19, #48]
  40421c:	ldr	w22, [x19, #40]
  404220:	cmp	w22, #0x1
  404224:	b.eq	40404c <feof@plt+0x2c4c>  // b.none
  404228:	cmp	w23, w21
  40422c:	b.ne	4042c0 <feof@plt+0x2ec0>  // b.any
  404230:	b	404538 <feof@plt+0x3138>
  404234:	cmp	w27, w23
  404238:	b.eq	404244 <feof@plt+0x2e44>  // b.none
  40423c:	mov	w26, w23
  404240:	str	w23, [x19, #48]
  404244:	cmp	w23, w21
  404248:	b.ge	404298 <feof@plt+0x2e98>  // b.tcont
  40424c:	b	404264 <feof@plt+0x2e64>
  404250:	add	w8, w26, w23
  404254:	sub	w26, w8, w27
  404258:	stp	w26, w23, [x19, #48]
  40425c:	cmp	w23, w21
  404260:	b.ge	404298 <feof@plt+0x2e98>  // b.tcont
  404264:	add	x8, x20, w23, sxtw #3
  404268:	b	404280 <feof@plt+0x2e80>
  40426c:	add	w23, w23, #0x1
  404270:	cmp	w21, w23
  404274:	add	x8, x8, #0x8
  404278:	str	w23, [x19]
  40427c:	b.eq	4042ac <feof@plt+0x2eac>  // b.none
  404280:	ldr	x9, [x8]
  404284:	ldrb	w10, [x9]
  404288:	cmp	w10, #0x2d
  40428c:	b.ne	40426c <feof@plt+0x2e6c>  // b.any
  404290:	ldrb	w9, [x9, #1]
  404294:	cbz	w9, 40426c <feof@plt+0x2e6c>
  404298:	mov	w27, w23
  40429c:	str	w23, [x19, #52]
  4042a0:	cmp	w23, w21
  4042a4:	b.ne	4042c0 <feof@plt+0x2ec0>  // b.any
  4042a8:	b	404538 <feof@plt+0x3138>
  4042ac:	mov	w23, w21
  4042b0:	mov	w27, w23
  4042b4:	str	w23, [x19, #52]
  4042b8:	cmp	w23, w21
  4042bc:	b.eq	404538 <feof@plt+0x3138>  // b.none
  4042c0:	ldr	x0, [x20, w23, sxtw #3]
  4042c4:	adrp	x1, 405000 <_ZdlPvm@@Base+0x128>
  4042c8:	add	x1, x1, #0x2db
  4042cc:	mov	w28, w5
  4042d0:	bl	401330 <strcmp@plt>
  4042d4:	cbz	w0, 404330 <feof@plt+0x2f30>
  4042d8:	cmp	w23, w21
  4042dc:	b.eq	404538 <feof@plt+0x3138>  // b.none
  4042e0:	sxtw	x8, w23
  4042e4:	ldr	x8, [x20, x8, lsl #3]
  4042e8:	ldrb	w9, [x8]
  4042ec:	cmp	w9, #0x2d
  4042f0:	b.ne	4044f4 <feof@plt+0x30f4>  // b.any
  4042f4:	mov	x9, x8
  4042f8:	ldrb	w10, [x9, #1]!
  4042fc:	cbz	w10, 4044f4 <feof@plt+0x30f4>
  404300:	ldur	x27, [x29, #-8]
  404304:	ldur	w26, [x29, #-12]
  404308:	mov	w5, w28
  40430c:	cmp	x27, #0x0
  404310:	cset	w8, ne  // ne = any
  404314:	cmp	w10, #0x2d
  404318:	cset	w10, eq  // eq = none
  40431c:	and	w8, w8, w10
  404320:	add	x22, x9, x8
  404324:	str	x22, [x25]
  404328:	cbnz	x27, 403ea0 <feof@plt+0x2aa0>
  40432c:	b	4046ec <feof@plt+0x32ec>
  404330:	add	w8, w23, #0x1
  404334:	cmp	w26, w27
  404338:	str	w8, [x19]
  40433c:	b.eq	40450c <feof@plt+0x310c>  // b.none
  404340:	cmp	w27, w8
  404344:	b.eq	40450c <feof@plt+0x310c>  // b.none
  404348:	cmp	w23, w27
  40434c:	b.lt	404520 <feof@plt+0x3120>  // b.tstop
  404350:	cmp	w26, w27
  404354:	b.ge	404520 <feof@plt+0x3120>  // b.tcont
  404358:	add	x10, x20, w27, sxtw #3
  40435c:	sxtw	x9, w27
  404360:	add	x11, x20, #0x10
  404364:	add	x12, x10, #0x10
  404368:	mov	w13, w26
  40436c:	mov	w14, w8
  404370:	sub	w15, w14, w27
  404374:	sub	w16, w27, w13
  404378:	cmp	w15, w16
  40437c:	b.le	4043fc <feof@plt+0x2ffc>
  404380:	cmp	w16, #0x1
  404384:	sub	w14, w14, w16
  404388:	b.lt	404468 <feof@plt+0x3068>  // b.tstop
  40438c:	sxtw	x15, w13
  404390:	sxtw	x17, w14
  404394:	cmp	w16, #0x4
  404398:	mov	w16, w16
  40439c:	b.cc	4043c8 <feof@plt+0x2fc8>  // b.lo, b.ul, b.last
  4043a0:	add	x0, x17, x16
  4043a4:	add	x18, x20, x15, lsl #3
  4043a8:	add	x0, x20, x0, lsl #3
  4043ac:	cmp	x18, x0
  4043b0:	b.cs	40447c <feof@plt+0x307c>  // b.hs, b.nlast
  4043b4:	add	x18, x15, x16
  4043b8:	add	x18, x20, x18, lsl #3
  4043bc:	add	x0, x20, x17, lsl #3
  4043c0:	cmp	x0, x18
  4043c4:	b.cs	40447c <feof@plt+0x307c>  // b.hs, b.nlast
  4043c8:	mov	x18, xzr
  4043cc:	add	x17, x18, x17
  4043d0:	add	x0, x18, x15
  4043d4:	add	x15, x20, x17, lsl #3
  4043d8:	add	x17, x20, x0, lsl #3
  4043dc:	sub	x16, x16, x18
  4043e0:	ldr	x18, [x15]
  4043e4:	ldr	x0, [x17]
  4043e8:	subs	x16, x16, #0x1
  4043ec:	str	x18, [x17], #8
  4043f0:	str	x0, [x15], #8
  4043f4:	b.ne	4043e0 <feof@plt+0x2fe0>  // b.any
  4043f8:	b	404468 <feof@plt+0x3068>
  4043fc:	cmp	w15, #0x1
  404400:	b.lt	404464 <feof@plt+0x3064>  // b.tstop
  404404:	sxtw	x16, w13
  404408:	cmp	w15, #0x3
  40440c:	mov	w17, w15
  404410:	b.ls	404434 <feof@plt+0x3034>  // b.plast
  404414:	add	x18, x20, x16, lsl #3
  404418:	add	x0, x10, x17, lsl #3
  40441c:	cmp	x18, x0
  404420:	b.cs	4044b8 <feof@plt+0x30b8>  // b.hs, b.nlast
  404424:	add	x18, x16, x17
  404428:	add	x18, x20, x18, lsl #3
  40442c:	cmp	x10, x18
  404430:	b.cs	4044b8 <feof@plt+0x30b8>  // b.hs, b.nlast
  404434:	mov	x18, xzr
  404438:	add	x0, x9, x18
  40443c:	add	x1, x18, x16
  404440:	add	x16, x20, x0, lsl #3
  404444:	add	x0, x20, x1, lsl #3
  404448:	sub	x17, x17, x18
  40444c:	ldr	x18, [x16]
  404450:	ldr	x1, [x0]
  404454:	subs	x17, x17, #0x1
  404458:	str	x18, [x0], #8
  40445c:	str	x1, [x16], #8
  404460:	b.ne	40444c <feof@plt+0x304c>  // b.any
  404464:	add	w13, w15, w13
  404468:	cmp	w14, w27
  40446c:	b.le	404520 <feof@plt+0x3120>
  404470:	cmp	w27, w13
  404474:	b.gt	404370 <feof@plt+0x2f70>
  404478:	b	404520 <feof@plt+0x3120>
  40447c:	and	x18, x16, #0xfffffffc
  404480:	add	x0, x11, x15, lsl #3
  404484:	add	x1, x11, x17, lsl #3
  404488:	mov	x2, x18
  40448c:	ldp	q0, q3, [x0, #-16]
  404490:	ldp	q1, q2, [x1, #-16]
  404494:	subs	x2, x2, #0x4
  404498:	stp	q1, q2, [x0, #-16]
  40449c:	stp	q0, q3, [x1, #-16]
  4044a0:	add	x0, x0, #0x20
  4044a4:	add	x1, x1, #0x20
  4044a8:	b.ne	40448c <feof@plt+0x308c>  // b.any
  4044ac:	cmp	x18, x16
  4044b0:	b.eq	404468 <feof@plt+0x3068>  // b.none
  4044b4:	b	4043cc <feof@plt+0x2fcc>
  4044b8:	and	x18, x17, #0xfffffffc
  4044bc:	add	x0, x11, x16, lsl #3
  4044c0:	mov	x1, x18
  4044c4:	mov	x2, x12
  4044c8:	ldp	q0, q3, [x0, #-16]
  4044cc:	ldp	q1, q2, [x2, #-16]
  4044d0:	subs	x1, x1, #0x4
  4044d4:	stp	q1, q2, [x0, #-16]
  4044d8:	stp	q0, q3, [x2, #-16]
  4044dc:	add	x0, x0, #0x20
  4044e0:	add	x2, x2, #0x20
  4044e4:	b.ne	4044c8 <feof@plt+0x30c8>  // b.any
  4044e8:	cmp	x18, x17
  4044ec:	b.ne	404438 <feof@plt+0x3038>  // b.any
  4044f0:	b	404464 <feof@plt+0x3064>
  4044f4:	cbz	w22, 404544 <feof@plt+0x3144>
  4044f8:	add	w9, w23, #0x1
  4044fc:	str	x8, [x19, #16]
  404500:	str	w9, [x19]
  404504:	mov	w27, #0x1                   	// #1
  404508:	b	404548 <feof@plt+0x3148>
  40450c:	cmp	w26, w27
  404510:	b.ne	40452c <feof@plt+0x312c>  // b.any
  404514:	mov	w26, w8
  404518:	str	w8, [x19, #48]
  40451c:	b	40452c <feof@plt+0x312c>
  404520:	add	w9, w26, w8
  404524:	sub	w26, w9, w27
  404528:	stp	w26, w8, [x19, #48]
  40452c:	str	w21, [x19, #52]
  404530:	str	w21, [x19]
  404534:	mov	w27, w21
  404538:	cmp	w26, w27
  40453c:	b.eq	404544 <feof@plt+0x3144>  // b.none
  404540:	str	w26, [x19]
  404544:	mov	w27, #0xffffffff            	// #-1
  404548:	mov	w0, w27
  40454c:	ldp	x20, x19, [sp, #176]
  404550:	ldp	x22, x21, [sp, #160]
  404554:	ldp	x24, x23, [sp, #144]
  404558:	ldp	x26, x25, [sp, #128]
  40455c:	ldp	x28, x27, [sp, #112]
  404560:	ldp	x29, x30, [sp, #96]
  404564:	add	sp, sp, #0xc0
  404568:	ret
  40456c:	ldur	x25, [x29, #-8]
  404570:	mov	w8, #0xffffffff            	// #-1
  404574:	stur	wzr, [x29, #-36]
  404578:	stur	xzr, [x29, #-32]
  40457c:	str	w8, [sp, #48]
  404580:	b	404598 <feof@plt+0x3198>
  404584:	mov	w8, #0x1                   	// #1
  404588:	stur	w8, [x29, #-36]
  40458c:	ldr	x28, [x25, #32]!
  404590:	add	w24, w24, #0x1
  404594:	cbz	x28, 404604 <feof@plt+0x3204>
  404598:	mov	x0, x28
  40459c:	mov	x1, x22
  4045a0:	mov	x2, x27
  4045a4:	bl	401290 <strncmp@plt>
  4045a8:	cbnz	w0, 40458c <feof@plt+0x318c>
  4045ac:	mov	x0, x28
  4045b0:	bl	401180 <strlen@plt>
  4045b4:	cmp	w27, w0
  4045b8:	b.eq	403fb4 <feof@plt+0x2bb4>  // b.none
  4045bc:	ldur	x10, [x29, #-32]
  4045c0:	cbz	x10, 4045f8 <feof@plt+0x31f8>
  4045c4:	ldr	w8, [x10, #8]
  4045c8:	ldr	w9, [x25, #8]
  4045cc:	cmp	w8, w9
  4045d0:	b.ne	404584 <feof@plt+0x3184>  // b.any
  4045d4:	ldr	x8, [x10, #16]
  4045d8:	ldr	x9, [x25, #16]
  4045dc:	cmp	x8, x9
  4045e0:	b.ne	404584 <feof@plt+0x3184>  // b.any
  4045e4:	ldr	w8, [x10, #24]
  4045e8:	ldr	w9, [x25, #24]
  4045ec:	cmp	w8, w9
  4045f0:	b.ne	404584 <feof@plt+0x3184>  // b.any
  4045f4:	b	40458c <feof@plt+0x318c>
  4045f8:	stur	x25, [x29, #-32]
  4045fc:	str	w24, [sp, #48]
  404600:	b	40458c <feof@plt+0x318c>
  404604:	ldr	x24, [sp, #24]
  404608:	ldr	x25, [sp, #40]
  40460c:	ldur	w8, [x29, #-36]
  404610:	cbz	w8, 404634 <feof@plt+0x3234>
  404614:	ldur	w8, [x29, #-12]
  404618:	cbnz	w8, 404ab0 <feof@plt+0x36b0>
  40461c:	mov	x0, x22
  404620:	bl	401180 <strlen@plt>
  404624:	add	x8, x22, x0
  404628:	add	w9, w23, #0x1
  40462c:	str	wzr, [x19, #8]
  404630:	b	40492c <feof@plt+0x352c>
  404634:	ldp	w10, w5, [sp, #8]
  404638:	ldur	x27, [x29, #-32]
  40463c:	ldr	w28, [sp, #48]
  404640:	cbz	x27, 404670 <feof@plt+0x3270>
  404644:	ldr	x8, [sp, #16]
  404648:	add	x8, x8, #0x1
  40464c:	str	w8, [x19]
  404650:	ldrb	w10, [x26]
  404654:	ldr	w9, [x27, #8]
  404658:	cbz	w10, 40479c <feof@plt+0x339c>
  40465c:	ldr	x10, [sp, #32]
  404660:	cbz	w9, 404800 <feof@plt+0x3400>
  404664:	add	x8, x26, #0x1
  404668:	str	x8, [x19, #16]
  40466c:	b	4047bc <feof@plt+0x33bc>
  404670:	ldur	w26, [x29, #-12]
  404674:	ldr	x27, [sp, #32]
  404678:	cbz	w5, 40469c <feof@plt+0x329c>
  40467c:	cmp	w10, #0x2d
  404680:	b.eq	40469c <feof@plt+0x329c>  // b.none
  404684:	ldrb	w1, [x22]
  404688:	mov	x0, x24
  40468c:	mov	w28, w10
  404690:	bl	401200 <strchr@plt>
  404694:	mov	w10, w28
  404698:	cbnz	x0, 4046ec <feof@plt+0x32ec>
  40469c:	cbnz	w26, 404a68 <feof@plt+0x3668>
  4046a0:	ldr	w8, [x19]
  4046a4:	adrp	x9, 405000 <_ZdlPvm@@Base+0x128>
  4046a8:	add	x9, x9, #0x1ae
  4046ac:	str	wzr, [x19, #8]
  4046b0:	add	w8, w8, #0x1
  4046b4:	str	x9, [x19, #32]
  4046b8:	str	w8, [x19]
  4046bc:	mov	w27, #0x3f                  	// #63
  4046c0:	b	404548 <feof@plt+0x3148>
  4046c4:	mov	x0, x24
  4046c8:	mov	w1, w10
  4046cc:	mov	w28, w10
  4046d0:	stp	x9, x25, [sp, #32]
  4046d4:	mov	w25, w5
  4046d8:	bl	401200 <strchr@plt>
  4046dc:	mov	w5, w25
  4046e0:	ldp	x9, x25, [sp, #32]
  4046e4:	mov	w10, w28
  4046e8:	cbz	x0, 403ebc <feof@plt+0x2abc>
  4046ec:	add	x28, x22, #0x1
  4046f0:	str	x28, [x25]
  4046f4:	ldrb	w27, [x22]
  4046f8:	mov	x0, x24
  4046fc:	mov	w1, w27
  404700:	bl	401200 <strchr@plt>
  404704:	ldrb	w8, [x22, #1]
  404708:	cbnz	w8, 404714 <feof@plt+0x3314>
  40470c:	add	w23, w23, #0x1
  404710:	str	w23, [x19]
  404714:	cmp	w27, #0x3a
  404718:	b.eq	404754 <feof@plt+0x3354>  // b.none
  40471c:	cbz	x0, 404754 <feof@plt+0x3354>
  404720:	ldrb	w9, [x0]
  404724:	ldrb	w8, [x0, #1]
  404728:	cmp	w9, #0x57
  40472c:	b.ne	404764 <feof@plt+0x3364>  // b.any
  404730:	cmp	w8, #0x3b
  404734:	b.ne	404764 <feof@plt+0x3364>  // b.any
  404738:	ldrb	w8, [x28]
  40473c:	cbz	w8, 404788 <feof@plt+0x3388>
  404740:	add	w8, w23, #0x1
  404744:	str	x28, [x19, #16]
  404748:	str	w8, [sp, #32]
  40474c:	str	w8, [x19]
  404750:	b	404840 <feof@plt+0x3440>
  404754:	cbnz	w26, 404990 <feof@plt+0x3590>
  404758:	str	w27, [x19, #8]
  40475c:	mov	w27, #0x3f                  	// #63
  404760:	b	404548 <feof@plt+0x3148>
  404764:	cmp	w8, #0x3a
  404768:	b.ne	404548 <feof@plt+0x3148>  // b.any
  40476c:	ldrb	w9, [x0, #2]
  404770:	ldrb	w8, [x28]
  404774:	cmp	w9, #0x3a
  404778:	b.ne	4047e8 <feof@plt+0x33e8>  // b.any
  40477c:	cbnz	w8, 4047ec <feof@plt+0x33ec>
  404780:	str	xzr, [x19, #16]
  404784:	b	4047f8 <feof@plt+0x33f8>
  404788:	cmp	w23, w21
  40478c:	b.ne	40482c <feof@plt+0x342c>  // b.any
  404790:	cbnz	w26, 404b84 <feof@plt+0x3784>
  404794:	str	w27, [x19, #8]
  404798:	b	404b18 <feof@plt+0x3718>
  40479c:	cmp	w9, #0x1
  4047a0:	b.ne	4047bc <feof@plt+0x33bc>  // b.any
  4047a4:	cmp	w8, w21
  4047a8:	b.ge	404a44 <feof@plt+0x3644>  // b.tcont
  4047ac:	add	w9, w23, #0x2
  4047b0:	str	w9, [x19]
  4047b4:	ldr	x8, [x20, x8, lsl #3]
  4047b8:	b	404668 <feof@plt+0x3268>
  4047bc:	mov	x0, x22
  4047c0:	bl	401180 <strlen@plt>
  4047c4:	add	x8, x22, x0
  4047c8:	str	x8, [x25]
  4047cc:	ldur	x8, [x29, #-24]
  4047d0:	cbz	x8, 4047d8 <feof@plt+0x33d8>
  4047d4:	str	w28, [x8]
  4047d8:	ldr	x8, [x27, #16]
  4047dc:	ldr	w27, [x27, #24]
  4047e0:	cbnz	x8, 404a38 <feof@plt+0x3638>
  4047e4:	b	404548 <feof@plt+0x3148>
  4047e8:	cbz	w8, 4049c4 <feof@plt+0x35c4>
  4047ec:	add	w8, w23, #0x1
  4047f0:	str	x28, [x19, #16]
  4047f4:	str	w8, [x19]
  4047f8:	str	xzr, [x25]
  4047fc:	b	404548 <feof@plt+0x3148>
  404800:	ldur	w8, [x29, #-12]
  404804:	cbnz	w8, 404b58 <feof@plt+0x3758>
  404808:	ldr	x20, [x19, #32]
  40480c:	mov	x0, x20
  404810:	bl	401180 <strlen@plt>
  404814:	add	x8, x20, x0
  404818:	str	x8, [x19, #32]
  40481c:	ldr	w8, [x27, #24]
  404820:	mov	w27, #0x3f                  	// #63
  404824:	str	w8, [x19, #8]
  404828:	b	404548 <feof@plt+0x3148>
  40482c:	add	w8, w23, #0x1
  404830:	str	w8, [x19]
  404834:	ldr	x28, [x20, w23, sxtw #3]
  404838:	str	w8, [sp, #32]
  40483c:	str	x28, [x19, #16]
  404840:	ldur	x8, [x29, #-8]
  404844:	str	x25, [sp, #40]
  404848:	str	x28, [x25]
  40484c:	mov	x25, x28
  404850:	ldrb	w22, [x25]
  404854:	cbz	w22, 404868 <feof@plt+0x3468>
  404858:	cmp	w22, #0x3d
  40485c:	b.eq	404868 <feof@plt+0x3468>  // b.none
  404860:	ldrb	w22, [x25, #1]!
  404864:	cbnz	w22, 404858 <feof@plt+0x3458>
  404868:	ldr	x27, [x8]
  40486c:	cbz	x27, 404980 <feof@plt+0x3580>
  404870:	mov	x8, x28
  404874:	sub	x26, x25, x8
  404878:	str	x24, [sp, #24]
  40487c:	mov	w24, wzr
  404880:	mov	w28, wzr
  404884:	mov	x23, x8
  404888:	and	x8, x26, #0xffffffff
  40488c:	stur	wzr, [x29, #-36]
  404890:	stur	xzr, [x29, #-32]
  404894:	str	x8, [sp, #48]
  404898:	b	4048b0 <feof@plt+0x34b0>
  40489c:	ldur	x8, [x29, #-8]
  4048a0:	ldr	x27, [x8, #32]!
  4048a4:	add	w24, w24, #0x1
  4048a8:	stur	x8, [x29, #-8]
  4048ac:	cbz	x27, 40490c <feof@plt+0x350c>
  4048b0:	mov	x0, x27
  4048b4:	mov	x1, x23
  4048b8:	mov	x2, x26
  4048bc:	bl	401290 <strncmp@plt>
  4048c0:	cbnz	w0, 40489c <feof@plt+0x349c>
  4048c4:	mov	x0, x27
  4048c8:	bl	401180 <strlen@plt>
  4048cc:	ldr	x8, [sp, #48]
  4048d0:	cmp	x8, x0
  4048d4:	b.eq	40493c <feof@plt+0x353c>  // b.none
  4048d8:	ldur	x9, [x29, #-32]
  4048dc:	ldur	x8, [x29, #-8]
  4048e0:	cmp	x9, #0x0
  4048e4:	csel	x9, x8, x9, eq  // eq = none
  4048e8:	stur	x9, [x29, #-32]
  4048ec:	ldur	w9, [x29, #-36]
  4048f0:	csinc	w28, w28, wzr, eq  // eq = none
  4048f4:	csel	w9, w24, w9, eq  // eq = none
  4048f8:	stur	w9, [x29, #-36]
  4048fc:	ldr	x27, [x8, #32]!
  404900:	add	w24, w24, #0x1
  404904:	stur	x8, [x29, #-8]
  404908:	cbnz	x27, 4048b0 <feof@plt+0x34b0>
  40490c:	cbz	w28, 404950 <feof@plt+0x3550>
  404910:	ldur	w8, [x29, #-12]
  404914:	cbnz	w8, 404b2c <feof@plt+0x372c>
  404918:	ldr	w20, [sp, #32]
  40491c:	mov	x0, x23
  404920:	bl	401180 <strlen@plt>
  404924:	add	x8, x23, x0
  404928:	add	w9, w20, #0x1
  40492c:	str	x8, [x19, #32]
  404930:	str	w9, [x19]
  404934:	mov	w27, #0x3f                  	// #63
  404938:	b	404548 <feof@plt+0x3148>
  40493c:	ldur	x26, [x29, #-8]
  404940:	mov	w27, w24
  404944:	ldr	x24, [sp, #24]
  404948:	ldur	w9, [x29, #-12]
  40494c:	b	404964 <feof@plt+0x3564>
  404950:	ldr	x24, [sp, #24]
  404954:	ldur	w9, [x29, #-12]
  404958:	ldur	x26, [x29, #-32]
  40495c:	ldur	w27, [x29, #-36]
  404960:	cbz	x26, 404980 <feof@plt+0x3580>
  404964:	ldr	w8, [x26, #8]
  404968:	cbz	w22, 4049e8 <feof@plt+0x35e8>
  40496c:	cbz	w8, 404a90 <feof@plt+0x3690>
  404970:	ldr	x22, [sp, #40]
  404974:	add	x8, x25, #0x1
  404978:	str	x8, [x19, #16]
  40497c:	b	404a10 <feof@plt+0x3610>
  404980:	ldr	x8, [sp, #40]
  404984:	mov	w27, #0x57                  	// #87
  404988:	str	xzr, [x8]
  40498c:	b	404548 <feof@plt+0x3148>
  404990:	ldr	w8, [x19, #44]
  404994:	adrp	x9, 416000 <_ZdlPvm@@Base+0x11128>
  404998:	ldr	x0, [x9, #640]
  40499c:	ldr	x2, [x20]
  4049a0:	adrp	x9, 405000 <_ZdlPvm@@Base+0x128>
  4049a4:	adrp	x10, 405000 <_ZdlPvm@@Base+0x128>
  4049a8:	add	x9, x9, #0x4d2
  4049ac:	add	x10, x10, #0x4ec
  4049b0:	cmp	w8, #0x0
  4049b4:	csel	x1, x10, x9, eq  // eq = none
  4049b8:	mov	w3, w27
  4049bc:	bl	401190 <fprintf@plt>
  4049c0:	b	404758 <feof@plt+0x3358>
  4049c4:	cmp	w23, w21
  4049c8:	b.ne	404ad8 <feof@plt+0x36d8>  // b.any
  4049cc:	cbnz	w26, 404c08 <feof@plt+0x3808>
  4049d0:	str	w27, [x19, #8]
  4049d4:	ldrb	w8, [x24]
  4049d8:	mov	w9, #0x3f                  	// #63
  4049dc:	cmp	w8, #0x3a
  4049e0:	csel	w27, w8, w9, eq  // eq = none
  4049e4:	b	4047f8 <feof@plt+0x33f8>
  4049e8:	ldr	x22, [sp, #40]
  4049ec:	cmp	w8, #0x1
  4049f0:	b.ne	404a10 <feof@plt+0x3610>  // b.any
  4049f4:	ldr	w10, [sp, #32]
  4049f8:	cmp	w10, w21
  4049fc:	b.ge	404b04 <feof@plt+0x3704>  // b.tcont
  404a00:	add	w8, w10, #0x1
  404a04:	str	w8, [x19]
  404a08:	ldr	x8, [x20, w10, sxtw #3]
  404a0c:	b	404978 <feof@plt+0x3578>
  404a10:	mov	x0, x23
  404a14:	bl	401180 <strlen@plt>
  404a18:	add	x8, x23, x0
  404a1c:	str	x8, [x22]
  404a20:	ldur	x8, [x29, #-24]
  404a24:	cbz	x8, 404a2c <feof@plt+0x362c>
  404a28:	str	w27, [x8]
  404a2c:	ldr	x8, [x26, #16]
  404a30:	ldr	w27, [x26, #24]
  404a34:	cbz	x8, 404548 <feof@plt+0x3148>
  404a38:	str	w27, [x8]
  404a3c:	mov	w27, wzr
  404a40:	b	404548 <feof@plt+0x3148>
  404a44:	ldur	w8, [x29, #-12]
  404a48:	cbnz	w8, 404bbc <feof@plt+0x37bc>
  404a4c:	mov	x0, x22
  404a50:	bl	401180 <strlen@plt>
  404a54:	add	x8, x22, x0
  404a58:	str	x8, [x19, #32]
  404a5c:	ldr	w8, [x27, #24]
  404a60:	str	w8, [x19, #8]
  404a64:	b	404b18 <feof@plt+0x3718>
  404a68:	adrp	x8, 416000 <_ZdlPvm@@Base+0x11128>
  404a6c:	ldr	x0, [x8, #640]
  404a70:	ldr	x2, [x20]
  404a74:	cmp	w10, #0x2d
  404a78:	b.ne	404aec <feof@plt+0x36ec>  // b.any
  404a7c:	adrp	x1, 405000 <_ZdlPvm@@Base+0x128>
  404a80:	add	x1, x1, #0x492
  404a84:	mov	x3, x22
  404a88:	bl	401190 <fprintf@plt>
  404a8c:	b	4046a0 <feof@plt+0x32a0>
  404a90:	cbnz	w9, 404be0 <feof@plt+0x37e0>
  404a94:	mov	x0, x23
  404a98:	bl	401180 <strlen@plt>
  404a9c:	ldr	x9, [sp, #40]
  404aa0:	add	x8, x23, x0
  404aa4:	mov	w27, #0x3f                  	// #63
  404aa8:	str	x8, [x9]
  404aac:	b	404548 <feof@plt+0x3148>
  404ab0:	adrp	x8, 416000 <_ZdlPvm@@Base+0x11128>
  404ab4:	ldr	x0, [x8, #640]
  404ab8:	ldr	x2, [x20]
  404abc:	ldr	x3, [sp, #32]
  404ac0:	adrp	x1, 405000 <_ZdlPvm@@Base+0x128>
  404ac4:	add	x1, x1, #0x3f4
  404ac8:	bl	401190 <fprintf@plt>
  404acc:	ldr	x22, [x19, #32]
  404ad0:	ldr	w23, [x19]
  404ad4:	b	40461c <feof@plt+0x321c>
  404ad8:	add	w8, w23, #0x1
  404adc:	str	w8, [x19]
  404ae0:	ldr	x8, [x20, w23, sxtw #3]
  404ae4:	str	x8, [x19, #16]
  404ae8:	b	4047f8 <feof@plt+0x33f8>
  404aec:	ldrb	w3, [x27]
  404af0:	adrp	x1, 405000 <_ZdlPvm@@Base+0x128>
  404af4:	add	x1, x1, #0x4b2
  404af8:	mov	x4, x22
  404afc:	bl	401190 <fprintf@plt>
  404b00:	b	4046a0 <feof@plt+0x32a0>
  404b04:	cbnz	w9, 404c28 <feof@plt+0x3828>
  404b08:	mov	x0, x23
  404b0c:	bl	401180 <strlen@plt>
  404b10:	add	x8, x23, x0
  404b14:	str	x8, [x22]
  404b18:	ldrb	w8, [x24]
  404b1c:	mov	w9, #0x3f                  	// #63
  404b20:	cmp	w8, #0x3a
  404b24:	csel	w27, w8, w9, eq  // eq = none
  404b28:	b	404548 <feof@plt+0x3148>
  404b2c:	adrp	x8, 416000 <_ZdlPvm@@Base+0x11128>
  404b30:	ldr	x0, [x8, #640]
  404b34:	ldr	w8, [sp, #32]
  404b38:	ldr	x2, [x20]
  404b3c:	adrp	x1, 405000 <_ZdlPvm@@Base+0x128>
  404b40:	add	x1, x1, #0x52d
  404b44:	ldr	x3, [x20, w8, sxtw #3]
  404b48:	bl	401190 <fprintf@plt>
  404b4c:	ldr	x23, [x19, #32]
  404b50:	ldr	w20, [x19]
  404b54:	b	40491c <feof@plt+0x351c>
  404b58:	ldrb	w8, [x10, #1]
  404b5c:	adrp	x9, 416000 <_ZdlPvm@@Base+0x11128>
  404b60:	ldr	x0, [x9, #640]
  404b64:	ldr	x2, [x20]
  404b68:	cmp	w8, #0x2d
  404b6c:	b.ne	404ba4 <feof@plt+0x37a4>  // b.any
  404b70:	ldr	x3, [x27]
  404b74:	adrp	x1, 405000 <_ZdlPvm@@Base+0x128>
  404b78:	add	x1, x1, #0x412
  404b7c:	bl	401190 <fprintf@plt>
  404b80:	b	404808 <feof@plt+0x3408>
  404b84:	adrp	x8, 416000 <_ZdlPvm@@Base+0x11128>
  404b88:	ldr	x0, [x8, #640]
  404b8c:	ldr	x2, [x20]
  404b90:	adrp	x1, 405000 <_ZdlPvm@@Base+0x128>
  404b94:	add	x1, x1, #0x506
  404b98:	mov	w3, w27
  404b9c:	bl	401190 <fprintf@plt>
  404ba0:	b	404794 <feof@plt+0x3394>
  404ba4:	ldrb	w3, [x10]
  404ba8:	ldr	x4, [x27]
  404bac:	adrp	x1, 405000 <_ZdlPvm@@Base+0x128>
  404bb0:	add	x1, x1, #0x43f
  404bb4:	bl	401190 <fprintf@plt>
  404bb8:	b	404808 <feof@plt+0x3408>
  404bbc:	adrp	x8, 416000 <_ZdlPvm@@Base+0x11128>
  404bc0:	ldr	x0, [x8, #640]
  404bc4:	ldr	x2, [x20]
  404bc8:	ldr	x3, [sp, #32]
  404bcc:	adrp	x1, 405000 <_ZdlPvm@@Base+0x128>
  404bd0:	add	x1, x1, #0x46c
  404bd4:	bl	401190 <fprintf@plt>
  404bd8:	ldr	x22, [x25]
  404bdc:	b	404a4c <feof@plt+0x364c>
  404be0:	adrp	x8, 416000 <_ZdlPvm@@Base+0x11128>
  404be4:	ldr	x2, [x20]
  404be8:	ldr	x0, [x8, #640]
  404bec:	ldr	x3, [x26]
  404bf0:	adrp	x1, 405000 <_ZdlPvm@@Base+0x128>
  404bf4:	add	x1, x1, #0x54e
  404bf8:	bl	401190 <fprintf@plt>
  404bfc:	ldr	x8, [sp, #40]
  404c00:	ldr	x23, [x8]
  404c04:	b	404a94 <feof@plt+0x3694>
  404c08:	adrp	x8, 416000 <_ZdlPvm@@Base+0x11128>
  404c0c:	ldr	x0, [x8, #640]
  404c10:	ldr	x2, [x20]
  404c14:	adrp	x1, 405000 <_ZdlPvm@@Base+0x128>
  404c18:	add	x1, x1, #0x506
  404c1c:	mov	w3, w27
  404c20:	bl	401190 <fprintf@plt>
  404c24:	b	4049d0 <feof@plt+0x35d0>
  404c28:	adrp	x8, 416000 <_ZdlPvm@@Base+0x11128>
  404c2c:	add	x9, x20, w10, sxtw #3
  404c30:	ldr	x2, [x20]
  404c34:	ldr	x0, [x8, #640]
  404c38:	ldur	x3, [x9, #-8]
  404c3c:	adrp	x1, 405000 <_ZdlPvm@@Base+0x128>
  404c40:	add	x1, x1, #0x46c
  404c44:	bl	401190 <fprintf@plt>
  404c48:	ldr	x23, [x22]
  404c4c:	b	404b08 <feof@plt+0x3708>
  404c50:	stp	x29, x30, [sp, #-32]!
  404c54:	stp	x20, x19, [sp, #16]
  404c58:	adrp	x20, 416000 <_ZdlPvm@@Base+0x11128>
  404c5c:	adrp	x8, 416000 <_ZdlPvm@@Base+0x11128>
  404c60:	ldr	w9, [x20, #592]
  404c64:	ldr	w8, [x8, #596]
  404c68:	adrp	x19, 416000 <_ZdlPvm@@Base+0x11128>
  404c6c:	add	x19, x19, #0xdb0
  404c70:	mov	x7, x19
  404c74:	mov	x29, sp
  404c78:	stp	w9, w8, [x19]
  404c7c:	bl	403e18 <feof@plt+0x2a18>
  404c80:	ldr	w8, [x19]
  404c84:	ldr	x9, [x19, #16]
  404c88:	ldr	w11, [x19, #8]
  404c8c:	adrp	x10, 416000 <_ZdlPvm@@Base+0x11128>
  404c90:	str	w8, [x20, #592]
  404c94:	ldp	x20, x19, [sp, #16]
  404c98:	adrp	x12, 416000 <_ZdlPvm@@Base+0x11128>
  404c9c:	str	x9, [x10, #3616]
  404ca0:	str	w11, [x12, #600]
  404ca4:	ldp	x29, x30, [sp], #32
  404ca8:	ret
  404cac:	stp	x29, x30, [sp, #-32]!
  404cb0:	stp	x20, x19, [sp, #16]
  404cb4:	adrp	x20, 416000 <_ZdlPvm@@Base+0x11128>
  404cb8:	adrp	x8, 416000 <_ZdlPvm@@Base+0x11128>
  404cbc:	ldr	w9, [x20, #592]
  404cc0:	ldr	w8, [x8, #596]
  404cc4:	adrp	x19, 416000 <_ZdlPvm@@Base+0x11128>
  404cc8:	add	x19, x19, #0xdb0
  404ccc:	mov	w6, #0x1                   	// #1
  404cd0:	mov	x3, xzr
  404cd4:	mov	x4, xzr
  404cd8:	mov	w5, wzr
  404cdc:	mov	x7, x19
  404ce0:	mov	x29, sp
  404ce4:	stp	w9, w8, [x19]
  404ce8:	bl	403e18 <feof@plt+0x2a18>
  404cec:	ldr	w8, [x19]
  404cf0:	ldr	x9, [x19, #16]
  404cf4:	ldr	w11, [x19, #8]
  404cf8:	adrp	x10, 416000 <_ZdlPvm@@Base+0x11128>
  404cfc:	str	w8, [x20, #592]
  404d00:	ldp	x20, x19, [sp, #16]
  404d04:	adrp	x12, 416000 <_ZdlPvm@@Base+0x11128>
  404d08:	str	x9, [x10, #3616]
  404d0c:	str	w11, [x12, #600]
  404d10:	ldp	x29, x30, [sp], #32
  404d14:	ret
  404d18:	mov	w5, wzr
  404d1c:	mov	w6, wzr
  404d20:	b	404c50 <feof@plt+0x3850>
  404d24:	mov	x7, x5
  404d28:	mov	w5, wzr
  404d2c:	mov	w6, wzr
  404d30:	b	403e18 <feof@plt+0x2a18>
  404d34:	mov	w5, #0x1                   	// #1
  404d38:	mov	w6, wzr
  404d3c:	b	404c50 <feof@plt+0x3850>
  404d40:	mov	x7, x5
  404d44:	mov	w5, #0x1                   	// #1
  404d48:	mov	w6, wzr
  404d4c:	b	403e18 <feof@plt+0x2a18>
  404d50:	mov	w8, w0
  404d54:	tbnz	w0, #31, 404d9c <feof@plt+0x399c>
  404d58:	adrp	x0, 416000 <_ZdlPvm@@Base+0x11128>
  404d5c:	mov	w9, #0x6667                	// #26215
  404d60:	add	x0, x0, #0xdfc
  404d64:	movk	w9, #0x6666, lsl #16
  404d68:	mov	w10, #0xa                   	// #10
  404d6c:	smull	x11, w8, w9
  404d70:	lsr	x13, x11, #63
  404d74:	asr	x11, x11, #34
  404d78:	add	w11, w11, w13
  404d7c:	add	w12, w8, #0x9
  404d80:	msub	w8, w11, w10, w8
  404d84:	add	w8, w8, #0x30
  404d88:	cmp	w12, #0x12
  404d8c:	strb	w8, [x0, #-1]!
  404d90:	mov	w8, w11
  404d94:	b.hi	404d6c <feof@plt+0x396c>  // b.pmore
  404d98:	ret
  404d9c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x11128>
  404da0:	mov	w9, #0x6667                	// #26215
  404da4:	add	x0, x0, #0xdfb
  404da8:	movk	w9, #0x6666, lsl #16
  404dac:	mov	w10, #0xa                   	// #10
  404db0:	smull	x11, w8, w9
  404db4:	lsr	x13, x11, #63
  404db8:	asr	x11, x11, #34
  404dbc:	neg	w12, w8
  404dc0:	add	w11, w11, w13
  404dc4:	madd	w12, w11, w10, w12
  404dc8:	add	w8, w8, #0x9
  404dcc:	add	w12, w12, #0x30
  404dd0:	cmp	w8, #0x12
  404dd4:	strb	w12, [x0], #-1
  404dd8:	mov	w8, w11
  404ddc:	b.hi	404db0 <feof@plt+0x39b0>  // b.pmore
  404de0:	mov	w8, #0x2d                  	// #45
  404de4:	strb	w8, [x0]
  404de8:	ret
  404dec:	mov	w8, w0
  404df0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x11128>
  404df4:	mov	w9, #0xcccd                	// #52429
  404df8:	add	x0, x0, #0xe11
  404dfc:	movk	w9, #0xcccc, lsl #16
  404e00:	mov	w10, #0xa                   	// #10
  404e04:	umull	x11, w8, w9
  404e08:	lsr	x11, x11, #35
  404e0c:	msub	w12, w11, w10, w8
  404e10:	orr	w12, w12, #0x30
  404e14:	cmp	w8, #0x9
  404e18:	strb	w12, [x0, #-1]!
  404e1c:	mov	w8, w11
  404e20:	b.hi	404e04 <feof@plt+0x3a04>  // b.pmore
  404e24:	ret

0000000000404e28 <_Znwm@@Base>:
  404e28:	stp	x29, x30, [sp, #-32]!
  404e2c:	str	x19, [sp, #16]
  404e30:	mov	x29, sp
  404e34:	and	x8, x0, #0xffffffff
  404e38:	cmp	x0, #0x0
  404e3c:	csinc	x0, x8, xzr, ne  // ne = any
  404e40:	bl	401350 <malloc@plt>
  404e44:	cbz	x0, 404e54 <_Znwm@@Base+0x2c>
  404e48:	ldr	x19, [sp, #16]
  404e4c:	ldp	x29, x30, [sp], #32
  404e50:	ret
  404e54:	adrp	x8, 416000 <_ZdlPvm@@Base+0x11128>
  404e58:	ldr	x19, [x8, #3608]
  404e5c:	cbz	x19, 404e8c <_Znwm@@Base+0x64>
  404e60:	mov	x0, x19
  404e64:	bl	401180 <strlen@plt>
  404e68:	mov	x2, x0
  404e6c:	mov	w0, #0x2                   	// #2
  404e70:	mov	x1, x19
  404e74:	bl	401340 <write@plt>
  404e78:	adrp	x1, 405000 <_ZdlPvm@@Base+0x128>
  404e7c:	add	x1, x1, #0x34f
  404e80:	mov	w0, #0x2                   	// #2
  404e84:	mov	w2, #0x2                   	// #2
  404e88:	bl	401340 <write@plt>
  404e8c:	adrp	x0, 405000 <_ZdlPvm@@Base+0x128>
  404e90:	add	x0, x0, #0x58c
  404e94:	bl	404ea0 <_Znwm@@Base+0x78>
  404e98:	mov	w0, #0xffffffff            	// #-1
  404e9c:	bl	401210 <_exit@plt>
  404ea0:	stp	x29, x30, [sp, #-32]!
  404ea4:	str	x19, [sp, #16]
  404ea8:	mov	x29, sp
  404eac:	mov	x19, x0
  404eb0:	bl	401180 <strlen@plt>
  404eb4:	mov	x1, x19
  404eb8:	ldr	x19, [sp, #16]
  404ebc:	mov	x2, x0
  404ec0:	mov	w0, #0x2                   	// #2
  404ec4:	ldp	x29, x30, [sp], #32
  404ec8:	b	401340 <write@plt>

0000000000404ecc <_ZdlPv@@Base>:
  404ecc:	cbz	x0, 404ed4 <_ZdlPv@@Base+0x8>
  404ed0:	b	4011d0 <free@plt>
  404ed4:	ret

0000000000404ed8 <_ZdlPvm@@Base>:
  404ed8:	cbz	x0, 404ee0 <_ZdlPvm@@Base+0x8>
  404edc:	b	4011d0 <free@plt>
  404ee0:	ret
  404ee4:	cbz	x0, 404f14 <_ZdlPvm@@Base+0x3c>
  404ee8:	stp	x29, x30, [sp, #-32]!
  404eec:	str	x19, [sp, #16]
  404ef0:	mov	x29, sp
  404ef4:	mov	x19, x0
  404ef8:	bl	401180 <strlen@plt>
  404efc:	add	x0, x0, #0x1
  404f00:	bl	401350 <malloc@plt>
  404f04:	mov	x1, x19
  404f08:	bl	401240 <strcpy@plt>
  404f0c:	ldr	x19, [sp, #16]
  404f10:	ldp	x29, x30, [sp], #32
  404f14:	ret
  404f18:	stp	x29, x30, [sp, #-64]!
  404f1c:	mov	x29, sp
  404f20:	stp	x19, x20, [sp, #16]
  404f24:	adrp	x20, 415000 <_ZdlPvm@@Base+0x10128>
  404f28:	add	x20, x20, #0xdc0
  404f2c:	stp	x21, x22, [sp, #32]
  404f30:	adrp	x21, 415000 <_ZdlPvm@@Base+0x10128>
  404f34:	add	x21, x21, #0xda8
  404f38:	sub	x20, x20, x21
  404f3c:	mov	w22, w0
  404f40:	stp	x23, x24, [sp, #48]
  404f44:	mov	x23, x1
  404f48:	mov	x24, x2
  404f4c:	bl	4010f0 <_Znam@plt-0x40>
  404f50:	cmp	xzr, x20, asr #3
  404f54:	b.eq	404f80 <_ZdlPvm@@Base+0xa8>  // b.none
  404f58:	asr	x20, x20, #3
  404f5c:	mov	x19, #0x0                   	// #0
  404f60:	ldr	x3, [x21, x19, lsl #3]
  404f64:	mov	x2, x24
  404f68:	add	x19, x19, #0x1
  404f6c:	mov	x1, x23
  404f70:	mov	w0, w22
  404f74:	blr	x3
  404f78:	cmp	x20, x19
  404f7c:	b.ne	404f60 <_ZdlPvm@@Base+0x88>  // b.any
  404f80:	ldp	x19, x20, [sp, #16]
  404f84:	ldp	x21, x22, [sp, #32]
  404f88:	ldp	x23, x24, [sp, #48]
  404f8c:	ldp	x29, x30, [sp], #64
  404f90:	ret
  404f94:	nop
  404f98:	ret

Disassembly of section .fini:

0000000000404f9c <.fini>:
  404f9c:	stp	x29, x30, [sp, #-16]!
  404fa0:	mov	x29, sp
  404fa4:	ldp	x29, x30, [sp], #16
  404fa8:	ret
