;redcode
;assert 1
	SPL 0, <-54
	CMP -207, <-130
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	CMP -0, 504
	ADD 10, 8
	ADD 10, 8
	MOV -0, 0
	MOV -0, 504
	CMP 0, 0
	CMP 0, 4
	SUB 0, 4
	SUB <-127, 100
	SUB @124, 103
	JMZ -0, 900
	JMZ 0, 0
	SUB 10, 200
	SUB @721, 108
	DAT #0, <2
	ADD 10, 8
	MOV 0, 100
	CMP -0, 900
	CMP -0, 900
	SLT -1, <-20
	JMZ 0, 0
	SUB @127, 106
	SUB @121, 106
	CMP -7, <-120
	JMZ 0, 0
	SLT 300, 90
	SUB @127, 106
	SUB @1, 0
	SPL 0, <-54
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	DJN -1, @-20
	MOV -1, <-20
	SPL 0, <-54
	CMP 0, 0
	MOV -1, <-20
	DJN -1, @-20
	DJN -1, @-20
	CMP 0, 0
	MOV -7, <-20
	MOV -1, <-20
	MOV -1, <-20
	MOV -0, 0
	MOV -0, 504
	CMP 0, 0
	MOV -1, <-20
	DJN -4, @-20
	SLT 72, @810
	DJN -0, 504
	SUB -0, 504
	JMZ 0, 0
	ADD #270, 1
	CMP 0, 0
