$date
	Sat Jun 18 11:05:17 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module sim $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # c $end
$scope module dut $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # c $end
$scope module dut $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # c $end
$scope module _0_ $end
$var wire 1 " A $end
$var wire 1 ! SLEEP $end
$var wire 1 $ VGND $end
$var wire 1 % VNB $end
$var wire 1 & VPB $end
$var wire 1 ' VPWR $end
$var wire 1 # X $end
$scope module base $end
$var wire 1 " A $end
$var wire 1 ! SLEEP $end
$var wire 1 ( VGND $end
$var wire 1 ) VNB $end
$var wire 1 * VPB $end
$var wire 1 + VPWR $end
$var wire 1 # X $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1+
1*
0)
0(
1'
1&
0%
0$
1#
0"
1!
$end
#10000
1"
#30000
0"
#40000
0!
1"
#50000
1!
0"
#60000
0#
0!
#70000
1#
1!
#80000
1"
#90000
0#
0!
0"
#100000
1#
1"
#110000
1!
0"
#120000
0!
1"
#130000
1!
#140000
0#
0!
0"
#150000
1#
1!
#170000
0#
0!
#190000
1#
1!
1"
#200000
0!
#220000
1!
#230000
0"
#240000
1"
#250000
0#
0!
0"
#260000
1#
1!
#270000
0#
0!
#290000
1#
1!
1"
#300000
0#
0!
0"
#310000
1#
1"
#320000
1!
#330000
0!
#350000
0#
0"
#360000
1#
1!
#380000
0!
1"
#390000
1!
#400000
0"
#410000
1"
#450000
0#
0!
0"
#460000
1#
1"
#470000
1!
0"
#480000
1"
#490000
0"
#500000
1"
#510000
0#
0!
0"
#540000
1#
1!
#550000
0!
1"
#560000
1!
#570000
0"
#580000
0#
0!
#590000
1#
1!
1"
#610000
0"
#620000
1"
#650000
0!
#670000
0#
0"
#690000
1#
1"
#700000
1!
#720000
0"
#730000
0!
1"
#760000
0#
0"
#780000
1#
1!
1"
#790000
0!
#800000
0#
0"
#820000
1#
1!
#830000
1"
#840000
0!
#850000
1!
0"
#860000
0!
1"
#870000
1!
#890000
0"
#920000
0#
0!
#930000
1#
1!
1"
#940000
0!
#950000
1!
#960000
0#
0!
0"
#970000
1#
1"
#990000
1!
#1000001
