set ::env(PROJECT_NAME) serv_core
set ::env(DESIGN_TOP) serv_synth_wrapper
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/Cores/serv/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/Cores/serv/rtl/serv_synth_wrapper.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) core
