// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "11/30/2024 02:17:07"

// 
// Device: Altera 5M1270ZT144C4 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Router1x3 (
	clk,
	resetn,
	read_enb_0,
	read_enb_1,
	read_enb_2,
	pkt_valid,
	data_in,
	vld_out_0,
	vld_out_1,
	vld_out_2,
	err,
	busy,
	data_out_0,
	data_out_1,
	data_out_2);
input 	clk;
input 	resetn;
input 	read_enb_0;
input 	read_enb_1;
input 	read_enb_2;
input 	pkt_valid;
input 	[7:0] data_in;
output 	vld_out_0;
output 	vld_out_1;
output 	vld_out_2;
output 	err;
output 	busy;
output 	[7:0] data_out_0;
output 	[7:0] data_out_1;
output 	[7:0] data_out_2;

// Design Ports Information


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \FIFO_0|mem[9][0]~regout ;
wire \FIFO_0|mem[10][0]~regout ;
wire \FIFO_0|mem[6][0]~regout ;
wire \FIFO_0|mem[5][0]~regout ;
wire \FIFO_0|mem[1][0]~regout ;
wire \FIFO_0|mem[2][0]~regout ;
wire \FIFO_0|mem[14][0]~regout ;
wire \FIFO_0|mem[13][0]~regout ;
wire \FIFO_0|mem[10][1]~regout ;
wire \FIFO_0|mem[6][1]~regout ;
wire \FIFO_0|mem[5][1]~regout ;
wire \FIFO_0|mem[9][1]~regout ;
wire \FIFO_0|mem[8][1]~regout ;
wire \FIFO_0|mem[4][1]~regout ;
wire \FIFO_0|mem[7][1]~regout ;
wire \FIFO_0|mem[11][1]~regout ;
wire \FIFO_0|mem[5][2]~regout ;
wire \FIFO_0|mem[6][2]~regout ;
wire \FIFO_0|mem[10][2]~regout ;
wire \FIFO_0|mem[9][2]~regout ;
wire \FIFO_0|mem[2][2]~regout ;
wire \FIFO_0|mem[1][2]~regout ;
wire \FIFO_0|mem[13][2]~regout ;
wire \FIFO_0|mem[14][2]~regout ;
wire \FIFO_0|mem[9][3]~regout ;
wire \FIFO_0|mem[5][3]~regout ;
wire \FIFO_0|mem[6][3]~regout ;
wire \FIFO_0|mem[10][3]~regout ;
wire \FIFO_0|mem[4][3]~regout ;
wire \FIFO_0|mem[8][3]~regout ;
wire \FIFO_0|mem[11][3]~regout ;
wire \FIFO_0|mem[7][3]~regout ;
wire \FIFO_0|mem[9][4]~regout ;
wire \FIFO_0|mem[10][4]~regout ;
wire \FIFO_0|mem[6][4]~regout ;
wire \FIFO_0|mem[5][4]~regout ;
wire \FIFO_0|mem[1][4]~regout ;
wire \FIFO_0|mem[2][4]~regout ;
wire \FIFO_0|mem[14][4]~regout ;
wire \FIFO_0|mem[13][4]~regout ;
wire \FIFO_0|mem[10][5]~regout ;
wire \FIFO_0|mem[6][5]~regout ;
wire \FIFO_0|mem[5][5]~regout ;
wire \FIFO_0|mem[9][5]~regout ;
wire \FIFO_0|mem[8][5]~regout ;
wire \FIFO_0|mem[4][5]~regout ;
wire \FIFO_0|mem[7][5]~regout ;
wire \FIFO_0|mem[11][5]~regout ;
wire \FIFO_0|mem[5][6]~regout ;
wire \FIFO_0|mem[6][6]~regout ;
wire \FIFO_0|mem[10][6]~regout ;
wire \FIFO_0|mem[9][6]~regout ;
wire \FIFO_0|mem[2][6]~regout ;
wire \FIFO_0|mem[1][6]~regout ;
wire \FIFO_0|mem[13][6]~regout ;
wire \FIFO_0|mem[14][6]~regout ;
wire \FIFO_0|mem[9][7]~regout ;
wire \FIFO_0|mem[5][7]~regout ;
wire \FIFO_0|mem[6][7]~regout ;
wire \FIFO_0|mem[10][7]~regout ;
wire \FIFO_0|mem[4][7]~regout ;
wire \FIFO_0|mem[8][7]~regout ;
wire \FIFO_0|mem[11][7]~regout ;
wire \FIFO_0|mem[7][7]~regout ;
wire \FIFO_1|mem[9][0]~regout ;
wire \FIFO_1|mem[10][0]~regout ;
wire \FIFO_1|mem[6][0]~regout ;
wire \FIFO_1|mem[5][0]~regout ;
wire \FIFO_1|mem[1][0]~regout ;
wire \FIFO_1|mem[2][0]~regout ;
wire \FIFO_1|mem[14][0]~regout ;
wire \FIFO_1|mem[13][0]~regout ;
wire \FIFO_1|mem[10][1]~regout ;
wire \FIFO_1|mem[6][1]~regout ;
wire \FIFO_1|mem[5][1]~regout ;
wire \FIFO_1|mem[9][1]~regout ;
wire \FIFO_1|mem[8][1]~regout ;
wire \FIFO_1|mem[4][1]~regout ;
wire \FIFO_1|mem[7][1]~regout ;
wire \FIFO_1|mem[11][1]~regout ;
wire \FIFO_1|mem[5][2]~regout ;
wire \FIFO_1|mem[6][2]~regout ;
wire \FIFO_1|mem[10][2]~regout ;
wire \FIFO_1|mem[9][2]~regout ;
wire \FIFO_1|mem[2][2]~regout ;
wire \FIFO_1|mem[1][2]~regout ;
wire \FIFO_1|mem[13][2]~regout ;
wire \FIFO_1|mem[14][2]~regout ;
wire \FIFO_1|mem[9][3]~regout ;
wire \FIFO_1|mem[5][3]~regout ;
wire \FIFO_1|mem[6][3]~regout ;
wire \FIFO_1|mem[10][3]~regout ;
wire \FIFO_1|mem[4][3]~regout ;
wire \FIFO_1|mem[8][3]~regout ;
wire \FIFO_1|mem[11][3]~regout ;
wire \FIFO_1|mem[7][3]~regout ;
wire \FIFO_1|mem[9][4]~regout ;
wire \FIFO_1|mem[10][4]~regout ;
wire \FIFO_1|mem[6][4]~regout ;
wire \FIFO_1|mem[5][4]~regout ;
wire \FIFO_1|mem[1][4]~regout ;
wire \FIFO_1|mem[2][4]~regout ;
wire \FIFO_1|mem[14][4]~regout ;
wire \FIFO_1|mem[13][4]~regout ;
wire \FIFO_1|mem[10][5]~regout ;
wire \FIFO_1|mem[6][5]~regout ;
wire \FIFO_1|mem[5][5]~regout ;
wire \FIFO_1|mem[9][5]~regout ;
wire \FIFO_1|mem[8][5]~regout ;
wire \FIFO_1|mem[4][5]~regout ;
wire \FIFO_1|mem[7][5]~regout ;
wire \FIFO_1|mem[11][5]~regout ;
wire \FIFO_1|mem[5][6]~regout ;
wire \FIFO_1|mem[6][6]~regout ;
wire \FIFO_1|mem[10][6]~regout ;
wire \FIFO_1|mem[9][6]~regout ;
wire \FIFO_1|mem[2][6]~regout ;
wire \FIFO_1|mem[1][6]~regout ;
wire \FIFO_1|mem[13][6]~regout ;
wire \FIFO_1|mem[14][6]~regout ;
wire \FIFO_1|mem[9][7]~regout ;
wire \FIFO_1|mem[5][7]~regout ;
wire \FIFO_1|mem[6][7]~regout ;
wire \FIFO_1|mem[10][7]~regout ;
wire \FIFO_1|mem[4][7]~regout ;
wire \FIFO_1|mem[8][7]~regout ;
wire \FIFO_1|mem[11][7]~regout ;
wire \FIFO_1|mem[7][7]~regout ;
wire \FIFO_2|mem[9][0]~regout ;
wire \FIFO_2|mem[10][0]~regout ;
wire \FIFO_2|mem[6][0]~regout ;
wire \FIFO_2|mem[5][0]~regout ;
wire \FIFO_2|mem[1][0]~regout ;
wire \FIFO_2|mem[2][0]~regout ;
wire \FIFO_2|mem[14][0]~regout ;
wire \FIFO_2|mem[13][0]~regout ;
wire \FIFO_2|mem[10][1]~regout ;
wire \FIFO_2|mem[6][1]~regout ;
wire \FIFO_2|mem[5][1]~regout ;
wire \FIFO_2|mem[9][1]~regout ;
wire \FIFO_2|mem[8][1]~regout ;
wire \FIFO_2|mem[4][1]~regout ;
wire \FIFO_2|mem[7][1]~regout ;
wire \FIFO_2|mem[11][1]~regout ;
wire \FIFO_2|mem[5][2]~regout ;
wire \FIFO_2|mem[6][2]~regout ;
wire \FIFO_2|mem[10][2]~regout ;
wire \FIFO_2|mem[9][2]~regout ;
wire \FIFO_2|mem[2][2]~regout ;
wire \FIFO_2|mem[1][2]~regout ;
wire \FIFO_2|mem[13][2]~regout ;
wire \FIFO_2|mem[14][2]~regout ;
wire \FIFO_2|mem[9][3]~regout ;
wire \FIFO_2|mem[5][3]~regout ;
wire \FIFO_2|mem[6][3]~regout ;
wire \FIFO_2|mem[10][3]~regout ;
wire \FIFO_2|mem[4][3]~regout ;
wire \FIFO_2|mem[8][3]~regout ;
wire \FIFO_2|mem[11][3]~regout ;
wire \FIFO_2|mem[7][3]~regout ;
wire \FIFO_2|mem[9][4]~regout ;
wire \FIFO_2|mem[10][4]~regout ;
wire \FIFO_2|mem[6][4]~regout ;
wire \FIFO_2|mem[5][4]~regout ;
wire \FIFO_2|mem[1][4]~regout ;
wire \FIFO_2|mem[2][4]~regout ;
wire \FIFO_2|mem[14][4]~regout ;
wire \FIFO_2|mem[13][4]~regout ;
wire \FIFO_2|mem[10][5]~regout ;
wire \FIFO_2|mem[6][5]~regout ;
wire \FIFO_2|mem[5][5]~regout ;
wire \FIFO_2|mem[9][5]~regout ;
wire \FIFO_2|mem[8][5]~regout ;
wire \FIFO_2|mem[4][5]~regout ;
wire \FIFO_2|mem[7][5]~regout ;
wire \FIFO_2|mem[11][5]~regout ;
wire \FIFO_2|mem[5][6]~regout ;
wire \FIFO_2|mem[6][6]~regout ;
wire \FIFO_2|mem[10][6]~regout ;
wire \FIFO_2|mem[9][6]~regout ;
wire \FIFO_2|mem[2][6]~regout ;
wire \FIFO_2|mem[1][6]~regout ;
wire \FIFO_2|mem[13][6]~regout ;
wire \FIFO_2|mem[14][6]~regout ;
wire \FIFO_2|mem[9][7]~regout ;
wire \FIFO_2|mem[5][7]~regout ;
wire \FIFO_2|mem[6][7]~regout ;
wire \FIFO_2|mem[10][7]~regout ;
wire \FIFO_2|mem[4][7]~regout ;
wire \FIFO_2|mem[8][7]~regout ;
wire \FIFO_2|mem[11][7]~regout ;
wire \FIFO_2|mem[7][7]~regout ;
wire \FIFO_0|mem[9][8]~regout ;
wire \FIFO_0|mem[10][8]~regout ;
wire \FIFO_0|mem[6][8]~regout ;
wire \FIFO_0|mem[5][8]~regout ;
wire \FIFO_0|mem[1][8]~regout ;
wire \FIFO_0|mem[2][8]~regout ;
wire \FIFO_0|mem[14][8]~regout ;
wire \FIFO_0|mem[13][8]~regout ;
wire \FIFO_1|mem[9][8]~regout ;
wire \FIFO_1|mem[10][8]~regout ;
wire \FIFO_1|mem[6][8]~regout ;
wire \FIFO_1|mem[5][8]~regout ;
wire \FIFO_1|mem[1][8]~regout ;
wire \FIFO_1|mem[2][8]~regout ;
wire \FIFO_1|mem[14][8]~regout ;
wire \FIFO_1|mem[13][8]~regout ;
wire \FIFO_2|mem[9][8]~regout ;
wire \FIFO_2|mem[10][8]~regout ;
wire \FIFO_2|mem[6][8]~regout ;
wire \FIFO_2|mem[5][8]~regout ;
wire \FIFO_2|mem[1][8]~regout ;
wire \FIFO_2|mem[2][8]~regout ;
wire \FIFO_2|mem[14][8]~regout ;
wire \FIFO_2|mem[13][8]~regout ;
wire \clk~combout ;
wire \resetn~combout ;
wire \SYNCHRONIZER|fifo_0_counter_sft[0]~4 ;
wire \SYNCHRONIZER|fifo_0_counter_sft[0]~4COUT1_13 ;
wire \SYNCHRONIZER|fifo_0_counter_sft[1]~6 ;
wire \SYNCHRONIZER|fifo_0_counter_sft[1]~6COUT1_14 ;
wire \SYNCHRONIZER|fifo_0_counter_sft[2]~8 ;
wire \SYNCHRONIZER|fifo_0_counter_sft[2]~8COUT1_15 ;
wire \SYNCHRONIZER|fifo_0_counter_sft[3]~10 ;
wire \SYNCHRONIZER|fifo_0_counter_sft[3]~10COUT1_16 ;
wire \read_enb_0~combout ;
wire \SYNCHRONIZER|fifo_2_counter_sft[0]~4 ;
wire \SYNCHRONIZER|fifo_2_counter_sft[0]~4COUT1_13 ;
wire \SYNCHRONIZER|fifo_2_counter_sft[1]~6 ;
wire \SYNCHRONIZER|fifo_2_counter_sft[1]~6COUT1_14 ;
wire \SYNCHRONIZER|fifo_2_counter_sft[2]~8 ;
wire \SYNCHRONIZER|fifo_2_counter_sft[2]~8COUT1_15 ;
wire \SYNCHRONIZER|fifo_2_counter_sft[3]~10 ;
wire \SYNCHRONIZER|fifo_2_counter_sft[3]~10COUT1_16 ;
wire \read_enb_2~combout ;
wire \FIFO_2|data_out[7]~10_combout ;
wire \FIFO_2|data_out[7]~39_combout ;
wire \FIFO_2|rd_ptr[0]~1 ;
wire \FIFO_2|rd_ptr[0]~1COUT1_11 ;
wire \FIFO_2|wr_ptr[0]~3 ;
wire \FIFO_2|wr_ptr[0]~3COUT1_12 ;
wire \FIFO_2|Equal2~0_combout ;
wire \FIFO_0|wr_ptr[0]~9 ;
wire \FIFO_0|wr_ptr[0]~9COUT1_15 ;
wire \FIFO_0|wr_ptr[1]~7 ;
wire \FIFO_0|wr_ptr[1]~7COUT1_16 ;
wire \FIFO_0|wr_ptr[2]~5 ;
wire \FIFO_0|wr_ptr[2]~5COUT1_17 ;
wire \FIFO_0|wr_ptr[3]~3 ;
wire \FIFO_0|wr_ptr[3]~3COUT1_18 ;
wire \FIFO_0|Equal2~5_combout ;
wire \SYNCHRONIZER|fifo_1_counter_sft[0]~4 ;
wire \SYNCHRONIZER|fifo_1_counter_sft[0]~4COUT1_13 ;
wire \SYNCHRONIZER|fifo_1_counter_sft[1]~6 ;
wire \SYNCHRONIZER|fifo_1_counter_sft[1]~6COUT1_14 ;
wire \SYNCHRONIZER|fifo_1_counter_sft[2]~8 ;
wire \SYNCHRONIZER|fifo_1_counter_sft[2]~8COUT1_15 ;
wire \SYNCHRONIZER|Equal1~0_combout ;
wire \read_enb_1~combout ;
wire \FIFO_1|data_out[7]~9_combout ;
wire \FIFO_1|rd_ptr[0]~7 ;
wire \FIFO_1|rd_ptr[0]~7COUT1_11 ;
wire \FIFO_1|rd_ptr[1]~5 ;
wire \FIFO_1|rd_ptr[1]~5COUT1_12 ;
wire \FIFO_1|rd_ptr[2]~1 ;
wire \FIFO_1|rd_ptr[2]~1COUT1_13 ;
wire \FIFO_1|rd_ptr[3]~3 ;
wire \FIFO_1|rd_ptr[3]~3COUT1_14 ;
wire \FIFO_1|Equal2~4_combout ;
wire \FIFO_1|wr_ptr[4]~12_combout ;
wire \FIFO_1|wr_ptr[4]~13_combout ;
wire \FIFO_1|wr_ptr[0]~9 ;
wire \FIFO_1|wr_ptr[0]~9COUT1_15 ;
wire \FIFO_1|Equal2~1_combout ;
wire \FIFO_1|wr_ptr[1]~7 ;
wire \FIFO_1|wr_ptr[1]~7COUT1_16 ;
wire \FIFO_1|wr_ptr[2]~5 ;
wire \FIFO_1|wr_ptr[2]~5COUT1_17 ;
wire \FIFO_1|Equal2~0_combout ;
wire \FIFO_1|Equal2~2_combout ;
wire \SYNCHRONIZER|fifo_1_counter_sft[0]~2_combout ;
wire \SYNCHRONIZER|fifo_1_counter_sft[0]~11_combout ;
wire \SYNCHRONIZER|fifo_1_counter_sft[3]~10 ;
wire \SYNCHRONIZER|fifo_1_counter_sft[3]~10COUT1_16 ;
wire \SYNCHRONIZER|soft_reset_1~regout ;
wire \FIFO_1|data_out[7]~8_combout ;
wire \FIFO_1|wr_ptr[3]~3 ;
wire \FIFO_1|wr_ptr[3]~3COUT1_18 ;
wire \FIFO_1|Equal2~3_combout ;
wire \FSM|present_state~21_combout ;
wire \FSM|present_state.CHECK_PARITY_ERROR~regout ;
wire \FIFO_2|rd_ptr[1]~3 ;
wire \FIFO_2|rd_ptr[1]~3COUT1_12 ;
wire \FIFO_2|rd_ptr[2]~5 ;
wire \FIFO_2|rd_ptr[2]~5COUT1_13 ;
wire \FIFO_2|rd_ptr[3]~7 ;
wire \FIFO_2|rd_ptr[3]~7COUT1_14 ;
wire \FIFO_2|wr_ptr[1]~1 ;
wire \FIFO_2|wr_ptr[1]~1COUT1_13 ;
wire \FIFO_2|wr_ptr[2]~7 ;
wire \FIFO_2|wr_ptr[2]~7COUT1_14 ;
wire \FIFO_2|wr_ptr[3]~5 ;
wire \FIFO_2|wr_ptr[3]~5COUT1_15 ;
wire \FIFO_2|Equal2~3_combout ;
wire \SYNCHRONIZER|fifo_addr[1]~1_combout ;
wire \SYNCHRONIZER|Mux0~1 ;
wire \SYNCHRONIZER|fifo_addr~0 ;
wire \SYNCHRONIZER|Mux0~0 ;
wire \SYNCHRONIZER|Mux0~2_combout ;
wire \SYNCHRONIZER|Mux0~3_combout ;
wire \FSM|present_state~24_combout ;
wire \FSM|present_state.FIFO_FULL_STATE~regout ;
wire \FSM|present_state.LOAD_AFTER_FULL~regout ;
wire \pkt_valid~combout ;
wire \comb_3|low_pkt_valid~regout ;
wire \comb_3|always6~1_combout ;
wire \comb_3|always6~0_combout ;
wire \comb_3|always6~2_combout ;
wire \comb_3|parity_done~regout ;
wire \FSM|present_state~16_combout ;
wire \FSM|always1~2_combout ;
wire \FSM|always1~3_combout ;
wire \FSM|always1~0_combout ;
wire \FSM|always1~1_combout ;
wire \FSM|Selector0~0_combout ;
wire \FSM|present_state.DECODE_ADDRESS~regout ;
wire \FSM|present_state~26_combout ;
wire \FSM|present_state.WAIT_TILL_EMPTY~regout ;
wire \FSM|present_state~20_combout ;
wire \FSM|present_state.LOAD_FIRST_DATA~regout ;
wire \FSM|present_state~14_combout ;
wire \FSM|present_state.LOAD_DATA~regout ;
wire \comb_3|fifo_full_state_byte[2]~0_combout ;
wire \SYNCHRONIZER|fifo_addr~2 ;
wire \FIFO_2|wr_ptr[0]~10_combout ;
wire \FIFO_2|Equal2~1_combout ;
wire \FIFO_2|Equal2~2_combout ;
wire \SYNCHRONIZER|fifo_2_counter_sft[1]~2_combout ;
wire \SYNCHRONIZER|fifo_2_counter_sft[1]~11_combout ;
wire \SYNCHRONIZER|Equal2~0_combout ;
wire \SYNCHRONIZER|soft_reset_2~regout ;
wire \FSM|present_state~13_combout ;
wire \FSM|present_state.LOAD_PARITY~regout ;
wire \FIFO_0|wr_ptr[3]~12_combout ;
wire \FIFO_0|wr_ptr[3]~13_combout ;
wire \FIFO_0|data_out[7]~9_combout ;
wire \FIFO_0|rd_ptr[0]~7 ;
wire \FIFO_0|rd_ptr[0]~7COUT1_11 ;
wire \FIFO_0|Equal2~3_combout ;
wire \FIFO_0|rd_ptr[1]~5 ;
wire \FIFO_0|rd_ptr[1]~5COUT1_12 ;
wire \FIFO_0|rd_ptr[2]~1 ;
wire \FIFO_0|rd_ptr[2]~1COUT1_13 ;
wire \FIFO_0|Equal2~2_combout ;
wire \FIFO_0|Equal2~4_combout ;
wire \SYNCHRONIZER|fifo_0_counter_sft[0]~2_combout ;
wire \SYNCHRONIZER|fifo_0_counter_sft[0]~11_combout ;
wire \SYNCHRONIZER|Equal0~0_combout ;
wire \SYNCHRONIZER|soft_reset_0~regout ;
wire \FIFO_0|data_out[7]~8_combout ;
wire \FIFO_0|rd_ptr[3]~3 ;
wire \FIFO_0|rd_ptr[3]~3COUT1_14 ;
wire \FIFO_0|Equal2~6_combout ;
wire \comb_3|header_byte~2 ;
wire \comb_3|header_byte[4]~0_combout ;
wire \comb_3|header_byte[4]~1_combout ;
wire \comb_3|internal_parity~19 ;
wire \comb_3|internal_parity[2]~17_combout ;
wire \comb_3|packet_parity[7]~1_combout ;
wire \comb_3|header_byte~3 ;
wire \comb_3|internal_parity~20 ;
wire \comb_3|Equal1~1_combout ;
wire \comb_3|internal_parity~18 ;
wire \comb_3|internal_parity~16 ;
wire \comb_3|Equal1~0_combout ;
wire \comb_3|header_byte~4 ;
wire \comb_3|internal_parity~21 ;
wire \comb_3|header_byte~5 ;
wire \comb_3|internal_parity~22 ;
wire \comb_3|Equal1~2_combout ;
wire \comb_3|header_byte~6 ;
wire \comb_3|internal_parity~23 ;
wire \comb_3|header_byte~7 ;
wire \comb_3|internal_parity~24 ;
wire \comb_3|Equal1~3_combout ;
wire \comb_3|Equal1~4_combout ;
wire \comb_3|err~regout ;
wire \FSM|busy~0_combout ;
wire \comb_3|data_out[3]~0_combout ;
wire \FIFO_0|Decoder0~2_combout ;
wire \FIFO_0|mem[8][0]~3_combout ;
wire \FIFO_0|mem~0 ;
wire \FIFO_0|Decoder0~14_combout ;
wire \FIFO_0|mem[12][0]~15_combout ;
wire \FIFO_0|mem[12][0]~regout ;
wire \FIFO_0|Decoder0~13_combout ;
wire \FIFO_0|mem[14][0]~14_combout ;
wire \FIFO_0|data_out[0]~17 ;
wire \FIFO_0|Decoder0~15_combout ;
wire \FIFO_0|mem[15][0]~16_combout ;
wire \FIFO_0|mem[15][0]~regout ;
wire \FIFO_0|Decoder0~12_combout ;
wire \FIFO_0|mem[13][1]~13_combout ;
wire \FIFO_0|data_out[0]~18 ;
wire \FIFO_0|Decoder0~3_combout ;
wire \FIFO_0|mem[11][2]~4_combout ;
wire \FIFO_0|mem[11][0]~regout ;
wire \FIFO_0|mem[8][0]~regout ;
wire \FIFO_0|Decoder0~1_combout ;
wire \FIFO_0|mem[9][1]~2_combout ;
wire \FIFO_0|data_out[0]~10 ;
wire \FIFO_0|Decoder0~0_combout ;
wire \FIFO_0|mem[10][0]~1_combout ;
wire \FIFO_0|data_out[0]~11 ;
wire \FIFO_0|Decoder0~6_combout ;
wire \FIFO_0|mem[4][4]~7_combout ;
wire \FIFO_0|mem[4][0]~regout ;
wire \FIFO_0|Decoder0~5_combout ;
wire \FIFO_0|mem[6][8]~6_combout ;
wire \FIFO_0|data_out[0]~12 ;
wire \FIFO_0|Decoder0~7_combout ;
wire \FIFO_0|mem[7][6]~8_combout ;
wire \FIFO_0|mem[7][0]~regout ;
wire \FIFO_0|Decoder0~4_combout ;
wire \FIFO_0|mem[5][5]~5_combout ;
wire \FIFO_0|data_out[0]~13 ;
wire \FIFO_0|Decoder0~11_combout ;
wire \FIFO_0|mem[3][8]~12_combout ;
wire \FIFO_0|mem[3][0]~regout ;
wire \FIFO_0|Decoder0~10_combout ;
wire \FIFO_0|mem[0][5]~11_combout ;
wire \FIFO_0|mem[0][0]~regout ;
wire \FIFO_0|Decoder0~9_combout ;
wire \FIFO_0|mem[1][2]~10_combout ;
wire \FIFO_0|data_out[0]~14 ;
wire \FIFO_0|Decoder0~8_combout ;
wire \FIFO_0|mem[2][2]~9_combout ;
wire \FIFO_0|data_out[0]~15 ;
wire \FIFO_0|data_out[0]~16_combout ;
wire \FIFO_0|mem~17 ;
wire \FIFO_0|mem[3][1]~regout ;
wire \FIFO_0|data_out[1]~29 ;
wire \FIFO_0|mem[15][1]~regout ;
wire \FIFO_0|data_out[1]~30 ;
wire \FIFO_0|mem[14][1]~regout ;
wire \FIFO_0|mem[2][1]~regout ;
wire \FIFO_0|data_out[1]~22 ;
wire \FIFO_0|data_out[1]~23 ;
wire \FIFO_0|mem[1][1]~regout ;
wire \FIFO_0|data_out[1]~24 ;
wire \FIFO_0|mem[13][1]~regout ;
wire \FIFO_0|data_out[1]~25 ;
wire \FIFO_0|mem[12][1]~regout ;
wire \FIFO_0|mem[0][1]~regout ;
wire \FIFO_0|data_out[1]~26 ;
wire \FIFO_0|data_out[1]~27 ;
wire \FIFO_0|data_out[1]~28_combout ;
wire \FIFO_0|data_out[1]~reg0_regout ;
wire \FIFO_0|mem~20 ;
wire \FIFO_0|mem[15][4]~regout ;
wire \FIFO_0|mem[12][4]~regout ;
wire \FIFO_0|Mux4~7 ;
wire \FIFO_0|Mux4~8 ;
wire \FIFO_0|mem[11][4]~regout ;
wire \FIFO_0|mem[8][4]~regout ;
wire \FIFO_0|Mux4~0 ;
wire \FIFO_0|Mux4~1 ;
wire \FIFO_0|mem[7][4]~regout ;
wire \FIFO_0|mem[4][4]~regout ;
wire \FIFO_0|Mux4~2 ;
wire \FIFO_0|Mux4~3 ;
wire \FIFO_0|mem[3][4]~regout ;
wire \FIFO_0|mem[0][4]~regout ;
wire \FIFO_0|Mux4~4 ;
wire \FIFO_0|Mux4~5 ;
wire \FIFO_0|Mux4~6_combout ;
wire \FIFO_0|Mux4~9_combout ;
wire \FIFO_0|data_out[4]~reg0_regout ;
wire \FIFO_0|mem~21 ;
wire \FIFO_0|mem[15][5]~regout ;
wire \FIFO_0|mem[3][5]~regout ;
wire \FIFO_0|Mux3~7 ;
wire \FIFO_0|Mux3~8 ;
wire \FIFO_0|mem[14][5]~regout ;
wire \FIFO_0|mem[2][5]~regout ;
wire \FIFO_0|Mux3~0 ;
wire \FIFO_0|Mux3~1 ;
wire \FIFO_0|mem[12][5]~regout ;
wire \FIFO_0|mem[0][5]~regout ;
wire \FIFO_0|Mux3~4 ;
wire \FIFO_0|Mux3~5 ;
wire \FIFO_0|mem[13][5]~regout ;
wire \FIFO_0|mem[1][5]~regout ;
wire \FIFO_0|Mux3~2 ;
wire \FIFO_0|Mux3~3 ;
wire \FIFO_0|Mux3~6_combout ;
wire \FIFO_0|Mux3~9_combout ;
wire \FIFO_0|data_out[5]~reg0_regout ;
wire \FIFO_0|mem~23 ;
wire \FIFO_0|mem[15][7]~regout ;
wire \FIFO_0|mem[3][7]~regout ;
wire \FIFO_0|Mux1~7 ;
wire \FIFO_0|Mux1~8 ;
wire \FIFO_0|mem[13][7]~regout ;
wire \FIFO_0|mem[1][7]~regout ;
wire \FIFO_0|Mux1~0 ;
wire \FIFO_0|Mux1~1 ;
wire \FIFO_0|mem[14][7]~regout ;
wire \FIFO_0|mem[2][7]~regout ;
wire \FIFO_0|Mux1~2 ;
wire \FIFO_0|Mux1~3 ;
wire \FIFO_0|mem[12][7]~regout ;
wire \FIFO_0|mem[0][7]~regout ;
wire \FIFO_0|Mux1~4 ;
wire \FIFO_0|Mux1~5 ;
wire \FIFO_0|Mux1~6_combout ;
wire \FIFO_0|Mux1~9_combout ;
wire \FIFO_0|data_out[7]~reg0_regout ;
wire \FIFO_0|mem~22 ;
wire \FIFO_0|mem[7][6]~regout ;
wire \FIFO_0|mem[4][6]~regout ;
wire \FIFO_0|Mux2~0 ;
wire \FIFO_0|Mux2~1 ;
wire \FIFO_0|mem[15][6]~regout ;
wire \FIFO_0|mem[12][6]~regout ;
wire \FIFO_0|Mux2~7 ;
wire \FIFO_0|Mux2~8 ;
wire \FIFO_0|mem[3][6]~regout ;
wire \FIFO_0|mem[0][6]~regout ;
wire \FIFO_0|Mux2~4 ;
wire \FIFO_0|Mux2~5 ;
wire \FIFO_0|mem[11][6]~regout ;
wire \FIFO_0|mem[8][6]~regout ;
wire \FIFO_0|Mux2~2 ;
wire \FIFO_0|Mux2~3 ;
wire \FIFO_0|Mux2~6_combout ;
wire \FIFO_0|Mux2~9_combout ;
wire \FIFO_0|data_out[6]~reg0_regout ;
wire \FIFO_0|Equal1~0_combout ;
wire \FIFO_0|mem~19 ;
wire \FIFO_0|mem[13][3]~regout ;
wire \FIFO_0|mem[1][3]~regout ;
wire \FIFO_0|Mux5~0 ;
wire \FIFO_0|Mux5~1 ;
wire \FIFO_0|mem[15][3]~regout ;
wire \FIFO_0|mem[3][3]~regout ;
wire \FIFO_0|Mux5~7 ;
wire \FIFO_0|Mux5~8 ;
wire \FIFO_0|mem[14][3]~regout ;
wire \FIFO_0|mem[2][3]~regout ;
wire \FIFO_0|Mux5~2 ;
wire \FIFO_0|Mux5~3 ;
wire \FIFO_0|mem[12][3]~regout ;
wire \FIFO_0|mem[0][3]~regout ;
wire \FIFO_0|Mux5~4 ;
wire \FIFO_0|Mux5~5 ;
wire \FIFO_0|Mux5~6_combout ;
wire \FIFO_0|Mux5~9_combout ;
wire \FIFO_0|mem~18 ;
wire \FIFO_0|mem[15][2]~regout ;
wire \FIFO_0|mem[12][2]~regout ;
wire \FIFO_0|Mux6~7 ;
wire \FIFO_0|Mux6~8 ;
wire \FIFO_0|mem[7][2]~regout ;
wire \FIFO_0|mem[4][2]~regout ;
wire \FIFO_0|Mux6~0 ;
wire \FIFO_0|Mux6~1 ;
wire \FIFO_0|mem[11][2]~regout ;
wire \FIFO_0|mem[8][2]~regout ;
wire \FIFO_0|Mux6~2 ;
wire \FIFO_0|Mux6~3 ;
wire \FIFO_0|mem[3][2]~regout ;
wire \FIFO_0|mem[0][2]~regout ;
wire \FIFO_0|Mux6~4 ;
wire \FIFO_0|Mux6~5 ;
wire \FIFO_0|Mux6~6_combout ;
wire \FIFO_0|Mux6~9_combout ;
wire \FIFO_0|Add0~2 ;
wire \FIFO_0|Add0~2COUT1_36 ;
wire \FIFO_0|Add0~7 ;
wire \FIFO_0|Add0~7COUT1_37 ;
wire \FIFO_0|Add0~12 ;
wire \FIFO_0|Add0~12COUT1_38 ;
wire \FIFO_0|Add0~17 ;
wire \FIFO_0|Add0~20_combout ;
wire \FIFO_0|mem~24 ;
wire \FIFO_0|mem[15][8]~regout ;
wire \FIFO_0|mem[12][8]~regout ;
wire \FIFO_0|Mux0~7 ;
wire \FIFO_0|Mux0~8 ;
wire \FIFO_0|mem[11][8]~regout ;
wire \FIFO_0|mem[8][8]~regout ;
wire \FIFO_0|Mux0~0 ;
wire \FIFO_0|Mux0~1 ;
wire \FIFO_0|mem[7][8]~regout ;
wire \FIFO_0|mem[4][8]~regout ;
wire \FIFO_0|Mux0~2 ;
wire \FIFO_0|Mux0~3 ;
wire \FIFO_0|mem[3][8]~regout ;
wire \FIFO_0|mem[0][8]~regout ;
wire \FIFO_0|Mux0~4 ;
wire \FIFO_0|Mux0~5 ;
wire \FIFO_0|Mux0~6_combout ;
wire \FIFO_0|Mux0~9_combout ;
wire \FIFO_0|count[6]~14_combout ;
wire \FIFO_0|count[6]~15_combout ;
wire \FIFO_0|Add0~15_combout ;
wire \FIFO_0|Add0~10_combout ;
wire \FIFO_0|Add0~5_combout ;
wire \FIFO_0|Add0~0_combout ;
wire \FIFO_0|count[0]~1 ;
wire \FIFO_0|count[0]~1COUT1_17 ;
wire \FIFO_0|count[1]~3 ;
wire \FIFO_0|count[1]~3COUT1_18 ;
wire \FIFO_0|count[2]~5 ;
wire \FIFO_0|count[2]~5COUT1_19 ;
wire \FIFO_0|count[3]~7 ;
wire \FIFO_0|Add0~22 ;
wire \FIFO_0|Add0~22COUT1_39 ;
wire \FIFO_0|Add0~27 ;
wire \FIFO_0|Add0~27COUT1_40 ;
wire \FIFO_0|Add0~30_combout ;
wire \FIFO_0|Add0~25_combout ;
wire \FIFO_0|count[4]~9 ;
wire \FIFO_0|count[4]~9COUT1_20 ;
wire \FIFO_0|count[5]~11 ;
wire \FIFO_0|count[5]~11COUT1_21 ;
wire \FIFO_0|always2~0_combout ;
wire \FIFO_0|always2~1_combout ;
wire \FIFO_0|data_out[2]~reg0_regout ;
wire \FIFO_0|data_out[3]~reg0_regout ;
wire \FIFO_0|data_out[0]~en_regout ;
wire \FIFO_0|Equal1~1_combout ;
wire \FIFO_0|always2~2_combout ;
wire \FIFO_0|data_out[7]~20_combout ;
wire \FIFO_0|data_out[0]~reg0_regout ;
wire \FIFO_1|Decoder0~2_combout ;
wire \FIFO_1|mem[8][2]~3_combout ;
wire \FIFO_1|mem~0 ;
wire \FIFO_1|Decoder0~3_combout ;
wire \FIFO_1|mem[11][6]~4_combout ;
wire \FIFO_1|mem[11][0]~regout ;
wire \FIFO_1|mem[8][0]~regout ;
wire \FIFO_1|Decoder0~1_combout ;
wire \FIFO_1|mem[9][7]~2_combout ;
wire \FIFO_1|data_out[0]~10 ;
wire \FIFO_1|Decoder0~0_combout ;
wire \FIFO_1|mem[10][8]~1_combout ;
wire \FIFO_1|data_out[0]~11 ;
wire \FIFO_1|Decoder0~15_combout ;
wire \FIFO_1|mem[15][5]~16_combout ;
wire \FIFO_1|mem[15][0]~regout ;
wire \FIFO_1|Decoder0~14_combout ;
wire \FIFO_1|mem[12][8]~15_combout ;
wire \FIFO_1|mem[12][0]~regout ;
wire \FIFO_1|Decoder0~13_combout ;
wire \FIFO_1|mem[14][0]~14_combout ;
wire \FIFO_1|data_out[0]~17 ;
wire \FIFO_1|Decoder0~12_combout ;
wire \FIFO_1|mem[13][1]~13_combout ;
wire \FIFO_1|data_out[0]~18 ;
wire \FIFO_1|Decoder0~7_combout ;
wire \FIFO_1|mem[7][7]~8_combout ;
wire \FIFO_1|mem[7][0]~regout ;
wire \FIFO_1|Decoder0~6_combout ;
wire \FIFO_1|mem[4][0]~7_combout ;
wire \FIFO_1|mem[4][0]~regout ;
wire \FIFO_1|Decoder0~5_combout ;
wire \FIFO_1|mem[6][4]~6_combout ;
wire \FIFO_1|data_out[0]~12 ;
wire \FIFO_1|Decoder0~4_combout ;
wire \FIFO_1|mem[5][1]~5_combout ;
wire \FIFO_1|data_out[0]~13 ;
wire \FIFO_1|Decoder0~11_combout ;
wire \FIFO_1|mem[3][7]~12_combout ;
wire \FIFO_1|mem[3][0]~regout ;
wire \FIFO_1|Decoder0~10_combout ;
wire \FIFO_1|mem[0][0]~11_combout ;
wire \FIFO_1|mem[0][0]~regout ;
wire \FIFO_1|Decoder0~9_combout ;
wire \FIFO_1|mem[1][2]~10_combout ;
wire \FIFO_1|data_out[0]~14 ;
wire \FIFO_1|Decoder0~8_combout ;
wire \FIFO_1|mem[2][6]~9_combout ;
wire \FIFO_1|data_out[0]~15 ;
wire \FIFO_1|data_out[0]~16_combout ;
wire \FIFO_1|mem~17 ;
wire \FIFO_1|mem[15][1]~regout ;
wire \FIFO_1|mem[3][1]~regout ;
wire \FIFO_1|data_out[1]~29 ;
wire \FIFO_1|data_out[1]~30 ;
wire \FIFO_1|mem[13][1]~regout ;
wire \FIFO_1|mem[1][1]~regout ;
wire \FIFO_1|data_out[1]~24 ;
wire \FIFO_1|data_out[1]~25 ;
wire \FIFO_1|mem[12][1]~regout ;
wire \FIFO_1|mem[0][1]~regout ;
wire \FIFO_1|data_out[1]~26 ;
wire \FIFO_1|data_out[1]~27 ;
wire \FIFO_1|data_out[1]~28_combout ;
wire \FIFO_1|mem[14][1]~regout ;
wire \FIFO_1|mem[2][1]~regout ;
wire \FIFO_1|data_out[1]~22 ;
wire \FIFO_1|data_out[1]~23 ;
wire \FIFO_1|data_out[1]~reg0_regout ;
wire \FIFO_1|mem~21 ;
wire \FIFO_1|mem[14][5]~regout ;
wire \FIFO_1|mem[2][5]~regout ;
wire \FIFO_1|Mux3~0 ;
wire \FIFO_1|Mux3~1 ;
wire \FIFO_1|mem[15][5]~regout ;
wire \FIFO_1|mem[3][5]~regout ;
wire \FIFO_1|Mux3~7 ;
wire \FIFO_1|Mux3~8 ;
wire \FIFO_1|mem[13][5]~regout ;
wire \FIFO_1|mem[1][5]~regout ;
wire \FIFO_1|Mux3~2 ;
wire \FIFO_1|Mux3~3 ;
wire \FIFO_1|mem[12][5]~regout ;
wire \FIFO_1|mem[0][5]~regout ;
wire \FIFO_1|Mux3~4 ;
wire \FIFO_1|Mux3~5 ;
wire \FIFO_1|Mux3~6_combout ;
wire \FIFO_1|Mux3~9_combout ;
wire \FIFO_1|data_out[5]~reg0_regout ;
wire \FIFO_1|mem~22 ;
wire \FIFO_1|mem[15][6]~regout ;
wire \FIFO_1|mem[12][6]~regout ;
wire \FIFO_1|Mux2~7 ;
wire \FIFO_1|Mux2~8 ;
wire \FIFO_1|mem[7][6]~regout ;
wire \FIFO_1|mem[4][6]~regout ;
wire \FIFO_1|Mux2~0 ;
wire \FIFO_1|Mux2~1 ;
wire \FIFO_1|mem[11][6]~regout ;
wire \FIFO_1|mem[8][6]~regout ;
wire \FIFO_1|Mux2~2 ;
wire \FIFO_1|Mux2~3 ;
wire \FIFO_1|mem[3][6]~regout ;
wire \FIFO_1|mem[0][6]~regout ;
wire \FIFO_1|Mux2~4 ;
wire \FIFO_1|Mux2~5 ;
wire \FIFO_1|Mux2~6_combout ;
wire \FIFO_1|Mux2~9_combout ;
wire \FIFO_1|data_out[6]~reg0_regout ;
wire \FIFO_1|mem~20 ;
wire \FIFO_1|mem[15][4]~regout ;
wire \FIFO_1|mem[12][4]~regout ;
wire \FIFO_1|Mux4~7 ;
wire \FIFO_1|Mux4~8 ;
wire \FIFO_1|mem[11][4]~regout ;
wire \FIFO_1|mem[8][4]~regout ;
wire \FIFO_1|Mux4~0 ;
wire \FIFO_1|Mux4~1 ;
wire \FIFO_1|mem[7][4]~regout ;
wire \FIFO_1|mem[4][4]~regout ;
wire \FIFO_1|Mux4~2 ;
wire \FIFO_1|Mux4~3 ;
wire \FIFO_1|mem[3][4]~regout ;
wire \FIFO_1|mem[0][4]~regout ;
wire \FIFO_1|Mux4~4 ;
wire \FIFO_1|Mux4~5 ;
wire \FIFO_1|Mux4~6_combout ;
wire \FIFO_1|Mux4~9_combout ;
wire \FIFO_1|data_out[4]~reg0_regout ;
wire \FIFO_1|mem~23 ;
wire \FIFO_1|mem[15][7]~regout ;
wire \FIFO_1|mem[3][7]~regout ;
wire \FIFO_1|Mux1~7 ;
wire \FIFO_1|Mux1~8 ;
wire \FIFO_1|mem[13][7]~regout ;
wire \FIFO_1|mem[1][7]~regout ;
wire \FIFO_1|Mux1~0 ;
wire \FIFO_1|Mux1~1 ;
wire \FIFO_1|mem[12][7]~regout ;
wire \FIFO_1|mem[0][7]~regout ;
wire \FIFO_1|Mux1~4 ;
wire \FIFO_1|Mux1~5 ;
wire \FIFO_1|mem[14][7]~regout ;
wire \FIFO_1|mem[2][7]~regout ;
wire \FIFO_1|Mux1~2 ;
wire \FIFO_1|Mux1~3 ;
wire \FIFO_1|Mux1~6_combout ;
wire \FIFO_1|Mux1~9_combout ;
wire \FIFO_1|data_out[7]~reg0_regout ;
wire \FIFO_1|Equal1~0_combout ;
wire \FIFO_1|data_out[0]~en_regout ;
wire \FIFO_1|mem~19 ;
wire \FIFO_1|mem[13][3]~regout ;
wire \FIFO_1|mem[1][3]~regout ;
wire \FIFO_1|Mux5~0 ;
wire \FIFO_1|Mux5~1 ;
wire \FIFO_1|mem[15][3]~regout ;
wire \FIFO_1|mem[3][3]~regout ;
wire \FIFO_1|Mux5~7 ;
wire \FIFO_1|Mux5~8 ;
wire \FIFO_1|mem[14][3]~regout ;
wire \FIFO_1|mem[2][3]~regout ;
wire \FIFO_1|Mux5~2 ;
wire \FIFO_1|Mux5~3 ;
wire \FIFO_1|mem[12][3]~regout ;
wire \FIFO_1|mem[0][3]~regout ;
wire \FIFO_1|Mux5~4 ;
wire \FIFO_1|Mux5~5 ;
wire \FIFO_1|Mux5~6_combout ;
wire \FIFO_1|Mux5~9_combout ;
wire \FIFO_1|data_out[3]~reg0_regout ;
wire \FIFO_1|mem~18 ;
wire \FIFO_1|mem[15][2]~regout ;
wire \FIFO_1|mem[12][2]~regout ;
wire \FIFO_1|Mux6~7 ;
wire \FIFO_1|Mux6~8 ;
wire \FIFO_1|mem[7][2]~regout ;
wire \FIFO_1|mem[4][2]~regout ;
wire \FIFO_1|Mux6~0 ;
wire \FIFO_1|Mux6~1 ;
wire \FIFO_1|mem[11][2]~regout ;
wire \FIFO_1|mem[8][2]~regout ;
wire \FIFO_1|Mux6~2 ;
wire \FIFO_1|Mux6~3 ;
wire \FIFO_1|mem[3][2]~regout ;
wire \FIFO_1|mem[0][2]~regout ;
wire \FIFO_1|Mux6~4 ;
wire \FIFO_1|Mux6~5 ;
wire \FIFO_1|Mux6~6_combout ;
wire \FIFO_1|Mux6~9_combout ;
wire \FIFO_1|data_out[2]~reg0_regout ;
wire \FIFO_1|Equal1~1_combout ;
wire \FIFO_1|Add0~2 ;
wire \FIFO_1|Add0~2COUT1_36 ;
wire \FIFO_1|Add0~7 ;
wire \FIFO_1|Add0~7COUT1_37 ;
wire \FIFO_1|Add0~12 ;
wire \FIFO_1|Add0~12COUT1_38 ;
wire \FIFO_1|Add0~17 ;
wire \FIFO_1|Add0~22 ;
wire \FIFO_1|Add0~22COUT1_39 ;
wire \FIFO_1|Add0~27 ;
wire \FIFO_1|Add0~27COUT1_40 ;
wire \FIFO_1|Add0~30_combout ;
wire \FIFO_1|mem~24 ;
wire \FIFO_1|mem[15][8]~regout ;
wire \FIFO_1|mem[12][8]~regout ;
wire \FIFO_1|Mux0~7 ;
wire \FIFO_1|Mux0~8 ;
wire \FIFO_1|mem[11][8]~regout ;
wire \FIFO_1|mem[8][8]~regout ;
wire \FIFO_1|Mux0~0 ;
wire \FIFO_1|Mux0~1 ;
wire \FIFO_1|mem[7][8]~regout ;
wire \FIFO_1|mem[4][8]~regout ;
wire \FIFO_1|Mux0~2 ;
wire \FIFO_1|Mux0~3 ;
wire \FIFO_1|mem[3][8]~regout ;
wire \FIFO_1|mem[0][8]~regout ;
wire \FIFO_1|Mux0~4 ;
wire \FIFO_1|Mux0~5 ;
wire \FIFO_1|Mux0~6_combout ;
wire \FIFO_1|Mux0~9_combout ;
wire \FIFO_1|count[6]~14_combout ;
wire \FIFO_1|count[6]~15_combout ;
wire \FIFO_1|Add0~15_combout ;
wire \FIFO_1|Add0~10_combout ;
wire \FIFO_1|Add0~5_combout ;
wire \FIFO_1|Add0~0_combout ;
wire \FIFO_1|count[0]~1 ;
wire \FIFO_1|count[0]~1COUT1_17 ;
wire \FIFO_1|count[1]~3 ;
wire \FIFO_1|count[1]~3COUT1_18 ;
wire \FIFO_1|count[2]~5 ;
wire \FIFO_1|count[2]~5COUT1_19 ;
wire \FIFO_1|count[3]~7 ;
wire \FIFO_1|Add0~25_combout ;
wire \FIFO_1|Add0~20_combout ;
wire \FIFO_1|count[4]~9 ;
wire \FIFO_1|count[4]~9COUT1_20 ;
wire \FIFO_1|count[5]~11 ;
wire \FIFO_1|count[5]~11COUT1_21 ;
wire \FIFO_1|always2~0_combout ;
wire \FIFO_1|always2~1_combout ;
wire \FIFO_1|always2~2_combout ;
wire \FIFO_1|data_out[7]~20_combout ;
wire \FIFO_1|data_out[0]~reg0_regout ;
wire \FIFO_2|Decoder0~2_combout ;
wire \FIFO_2|mem[8][3]~3_combout ;
wire \FIFO_2|mem~0 ;
wire \FIFO_2|Decoder0~3_combout ;
wire \FIFO_2|mem[11][6]~4_combout ;
wire \FIFO_2|mem[11][0]~regout ;
wire \FIFO_2|mem[8][0]~regout ;
wire \FIFO_2|Decoder0~1_combout ;
wire \FIFO_2|mem[9][3]~2_combout ;
wire \FIFO_2|data_out[0]~11 ;
wire \FIFO_2|Decoder0~0_combout ;
wire \FIFO_2|mem[10][3]~1_combout ;
wire \FIFO_2|data_out[0]~12 ;
wire \FIFO_2|Decoder0~15_combout ;
wire \FIFO_2|mem[15][0]~16_combout ;
wire \FIFO_2|mem[15][0]~regout ;
wire \FIFO_2|Decoder0~14_combout ;
wire \FIFO_2|mem[12][6]~15_combout ;
wire \FIFO_2|mem[12][0]~regout ;
wire \FIFO_2|Decoder0~13_combout ;
wire \FIFO_2|mem[14][1]~14_combout ;
wire \FIFO_2|data_out[0]~18 ;
wire \FIFO_2|Decoder0~12_combout ;
wire \FIFO_2|mem[13][1]~13_combout ;
wire \FIFO_2|data_out[0]~19 ;
wire \FIFO_2|Decoder0~11_combout ;
wire \FIFO_2|mem[3][3]~12_combout ;
wire \FIFO_2|mem[3][0]~regout ;
wire \FIFO_2|Decoder0~10_combout ;
wire \FIFO_2|mem[0][8]~11_combout ;
wire \FIFO_2|mem[0][0]~regout ;
wire \FIFO_2|Decoder0~9_combout ;
wire \FIFO_2|mem[1][3]~10_combout ;
wire \FIFO_2|data_out[0]~15 ;
wire \FIFO_2|Decoder0~8_combout ;
wire \FIFO_2|mem[2][3]~9_combout ;
wire \FIFO_2|data_out[0]~16 ;
wire \FIFO_2|Decoder0~7_combout ;
wire \FIFO_2|mem[7][3]~8_combout ;
wire \FIFO_2|mem[7][0]~regout ;
wire \FIFO_2|Decoder0~6_combout ;
wire \FIFO_2|mem[4][3]~7_combout ;
wire \FIFO_2|mem[4][0]~regout ;
wire \FIFO_2|Decoder0~5_combout ;
wire \FIFO_2|mem[6][6]~6_combout ;
wire \FIFO_2|data_out[0]~13 ;
wire \FIFO_2|Decoder0~4_combout ;
wire \FIFO_2|mem[5][3]~5_combout ;
wire \FIFO_2|data_out[0]~14 ;
wire \FIFO_2|data_out[0]~17_combout ;
wire \FIFO_2|data_out[0]~en_regout ;
wire \FIFO_2|mem~18 ;
wire \FIFO_2|mem[15][2]~regout ;
wire \FIFO_2|mem[12][2]~regout ;
wire \FIFO_2|Mux6~7 ;
wire \FIFO_2|Mux6~8 ;
wire \FIFO_2|mem[7][2]~regout ;
wire \FIFO_2|mem[4][2]~regout ;
wire \FIFO_2|Mux6~0 ;
wire \FIFO_2|Mux6~1 ;
wire \FIFO_2|mem[11][2]~regout ;
wire \FIFO_2|mem[8][2]~regout ;
wire \FIFO_2|Mux6~2 ;
wire \FIFO_2|Mux6~3 ;
wire \FIFO_2|mem[3][2]~regout ;
wire \FIFO_2|mem[0][2]~regout ;
wire \FIFO_2|Mux6~4 ;
wire \FIFO_2|Mux6~5 ;
wire \FIFO_2|Mux6~6_combout ;
wire \FIFO_2|Mux6~9_combout ;
wire \FIFO_2|data_out[2]~reg0_regout ;
wire \FIFO_2|mem~19 ;
wire \FIFO_2|mem[15][3]~regout ;
wire \FIFO_2|mem[3][3]~regout ;
wire \FIFO_2|Mux5~7 ;
wire \FIFO_2|Mux5~8 ;
wire \FIFO_2|mem[13][3]~regout ;
wire \FIFO_2|mem[1][3]~regout ;
wire \FIFO_2|Mux5~0 ;
wire \FIFO_2|Mux5~1 ;
wire \FIFO_2|mem[12][3]~regout ;
wire \FIFO_2|mem[0][3]~regout ;
wire \FIFO_2|Mux5~4 ;
wire \FIFO_2|Mux5~5 ;
wire \FIFO_2|mem[14][3]~regout ;
wire \FIFO_2|mem[2][3]~regout ;
wire \FIFO_2|Mux5~2 ;
wire \FIFO_2|Mux5~3 ;
wire \FIFO_2|Mux5~6_combout ;
wire \FIFO_2|Mux5~9_combout ;
wire \FIFO_2|data_out[3]~reg0_regout ;
wire \FIFO_2|Equal1~1_combout ;
wire \FIFO_2|mem~17 ;
wire \FIFO_2|mem[15][1]~regout ;
wire \FIFO_2|mem[3][1]~regout ;
wire \FIFO_2|data_out[1]~30 ;
wire \FIFO_2|data_out[1]~31 ;
wire \FIFO_2|mem[0][1]~regout ;
wire \FIFO_2|data_out[1]~27 ;
wire \FIFO_2|mem[12][1]~regout ;
wire \FIFO_2|data_out[1]~28 ;
wire \FIFO_2|mem[13][1]~regout ;
wire \FIFO_2|mem[1][1]~regout ;
wire \FIFO_2|data_out[1]~25 ;
wire \FIFO_2|data_out[1]~26 ;
wire \FIFO_2|data_out[1]~29_combout ;
wire \FIFO_2|mem[14][1]~regout ;
wire \FIFO_2|mem[2][1]~regout ;
wire \FIFO_2|data_out[1]~23 ;
wire \FIFO_2|data_out[1]~24 ;
wire \FIFO_2|data_out[1]~reg0_regout ;
wire \FIFO_2|mem~23 ;
wire \FIFO_2|mem[13][7]~regout ;
wire \FIFO_2|mem[1][7]~regout ;
wire \FIFO_2|Mux1~0 ;
wire \FIFO_2|Mux1~1 ;
wire \FIFO_2|mem[15][7]~regout ;
wire \FIFO_2|mem[3][7]~regout ;
wire \FIFO_2|Mux1~7 ;
wire \FIFO_2|Mux1~8 ;
wire \FIFO_2|mem[12][7]~regout ;
wire \FIFO_2|mem[0][7]~regout ;
wire \FIFO_2|Mux1~4 ;
wire \FIFO_2|Mux1~5 ;
wire \FIFO_2|mem[14][7]~regout ;
wire \FIFO_2|mem[2][7]~regout ;
wire \FIFO_2|Mux1~2 ;
wire \FIFO_2|Mux1~3 ;
wire \FIFO_2|Mux1~6_combout ;
wire \FIFO_2|Mux1~9_combout ;
wire \FIFO_2|mem~21 ;
wire \FIFO_2|mem[14][5]~regout ;
wire \FIFO_2|mem[2][5]~regout ;
wire \FIFO_2|Mux3~0 ;
wire \FIFO_2|Mux3~1 ;
wire \FIFO_2|mem[15][5]~regout ;
wire \FIFO_2|mem[3][5]~regout ;
wire \FIFO_2|Mux3~7 ;
wire \FIFO_2|Mux3~8 ;
wire \FIFO_2|mem[13][5]~regout ;
wire \FIFO_2|mem[1][5]~regout ;
wire \FIFO_2|Mux3~2 ;
wire \FIFO_2|Mux3~3 ;
wire \FIFO_2|mem[12][5]~regout ;
wire \FIFO_2|mem[0][5]~regout ;
wire \FIFO_2|Mux3~4 ;
wire \FIFO_2|Mux3~5 ;
wire \FIFO_2|Mux3~6_combout ;
wire \FIFO_2|Mux3~9_combout ;
wire \FIFO_2|mem~20 ;
wire \FIFO_2|mem[15][4]~regout ;
wire \FIFO_2|mem[12][4]~regout ;
wire \FIFO_2|Mux4~7 ;
wire \FIFO_2|Mux4~8 ;
wire \FIFO_2|mem[11][4]~regout ;
wire \FIFO_2|mem[8][4]~regout ;
wire \FIFO_2|Mux4~0 ;
wire \FIFO_2|Mux4~1 ;
wire \FIFO_2|mem[7][4]~regout ;
wire \FIFO_2|mem[4][4]~regout ;
wire \FIFO_2|Mux4~2 ;
wire \FIFO_2|Mux4~3 ;
wire \FIFO_2|mem[3][4]~regout ;
wire \FIFO_2|mem[0][4]~regout ;
wire \FIFO_2|Mux4~4 ;
wire \FIFO_2|Mux4~5 ;
wire \FIFO_2|Mux4~6_combout ;
wire \FIFO_2|Mux4~9_combout ;
wire \FIFO_2|Add0~2 ;
wire \FIFO_2|Add0~2COUT1_36 ;
wire \FIFO_2|Add0~7 ;
wire \FIFO_2|Add0~7COUT1_37 ;
wire \FIFO_2|Add0~12 ;
wire \FIFO_2|Add0~12COUT1_38 ;
wire \FIFO_2|Add0~17 ;
wire \FIFO_2|mem~22 ;
wire \FIFO_2|mem[15][6]~regout ;
wire \FIFO_2|mem[12][6]~regout ;
wire \FIFO_2|Mux2~7 ;
wire \FIFO_2|Mux2~8 ;
wire \FIFO_2|mem[7][6]~regout ;
wire \FIFO_2|mem[4][6]~regout ;
wire \FIFO_2|Mux2~0 ;
wire \FIFO_2|Mux2~1 ;
wire \FIFO_2|mem[11][6]~regout ;
wire \FIFO_2|mem[8][6]~regout ;
wire \FIFO_2|Mux2~2 ;
wire \FIFO_2|Mux2~3 ;
wire \FIFO_2|mem[3][6]~regout ;
wire \FIFO_2|mem[0][6]~regout ;
wire \FIFO_2|Mux2~4 ;
wire \FIFO_2|Mux2~5 ;
wire \FIFO_2|Mux2~6_combout ;
wire \FIFO_2|Mux2~9_combout ;
wire \FIFO_2|Add0~22 ;
wire \FIFO_2|Add0~22COUT1_39 ;
wire \FIFO_2|Add0~25_combout ;
wire \FIFO_2|mem~24 ;
wire \FIFO_2|mem[15][8]~regout ;
wire \FIFO_2|mem[12][8]~regout ;
wire \FIFO_2|Mux0~7 ;
wire \FIFO_2|Mux0~8 ;
wire \FIFO_2|mem[11][8]~regout ;
wire \FIFO_2|mem[8][8]~regout ;
wire \FIFO_2|Mux0~0 ;
wire \FIFO_2|Mux0~1 ;
wire \FIFO_2|mem[7][8]~regout ;
wire \FIFO_2|mem[4][8]~regout ;
wire \FIFO_2|Mux0~2 ;
wire \FIFO_2|Mux0~3 ;
wire \FIFO_2|mem[3][8]~regout ;
wire \FIFO_2|mem[0][8]~regout ;
wire \FIFO_2|Mux0~4 ;
wire \FIFO_2|Mux0~5 ;
wire \FIFO_2|Mux0~6_combout ;
wire \FIFO_2|Mux0~9_combout ;
wire \FIFO_2|count[3]~17_combout ;
wire \FIFO_2|count[3]~16_combout ;
wire \FIFO_2|Add0~15_combout ;
wire \FIFO_2|Add0~10_combout ;
wire \FIFO_2|Add0~5_combout ;
wire \FIFO_2|Add0~0_combout ;
wire \FIFO_2|count[0]~3 ;
wire \FIFO_2|count[0]~3COUT1_19 ;
wire \FIFO_2|count[1]~5 ;
wire \FIFO_2|count[1]~5COUT1_20 ;
wire \FIFO_2|count[2]~7 ;
wire \FIFO_2|count[2]~7COUT1_21 ;
wire \FIFO_2|count[3]~9 ;
wire \FIFO_2|Add0~20_combout ;
wire \FIFO_2|count[4]~11 ;
wire \FIFO_2|count[4]~11COUT1_22 ;
wire \FIFO_2|Add0~27 ;
wire \FIFO_2|Add0~27COUT1_40 ;
wire \FIFO_2|Add0~30_combout ;
wire \FIFO_2|count[5]~13 ;
wire \FIFO_2|count[5]~13COUT1_23 ;
wire \FIFO_2|always2~0_combout ;
wire \FIFO_2|always2~1_combout ;
wire \FIFO_2|data_out[4]~reg0_regout ;
wire \FIFO_2|data_out[5]~reg0_regout ;
wire \FIFO_2|data_out[6]~reg0_regout ;
wire \FIFO_2|data_out[7]~reg0_regout ;
wire \FIFO_2|Equal1~0_combout ;
wire \FIFO_2|always2~2_combout ;
wire \FIFO_2|data_out[7]~21_combout ;
wire \FIFO_2|data_out[0]~reg0_regout ;
wire [1:0] \SYNCHRONIZER|fifo_addr ;
wire [4:0] \FIFO_1|wr_ptr ;
wire [4:0] \FIFO_0|rd_ptr ;
wire [4:0] \FIFO_0|wr_ptr ;
wire [7:0] \comb_3|internal_parity ;
wire [4:0] \FIFO_1|rd_ptr ;
wire [4:0] \FIFO_2|rd_ptr ;
wire [6:0] \FIFO_0|count ;
wire [4:0] \FIFO_2|wr_ptr ;
wire [7:0] \comb_3|packet_parity ;
wire [7:0] \data_in~combout ;
wire [4:0] \SYNCHRONIZER|fifo_0_counter_sft ;
wire [7:0] \comb_3|fifo_full_state_byte ;
wire [4:0] \SYNCHRONIZER|fifo_1_counter_sft ;
wire [4:0] \SYNCHRONIZER|fifo_2_counter_sft ;
wire [7:0] \comb_3|header_byte ;
wire [6:0] \FIFO_1|count ;
wire [6:0] \FIFO_2|count ;
wire [7:0] \comb_3|data_out ;


// Location: PIN_18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\clk~combout ),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_44,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \resetn~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\resetn~combout ),
	.padio(resetn));
// synopsys translate_off
defparam \resetn~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X7_Y8_N0
maxv_lcell \SYNCHRONIZER|fifo_0_counter_sft[0] (
// Equation(s):
// \SYNCHRONIZER|fifo_0_counter_sft [0] = DFFEAS(((!\SYNCHRONIZER|fifo_0_counter_sft [0])), GLOBAL(\clk~combout ), VCC, , , , , \SYNCHRONIZER|fifo_0_counter_sft[0]~11_combout , )
// \SYNCHRONIZER|fifo_0_counter_sft[0]~4  = CARRY(((\SYNCHRONIZER|fifo_0_counter_sft [0])))
// \SYNCHRONIZER|fifo_0_counter_sft[0]~4COUT1_13  = CARRY(((\SYNCHRONIZER|fifo_0_counter_sft [0])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\SYNCHRONIZER|fifo_0_counter_sft [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\SYNCHRONIZER|fifo_0_counter_sft[0]~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SYNCHRONIZER|fifo_0_counter_sft [0]),
	.cout(),
	.cout0(\SYNCHRONIZER|fifo_0_counter_sft[0]~4 ),
	.cout1(\SYNCHRONIZER|fifo_0_counter_sft[0]~4COUT1_13 ));
// synopsys translate_off
defparam \SYNCHRONIZER|fifo_0_counter_sft[0] .lut_mask = "33cc";
defparam \SYNCHRONIZER|fifo_0_counter_sft[0] .operation_mode = "arithmetic";
defparam \SYNCHRONIZER|fifo_0_counter_sft[0] .output_mode = "reg_only";
defparam \SYNCHRONIZER|fifo_0_counter_sft[0] .register_cascade_mode = "off";
defparam \SYNCHRONIZER|fifo_0_counter_sft[0] .sum_lutc_input = "datac";
defparam \SYNCHRONIZER|fifo_0_counter_sft[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y8_N1
maxv_lcell \SYNCHRONIZER|fifo_0_counter_sft[1] (
// Equation(s):
// \SYNCHRONIZER|fifo_0_counter_sft [1] = DFFEAS((\SYNCHRONIZER|fifo_0_counter_sft [1] $ ((\SYNCHRONIZER|fifo_0_counter_sft[0]~4 ))), GLOBAL(\clk~combout ), VCC, , , , , \SYNCHRONIZER|fifo_0_counter_sft[0]~11_combout , )
// \SYNCHRONIZER|fifo_0_counter_sft[1]~6  = CARRY(((!\SYNCHRONIZER|fifo_0_counter_sft[0]~4 ) # (!\SYNCHRONIZER|fifo_0_counter_sft [1])))
// \SYNCHRONIZER|fifo_0_counter_sft[1]~6COUT1_14  = CARRY(((!\SYNCHRONIZER|fifo_0_counter_sft[0]~4COUT1_13 ) # (!\SYNCHRONIZER|fifo_0_counter_sft [1])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\SYNCHRONIZER|fifo_0_counter_sft [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\SYNCHRONIZER|fifo_0_counter_sft[0]~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\SYNCHRONIZER|fifo_0_counter_sft[0]~4 ),
	.cin1(\SYNCHRONIZER|fifo_0_counter_sft[0]~4COUT1_13 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SYNCHRONIZER|fifo_0_counter_sft [1]),
	.cout(),
	.cout0(\SYNCHRONIZER|fifo_0_counter_sft[1]~6 ),
	.cout1(\SYNCHRONIZER|fifo_0_counter_sft[1]~6COUT1_14 ));
// synopsys translate_off
defparam \SYNCHRONIZER|fifo_0_counter_sft[1] .cin0_used = "true";
defparam \SYNCHRONIZER|fifo_0_counter_sft[1] .cin1_used = "true";
defparam \SYNCHRONIZER|fifo_0_counter_sft[1] .lut_mask = "3c3f";
defparam \SYNCHRONIZER|fifo_0_counter_sft[1] .operation_mode = "arithmetic";
defparam \SYNCHRONIZER|fifo_0_counter_sft[1] .output_mode = "reg_only";
defparam \SYNCHRONIZER|fifo_0_counter_sft[1] .register_cascade_mode = "off";
defparam \SYNCHRONIZER|fifo_0_counter_sft[1] .sum_lutc_input = "cin";
defparam \SYNCHRONIZER|fifo_0_counter_sft[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y8_N2
maxv_lcell \SYNCHRONIZER|fifo_0_counter_sft[2] (
// Equation(s):
// \SYNCHRONIZER|fifo_0_counter_sft [2] = DFFEAS((\SYNCHRONIZER|fifo_0_counter_sft [2] $ ((!\SYNCHRONIZER|fifo_0_counter_sft[1]~6 ))), GLOBAL(\clk~combout ), VCC, , , , , \SYNCHRONIZER|fifo_0_counter_sft[0]~11_combout , )
// \SYNCHRONIZER|fifo_0_counter_sft[2]~8  = CARRY(((\SYNCHRONIZER|fifo_0_counter_sft [2] & !\SYNCHRONIZER|fifo_0_counter_sft[1]~6 )))
// \SYNCHRONIZER|fifo_0_counter_sft[2]~8COUT1_15  = CARRY(((\SYNCHRONIZER|fifo_0_counter_sft [2] & !\SYNCHRONIZER|fifo_0_counter_sft[1]~6COUT1_14 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\SYNCHRONIZER|fifo_0_counter_sft [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\SYNCHRONIZER|fifo_0_counter_sft[0]~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\SYNCHRONIZER|fifo_0_counter_sft[1]~6 ),
	.cin1(\SYNCHRONIZER|fifo_0_counter_sft[1]~6COUT1_14 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SYNCHRONIZER|fifo_0_counter_sft [2]),
	.cout(),
	.cout0(\SYNCHRONIZER|fifo_0_counter_sft[2]~8 ),
	.cout1(\SYNCHRONIZER|fifo_0_counter_sft[2]~8COUT1_15 ));
// synopsys translate_off
defparam \SYNCHRONIZER|fifo_0_counter_sft[2] .cin0_used = "true";
defparam \SYNCHRONIZER|fifo_0_counter_sft[2] .cin1_used = "true";
defparam \SYNCHRONIZER|fifo_0_counter_sft[2] .lut_mask = "c30c";
defparam \SYNCHRONIZER|fifo_0_counter_sft[2] .operation_mode = "arithmetic";
defparam \SYNCHRONIZER|fifo_0_counter_sft[2] .output_mode = "reg_only";
defparam \SYNCHRONIZER|fifo_0_counter_sft[2] .register_cascade_mode = "off";
defparam \SYNCHRONIZER|fifo_0_counter_sft[2] .sum_lutc_input = "cin";
defparam \SYNCHRONIZER|fifo_0_counter_sft[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y8_N3
maxv_lcell \SYNCHRONIZER|fifo_0_counter_sft[3] (
// Equation(s):
// \SYNCHRONIZER|fifo_0_counter_sft [3] = DFFEAS(\SYNCHRONIZER|fifo_0_counter_sft [3] $ ((((\SYNCHRONIZER|fifo_0_counter_sft[2]~8 )))), GLOBAL(\clk~combout ), VCC, , , , , \SYNCHRONIZER|fifo_0_counter_sft[0]~11_combout , )
// \SYNCHRONIZER|fifo_0_counter_sft[3]~10  = CARRY(((!\SYNCHRONIZER|fifo_0_counter_sft[2]~8 )) # (!\SYNCHRONIZER|fifo_0_counter_sft [3]))
// \SYNCHRONIZER|fifo_0_counter_sft[3]~10COUT1_16  = CARRY(((!\SYNCHRONIZER|fifo_0_counter_sft[2]~8COUT1_15 )) # (!\SYNCHRONIZER|fifo_0_counter_sft [3]))

	.clk(\clk~combout ),
	.dataa(\SYNCHRONIZER|fifo_0_counter_sft [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\SYNCHRONIZER|fifo_0_counter_sft[0]~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\SYNCHRONIZER|fifo_0_counter_sft[2]~8 ),
	.cin1(\SYNCHRONIZER|fifo_0_counter_sft[2]~8COUT1_15 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SYNCHRONIZER|fifo_0_counter_sft [3]),
	.cout(),
	.cout0(\SYNCHRONIZER|fifo_0_counter_sft[3]~10 ),
	.cout1(\SYNCHRONIZER|fifo_0_counter_sft[3]~10COUT1_16 ));
// synopsys translate_off
defparam \SYNCHRONIZER|fifo_0_counter_sft[3] .cin0_used = "true";
defparam \SYNCHRONIZER|fifo_0_counter_sft[3] .cin1_used = "true";
defparam \SYNCHRONIZER|fifo_0_counter_sft[3] .lut_mask = "5a5f";
defparam \SYNCHRONIZER|fifo_0_counter_sft[3] .operation_mode = "arithmetic";
defparam \SYNCHRONIZER|fifo_0_counter_sft[3] .output_mode = "reg_only";
defparam \SYNCHRONIZER|fifo_0_counter_sft[3] .register_cascade_mode = "off";
defparam \SYNCHRONIZER|fifo_0_counter_sft[3] .sum_lutc_input = "cin";
defparam \SYNCHRONIZER|fifo_0_counter_sft[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y8_N4
maxv_lcell \SYNCHRONIZER|fifo_0_counter_sft[4] (
// Equation(s):
// \SYNCHRONIZER|fifo_0_counter_sft [4] = DFFEAS(\SYNCHRONIZER|fifo_0_counter_sft [4] $ ((((!\SYNCHRONIZER|fifo_0_counter_sft[3]~10 )))), GLOBAL(\clk~combout ), VCC, , , , , \SYNCHRONIZER|fifo_0_counter_sft[0]~11_combout , )

	.clk(\clk~combout ),
	.dataa(\SYNCHRONIZER|fifo_0_counter_sft [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\SYNCHRONIZER|fifo_0_counter_sft[0]~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\SYNCHRONIZER|fifo_0_counter_sft[3]~10 ),
	.cin1(\SYNCHRONIZER|fifo_0_counter_sft[3]~10COUT1_16 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SYNCHRONIZER|fifo_0_counter_sft [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SYNCHRONIZER|fifo_0_counter_sft[4] .cin0_used = "true";
defparam \SYNCHRONIZER|fifo_0_counter_sft[4] .cin1_used = "true";
defparam \SYNCHRONIZER|fifo_0_counter_sft[4] .lut_mask = "a5a5";
defparam \SYNCHRONIZER|fifo_0_counter_sft[4] .operation_mode = "normal";
defparam \SYNCHRONIZER|fifo_0_counter_sft[4] .output_mode = "reg_only";
defparam \SYNCHRONIZER|fifo_0_counter_sft[4] .register_cascade_mode = "off";
defparam \SYNCHRONIZER|fifo_0_counter_sft[4] .sum_lutc_input = "cin";
defparam \SYNCHRONIZER|fifo_0_counter_sft[4] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_138,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \read_enb_0~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\read_enb_0~combout ),
	.padio(read_enb_0));
// synopsys translate_off
defparam \read_enb_0~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X10_Y7_N0
maxv_lcell \SYNCHRONIZER|fifo_2_counter_sft[0] (
// Equation(s):
// \SYNCHRONIZER|fifo_2_counter_sft [0] = DFFEAS(((!\SYNCHRONIZER|fifo_2_counter_sft [0])), GLOBAL(\clk~combout ), VCC, , , , , \SYNCHRONIZER|fifo_2_counter_sft[1]~11_combout , )
// \SYNCHRONIZER|fifo_2_counter_sft[0]~4  = CARRY(((\SYNCHRONIZER|fifo_2_counter_sft [0])))
// \SYNCHRONIZER|fifo_2_counter_sft[0]~4COUT1_13  = CARRY(((\SYNCHRONIZER|fifo_2_counter_sft [0])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\SYNCHRONIZER|fifo_2_counter_sft [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\SYNCHRONIZER|fifo_2_counter_sft[1]~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SYNCHRONIZER|fifo_2_counter_sft [0]),
	.cout(),
	.cout0(\SYNCHRONIZER|fifo_2_counter_sft[0]~4 ),
	.cout1(\SYNCHRONIZER|fifo_2_counter_sft[0]~4COUT1_13 ));
// synopsys translate_off
defparam \SYNCHRONIZER|fifo_2_counter_sft[0] .lut_mask = "33cc";
defparam \SYNCHRONIZER|fifo_2_counter_sft[0] .operation_mode = "arithmetic";
defparam \SYNCHRONIZER|fifo_2_counter_sft[0] .output_mode = "reg_only";
defparam \SYNCHRONIZER|fifo_2_counter_sft[0] .register_cascade_mode = "off";
defparam \SYNCHRONIZER|fifo_2_counter_sft[0] .sum_lutc_input = "datac";
defparam \SYNCHRONIZER|fifo_2_counter_sft[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N1
maxv_lcell \SYNCHRONIZER|fifo_2_counter_sft[1] (
// Equation(s):
// \SYNCHRONIZER|fifo_2_counter_sft [1] = DFFEAS((\SYNCHRONIZER|fifo_2_counter_sft [1] $ ((\SYNCHRONIZER|fifo_2_counter_sft[0]~4 ))), GLOBAL(\clk~combout ), VCC, , , , , \SYNCHRONIZER|fifo_2_counter_sft[1]~11_combout , )
// \SYNCHRONIZER|fifo_2_counter_sft[1]~6  = CARRY(((!\SYNCHRONIZER|fifo_2_counter_sft[0]~4 ) # (!\SYNCHRONIZER|fifo_2_counter_sft [1])))
// \SYNCHRONIZER|fifo_2_counter_sft[1]~6COUT1_14  = CARRY(((!\SYNCHRONIZER|fifo_2_counter_sft[0]~4COUT1_13 ) # (!\SYNCHRONIZER|fifo_2_counter_sft [1])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\SYNCHRONIZER|fifo_2_counter_sft [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\SYNCHRONIZER|fifo_2_counter_sft[1]~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\SYNCHRONIZER|fifo_2_counter_sft[0]~4 ),
	.cin1(\SYNCHRONIZER|fifo_2_counter_sft[0]~4COUT1_13 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SYNCHRONIZER|fifo_2_counter_sft [1]),
	.cout(),
	.cout0(\SYNCHRONIZER|fifo_2_counter_sft[1]~6 ),
	.cout1(\SYNCHRONIZER|fifo_2_counter_sft[1]~6COUT1_14 ));
// synopsys translate_off
defparam \SYNCHRONIZER|fifo_2_counter_sft[1] .cin0_used = "true";
defparam \SYNCHRONIZER|fifo_2_counter_sft[1] .cin1_used = "true";
defparam \SYNCHRONIZER|fifo_2_counter_sft[1] .lut_mask = "3c3f";
defparam \SYNCHRONIZER|fifo_2_counter_sft[1] .operation_mode = "arithmetic";
defparam \SYNCHRONIZER|fifo_2_counter_sft[1] .output_mode = "reg_only";
defparam \SYNCHRONIZER|fifo_2_counter_sft[1] .register_cascade_mode = "off";
defparam \SYNCHRONIZER|fifo_2_counter_sft[1] .sum_lutc_input = "cin";
defparam \SYNCHRONIZER|fifo_2_counter_sft[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N2
maxv_lcell \SYNCHRONIZER|fifo_2_counter_sft[2] (
// Equation(s):
// \SYNCHRONIZER|fifo_2_counter_sft [2] = DFFEAS((\SYNCHRONIZER|fifo_2_counter_sft [2] $ ((!\SYNCHRONIZER|fifo_2_counter_sft[1]~6 ))), GLOBAL(\clk~combout ), VCC, , , , , \SYNCHRONIZER|fifo_2_counter_sft[1]~11_combout , )
// \SYNCHRONIZER|fifo_2_counter_sft[2]~8  = CARRY(((\SYNCHRONIZER|fifo_2_counter_sft [2] & !\SYNCHRONIZER|fifo_2_counter_sft[1]~6 )))
// \SYNCHRONIZER|fifo_2_counter_sft[2]~8COUT1_15  = CARRY(((\SYNCHRONIZER|fifo_2_counter_sft [2] & !\SYNCHRONIZER|fifo_2_counter_sft[1]~6COUT1_14 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\SYNCHRONIZER|fifo_2_counter_sft [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\SYNCHRONIZER|fifo_2_counter_sft[1]~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\SYNCHRONIZER|fifo_2_counter_sft[1]~6 ),
	.cin1(\SYNCHRONIZER|fifo_2_counter_sft[1]~6COUT1_14 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SYNCHRONIZER|fifo_2_counter_sft [2]),
	.cout(),
	.cout0(\SYNCHRONIZER|fifo_2_counter_sft[2]~8 ),
	.cout1(\SYNCHRONIZER|fifo_2_counter_sft[2]~8COUT1_15 ));
// synopsys translate_off
defparam \SYNCHRONIZER|fifo_2_counter_sft[2] .cin0_used = "true";
defparam \SYNCHRONIZER|fifo_2_counter_sft[2] .cin1_used = "true";
defparam \SYNCHRONIZER|fifo_2_counter_sft[2] .lut_mask = "c30c";
defparam \SYNCHRONIZER|fifo_2_counter_sft[2] .operation_mode = "arithmetic";
defparam \SYNCHRONIZER|fifo_2_counter_sft[2] .output_mode = "reg_only";
defparam \SYNCHRONIZER|fifo_2_counter_sft[2] .register_cascade_mode = "off";
defparam \SYNCHRONIZER|fifo_2_counter_sft[2] .sum_lutc_input = "cin";
defparam \SYNCHRONIZER|fifo_2_counter_sft[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N3
maxv_lcell \SYNCHRONIZER|fifo_2_counter_sft[3] (
// Equation(s):
// \SYNCHRONIZER|fifo_2_counter_sft [3] = DFFEAS(\SYNCHRONIZER|fifo_2_counter_sft [3] $ ((((\SYNCHRONIZER|fifo_2_counter_sft[2]~8 )))), GLOBAL(\clk~combout ), VCC, , , , , \SYNCHRONIZER|fifo_2_counter_sft[1]~11_combout , )
// \SYNCHRONIZER|fifo_2_counter_sft[3]~10  = CARRY(((!\SYNCHRONIZER|fifo_2_counter_sft[2]~8 )) # (!\SYNCHRONIZER|fifo_2_counter_sft [3]))
// \SYNCHRONIZER|fifo_2_counter_sft[3]~10COUT1_16  = CARRY(((!\SYNCHRONIZER|fifo_2_counter_sft[2]~8COUT1_15 )) # (!\SYNCHRONIZER|fifo_2_counter_sft [3]))

	.clk(\clk~combout ),
	.dataa(\SYNCHRONIZER|fifo_2_counter_sft [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\SYNCHRONIZER|fifo_2_counter_sft[1]~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\SYNCHRONIZER|fifo_2_counter_sft[2]~8 ),
	.cin1(\SYNCHRONIZER|fifo_2_counter_sft[2]~8COUT1_15 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SYNCHRONIZER|fifo_2_counter_sft [3]),
	.cout(),
	.cout0(\SYNCHRONIZER|fifo_2_counter_sft[3]~10 ),
	.cout1(\SYNCHRONIZER|fifo_2_counter_sft[3]~10COUT1_16 ));
// synopsys translate_off
defparam \SYNCHRONIZER|fifo_2_counter_sft[3] .cin0_used = "true";
defparam \SYNCHRONIZER|fifo_2_counter_sft[3] .cin1_used = "true";
defparam \SYNCHRONIZER|fifo_2_counter_sft[3] .lut_mask = "5a5f";
defparam \SYNCHRONIZER|fifo_2_counter_sft[3] .operation_mode = "arithmetic";
defparam \SYNCHRONIZER|fifo_2_counter_sft[3] .output_mode = "reg_only";
defparam \SYNCHRONIZER|fifo_2_counter_sft[3] .register_cascade_mode = "off";
defparam \SYNCHRONIZER|fifo_2_counter_sft[3] .sum_lutc_input = "cin";
defparam \SYNCHRONIZER|fifo_2_counter_sft[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N4
maxv_lcell \SYNCHRONIZER|fifo_2_counter_sft[4] (
// Equation(s):
// \SYNCHRONIZER|fifo_2_counter_sft [4] = DFFEAS(\SYNCHRONIZER|fifo_2_counter_sft [4] $ ((((!\SYNCHRONIZER|fifo_2_counter_sft[3]~10 )))), GLOBAL(\clk~combout ), VCC, , , , , \SYNCHRONIZER|fifo_2_counter_sft[1]~11_combout , )

	.clk(\clk~combout ),
	.dataa(\SYNCHRONIZER|fifo_2_counter_sft [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\SYNCHRONIZER|fifo_2_counter_sft[1]~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\SYNCHRONIZER|fifo_2_counter_sft[3]~10 ),
	.cin1(\SYNCHRONIZER|fifo_2_counter_sft[3]~10COUT1_16 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SYNCHRONIZER|fifo_2_counter_sft [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SYNCHRONIZER|fifo_2_counter_sft[4] .cin0_used = "true";
defparam \SYNCHRONIZER|fifo_2_counter_sft[4] .cin1_used = "true";
defparam \SYNCHRONIZER|fifo_2_counter_sft[4] .lut_mask = "a5a5";
defparam \SYNCHRONIZER|fifo_2_counter_sft[4] .operation_mode = "normal";
defparam \SYNCHRONIZER|fifo_2_counter_sft[4] .output_mode = "reg_only";
defparam \SYNCHRONIZER|fifo_2_counter_sft[4] .register_cascade_mode = "off";
defparam \SYNCHRONIZER|fifo_2_counter_sft[4] .sum_lutc_input = "cin";
defparam \SYNCHRONIZER|fifo_2_counter_sft[4] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_117,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \read_enb_2~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\read_enb_2~combout ),
	.padio(read_enb_2));
// synopsys translate_off
defparam \read_enb_2~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X9_Y7_N8
maxv_lcell \FIFO_2|data_out[7]~10 (
// Equation(s):
// \FIFO_2|data_out[7]~10_combout  = (((\SYNCHRONIZER|soft_reset_2~regout ) # (!\resetn~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\resetn~combout ),
	.datad(\SYNCHRONIZER|soft_reset_2~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|data_out[7]~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|data_out[7]~10 .lut_mask = "ff0f";
defparam \FIFO_2|data_out[7]~10 .operation_mode = "normal";
defparam \FIFO_2|data_out[7]~10 .output_mode = "comb_only";
defparam \FIFO_2|data_out[7]~10 .register_cascade_mode = "off";
defparam \FIFO_2|data_out[7]~10 .sum_lutc_input = "datac";
defparam \FIFO_2|data_out[7]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N0
maxv_lcell \FIFO_2|wr_ptr[0] (
// Equation(s):
// \FIFO_2|wr_ptr [0] = DFFEAS(((!\FIFO_2|wr_ptr [0])), GLOBAL(\clk~combout ), VCC, , \FIFO_2|wr_ptr[0]~10_combout , , , \FIFO_2|data_out[7]~10_combout , )
// \FIFO_2|wr_ptr[0]~3  = CARRY(((\FIFO_2|wr_ptr [0])))
// \FIFO_2|wr_ptr[0]~3COUT1_12  = CARRY(((\FIFO_2|wr_ptr [0])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\FIFO_2|wr_ptr [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\FIFO_2|data_out[7]~10_combout ),
	.sload(gnd),
	.ena(\FIFO_2|wr_ptr[0]~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_2|wr_ptr [0]),
	.cout(),
	.cout0(\FIFO_2|wr_ptr[0]~3 ),
	.cout1(\FIFO_2|wr_ptr[0]~3COUT1_12 ));
// synopsys translate_off
defparam \FIFO_2|wr_ptr[0] .lut_mask = "33cc";
defparam \FIFO_2|wr_ptr[0] .operation_mode = "arithmetic";
defparam \FIFO_2|wr_ptr[0] .output_mode = "reg_only";
defparam \FIFO_2|wr_ptr[0] .register_cascade_mode = "off";
defparam \FIFO_2|wr_ptr[0] .sum_lutc_input = "datac";
defparam \FIFO_2|wr_ptr[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y7_N3
maxv_lcell \FIFO_2|data_out[7]~39 (
// Equation(s):
// \FIFO_2|data_out[7]~39_combout  = (\SYNCHRONIZER|soft_reset_2~regout ) # (((\read_enb_2~combout  & !\FIFO_2|Equal2~2_combout )) # (!\resetn~combout ))

	.clk(gnd),
	.dataa(\read_enb_2~combout ),
	.datab(\SYNCHRONIZER|soft_reset_2~regout ),
	.datac(\resetn~combout ),
	.datad(\FIFO_2|Equal2~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|data_out[7]~39_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|data_out[7]~39 .lut_mask = "cfef";
defparam \FIFO_2|data_out[7]~39 .operation_mode = "normal";
defparam \FIFO_2|data_out[7]~39 .output_mode = "comb_only";
defparam \FIFO_2|data_out[7]~39 .register_cascade_mode = "off";
defparam \FIFO_2|data_out[7]~39 .sum_lutc_input = "datac";
defparam \FIFO_2|data_out[7]~39 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N5
maxv_lcell \FIFO_2|rd_ptr[0] (
// Equation(s):
// \FIFO_2|rd_ptr [0] = DFFEAS((!\FIFO_2|rd_ptr [0]), GLOBAL(\clk~combout ), VCC, , \FIFO_2|data_out[7]~39_combout , , , \FIFO_2|data_out[7]~10_combout , )
// \FIFO_2|rd_ptr[0]~1  = CARRY((\FIFO_2|rd_ptr [0]))
// \FIFO_2|rd_ptr[0]~1COUT1_11  = CARRY((\FIFO_2|rd_ptr [0]))

	.clk(\clk~combout ),
	.dataa(\FIFO_2|rd_ptr [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\FIFO_2|data_out[7]~10_combout ),
	.sload(gnd),
	.ena(\FIFO_2|data_out[7]~39_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_2|rd_ptr [0]),
	.cout(),
	.cout0(\FIFO_2|rd_ptr[0]~1 ),
	.cout1(\FIFO_2|rd_ptr[0]~1COUT1_11 ));
// synopsys translate_off
defparam \FIFO_2|rd_ptr[0] .lut_mask = "55aa";
defparam \FIFO_2|rd_ptr[0] .operation_mode = "arithmetic";
defparam \FIFO_2|rd_ptr[0] .output_mode = "reg_only";
defparam \FIFO_2|rd_ptr[0] .register_cascade_mode = "off";
defparam \FIFO_2|rd_ptr[0] .sum_lutc_input = "datac";
defparam \FIFO_2|rd_ptr[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y7_N6
maxv_lcell \FIFO_2|rd_ptr[1] (
// Equation(s):
// \FIFO_2|rd_ptr [1] = DFFEAS(\FIFO_2|rd_ptr [1] $ ((((\FIFO_2|rd_ptr[0]~1 )))), GLOBAL(\clk~combout ), VCC, , \FIFO_2|data_out[7]~39_combout , , , \FIFO_2|data_out[7]~10_combout , )
// \FIFO_2|rd_ptr[1]~3  = CARRY(((!\FIFO_2|rd_ptr[0]~1 )) # (!\FIFO_2|rd_ptr [1]))
// \FIFO_2|rd_ptr[1]~3COUT1_12  = CARRY(((!\FIFO_2|rd_ptr[0]~1COUT1_11 )) # (!\FIFO_2|rd_ptr [1]))

	.clk(\clk~combout ),
	.dataa(\FIFO_2|rd_ptr [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\FIFO_2|data_out[7]~10_combout ),
	.sload(gnd),
	.ena(\FIFO_2|data_out[7]~39_combout ),
	.cin(gnd),
	.cin0(\FIFO_2|rd_ptr[0]~1 ),
	.cin1(\FIFO_2|rd_ptr[0]~1COUT1_11 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_2|rd_ptr [1]),
	.cout(),
	.cout0(\FIFO_2|rd_ptr[1]~3 ),
	.cout1(\FIFO_2|rd_ptr[1]~3COUT1_12 ));
// synopsys translate_off
defparam \FIFO_2|rd_ptr[1] .cin0_used = "true";
defparam \FIFO_2|rd_ptr[1] .cin1_used = "true";
defparam \FIFO_2|rd_ptr[1] .lut_mask = "5a5f";
defparam \FIFO_2|rd_ptr[1] .operation_mode = "arithmetic";
defparam \FIFO_2|rd_ptr[1] .output_mode = "reg_only";
defparam \FIFO_2|rd_ptr[1] .register_cascade_mode = "off";
defparam \FIFO_2|rd_ptr[1] .sum_lutc_input = "cin";
defparam \FIFO_2|rd_ptr[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N1
maxv_lcell \FIFO_2|wr_ptr[1] (
// Equation(s):
// \FIFO_2|wr_ptr [1] = DFFEAS((\FIFO_2|wr_ptr [1] $ ((\FIFO_2|wr_ptr[0]~3 ))), GLOBAL(\clk~combout ), VCC, , \FIFO_2|wr_ptr[0]~10_combout , , , \FIFO_2|data_out[7]~10_combout , )
// \FIFO_2|wr_ptr[1]~1  = CARRY(((!\FIFO_2|wr_ptr[0]~3 ) # (!\FIFO_2|wr_ptr [1])))
// \FIFO_2|wr_ptr[1]~1COUT1_13  = CARRY(((!\FIFO_2|wr_ptr[0]~3COUT1_12 ) # (!\FIFO_2|wr_ptr [1])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\FIFO_2|wr_ptr [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\FIFO_2|data_out[7]~10_combout ),
	.sload(gnd),
	.ena(\FIFO_2|wr_ptr[0]~10_combout ),
	.cin(gnd),
	.cin0(\FIFO_2|wr_ptr[0]~3 ),
	.cin1(\FIFO_2|wr_ptr[0]~3COUT1_12 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_2|wr_ptr [1]),
	.cout(),
	.cout0(\FIFO_2|wr_ptr[1]~1 ),
	.cout1(\FIFO_2|wr_ptr[1]~1COUT1_13 ));
// synopsys translate_off
defparam \FIFO_2|wr_ptr[1] .cin0_used = "true";
defparam \FIFO_2|wr_ptr[1] .cin1_used = "true";
defparam \FIFO_2|wr_ptr[1] .lut_mask = "3c3f";
defparam \FIFO_2|wr_ptr[1] .operation_mode = "arithmetic";
defparam \FIFO_2|wr_ptr[1] .output_mode = "reg_only";
defparam \FIFO_2|wr_ptr[1] .register_cascade_mode = "off";
defparam \FIFO_2|wr_ptr[1] .sum_lutc_input = "cin";
defparam \FIFO_2|wr_ptr[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N9
maxv_lcell \FIFO_2|Equal2~0 (
// Equation(s):
// \FIFO_2|Equal2~0_combout  = (\FIFO_2|wr_ptr [0] & (\FIFO_2|rd_ptr [0] & (\FIFO_2|rd_ptr [1] $ (!\FIFO_2|wr_ptr [1])))) # (!\FIFO_2|wr_ptr [0] & (!\FIFO_2|rd_ptr [0] & (\FIFO_2|rd_ptr [1] $ (!\FIFO_2|wr_ptr [1]))))

	.clk(gnd),
	.dataa(\FIFO_2|wr_ptr [0]),
	.datab(\FIFO_2|rd_ptr [1]),
	.datac(\FIFO_2|rd_ptr [0]),
	.datad(\FIFO_2|wr_ptr [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|Equal2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|Equal2~0 .lut_mask = "8421";
defparam \FIFO_2|Equal2~0 .operation_mode = "normal";
defparam \FIFO_2|Equal2~0 .output_mode = "comb_only";
defparam \FIFO_2|Equal2~0 .register_cascade_mode = "off";
defparam \FIFO_2|Equal2~0 .sum_lutc_input = "datac";
defparam \FIFO_2|Equal2~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_43,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \data_in[1]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\data_in~combout [1]),
	.padio(data_in[1]));
// synopsys translate_off
defparam \data_in[1]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X6_Y7_N0
maxv_lcell \FIFO_0|wr_ptr[0] (
// Equation(s):
// \FIFO_0|wr_ptr [0] = DFFEAS(((!\FIFO_0|wr_ptr [0])), GLOBAL(\clk~combout ), VCC, , \FIFO_0|wr_ptr[3]~13_combout , , , \FIFO_0|data_out[7]~8_combout , )
// \FIFO_0|wr_ptr[0]~9  = CARRY(((\FIFO_0|wr_ptr [0])))
// \FIFO_0|wr_ptr[0]~9COUT1_15  = CARRY(((\FIFO_0|wr_ptr [0])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\FIFO_0|wr_ptr [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\FIFO_0|data_out[7]~8_combout ),
	.sload(gnd),
	.ena(\FIFO_0|wr_ptr[3]~13_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_0|wr_ptr [0]),
	.cout(),
	.cout0(\FIFO_0|wr_ptr[0]~9 ),
	.cout1(\FIFO_0|wr_ptr[0]~9COUT1_15 ));
// synopsys translate_off
defparam \FIFO_0|wr_ptr[0] .lut_mask = "33cc";
defparam \FIFO_0|wr_ptr[0] .operation_mode = "arithmetic";
defparam \FIFO_0|wr_ptr[0] .output_mode = "reg_only";
defparam \FIFO_0|wr_ptr[0] .register_cascade_mode = "off";
defparam \FIFO_0|wr_ptr[0] .sum_lutc_input = "datac";
defparam \FIFO_0|wr_ptr[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N1
maxv_lcell \FIFO_0|wr_ptr[1] (
// Equation(s):
// \FIFO_0|wr_ptr [1] = DFFEAS((\FIFO_0|wr_ptr [1] $ ((\FIFO_0|wr_ptr[0]~9 ))), GLOBAL(\clk~combout ), VCC, , \FIFO_0|wr_ptr[3]~13_combout , , , \FIFO_0|data_out[7]~8_combout , )
// \FIFO_0|wr_ptr[1]~7  = CARRY(((!\FIFO_0|wr_ptr[0]~9 ) # (!\FIFO_0|wr_ptr [1])))
// \FIFO_0|wr_ptr[1]~7COUT1_16  = CARRY(((!\FIFO_0|wr_ptr[0]~9COUT1_15 ) # (!\FIFO_0|wr_ptr [1])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\FIFO_0|wr_ptr [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\FIFO_0|data_out[7]~8_combout ),
	.sload(gnd),
	.ena(\FIFO_0|wr_ptr[3]~13_combout ),
	.cin(gnd),
	.cin0(\FIFO_0|wr_ptr[0]~9 ),
	.cin1(\FIFO_0|wr_ptr[0]~9COUT1_15 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_0|wr_ptr [1]),
	.cout(),
	.cout0(\FIFO_0|wr_ptr[1]~7 ),
	.cout1(\FIFO_0|wr_ptr[1]~7COUT1_16 ));
// synopsys translate_off
defparam \FIFO_0|wr_ptr[1] .cin0_used = "true";
defparam \FIFO_0|wr_ptr[1] .cin1_used = "true";
defparam \FIFO_0|wr_ptr[1] .lut_mask = "3c3f";
defparam \FIFO_0|wr_ptr[1] .operation_mode = "arithmetic";
defparam \FIFO_0|wr_ptr[1] .output_mode = "reg_only";
defparam \FIFO_0|wr_ptr[1] .register_cascade_mode = "off";
defparam \FIFO_0|wr_ptr[1] .sum_lutc_input = "cin";
defparam \FIFO_0|wr_ptr[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N2
maxv_lcell \FIFO_0|wr_ptr[2] (
// Equation(s):
// \FIFO_0|wr_ptr [2] = DFFEAS((\FIFO_0|wr_ptr [2] $ ((!\FIFO_0|wr_ptr[1]~7 ))), GLOBAL(\clk~combout ), VCC, , \FIFO_0|wr_ptr[3]~13_combout , , , \FIFO_0|data_out[7]~8_combout , )
// \FIFO_0|wr_ptr[2]~5  = CARRY(((\FIFO_0|wr_ptr [2] & !\FIFO_0|wr_ptr[1]~7 )))
// \FIFO_0|wr_ptr[2]~5COUT1_17  = CARRY(((\FIFO_0|wr_ptr [2] & !\FIFO_0|wr_ptr[1]~7COUT1_16 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\FIFO_0|wr_ptr [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\FIFO_0|data_out[7]~8_combout ),
	.sload(gnd),
	.ena(\FIFO_0|wr_ptr[3]~13_combout ),
	.cin(gnd),
	.cin0(\FIFO_0|wr_ptr[1]~7 ),
	.cin1(\FIFO_0|wr_ptr[1]~7COUT1_16 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_0|wr_ptr [2]),
	.cout(),
	.cout0(\FIFO_0|wr_ptr[2]~5 ),
	.cout1(\FIFO_0|wr_ptr[2]~5COUT1_17 ));
// synopsys translate_off
defparam \FIFO_0|wr_ptr[2] .cin0_used = "true";
defparam \FIFO_0|wr_ptr[2] .cin1_used = "true";
defparam \FIFO_0|wr_ptr[2] .lut_mask = "c30c";
defparam \FIFO_0|wr_ptr[2] .operation_mode = "arithmetic";
defparam \FIFO_0|wr_ptr[2] .output_mode = "reg_only";
defparam \FIFO_0|wr_ptr[2] .register_cascade_mode = "off";
defparam \FIFO_0|wr_ptr[2] .sum_lutc_input = "cin";
defparam \FIFO_0|wr_ptr[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N3
maxv_lcell \FIFO_0|wr_ptr[3] (
// Equation(s):
// \FIFO_0|wr_ptr [3] = DFFEAS(\FIFO_0|wr_ptr [3] $ ((((\FIFO_0|wr_ptr[2]~5 )))), GLOBAL(\clk~combout ), VCC, , \FIFO_0|wr_ptr[3]~13_combout , , , \FIFO_0|data_out[7]~8_combout , )
// \FIFO_0|wr_ptr[3]~3  = CARRY(((!\FIFO_0|wr_ptr[2]~5 )) # (!\FIFO_0|wr_ptr [3]))
// \FIFO_0|wr_ptr[3]~3COUT1_18  = CARRY(((!\FIFO_0|wr_ptr[2]~5COUT1_17 )) # (!\FIFO_0|wr_ptr [3]))

	.clk(\clk~combout ),
	.dataa(\FIFO_0|wr_ptr [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\FIFO_0|data_out[7]~8_combout ),
	.sload(gnd),
	.ena(\FIFO_0|wr_ptr[3]~13_combout ),
	.cin(gnd),
	.cin0(\FIFO_0|wr_ptr[2]~5 ),
	.cin1(\FIFO_0|wr_ptr[2]~5COUT1_17 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_0|wr_ptr [3]),
	.cout(),
	.cout0(\FIFO_0|wr_ptr[3]~3 ),
	.cout1(\FIFO_0|wr_ptr[3]~3COUT1_18 ));
// synopsys translate_off
defparam \FIFO_0|wr_ptr[3] .cin0_used = "true";
defparam \FIFO_0|wr_ptr[3] .cin1_used = "true";
defparam \FIFO_0|wr_ptr[3] .lut_mask = "5a5f";
defparam \FIFO_0|wr_ptr[3] .operation_mode = "arithmetic";
defparam \FIFO_0|wr_ptr[3] .output_mode = "reg_only";
defparam \FIFO_0|wr_ptr[3] .register_cascade_mode = "off";
defparam \FIFO_0|wr_ptr[3] .sum_lutc_input = "cin";
defparam \FIFO_0|wr_ptr[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N4
maxv_lcell \FIFO_0|wr_ptr[4] (
// Equation(s):
// \FIFO_0|wr_ptr [4] = DFFEAS(\FIFO_0|wr_ptr [4] $ ((((!\FIFO_0|wr_ptr[3]~3 )))), GLOBAL(\clk~combout ), VCC, , \FIFO_0|wr_ptr[3]~13_combout , , , \FIFO_0|data_out[7]~8_combout , )

	.clk(\clk~combout ),
	.dataa(\FIFO_0|wr_ptr [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\FIFO_0|data_out[7]~8_combout ),
	.sload(gnd),
	.ena(\FIFO_0|wr_ptr[3]~13_combout ),
	.cin(gnd),
	.cin0(\FIFO_0|wr_ptr[3]~3 ),
	.cin1(\FIFO_0|wr_ptr[3]~3COUT1_18 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_0|wr_ptr [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|wr_ptr[4] .cin0_used = "true";
defparam \FIFO_0|wr_ptr[4] .cin1_used = "true";
defparam \FIFO_0|wr_ptr[4] .lut_mask = "a5a5";
defparam \FIFO_0|wr_ptr[4] .operation_mode = "normal";
defparam \FIFO_0|wr_ptr[4] .output_mode = "reg_only";
defparam \FIFO_0|wr_ptr[4] .register_cascade_mode = "off";
defparam \FIFO_0|wr_ptr[4] .sum_lutc_input = "cin";
defparam \FIFO_0|wr_ptr[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N6
maxv_lcell \FIFO_0|Equal2~5 (
// Equation(s):
// \FIFO_0|Equal2~5_combout  = ((\FIFO_0|wr_ptr [4] $ (\FIFO_0|rd_ptr [4])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_0|wr_ptr [4]),
	.datad(\FIFO_0|rd_ptr [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|Equal2~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|Equal2~5 .lut_mask = "0ff0";
defparam \FIFO_0|Equal2~5 .operation_mode = "normal";
defparam \FIFO_0|Equal2~5 .output_mode = "comb_only";
defparam \FIFO_0|Equal2~5 .register_cascade_mode = "off";
defparam \FIFO_0|Equal2~5 .sum_lutc_input = "datac";
defparam \FIFO_0|Equal2~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N5
maxv_lcell \SYNCHRONIZER|fifo_1_counter_sft[0] (
// Equation(s):
// \SYNCHRONIZER|fifo_1_counter_sft [0] = DFFEAS((!\SYNCHRONIZER|fifo_1_counter_sft [0]), GLOBAL(\clk~combout ), VCC, , , , , \SYNCHRONIZER|fifo_1_counter_sft[0]~11_combout , )
// \SYNCHRONIZER|fifo_1_counter_sft[0]~4  = CARRY((\SYNCHRONIZER|fifo_1_counter_sft [0]))
// \SYNCHRONIZER|fifo_1_counter_sft[0]~4COUT1_13  = CARRY((\SYNCHRONIZER|fifo_1_counter_sft [0]))

	.clk(\clk~combout ),
	.dataa(\SYNCHRONIZER|fifo_1_counter_sft [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\SYNCHRONIZER|fifo_1_counter_sft[0]~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SYNCHRONIZER|fifo_1_counter_sft [0]),
	.cout(),
	.cout0(\SYNCHRONIZER|fifo_1_counter_sft[0]~4 ),
	.cout1(\SYNCHRONIZER|fifo_1_counter_sft[0]~4COUT1_13 ));
// synopsys translate_off
defparam \SYNCHRONIZER|fifo_1_counter_sft[0] .lut_mask = "55aa";
defparam \SYNCHRONIZER|fifo_1_counter_sft[0] .operation_mode = "arithmetic";
defparam \SYNCHRONIZER|fifo_1_counter_sft[0] .output_mode = "reg_only";
defparam \SYNCHRONIZER|fifo_1_counter_sft[0] .register_cascade_mode = "off";
defparam \SYNCHRONIZER|fifo_1_counter_sft[0] .sum_lutc_input = "datac";
defparam \SYNCHRONIZER|fifo_1_counter_sft[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N6
maxv_lcell \SYNCHRONIZER|fifo_1_counter_sft[1] (
// Equation(s):
// \SYNCHRONIZER|fifo_1_counter_sft [1] = DFFEAS(\SYNCHRONIZER|fifo_1_counter_sft [1] $ ((((\SYNCHRONIZER|fifo_1_counter_sft[0]~4 )))), GLOBAL(\clk~combout ), VCC, , , , , \SYNCHRONIZER|fifo_1_counter_sft[0]~11_combout , )
// \SYNCHRONIZER|fifo_1_counter_sft[1]~6  = CARRY(((!\SYNCHRONIZER|fifo_1_counter_sft[0]~4 )) # (!\SYNCHRONIZER|fifo_1_counter_sft [1]))
// \SYNCHRONIZER|fifo_1_counter_sft[1]~6COUT1_14  = CARRY(((!\SYNCHRONIZER|fifo_1_counter_sft[0]~4COUT1_13 )) # (!\SYNCHRONIZER|fifo_1_counter_sft [1]))

	.clk(\clk~combout ),
	.dataa(\SYNCHRONIZER|fifo_1_counter_sft [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\SYNCHRONIZER|fifo_1_counter_sft[0]~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\SYNCHRONIZER|fifo_1_counter_sft[0]~4 ),
	.cin1(\SYNCHRONIZER|fifo_1_counter_sft[0]~4COUT1_13 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SYNCHRONIZER|fifo_1_counter_sft [1]),
	.cout(),
	.cout0(\SYNCHRONIZER|fifo_1_counter_sft[1]~6 ),
	.cout1(\SYNCHRONIZER|fifo_1_counter_sft[1]~6COUT1_14 ));
// synopsys translate_off
defparam \SYNCHRONIZER|fifo_1_counter_sft[1] .cin0_used = "true";
defparam \SYNCHRONIZER|fifo_1_counter_sft[1] .cin1_used = "true";
defparam \SYNCHRONIZER|fifo_1_counter_sft[1] .lut_mask = "5a5f";
defparam \SYNCHRONIZER|fifo_1_counter_sft[1] .operation_mode = "arithmetic";
defparam \SYNCHRONIZER|fifo_1_counter_sft[1] .output_mode = "reg_only";
defparam \SYNCHRONIZER|fifo_1_counter_sft[1] .register_cascade_mode = "off";
defparam \SYNCHRONIZER|fifo_1_counter_sft[1] .sum_lutc_input = "cin";
defparam \SYNCHRONIZER|fifo_1_counter_sft[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N7
maxv_lcell \SYNCHRONIZER|fifo_1_counter_sft[2] (
// Equation(s):
// \SYNCHRONIZER|fifo_1_counter_sft [2] = DFFEAS((\SYNCHRONIZER|fifo_1_counter_sft [2] $ ((!\SYNCHRONIZER|fifo_1_counter_sft[1]~6 ))), GLOBAL(\clk~combout ), VCC, , , , , \SYNCHRONIZER|fifo_1_counter_sft[0]~11_combout , )
// \SYNCHRONIZER|fifo_1_counter_sft[2]~8  = CARRY(((\SYNCHRONIZER|fifo_1_counter_sft [2] & !\SYNCHRONIZER|fifo_1_counter_sft[1]~6 )))
// \SYNCHRONIZER|fifo_1_counter_sft[2]~8COUT1_15  = CARRY(((\SYNCHRONIZER|fifo_1_counter_sft [2] & !\SYNCHRONIZER|fifo_1_counter_sft[1]~6COUT1_14 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\SYNCHRONIZER|fifo_1_counter_sft [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\SYNCHRONIZER|fifo_1_counter_sft[0]~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\SYNCHRONIZER|fifo_1_counter_sft[1]~6 ),
	.cin1(\SYNCHRONIZER|fifo_1_counter_sft[1]~6COUT1_14 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SYNCHRONIZER|fifo_1_counter_sft [2]),
	.cout(),
	.cout0(\SYNCHRONIZER|fifo_1_counter_sft[2]~8 ),
	.cout1(\SYNCHRONIZER|fifo_1_counter_sft[2]~8COUT1_15 ));
// synopsys translate_off
defparam \SYNCHRONIZER|fifo_1_counter_sft[2] .cin0_used = "true";
defparam \SYNCHRONIZER|fifo_1_counter_sft[2] .cin1_used = "true";
defparam \SYNCHRONIZER|fifo_1_counter_sft[2] .lut_mask = "c30c";
defparam \SYNCHRONIZER|fifo_1_counter_sft[2] .operation_mode = "arithmetic";
defparam \SYNCHRONIZER|fifo_1_counter_sft[2] .output_mode = "reg_only";
defparam \SYNCHRONIZER|fifo_1_counter_sft[2] .register_cascade_mode = "off";
defparam \SYNCHRONIZER|fifo_1_counter_sft[2] .sum_lutc_input = "cin";
defparam \SYNCHRONIZER|fifo_1_counter_sft[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N8
maxv_lcell \SYNCHRONIZER|fifo_1_counter_sft[3] (
// Equation(s):
// \SYNCHRONIZER|fifo_1_counter_sft [3] = DFFEAS(\SYNCHRONIZER|fifo_1_counter_sft [3] $ ((((\SYNCHRONIZER|fifo_1_counter_sft[2]~8 )))), GLOBAL(\clk~combout ), VCC, , , , , \SYNCHRONIZER|fifo_1_counter_sft[0]~11_combout , )
// \SYNCHRONIZER|fifo_1_counter_sft[3]~10  = CARRY(((!\SYNCHRONIZER|fifo_1_counter_sft[2]~8 )) # (!\SYNCHRONIZER|fifo_1_counter_sft [3]))
// \SYNCHRONIZER|fifo_1_counter_sft[3]~10COUT1_16  = CARRY(((!\SYNCHRONIZER|fifo_1_counter_sft[2]~8COUT1_15 )) # (!\SYNCHRONIZER|fifo_1_counter_sft [3]))

	.clk(\clk~combout ),
	.dataa(\SYNCHRONIZER|fifo_1_counter_sft [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\SYNCHRONIZER|fifo_1_counter_sft[0]~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\SYNCHRONIZER|fifo_1_counter_sft[2]~8 ),
	.cin1(\SYNCHRONIZER|fifo_1_counter_sft[2]~8COUT1_15 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SYNCHRONIZER|fifo_1_counter_sft [3]),
	.cout(),
	.cout0(\SYNCHRONIZER|fifo_1_counter_sft[3]~10 ),
	.cout1(\SYNCHRONIZER|fifo_1_counter_sft[3]~10COUT1_16 ));
// synopsys translate_off
defparam \SYNCHRONIZER|fifo_1_counter_sft[3] .cin0_used = "true";
defparam \SYNCHRONIZER|fifo_1_counter_sft[3] .cin1_used = "true";
defparam \SYNCHRONIZER|fifo_1_counter_sft[3] .lut_mask = "5a5f";
defparam \SYNCHRONIZER|fifo_1_counter_sft[3] .operation_mode = "arithmetic";
defparam \SYNCHRONIZER|fifo_1_counter_sft[3] .output_mode = "reg_only";
defparam \SYNCHRONIZER|fifo_1_counter_sft[3] .register_cascade_mode = "off";
defparam \SYNCHRONIZER|fifo_1_counter_sft[3] .sum_lutc_input = "cin";
defparam \SYNCHRONIZER|fifo_1_counter_sft[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N0
maxv_lcell \SYNCHRONIZER|Equal1~0 (
// Equation(s):
// \SYNCHRONIZER|Equal1~0_combout  = (((\SYNCHRONIZER|fifo_1_counter_sft [0]) # (!\SYNCHRONIZER|fifo_1_counter_sft [3])) # (!\SYNCHRONIZER|fifo_1_counter_sft [2])) # (!\SYNCHRONIZER|fifo_1_counter_sft [1])

	.clk(gnd),
	.dataa(\SYNCHRONIZER|fifo_1_counter_sft [1]),
	.datab(\SYNCHRONIZER|fifo_1_counter_sft [2]),
	.datac(\SYNCHRONIZER|fifo_1_counter_sft [0]),
	.datad(\SYNCHRONIZER|fifo_1_counter_sft [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\SYNCHRONIZER|Equal1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SYNCHRONIZER|Equal1~0 .lut_mask = "f7ff";
defparam \SYNCHRONIZER|Equal1~0 .operation_mode = "normal";
defparam \SYNCHRONIZER|Equal1~0 .output_mode = "comb_only";
defparam \SYNCHRONIZER|Equal1~0 .register_cascade_mode = "off";
defparam \SYNCHRONIZER|Equal1~0 .sum_lutc_input = "datac";
defparam \SYNCHRONIZER|Equal1~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_61,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \read_enb_1~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\read_enb_1~combout ),
	.padio(read_enb_1));
// synopsys translate_off
defparam \read_enb_1~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X10_Y6_N3
maxv_lcell \FIFO_1|data_out[7]~9 (
// Equation(s):
// \FIFO_1|data_out[7]~9_combout  = (\FIFO_1|data_out[7]~8_combout ) # ((\read_enb_1~combout  & ((\FIFO_1|Equal2~4_combout ) # (!\FIFO_1|Equal2~2_combout ))))

	.clk(gnd),
	.dataa(\FIFO_1|Equal2~2_combout ),
	.datab(\read_enb_1~combout ),
	.datac(\FIFO_1|data_out[7]~8_combout ),
	.datad(\FIFO_1|Equal2~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|data_out[7]~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|data_out[7]~9 .lut_mask = "fcf4";
defparam \FIFO_1|data_out[7]~9 .operation_mode = "normal";
defparam \FIFO_1|data_out[7]~9 .output_mode = "comb_only";
defparam \FIFO_1|data_out[7]~9 .register_cascade_mode = "off";
defparam \FIFO_1|data_out[7]~9 .sum_lutc_input = "datac";
defparam \FIFO_1|data_out[7]~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N0
maxv_lcell \FIFO_1|rd_ptr[0] (
// Equation(s):
// \FIFO_1|rd_ptr [0] = DFFEAS(((!\FIFO_1|rd_ptr [0])), GLOBAL(\clk~combout ), VCC, , \FIFO_1|data_out[7]~9_combout , , , \FIFO_1|data_out[7]~8_combout , )
// \FIFO_1|rd_ptr[0]~7  = CARRY(((\FIFO_1|rd_ptr [0])))
// \FIFO_1|rd_ptr[0]~7COUT1_11  = CARRY(((\FIFO_1|rd_ptr [0])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\FIFO_1|rd_ptr [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\FIFO_1|data_out[7]~8_combout ),
	.sload(gnd),
	.ena(\FIFO_1|data_out[7]~9_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_1|rd_ptr [0]),
	.cout(),
	.cout0(\FIFO_1|rd_ptr[0]~7 ),
	.cout1(\FIFO_1|rd_ptr[0]~7COUT1_11 ));
// synopsys translate_off
defparam \FIFO_1|rd_ptr[0] .lut_mask = "33cc";
defparam \FIFO_1|rd_ptr[0] .operation_mode = "arithmetic";
defparam \FIFO_1|rd_ptr[0] .output_mode = "reg_only";
defparam \FIFO_1|rd_ptr[0] .register_cascade_mode = "off";
defparam \FIFO_1|rd_ptr[0] .sum_lutc_input = "datac";
defparam \FIFO_1|rd_ptr[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y5_N1
maxv_lcell \FIFO_1|rd_ptr[1] (
// Equation(s):
// \FIFO_1|rd_ptr [1] = DFFEAS((\FIFO_1|rd_ptr [1] $ ((\FIFO_1|rd_ptr[0]~7 ))), GLOBAL(\clk~combout ), VCC, , \FIFO_1|data_out[7]~9_combout , , , \FIFO_1|data_out[7]~8_combout , )
// \FIFO_1|rd_ptr[1]~5  = CARRY(((!\FIFO_1|rd_ptr[0]~7 ) # (!\FIFO_1|rd_ptr [1])))
// \FIFO_1|rd_ptr[1]~5COUT1_12  = CARRY(((!\FIFO_1|rd_ptr[0]~7COUT1_11 ) # (!\FIFO_1|rd_ptr [1])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\FIFO_1|rd_ptr [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\FIFO_1|data_out[7]~8_combout ),
	.sload(gnd),
	.ena(\FIFO_1|data_out[7]~9_combout ),
	.cin(gnd),
	.cin0(\FIFO_1|rd_ptr[0]~7 ),
	.cin1(\FIFO_1|rd_ptr[0]~7COUT1_11 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_1|rd_ptr [1]),
	.cout(),
	.cout0(\FIFO_1|rd_ptr[1]~5 ),
	.cout1(\FIFO_1|rd_ptr[1]~5COUT1_12 ));
// synopsys translate_off
defparam \FIFO_1|rd_ptr[1] .cin0_used = "true";
defparam \FIFO_1|rd_ptr[1] .cin1_used = "true";
defparam \FIFO_1|rd_ptr[1] .lut_mask = "3c3f";
defparam \FIFO_1|rd_ptr[1] .operation_mode = "arithmetic";
defparam \FIFO_1|rd_ptr[1] .output_mode = "reg_only";
defparam \FIFO_1|rd_ptr[1] .register_cascade_mode = "off";
defparam \FIFO_1|rd_ptr[1] .sum_lutc_input = "cin";
defparam \FIFO_1|rd_ptr[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y5_N2
maxv_lcell \FIFO_1|rd_ptr[2] (
// Equation(s):
// \FIFO_1|rd_ptr [2] = DFFEAS((\FIFO_1|rd_ptr [2] $ ((!\FIFO_1|rd_ptr[1]~5 ))), GLOBAL(\clk~combout ), VCC, , \FIFO_1|data_out[7]~9_combout , , , \FIFO_1|data_out[7]~8_combout , )
// \FIFO_1|rd_ptr[2]~1  = CARRY(((\FIFO_1|rd_ptr [2] & !\FIFO_1|rd_ptr[1]~5 )))
// \FIFO_1|rd_ptr[2]~1COUT1_13  = CARRY(((\FIFO_1|rd_ptr [2] & !\FIFO_1|rd_ptr[1]~5COUT1_12 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\FIFO_1|rd_ptr [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\FIFO_1|data_out[7]~8_combout ),
	.sload(gnd),
	.ena(\FIFO_1|data_out[7]~9_combout ),
	.cin(gnd),
	.cin0(\FIFO_1|rd_ptr[1]~5 ),
	.cin1(\FIFO_1|rd_ptr[1]~5COUT1_12 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_1|rd_ptr [2]),
	.cout(),
	.cout0(\FIFO_1|rd_ptr[2]~1 ),
	.cout1(\FIFO_1|rd_ptr[2]~1COUT1_13 ));
// synopsys translate_off
defparam \FIFO_1|rd_ptr[2] .cin0_used = "true";
defparam \FIFO_1|rd_ptr[2] .cin1_used = "true";
defparam \FIFO_1|rd_ptr[2] .lut_mask = "c30c";
defparam \FIFO_1|rd_ptr[2] .operation_mode = "arithmetic";
defparam \FIFO_1|rd_ptr[2] .output_mode = "reg_only";
defparam \FIFO_1|rd_ptr[2] .register_cascade_mode = "off";
defparam \FIFO_1|rd_ptr[2] .sum_lutc_input = "cin";
defparam \FIFO_1|rd_ptr[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y5_N3
maxv_lcell \FIFO_1|rd_ptr[3] (
// Equation(s):
// \FIFO_1|rd_ptr [3] = DFFEAS(\FIFO_1|rd_ptr [3] $ ((((\FIFO_1|rd_ptr[2]~1 )))), GLOBAL(\clk~combout ), VCC, , \FIFO_1|data_out[7]~9_combout , , , \FIFO_1|data_out[7]~8_combout , )
// \FIFO_1|rd_ptr[3]~3  = CARRY(((!\FIFO_1|rd_ptr[2]~1 )) # (!\FIFO_1|rd_ptr [3]))
// \FIFO_1|rd_ptr[3]~3COUT1_14  = CARRY(((!\FIFO_1|rd_ptr[2]~1COUT1_13 )) # (!\FIFO_1|rd_ptr [3]))

	.clk(\clk~combout ),
	.dataa(\FIFO_1|rd_ptr [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\FIFO_1|data_out[7]~8_combout ),
	.sload(gnd),
	.ena(\FIFO_1|data_out[7]~9_combout ),
	.cin(gnd),
	.cin0(\FIFO_1|rd_ptr[2]~1 ),
	.cin1(\FIFO_1|rd_ptr[2]~1COUT1_13 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_1|rd_ptr [3]),
	.cout(),
	.cout0(\FIFO_1|rd_ptr[3]~3 ),
	.cout1(\FIFO_1|rd_ptr[3]~3COUT1_14 ));
// synopsys translate_off
defparam \FIFO_1|rd_ptr[3] .cin0_used = "true";
defparam \FIFO_1|rd_ptr[3] .cin1_used = "true";
defparam \FIFO_1|rd_ptr[3] .lut_mask = "5a5f";
defparam \FIFO_1|rd_ptr[3] .operation_mode = "arithmetic";
defparam \FIFO_1|rd_ptr[3] .output_mode = "reg_only";
defparam \FIFO_1|rd_ptr[3] .register_cascade_mode = "off";
defparam \FIFO_1|rd_ptr[3] .sum_lutc_input = "cin";
defparam \FIFO_1|rd_ptr[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y5_N4
maxv_lcell \FIFO_1|rd_ptr[4] (
// Equation(s):
// \FIFO_1|rd_ptr [4] = DFFEAS(\FIFO_1|rd_ptr [4] $ ((((!\FIFO_1|rd_ptr[3]~3 )))), GLOBAL(\clk~combout ), VCC, , \FIFO_1|data_out[7]~9_combout , , , \FIFO_1|data_out[7]~8_combout , )

	.clk(\clk~combout ),
	.dataa(\FIFO_1|rd_ptr [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\FIFO_1|data_out[7]~8_combout ),
	.sload(gnd),
	.ena(\FIFO_1|data_out[7]~9_combout ),
	.cin(gnd),
	.cin0(\FIFO_1|rd_ptr[3]~3 ),
	.cin1(\FIFO_1|rd_ptr[3]~3COUT1_14 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_1|rd_ptr [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|rd_ptr[4] .cin0_used = "true";
defparam \FIFO_1|rd_ptr[4] .cin1_used = "true";
defparam \FIFO_1|rd_ptr[4] .lut_mask = "a5a5";
defparam \FIFO_1|rd_ptr[4] .operation_mode = "normal";
defparam \FIFO_1|rd_ptr[4] .output_mode = "reg_only";
defparam \FIFO_1|rd_ptr[4] .register_cascade_mode = "off";
defparam \FIFO_1|rd_ptr[4] .sum_lutc_input = "cin";
defparam \FIFO_1|rd_ptr[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y5_N7
maxv_lcell \FIFO_1|Equal2~4 (
// Equation(s):
// \FIFO_1|Equal2~4_combout  = ((\FIFO_1|rd_ptr [4] $ (\FIFO_1|wr_ptr [4])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_1|rd_ptr [4]),
	.datad(\FIFO_1|wr_ptr [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|Equal2~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|Equal2~4 .lut_mask = "0ff0";
defparam \FIFO_1|Equal2~4 .operation_mode = "normal";
defparam \FIFO_1|Equal2~4 .output_mode = "comb_only";
defparam \FIFO_1|Equal2~4 .register_cascade_mode = "off";
defparam \FIFO_1|Equal2~4 .sum_lutc_input = "datac";
defparam \FIFO_1|Equal2~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N5
maxv_lcell \FIFO_1|wr_ptr[4]~12 (
// Equation(s):
// \FIFO_1|wr_ptr[4]~12_combout  = ((\FIFO_0|wr_ptr[3]~12_combout ) # ((\FIFO_1|Equal2~4_combout  & \FIFO_1|Equal2~2_combout ))) # (!\SYNCHRONIZER|fifo_addr [0])

	.clk(gnd),
	.dataa(\SYNCHRONIZER|fifo_addr [0]),
	.datab(\FIFO_0|wr_ptr[3]~12_combout ),
	.datac(\FIFO_1|Equal2~4_combout ),
	.datad(\FIFO_1|Equal2~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|wr_ptr[4]~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|wr_ptr[4]~12 .lut_mask = "fddd";
defparam \FIFO_1|wr_ptr[4]~12 .operation_mode = "normal";
defparam \FIFO_1|wr_ptr[4]~12 .output_mode = "comb_only";
defparam \FIFO_1|wr_ptr[4]~12 .register_cascade_mode = "off";
defparam \FIFO_1|wr_ptr[4]~12 .sum_lutc_input = "datac";
defparam \FIFO_1|wr_ptr[4]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N5
maxv_lcell \FIFO_1|wr_ptr[4]~13 (
// Equation(s):
// \FIFO_1|wr_ptr[4]~13_combout  = (\SYNCHRONIZER|soft_reset_1~regout ) # (((!\SYNCHRONIZER|fifo_addr [1] & !\FIFO_1|wr_ptr[4]~12_combout )) # (!\resetn~combout ))

	.clk(gnd),
	.dataa(\SYNCHRONIZER|soft_reset_1~regout ),
	.datab(\resetn~combout ),
	.datac(\SYNCHRONIZER|fifo_addr [1]),
	.datad(\FIFO_1|wr_ptr[4]~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|wr_ptr[4]~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|wr_ptr[4]~13 .lut_mask = "bbbf";
defparam \FIFO_1|wr_ptr[4]~13 .operation_mode = "normal";
defparam \FIFO_1|wr_ptr[4]~13 .output_mode = "comb_only";
defparam \FIFO_1|wr_ptr[4]~13 .register_cascade_mode = "off";
defparam \FIFO_1|wr_ptr[4]~13 .sum_lutc_input = "datac";
defparam \FIFO_1|wr_ptr[4]~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y5_N0
maxv_lcell \FIFO_1|wr_ptr[0] (
// Equation(s):
// \FIFO_1|wr_ptr [0] = DFFEAS(((!\FIFO_1|wr_ptr [0])), GLOBAL(\clk~combout ), VCC, , \FIFO_1|wr_ptr[4]~13_combout , , , \FIFO_1|data_out[7]~8_combout , )
// \FIFO_1|wr_ptr[0]~9  = CARRY(((\FIFO_1|wr_ptr [0])))
// \FIFO_1|wr_ptr[0]~9COUT1_15  = CARRY(((\FIFO_1|wr_ptr [0])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\FIFO_1|wr_ptr [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\FIFO_1|data_out[7]~8_combout ),
	.sload(gnd),
	.ena(\FIFO_1|wr_ptr[4]~13_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_1|wr_ptr [0]),
	.cout(),
	.cout0(\FIFO_1|wr_ptr[0]~9 ),
	.cout1(\FIFO_1|wr_ptr[0]~9COUT1_15 ));
// synopsys translate_off
defparam \FIFO_1|wr_ptr[0] .lut_mask = "33cc";
defparam \FIFO_1|wr_ptr[0] .operation_mode = "arithmetic";
defparam \FIFO_1|wr_ptr[0] .output_mode = "reg_only";
defparam \FIFO_1|wr_ptr[0] .register_cascade_mode = "off";
defparam \FIFO_1|wr_ptr[0] .sum_lutc_input = "datac";
defparam \FIFO_1|wr_ptr[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y5_N1
maxv_lcell \FIFO_1|wr_ptr[1] (
// Equation(s):
// \FIFO_1|wr_ptr [1] = DFFEAS((\FIFO_1|wr_ptr [1] $ ((\FIFO_1|wr_ptr[0]~9 ))), GLOBAL(\clk~combout ), VCC, , \FIFO_1|wr_ptr[4]~13_combout , , , \FIFO_1|data_out[7]~8_combout , )
// \FIFO_1|wr_ptr[1]~7  = CARRY(((!\FIFO_1|wr_ptr[0]~9 ) # (!\FIFO_1|wr_ptr [1])))
// \FIFO_1|wr_ptr[1]~7COUT1_16  = CARRY(((!\FIFO_1|wr_ptr[0]~9COUT1_15 ) # (!\FIFO_1|wr_ptr [1])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\FIFO_1|wr_ptr [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\FIFO_1|data_out[7]~8_combout ),
	.sload(gnd),
	.ena(\FIFO_1|wr_ptr[4]~13_combout ),
	.cin(gnd),
	.cin0(\FIFO_1|wr_ptr[0]~9 ),
	.cin1(\FIFO_1|wr_ptr[0]~9COUT1_15 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_1|wr_ptr [1]),
	.cout(),
	.cout0(\FIFO_1|wr_ptr[1]~7 ),
	.cout1(\FIFO_1|wr_ptr[1]~7COUT1_16 ));
// synopsys translate_off
defparam \FIFO_1|wr_ptr[1] .cin0_used = "true";
defparam \FIFO_1|wr_ptr[1] .cin1_used = "true";
defparam \FIFO_1|wr_ptr[1] .lut_mask = "3c3f";
defparam \FIFO_1|wr_ptr[1] .operation_mode = "arithmetic";
defparam \FIFO_1|wr_ptr[1] .output_mode = "reg_only";
defparam \FIFO_1|wr_ptr[1] .register_cascade_mode = "off";
defparam \FIFO_1|wr_ptr[1] .sum_lutc_input = "cin";
defparam \FIFO_1|wr_ptr[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y5_N6
maxv_lcell \FIFO_1|Equal2~1 (
// Equation(s):
// \FIFO_1|Equal2~1_combout  = ((\FIFO_1|rd_ptr [0] $ (\FIFO_1|wr_ptr [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_1|rd_ptr [0]),
	.datad(\FIFO_1|wr_ptr [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|Equal2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|Equal2~1 .lut_mask = "0ff0";
defparam \FIFO_1|Equal2~1 .operation_mode = "normal";
defparam \FIFO_1|Equal2~1 .output_mode = "comb_only";
defparam \FIFO_1|Equal2~1 .register_cascade_mode = "off";
defparam \FIFO_1|Equal2~1 .sum_lutc_input = "datac";
defparam \FIFO_1|Equal2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y5_N2
maxv_lcell \FIFO_1|wr_ptr[2] (
// Equation(s):
// \FIFO_1|wr_ptr [2] = DFFEAS((\FIFO_1|wr_ptr [2] $ ((!\FIFO_1|wr_ptr[1]~7 ))), GLOBAL(\clk~combout ), VCC, , \FIFO_1|wr_ptr[4]~13_combout , , , \FIFO_1|data_out[7]~8_combout , )
// \FIFO_1|wr_ptr[2]~5  = CARRY(((\FIFO_1|wr_ptr [2] & !\FIFO_1|wr_ptr[1]~7 )))
// \FIFO_1|wr_ptr[2]~5COUT1_17  = CARRY(((\FIFO_1|wr_ptr [2] & !\FIFO_1|wr_ptr[1]~7COUT1_16 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\FIFO_1|wr_ptr [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\FIFO_1|data_out[7]~8_combout ),
	.sload(gnd),
	.ena(\FIFO_1|wr_ptr[4]~13_combout ),
	.cin(gnd),
	.cin0(\FIFO_1|wr_ptr[1]~7 ),
	.cin1(\FIFO_1|wr_ptr[1]~7COUT1_16 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_1|wr_ptr [2]),
	.cout(),
	.cout0(\FIFO_1|wr_ptr[2]~5 ),
	.cout1(\FIFO_1|wr_ptr[2]~5COUT1_17 ));
// synopsys translate_off
defparam \FIFO_1|wr_ptr[2] .cin0_used = "true";
defparam \FIFO_1|wr_ptr[2] .cin1_used = "true";
defparam \FIFO_1|wr_ptr[2] .lut_mask = "c30c";
defparam \FIFO_1|wr_ptr[2] .operation_mode = "arithmetic";
defparam \FIFO_1|wr_ptr[2] .output_mode = "reg_only";
defparam \FIFO_1|wr_ptr[2] .register_cascade_mode = "off";
defparam \FIFO_1|wr_ptr[2] .sum_lutc_input = "cin";
defparam \FIFO_1|wr_ptr[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y5_N3
maxv_lcell \FIFO_1|wr_ptr[3] (
// Equation(s):
// \FIFO_1|wr_ptr [3] = DFFEAS(\FIFO_1|wr_ptr [3] $ ((((\FIFO_1|wr_ptr[2]~5 )))), GLOBAL(\clk~combout ), VCC, , \FIFO_1|wr_ptr[4]~13_combout , , , \FIFO_1|data_out[7]~8_combout , )
// \FIFO_1|wr_ptr[3]~3  = CARRY(((!\FIFO_1|wr_ptr[2]~5 )) # (!\FIFO_1|wr_ptr [3]))
// \FIFO_1|wr_ptr[3]~3COUT1_18  = CARRY(((!\FIFO_1|wr_ptr[2]~5COUT1_17 )) # (!\FIFO_1|wr_ptr [3]))

	.clk(\clk~combout ),
	.dataa(\FIFO_1|wr_ptr [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\FIFO_1|data_out[7]~8_combout ),
	.sload(gnd),
	.ena(\FIFO_1|wr_ptr[4]~13_combout ),
	.cin(gnd),
	.cin0(\FIFO_1|wr_ptr[2]~5 ),
	.cin1(\FIFO_1|wr_ptr[2]~5COUT1_17 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_1|wr_ptr [3]),
	.cout(),
	.cout0(\FIFO_1|wr_ptr[3]~3 ),
	.cout1(\FIFO_1|wr_ptr[3]~3COUT1_18 ));
// synopsys translate_off
defparam \FIFO_1|wr_ptr[3] .cin0_used = "true";
defparam \FIFO_1|wr_ptr[3] .cin1_used = "true";
defparam \FIFO_1|wr_ptr[3] .lut_mask = "5a5f";
defparam \FIFO_1|wr_ptr[3] .operation_mode = "arithmetic";
defparam \FIFO_1|wr_ptr[3] .output_mode = "reg_only";
defparam \FIFO_1|wr_ptr[3] .register_cascade_mode = "off";
defparam \FIFO_1|wr_ptr[3] .sum_lutc_input = "cin";
defparam \FIFO_1|wr_ptr[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y5_N8
maxv_lcell \FIFO_1|Equal2~0 (
// Equation(s):
// \FIFO_1|Equal2~0_combout  = (\FIFO_1|rd_ptr [3] & (\FIFO_1|wr_ptr [3] & (\FIFO_1|rd_ptr [2] $ (!\FIFO_1|wr_ptr [2])))) # (!\FIFO_1|rd_ptr [3] & (!\FIFO_1|wr_ptr [3] & (\FIFO_1|rd_ptr [2] $ (!\FIFO_1|wr_ptr [2]))))

	.clk(gnd),
	.dataa(\FIFO_1|rd_ptr [3]),
	.datab(\FIFO_1|rd_ptr [2]),
	.datac(\FIFO_1|wr_ptr [3]),
	.datad(\FIFO_1|wr_ptr [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|Equal2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|Equal2~0 .lut_mask = "8421";
defparam \FIFO_1|Equal2~0 .operation_mode = "normal";
defparam \FIFO_1|Equal2~0 .output_mode = "comb_only";
defparam \FIFO_1|Equal2~0 .register_cascade_mode = "off";
defparam \FIFO_1|Equal2~0 .sum_lutc_input = "datac";
defparam \FIFO_1|Equal2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N9
maxv_lcell \FIFO_1|Equal2~2 (
// Equation(s):
// \FIFO_1|Equal2~2_combout  = (!\FIFO_1|Equal2~1_combout  & (\FIFO_1|Equal2~0_combout  & (\FIFO_1|wr_ptr [1] $ (!\FIFO_1|rd_ptr [1]))))

	.clk(gnd),
	.dataa(\FIFO_1|wr_ptr [1]),
	.datab(\FIFO_1|rd_ptr [1]),
	.datac(\FIFO_1|Equal2~1_combout ),
	.datad(\FIFO_1|Equal2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|Equal2~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|Equal2~2 .lut_mask = "0900";
defparam \FIFO_1|Equal2~2 .operation_mode = "normal";
defparam \FIFO_1|Equal2~2 .output_mode = "comb_only";
defparam \FIFO_1|Equal2~2 .register_cascade_mode = "off";
defparam \FIFO_1|Equal2~2 .sum_lutc_input = "datac";
defparam \FIFO_1|Equal2~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N1
maxv_lcell \SYNCHRONIZER|fifo_1_counter_sft[0]~2 (
// Equation(s):
// \SYNCHRONIZER|fifo_1_counter_sft[0]~2_combout  = (\resetn~combout  & (!\read_enb_1~combout  & ((\FIFO_1|Equal2~4_combout ) # (!\FIFO_1|Equal2~2_combout ))))

	.clk(gnd),
	.dataa(\resetn~combout ),
	.datab(\read_enb_1~combout ),
	.datac(\FIFO_1|Equal2~2_combout ),
	.datad(\FIFO_1|Equal2~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\SYNCHRONIZER|fifo_1_counter_sft[0]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SYNCHRONIZER|fifo_1_counter_sft[0]~2 .lut_mask = "2202";
defparam \SYNCHRONIZER|fifo_1_counter_sft[0]~2 .operation_mode = "normal";
defparam \SYNCHRONIZER|fifo_1_counter_sft[0]~2 .output_mode = "comb_only";
defparam \SYNCHRONIZER|fifo_1_counter_sft[0]~2 .register_cascade_mode = "off";
defparam \SYNCHRONIZER|fifo_1_counter_sft[0]~2 .sum_lutc_input = "datac";
defparam \SYNCHRONIZER|fifo_1_counter_sft[0]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N2
maxv_lcell \SYNCHRONIZER|fifo_1_counter_sft[0]~11 (
// Equation(s):
// \SYNCHRONIZER|fifo_1_counter_sft[0]~11_combout  = (((\SYNCHRONIZER|fifo_1_counter_sft [4] & !\SYNCHRONIZER|Equal1~0_combout )) # (!\SYNCHRONIZER|fifo_1_counter_sft[0]~2_combout ))

	.clk(gnd),
	.dataa(vcc),
	.datab(\SYNCHRONIZER|fifo_1_counter_sft [4]),
	.datac(\SYNCHRONIZER|Equal1~0_combout ),
	.datad(\SYNCHRONIZER|fifo_1_counter_sft[0]~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\SYNCHRONIZER|fifo_1_counter_sft[0]~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SYNCHRONIZER|fifo_1_counter_sft[0]~11 .lut_mask = "0cff";
defparam \SYNCHRONIZER|fifo_1_counter_sft[0]~11 .operation_mode = "normal";
defparam \SYNCHRONIZER|fifo_1_counter_sft[0]~11 .output_mode = "comb_only";
defparam \SYNCHRONIZER|fifo_1_counter_sft[0]~11 .register_cascade_mode = "off";
defparam \SYNCHRONIZER|fifo_1_counter_sft[0]~11 .sum_lutc_input = "datac";
defparam \SYNCHRONIZER|fifo_1_counter_sft[0]~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N9
maxv_lcell \SYNCHRONIZER|fifo_1_counter_sft[4] (
// Equation(s):
// \SYNCHRONIZER|fifo_1_counter_sft [4] = DFFEAS(((\SYNCHRONIZER|fifo_1_counter_sft[3]~10  $ (!\SYNCHRONIZER|fifo_1_counter_sft [4]))), GLOBAL(\clk~combout ), VCC, , , , , \SYNCHRONIZER|fifo_1_counter_sft[0]~11_combout , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SYNCHRONIZER|fifo_1_counter_sft [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\SYNCHRONIZER|fifo_1_counter_sft[0]~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\SYNCHRONIZER|fifo_1_counter_sft[3]~10 ),
	.cin1(\SYNCHRONIZER|fifo_1_counter_sft[3]~10COUT1_16 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SYNCHRONIZER|fifo_1_counter_sft [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SYNCHRONIZER|fifo_1_counter_sft[4] .cin0_used = "true";
defparam \SYNCHRONIZER|fifo_1_counter_sft[4] .cin1_used = "true";
defparam \SYNCHRONIZER|fifo_1_counter_sft[4] .lut_mask = "f00f";
defparam \SYNCHRONIZER|fifo_1_counter_sft[4] .operation_mode = "normal";
defparam \SYNCHRONIZER|fifo_1_counter_sft[4] .output_mode = "reg_only";
defparam \SYNCHRONIZER|fifo_1_counter_sft[4] .register_cascade_mode = "off";
defparam \SYNCHRONIZER|fifo_1_counter_sft[4] .sum_lutc_input = "cin";
defparam \SYNCHRONIZER|fifo_1_counter_sft[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N4
maxv_lcell \SYNCHRONIZER|soft_reset_1 (
// Equation(s):
// \SYNCHRONIZER|soft_reset_1~regout  = DFFEAS((\SYNCHRONIZER|fifo_1_counter_sft[0]~2_combout  & (((\SYNCHRONIZER|fifo_1_counter_sft [4] & !\SYNCHRONIZER|Equal1~0_combout )))) # (!\SYNCHRONIZER|fifo_1_counter_sft[0]~2_combout  & 
// (\SYNCHRONIZER|soft_reset_1~regout )), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\SYNCHRONIZER|soft_reset_1~regout ),
	.datab(\SYNCHRONIZER|fifo_1_counter_sft [4]),
	.datac(\SYNCHRONIZER|Equal1~0_combout ),
	.datad(\SYNCHRONIZER|fifo_1_counter_sft[0]~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SYNCHRONIZER|soft_reset_1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SYNCHRONIZER|soft_reset_1 .lut_mask = "0caa";
defparam \SYNCHRONIZER|soft_reset_1 .operation_mode = "normal";
defparam \SYNCHRONIZER|soft_reset_1 .output_mode = "reg_only";
defparam \SYNCHRONIZER|soft_reset_1 .register_cascade_mode = "off";
defparam \SYNCHRONIZER|soft_reset_1 .sum_lutc_input = "datac";
defparam \SYNCHRONIZER|soft_reset_1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N4
maxv_lcell \FIFO_1|data_out[7]~8 (
// Equation(s):
// \FIFO_1|data_out[7]~8_combout  = (((\SYNCHRONIZER|soft_reset_1~regout )) # (!\resetn~combout ))

	.clk(gnd),
	.dataa(vcc),
	.datab(\resetn~combout ),
	.datac(vcc),
	.datad(\SYNCHRONIZER|soft_reset_1~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|data_out[7]~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|data_out[7]~8 .lut_mask = "ff33";
defparam \FIFO_1|data_out[7]~8 .operation_mode = "normal";
defparam \FIFO_1|data_out[7]~8 .output_mode = "comb_only";
defparam \FIFO_1|data_out[7]~8 .register_cascade_mode = "off";
defparam \FIFO_1|data_out[7]~8 .sum_lutc_input = "datac";
defparam \FIFO_1|data_out[7]~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y5_N4
maxv_lcell \FIFO_1|wr_ptr[4] (
// Equation(s):
// \FIFO_1|wr_ptr [4] = DFFEAS(\FIFO_1|wr_ptr [4] $ ((((!\FIFO_1|wr_ptr[3]~3 )))), GLOBAL(\clk~combout ), VCC, , \FIFO_1|wr_ptr[4]~13_combout , , , \FIFO_1|data_out[7]~8_combout , )

	.clk(\clk~combout ),
	.dataa(\FIFO_1|wr_ptr [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\FIFO_1|data_out[7]~8_combout ),
	.sload(gnd),
	.ena(\FIFO_1|wr_ptr[4]~13_combout ),
	.cin(gnd),
	.cin0(\FIFO_1|wr_ptr[3]~3 ),
	.cin1(\FIFO_1|wr_ptr[3]~3COUT1_18 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_1|wr_ptr [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|wr_ptr[4] .cin0_used = "true";
defparam \FIFO_1|wr_ptr[4] .cin1_used = "true";
defparam \FIFO_1|wr_ptr[4] .lut_mask = "a5a5";
defparam \FIFO_1|wr_ptr[4] .operation_mode = "normal";
defparam \FIFO_1|wr_ptr[4] .output_mode = "reg_only";
defparam \FIFO_1|wr_ptr[4] .register_cascade_mode = "off";
defparam \FIFO_1|wr_ptr[4] .sum_lutc_input = "cin";
defparam \FIFO_1|wr_ptr[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y5_N0
maxv_lcell \FIFO_1|Equal2~3 (
// Equation(s):
// \FIFO_1|Equal2~3_combout  = ((\FIFO_1|Equal2~2_combout  & (\FIFO_1|wr_ptr [4] $ (!\FIFO_1|rd_ptr [4]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\FIFO_1|wr_ptr [4]),
	.datac(\FIFO_1|rd_ptr [4]),
	.datad(\FIFO_1|Equal2~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|Equal2~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|Equal2~3 .lut_mask = "c300";
defparam \FIFO_1|Equal2~3 .operation_mode = "normal";
defparam \FIFO_1|Equal2~3 .output_mode = "comb_only";
defparam \FIFO_1|Equal2~3 .register_cascade_mode = "off";
defparam \FIFO_1|Equal2~3 .sum_lutc_input = "datac";
defparam \FIFO_1|Equal2~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N6
maxv_lcell \FSM|present_state~21 (
// Equation(s):
// \FSM|present_state~21_combout  = (!\FIFO_1|Equal2~3_combout  & (!\FIFO_2|Equal2~2_combout  & ((\FIFO_0|Equal2~5_combout ) # (!\FIFO_0|Equal2~4_combout ))))

	.clk(gnd),
	.dataa(\FIFO_0|Equal2~5_combout ),
	.datab(\FIFO_0|Equal2~4_combout ),
	.datac(\FIFO_1|Equal2~3_combout ),
	.datad(\FIFO_2|Equal2~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|present_state~21_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FSM|present_state~21 .lut_mask = "000b";
defparam \FSM|present_state~21 .operation_mode = "normal";
defparam \FSM|present_state~21 .output_mode = "comb_only";
defparam \FSM|present_state~21 .register_cascade_mode = "off";
defparam \FSM|present_state~21 .sum_lutc_input = "datac";
defparam \FSM|present_state~21 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N1
maxv_lcell \FSM|present_state.CHECK_PARITY_ERROR (
// Equation(s):
// \FSM|present_state.CHECK_PARITY_ERROR~regout  = DFFEAS((((\FSM|present_state.LOAD_PARITY~regout  & \FSM|present_state~13_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FSM|present_state.LOAD_PARITY~regout ),
	.datad(\FSM|present_state~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FSM|present_state.CHECK_PARITY_ERROR~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FSM|present_state.CHECK_PARITY_ERROR .lut_mask = "f000";
defparam \FSM|present_state.CHECK_PARITY_ERROR .operation_mode = "normal";
defparam \FSM|present_state.CHECK_PARITY_ERROR .output_mode = "reg_only";
defparam \FSM|present_state.CHECK_PARITY_ERROR .register_cascade_mode = "off";
defparam \FSM|present_state.CHECK_PARITY_ERROR .sum_lutc_input = "datac";
defparam \FSM|present_state.CHECK_PARITY_ERROR .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N7
maxv_lcell \FIFO_2|rd_ptr[2] (
// Equation(s):
// \FIFO_2|rd_ptr [2] = DFFEAS((\FIFO_2|rd_ptr [2] $ ((!\FIFO_2|rd_ptr[1]~3 ))), GLOBAL(\clk~combout ), VCC, , \FIFO_2|data_out[7]~39_combout , , , \FIFO_2|data_out[7]~10_combout , )
// \FIFO_2|rd_ptr[2]~5  = CARRY(((\FIFO_2|rd_ptr [2] & !\FIFO_2|rd_ptr[1]~3 )))
// \FIFO_2|rd_ptr[2]~5COUT1_13  = CARRY(((\FIFO_2|rd_ptr [2] & !\FIFO_2|rd_ptr[1]~3COUT1_12 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\FIFO_2|rd_ptr [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\FIFO_2|data_out[7]~10_combout ),
	.sload(gnd),
	.ena(\FIFO_2|data_out[7]~39_combout ),
	.cin(gnd),
	.cin0(\FIFO_2|rd_ptr[1]~3 ),
	.cin1(\FIFO_2|rd_ptr[1]~3COUT1_12 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_2|rd_ptr [2]),
	.cout(),
	.cout0(\FIFO_2|rd_ptr[2]~5 ),
	.cout1(\FIFO_2|rd_ptr[2]~5COUT1_13 ));
// synopsys translate_off
defparam \FIFO_2|rd_ptr[2] .cin0_used = "true";
defparam \FIFO_2|rd_ptr[2] .cin1_used = "true";
defparam \FIFO_2|rd_ptr[2] .lut_mask = "c30c";
defparam \FIFO_2|rd_ptr[2] .operation_mode = "arithmetic";
defparam \FIFO_2|rd_ptr[2] .output_mode = "reg_only";
defparam \FIFO_2|rd_ptr[2] .register_cascade_mode = "off";
defparam \FIFO_2|rd_ptr[2] .sum_lutc_input = "cin";
defparam \FIFO_2|rd_ptr[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y7_N8
maxv_lcell \FIFO_2|rd_ptr[3] (
// Equation(s):
// \FIFO_2|rd_ptr [3] = DFFEAS(\FIFO_2|rd_ptr [3] $ ((((\FIFO_2|rd_ptr[2]~5 )))), GLOBAL(\clk~combout ), VCC, , \FIFO_2|data_out[7]~39_combout , , , \FIFO_2|data_out[7]~10_combout , )
// \FIFO_2|rd_ptr[3]~7  = CARRY(((!\FIFO_2|rd_ptr[2]~5 )) # (!\FIFO_2|rd_ptr [3]))
// \FIFO_2|rd_ptr[3]~7COUT1_14  = CARRY(((!\FIFO_2|rd_ptr[2]~5COUT1_13 )) # (!\FIFO_2|rd_ptr [3]))

	.clk(\clk~combout ),
	.dataa(\FIFO_2|rd_ptr [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\FIFO_2|data_out[7]~10_combout ),
	.sload(gnd),
	.ena(\FIFO_2|data_out[7]~39_combout ),
	.cin(gnd),
	.cin0(\FIFO_2|rd_ptr[2]~5 ),
	.cin1(\FIFO_2|rd_ptr[2]~5COUT1_13 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_2|rd_ptr [3]),
	.cout(),
	.cout0(\FIFO_2|rd_ptr[3]~7 ),
	.cout1(\FIFO_2|rd_ptr[3]~7COUT1_14 ));
// synopsys translate_off
defparam \FIFO_2|rd_ptr[3] .cin0_used = "true";
defparam \FIFO_2|rd_ptr[3] .cin1_used = "true";
defparam \FIFO_2|rd_ptr[3] .lut_mask = "5a5f";
defparam \FIFO_2|rd_ptr[3] .operation_mode = "arithmetic";
defparam \FIFO_2|rd_ptr[3] .output_mode = "reg_only";
defparam \FIFO_2|rd_ptr[3] .register_cascade_mode = "off";
defparam \FIFO_2|rd_ptr[3] .sum_lutc_input = "cin";
defparam \FIFO_2|rd_ptr[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y7_N9
maxv_lcell \FIFO_2|rd_ptr[4] (
// Equation(s):
// \FIFO_2|rd_ptr [4] = DFFEAS(((\FIFO_2|rd_ptr[3]~7  $ (!\FIFO_2|rd_ptr [4]))), GLOBAL(\clk~combout ), VCC, , \FIFO_2|data_out[7]~39_combout , , , \FIFO_2|data_out[7]~10_combout , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_2|rd_ptr [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\FIFO_2|data_out[7]~10_combout ),
	.sload(gnd),
	.ena(\FIFO_2|data_out[7]~39_combout ),
	.cin(gnd),
	.cin0(\FIFO_2|rd_ptr[3]~7 ),
	.cin1(\FIFO_2|rd_ptr[3]~7COUT1_14 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_2|rd_ptr [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|rd_ptr[4] .cin0_used = "true";
defparam \FIFO_2|rd_ptr[4] .cin1_used = "true";
defparam \FIFO_2|rd_ptr[4] .lut_mask = "f00f";
defparam \FIFO_2|rd_ptr[4] .operation_mode = "normal";
defparam \FIFO_2|rd_ptr[4] .output_mode = "reg_only";
defparam \FIFO_2|rd_ptr[4] .register_cascade_mode = "off";
defparam \FIFO_2|rd_ptr[4] .sum_lutc_input = "cin";
defparam \FIFO_2|rd_ptr[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N2
maxv_lcell \FIFO_2|wr_ptr[2] (
// Equation(s):
// \FIFO_2|wr_ptr [2] = DFFEAS((\FIFO_2|wr_ptr [2] $ ((!\FIFO_2|wr_ptr[1]~1 ))), GLOBAL(\clk~combout ), VCC, , \FIFO_2|wr_ptr[0]~10_combout , , , \FIFO_2|data_out[7]~10_combout , )
// \FIFO_2|wr_ptr[2]~7  = CARRY(((\FIFO_2|wr_ptr [2] & !\FIFO_2|wr_ptr[1]~1 )))
// \FIFO_2|wr_ptr[2]~7COUT1_14  = CARRY(((\FIFO_2|wr_ptr [2] & !\FIFO_2|wr_ptr[1]~1COUT1_13 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\FIFO_2|wr_ptr [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\FIFO_2|data_out[7]~10_combout ),
	.sload(gnd),
	.ena(\FIFO_2|wr_ptr[0]~10_combout ),
	.cin(gnd),
	.cin0(\FIFO_2|wr_ptr[1]~1 ),
	.cin1(\FIFO_2|wr_ptr[1]~1COUT1_13 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_2|wr_ptr [2]),
	.cout(),
	.cout0(\FIFO_2|wr_ptr[2]~7 ),
	.cout1(\FIFO_2|wr_ptr[2]~7COUT1_14 ));
// synopsys translate_off
defparam \FIFO_2|wr_ptr[2] .cin0_used = "true";
defparam \FIFO_2|wr_ptr[2] .cin1_used = "true";
defparam \FIFO_2|wr_ptr[2] .lut_mask = "c30c";
defparam \FIFO_2|wr_ptr[2] .operation_mode = "arithmetic";
defparam \FIFO_2|wr_ptr[2] .output_mode = "reg_only";
defparam \FIFO_2|wr_ptr[2] .register_cascade_mode = "off";
defparam \FIFO_2|wr_ptr[2] .sum_lutc_input = "cin";
defparam \FIFO_2|wr_ptr[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N3
maxv_lcell \FIFO_2|wr_ptr[3] (
// Equation(s):
// \FIFO_2|wr_ptr [3] = DFFEAS(\FIFO_2|wr_ptr [3] $ ((((\FIFO_2|wr_ptr[2]~7 )))), GLOBAL(\clk~combout ), VCC, , \FIFO_2|wr_ptr[0]~10_combout , , , \FIFO_2|data_out[7]~10_combout , )
// \FIFO_2|wr_ptr[3]~5  = CARRY(((!\FIFO_2|wr_ptr[2]~7 )) # (!\FIFO_2|wr_ptr [3]))
// \FIFO_2|wr_ptr[3]~5COUT1_15  = CARRY(((!\FIFO_2|wr_ptr[2]~7COUT1_14 )) # (!\FIFO_2|wr_ptr [3]))

	.clk(\clk~combout ),
	.dataa(\FIFO_2|wr_ptr [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\FIFO_2|data_out[7]~10_combout ),
	.sload(gnd),
	.ena(\FIFO_2|wr_ptr[0]~10_combout ),
	.cin(gnd),
	.cin0(\FIFO_2|wr_ptr[2]~7 ),
	.cin1(\FIFO_2|wr_ptr[2]~7COUT1_14 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_2|wr_ptr [3]),
	.cout(),
	.cout0(\FIFO_2|wr_ptr[3]~5 ),
	.cout1(\FIFO_2|wr_ptr[3]~5COUT1_15 ));
// synopsys translate_off
defparam \FIFO_2|wr_ptr[3] .cin0_used = "true";
defparam \FIFO_2|wr_ptr[3] .cin1_used = "true";
defparam \FIFO_2|wr_ptr[3] .lut_mask = "5a5f";
defparam \FIFO_2|wr_ptr[3] .operation_mode = "arithmetic";
defparam \FIFO_2|wr_ptr[3] .output_mode = "reg_only";
defparam \FIFO_2|wr_ptr[3] .register_cascade_mode = "off";
defparam \FIFO_2|wr_ptr[3] .sum_lutc_input = "cin";
defparam \FIFO_2|wr_ptr[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N4
maxv_lcell \FIFO_2|wr_ptr[4] (
// Equation(s):
// \FIFO_2|wr_ptr [4] = DFFEAS(\FIFO_2|wr_ptr [4] $ ((((!\FIFO_2|wr_ptr[3]~5 )))), GLOBAL(\clk~combout ), VCC, , \FIFO_2|wr_ptr[0]~10_combout , , , \FIFO_2|data_out[7]~10_combout , )

	.clk(\clk~combout ),
	.dataa(\FIFO_2|wr_ptr [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\FIFO_2|data_out[7]~10_combout ),
	.sload(gnd),
	.ena(\FIFO_2|wr_ptr[0]~10_combout ),
	.cin(gnd),
	.cin0(\FIFO_2|wr_ptr[3]~5 ),
	.cin1(\FIFO_2|wr_ptr[3]~5COUT1_15 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_2|wr_ptr [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|wr_ptr[4] .cin0_used = "true";
defparam \FIFO_2|wr_ptr[4] .cin1_used = "true";
defparam \FIFO_2|wr_ptr[4] .lut_mask = "a5a5";
defparam \FIFO_2|wr_ptr[4] .operation_mode = "normal";
defparam \FIFO_2|wr_ptr[4] .output_mode = "reg_only";
defparam \FIFO_2|wr_ptr[4] .register_cascade_mode = "off";
defparam \FIFO_2|wr_ptr[4] .sum_lutc_input = "cin";
defparam \FIFO_2|wr_ptr[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N5
maxv_lcell \FIFO_2|Equal2~3 (
// Equation(s):
// \FIFO_2|Equal2~3_combout  = ((\FIFO_2|rd_ptr [4] $ (\FIFO_2|wr_ptr [4])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_2|rd_ptr [4]),
	.datad(\FIFO_2|wr_ptr [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|Equal2~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|Equal2~3 .lut_mask = "0ff0";
defparam \FIFO_2|Equal2~3 .operation_mode = "normal";
defparam \FIFO_2|Equal2~3 .output_mode = "comb_only";
defparam \FIFO_2|Equal2~3 .register_cascade_mode = "off";
defparam \FIFO_2|Equal2~3 .sum_lutc_input = "datac";
defparam \FIFO_2|Equal2~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N2
maxv_lcell \SYNCHRONIZER|fifo_addr[1]~1 (
// Equation(s):
// \SYNCHRONIZER|fifo_addr[1]~1_combout  = (((!\resetn~combout )) # (!\FSM|present_state.DECODE_ADDRESS~regout ))

	.clk(gnd),
	.dataa(vcc),
	.datab(\FSM|present_state.DECODE_ADDRESS~regout ),
	.datac(\resetn~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\SYNCHRONIZER|fifo_addr[1]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SYNCHRONIZER|fifo_addr[1]~1 .lut_mask = "3f3f";
defparam \SYNCHRONIZER|fifo_addr[1]~1 .operation_mode = "normal";
defparam \SYNCHRONIZER|fifo_addr[1]~1 .output_mode = "comb_only";
defparam \SYNCHRONIZER|fifo_addr[1]~1 .register_cascade_mode = "off";
defparam \SYNCHRONIZER|fifo_addr[1]~1 .sum_lutc_input = "datac";
defparam \SYNCHRONIZER|fifo_addr[1]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N6
maxv_lcell \SYNCHRONIZER|fifo_addr[1] (
// Equation(s):
// \SYNCHRONIZER|Mux0~1  = (D1_fifo_addr[1] & (((!\FIFO_2|Equal2~3_combout ) # (!\FIFO_2|Equal2~0_combout )) # (!\FIFO_2|Equal2~1_combout )))
// \SYNCHRONIZER|fifo_addr [1] = DFFEAS(\SYNCHRONIZER|Mux0~1 , GLOBAL(\clk~combout ), VCC, , \SYNCHRONIZER|fifo_addr[1]~1_combout , \SYNCHRONIZER|fifo_addr~2 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\FIFO_2|Equal2~1_combout ),
	.datab(\FIFO_2|Equal2~0_combout ),
	.datac(\SYNCHRONIZER|fifo_addr~2 ),
	.datad(\FIFO_2|Equal2~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SYNCHRONIZER|fifo_addr[1]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\SYNCHRONIZER|Mux0~1 ),
	.regout(\SYNCHRONIZER|fifo_addr [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SYNCHRONIZER|fifo_addr[1] .lut_mask = "70f0";
defparam \SYNCHRONIZER|fifo_addr[1] .operation_mode = "normal";
defparam \SYNCHRONIZER|fifo_addr[1] .output_mode = "reg_and_comb";
defparam \SYNCHRONIZER|fifo_addr[1] .register_cascade_mode = "off";
defparam \SYNCHRONIZER|fifo_addr[1] .sum_lutc_input = "qfbk";
defparam \SYNCHRONIZER|fifo_addr[1] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_42,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \data_in[0]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\data_in~combout [0]),
	.padio(data_in[0]));
// synopsys translate_off
defparam \data_in[0]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X8_Y4_N2
maxv_lcell \comb_3|fifo_full_state_byte[0] (
// Equation(s):
// \SYNCHRONIZER|fifo_addr~0  = (((\data_in~combout [0] & \resetn~combout )))
// \comb_3|fifo_full_state_byte [0] = DFFEAS(\SYNCHRONIZER|fifo_addr~0 , GLOBAL(\clk~combout ), VCC, , \comb_3|fifo_full_state_byte[2]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\data_in~combout [0]),
	.datad(\resetn~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_3|fifo_full_state_byte[2]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\SYNCHRONIZER|fifo_addr~0 ),
	.regout(\comb_3|fifo_full_state_byte [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_3|fifo_full_state_byte[0] .lut_mask = "f000";
defparam \comb_3|fifo_full_state_byte[0] .operation_mode = "normal";
defparam \comb_3|fifo_full_state_byte[0] .output_mode = "reg_and_comb";
defparam \comb_3|fifo_full_state_byte[0] .register_cascade_mode = "off";
defparam \comb_3|fifo_full_state_byte[0] .sum_lutc_input = "datac";
defparam \comb_3|fifo_full_state_byte[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N0
maxv_lcell \SYNCHRONIZER|fifo_addr[0] (
// Equation(s):
// \SYNCHRONIZER|Mux0~0  = (!\SYNCHRONIZER|fifo_addr [1] & (!D1_fifo_addr[0] & ((!\FIFO_0|Equal2~4_combout ) # (!\FIFO_0|Equal2~5_combout ))))
// \SYNCHRONIZER|fifo_addr [0] = DFFEAS(\SYNCHRONIZER|Mux0~0 , GLOBAL(\clk~combout ), VCC, , \SYNCHRONIZER|fifo_addr[1]~1_combout , \SYNCHRONIZER|fifo_addr~0 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\SYNCHRONIZER|fifo_addr [1]),
	.datab(\FIFO_0|Equal2~5_combout ),
	.datac(\SYNCHRONIZER|fifo_addr~0 ),
	.datad(\FIFO_0|Equal2~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SYNCHRONIZER|fifo_addr[1]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\SYNCHRONIZER|Mux0~0 ),
	.regout(\SYNCHRONIZER|fifo_addr [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SYNCHRONIZER|fifo_addr[0] .lut_mask = "0105";
defparam \SYNCHRONIZER|fifo_addr[0] .operation_mode = "normal";
defparam \SYNCHRONIZER|fifo_addr[0] .output_mode = "reg_and_comb";
defparam \SYNCHRONIZER|fifo_addr[0] .register_cascade_mode = "off";
defparam \SYNCHRONIZER|fifo_addr[0] .sum_lutc_input = "qfbk";
defparam \SYNCHRONIZER|fifo_addr[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N8
maxv_lcell \SYNCHRONIZER|Mux0~2 (
// Equation(s):
// \SYNCHRONIZER|Mux0~2_combout  = (\SYNCHRONIZER|fifo_addr [0] & (((\SYNCHRONIZER|fifo_addr [1]) # (!\FIFO_1|Equal2~2_combout )) # (!\FIFO_1|Equal2~4_combout )))

	.clk(gnd),
	.dataa(\SYNCHRONIZER|fifo_addr [0]),
	.datab(\FIFO_1|Equal2~4_combout ),
	.datac(\SYNCHRONIZER|fifo_addr [1]),
	.datad(\FIFO_1|Equal2~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\SYNCHRONIZER|Mux0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SYNCHRONIZER|Mux0~2 .lut_mask = "a2aa";
defparam \SYNCHRONIZER|Mux0~2 .operation_mode = "normal";
defparam \SYNCHRONIZER|Mux0~2 .output_mode = "comb_only";
defparam \SYNCHRONIZER|Mux0~2 .register_cascade_mode = "off";
defparam \SYNCHRONIZER|Mux0~2 .sum_lutc_input = "datac";
defparam \SYNCHRONIZER|Mux0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N1
maxv_lcell \SYNCHRONIZER|Mux0~3 (
// Equation(s):
// \SYNCHRONIZER|Mux0~3_combout  = ((\SYNCHRONIZER|Mux0~1 ) # ((\SYNCHRONIZER|Mux0~0 ) # (\SYNCHRONIZER|Mux0~2_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\SYNCHRONIZER|Mux0~1 ),
	.datac(\SYNCHRONIZER|Mux0~0 ),
	.datad(\SYNCHRONIZER|Mux0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\SYNCHRONIZER|Mux0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SYNCHRONIZER|Mux0~3 .lut_mask = "fffc";
defparam \SYNCHRONIZER|Mux0~3 .operation_mode = "normal";
defparam \SYNCHRONIZER|Mux0~3 .output_mode = "comb_only";
defparam \SYNCHRONIZER|Mux0~3 .register_cascade_mode = "off";
defparam \SYNCHRONIZER|Mux0~3 .sum_lutc_input = "datac";
defparam \SYNCHRONIZER|Mux0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N6
maxv_lcell \FSM|present_state~24 (
// Equation(s):
// \FSM|present_state~24_combout  = (\FSM|present_state.FIFO_FULL_STATE~regout ) # (((\FSM|present_state.CHECK_PARITY_ERROR~regout )))

	.clk(gnd),
	.dataa(\FSM|present_state.FIFO_FULL_STATE~regout ),
	.datab(vcc),
	.datac(\FSM|present_state.CHECK_PARITY_ERROR~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|present_state~24_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FSM|present_state~24 .lut_mask = "fafa";
defparam \FSM|present_state~24 .operation_mode = "normal";
defparam \FSM|present_state~24 .output_mode = "comb_only";
defparam \FSM|present_state~24 .register_cascade_mode = "off";
defparam \FSM|present_state~24 .sum_lutc_input = "datac";
defparam \FSM|present_state~24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N5
maxv_lcell \FSM|present_state.FIFO_FULL_STATE (
// Equation(s):
// \FSM|present_state.FIFO_FULL_STATE~regout  = DFFEAS((\FSM|present_state~13_combout  & (!\SYNCHRONIZER|Mux0~3_combout  & ((\FSM|present_state~24_combout ) # (\FSM|present_state.LOAD_DATA~regout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\FSM|present_state~24_combout ),
	.datab(\FSM|present_state.LOAD_DATA~regout ),
	.datac(\FSM|present_state~13_combout ),
	.datad(\SYNCHRONIZER|Mux0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FSM|present_state.FIFO_FULL_STATE~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FSM|present_state.FIFO_FULL_STATE .lut_mask = "00e0";
defparam \FSM|present_state.FIFO_FULL_STATE .operation_mode = "normal";
defparam \FSM|present_state.FIFO_FULL_STATE .output_mode = "reg_only";
defparam \FSM|present_state.FIFO_FULL_STATE .register_cascade_mode = "off";
defparam \FSM|present_state.FIFO_FULL_STATE .sum_lutc_input = "datac";
defparam \FSM|present_state.FIFO_FULL_STATE .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N8
maxv_lcell \FSM|present_state.LOAD_AFTER_FULL (
// Equation(s):
// \FSM|present_state.LOAD_AFTER_FULL~regout  = DFFEAS((\FSM|present_state.FIFO_FULL_STATE~regout  & (\FSM|present_state~13_combout  & (\SYNCHRONIZER|Mux0~3_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\FSM|present_state.FIFO_FULL_STATE~regout ),
	.datab(\FSM|present_state~13_combout ),
	.datac(\SYNCHRONIZER|Mux0~3_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FSM|present_state.LOAD_AFTER_FULL~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FSM|present_state.LOAD_AFTER_FULL .lut_mask = "8080";
defparam \FSM|present_state.LOAD_AFTER_FULL .operation_mode = "normal";
defparam \FSM|present_state.LOAD_AFTER_FULL .output_mode = "reg_only";
defparam \FSM|present_state.LOAD_AFTER_FULL .register_cascade_mode = "off";
defparam \FSM|present_state.LOAD_AFTER_FULL .sum_lutc_input = "datac";
defparam \FSM|present_state.LOAD_AFTER_FULL .synch_mode = "off";
// synopsys translate_on

// Location: PIN_45,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \pkt_valid~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\pkt_valid~combout ),
	.padio(pkt_valid));
// synopsys translate_off
defparam \pkt_valid~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X8_Y6_N7
maxv_lcell \comb_3|low_pkt_valid (
// Equation(s):
// \comb_3|low_pkt_valid~regout  = DFFEAS((!\FSM|present_state.CHECK_PARITY_ERROR~regout  & ((\comb_3|low_pkt_valid~regout ) # ((\FSM|present_state.LOAD_DATA~regout  & !\pkt_valid~combout )))), GLOBAL(\clk~combout ), VCC, , , , , !\resetn~combout , )

	.clk(\clk~combout ),
	.dataa(\comb_3|low_pkt_valid~regout ),
	.datab(\FSM|present_state.LOAD_DATA~regout ),
	.datac(\FSM|present_state.CHECK_PARITY_ERROR~regout ),
	.datad(\pkt_valid~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\resetn~combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\comb_3|low_pkt_valid~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_3|low_pkt_valid .lut_mask = "0a0e";
defparam \comb_3|low_pkt_valid .operation_mode = "normal";
defparam \comb_3|low_pkt_valid .output_mode = "reg_only";
defparam \comb_3|low_pkt_valid .register_cascade_mode = "off";
defparam \comb_3|low_pkt_valid .sum_lutc_input = "datac";
defparam \comb_3|low_pkt_valid .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y5_N7
maxv_lcell \comb_3|always6~1 (
// Equation(s):
// \comb_3|always6~1_combout  = ((\comb_3|low_pkt_valid~regout  & (!\comb_3|parity_done~regout  & \FSM|present_state.LOAD_AFTER_FULL~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\comb_3|low_pkt_valid~regout ),
	.datac(\comb_3|parity_done~regout ),
	.datad(\FSM|present_state.LOAD_AFTER_FULL~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_3|always6~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_3|always6~1 .lut_mask = "0c00";
defparam \comb_3|always6~1 .operation_mode = "normal";
defparam \comb_3|always6~1 .output_mode = "comb_only";
defparam \comb_3|always6~1 .register_cascade_mode = "off";
defparam \comb_3|always6~1 .sum_lutc_input = "datac";
defparam \comb_3|always6~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N3
maxv_lcell \comb_3|always6~0 (
// Equation(s):
// \comb_3|always6~0_combout  = (\FSM|present_state.LOAD_DATA~regout  & ((\SYNCHRONIZER|Mux0~1 ) # ((\SYNCHRONIZER|Mux0~0 ) # (\SYNCHRONIZER|Mux0~2_combout ))))

	.clk(gnd),
	.dataa(\FSM|present_state.LOAD_DATA~regout ),
	.datab(\SYNCHRONIZER|Mux0~1 ),
	.datac(\SYNCHRONIZER|Mux0~0 ),
	.datad(\SYNCHRONIZER|Mux0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_3|always6~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_3|always6~0 .lut_mask = "aaa8";
defparam \comb_3|always6~0 .operation_mode = "normal";
defparam \comb_3|always6~0 .output_mode = "comb_only";
defparam \comb_3|always6~0 .register_cascade_mode = "off";
defparam \comb_3|always6~0 .sum_lutc_input = "datac";
defparam \comb_3|always6~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N4
maxv_lcell \comb_3|always6~2 (
// Equation(s):
// \comb_3|always6~2_combout  = ((\comb_3|always6~0_combout  & (!\pkt_valid~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\comb_3|always6~0_combout ),
	.datac(\pkt_valid~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_3|always6~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_3|always6~2 .lut_mask = "0c0c";
defparam \comb_3|always6~2 .operation_mode = "normal";
defparam \comb_3|always6~2 .output_mode = "comb_only";
defparam \comb_3|always6~2 .register_cascade_mode = "off";
defparam \comb_3|always6~2 .sum_lutc_input = "datac";
defparam \comb_3|always6~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N5
maxv_lcell \comb_3|parity_done (
// Equation(s):
// \comb_3|parity_done~regout  = DFFEAS((\FSM|present_state.DECODE_ADDRESS~regout  & ((\comb_3|always6~1_combout ) # ((\comb_3|parity_done~regout ) # (\comb_3|always6~2_combout )))), GLOBAL(\clk~combout ), VCC, , , , , !\resetn~combout , )

	.clk(\clk~combout ),
	.dataa(\comb_3|always6~1_combout ),
	.datab(\FSM|present_state.DECODE_ADDRESS~regout ),
	.datac(\comb_3|parity_done~regout ),
	.datad(\comb_3|always6~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\resetn~combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\comb_3|parity_done~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_3|parity_done .lut_mask = "ccc8";
defparam \comb_3|parity_done .operation_mode = "normal";
defparam \comb_3|parity_done .output_mode = "reg_only";
defparam \comb_3|parity_done .register_cascade_mode = "off";
defparam \comb_3|parity_done .sum_lutc_input = "datac";
defparam \comb_3|parity_done .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y5_N4
maxv_lcell \FSM|present_state~16 (
// Equation(s):
// \FSM|present_state~16_combout  = (((\FSM|present_state.LOAD_AFTER_FULL~regout  & \comb_3|parity_done~regout )) # (!\FSM|present_state~13_combout ))

	.clk(gnd),
	.dataa(\FSM|present_state.LOAD_AFTER_FULL~regout ),
	.datab(vcc),
	.datac(\comb_3|parity_done~regout ),
	.datad(\FSM|present_state~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|present_state~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FSM|present_state~16 .lut_mask = "a0ff";
defparam \FSM|present_state~16 .operation_mode = "normal";
defparam \FSM|present_state~16 .output_mode = "comb_only";
defparam \FSM|present_state~16 .register_cascade_mode = "off";
defparam \FSM|present_state~16 .sum_lutc_input = "datac";
defparam \FSM|present_state~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N9
maxv_lcell \FSM|always1~2 (
// Equation(s):
// \FSM|always1~2_combout  = (\data_in~combout [1] & (((\FIFO_2|Equal2~2_combout )))) # (!\data_in~combout [1] & (!\FIFO_0|Equal2~5_combout  & (\FIFO_0|Equal2~4_combout )))

	.clk(gnd),
	.dataa(\FIFO_0|Equal2~5_combout ),
	.datab(\data_in~combout [1]),
	.datac(\FIFO_0|Equal2~4_combout ),
	.datad(\FIFO_2|Equal2~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|always1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FSM|always1~2 .lut_mask = "dc10";
defparam \FSM|always1~2 .operation_mode = "normal";
defparam \FSM|always1~2 .output_mode = "comb_only";
defparam \FSM|always1~2 .register_cascade_mode = "off";
defparam \FSM|always1~2 .sum_lutc_input = "datac";
defparam \FSM|always1~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N8
maxv_lcell \FSM|always1~3 (
// Equation(s):
// \FSM|always1~3_combout  = (\data_in~combout [0] & (!\data_in~combout [1] & (\FIFO_1|Equal2~3_combout ))) # (!\data_in~combout [0] & (((\FSM|always1~2_combout ))))

	.clk(gnd),
	.dataa(\data_in~combout [1]),
	.datab(\data_in~combout [0]),
	.datac(\FIFO_1|Equal2~3_combout ),
	.datad(\FSM|always1~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|always1~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FSM|always1~3 .lut_mask = "7340";
defparam \FSM|always1~3 .operation_mode = "normal";
defparam \FSM|always1~3 .output_mode = "comb_only";
defparam \FSM|always1~3 .register_cascade_mode = "off";
defparam \FSM|always1~3 .sum_lutc_input = "datac";
defparam \FSM|always1~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N3
maxv_lcell \FSM|always1~0 (
// Equation(s):
// \FSM|always1~0_combout  = (\data_in~combout [1] & (((!\FIFO_2|Equal2~2_combout )))) # (!\data_in~combout [1] & ((\FIFO_0|Equal2~5_combout ) # ((!\FIFO_0|Equal2~4_combout ))))

	.clk(gnd),
	.dataa(\FIFO_0|Equal2~5_combout ),
	.datab(\data_in~combout [1]),
	.datac(\FIFO_0|Equal2~4_combout ),
	.datad(\FIFO_2|Equal2~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|always1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FSM|always1~0 .lut_mask = "23ef";
defparam \FSM|always1~0 .operation_mode = "normal";
defparam \FSM|always1~0 .output_mode = "comb_only";
defparam \FSM|always1~0 .register_cascade_mode = "off";
defparam \FSM|always1~0 .sum_lutc_input = "datac";
defparam \FSM|always1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N4
maxv_lcell \FSM|always1~1 (
// Equation(s):
// \FSM|always1~1_combout  = (\data_in~combout [0] & (!\data_in~combout [1] & (!\FIFO_1|Equal2~3_combout ))) # (!\data_in~combout [0] & (((\FSM|always1~0_combout ))))

	.clk(gnd),
	.dataa(\data_in~combout [1]),
	.datab(\data_in~combout [0]),
	.datac(\FIFO_1|Equal2~3_combout ),
	.datad(\FSM|always1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|always1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FSM|always1~1 .lut_mask = "3704";
defparam \FSM|always1~1 .operation_mode = "normal";
defparam \FSM|always1~1 .output_mode = "comb_only";
defparam \FSM|always1~1 .register_cascade_mode = "off";
defparam \FSM|always1~1 .sum_lutc_input = "datac";
defparam \FSM|always1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N8
maxv_lcell \FSM|Selector0~0 (
// Equation(s):
// \FSM|Selector0~0_combout  = (!\FSM|present_state.DECODE_ADDRESS~regout  & (((!\FSM|always1~3_combout  & !\FSM|always1~1_combout )) # (!\pkt_valid~combout )))

	.clk(gnd),
	.dataa(\FSM|present_state.DECODE_ADDRESS~regout ),
	.datab(\FSM|always1~3_combout ),
	.datac(\pkt_valid~combout ),
	.datad(\FSM|always1~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|Selector0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FSM|Selector0~0 .lut_mask = "0515";
defparam \FSM|Selector0~0 .operation_mode = "normal";
defparam \FSM|Selector0~0 .output_mode = "comb_only";
defparam \FSM|Selector0~0 .register_cascade_mode = "off";
defparam \FSM|Selector0~0 .sum_lutc_input = "datac";
defparam \FSM|Selector0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N9
maxv_lcell \FSM|present_state.DECODE_ADDRESS (
// Equation(s):
// \FSM|present_state.DECODE_ADDRESS~regout  = DFFEAS((!\FSM|present_state~16_combout  & (!\FSM|Selector0~0_combout  & ((!\SYNCHRONIZER|Mux0~3_combout ) # (!\FSM|present_state.CHECK_PARITY_ERROR~regout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\FSM|present_state.CHECK_PARITY_ERROR~regout ),
	.datab(\SYNCHRONIZER|Mux0~3_combout ),
	.datac(\FSM|present_state~16_combout ),
	.datad(\FSM|Selector0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FSM|present_state.DECODE_ADDRESS~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FSM|present_state.DECODE_ADDRESS .lut_mask = "0007";
defparam \FSM|present_state.DECODE_ADDRESS .operation_mode = "normal";
defparam \FSM|present_state.DECODE_ADDRESS .output_mode = "reg_only";
defparam \FSM|present_state.DECODE_ADDRESS .register_cascade_mode = "off";
defparam \FSM|present_state.DECODE_ADDRESS .sum_lutc_input = "datac";
defparam \FSM|present_state.DECODE_ADDRESS .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N3
maxv_lcell \FSM|present_state~26 (
// Equation(s):
// \FSM|present_state~26_combout  = (!\FSM|present_state.DECODE_ADDRESS~regout  & (!\FSM|always1~3_combout  & (\pkt_valid~combout  & \FSM|always1~1_combout )))

	.clk(gnd),
	.dataa(\FSM|present_state.DECODE_ADDRESS~regout ),
	.datab(\FSM|always1~3_combout ),
	.datac(\pkt_valid~combout ),
	.datad(\FSM|always1~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|present_state~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FSM|present_state~26 .lut_mask = "1000";
defparam \FSM|present_state~26 .operation_mode = "normal";
defparam \FSM|present_state~26 .output_mode = "comb_only";
defparam \FSM|present_state~26 .register_cascade_mode = "off";
defparam \FSM|present_state~26 .sum_lutc_input = "datac";
defparam \FSM|present_state~26 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N4
maxv_lcell \FSM|present_state.WAIT_TILL_EMPTY (
// Equation(s):
// \FSM|present_state.WAIT_TILL_EMPTY~regout  = DFFEAS((\FSM|present_state~13_combout  & ((\FSM|present_state~26_combout ) # ((\FSM|present_state.WAIT_TILL_EMPTY~regout  & \FSM|present_state~21_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\FSM|present_state.WAIT_TILL_EMPTY~regout ),
	.datab(\FSM|present_state~13_combout ),
	.datac(\FSM|present_state~21_combout ),
	.datad(\FSM|present_state~26_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FSM|present_state.WAIT_TILL_EMPTY~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FSM|present_state.WAIT_TILL_EMPTY .lut_mask = "cc80";
defparam \FSM|present_state.WAIT_TILL_EMPTY .operation_mode = "normal";
defparam \FSM|present_state.WAIT_TILL_EMPTY .output_mode = "reg_only";
defparam \FSM|present_state.WAIT_TILL_EMPTY .register_cascade_mode = "off";
defparam \FSM|present_state.WAIT_TILL_EMPTY .sum_lutc_input = "datac";
defparam \FSM|present_state.WAIT_TILL_EMPTY .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N2
maxv_lcell \FSM|present_state~20 (
// Equation(s):
// \FSM|present_state~20_combout  = ((!\FSM|present_state.DECODE_ADDRESS~regout  & (\pkt_valid~combout  & \FSM|always1~3_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\FSM|present_state.DECODE_ADDRESS~regout ),
	.datac(\pkt_valid~combout ),
	.datad(\FSM|always1~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|present_state~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FSM|present_state~20 .lut_mask = "3000";
defparam \FSM|present_state~20 .operation_mode = "normal";
defparam \FSM|present_state~20 .output_mode = "comb_only";
defparam \FSM|present_state~20 .register_cascade_mode = "off";
defparam \FSM|present_state~20 .sum_lutc_input = "datac";
defparam \FSM|present_state~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N0
maxv_lcell \FSM|present_state.LOAD_FIRST_DATA (
// Equation(s):
// \FSM|present_state.LOAD_FIRST_DATA~regout  = DFFEAS((\FSM|present_state~13_combout  & ((\FSM|present_state~20_combout ) # ((\FSM|present_state.WAIT_TILL_EMPTY~regout  & !\FSM|present_state~21_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\FSM|present_state.WAIT_TILL_EMPTY~regout ),
	.datab(\FSM|present_state~13_combout ),
	.datac(\FSM|present_state~21_combout ),
	.datad(\FSM|present_state~20_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FSM|present_state.LOAD_FIRST_DATA~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FSM|present_state.LOAD_FIRST_DATA .lut_mask = "cc08";
defparam \FSM|present_state.LOAD_FIRST_DATA .operation_mode = "normal";
defparam \FSM|present_state.LOAD_FIRST_DATA .output_mode = "reg_only";
defparam \FSM|present_state.LOAD_FIRST_DATA .register_cascade_mode = "off";
defparam \FSM|present_state.LOAD_FIRST_DATA .sum_lutc_input = "datac";
defparam \FSM|present_state.LOAD_FIRST_DATA .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N3
maxv_lcell \FSM|present_state~14 (
// Equation(s):
// \FSM|present_state~14_combout  = ((\FSM|present_state.LOAD_FIRST_DATA~regout ) # ((!\comb_3|parity_done~regout  & \FSM|present_state.LOAD_AFTER_FULL~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\FSM|present_state.LOAD_FIRST_DATA~regout ),
	.datac(\comb_3|parity_done~regout ),
	.datad(\FSM|present_state.LOAD_AFTER_FULL~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|present_state~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FSM|present_state~14 .lut_mask = "cfcc";
defparam \FSM|present_state~14 .operation_mode = "normal";
defparam \FSM|present_state~14 .output_mode = "comb_only";
defparam \FSM|present_state~14 .register_cascade_mode = "off";
defparam \FSM|present_state~14 .sum_lutc_input = "datac";
defparam \FSM|present_state~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N6
maxv_lcell \FSM|present_state.LOAD_DATA (
// Equation(s):
// \FSM|present_state.LOAD_DATA~regout  = DFFEAS((\FSM|present_state~13_combout  & ((\FSM|present_state~14_combout ) # ((\pkt_valid~combout  & \comb_3|always6~0_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\FSM|present_state~14_combout ),
	.datab(\FSM|present_state~13_combout ),
	.datac(\pkt_valid~combout ),
	.datad(\comb_3|always6~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FSM|present_state.LOAD_DATA~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FSM|present_state.LOAD_DATA .lut_mask = "c888";
defparam \FSM|present_state.LOAD_DATA .operation_mode = "normal";
defparam \FSM|present_state.LOAD_DATA .output_mode = "reg_only";
defparam \FSM|present_state.LOAD_DATA .register_cascade_mode = "off";
defparam \FSM|present_state.LOAD_DATA .sum_lutc_input = "datac";
defparam \FSM|present_state.LOAD_DATA .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N8
maxv_lcell \comb_3|fifo_full_state_byte[2]~0 (
// Equation(s):
// \comb_3|fifo_full_state_byte[2]~0_combout  = (((\FSM|present_state.LOAD_DATA~regout  & !\SYNCHRONIZER|Mux0~3_combout )) # (!\resetn~combout ))

	.clk(gnd),
	.dataa(vcc),
	.datab(\resetn~combout ),
	.datac(\FSM|present_state.LOAD_DATA~regout ),
	.datad(\SYNCHRONIZER|Mux0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_3|fifo_full_state_byte[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_3|fifo_full_state_byte[2]~0 .lut_mask = "33f3";
defparam \comb_3|fifo_full_state_byte[2]~0 .operation_mode = "normal";
defparam \comb_3|fifo_full_state_byte[2]~0 .output_mode = "comb_only";
defparam \comb_3|fifo_full_state_byte[2]~0 .register_cascade_mode = "off";
defparam \comb_3|fifo_full_state_byte[2]~0 .sum_lutc_input = "datac";
defparam \comb_3|fifo_full_state_byte[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N3
maxv_lcell \comb_3|fifo_full_state_byte[1] (
// Equation(s):
// \SYNCHRONIZER|fifo_addr~2  = ((\resetn~combout  & ((\data_in~combout [1]))))
// \comb_3|fifo_full_state_byte [1] = DFFEAS(\SYNCHRONIZER|fifo_addr~2 , GLOBAL(\clk~combout ), VCC, , \comb_3|fifo_full_state_byte[2]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\resetn~combout ),
	.datac(vcc),
	.datad(\data_in~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_3|fifo_full_state_byte[2]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\SYNCHRONIZER|fifo_addr~2 ),
	.regout(\comb_3|fifo_full_state_byte [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_3|fifo_full_state_byte[1] .lut_mask = "cc00";
defparam \comb_3|fifo_full_state_byte[1] .operation_mode = "normal";
defparam \comb_3|fifo_full_state_byte[1] .output_mode = "reg_and_comb";
defparam \comb_3|fifo_full_state_byte[1] .register_cascade_mode = "off";
defparam \comb_3|fifo_full_state_byte[1] .sum_lutc_input = "datac";
defparam \comb_3|fifo_full_state_byte[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N7
maxv_lcell \FIFO_2|wr_ptr[0]~10 (
// Equation(s):
// \FIFO_2|wr_ptr[0]~10_combout  = (\FIFO_2|data_out[7]~10_combout ) # ((!\SYNCHRONIZER|fifo_addr [0] & (!\FIFO_0|wr_ptr[3]~12_combout  & \SYNCHRONIZER|Mux0~1 )))

	.clk(gnd),
	.dataa(\SYNCHRONIZER|fifo_addr [0]),
	.datab(\FIFO_0|wr_ptr[3]~12_combout ),
	.datac(\FIFO_2|data_out[7]~10_combout ),
	.datad(\SYNCHRONIZER|Mux0~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|wr_ptr[0]~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|wr_ptr[0]~10 .lut_mask = "f1f0";
defparam \FIFO_2|wr_ptr[0]~10 .operation_mode = "normal";
defparam \FIFO_2|wr_ptr[0]~10 .output_mode = "comb_only";
defparam \FIFO_2|wr_ptr[0]~10 .register_cascade_mode = "off";
defparam \FIFO_2|wr_ptr[0]~10 .sum_lutc_input = "datac";
defparam \FIFO_2|wr_ptr[0]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N4
maxv_lcell \FIFO_2|Equal2~1 (
// Equation(s):
// \FIFO_2|Equal2~1_combout  = (\FIFO_2|wr_ptr [3] & (\FIFO_2|rd_ptr [3] & (\FIFO_2|wr_ptr [2] $ (!\FIFO_2|rd_ptr [2])))) # (!\FIFO_2|wr_ptr [3] & (!\FIFO_2|rd_ptr [3] & (\FIFO_2|wr_ptr [2] $ (!\FIFO_2|rd_ptr [2]))))

	.clk(gnd),
	.dataa(\FIFO_2|wr_ptr [3]),
	.datab(\FIFO_2|wr_ptr [2]),
	.datac(\FIFO_2|rd_ptr [2]),
	.datad(\FIFO_2|rd_ptr [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|Equal2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|Equal2~1 .lut_mask = "8241";
defparam \FIFO_2|Equal2~1 .operation_mode = "normal";
defparam \FIFO_2|Equal2~1 .output_mode = "comb_only";
defparam \FIFO_2|Equal2~1 .register_cascade_mode = "off";
defparam \FIFO_2|Equal2~1 .sum_lutc_input = "datac";
defparam \FIFO_2|Equal2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N2
maxv_lcell \FIFO_2|Equal2~2 (
// Equation(s):
// \FIFO_2|Equal2~2_combout  = (\FIFO_2|Equal2~1_combout  & (\FIFO_2|Equal2~0_combout  & (\FIFO_2|wr_ptr [4] $ (!\FIFO_2|rd_ptr [4]))))

	.clk(gnd),
	.dataa(\FIFO_2|Equal2~1_combout ),
	.datab(\FIFO_2|wr_ptr [4]),
	.datac(\FIFO_2|rd_ptr [4]),
	.datad(\FIFO_2|Equal2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|Equal2~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|Equal2~2 .lut_mask = "8200";
defparam \FIFO_2|Equal2~2 .operation_mode = "normal";
defparam \FIFO_2|Equal2~2 .output_mode = "comb_only";
defparam \FIFO_2|Equal2~2 .register_cascade_mode = "off";
defparam \FIFO_2|Equal2~2 .sum_lutc_input = "datac";
defparam \FIFO_2|Equal2~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N6
maxv_lcell \SYNCHRONIZER|fifo_2_counter_sft[1]~2 (
// Equation(s):
// \SYNCHRONIZER|fifo_2_counter_sft[1]~2_combout  = ((!\read_enb_2~combout  & (\resetn~combout  & !\FIFO_2|Equal2~2_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\read_enb_2~combout ),
	.datac(\resetn~combout ),
	.datad(\FIFO_2|Equal2~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\SYNCHRONIZER|fifo_2_counter_sft[1]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SYNCHRONIZER|fifo_2_counter_sft[1]~2 .lut_mask = "0030";
defparam \SYNCHRONIZER|fifo_2_counter_sft[1]~2 .operation_mode = "normal";
defparam \SYNCHRONIZER|fifo_2_counter_sft[1]~2 .output_mode = "comb_only";
defparam \SYNCHRONIZER|fifo_2_counter_sft[1]~2 .register_cascade_mode = "off";
defparam \SYNCHRONIZER|fifo_2_counter_sft[1]~2 .sum_lutc_input = "datac";
defparam \SYNCHRONIZER|fifo_2_counter_sft[1]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N5
maxv_lcell \SYNCHRONIZER|fifo_2_counter_sft[1]~11 (
// Equation(s):
// \SYNCHRONIZER|fifo_2_counter_sft[1]~11_combout  = (((!\SYNCHRONIZER|Equal2~0_combout  & \SYNCHRONIZER|fifo_2_counter_sft [4])) # (!\SYNCHRONIZER|fifo_2_counter_sft[1]~2_combout ))

	.clk(gnd),
	.dataa(vcc),
	.datab(\SYNCHRONIZER|Equal2~0_combout ),
	.datac(\SYNCHRONIZER|fifo_2_counter_sft [4]),
	.datad(\SYNCHRONIZER|fifo_2_counter_sft[1]~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\SYNCHRONIZER|fifo_2_counter_sft[1]~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SYNCHRONIZER|fifo_2_counter_sft[1]~11 .lut_mask = "30ff";
defparam \SYNCHRONIZER|fifo_2_counter_sft[1]~11 .operation_mode = "normal";
defparam \SYNCHRONIZER|fifo_2_counter_sft[1]~11 .output_mode = "comb_only";
defparam \SYNCHRONIZER|fifo_2_counter_sft[1]~11 .register_cascade_mode = "off";
defparam \SYNCHRONIZER|fifo_2_counter_sft[1]~11 .sum_lutc_input = "datac";
defparam \SYNCHRONIZER|fifo_2_counter_sft[1]~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N7
maxv_lcell \SYNCHRONIZER|Equal2~0 (
// Equation(s):
// \SYNCHRONIZER|Equal2~0_combout  = (((\SYNCHRONIZER|fifo_2_counter_sft [0]) # (!\SYNCHRONIZER|fifo_2_counter_sft [1])) # (!\SYNCHRONIZER|fifo_2_counter_sft [2])) # (!\SYNCHRONIZER|fifo_2_counter_sft [3])

	.clk(gnd),
	.dataa(\SYNCHRONIZER|fifo_2_counter_sft [3]),
	.datab(\SYNCHRONIZER|fifo_2_counter_sft [2]),
	.datac(\SYNCHRONIZER|fifo_2_counter_sft [0]),
	.datad(\SYNCHRONIZER|fifo_2_counter_sft [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\SYNCHRONIZER|Equal2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SYNCHRONIZER|Equal2~0 .lut_mask = "f7ff";
defparam \SYNCHRONIZER|Equal2~0 .operation_mode = "normal";
defparam \SYNCHRONIZER|Equal2~0 .output_mode = "comb_only";
defparam \SYNCHRONIZER|Equal2~0 .register_cascade_mode = "off";
defparam \SYNCHRONIZER|Equal2~0 .sum_lutc_input = "datac";
defparam \SYNCHRONIZER|Equal2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N9
maxv_lcell \SYNCHRONIZER|soft_reset_2 (
// Equation(s):
// \SYNCHRONIZER|soft_reset_2~regout  = DFFEAS((\SYNCHRONIZER|fifo_2_counter_sft[1]~2_combout  & (!\SYNCHRONIZER|Equal2~0_combout  & ((\SYNCHRONIZER|fifo_2_counter_sft [4])))) # (!\SYNCHRONIZER|fifo_2_counter_sft[1]~2_combout  & 
// (((\SYNCHRONIZER|soft_reset_2~regout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\SYNCHRONIZER|Equal2~0_combout ),
	.datab(\SYNCHRONIZER|soft_reset_2~regout ),
	.datac(\SYNCHRONIZER|fifo_2_counter_sft[1]~2_combout ),
	.datad(\SYNCHRONIZER|fifo_2_counter_sft [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SYNCHRONIZER|soft_reset_2~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SYNCHRONIZER|soft_reset_2 .lut_mask = "5c0c";
defparam \SYNCHRONIZER|soft_reset_2 .operation_mode = "normal";
defparam \SYNCHRONIZER|soft_reset_2 .output_mode = "reg_only";
defparam \SYNCHRONIZER|soft_reset_2 .register_cascade_mode = "off";
defparam \SYNCHRONIZER|soft_reset_2 .sum_lutc_input = "datac";
defparam \SYNCHRONIZER|soft_reset_2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N2
maxv_lcell \FSM|present_state~13 (
// Equation(s):
// \FSM|present_state~13_combout  = (\resetn~combout  & (!\SYNCHRONIZER|soft_reset_0~regout  & (!\SYNCHRONIZER|soft_reset_2~regout  & !\SYNCHRONIZER|soft_reset_1~regout )))

	.clk(gnd),
	.dataa(\resetn~combout ),
	.datab(\SYNCHRONIZER|soft_reset_0~regout ),
	.datac(\SYNCHRONIZER|soft_reset_2~regout ),
	.datad(\SYNCHRONIZER|soft_reset_1~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|present_state~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FSM|present_state~13 .lut_mask = "0002";
defparam \FSM|present_state~13 .operation_mode = "normal";
defparam \FSM|present_state~13 .output_mode = "comb_only";
defparam \FSM|present_state~13 .register_cascade_mode = "off";
defparam \FSM|present_state~13 .sum_lutc_input = "datac";
defparam \FSM|present_state~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N7
maxv_lcell \FSM|present_state.LOAD_PARITY (
// Equation(s):
// \FSM|present_state.LOAD_PARITY~regout  = DFFEAS(((\FSM|present_state~13_combout  & (!\pkt_valid~combout  & \comb_3|always6~0_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\FSM|present_state~13_combout ),
	.datac(\pkt_valid~combout ),
	.datad(\comb_3|always6~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FSM|present_state.LOAD_PARITY~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FSM|present_state.LOAD_PARITY .lut_mask = "0c00";
defparam \FSM|present_state.LOAD_PARITY .operation_mode = "normal";
defparam \FSM|present_state.LOAD_PARITY .output_mode = "reg_only";
defparam \FSM|present_state.LOAD_PARITY .register_cascade_mode = "off";
defparam \FSM|present_state.LOAD_PARITY .sum_lutc_input = "datac";
defparam \FSM|present_state.LOAD_PARITY .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N5
maxv_lcell \FIFO_0|wr_ptr[3]~12 (
// Equation(s):
// \FIFO_0|wr_ptr[3]~12_combout  = ((!\FSM|present_state.LOAD_PARITY~regout  & (!\FSM|present_state.LOAD_DATA~regout  & !\FSM|present_state.LOAD_AFTER_FULL~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\FSM|present_state.LOAD_PARITY~regout ),
	.datac(\FSM|present_state.LOAD_DATA~regout ),
	.datad(\FSM|present_state.LOAD_AFTER_FULL~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|wr_ptr[3]~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|wr_ptr[3]~12 .lut_mask = "0003";
defparam \FIFO_0|wr_ptr[3]~12 .operation_mode = "normal";
defparam \FIFO_0|wr_ptr[3]~12 .output_mode = "comb_only";
defparam \FIFO_0|wr_ptr[3]~12 .register_cascade_mode = "off";
defparam \FIFO_0|wr_ptr[3]~12 .sum_lutc_input = "datac";
defparam \FIFO_0|wr_ptr[3]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N9
maxv_lcell \FIFO_0|wr_ptr[3]~13 (
// Equation(s):
// \FIFO_0|wr_ptr[3]~13_combout  = ((\SYNCHRONIZER|soft_reset_0~regout ) # ((!\FIFO_0|wr_ptr[3]~12_combout  & \SYNCHRONIZER|Mux0~0 ))) # (!\resetn~combout )

	.clk(gnd),
	.dataa(\FIFO_0|wr_ptr[3]~12_combout ),
	.datab(\resetn~combout ),
	.datac(\SYNCHRONIZER|Mux0~0 ),
	.datad(\SYNCHRONIZER|soft_reset_0~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|wr_ptr[3]~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|wr_ptr[3]~13 .lut_mask = "ff73";
defparam \FIFO_0|wr_ptr[3]~13 .operation_mode = "normal";
defparam \FIFO_0|wr_ptr[3]~13 .output_mode = "comb_only";
defparam \FIFO_0|wr_ptr[3]~13 .register_cascade_mode = "off";
defparam \FIFO_0|wr_ptr[3]~13 .sum_lutc_input = "datac";
defparam \FIFO_0|wr_ptr[3]~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N5
maxv_lcell \FIFO_0|data_out[7]~9 (
// Equation(s):
// \FIFO_0|data_out[7]~9_combout  = (\FIFO_0|data_out[7]~8_combout ) # ((\read_enb_0~combout  & ((\FIFO_0|Equal2~5_combout ) # (!\FIFO_0|Equal2~4_combout ))))

	.clk(gnd),
	.dataa(\read_enb_0~combout ),
	.datab(\FIFO_0|Equal2~5_combout ),
	.datac(\FIFO_0|Equal2~4_combout ),
	.datad(\FIFO_0|data_out[7]~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|data_out[7]~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|data_out[7]~9 .lut_mask = "ff8a";
defparam \FIFO_0|data_out[7]~9 .operation_mode = "normal";
defparam \FIFO_0|data_out[7]~9 .output_mode = "comb_only";
defparam \FIFO_0|data_out[7]~9 .register_cascade_mode = "off";
defparam \FIFO_0|data_out[7]~9 .sum_lutc_input = "datac";
defparam \FIFO_0|data_out[7]~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N0
maxv_lcell \FIFO_0|rd_ptr[0] (
// Equation(s):
// \FIFO_0|rd_ptr [0] = DFFEAS(((!\FIFO_0|rd_ptr [0])), GLOBAL(\clk~combout ), VCC, , \FIFO_0|data_out[7]~9_combout , , , \FIFO_0|data_out[7]~8_combout , )
// \FIFO_0|rd_ptr[0]~7  = CARRY(((\FIFO_0|rd_ptr [0])))
// \FIFO_0|rd_ptr[0]~7COUT1_11  = CARRY(((\FIFO_0|rd_ptr [0])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\FIFO_0|rd_ptr [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\FIFO_0|data_out[7]~8_combout ),
	.sload(gnd),
	.ena(\FIFO_0|data_out[7]~9_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_0|rd_ptr [0]),
	.cout(),
	.cout0(\FIFO_0|rd_ptr[0]~7 ),
	.cout1(\FIFO_0|rd_ptr[0]~7COUT1_11 ));
// synopsys translate_off
defparam \FIFO_0|rd_ptr[0] .lut_mask = "33cc";
defparam \FIFO_0|rd_ptr[0] .operation_mode = "arithmetic";
defparam \FIFO_0|rd_ptr[0] .output_mode = "reg_only";
defparam \FIFO_0|rd_ptr[0] .register_cascade_mode = "off";
defparam \FIFO_0|rd_ptr[0] .sum_lutc_input = "datac";
defparam \FIFO_0|rd_ptr[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y7_N1
maxv_lcell \FIFO_0|rd_ptr[1] (
// Equation(s):
// \FIFO_0|rd_ptr [1] = DFFEAS((\FIFO_0|rd_ptr [1] $ ((\FIFO_0|rd_ptr[0]~7 ))), GLOBAL(\clk~combout ), VCC, , \FIFO_0|data_out[7]~9_combout , , , \FIFO_0|data_out[7]~8_combout , )
// \FIFO_0|rd_ptr[1]~5  = CARRY(((!\FIFO_0|rd_ptr[0]~7 ) # (!\FIFO_0|rd_ptr [1])))
// \FIFO_0|rd_ptr[1]~5COUT1_12  = CARRY(((!\FIFO_0|rd_ptr[0]~7COUT1_11 ) # (!\FIFO_0|rd_ptr [1])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\FIFO_0|rd_ptr [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\FIFO_0|data_out[7]~8_combout ),
	.sload(gnd),
	.ena(\FIFO_0|data_out[7]~9_combout ),
	.cin(gnd),
	.cin0(\FIFO_0|rd_ptr[0]~7 ),
	.cin1(\FIFO_0|rd_ptr[0]~7COUT1_11 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_0|rd_ptr [1]),
	.cout(),
	.cout0(\FIFO_0|rd_ptr[1]~5 ),
	.cout1(\FIFO_0|rd_ptr[1]~5COUT1_12 ));
// synopsys translate_off
defparam \FIFO_0|rd_ptr[1] .cin0_used = "true";
defparam \FIFO_0|rd_ptr[1] .cin1_used = "true";
defparam \FIFO_0|rd_ptr[1] .lut_mask = "3c3f";
defparam \FIFO_0|rd_ptr[1] .operation_mode = "arithmetic";
defparam \FIFO_0|rd_ptr[1] .output_mode = "reg_only";
defparam \FIFO_0|rd_ptr[1] .register_cascade_mode = "off";
defparam \FIFO_0|rd_ptr[1] .sum_lutc_input = "cin";
defparam \FIFO_0|rd_ptr[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y7_N7
maxv_lcell \FIFO_0|Equal2~3 (
// Equation(s):
// \FIFO_0|Equal2~3_combout  = (\FIFO_0|rd_ptr [0] $ ((\FIFO_0|wr_ptr [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\FIFO_0|rd_ptr [0]),
	.datac(\FIFO_0|wr_ptr [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|Equal2~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|Equal2~3 .lut_mask = "3c3c";
defparam \FIFO_0|Equal2~3 .operation_mode = "normal";
defparam \FIFO_0|Equal2~3 .output_mode = "comb_only";
defparam \FIFO_0|Equal2~3 .register_cascade_mode = "off";
defparam \FIFO_0|Equal2~3 .sum_lutc_input = "datac";
defparam \FIFO_0|Equal2~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N2
maxv_lcell \FIFO_0|rd_ptr[2] (
// Equation(s):
// \FIFO_0|rd_ptr [2] = DFFEAS((\FIFO_0|rd_ptr [2] $ ((!\FIFO_0|rd_ptr[1]~5 ))), GLOBAL(\clk~combout ), VCC, , \FIFO_0|data_out[7]~9_combout , , , \FIFO_0|data_out[7]~8_combout , )
// \FIFO_0|rd_ptr[2]~1  = CARRY(((\FIFO_0|rd_ptr [2] & !\FIFO_0|rd_ptr[1]~5 )))
// \FIFO_0|rd_ptr[2]~1COUT1_13  = CARRY(((\FIFO_0|rd_ptr [2] & !\FIFO_0|rd_ptr[1]~5COUT1_12 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\FIFO_0|rd_ptr [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\FIFO_0|data_out[7]~8_combout ),
	.sload(gnd),
	.ena(\FIFO_0|data_out[7]~9_combout ),
	.cin(gnd),
	.cin0(\FIFO_0|rd_ptr[1]~5 ),
	.cin1(\FIFO_0|rd_ptr[1]~5COUT1_12 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_0|rd_ptr [2]),
	.cout(),
	.cout0(\FIFO_0|rd_ptr[2]~1 ),
	.cout1(\FIFO_0|rd_ptr[2]~1COUT1_13 ));
// synopsys translate_off
defparam \FIFO_0|rd_ptr[2] .cin0_used = "true";
defparam \FIFO_0|rd_ptr[2] .cin1_used = "true";
defparam \FIFO_0|rd_ptr[2] .lut_mask = "c30c";
defparam \FIFO_0|rd_ptr[2] .operation_mode = "arithmetic";
defparam \FIFO_0|rd_ptr[2] .output_mode = "reg_only";
defparam \FIFO_0|rd_ptr[2] .register_cascade_mode = "off";
defparam \FIFO_0|rd_ptr[2] .sum_lutc_input = "cin";
defparam \FIFO_0|rd_ptr[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y7_N3
maxv_lcell \FIFO_0|rd_ptr[3] (
// Equation(s):
// \FIFO_0|rd_ptr [3] = DFFEAS(\FIFO_0|rd_ptr [3] $ ((((\FIFO_0|rd_ptr[2]~1 )))), GLOBAL(\clk~combout ), VCC, , \FIFO_0|data_out[7]~9_combout , , , \FIFO_0|data_out[7]~8_combout , )
// \FIFO_0|rd_ptr[3]~3  = CARRY(((!\FIFO_0|rd_ptr[2]~1 )) # (!\FIFO_0|rd_ptr [3]))
// \FIFO_0|rd_ptr[3]~3COUT1_14  = CARRY(((!\FIFO_0|rd_ptr[2]~1COUT1_13 )) # (!\FIFO_0|rd_ptr [3]))

	.clk(\clk~combout ),
	.dataa(\FIFO_0|rd_ptr [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\FIFO_0|data_out[7]~8_combout ),
	.sload(gnd),
	.ena(\FIFO_0|data_out[7]~9_combout ),
	.cin(gnd),
	.cin0(\FIFO_0|rd_ptr[2]~1 ),
	.cin1(\FIFO_0|rd_ptr[2]~1COUT1_13 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_0|rd_ptr [3]),
	.cout(),
	.cout0(\FIFO_0|rd_ptr[3]~3 ),
	.cout1(\FIFO_0|rd_ptr[3]~3COUT1_14 ));
// synopsys translate_off
defparam \FIFO_0|rd_ptr[3] .cin0_used = "true";
defparam \FIFO_0|rd_ptr[3] .cin1_used = "true";
defparam \FIFO_0|rd_ptr[3] .lut_mask = "5a5f";
defparam \FIFO_0|rd_ptr[3] .operation_mode = "arithmetic";
defparam \FIFO_0|rd_ptr[3] .output_mode = "reg_only";
defparam \FIFO_0|rd_ptr[3] .register_cascade_mode = "off";
defparam \FIFO_0|rd_ptr[3] .sum_lutc_input = "cin";
defparam \FIFO_0|rd_ptr[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y7_N9
maxv_lcell \FIFO_0|Equal2~2 (
// Equation(s):
// \FIFO_0|Equal2~2_combout  = (\FIFO_0|rd_ptr [3] & (\FIFO_0|wr_ptr [3] & (\FIFO_0|wr_ptr [2] $ (!\FIFO_0|rd_ptr [2])))) # (!\FIFO_0|rd_ptr [3] & (!\FIFO_0|wr_ptr [3] & (\FIFO_0|wr_ptr [2] $ (!\FIFO_0|rd_ptr [2]))))

	.clk(gnd),
	.dataa(\FIFO_0|rd_ptr [3]),
	.datab(\FIFO_0|wr_ptr [2]),
	.datac(\FIFO_0|wr_ptr [3]),
	.datad(\FIFO_0|rd_ptr [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|Equal2~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|Equal2~2 .lut_mask = "8421";
defparam \FIFO_0|Equal2~2 .operation_mode = "normal";
defparam \FIFO_0|Equal2~2 .output_mode = "comb_only";
defparam \FIFO_0|Equal2~2 .register_cascade_mode = "off";
defparam \FIFO_0|Equal2~2 .sum_lutc_input = "datac";
defparam \FIFO_0|Equal2~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N5
maxv_lcell \FIFO_0|Equal2~4 (
// Equation(s):
// \FIFO_0|Equal2~4_combout  = (!\FIFO_0|Equal2~3_combout  & (\FIFO_0|Equal2~2_combout  & (\FIFO_0|wr_ptr [1] $ (!\FIFO_0|rd_ptr [1]))))

	.clk(gnd),
	.dataa(\FIFO_0|wr_ptr [1]),
	.datab(\FIFO_0|rd_ptr [1]),
	.datac(\FIFO_0|Equal2~3_combout ),
	.datad(\FIFO_0|Equal2~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|Equal2~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|Equal2~4 .lut_mask = "0900";
defparam \FIFO_0|Equal2~4 .operation_mode = "normal";
defparam \FIFO_0|Equal2~4 .output_mode = "comb_only";
defparam \FIFO_0|Equal2~4 .register_cascade_mode = "off";
defparam \FIFO_0|Equal2~4 .sum_lutc_input = "datac";
defparam \FIFO_0|Equal2~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N2
maxv_lcell \SYNCHRONIZER|fifo_0_counter_sft[0]~2 (
// Equation(s):
// \SYNCHRONIZER|fifo_0_counter_sft[0]~2_combout  = (!\read_enb_0~combout  & (\resetn~combout  & ((\FIFO_0|Equal2~5_combout ) # (!\FIFO_0|Equal2~4_combout ))))

	.clk(gnd),
	.dataa(\read_enb_0~combout ),
	.datab(\resetn~combout ),
	.datac(\FIFO_0|Equal2~4_combout ),
	.datad(\FIFO_0|Equal2~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\SYNCHRONIZER|fifo_0_counter_sft[0]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SYNCHRONIZER|fifo_0_counter_sft[0]~2 .lut_mask = "4404";
defparam \SYNCHRONIZER|fifo_0_counter_sft[0]~2 .operation_mode = "normal";
defparam \SYNCHRONIZER|fifo_0_counter_sft[0]~2 .output_mode = "comb_only";
defparam \SYNCHRONIZER|fifo_0_counter_sft[0]~2 .register_cascade_mode = "off";
defparam \SYNCHRONIZER|fifo_0_counter_sft[0]~2 .sum_lutc_input = "datac";
defparam \SYNCHRONIZER|fifo_0_counter_sft[0]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N6
maxv_lcell \SYNCHRONIZER|fifo_0_counter_sft[0]~11 (
// Equation(s):
// \SYNCHRONIZER|fifo_0_counter_sft[0]~11_combout  = (((!\SYNCHRONIZER|Equal0~0_combout  & \SYNCHRONIZER|fifo_0_counter_sft [4])) # (!\SYNCHRONIZER|fifo_0_counter_sft[0]~2_combout ))

	.clk(gnd),
	.dataa(\SYNCHRONIZER|Equal0~0_combout ),
	.datab(vcc),
	.datac(\SYNCHRONIZER|fifo_0_counter_sft [4]),
	.datad(\SYNCHRONIZER|fifo_0_counter_sft[0]~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\SYNCHRONIZER|fifo_0_counter_sft[0]~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SYNCHRONIZER|fifo_0_counter_sft[0]~11 .lut_mask = "50ff";
defparam \SYNCHRONIZER|fifo_0_counter_sft[0]~11 .operation_mode = "normal";
defparam \SYNCHRONIZER|fifo_0_counter_sft[0]~11 .output_mode = "comb_only";
defparam \SYNCHRONIZER|fifo_0_counter_sft[0]~11 .register_cascade_mode = "off";
defparam \SYNCHRONIZER|fifo_0_counter_sft[0]~11 .sum_lutc_input = "datac";
defparam \SYNCHRONIZER|fifo_0_counter_sft[0]~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N5
maxv_lcell \SYNCHRONIZER|Equal0~0 (
// Equation(s):
// \SYNCHRONIZER|Equal0~0_combout  = (((\SYNCHRONIZER|fifo_0_counter_sft [0]) # (!\SYNCHRONIZER|fifo_0_counter_sft [2])) # (!\SYNCHRONIZER|fifo_0_counter_sft [1])) # (!\SYNCHRONIZER|fifo_0_counter_sft [3])

	.clk(gnd),
	.dataa(\SYNCHRONIZER|fifo_0_counter_sft [3]),
	.datab(\SYNCHRONIZER|fifo_0_counter_sft [1]),
	.datac(\SYNCHRONIZER|fifo_0_counter_sft [0]),
	.datad(\SYNCHRONIZER|fifo_0_counter_sft [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\SYNCHRONIZER|Equal0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SYNCHRONIZER|Equal0~0 .lut_mask = "f7ff";
defparam \SYNCHRONIZER|Equal0~0 .operation_mode = "normal";
defparam \SYNCHRONIZER|Equal0~0 .output_mode = "comb_only";
defparam \SYNCHRONIZER|Equal0~0 .register_cascade_mode = "off";
defparam \SYNCHRONIZER|Equal0~0 .sum_lutc_input = "datac";
defparam \SYNCHRONIZER|Equal0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N7
maxv_lcell \SYNCHRONIZER|soft_reset_0 (
// Equation(s):
// \SYNCHRONIZER|soft_reset_0~regout  = DFFEAS((\SYNCHRONIZER|fifo_0_counter_sft[0]~2_combout  & (!\SYNCHRONIZER|Equal0~0_combout  & ((\SYNCHRONIZER|fifo_0_counter_sft [4])))) # (!\SYNCHRONIZER|fifo_0_counter_sft[0]~2_combout  & 
// (((\SYNCHRONIZER|soft_reset_0~regout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\SYNCHRONIZER|Equal0~0_combout ),
	.datab(\SYNCHRONIZER|soft_reset_0~regout ),
	.datac(\SYNCHRONIZER|fifo_0_counter_sft [4]),
	.datad(\SYNCHRONIZER|fifo_0_counter_sft[0]~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\SYNCHRONIZER|soft_reset_0~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \SYNCHRONIZER|soft_reset_0 .lut_mask = "50cc";
defparam \SYNCHRONIZER|soft_reset_0 .operation_mode = "normal";
defparam \SYNCHRONIZER|soft_reset_0 .output_mode = "reg_only";
defparam \SYNCHRONIZER|soft_reset_0 .register_cascade_mode = "off";
defparam \SYNCHRONIZER|soft_reset_0 .sum_lutc_input = "datac";
defparam \SYNCHRONIZER|soft_reset_0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N5
maxv_lcell \FIFO_0|data_out[7]~8 (
// Equation(s):
// \FIFO_0|data_out[7]~8_combout  = (((\SYNCHRONIZER|soft_reset_0~regout )) # (!\resetn~combout ))

	.clk(gnd),
	.dataa(vcc),
	.datab(\resetn~combout ),
	.datac(vcc),
	.datad(\SYNCHRONIZER|soft_reset_0~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|data_out[7]~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|data_out[7]~8 .lut_mask = "ff33";
defparam \FIFO_0|data_out[7]~8 .operation_mode = "normal";
defparam \FIFO_0|data_out[7]~8 .output_mode = "comb_only";
defparam \FIFO_0|data_out[7]~8 .register_cascade_mode = "off";
defparam \FIFO_0|data_out[7]~8 .sum_lutc_input = "datac";
defparam \FIFO_0|data_out[7]~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N4
maxv_lcell \FIFO_0|rd_ptr[4] (
// Equation(s):
// \FIFO_0|rd_ptr [4] = DFFEAS(((\FIFO_0|rd_ptr[3]~3  $ (!\FIFO_0|rd_ptr [4]))), GLOBAL(\clk~combout ), VCC, , \FIFO_0|data_out[7]~9_combout , , , \FIFO_0|data_out[7]~8_combout , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_0|rd_ptr [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\FIFO_0|data_out[7]~8_combout ),
	.sload(gnd),
	.ena(\FIFO_0|data_out[7]~9_combout ),
	.cin(gnd),
	.cin0(\FIFO_0|rd_ptr[3]~3 ),
	.cin1(\FIFO_0|rd_ptr[3]~3COUT1_14 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_0|rd_ptr [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|rd_ptr[4] .cin0_used = "true";
defparam \FIFO_0|rd_ptr[4] .cin1_used = "true";
defparam \FIFO_0|rd_ptr[4] .lut_mask = "f00f";
defparam \FIFO_0|rd_ptr[4] .operation_mode = "normal";
defparam \FIFO_0|rd_ptr[4] .output_mode = "reg_only";
defparam \FIFO_0|rd_ptr[4] .register_cascade_mode = "off";
defparam \FIFO_0|rd_ptr[4] .sum_lutc_input = "cin";
defparam \FIFO_0|rd_ptr[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N5
maxv_lcell \FIFO_0|Equal2~6 (
// Equation(s):
// \FIFO_0|Equal2~6_combout  = ((\FIFO_0|Equal2~4_combout  & (\FIFO_0|rd_ptr [4] $ (!\FIFO_0|wr_ptr [4]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\FIFO_0|rd_ptr [4]),
	.datac(\FIFO_0|wr_ptr [4]),
	.datad(\FIFO_0|Equal2~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|Equal2~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|Equal2~6 .lut_mask = "c300";
defparam \FIFO_0|Equal2~6 .operation_mode = "normal";
defparam \FIFO_0|Equal2~6 .output_mode = "comb_only";
defparam \FIFO_0|Equal2~6 .register_cascade_mode = "off";
defparam \FIFO_0|Equal2~6 .sum_lutc_input = "datac";
defparam \FIFO_0|Equal2~6 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_49,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \data_in[3]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\data_in~combout [3]),
	.padio(data_in[3]));
// synopsys translate_off
defparam \data_in[3]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X8_Y4_N9
maxv_lcell \comb_3|fifo_full_state_byte[3] (
// Equation(s):
// \comb_3|header_byte~2  = ((\resetn~combout  & ((\data_in~combout [3]))))
// \comb_3|fifo_full_state_byte [3] = DFFEAS(\comb_3|header_byte~2 , GLOBAL(\clk~combout ), VCC, , \comb_3|fifo_full_state_byte[2]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\resetn~combout ),
	.datac(vcc),
	.datad(\data_in~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_3|fifo_full_state_byte[2]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_3|header_byte~2 ),
	.regout(\comb_3|fifo_full_state_byte [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_3|fifo_full_state_byte[3] .lut_mask = "cc00";
defparam \comb_3|fifo_full_state_byte[3] .operation_mode = "normal";
defparam \comb_3|fifo_full_state_byte[3] .output_mode = "reg_and_comb";
defparam \comb_3|fifo_full_state_byte[3] .register_cascade_mode = "off";
defparam \comb_3|fifo_full_state_byte[3] .sum_lutc_input = "datac";
defparam \comb_3|fifo_full_state_byte[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N9
maxv_lcell \comb_3|header_byte[4]~0 (
// Equation(s):
// \comb_3|header_byte[4]~0_combout  = ((\data_in~combout [0] & ((\data_in~combout [1]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\data_in~combout [0]),
	.datac(vcc),
	.datad(\data_in~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_3|header_byte[4]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_3|header_byte[4]~0 .lut_mask = "cc00";
defparam \comb_3|header_byte[4]~0 .operation_mode = "normal";
defparam \comb_3|header_byte[4]~0 .output_mode = "comb_only";
defparam \comb_3|header_byte[4]~0 .register_cascade_mode = "off";
defparam \comb_3|header_byte[4]~0 .sum_lutc_input = "datac";
defparam \comb_3|header_byte[4]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N1
maxv_lcell \comb_3|header_byte[4]~1 (
// Equation(s):
// \comb_3|header_byte[4]~1_combout  = ((!\comb_3|header_byte[4]~0_combout  & (\pkt_valid~combout  & !\FSM|present_state.DECODE_ADDRESS~regout ))) # (!\resetn~combout )

	.clk(gnd),
	.dataa(\resetn~combout ),
	.datab(\comb_3|header_byte[4]~0_combout ),
	.datac(\pkt_valid~combout ),
	.datad(\FSM|present_state.DECODE_ADDRESS~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_3|header_byte[4]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_3|header_byte[4]~1 .lut_mask = "5575";
defparam \comb_3|header_byte[4]~1 .operation_mode = "normal";
defparam \comb_3|header_byte[4]~1 .output_mode = "comb_only";
defparam \comb_3|header_byte[4]~1 .register_cascade_mode = "off";
defparam \comb_3|header_byte[4]~1 .sum_lutc_input = "datac";
defparam \comb_3|header_byte[4]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N0
maxv_lcell \comb_3|header_byte[3] (
// Equation(s):
// \comb_3|internal_parity~19  = (\FSM|present_state.LOAD_FIRST_DATA~regout  & ((\pkt_valid~combout  & (E1_header_byte[3])) # (!\pkt_valid~combout  & ((\data_in~combout [3]))))) # (!\FSM|present_state.LOAD_FIRST_DATA~regout  & (((\data_in~combout [3]))))
// \comb_3|header_byte [3] = DFFEAS(\comb_3|internal_parity~19 , GLOBAL(\clk~combout ), VCC, , \comb_3|header_byte[4]~1_combout , \comb_3|header_byte~2 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\FSM|present_state.LOAD_FIRST_DATA~regout ),
	.datab(\pkt_valid~combout ),
	.datac(\comb_3|header_byte~2 ),
	.datad(\data_in~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_3|header_byte[4]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_3|internal_parity~19 ),
	.regout(\comb_3|header_byte [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_3|header_byte[3] .lut_mask = "f780";
defparam \comb_3|header_byte[3] .operation_mode = "normal";
defparam \comb_3|header_byte[3] .output_mode = "reg_and_comb";
defparam \comb_3|header_byte[3] .register_cascade_mode = "off";
defparam \comb_3|header_byte[3] .sum_lutc_input = "qfbk";
defparam \comb_3|header_byte[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y4_N9
maxv_lcell \comb_3|internal_parity[2]~17 (
// Equation(s):
// \comb_3|internal_parity[2]~17_combout  = (\SYNCHRONIZER|fifo_addr[1]~1_combout ) # ((\pkt_valid~combout  & ((\FSM|present_state.LOAD_FIRST_DATA~regout ) # (\comb_3|always6~0_combout ))))

	.clk(gnd),
	.dataa(\FSM|present_state.LOAD_FIRST_DATA~regout ),
	.datab(\pkt_valid~combout ),
	.datac(\comb_3|always6~0_combout ),
	.datad(\SYNCHRONIZER|fifo_addr[1]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_3|internal_parity[2]~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_3|internal_parity[2]~17 .lut_mask = "ffc8";
defparam \comb_3|internal_parity[2]~17 .operation_mode = "normal";
defparam \comb_3|internal_parity[2]~17 .output_mode = "comb_only";
defparam \comb_3|internal_parity[2]~17 .register_cascade_mode = "off";
defparam \comb_3|internal_parity[2]~17 .sum_lutc_input = "datac";
defparam \comb_3|internal_parity[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N1
maxv_lcell \comb_3|internal_parity[3] (
// Equation(s):
// \comb_3|internal_parity [3] = DFFEAS((\resetn~combout  & (\FSM|present_state.DECODE_ADDRESS~regout  & (\comb_3|internal_parity [3] $ (\comb_3|internal_parity~19 )))), GLOBAL(\clk~combout ), VCC, , \comb_3|internal_parity[2]~17_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\resetn~combout ),
	.datab(\comb_3|internal_parity [3]),
	.datac(\comb_3|internal_parity~19 ),
	.datad(\FSM|present_state.DECODE_ADDRESS~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_3|internal_parity[2]~17_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\comb_3|internal_parity [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_3|internal_parity[3] .lut_mask = "2800";
defparam \comb_3|internal_parity[3] .operation_mode = "normal";
defparam \comb_3|internal_parity[3] .output_mode = "reg_only";
defparam \comb_3|internal_parity[3] .register_cascade_mode = "off";
defparam \comb_3|internal_parity[3] .sum_lutc_input = "datac";
defparam \comb_3|internal_parity[3] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_52,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \data_in[2]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\data_in~combout [2]),
	.padio(data_in[2]));
// synopsys translate_off
defparam \data_in[2]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X7_Y5_N1
maxv_lcell \comb_3|packet_parity[7]~1 (
// Equation(s):
// \comb_3|packet_parity[7]~1_combout  = (\comb_3|always6~1_combout ) # ((\SYNCHRONIZER|fifo_addr[1]~1_combout ) # ((\comb_3|always6~0_combout  & !\pkt_valid~combout )))

	.clk(gnd),
	.dataa(\comb_3|always6~1_combout ),
	.datab(\SYNCHRONIZER|fifo_addr[1]~1_combout ),
	.datac(\comb_3|always6~0_combout ),
	.datad(\pkt_valid~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_3|packet_parity[7]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_3|packet_parity[7]~1 .lut_mask = "eefe";
defparam \comb_3|packet_parity[7]~1 .operation_mode = "normal";
defparam \comb_3|packet_parity[7]~1 .output_mode = "comb_only";
defparam \comb_3|packet_parity[7]~1 .register_cascade_mode = "off";
defparam \comb_3|packet_parity[7]~1 .sum_lutc_input = "datac";
defparam \comb_3|packet_parity[7]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N9
maxv_lcell \comb_3|packet_parity[2] (
// Equation(s):
// \comb_3|packet_parity [2] = DFFEAS(((\data_in~combout [2] & (\FSM|present_state.DECODE_ADDRESS~regout  & \resetn~combout ))), GLOBAL(\clk~combout ), VCC, , \comb_3|packet_parity[7]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\data_in~combout [2]),
	.datac(\FSM|present_state.DECODE_ADDRESS~regout ),
	.datad(\resetn~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_3|packet_parity[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\comb_3|packet_parity [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_3|packet_parity[2] .lut_mask = "c000";
defparam \comb_3|packet_parity[2] .operation_mode = "normal";
defparam \comb_3|packet_parity[2] .output_mode = "reg_only";
defparam \comb_3|packet_parity[2] .register_cascade_mode = "off";
defparam \comb_3|packet_parity[2] .sum_lutc_input = "datac";
defparam \comb_3|packet_parity[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N7
maxv_lcell \comb_3|fifo_full_state_byte[2] (
// Equation(s):
// \comb_3|header_byte~3  = ((\resetn~combout  & ((\data_in~combout [2]))))
// \comb_3|fifo_full_state_byte [2] = DFFEAS(\comb_3|header_byte~3 , GLOBAL(\clk~combout ), VCC, , \comb_3|fifo_full_state_byte[2]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\resetn~combout ),
	.datac(vcc),
	.datad(\data_in~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_3|fifo_full_state_byte[2]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_3|header_byte~3 ),
	.regout(\comb_3|fifo_full_state_byte [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_3|fifo_full_state_byte[2] .lut_mask = "cc00";
defparam \comb_3|fifo_full_state_byte[2] .operation_mode = "normal";
defparam \comb_3|fifo_full_state_byte[2] .output_mode = "reg_and_comb";
defparam \comb_3|fifo_full_state_byte[2] .register_cascade_mode = "off";
defparam \comb_3|fifo_full_state_byte[2] .sum_lutc_input = "datac";
defparam \comb_3|fifo_full_state_byte[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N6
maxv_lcell \comb_3|header_byte[2] (
// Equation(s):
// \comb_3|internal_parity~20  = (\FSM|present_state.LOAD_FIRST_DATA~regout  & ((\pkt_valid~combout  & (E1_header_byte[2])) # (!\pkt_valid~combout  & ((\data_in~combout [2]))))) # (!\FSM|present_state.LOAD_FIRST_DATA~regout  & (((\data_in~combout [2]))))
// \comb_3|header_byte [2] = DFFEAS(\comb_3|internal_parity~20 , GLOBAL(\clk~combout ), VCC, , \comb_3|header_byte[4]~1_combout , \comb_3|header_byte~3 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\FSM|present_state.LOAD_FIRST_DATA~regout ),
	.datab(\pkt_valid~combout ),
	.datac(\comb_3|header_byte~3 ),
	.datad(\data_in~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_3|header_byte[4]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_3|internal_parity~20 ),
	.regout(\comb_3|header_byte [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_3|header_byte[2] .lut_mask = "f780";
defparam \comb_3|header_byte[2] .operation_mode = "normal";
defparam \comb_3|header_byte[2] .output_mode = "reg_and_comb";
defparam \comb_3|header_byte[2] .register_cascade_mode = "off";
defparam \comb_3|header_byte[2] .sum_lutc_input = "qfbk";
defparam \comb_3|header_byte[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y4_N7
maxv_lcell \comb_3|internal_parity[2] (
// Equation(s):
// \comb_3|internal_parity [2] = DFFEAS((\resetn~combout  & (\FSM|present_state.DECODE_ADDRESS~regout  & (\comb_3|internal_parity~20  $ (\comb_3|internal_parity [2])))), GLOBAL(\clk~combout ), VCC, , \comb_3|internal_parity[2]~17_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\comb_3|internal_parity~20 ),
	.datab(\comb_3|internal_parity [2]),
	.datac(\resetn~combout ),
	.datad(\FSM|present_state.DECODE_ADDRESS~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_3|internal_parity[2]~17_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\comb_3|internal_parity [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_3|internal_parity[2] .lut_mask = "6000";
defparam \comb_3|internal_parity[2] .operation_mode = "normal";
defparam \comb_3|internal_parity[2] .output_mode = "reg_only";
defparam \comb_3|internal_parity[2] .register_cascade_mode = "off";
defparam \comb_3|internal_parity[2] .sum_lutc_input = "datac";
defparam \comb_3|internal_parity[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N8
maxv_lcell \comb_3|packet_parity[3] (
// Equation(s):
// \comb_3|packet_parity [3] = DFFEAS(((\data_in~combout [3] & (\FSM|present_state.DECODE_ADDRESS~regout  & \resetn~combout ))), GLOBAL(\clk~combout ), VCC, , \comb_3|packet_parity[7]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\data_in~combout [3]),
	.datac(\FSM|present_state.DECODE_ADDRESS~regout ),
	.datad(\resetn~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_3|packet_parity[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\comb_3|packet_parity [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_3|packet_parity[3] .lut_mask = "c000";
defparam \comb_3|packet_parity[3] .operation_mode = "normal";
defparam \comb_3|packet_parity[3] .output_mode = "reg_only";
defparam \comb_3|packet_parity[3] .register_cascade_mode = "off";
defparam \comb_3|packet_parity[3] .sum_lutc_input = "datac";
defparam \comb_3|packet_parity[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N3
maxv_lcell \comb_3|Equal1~1 (
// Equation(s):
// \comb_3|Equal1~1_combout  = (\comb_3|internal_parity [3] & (\comb_3|packet_parity [3] & (\comb_3|packet_parity [2] $ (!\comb_3|internal_parity [2])))) # (!\comb_3|internal_parity [3] & (!\comb_3|packet_parity [3] & (\comb_3|packet_parity [2] $ 
// (!\comb_3|internal_parity [2]))))

	.clk(gnd),
	.dataa(\comb_3|internal_parity [3]),
	.datab(\comb_3|packet_parity [2]),
	.datac(\comb_3|internal_parity [2]),
	.datad(\comb_3|packet_parity [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_3|Equal1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_3|Equal1~1 .lut_mask = "8241";
defparam \comb_3|Equal1~1 .operation_mode = "normal";
defparam \comb_3|Equal1~1 .output_mode = "comb_only";
defparam \comb_3|Equal1~1 .register_cascade_mode = "off";
defparam \comb_3|Equal1~1 .sum_lutc_input = "datac";
defparam \comb_3|Equal1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N6
maxv_lcell \comb_3|header_byte[1] (
// Equation(s):
// \comb_3|internal_parity~18  = (\pkt_valid~combout  & ((\FSM|present_state.LOAD_FIRST_DATA~regout  & (E1_header_byte[1])) # (!\FSM|present_state.LOAD_FIRST_DATA~regout  & ((\data_in~combout [1]))))) # (!\pkt_valid~combout  & (((\data_in~combout [1]))))
// \comb_3|header_byte [1] = DFFEAS(\comb_3|internal_parity~18 , GLOBAL(\clk~combout ), VCC, , \comb_3|header_byte[4]~1_combout , \SYNCHRONIZER|fifo_addr~2 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\pkt_valid~combout ),
	.datab(\FSM|present_state.LOAD_FIRST_DATA~regout ),
	.datac(\SYNCHRONIZER|fifo_addr~2 ),
	.datad(\data_in~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_3|header_byte[4]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_3|internal_parity~18 ),
	.regout(\comb_3|header_byte [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_3|header_byte[1] .lut_mask = "f780";
defparam \comb_3|header_byte[1] .operation_mode = "normal";
defparam \comb_3|header_byte[1] .output_mode = "reg_and_comb";
defparam \comb_3|header_byte[1] .register_cascade_mode = "off";
defparam \comb_3|header_byte[1] .sum_lutc_input = "qfbk";
defparam \comb_3|header_byte[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N8
maxv_lcell \comb_3|internal_parity[1] (
// Equation(s):
// \comb_3|internal_parity [1] = DFFEAS((\resetn~combout  & (\FSM|present_state.DECODE_ADDRESS~regout  & (\comb_3|internal_parity [1] $ (\comb_3|internal_parity~18 )))), GLOBAL(\clk~combout ), VCC, , \comb_3|internal_parity[2]~17_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\comb_3|internal_parity [1]),
	.datab(\resetn~combout ),
	.datac(\comb_3|internal_parity~18 ),
	.datad(\FSM|present_state.DECODE_ADDRESS~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_3|internal_parity[2]~17_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\comb_3|internal_parity [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_3|internal_parity[1] .lut_mask = "4800";
defparam \comb_3|internal_parity[1] .operation_mode = "normal";
defparam \comb_3|internal_parity[1] .output_mode = "reg_only";
defparam \comb_3|internal_parity[1] .register_cascade_mode = "off";
defparam \comb_3|internal_parity[1] .sum_lutc_input = "datac";
defparam \comb_3|internal_parity[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N5
maxv_lcell \comb_3|header_byte[0] (
// Equation(s):
// \comb_3|internal_parity~16  = (\pkt_valid~combout  & ((\FSM|present_state.LOAD_FIRST_DATA~regout  & ((E1_header_byte[0]))) # (!\FSM|present_state.LOAD_FIRST_DATA~regout  & (\data_in~combout [0])))) # (!\pkt_valid~combout  & (\data_in~combout [0]))
// \comb_3|header_byte [0] = DFFEAS(\comb_3|internal_parity~16 , GLOBAL(\clk~combout ), VCC, , \comb_3|header_byte[4]~1_combout , \SYNCHRONIZER|fifo_addr~0 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\pkt_valid~combout ),
	.datab(\data_in~combout [0]),
	.datac(\SYNCHRONIZER|fifo_addr~0 ),
	.datad(\FSM|present_state.LOAD_FIRST_DATA~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_3|header_byte[4]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_3|internal_parity~16 ),
	.regout(\comb_3|header_byte [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_3|header_byte[0] .lut_mask = "e4cc";
defparam \comb_3|header_byte[0] .operation_mode = "normal";
defparam \comb_3|header_byte[0] .output_mode = "reg_and_comb";
defparam \comb_3|header_byte[0] .register_cascade_mode = "off";
defparam \comb_3|header_byte[0] .sum_lutc_input = "qfbk";
defparam \comb_3|header_byte[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N2
maxv_lcell \comb_3|internal_parity[0] (
// Equation(s):
// \comb_3|internal_parity [0] = DFFEAS((\resetn~combout  & (\FSM|present_state.DECODE_ADDRESS~regout  & (\comb_3|internal_parity [0] $ (\comb_3|internal_parity~16 )))), GLOBAL(\clk~combout ), VCC, , \comb_3|internal_parity[2]~17_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\resetn~combout ),
	.datab(\comb_3|internal_parity [0]),
	.datac(\comb_3|internal_parity~16 ),
	.datad(\FSM|present_state.DECODE_ADDRESS~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_3|internal_parity[2]~17_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\comb_3|internal_parity [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_3|internal_parity[0] .lut_mask = "2800";
defparam \comb_3|internal_parity[0] .operation_mode = "normal";
defparam \comb_3|internal_parity[0] .output_mode = "reg_only";
defparam \comb_3|internal_parity[0] .register_cascade_mode = "off";
defparam \comb_3|internal_parity[0] .sum_lutc_input = "datac";
defparam \comb_3|internal_parity[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N3
maxv_lcell \comb_3|packet_parity[0] (
// Equation(s):
// \comb_3|packet_parity [0] = DFFEAS(((\FSM|present_state.DECODE_ADDRESS~regout  & (\data_in~combout [0] & \resetn~combout ))), GLOBAL(\clk~combout ), VCC, , \comb_3|packet_parity[7]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\FSM|present_state.DECODE_ADDRESS~regout ),
	.datac(\data_in~combout [0]),
	.datad(\resetn~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_3|packet_parity[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\comb_3|packet_parity [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_3|packet_parity[0] .lut_mask = "c000";
defparam \comb_3|packet_parity[0] .operation_mode = "normal";
defparam \comb_3|packet_parity[0] .output_mode = "reg_only";
defparam \comb_3|packet_parity[0] .register_cascade_mode = "off";
defparam \comb_3|packet_parity[0] .sum_lutc_input = "datac";
defparam \comb_3|packet_parity[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N6
maxv_lcell \comb_3|packet_parity[1] (
// Equation(s):
// \comb_3|packet_parity [1] = DFFEAS(((\data_in~combout [1] & (\FSM|present_state.DECODE_ADDRESS~regout  & \resetn~combout ))), GLOBAL(\clk~combout ), VCC, , \comb_3|packet_parity[7]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\data_in~combout [1]),
	.datac(\FSM|present_state.DECODE_ADDRESS~regout ),
	.datad(\resetn~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_3|packet_parity[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\comb_3|packet_parity [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_3|packet_parity[1] .lut_mask = "c000";
defparam \comb_3|packet_parity[1] .operation_mode = "normal";
defparam \comb_3|packet_parity[1] .output_mode = "reg_only";
defparam \comb_3|packet_parity[1] .register_cascade_mode = "off";
defparam \comb_3|packet_parity[1] .sum_lutc_input = "datac";
defparam \comb_3|packet_parity[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N0
maxv_lcell \comb_3|Equal1~0 (
// Equation(s):
// \comb_3|Equal1~0_combout  = (\comb_3|internal_parity [1] & (\comb_3|packet_parity [1] & (\comb_3|internal_parity [0] $ (!\comb_3|packet_parity [0])))) # (!\comb_3|internal_parity [1] & (!\comb_3|packet_parity [1] & (\comb_3|internal_parity [0] $ 
// (!\comb_3|packet_parity [0]))))

	.clk(gnd),
	.dataa(\comb_3|internal_parity [1]),
	.datab(\comb_3|internal_parity [0]),
	.datac(\comb_3|packet_parity [0]),
	.datad(\comb_3|packet_parity [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_3|Equal1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_3|Equal1~0 .lut_mask = "8241";
defparam \comb_3|Equal1~0 .operation_mode = "normal";
defparam \comb_3|Equal1~0 .output_mode = "comb_only";
defparam \comb_3|Equal1~0 .register_cascade_mode = "off";
defparam \comb_3|Equal1~0 .sum_lutc_input = "datac";
defparam \comb_3|Equal1~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_51,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \data_in[5]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\data_in~combout [5]),
	.padio(data_in[5]));
// synopsys translate_off
defparam \data_in[5]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X7_Y5_N2
maxv_lcell \comb_3|packet_parity[5] (
// Equation(s):
// \comb_3|packet_parity [5] = DFFEAS(((\data_in~combout [5] & (\FSM|present_state.DECODE_ADDRESS~regout  & \resetn~combout ))), GLOBAL(\clk~combout ), VCC, , \comb_3|packet_parity[7]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\data_in~combout [5]),
	.datac(\FSM|present_state.DECODE_ADDRESS~regout ),
	.datad(\resetn~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_3|packet_parity[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\comb_3|packet_parity [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_3|packet_parity[5] .lut_mask = "c000";
defparam \comb_3|packet_parity[5] .operation_mode = "normal";
defparam \comb_3|packet_parity[5] .output_mode = "reg_only";
defparam \comb_3|packet_parity[5] .register_cascade_mode = "off";
defparam \comb_3|packet_parity[5] .sum_lutc_input = "datac";
defparam \comb_3|packet_parity[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N1
maxv_lcell \comb_3|fifo_full_state_byte[5] (
// Equation(s):
// \comb_3|header_byte~4  = (((\data_in~combout [5] & \resetn~combout )))
// \comb_3|fifo_full_state_byte [5] = DFFEAS(\comb_3|header_byte~4 , GLOBAL(\clk~combout ), VCC, , \comb_3|fifo_full_state_byte[2]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\data_in~combout [5]),
	.datad(\resetn~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_3|fifo_full_state_byte[2]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_3|header_byte~4 ),
	.regout(\comb_3|fifo_full_state_byte [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_3|fifo_full_state_byte[5] .lut_mask = "f000";
defparam \comb_3|fifo_full_state_byte[5] .operation_mode = "normal";
defparam \comb_3|fifo_full_state_byte[5] .output_mode = "reg_and_comb";
defparam \comb_3|fifo_full_state_byte[5] .register_cascade_mode = "off";
defparam \comb_3|fifo_full_state_byte[5] .sum_lutc_input = "datac";
defparam \comb_3|fifo_full_state_byte[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N3
maxv_lcell \comb_3|header_byte[5] (
// Equation(s):
// \comb_3|internal_parity~21  = (\FSM|present_state.LOAD_FIRST_DATA~regout  & ((\pkt_valid~combout  & (E1_header_byte[5])) # (!\pkt_valid~combout  & ((\data_in~combout [5]))))) # (!\FSM|present_state.LOAD_FIRST_DATA~regout  & (((\data_in~combout [5]))))
// \comb_3|header_byte [5] = DFFEAS(\comb_3|internal_parity~21 , GLOBAL(\clk~combout ), VCC, , \comb_3|header_byte[4]~1_combout , \comb_3|header_byte~4 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\FSM|present_state.LOAD_FIRST_DATA~regout ),
	.datab(\pkt_valid~combout ),
	.datac(\comb_3|header_byte~4 ),
	.datad(\data_in~combout [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_3|header_byte[4]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_3|internal_parity~21 ),
	.regout(\comb_3|header_byte [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_3|header_byte[5] .lut_mask = "f780";
defparam \comb_3|header_byte[5] .operation_mode = "normal";
defparam \comb_3|header_byte[5] .output_mode = "reg_and_comb";
defparam \comb_3|header_byte[5] .register_cascade_mode = "off";
defparam \comb_3|header_byte[5] .sum_lutc_input = "qfbk";
defparam \comb_3|header_byte[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y4_N4
maxv_lcell \comb_3|internal_parity[5] (
// Equation(s):
// \comb_3|internal_parity [5] = DFFEAS((\resetn~combout  & (\FSM|present_state.DECODE_ADDRESS~regout  & (\comb_3|internal_parity~21  $ (\comb_3|internal_parity [5])))), GLOBAL(\clk~combout ), VCC, , \comb_3|internal_parity[2]~17_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\comb_3|internal_parity~21 ),
	.datab(\resetn~combout ),
	.datac(\comb_3|internal_parity [5]),
	.datad(\FSM|present_state.DECODE_ADDRESS~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_3|internal_parity[2]~17_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\comb_3|internal_parity [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_3|internal_parity[5] .lut_mask = "4800";
defparam \comb_3|internal_parity[5] .operation_mode = "normal";
defparam \comb_3|internal_parity[5] .output_mode = "reg_only";
defparam \comb_3|internal_parity[5] .register_cascade_mode = "off";
defparam \comb_3|internal_parity[5] .sum_lutc_input = "datac";
defparam \comb_3|internal_parity[5] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_40,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \data_in[4]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\data_in~combout [4]),
	.padio(data_in[4]));
// synopsys translate_off
defparam \data_in[4]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X8_Y4_N4
maxv_lcell \comb_3|fifo_full_state_byte[4] (
// Equation(s):
// \comb_3|header_byte~5  = (\data_in~combout [4] & (((\resetn~combout ))))
// \comb_3|fifo_full_state_byte [4] = DFFEAS(\comb_3|header_byte~5 , GLOBAL(\clk~combout ), VCC, , \comb_3|fifo_full_state_byte[2]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\data_in~combout [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(\resetn~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_3|fifo_full_state_byte[2]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_3|header_byte~5 ),
	.regout(\comb_3|fifo_full_state_byte [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_3|fifo_full_state_byte[4] .lut_mask = "aa00";
defparam \comb_3|fifo_full_state_byte[4] .operation_mode = "normal";
defparam \comb_3|fifo_full_state_byte[4] .output_mode = "reg_and_comb";
defparam \comb_3|fifo_full_state_byte[4] .register_cascade_mode = "off";
defparam \comb_3|fifo_full_state_byte[4] .sum_lutc_input = "datac";
defparam \comb_3|fifo_full_state_byte[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N3
maxv_lcell \comb_3|header_byte[4] (
// Equation(s):
// \comb_3|internal_parity~22  = (\pkt_valid~combout  & ((\FSM|present_state.LOAD_FIRST_DATA~regout  & ((E1_header_byte[4]))) # (!\FSM|present_state.LOAD_FIRST_DATA~regout  & (\data_in~combout [4])))) # (!\pkt_valid~combout  & (\data_in~combout [4]))
// \comb_3|header_byte [4] = DFFEAS(\comb_3|internal_parity~22 , GLOBAL(\clk~combout ), VCC, , \comb_3|header_byte[4]~1_combout , \comb_3|header_byte~5 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\data_in~combout [4]),
	.datab(\pkt_valid~combout ),
	.datac(\comb_3|header_byte~5 ),
	.datad(\FSM|present_state.LOAD_FIRST_DATA~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_3|header_byte[4]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_3|internal_parity~22 ),
	.regout(\comb_3|header_byte [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_3|header_byte[4] .lut_mask = "e2aa";
defparam \comb_3|header_byte[4] .operation_mode = "normal";
defparam \comb_3|header_byte[4] .output_mode = "reg_and_comb";
defparam \comb_3|header_byte[4] .register_cascade_mode = "off";
defparam \comb_3|header_byte[4] .sum_lutc_input = "qfbk";
defparam \comb_3|header_byte[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N4
maxv_lcell \comb_3|internal_parity[4] (
// Equation(s):
// \comb_3|internal_parity [4] = DFFEAS((\resetn~combout  & (\FSM|present_state.DECODE_ADDRESS~regout  & (\comb_3|internal_parity~22  $ (\comb_3|internal_parity [4])))), GLOBAL(\clk~combout ), VCC, , \comb_3|internal_parity[2]~17_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\comb_3|internal_parity~22 ),
	.datab(\resetn~combout ),
	.datac(\comb_3|internal_parity [4]),
	.datad(\FSM|present_state.DECODE_ADDRESS~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_3|internal_parity[2]~17_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\comb_3|internal_parity [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_3|internal_parity[4] .lut_mask = "4800";
defparam \comb_3|internal_parity[4] .operation_mode = "normal";
defparam \comb_3|internal_parity[4] .output_mode = "reg_only";
defparam \comb_3|internal_parity[4] .register_cascade_mode = "off";
defparam \comb_3|internal_parity[4] .sum_lutc_input = "datac";
defparam \comb_3|internal_parity[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N7
maxv_lcell \comb_3|packet_parity[4] (
// Equation(s):
// \comb_3|packet_parity [4] = DFFEAS(((\data_in~combout [4] & (\FSM|present_state.DECODE_ADDRESS~regout  & \resetn~combout ))), GLOBAL(\clk~combout ), VCC, , \comb_3|packet_parity[7]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\data_in~combout [4]),
	.datac(\FSM|present_state.DECODE_ADDRESS~regout ),
	.datad(\resetn~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_3|packet_parity[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\comb_3|packet_parity [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_3|packet_parity[4] .lut_mask = "c000";
defparam \comb_3|packet_parity[4] .operation_mode = "normal";
defparam \comb_3|packet_parity[4] .output_mode = "reg_only";
defparam \comb_3|packet_parity[4] .register_cascade_mode = "off";
defparam \comb_3|packet_parity[4] .sum_lutc_input = "datac";
defparam \comb_3|packet_parity[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N7
maxv_lcell \comb_3|Equal1~2 (
// Equation(s):
// \comb_3|Equal1~2_combout  = (\comb_3|packet_parity [5] & (\comb_3|internal_parity [5] & (\comb_3|internal_parity [4] $ (!\comb_3|packet_parity [4])))) # (!\comb_3|packet_parity [5] & (!\comb_3|internal_parity [5] & (\comb_3|internal_parity [4] $ 
// (!\comb_3|packet_parity [4]))))

	.clk(gnd),
	.dataa(\comb_3|packet_parity [5]),
	.datab(\comb_3|internal_parity [5]),
	.datac(\comb_3|internal_parity [4]),
	.datad(\comb_3|packet_parity [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_3|Equal1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_3|Equal1~2 .lut_mask = "9009";
defparam \comb_3|Equal1~2 .operation_mode = "normal";
defparam \comb_3|Equal1~2 .output_mode = "comb_only";
defparam \comb_3|Equal1~2 .register_cascade_mode = "off";
defparam \comb_3|Equal1~2 .sum_lutc_input = "datac";
defparam \comb_3|Equal1~2 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_48,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \data_in[7]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\data_in~combout [7]),
	.padio(data_in[7]));
// synopsys translate_off
defparam \data_in[7]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X7_Y5_N5
maxv_lcell \comb_3|packet_parity[7] (
// Equation(s):
// \comb_3|packet_parity [7] = DFFEAS(((\FSM|present_state.DECODE_ADDRESS~regout  & (\data_in~combout [7] & \resetn~combout ))), GLOBAL(\clk~combout ), VCC, , \comb_3|packet_parity[7]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\FSM|present_state.DECODE_ADDRESS~regout ),
	.datac(\data_in~combout [7]),
	.datad(\resetn~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_3|packet_parity[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\comb_3|packet_parity [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_3|packet_parity[7] .lut_mask = "c000";
defparam \comb_3|packet_parity[7] .operation_mode = "normal";
defparam \comb_3|packet_parity[7] .output_mode = "reg_only";
defparam \comb_3|packet_parity[7] .register_cascade_mode = "off";
defparam \comb_3|packet_parity[7] .sum_lutc_input = "datac";
defparam \comb_3|packet_parity[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N0
maxv_lcell \comb_3|fifo_full_state_byte[7] (
// Equation(s):
// \comb_3|header_byte~6  = (\data_in~combout [7] & (((\resetn~combout ))))
// \comb_3|fifo_full_state_byte [7] = DFFEAS(\comb_3|header_byte~6 , GLOBAL(\clk~combout ), VCC, , \comb_3|fifo_full_state_byte[2]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\data_in~combout [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(\resetn~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_3|fifo_full_state_byte[2]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_3|header_byte~6 ),
	.regout(\comb_3|fifo_full_state_byte [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_3|fifo_full_state_byte[7] .lut_mask = "aa00";
defparam \comb_3|fifo_full_state_byte[7] .operation_mode = "normal";
defparam \comb_3|fifo_full_state_byte[7] .output_mode = "reg_and_comb";
defparam \comb_3|fifo_full_state_byte[7] .register_cascade_mode = "off";
defparam \comb_3|fifo_full_state_byte[7] .sum_lutc_input = "datac";
defparam \comb_3|fifo_full_state_byte[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N2
maxv_lcell \comb_3|header_byte[7] (
// Equation(s):
// \comb_3|internal_parity~23  = (\FSM|present_state.LOAD_FIRST_DATA~regout  & ((\pkt_valid~combout  & (E1_header_byte[7])) # (!\pkt_valid~combout  & ((\data_in~combout [7]))))) # (!\FSM|present_state.LOAD_FIRST_DATA~regout  & (((\data_in~combout [7]))))
// \comb_3|header_byte [7] = DFFEAS(\comb_3|internal_parity~23 , GLOBAL(\clk~combout ), VCC, , \comb_3|header_byte[4]~1_combout , \comb_3|header_byte~6 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\FSM|present_state.LOAD_FIRST_DATA~regout ),
	.datab(\pkt_valid~combout ),
	.datac(\comb_3|header_byte~6 ),
	.datad(\data_in~combout [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_3|header_byte[4]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_3|internal_parity~23 ),
	.regout(\comb_3|header_byte [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_3|header_byte[7] .lut_mask = "f780";
defparam \comb_3|header_byte[7] .operation_mode = "normal";
defparam \comb_3|header_byte[7] .output_mode = "reg_and_comb";
defparam \comb_3|header_byte[7] .register_cascade_mode = "off";
defparam \comb_3|header_byte[7] .sum_lutc_input = "qfbk";
defparam \comb_3|header_byte[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y4_N8
maxv_lcell \comb_3|internal_parity[7] (
// Equation(s):
// \comb_3|internal_parity [7] = DFFEAS((\resetn~combout  & (\FSM|present_state.DECODE_ADDRESS~regout  & (\comb_3|internal_parity [7] $ (\comb_3|internal_parity~23 )))), GLOBAL(\clk~combout ), VCC, , \comb_3|internal_parity[2]~17_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\comb_3|internal_parity [7]),
	.datab(\comb_3|internal_parity~23 ),
	.datac(\resetn~combout ),
	.datad(\FSM|present_state.DECODE_ADDRESS~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_3|internal_parity[2]~17_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\comb_3|internal_parity [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_3|internal_parity[7] .lut_mask = "6000";
defparam \comb_3|internal_parity[7] .operation_mode = "normal";
defparam \comb_3|internal_parity[7] .output_mode = "reg_only";
defparam \comb_3|internal_parity[7] .register_cascade_mode = "off";
defparam \comb_3|internal_parity[7] .sum_lutc_input = "datac";
defparam \comb_3|internal_parity[7] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_50,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \data_in[6]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\data_in~combout [6]),
	.padio(data_in[6]));
// synopsys translate_off
defparam \data_in[6]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X7_Y5_N0
maxv_lcell \comb_3|packet_parity[6] (
// Equation(s):
// \comb_3|packet_parity [6] = DFFEAS(((\data_in~combout [6] & (\FSM|present_state.DECODE_ADDRESS~regout  & \resetn~combout ))), GLOBAL(\clk~combout ), VCC, , \comb_3|packet_parity[7]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\data_in~combout [6]),
	.datac(\FSM|present_state.DECODE_ADDRESS~regout ),
	.datad(\resetn~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_3|packet_parity[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\comb_3|packet_parity [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_3|packet_parity[6] .lut_mask = "c000";
defparam \comb_3|packet_parity[6] .operation_mode = "normal";
defparam \comb_3|packet_parity[6] .output_mode = "reg_only";
defparam \comb_3|packet_parity[6] .register_cascade_mode = "off";
defparam \comb_3|packet_parity[6] .sum_lutc_input = "datac";
defparam \comb_3|packet_parity[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N5
maxv_lcell \comb_3|fifo_full_state_byte[6] (
// Equation(s):
// \comb_3|header_byte~7  = ((\resetn~combout  & ((\data_in~combout [6]))))
// \comb_3|fifo_full_state_byte [6] = DFFEAS(\comb_3|header_byte~7 , GLOBAL(\clk~combout ), VCC, , \comb_3|fifo_full_state_byte[2]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\resetn~combout ),
	.datac(vcc),
	.datad(\data_in~combout [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_3|fifo_full_state_byte[2]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_3|header_byte~7 ),
	.regout(\comb_3|fifo_full_state_byte [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_3|fifo_full_state_byte[6] .lut_mask = "cc00";
defparam \comb_3|fifo_full_state_byte[6] .operation_mode = "normal";
defparam \comb_3|fifo_full_state_byte[6] .output_mode = "reg_and_comb";
defparam \comb_3|fifo_full_state_byte[6] .register_cascade_mode = "off";
defparam \comb_3|fifo_full_state_byte[6] .sum_lutc_input = "datac";
defparam \comb_3|fifo_full_state_byte[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N6
maxv_lcell \comb_3|header_byte[6] (
// Equation(s):
// \comb_3|internal_parity~24  = (\FSM|present_state.LOAD_FIRST_DATA~regout  & ((\pkt_valid~combout  & (E1_header_byte[6])) # (!\pkt_valid~combout  & ((\data_in~combout [6]))))) # (!\FSM|present_state.LOAD_FIRST_DATA~regout  & (((\data_in~combout [6]))))
// \comb_3|header_byte [6] = DFFEAS(\comb_3|internal_parity~24 , GLOBAL(\clk~combout ), VCC, , \comb_3|header_byte[4]~1_combout , \comb_3|header_byte~7 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\FSM|present_state.LOAD_FIRST_DATA~regout ),
	.datab(\pkt_valid~combout ),
	.datac(\comb_3|header_byte~7 ),
	.datad(\data_in~combout [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_3|header_byte[4]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_3|internal_parity~24 ),
	.regout(\comb_3|header_byte [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_3|header_byte[6] .lut_mask = "f780";
defparam \comb_3|header_byte[6] .operation_mode = "normal";
defparam \comb_3|header_byte[6] .output_mode = "reg_and_comb";
defparam \comb_3|header_byte[6] .register_cascade_mode = "off";
defparam \comb_3|header_byte[6] .sum_lutc_input = "qfbk";
defparam \comb_3|header_byte[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y4_N5
maxv_lcell \comb_3|internal_parity[6] (
// Equation(s):
// \comb_3|internal_parity [6] = DFFEAS((\resetn~combout  & (\FSM|present_state.DECODE_ADDRESS~regout  & (\comb_3|internal_parity [6] $ (\comb_3|internal_parity~24 )))), GLOBAL(\clk~combout ), VCC, , \comb_3|internal_parity[2]~17_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\comb_3|internal_parity [6]),
	.datab(\resetn~combout ),
	.datac(\comb_3|internal_parity~24 ),
	.datad(\FSM|present_state.DECODE_ADDRESS~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_3|internal_parity[2]~17_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\comb_3|internal_parity [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_3|internal_parity[6] .lut_mask = "4800";
defparam \comb_3|internal_parity[6] .operation_mode = "normal";
defparam \comb_3|internal_parity[6] .output_mode = "reg_only";
defparam \comb_3|internal_parity[6] .register_cascade_mode = "off";
defparam \comb_3|internal_parity[6] .sum_lutc_input = "datac";
defparam \comb_3|internal_parity[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N4
maxv_lcell \comb_3|Equal1~3 (
// Equation(s):
// \comb_3|Equal1~3_combout  = (\comb_3|packet_parity [7] & (\comb_3|internal_parity [7] & (\comb_3|packet_parity [6] $ (!\comb_3|internal_parity [6])))) # (!\comb_3|packet_parity [7] & (!\comb_3|internal_parity [7] & (\comb_3|packet_parity [6] $ 
// (!\comb_3|internal_parity [6]))))

	.clk(gnd),
	.dataa(\comb_3|packet_parity [7]),
	.datab(\comb_3|internal_parity [7]),
	.datac(\comb_3|packet_parity [6]),
	.datad(\comb_3|internal_parity [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_3|Equal1~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_3|Equal1~3 .lut_mask = "9009";
defparam \comb_3|Equal1~3 .operation_mode = "normal";
defparam \comb_3|Equal1~3 .output_mode = "comb_only";
defparam \comb_3|Equal1~3 .register_cascade_mode = "off";
defparam \comb_3|Equal1~3 .sum_lutc_input = "datac";
defparam \comb_3|Equal1~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N5
maxv_lcell \comb_3|Equal1~4 (
// Equation(s):
// \comb_3|Equal1~4_combout  = (\comb_3|Equal1~1_combout  & (\comb_3|Equal1~0_combout  & (\comb_3|Equal1~2_combout  & \comb_3|Equal1~3_combout )))

	.clk(gnd),
	.dataa(\comb_3|Equal1~1_combout ),
	.datab(\comb_3|Equal1~0_combout ),
	.datac(\comb_3|Equal1~2_combout ),
	.datad(\comb_3|Equal1~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_3|Equal1~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_3|Equal1~4 .lut_mask = "8000";
defparam \comb_3|Equal1~4 .operation_mode = "normal";
defparam \comb_3|Equal1~4 .output_mode = "comb_only";
defparam \comb_3|Equal1~4 .register_cascade_mode = "off";
defparam \comb_3|Equal1~4 .sum_lutc_input = "datac";
defparam \comb_3|Equal1~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N6
maxv_lcell \comb_3|err (
// Equation(s):
// \comb_3|err~regout  = DFFEAS((((\comb_3|parity_done~regout  & !\comb_3|Equal1~4_combout ))), GLOBAL(\clk~combout ), VCC, , , , , !\resetn~combout , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\comb_3|parity_done~regout ),
	.datad(\comb_3|Equal1~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\resetn~combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\comb_3|err~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_3|err .lut_mask = "00f0";
defparam \comb_3|err .operation_mode = "normal";
defparam \comb_3|err .output_mode = "reg_only";
defparam \comb_3|err .register_cascade_mode = "off";
defparam \comb_3|err .sum_lutc_input = "datac";
defparam \comb_3|err .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N1
maxv_lcell \FSM|busy~0 (
// Equation(s):
// \FSM|busy~0_combout  = (((\FSM|present_state.LOAD_DATA~regout )) # (!\FSM|present_state.DECODE_ADDRESS~regout ))

	.clk(gnd),
	.dataa(vcc),
	.datab(\FSM|present_state.DECODE_ADDRESS~regout ),
	.datac(\FSM|present_state.LOAD_DATA~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FSM|busy~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FSM|busy~0 .lut_mask = "f3f3";
defparam \FSM|busy~0 .operation_mode = "normal";
defparam \FSM|busy~0 .output_mode = "comb_only";
defparam \FSM|busy~0 .register_cascade_mode = "off";
defparam \FSM|busy~0 .sum_lutc_input = "datac";
defparam \FSM|busy~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N9
maxv_lcell \comb_3|data_out[3]~0 (
// Equation(s):
// \comb_3|data_out[3]~0_combout  = (\FSM|present_state.LOAD_FIRST_DATA~regout ) # ((\FSM|present_state.LOAD_AFTER_FULL~regout ) # ((\comb_3|always6~0_combout ) # (!\resetn~combout )))

	.clk(gnd),
	.dataa(\FSM|present_state.LOAD_FIRST_DATA~regout ),
	.datab(\FSM|present_state.LOAD_AFTER_FULL~regout ),
	.datac(\resetn~combout ),
	.datad(\comb_3|always6~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_3|data_out[3]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_3|data_out[3]~0 .lut_mask = "ffef";
defparam \comb_3|data_out[3]~0 .operation_mode = "normal";
defparam \comb_3|data_out[3]~0 .output_mode = "comb_only";
defparam \comb_3|data_out[3]~0 .register_cascade_mode = "off";
defparam \comb_3|data_out[3]~0 .sum_lutc_input = "datac";
defparam \comb_3|data_out[3]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N3
maxv_lcell \comb_3|data_out[0] (
// Equation(s):
// \comb_3|data_out [0] = DFFEAS(((\comb_3|always6~0_combout  & (\data_in~combout [0])) # (!\comb_3|always6~0_combout  & ((\comb_3|fifo_full_state_byte [0])))), GLOBAL(\clk~combout ), VCC, , \comb_3|data_out[3]~0_combout , \comb_3|header_byte [0], , 
// !\resetn~combout , \FSM|present_state.LOAD_FIRST_DATA~regout )

	.clk(\clk~combout ),
	.dataa(\data_in~combout [0]),
	.datab(\comb_3|fifo_full_state_byte [0]),
	.datac(\comb_3|header_byte [0]),
	.datad(\comb_3|always6~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\resetn~combout ),
	.sload(\FSM|present_state.LOAD_FIRST_DATA~regout ),
	.ena(\comb_3|data_out[3]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\comb_3|data_out [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_3|data_out[0] .lut_mask = "aacc";
defparam \comb_3|data_out[0] .operation_mode = "normal";
defparam \comb_3|data_out[0] .output_mode = "reg_only";
defparam \comb_3|data_out[0] .register_cascade_mode = "off";
defparam \comb_3|data_out[0] .sum_lutc_input = "datac";
defparam \comb_3|data_out[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y10_N3
maxv_lcell \FIFO_0|Decoder0~2 (
// Equation(s):
// \FIFO_0|Decoder0~2_combout  = (\FIFO_0|wr_ptr [3] & (!\FIFO_0|wr_ptr [2] & (!\FIFO_0|wr_ptr [1] & !\FIFO_0|wr_ptr [0])))

	.clk(gnd),
	.dataa(\FIFO_0|wr_ptr [3]),
	.datab(\FIFO_0|wr_ptr [2]),
	.datac(\FIFO_0|wr_ptr [1]),
	.datad(\FIFO_0|wr_ptr [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|Decoder0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|Decoder0~2 .lut_mask = "0002";
defparam \FIFO_0|Decoder0~2 .operation_mode = "normal";
defparam \FIFO_0|Decoder0~2 .output_mode = "comb_only";
defparam \FIFO_0|Decoder0~2 .register_cascade_mode = "off";
defparam \FIFO_0|Decoder0~2 .sum_lutc_input = "datac";
defparam \FIFO_0|Decoder0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N7
maxv_lcell \FIFO_0|mem[8][0]~3 (
// Equation(s):
// \FIFO_0|mem[8][0]~3_combout  = (\FIFO_0|Decoder0~2_combout  & ((\FIFO_0|data_out[7]~8_combout ) # ((\SYNCHRONIZER|Mux0~0  & !\FIFO_0|wr_ptr[3]~12_combout ))))

	.clk(gnd),
	.dataa(\FIFO_0|data_out[7]~8_combout ),
	.datab(\SYNCHRONIZER|Mux0~0 ),
	.datac(\FIFO_0|Decoder0~2_combout ),
	.datad(\FIFO_0|wr_ptr[3]~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|mem[8][0]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[8][0]~3 .lut_mask = "a0e0";
defparam \FIFO_0|mem[8][0]~3 .operation_mode = "normal";
defparam \FIFO_0|mem[8][0]~3 .output_mode = "comb_only";
defparam \FIFO_0|mem[8][0]~3 .register_cascade_mode = "off";
defparam \FIFO_0|mem[8][0]~3 .sum_lutc_input = "datac";
defparam \FIFO_0|mem[8][0]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N2
maxv_lcell \FIFO_0|mem[8][0] (
// Equation(s):
// \FIFO_0|mem~0  = (!\SYNCHRONIZER|soft_reset_0~regout  & (\comb_3|data_out [0] & ((\resetn~combout ))))
// \FIFO_0|mem[8][0]~regout  = DFFEAS(\FIFO_0|mem~0 , GLOBAL(\clk~combout ), VCC, , \FIFO_0|mem[8][0]~3_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\SYNCHRONIZER|soft_reset_0~regout ),
	.datab(\comb_3|data_out [0]),
	.datac(vcc),
	.datad(\resetn~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_0|mem[8][0]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|mem~0 ),
	.regout(\FIFO_0|mem[8][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[8][0] .lut_mask = "4400";
defparam \FIFO_0|mem[8][0] .operation_mode = "normal";
defparam \FIFO_0|mem[8][0] .output_mode = "reg_and_comb";
defparam \FIFO_0|mem[8][0] .register_cascade_mode = "off";
defparam \FIFO_0|mem[8][0] .sum_lutc_input = "datac";
defparam \FIFO_0|mem[8][0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N6
maxv_lcell \FIFO_0|Decoder0~14 (
// Equation(s):
// \FIFO_0|Decoder0~14_combout  = (!\FIFO_0|wr_ptr [0] & (\FIFO_0|wr_ptr [2] & (\FIFO_0|wr_ptr [3] & !\FIFO_0|wr_ptr [1])))

	.clk(gnd),
	.dataa(\FIFO_0|wr_ptr [0]),
	.datab(\FIFO_0|wr_ptr [2]),
	.datac(\FIFO_0|wr_ptr [3]),
	.datad(\FIFO_0|wr_ptr [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|Decoder0~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|Decoder0~14 .lut_mask = "0040";
defparam \FIFO_0|Decoder0~14 .operation_mode = "normal";
defparam \FIFO_0|Decoder0~14 .output_mode = "comb_only";
defparam \FIFO_0|Decoder0~14 .register_cascade_mode = "off";
defparam \FIFO_0|Decoder0~14 .sum_lutc_input = "datac";
defparam \FIFO_0|Decoder0~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N0
maxv_lcell \FIFO_0|mem[12][0]~15 (
// Equation(s):
// \FIFO_0|mem[12][0]~15_combout  = (\FIFO_0|Decoder0~14_combout  & ((\FIFO_0|data_out[7]~8_combout ) # ((!\FIFO_0|wr_ptr[3]~12_combout  & \SYNCHRONIZER|Mux0~0 ))))

	.clk(gnd),
	.dataa(\FIFO_0|Decoder0~14_combout ),
	.datab(\FIFO_0|data_out[7]~8_combout ),
	.datac(\FIFO_0|wr_ptr[3]~12_combout ),
	.datad(\SYNCHRONIZER|Mux0~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|mem[12][0]~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[12][0]~15 .lut_mask = "8a88";
defparam \FIFO_0|mem[12][0]~15 .operation_mode = "normal";
defparam \FIFO_0|mem[12][0]~15 .output_mode = "comb_only";
defparam \FIFO_0|mem[12][0]~15 .register_cascade_mode = "off";
defparam \FIFO_0|mem[12][0]~15 .sum_lutc_input = "datac";
defparam \FIFO_0|mem[12][0]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y8_N6
maxv_lcell \FIFO_0|mem[12][0] (
// Equation(s):
// \FIFO_0|mem[12][0]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_0|mem[12][0]~15_combout , \FIFO_0|mem~0 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_0|mem~0 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[12][0]~15_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_0|mem[12][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[12][0] .lut_mask = "0000";
defparam \FIFO_0|mem[12][0] .operation_mode = "normal";
defparam \FIFO_0|mem[12][0] .output_mode = "reg_only";
defparam \FIFO_0|mem[12][0] .register_cascade_mode = "off";
defparam \FIFO_0|mem[12][0] .sum_lutc_input = "datac";
defparam \FIFO_0|mem[12][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N8
maxv_lcell \FIFO_0|Decoder0~13 (
// Equation(s):
// \FIFO_0|Decoder0~13_combout  = (\FIFO_0|wr_ptr [3] & (\FIFO_0|wr_ptr [2] & (!\FIFO_0|wr_ptr [0] & \FIFO_0|wr_ptr [1])))

	.clk(gnd),
	.dataa(\FIFO_0|wr_ptr [3]),
	.datab(\FIFO_0|wr_ptr [2]),
	.datac(\FIFO_0|wr_ptr [0]),
	.datad(\FIFO_0|wr_ptr [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|Decoder0~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|Decoder0~13 .lut_mask = "0800";
defparam \FIFO_0|Decoder0~13 .operation_mode = "normal";
defparam \FIFO_0|Decoder0~13 .output_mode = "comb_only";
defparam \FIFO_0|Decoder0~13 .register_cascade_mode = "off";
defparam \FIFO_0|Decoder0~13 .sum_lutc_input = "datac";
defparam \FIFO_0|Decoder0~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N4
maxv_lcell \FIFO_0|mem[14][0]~14 (
// Equation(s):
// \FIFO_0|mem[14][0]~14_combout  = (\FIFO_0|Decoder0~13_combout  & ((\FIFO_0|data_out[7]~8_combout ) # ((!\FIFO_0|wr_ptr[3]~12_combout  & \SYNCHRONIZER|Mux0~0 ))))

	.clk(gnd),
	.dataa(\FIFO_0|data_out[7]~8_combout ),
	.datab(\FIFO_0|wr_ptr[3]~12_combout ),
	.datac(\FIFO_0|Decoder0~13_combout ),
	.datad(\SYNCHRONIZER|Mux0~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|mem[14][0]~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[14][0]~14 .lut_mask = "b0a0";
defparam \FIFO_0|mem[14][0]~14 .operation_mode = "normal";
defparam \FIFO_0|mem[14][0]~14 .output_mode = "comb_only";
defparam \FIFO_0|mem[14][0]~14 .register_cascade_mode = "off";
defparam \FIFO_0|mem[14][0]~14 .sum_lutc_input = "datac";
defparam \FIFO_0|mem[14][0]~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N5
maxv_lcell \FIFO_0|mem[14][0] (
// Equation(s):
// \FIFO_0|data_out[0]~17  = (\FIFO_0|rd_ptr [0] & (\FIFO_0|rd_ptr [1])) # (!\FIFO_0|rd_ptr [0] & ((\FIFO_0|rd_ptr [1] & (B1_mem[14][0])) # (!\FIFO_0|rd_ptr [1] & ((\FIFO_0|mem[12][0]~regout )))))

	.clk(\clk~combout ),
	.dataa(\FIFO_0|rd_ptr [0]),
	.datab(\FIFO_0|rd_ptr [1]),
	.datac(\FIFO_0|mem~0 ),
	.datad(\FIFO_0|mem[12][0]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[14][0]~14_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|data_out[0]~17 ),
	.regout(\FIFO_0|mem[14][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[14][0] .lut_mask = "d9c8";
defparam \FIFO_0|mem[14][0] .operation_mode = "normal";
defparam \FIFO_0|mem[14][0] .output_mode = "comb_only";
defparam \FIFO_0|mem[14][0] .register_cascade_mode = "off";
defparam \FIFO_0|mem[14][0] .sum_lutc_input = "qfbk";
defparam \FIFO_0|mem[14][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y10_N8
maxv_lcell \FIFO_0|Decoder0~15 (
// Equation(s):
// \FIFO_0|Decoder0~15_combout  = (\FIFO_0|wr_ptr [0] & (\FIFO_0|wr_ptr [3] & (\FIFO_0|wr_ptr [2] & \FIFO_0|wr_ptr [1])))

	.clk(gnd),
	.dataa(\FIFO_0|wr_ptr [0]),
	.datab(\FIFO_0|wr_ptr [3]),
	.datac(\FIFO_0|wr_ptr [2]),
	.datad(\FIFO_0|wr_ptr [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|Decoder0~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|Decoder0~15 .lut_mask = "8000";
defparam \FIFO_0|Decoder0~15 .operation_mode = "normal";
defparam \FIFO_0|Decoder0~15 .output_mode = "comb_only";
defparam \FIFO_0|Decoder0~15 .register_cascade_mode = "off";
defparam \FIFO_0|Decoder0~15 .sum_lutc_input = "datac";
defparam \FIFO_0|Decoder0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N4
maxv_lcell \FIFO_0|mem[15][0]~16 (
// Equation(s):
// \FIFO_0|mem[15][0]~16_combout  = (\FIFO_0|Decoder0~15_combout  & ((\FIFO_0|data_out[7]~8_combout ) # ((!\FIFO_0|wr_ptr[3]~12_combout  & \SYNCHRONIZER|Mux0~0 ))))

	.clk(gnd),
	.dataa(\FIFO_0|data_out[7]~8_combout ),
	.datab(\FIFO_0|wr_ptr[3]~12_combout ),
	.datac(\FIFO_0|Decoder0~15_combout ),
	.datad(\SYNCHRONIZER|Mux0~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|mem[15][0]~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[15][0]~16 .lut_mask = "b0a0";
defparam \FIFO_0|mem[15][0]~16 .operation_mode = "normal";
defparam \FIFO_0|mem[15][0]~16 .output_mode = "comb_only";
defparam \FIFO_0|mem[15][0]~16 .register_cascade_mode = "off";
defparam \FIFO_0|mem[15][0]~16 .sum_lutc_input = "datac";
defparam \FIFO_0|mem[15][0]~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y8_N5
maxv_lcell \FIFO_0|mem[15][0] (
// Equation(s):
// \FIFO_0|mem[15][0]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_0|mem[15][0]~16_combout , \FIFO_0|mem~0 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_0|mem~0 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[15][0]~16_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_0|mem[15][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[15][0] .lut_mask = "0000";
defparam \FIFO_0|mem[15][0] .operation_mode = "normal";
defparam \FIFO_0|mem[15][0] .output_mode = "reg_only";
defparam \FIFO_0|mem[15][0] .register_cascade_mode = "off";
defparam \FIFO_0|mem[15][0] .sum_lutc_input = "datac";
defparam \FIFO_0|mem[15][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y10_N4
maxv_lcell \FIFO_0|Decoder0~12 (
// Equation(s):
// \FIFO_0|Decoder0~12_combout  = (\FIFO_0|wr_ptr [0] & (\FIFO_0|wr_ptr [3] & (\FIFO_0|wr_ptr [2] & !\FIFO_0|wr_ptr [1])))

	.clk(gnd),
	.dataa(\FIFO_0|wr_ptr [0]),
	.datab(\FIFO_0|wr_ptr [3]),
	.datac(\FIFO_0|wr_ptr [2]),
	.datad(\FIFO_0|wr_ptr [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|Decoder0~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|Decoder0~12 .lut_mask = "0080";
defparam \FIFO_0|Decoder0~12 .operation_mode = "normal";
defparam \FIFO_0|Decoder0~12 .output_mode = "comb_only";
defparam \FIFO_0|Decoder0~12 .register_cascade_mode = "off";
defparam \FIFO_0|Decoder0~12 .sum_lutc_input = "datac";
defparam \FIFO_0|Decoder0~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N6
maxv_lcell \FIFO_0|mem[13][1]~13 (
// Equation(s):
// \FIFO_0|mem[13][1]~13_combout  = (\FIFO_0|Decoder0~12_combout  & ((\FIFO_0|data_out[7]~8_combout ) # ((!\FIFO_0|wr_ptr[3]~12_combout  & \SYNCHRONIZER|Mux0~0 ))))

	.clk(gnd),
	.dataa(\FIFO_0|Decoder0~12_combout ),
	.datab(\FIFO_0|wr_ptr[3]~12_combout ),
	.datac(\FIFO_0|data_out[7]~8_combout ),
	.datad(\SYNCHRONIZER|Mux0~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|mem[13][1]~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[13][1]~13 .lut_mask = "a2a0";
defparam \FIFO_0|mem[13][1]~13 .operation_mode = "normal";
defparam \FIFO_0|mem[13][1]~13 .output_mode = "comb_only";
defparam \FIFO_0|mem[13][1]~13 .register_cascade_mode = "off";
defparam \FIFO_0|mem[13][1]~13 .sum_lutc_input = "datac";
defparam \FIFO_0|mem[13][1]~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N8
maxv_lcell \FIFO_0|mem[13][0] (
// Equation(s):
// \FIFO_0|data_out[0]~18  = (\FIFO_0|rd_ptr [0] & ((\FIFO_0|data_out[0]~17  & ((\FIFO_0|mem[15][0]~regout ))) # (!\FIFO_0|data_out[0]~17  & (B1_mem[13][0])))) # (!\FIFO_0|rd_ptr [0] & (\FIFO_0|data_out[0]~17 ))

	.clk(\clk~combout ),
	.dataa(\FIFO_0|rd_ptr [0]),
	.datab(\FIFO_0|data_out[0]~17 ),
	.datac(\FIFO_0|mem~0 ),
	.datad(\FIFO_0|mem[15][0]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[13][1]~13_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|data_out[0]~18 ),
	.regout(\FIFO_0|mem[13][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[13][0] .lut_mask = "ec64";
defparam \FIFO_0|mem[13][0] .operation_mode = "normal";
defparam \FIFO_0|mem[13][0] .output_mode = "comb_only";
defparam \FIFO_0|mem[13][0] .register_cascade_mode = "off";
defparam \FIFO_0|mem[13][0] .sum_lutc_input = "qfbk";
defparam \FIFO_0|mem[13][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y10_N2
maxv_lcell \FIFO_0|Decoder0~3 (
// Equation(s):
// \FIFO_0|Decoder0~3_combout  = (\FIFO_0|wr_ptr [0] & (\FIFO_0|wr_ptr [3] & (!\FIFO_0|wr_ptr [2] & \FIFO_0|wr_ptr [1])))

	.clk(gnd),
	.dataa(\FIFO_0|wr_ptr [0]),
	.datab(\FIFO_0|wr_ptr [3]),
	.datac(\FIFO_0|wr_ptr [2]),
	.datad(\FIFO_0|wr_ptr [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|Decoder0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|Decoder0~3 .lut_mask = "0800";
defparam \FIFO_0|Decoder0~3 .operation_mode = "normal";
defparam \FIFO_0|Decoder0~3 .output_mode = "comb_only";
defparam \FIFO_0|Decoder0~3 .register_cascade_mode = "off";
defparam \FIFO_0|Decoder0~3 .sum_lutc_input = "datac";
defparam \FIFO_0|Decoder0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N8
maxv_lcell \FIFO_0|mem[11][2]~4 (
// Equation(s):
// \FIFO_0|mem[11][2]~4_combout  = (\FIFO_0|Decoder0~3_combout  & ((\FIFO_0|data_out[7]~8_combout ) # ((!\FIFO_0|wr_ptr[3]~12_combout  & \SYNCHRONIZER|Mux0~0 ))))

	.clk(gnd),
	.dataa(\FIFO_0|wr_ptr[3]~12_combout ),
	.datab(\FIFO_0|data_out[7]~8_combout ),
	.datac(\FIFO_0|Decoder0~3_combout ),
	.datad(\SYNCHRONIZER|Mux0~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|mem[11][2]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[11][2]~4 .lut_mask = "d0c0";
defparam \FIFO_0|mem[11][2]~4 .operation_mode = "normal";
defparam \FIFO_0|mem[11][2]~4 .output_mode = "comb_only";
defparam \FIFO_0|mem[11][2]~4 .register_cascade_mode = "off";
defparam \FIFO_0|mem[11][2]~4 .sum_lutc_input = "datac";
defparam \FIFO_0|mem[11][2]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N2
maxv_lcell \FIFO_0|mem[11][0] (
// Equation(s):
// \FIFO_0|mem[11][0]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_0|mem[11][2]~4_combout , \FIFO_0|mem~0 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_0|mem~0 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[11][2]~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_0|mem[11][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[11][0] .lut_mask = "0000";
defparam \FIFO_0|mem[11][0] .operation_mode = "normal";
defparam \FIFO_0|mem[11][0] .output_mode = "reg_only";
defparam \FIFO_0|mem[11][0] .register_cascade_mode = "off";
defparam \FIFO_0|mem[11][0] .sum_lutc_input = "datac";
defparam \FIFO_0|mem[11][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y10_N1
maxv_lcell \FIFO_0|Decoder0~1 (
// Equation(s):
// \FIFO_0|Decoder0~1_combout  = (\FIFO_0|wr_ptr [0] & (\FIFO_0|wr_ptr [3] & (!\FIFO_0|wr_ptr [2] & !\FIFO_0|wr_ptr [1])))

	.clk(gnd),
	.dataa(\FIFO_0|wr_ptr [0]),
	.datab(\FIFO_0|wr_ptr [3]),
	.datac(\FIFO_0|wr_ptr [2]),
	.datad(\FIFO_0|wr_ptr [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|Decoder0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|Decoder0~1 .lut_mask = "0008";
defparam \FIFO_0|Decoder0~1 .operation_mode = "normal";
defparam \FIFO_0|Decoder0~1 .output_mode = "comb_only";
defparam \FIFO_0|Decoder0~1 .register_cascade_mode = "off";
defparam \FIFO_0|Decoder0~1 .sum_lutc_input = "datac";
defparam \FIFO_0|Decoder0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N2
maxv_lcell \FIFO_0|mem[9][1]~2 (
// Equation(s):
// \FIFO_0|mem[9][1]~2_combout  = (\FIFO_0|Decoder0~1_combout  & ((\FIFO_0|data_out[7]~8_combout ) # ((!\FIFO_0|wr_ptr[3]~12_combout  & \SYNCHRONIZER|Mux0~0 ))))

	.clk(gnd),
	.dataa(\FIFO_0|wr_ptr[3]~12_combout ),
	.datab(\FIFO_0|data_out[7]~8_combout ),
	.datac(\FIFO_0|Decoder0~1_combout ),
	.datad(\SYNCHRONIZER|Mux0~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|mem[9][1]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[9][1]~2 .lut_mask = "d0c0";
defparam \FIFO_0|mem[9][1]~2 .operation_mode = "normal";
defparam \FIFO_0|mem[9][1]~2 .output_mode = "comb_only";
defparam \FIFO_0|mem[9][1]~2 .register_cascade_mode = "off";
defparam \FIFO_0|mem[9][1]~2 .sum_lutc_input = "datac";
defparam \FIFO_0|mem[9][1]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N1
maxv_lcell \FIFO_0|mem[9][0] (
// Equation(s):
// \FIFO_0|data_out[0]~10  = (\FIFO_0|rd_ptr [1] & (((\FIFO_0|rd_ptr [0])))) # (!\FIFO_0|rd_ptr [1] & ((\FIFO_0|rd_ptr [0] & ((B1_mem[9][0]))) # (!\FIFO_0|rd_ptr [0] & (\FIFO_0|mem[8][0]~regout ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_0|rd_ptr [1]),
	.datab(\FIFO_0|mem[8][0]~regout ),
	.datac(\FIFO_0|mem~0 ),
	.datad(\FIFO_0|rd_ptr [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[9][1]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|data_out[0]~10 ),
	.regout(\FIFO_0|mem[9][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[9][0] .lut_mask = "fa44";
defparam \FIFO_0|mem[9][0] .operation_mode = "normal";
defparam \FIFO_0|mem[9][0] .output_mode = "comb_only";
defparam \FIFO_0|mem[9][0] .register_cascade_mode = "off";
defparam \FIFO_0|mem[9][0] .sum_lutc_input = "qfbk";
defparam \FIFO_0|mem[9][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y10_N7
maxv_lcell \FIFO_0|Decoder0~0 (
// Equation(s):
// \FIFO_0|Decoder0~0_combout  = (!\FIFO_0|wr_ptr [0] & (\FIFO_0|wr_ptr [3] & (!\FIFO_0|wr_ptr [2] & \FIFO_0|wr_ptr [1])))

	.clk(gnd),
	.dataa(\FIFO_0|wr_ptr [0]),
	.datab(\FIFO_0|wr_ptr [3]),
	.datac(\FIFO_0|wr_ptr [2]),
	.datad(\FIFO_0|wr_ptr [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|Decoder0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|Decoder0~0 .lut_mask = "0400";
defparam \FIFO_0|Decoder0~0 .operation_mode = "normal";
defparam \FIFO_0|Decoder0~0 .output_mode = "comb_only";
defparam \FIFO_0|Decoder0~0 .register_cascade_mode = "off";
defparam \FIFO_0|Decoder0~0 .sum_lutc_input = "datac";
defparam \FIFO_0|Decoder0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N7
maxv_lcell \FIFO_0|mem[10][0]~1 (
// Equation(s):
// \FIFO_0|mem[10][0]~1_combout  = (\FIFO_0|Decoder0~0_combout  & ((\FIFO_0|data_out[7]~8_combout ) # ((!\FIFO_0|wr_ptr[3]~12_combout  & \SYNCHRONIZER|Mux0~0 ))))

	.clk(gnd),
	.dataa(\FIFO_0|data_out[7]~8_combout ),
	.datab(\FIFO_0|wr_ptr[3]~12_combout ),
	.datac(\SYNCHRONIZER|Mux0~0 ),
	.datad(\FIFO_0|Decoder0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|mem[10][0]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[10][0]~1 .lut_mask = "ba00";
defparam \FIFO_0|mem[10][0]~1 .operation_mode = "normal";
defparam \FIFO_0|mem[10][0]~1 .output_mode = "comb_only";
defparam \FIFO_0|mem[10][0]~1 .register_cascade_mode = "off";
defparam \FIFO_0|mem[10][0]~1 .sum_lutc_input = "datac";
defparam \FIFO_0|mem[10][0]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N2
maxv_lcell \FIFO_0|mem[10][0] (
// Equation(s):
// \FIFO_0|data_out[0]~11  = (\FIFO_0|rd_ptr [1] & ((\FIFO_0|data_out[0]~10  & (\FIFO_0|mem[11][0]~regout )) # (!\FIFO_0|data_out[0]~10  & ((B1_mem[10][0]))))) # (!\FIFO_0|rd_ptr [1] & (((\FIFO_0|data_out[0]~10 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_0|rd_ptr [1]),
	.datab(\FIFO_0|mem[11][0]~regout ),
	.datac(\FIFO_0|mem~0 ),
	.datad(\FIFO_0|data_out[0]~10 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[10][0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|data_out[0]~11 ),
	.regout(\FIFO_0|mem[10][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[10][0] .lut_mask = "dda0";
defparam \FIFO_0|mem[10][0] .operation_mode = "normal";
defparam \FIFO_0|mem[10][0] .output_mode = "comb_only";
defparam \FIFO_0|mem[10][0] .register_cascade_mode = "off";
defparam \FIFO_0|mem[10][0] .sum_lutc_input = "qfbk";
defparam \FIFO_0|mem[10][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y10_N2
maxv_lcell \FIFO_0|Decoder0~6 (
// Equation(s):
// \FIFO_0|Decoder0~6_combout  = (!\FIFO_0|wr_ptr [3] & (\FIFO_0|wr_ptr [2] & (!\FIFO_0|wr_ptr [1] & !\FIFO_0|wr_ptr [0])))

	.clk(gnd),
	.dataa(\FIFO_0|wr_ptr [3]),
	.datab(\FIFO_0|wr_ptr [2]),
	.datac(\FIFO_0|wr_ptr [1]),
	.datad(\FIFO_0|wr_ptr [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|Decoder0~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|Decoder0~6 .lut_mask = "0004";
defparam \FIFO_0|Decoder0~6 .operation_mode = "normal";
defparam \FIFO_0|Decoder0~6 .output_mode = "comb_only";
defparam \FIFO_0|Decoder0~6 .register_cascade_mode = "off";
defparam \FIFO_0|Decoder0~6 .sum_lutc_input = "datac";
defparam \FIFO_0|Decoder0~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N8
maxv_lcell \FIFO_0|mem[4][4]~7 (
// Equation(s):
// \FIFO_0|mem[4][4]~7_combout  = (\FIFO_0|Decoder0~6_combout  & ((\FIFO_0|data_out[7]~8_combout ) # ((\SYNCHRONIZER|Mux0~0  & !\FIFO_0|wr_ptr[3]~12_combout ))))

	.clk(gnd),
	.dataa(\FIFO_0|data_out[7]~8_combout ),
	.datab(\SYNCHRONIZER|Mux0~0 ),
	.datac(\FIFO_0|Decoder0~6_combout ),
	.datad(\FIFO_0|wr_ptr[3]~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|mem[4][4]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[4][4]~7 .lut_mask = "a0e0";
defparam \FIFO_0|mem[4][4]~7 .operation_mode = "normal";
defparam \FIFO_0|mem[4][4]~7 .output_mode = "comb_only";
defparam \FIFO_0|mem[4][4]~7 .register_cascade_mode = "off";
defparam \FIFO_0|mem[4][4]~7 .sum_lutc_input = "datac";
defparam \FIFO_0|mem[4][4]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N6
maxv_lcell \FIFO_0|mem[4][0] (
// Equation(s):
// \FIFO_0|mem[4][0]~regout  = DFFEAS((((\FIFO_0|mem~0 ))), GLOBAL(\clk~combout ), VCC, , \FIFO_0|mem[4][4]~7_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_0|mem~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_0|mem[4][4]~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_0|mem[4][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[4][0] .lut_mask = "ff00";
defparam \FIFO_0|mem[4][0] .operation_mode = "normal";
defparam \FIFO_0|mem[4][0] .output_mode = "reg_only";
defparam \FIFO_0|mem[4][0] .register_cascade_mode = "off";
defparam \FIFO_0|mem[4][0] .sum_lutc_input = "datac";
defparam \FIFO_0|mem[4][0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y10_N3
maxv_lcell \FIFO_0|Decoder0~5 (
// Equation(s):
// \FIFO_0|Decoder0~5_combout  = (!\FIFO_0|wr_ptr [0] & (!\FIFO_0|wr_ptr [3] & (\FIFO_0|wr_ptr [2] & \FIFO_0|wr_ptr [1])))

	.clk(gnd),
	.dataa(\FIFO_0|wr_ptr [0]),
	.datab(\FIFO_0|wr_ptr [3]),
	.datac(\FIFO_0|wr_ptr [2]),
	.datad(\FIFO_0|wr_ptr [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|Decoder0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|Decoder0~5 .lut_mask = "1000";
defparam \FIFO_0|Decoder0~5 .operation_mode = "normal";
defparam \FIFO_0|Decoder0~5 .output_mode = "comb_only";
defparam \FIFO_0|Decoder0~5 .register_cascade_mode = "off";
defparam \FIFO_0|Decoder0~5 .sum_lutc_input = "datac";
defparam \FIFO_0|Decoder0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N2
maxv_lcell \FIFO_0|mem[6][8]~6 (
// Equation(s):
// \FIFO_0|mem[6][8]~6_combout  = (\FIFO_0|Decoder0~5_combout  & ((\FIFO_0|data_out[7]~8_combout ) # ((!\FIFO_0|wr_ptr[3]~12_combout  & \SYNCHRONIZER|Mux0~0 ))))

	.clk(gnd),
	.dataa(\FIFO_0|wr_ptr[3]~12_combout ),
	.datab(\FIFO_0|data_out[7]~8_combout ),
	.datac(\FIFO_0|Decoder0~5_combout ),
	.datad(\SYNCHRONIZER|Mux0~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|mem[6][8]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[6][8]~6 .lut_mask = "d0c0";
defparam \FIFO_0|mem[6][8]~6 .operation_mode = "normal";
defparam \FIFO_0|mem[6][8]~6 .output_mode = "comb_only";
defparam \FIFO_0|mem[6][8]~6 .register_cascade_mode = "off";
defparam \FIFO_0|mem[6][8]~6 .sum_lutc_input = "datac";
defparam \FIFO_0|mem[6][8]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N2
maxv_lcell \FIFO_0|mem[6][0] (
// Equation(s):
// \FIFO_0|data_out[0]~12  = (\FIFO_0|rd_ptr [0] & (\FIFO_0|rd_ptr [1])) # (!\FIFO_0|rd_ptr [0] & ((\FIFO_0|rd_ptr [1] & (B1_mem[6][0])) # (!\FIFO_0|rd_ptr [1] & ((\FIFO_0|mem[4][0]~regout )))))

	.clk(\clk~combout ),
	.dataa(\FIFO_0|rd_ptr [0]),
	.datab(\FIFO_0|rd_ptr [1]),
	.datac(\FIFO_0|mem~0 ),
	.datad(\FIFO_0|mem[4][0]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[6][8]~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|data_out[0]~12 ),
	.regout(\FIFO_0|mem[6][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[6][0] .lut_mask = "d9c8";
defparam \FIFO_0|mem[6][0] .operation_mode = "normal";
defparam \FIFO_0|mem[6][0] .output_mode = "comb_only";
defparam \FIFO_0|mem[6][0] .register_cascade_mode = "off";
defparam \FIFO_0|mem[6][0] .sum_lutc_input = "qfbk";
defparam \FIFO_0|mem[6][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y10_N6
maxv_lcell \FIFO_0|Decoder0~7 (
// Equation(s):
// \FIFO_0|Decoder0~7_combout  = (\FIFO_0|wr_ptr [0] & (!\FIFO_0|wr_ptr [3] & (\FIFO_0|wr_ptr [2] & \FIFO_0|wr_ptr [1])))

	.clk(gnd),
	.dataa(\FIFO_0|wr_ptr [0]),
	.datab(\FIFO_0|wr_ptr [3]),
	.datac(\FIFO_0|wr_ptr [2]),
	.datad(\FIFO_0|wr_ptr [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|Decoder0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|Decoder0~7 .lut_mask = "2000";
defparam \FIFO_0|Decoder0~7 .operation_mode = "normal";
defparam \FIFO_0|Decoder0~7 .output_mode = "comb_only";
defparam \FIFO_0|Decoder0~7 .register_cascade_mode = "off";
defparam \FIFO_0|Decoder0~7 .sum_lutc_input = "datac";
defparam \FIFO_0|Decoder0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N3
maxv_lcell \FIFO_0|mem[7][6]~8 (
// Equation(s):
// \FIFO_0|mem[7][6]~8_combout  = (\FIFO_0|Decoder0~7_combout  & ((\FIFO_0|data_out[7]~8_combout ) # ((!\FIFO_0|wr_ptr[3]~12_combout  & \SYNCHRONIZER|Mux0~0 ))))

	.clk(gnd),
	.dataa(\FIFO_0|data_out[7]~8_combout ),
	.datab(\FIFO_0|wr_ptr[3]~12_combout ),
	.datac(\FIFO_0|Decoder0~7_combout ),
	.datad(\SYNCHRONIZER|Mux0~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|mem[7][6]~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[7][6]~8 .lut_mask = "b0a0";
defparam \FIFO_0|mem[7][6]~8 .operation_mode = "normal";
defparam \FIFO_0|mem[7][6]~8 .output_mode = "comb_only";
defparam \FIFO_0|mem[7][6]~8 .register_cascade_mode = "off";
defparam \FIFO_0|mem[7][6]~8 .sum_lutc_input = "datac";
defparam \FIFO_0|mem[7][6]~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N8
maxv_lcell \FIFO_0|mem[7][0] (
// Equation(s):
// \FIFO_0|mem[7][0]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_0|mem[7][6]~8_combout , \FIFO_0|mem~0 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_0|mem~0 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[7][6]~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_0|mem[7][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[7][0] .lut_mask = "0000";
defparam \FIFO_0|mem[7][0] .operation_mode = "normal";
defparam \FIFO_0|mem[7][0] .output_mode = "reg_only";
defparam \FIFO_0|mem[7][0] .register_cascade_mode = "off";
defparam \FIFO_0|mem[7][0] .sum_lutc_input = "datac";
defparam \FIFO_0|mem[7][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y10_N5
maxv_lcell \FIFO_0|Decoder0~4 (
// Equation(s):
// \FIFO_0|Decoder0~4_combout  = (\FIFO_0|wr_ptr [0] & (!\FIFO_0|wr_ptr [3] & (\FIFO_0|wr_ptr [2] & !\FIFO_0|wr_ptr [1])))

	.clk(gnd),
	.dataa(\FIFO_0|wr_ptr [0]),
	.datab(\FIFO_0|wr_ptr [3]),
	.datac(\FIFO_0|wr_ptr [2]),
	.datad(\FIFO_0|wr_ptr [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|Decoder0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|Decoder0~4 .lut_mask = "0020";
defparam \FIFO_0|Decoder0~4 .operation_mode = "normal";
defparam \FIFO_0|Decoder0~4 .output_mode = "comb_only";
defparam \FIFO_0|Decoder0~4 .register_cascade_mode = "off";
defparam \FIFO_0|Decoder0~4 .sum_lutc_input = "datac";
defparam \FIFO_0|Decoder0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N3
maxv_lcell \FIFO_0|mem[5][5]~5 (
// Equation(s):
// \FIFO_0|mem[5][5]~5_combout  = (\FIFO_0|Decoder0~4_combout  & ((\FIFO_0|data_out[7]~8_combout ) # ((!\FIFO_0|wr_ptr[3]~12_combout  & \SYNCHRONIZER|Mux0~0 ))))

	.clk(gnd),
	.dataa(\FIFO_0|wr_ptr[3]~12_combout ),
	.datab(\FIFO_0|Decoder0~4_combout ),
	.datac(\FIFO_0|data_out[7]~8_combout ),
	.datad(\SYNCHRONIZER|Mux0~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|mem[5][5]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[5][5]~5 .lut_mask = "c4c0";
defparam \FIFO_0|mem[5][5]~5 .operation_mode = "normal";
defparam \FIFO_0|mem[5][5]~5 .output_mode = "comb_only";
defparam \FIFO_0|mem[5][5]~5 .register_cascade_mode = "off";
defparam \FIFO_0|mem[5][5]~5 .sum_lutc_input = "datac";
defparam \FIFO_0|mem[5][5]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N0
maxv_lcell \FIFO_0|mem[5][0] (
// Equation(s):
// \FIFO_0|data_out[0]~13  = (\FIFO_0|rd_ptr [0] & ((\FIFO_0|data_out[0]~12  & ((\FIFO_0|mem[7][0]~regout ))) # (!\FIFO_0|data_out[0]~12  & (B1_mem[5][0])))) # (!\FIFO_0|rd_ptr [0] & (\FIFO_0|data_out[0]~12 ))

	.clk(\clk~combout ),
	.dataa(\FIFO_0|rd_ptr [0]),
	.datab(\FIFO_0|data_out[0]~12 ),
	.datac(\FIFO_0|mem~0 ),
	.datad(\FIFO_0|mem[7][0]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[5][5]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|data_out[0]~13 ),
	.regout(\FIFO_0|mem[5][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[5][0] .lut_mask = "ec64";
defparam \FIFO_0|mem[5][0] .operation_mode = "normal";
defparam \FIFO_0|mem[5][0] .output_mode = "comb_only";
defparam \FIFO_0|mem[5][0] .register_cascade_mode = "off";
defparam \FIFO_0|mem[5][0] .sum_lutc_input = "qfbk";
defparam \FIFO_0|mem[5][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y10_N9
maxv_lcell \FIFO_0|Decoder0~11 (
// Equation(s):
// \FIFO_0|Decoder0~11_combout  = (\FIFO_0|wr_ptr [0] & (!\FIFO_0|wr_ptr [3] & (!\FIFO_0|wr_ptr [2] & \FIFO_0|wr_ptr [1])))

	.clk(gnd),
	.dataa(\FIFO_0|wr_ptr [0]),
	.datab(\FIFO_0|wr_ptr [3]),
	.datac(\FIFO_0|wr_ptr [2]),
	.datad(\FIFO_0|wr_ptr [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|Decoder0~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|Decoder0~11 .lut_mask = "0200";
defparam \FIFO_0|Decoder0~11 .operation_mode = "normal";
defparam \FIFO_0|Decoder0~11 .output_mode = "comb_only";
defparam \FIFO_0|Decoder0~11 .register_cascade_mode = "off";
defparam \FIFO_0|Decoder0~11 .sum_lutc_input = "datac";
defparam \FIFO_0|Decoder0~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N3
maxv_lcell \FIFO_0|mem[3][8]~12 (
// Equation(s):
// \FIFO_0|mem[3][8]~12_combout  = (\FIFO_0|Decoder0~11_combout  & ((\FIFO_0|data_out[7]~8_combout ) # ((!\FIFO_0|wr_ptr[3]~12_combout  & \SYNCHRONIZER|Mux0~0 ))))

	.clk(gnd),
	.dataa(\FIFO_0|wr_ptr[3]~12_combout ),
	.datab(\FIFO_0|data_out[7]~8_combout ),
	.datac(\FIFO_0|Decoder0~11_combout ),
	.datad(\SYNCHRONIZER|Mux0~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|mem[3][8]~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[3][8]~12 .lut_mask = "d0c0";
defparam \FIFO_0|mem[3][8]~12 .operation_mode = "normal";
defparam \FIFO_0|mem[3][8]~12 .output_mode = "comb_only";
defparam \FIFO_0|mem[3][8]~12 .register_cascade_mode = "off";
defparam \FIFO_0|mem[3][8]~12 .sum_lutc_input = "datac";
defparam \FIFO_0|mem[3][8]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N4
maxv_lcell \FIFO_0|mem[3][0] (
// Equation(s):
// \FIFO_0|mem[3][0]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_0|mem[3][8]~12_combout , \FIFO_0|mem~0 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_0|mem~0 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[3][8]~12_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_0|mem[3][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[3][0] .lut_mask = "0000";
defparam \FIFO_0|mem[3][0] .operation_mode = "normal";
defparam \FIFO_0|mem[3][0] .output_mode = "reg_only";
defparam \FIFO_0|mem[3][0] .register_cascade_mode = "off";
defparam \FIFO_0|mem[3][0] .sum_lutc_input = "datac";
defparam \FIFO_0|mem[3][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y10_N5
maxv_lcell \FIFO_0|Decoder0~10 (
// Equation(s):
// \FIFO_0|Decoder0~10_combout  = (!\FIFO_0|wr_ptr [3] & (!\FIFO_0|wr_ptr [2] & (!\FIFO_0|wr_ptr [1] & !\FIFO_0|wr_ptr [0])))

	.clk(gnd),
	.dataa(\FIFO_0|wr_ptr [3]),
	.datab(\FIFO_0|wr_ptr [2]),
	.datac(\FIFO_0|wr_ptr [1]),
	.datad(\FIFO_0|wr_ptr [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|Decoder0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|Decoder0~10 .lut_mask = "0001";
defparam \FIFO_0|Decoder0~10 .operation_mode = "normal";
defparam \FIFO_0|Decoder0~10 .output_mode = "comb_only";
defparam \FIFO_0|Decoder0~10 .register_cascade_mode = "off";
defparam \FIFO_0|Decoder0~10 .sum_lutc_input = "datac";
defparam \FIFO_0|Decoder0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N7
maxv_lcell \FIFO_0|mem[0][5]~11 (
// Equation(s):
// \FIFO_0|mem[0][5]~11_combout  = (\FIFO_0|Decoder0~10_combout  & ((\FIFO_0|data_out[7]~8_combout ) # ((!\FIFO_0|wr_ptr[3]~12_combout  & \SYNCHRONIZER|Mux0~0 ))))

	.clk(gnd),
	.dataa(\FIFO_0|Decoder0~10_combout ),
	.datab(\FIFO_0|data_out[7]~8_combout ),
	.datac(\FIFO_0|wr_ptr[3]~12_combout ),
	.datad(\SYNCHRONIZER|Mux0~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|mem[0][5]~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[0][5]~11 .lut_mask = "8a88";
defparam \FIFO_0|mem[0][5]~11 .operation_mode = "normal";
defparam \FIFO_0|mem[0][5]~11 .output_mode = "comb_only";
defparam \FIFO_0|mem[0][5]~11 .register_cascade_mode = "off";
defparam \FIFO_0|mem[0][5]~11 .sum_lutc_input = "datac";
defparam \FIFO_0|mem[0][5]~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N2
maxv_lcell \FIFO_0|mem[0][0] (
// Equation(s):
// \FIFO_0|mem[0][0]~regout  = DFFEAS((((\FIFO_0|mem~0 ))), GLOBAL(\clk~combout ), VCC, , \FIFO_0|mem[0][5]~11_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_0|mem~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_0|mem[0][5]~11_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_0|mem[0][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[0][0] .lut_mask = "ff00";
defparam \FIFO_0|mem[0][0] .operation_mode = "normal";
defparam \FIFO_0|mem[0][0] .output_mode = "reg_only";
defparam \FIFO_0|mem[0][0] .register_cascade_mode = "off";
defparam \FIFO_0|mem[0][0] .sum_lutc_input = "datac";
defparam \FIFO_0|mem[0][0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N6
maxv_lcell \FIFO_0|Decoder0~9 (
// Equation(s):
// \FIFO_0|Decoder0~9_combout  = (!\FIFO_0|wr_ptr [3] & (!\FIFO_0|wr_ptr [2] & (!\FIFO_0|wr_ptr [1] & \FIFO_0|wr_ptr [0])))

	.clk(gnd),
	.dataa(\FIFO_0|wr_ptr [3]),
	.datab(\FIFO_0|wr_ptr [2]),
	.datac(\FIFO_0|wr_ptr [1]),
	.datad(\FIFO_0|wr_ptr [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|Decoder0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|Decoder0~9 .lut_mask = "0100";
defparam \FIFO_0|Decoder0~9 .operation_mode = "normal";
defparam \FIFO_0|Decoder0~9 .output_mode = "comb_only";
defparam \FIFO_0|Decoder0~9 .register_cascade_mode = "off";
defparam \FIFO_0|Decoder0~9 .sum_lutc_input = "datac";
defparam \FIFO_0|Decoder0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N8
maxv_lcell \FIFO_0|mem[1][2]~10 (
// Equation(s):
// \FIFO_0|mem[1][2]~10_combout  = (\FIFO_0|Decoder0~9_combout  & ((\FIFO_0|data_out[7]~8_combout ) # ((!\FIFO_0|wr_ptr[3]~12_combout  & \SYNCHRONIZER|Mux0~0 ))))

	.clk(gnd),
	.dataa(\FIFO_0|wr_ptr[3]~12_combout ),
	.datab(\FIFO_0|Decoder0~9_combout ),
	.datac(\SYNCHRONIZER|Mux0~0 ),
	.datad(\FIFO_0|data_out[7]~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|mem[1][2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[1][2]~10 .lut_mask = "cc40";
defparam \FIFO_0|mem[1][2]~10 .operation_mode = "normal";
defparam \FIFO_0|mem[1][2]~10 .output_mode = "comb_only";
defparam \FIFO_0|mem[1][2]~10 .register_cascade_mode = "off";
defparam \FIFO_0|mem[1][2]~10 .sum_lutc_input = "datac";
defparam \FIFO_0|mem[1][2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N1
maxv_lcell \FIFO_0|mem[1][0] (
// Equation(s):
// \FIFO_0|data_out[0]~14  = (\FIFO_0|rd_ptr [1] & (((\FIFO_0|rd_ptr [0])))) # (!\FIFO_0|rd_ptr [1] & ((\FIFO_0|rd_ptr [0] & ((B1_mem[1][0]))) # (!\FIFO_0|rd_ptr [0] & (\FIFO_0|mem[0][0]~regout ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_0|mem[0][0]~regout ),
	.datab(\FIFO_0|rd_ptr [1]),
	.datac(\FIFO_0|mem~0 ),
	.datad(\FIFO_0|rd_ptr [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[1][2]~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|data_out[0]~14 ),
	.regout(\FIFO_0|mem[1][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[1][0] .lut_mask = "fc22";
defparam \FIFO_0|mem[1][0] .operation_mode = "normal";
defparam \FIFO_0|mem[1][0] .output_mode = "comb_only";
defparam \FIFO_0|mem[1][0] .register_cascade_mode = "off";
defparam \FIFO_0|mem[1][0] .sum_lutc_input = "qfbk";
defparam \FIFO_0|mem[1][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N7
maxv_lcell \FIFO_0|Decoder0~8 (
// Equation(s):
// \FIFO_0|Decoder0~8_combout  = (!\FIFO_0|wr_ptr [3] & (!\FIFO_0|wr_ptr [2] & (!\FIFO_0|wr_ptr [0] & \FIFO_0|wr_ptr [1])))

	.clk(gnd),
	.dataa(\FIFO_0|wr_ptr [3]),
	.datab(\FIFO_0|wr_ptr [2]),
	.datac(\FIFO_0|wr_ptr [0]),
	.datad(\FIFO_0|wr_ptr [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|Decoder0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|Decoder0~8 .lut_mask = "0100";
defparam \FIFO_0|Decoder0~8 .operation_mode = "normal";
defparam \FIFO_0|Decoder0~8 .output_mode = "comb_only";
defparam \FIFO_0|Decoder0~8 .register_cascade_mode = "off";
defparam \FIFO_0|Decoder0~8 .sum_lutc_input = "datac";
defparam \FIFO_0|Decoder0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N7
maxv_lcell \FIFO_0|mem[2][2]~9 (
// Equation(s):
// \FIFO_0|mem[2][2]~9_combout  = (\FIFO_0|Decoder0~8_combout  & ((\FIFO_0|data_out[7]~8_combout ) # ((!\FIFO_0|wr_ptr[3]~12_combout  & \SYNCHRONIZER|Mux0~0 ))))

	.clk(gnd),
	.dataa(\FIFO_0|wr_ptr[3]~12_combout ),
	.datab(\FIFO_0|Decoder0~8_combout ),
	.datac(\SYNCHRONIZER|Mux0~0 ),
	.datad(\FIFO_0|data_out[7]~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|mem[2][2]~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[2][2]~9 .lut_mask = "cc40";
defparam \FIFO_0|mem[2][2]~9 .operation_mode = "normal";
defparam \FIFO_0|mem[2][2]~9 .output_mode = "comb_only";
defparam \FIFO_0|mem[2][2]~9 .register_cascade_mode = "off";
defparam \FIFO_0|mem[2][2]~9 .sum_lutc_input = "datac";
defparam \FIFO_0|mem[2][2]~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N1
maxv_lcell \FIFO_0|mem[2][0] (
// Equation(s):
// \FIFO_0|data_out[0]~15  = (\FIFO_0|data_out[0]~14  & ((\FIFO_0|mem[3][0]~regout ) # ((!\FIFO_0|rd_ptr [1])))) # (!\FIFO_0|data_out[0]~14  & (((B1_mem[2][0] & \FIFO_0|rd_ptr [1]))))

	.clk(\clk~combout ),
	.dataa(\FIFO_0|mem[3][0]~regout ),
	.datab(\FIFO_0|data_out[0]~14 ),
	.datac(\FIFO_0|mem~0 ),
	.datad(\FIFO_0|rd_ptr [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[2][2]~9_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|data_out[0]~15 ),
	.regout(\FIFO_0|mem[2][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[2][0] .lut_mask = "b8cc";
defparam \FIFO_0|mem[2][0] .operation_mode = "normal";
defparam \FIFO_0|mem[2][0] .output_mode = "comb_only";
defparam \FIFO_0|mem[2][0] .register_cascade_mode = "off";
defparam \FIFO_0|mem[2][0] .sum_lutc_input = "qfbk";
defparam \FIFO_0|mem[2][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y6_N3
maxv_lcell \FIFO_0|data_out[0]~16 (
// Equation(s):
// \FIFO_0|data_out[0]~16_combout  = (\FIFO_0|rd_ptr [3] & (((\FIFO_0|rd_ptr [2])))) # (!\FIFO_0|rd_ptr [3] & ((\FIFO_0|rd_ptr [2] & (\FIFO_0|data_out[0]~13 )) # (!\FIFO_0|rd_ptr [2] & ((\FIFO_0|data_out[0]~15 )))))

	.clk(gnd),
	.dataa(\FIFO_0|data_out[0]~13 ),
	.datab(\FIFO_0|rd_ptr [3]),
	.datac(\FIFO_0|rd_ptr [2]),
	.datad(\FIFO_0|data_out[0]~15 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|data_out[0]~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|data_out[0]~16 .lut_mask = "e3e0";
defparam \FIFO_0|data_out[0]~16 .operation_mode = "normal";
defparam \FIFO_0|data_out[0]~16 .output_mode = "comb_only";
defparam \FIFO_0|data_out[0]~16 .register_cascade_mode = "off";
defparam \FIFO_0|data_out[0]~16 .sum_lutc_input = "datac";
defparam \FIFO_0|data_out[0]~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N0
maxv_lcell \comb_3|data_out[1] (
// Equation(s):
// \comb_3|data_out [1] = DFFEAS(((\comb_3|always6~0_combout  & (\data_in~combout [1])) # (!\comb_3|always6~0_combout  & ((\comb_3|fifo_full_state_byte [1])))), GLOBAL(\clk~combout ), VCC, , \comb_3|data_out[3]~0_combout , \comb_3|header_byte [1], , 
// !\resetn~combout , \FSM|present_state.LOAD_FIRST_DATA~regout )

	.clk(\clk~combout ),
	.dataa(\data_in~combout [1]),
	.datab(\comb_3|fifo_full_state_byte [1]),
	.datac(\comb_3|header_byte [1]),
	.datad(\comb_3|always6~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\resetn~combout ),
	.sload(\FSM|present_state.LOAD_FIRST_DATA~regout ),
	.ena(\comb_3|data_out[3]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\comb_3|data_out [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_3|data_out[1] .lut_mask = "aacc";
defparam \comb_3|data_out[1] .operation_mode = "normal";
defparam \comb_3|data_out[1] .output_mode = "reg_only";
defparam \comb_3|data_out[1] .register_cascade_mode = "off";
defparam \comb_3|data_out[1] .sum_lutc_input = "datac";
defparam \comb_3|data_out[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y6_N2
maxv_lcell \FIFO_0|mem[2][1] (
// Equation(s):
// \FIFO_0|mem~17  = ((\comb_3|data_out [1] & (\resetn~combout  & !\SYNCHRONIZER|soft_reset_0~regout )))
// \FIFO_0|mem[2][1]~regout  = DFFEAS(\FIFO_0|mem~17 , GLOBAL(\clk~combout ), VCC, , \FIFO_0|mem[2][2]~9_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\comb_3|data_out [1]),
	.datac(\resetn~combout ),
	.datad(\SYNCHRONIZER|soft_reset_0~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_0|mem[2][2]~9_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|mem~17 ),
	.regout(\FIFO_0|mem[2][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[2][1] .lut_mask = "00c0";
defparam \FIFO_0|mem[2][1] .operation_mode = "normal";
defparam \FIFO_0|mem[2][1] .output_mode = "reg_and_comb";
defparam \FIFO_0|mem[2][1] .register_cascade_mode = "off";
defparam \FIFO_0|mem[2][1] .sum_lutc_input = "datac";
defparam \FIFO_0|mem[2][1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N1
maxv_lcell \FIFO_0|mem[3][1] (
// Equation(s):
// \FIFO_0|mem[3][1]~regout  = DFFEAS((((\FIFO_0|mem~17 ))), GLOBAL(\clk~combout ), VCC, , \FIFO_0|mem[3][8]~12_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_0|mem~17 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_0|mem[3][8]~12_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_0|mem[3][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[3][1] .lut_mask = "ff00";
defparam \FIFO_0|mem[3][1] .operation_mode = "normal";
defparam \FIFO_0|mem[3][1] .output_mode = "reg_only";
defparam \FIFO_0|mem[3][1] .register_cascade_mode = "off";
defparam \FIFO_0|mem[3][1] .sum_lutc_input = "datac";
defparam \FIFO_0|mem[3][1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y9_N4
maxv_lcell \FIFO_0|mem[7][1] (
// Equation(s):
// \FIFO_0|data_out[1]~29  = (\FIFO_0|rd_ptr [2] & (((B1_mem[7][1]) # (\FIFO_0|rd_ptr [3])))) # (!\FIFO_0|rd_ptr [2] & (\FIFO_0|mem[3][1]~regout  & ((!\FIFO_0|rd_ptr [3]))))

	.clk(\clk~combout ),
	.dataa(\FIFO_0|mem[3][1]~regout ),
	.datab(\FIFO_0|rd_ptr [2]),
	.datac(\FIFO_0|mem~17 ),
	.datad(\FIFO_0|rd_ptr [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[7][6]~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|data_out[1]~29 ),
	.regout(\FIFO_0|mem[7][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[7][1] .lut_mask = "cce2";
defparam \FIFO_0|mem[7][1] .operation_mode = "normal";
defparam \FIFO_0|mem[7][1] .output_mode = "comb_only";
defparam \FIFO_0|mem[7][1] .register_cascade_mode = "off";
defparam \FIFO_0|mem[7][1] .sum_lutc_input = "qfbk";
defparam \FIFO_0|mem[7][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y8_N9
maxv_lcell \FIFO_0|mem[15][1] (
// Equation(s):
// \FIFO_0|mem[15][1]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_0|mem[15][0]~16_combout , \FIFO_0|mem~17 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_0|mem~17 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[15][0]~16_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_0|mem[15][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[15][1] .lut_mask = "0000";
defparam \FIFO_0|mem[15][1] .operation_mode = "normal";
defparam \FIFO_0|mem[15][1] .output_mode = "reg_only";
defparam \FIFO_0|mem[15][1] .register_cascade_mode = "off";
defparam \FIFO_0|mem[15][1] .sum_lutc_input = "datac";
defparam \FIFO_0|mem[15][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y9_N9
maxv_lcell \FIFO_0|mem[11][1] (
// Equation(s):
// \FIFO_0|data_out[1]~30  = (\FIFO_0|data_out[1]~29  & ((\FIFO_0|mem[15][1]~regout ) # ((!\FIFO_0|rd_ptr [3])))) # (!\FIFO_0|data_out[1]~29  & (((B1_mem[11][1] & \FIFO_0|rd_ptr [3]))))

	.clk(\clk~combout ),
	.dataa(\FIFO_0|data_out[1]~29 ),
	.datab(\FIFO_0|mem[15][1]~regout ),
	.datac(\FIFO_0|mem~17 ),
	.datad(\FIFO_0|rd_ptr [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[11][2]~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|data_out[1]~30 ),
	.regout(\FIFO_0|mem[11][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[11][1] .lut_mask = "d8aa";
defparam \FIFO_0|mem[11][1] .operation_mode = "normal";
defparam \FIFO_0|mem[11][1] .output_mode = "comb_only";
defparam \FIFO_0|mem[11][1] .register_cascade_mode = "off";
defparam \FIFO_0|mem[11][1] .sum_lutc_input = "qfbk";
defparam \FIFO_0|mem[11][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y6_N9
maxv_lcell \FIFO_0|mem[14][1] (
// Equation(s):
// \FIFO_0|mem[14][1]~regout  = DFFEAS((((\FIFO_0|mem~17 ))), GLOBAL(\clk~combout ), VCC, , \FIFO_0|mem[14][0]~14_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_0|mem~17 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_0|mem[14][0]~14_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_0|mem[14][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[14][1] .lut_mask = "ff00";
defparam \FIFO_0|mem[14][1] .operation_mode = "normal";
defparam \FIFO_0|mem[14][1] .output_mode = "reg_only";
defparam \FIFO_0|mem[14][1] .register_cascade_mode = "off";
defparam \FIFO_0|mem[14][1] .sum_lutc_input = "datac";
defparam \FIFO_0|mem[14][1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N6
maxv_lcell \FIFO_0|mem[10][1] (
// Equation(s):
// \FIFO_0|data_out[1]~22  = (\FIFO_0|rd_ptr [3] & (((B1_mem[10][1]) # (\FIFO_0|rd_ptr [2])))) # (!\FIFO_0|rd_ptr [3] & (\FIFO_0|mem[2][1]~regout  & ((!\FIFO_0|rd_ptr [2]))))

	.clk(\clk~combout ),
	.dataa(\FIFO_0|rd_ptr [3]),
	.datab(\FIFO_0|mem[2][1]~regout ),
	.datac(\FIFO_0|mem~17 ),
	.datad(\FIFO_0|rd_ptr [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[10][0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|data_out[1]~22 ),
	.regout(\FIFO_0|mem[10][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[10][1] .lut_mask = "aae4";
defparam \FIFO_0|mem[10][1] .operation_mode = "normal";
defparam \FIFO_0|mem[10][1] .output_mode = "comb_only";
defparam \FIFO_0|mem[10][1] .register_cascade_mode = "off";
defparam \FIFO_0|mem[10][1] .sum_lutc_input = "qfbk";
defparam \FIFO_0|mem[10][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N0
maxv_lcell \FIFO_0|mem[6][1] (
// Equation(s):
// \FIFO_0|data_out[1]~23  = (\FIFO_0|rd_ptr [2] & ((\FIFO_0|data_out[1]~22  & (\FIFO_0|mem[14][1]~regout )) # (!\FIFO_0|data_out[1]~22  & ((B1_mem[6][1]))))) # (!\FIFO_0|rd_ptr [2] & (((\FIFO_0|data_out[1]~22 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_0|rd_ptr [2]),
	.datab(\FIFO_0|mem[14][1]~regout ),
	.datac(\FIFO_0|mem~17 ),
	.datad(\FIFO_0|data_out[1]~22 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[6][8]~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|data_out[1]~23 ),
	.regout(\FIFO_0|mem[6][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[6][1] .lut_mask = "dda0";
defparam \FIFO_0|mem[6][1] .operation_mode = "normal";
defparam \FIFO_0|mem[6][1] .output_mode = "comb_only";
defparam \FIFO_0|mem[6][1] .register_cascade_mode = "off";
defparam \FIFO_0|mem[6][1] .sum_lutc_input = "qfbk";
defparam \FIFO_0|mem[6][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N9
maxv_lcell \FIFO_0|mem[1][1] (
// Equation(s):
// \FIFO_0|mem[1][1]~regout  = DFFEAS((((\FIFO_0|mem~17 ))), GLOBAL(\clk~combout ), VCC, , \FIFO_0|mem[1][2]~10_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_0|mem~17 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_0|mem[1][2]~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_0|mem[1][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[1][1] .lut_mask = "f0f0";
defparam \FIFO_0|mem[1][1] .operation_mode = "normal";
defparam \FIFO_0|mem[1][1] .output_mode = "reg_only";
defparam \FIFO_0|mem[1][1] .register_cascade_mode = "off";
defparam \FIFO_0|mem[1][1] .sum_lutc_input = "datac";
defparam \FIFO_0|mem[1][1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N4
maxv_lcell \FIFO_0|mem[5][1] (
// Equation(s):
// \FIFO_0|data_out[1]~24  = (\FIFO_0|rd_ptr [3] & (\FIFO_0|rd_ptr [2])) # (!\FIFO_0|rd_ptr [3] & ((\FIFO_0|rd_ptr [2] & (B1_mem[5][1])) # (!\FIFO_0|rd_ptr [2] & ((\FIFO_0|mem[1][1]~regout )))))

	.clk(\clk~combout ),
	.dataa(\FIFO_0|rd_ptr [3]),
	.datab(\FIFO_0|rd_ptr [2]),
	.datac(\FIFO_0|mem~17 ),
	.datad(\FIFO_0|mem[1][1]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[5][5]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|data_out[1]~24 ),
	.regout(\FIFO_0|mem[5][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[5][1] .lut_mask = "d9c8";
defparam \FIFO_0|mem[5][1] .operation_mode = "normal";
defparam \FIFO_0|mem[5][1] .output_mode = "comb_only";
defparam \FIFO_0|mem[5][1] .register_cascade_mode = "off";
defparam \FIFO_0|mem[5][1] .sum_lutc_input = "qfbk";
defparam \FIFO_0|mem[5][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y7_N3
maxv_lcell \FIFO_0|mem[13][1] (
// Equation(s):
// \FIFO_0|mem[13][1]~regout  = DFFEAS((((\FIFO_0|mem~17 ))), GLOBAL(\clk~combout ), VCC, , \FIFO_0|mem[13][1]~13_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_0|mem~17 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_0|mem[13][1]~13_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_0|mem[13][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[13][1] .lut_mask = "ff00";
defparam \FIFO_0|mem[13][1] .operation_mode = "normal";
defparam \FIFO_0|mem[13][1] .output_mode = "reg_only";
defparam \FIFO_0|mem[13][1] .register_cascade_mode = "off";
defparam \FIFO_0|mem[13][1] .sum_lutc_input = "datac";
defparam \FIFO_0|mem[13][1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N0
maxv_lcell \FIFO_0|mem[9][1] (
// Equation(s):
// \FIFO_0|data_out[1]~25  = (\FIFO_0|data_out[1]~24  & ((\FIFO_0|mem[13][1]~regout ) # ((!\FIFO_0|rd_ptr [3])))) # (!\FIFO_0|data_out[1]~24  & (((B1_mem[9][1] & \FIFO_0|rd_ptr [3]))))

	.clk(\clk~combout ),
	.dataa(\FIFO_0|data_out[1]~24 ),
	.datab(\FIFO_0|mem[13][1]~regout ),
	.datac(\FIFO_0|mem~17 ),
	.datad(\FIFO_0|rd_ptr [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[9][1]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|data_out[1]~25 ),
	.regout(\FIFO_0|mem[9][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[9][1] .lut_mask = "d8aa";
defparam \FIFO_0|mem[9][1] .operation_mode = "normal";
defparam \FIFO_0|mem[9][1] .output_mode = "comb_only";
defparam \FIFO_0|mem[9][1] .register_cascade_mode = "off";
defparam \FIFO_0|mem[9][1] .sum_lutc_input = "qfbk";
defparam \FIFO_0|mem[9][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y8_N8
maxv_lcell \FIFO_0|mem[12][1] (
// Equation(s):
// \FIFO_0|mem[12][1]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_0|mem[12][0]~15_combout , \FIFO_0|mem~17 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_0|mem~17 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[12][0]~15_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_0|mem[12][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[12][1] .lut_mask = "0000";
defparam \FIFO_0|mem[12][1] .operation_mode = "normal";
defparam \FIFO_0|mem[12][1] .output_mode = "reg_only";
defparam \FIFO_0|mem[12][1] .register_cascade_mode = "off";
defparam \FIFO_0|mem[12][1] .sum_lutc_input = "datac";
defparam \FIFO_0|mem[12][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y9_N5
maxv_lcell \FIFO_0|mem[0][1] (
// Equation(s):
// \FIFO_0|mem[0][1]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_0|mem[0][5]~11_combout , \FIFO_0|mem~17 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_0|mem~17 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[0][5]~11_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_0|mem[0][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[0][1] .lut_mask = "0000";
defparam \FIFO_0|mem[0][1] .operation_mode = "normal";
defparam \FIFO_0|mem[0][1] .output_mode = "reg_only";
defparam \FIFO_0|mem[0][1] .register_cascade_mode = "off";
defparam \FIFO_0|mem[0][1] .sum_lutc_input = "datac";
defparam \FIFO_0|mem[0][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y8_N3
maxv_lcell \FIFO_0|mem[8][1] (
// Equation(s):
// \FIFO_0|data_out[1]~26  = (\FIFO_0|rd_ptr [2] & (((\FIFO_0|rd_ptr [3])))) # (!\FIFO_0|rd_ptr [2] & ((\FIFO_0|rd_ptr [3] & ((B1_mem[8][1]))) # (!\FIFO_0|rd_ptr [3] & (\FIFO_0|mem[0][1]~regout ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_0|mem[0][1]~regout ),
	.datab(\FIFO_0|rd_ptr [2]),
	.datac(\FIFO_0|mem~17 ),
	.datad(\FIFO_0|rd_ptr [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[8][0]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|data_out[1]~26 ),
	.regout(\FIFO_0|mem[8][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[8][1] .lut_mask = "fc22";
defparam \FIFO_0|mem[8][1] .operation_mode = "normal";
defparam \FIFO_0|mem[8][1] .output_mode = "comb_only";
defparam \FIFO_0|mem[8][1] .register_cascade_mode = "off";
defparam \FIFO_0|mem[8][1] .sum_lutc_input = "qfbk";
defparam \FIFO_0|mem[8][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y8_N4
maxv_lcell \FIFO_0|mem[4][1] (
// Equation(s):
// \FIFO_0|data_out[1]~27  = (\FIFO_0|rd_ptr [2] & ((\FIFO_0|data_out[1]~26  & (\FIFO_0|mem[12][1]~regout )) # (!\FIFO_0|data_out[1]~26  & ((B1_mem[4][1]))))) # (!\FIFO_0|rd_ptr [2] & (((\FIFO_0|data_out[1]~26 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_0|mem[12][1]~regout ),
	.datab(\FIFO_0|rd_ptr [2]),
	.datac(\FIFO_0|mem~17 ),
	.datad(\FIFO_0|data_out[1]~26 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[4][4]~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|data_out[1]~27 ),
	.regout(\FIFO_0|mem[4][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[4][1] .lut_mask = "bbc0";
defparam \FIFO_0|mem[4][1] .operation_mode = "normal";
defparam \FIFO_0|mem[4][1] .output_mode = "comb_only";
defparam \FIFO_0|mem[4][1] .register_cascade_mode = "off";
defparam \FIFO_0|mem[4][1] .sum_lutc_input = "qfbk";
defparam \FIFO_0|mem[4][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y8_N0
maxv_lcell \FIFO_0|data_out[1]~28 (
// Equation(s):
// \FIFO_0|data_out[1]~28_combout  = (\FIFO_0|rd_ptr [1] & (\FIFO_0|rd_ptr [0])) # (!\FIFO_0|rd_ptr [1] & ((\FIFO_0|rd_ptr [0] & (\FIFO_0|data_out[1]~25 )) # (!\FIFO_0|rd_ptr [0] & ((\FIFO_0|data_out[1]~27 )))))

	.clk(gnd),
	.dataa(\FIFO_0|rd_ptr [1]),
	.datab(\FIFO_0|rd_ptr [0]),
	.datac(\FIFO_0|data_out[1]~25 ),
	.datad(\FIFO_0|data_out[1]~27 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|data_out[1]~28_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|data_out[1]~28 .lut_mask = "d9c8";
defparam \FIFO_0|data_out[1]~28 .operation_mode = "normal";
defparam \FIFO_0|data_out[1]~28 .output_mode = "comb_only";
defparam \FIFO_0|data_out[1]~28 .register_cascade_mode = "off";
defparam \FIFO_0|data_out[1]~28 .sum_lutc_input = "datac";
defparam \FIFO_0|data_out[1]~28 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N3
maxv_lcell \FIFO_0|data_out[1]~reg0 (
// Equation(s):
// \FIFO_0|data_out[1]~reg0_regout  = DFFEAS((\FIFO_0|rd_ptr [1] & ((\FIFO_0|data_out[1]~28_combout  & (\FIFO_0|data_out[1]~30 )) # (!\FIFO_0|data_out[1]~28_combout  & ((\FIFO_0|data_out[1]~23 ))))) # (!\FIFO_0|rd_ptr [1] & (((\FIFO_0|data_out[1]~28_combout 
// )))), GLOBAL(\clk~combout ), VCC, , \FIFO_0|data_out[7]~20_combout , , , !\resetn~combout , )

	.clk(\clk~combout ),
	.dataa(\FIFO_0|rd_ptr [1]),
	.datab(\FIFO_0|data_out[1]~30 ),
	.datac(\FIFO_0|data_out[1]~23 ),
	.datad(\FIFO_0|data_out[1]~28_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\resetn~combout ),
	.sload(gnd),
	.ena(\FIFO_0|data_out[7]~20_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_0|data_out[1]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|data_out[1]~reg0 .lut_mask = "dda0";
defparam \FIFO_0|data_out[1]~reg0 .operation_mode = "normal";
defparam \FIFO_0|data_out[1]~reg0 .output_mode = "reg_only";
defparam \FIFO_0|data_out[1]~reg0 .register_cascade_mode = "off";
defparam \FIFO_0|data_out[1]~reg0 .sum_lutc_input = "datac";
defparam \FIFO_0|data_out[1]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y5_N5
maxv_lcell \comb_3|data_out[4] (
// Equation(s):
// \comb_3|data_out [4] = DFFEAS(((\comb_3|always6~0_combout  & ((\data_in~combout [4]))) # (!\comb_3|always6~0_combout  & (\comb_3|fifo_full_state_byte [4]))), GLOBAL(\clk~combout ), VCC, , \comb_3|data_out[3]~0_combout , \comb_3|header_byte [4], , 
// !\resetn~combout , \FSM|present_state.LOAD_FIRST_DATA~regout )

	.clk(\clk~combout ),
	.dataa(\comb_3|fifo_full_state_byte [4]),
	.datab(\data_in~combout [4]),
	.datac(\comb_3|header_byte [4]),
	.datad(\comb_3|always6~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\resetn~combout ),
	.sload(\FSM|present_state.LOAD_FIRST_DATA~regout ),
	.ena(\comb_3|data_out[3]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\comb_3|data_out [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_3|data_out[4] .lut_mask = "ccaa";
defparam \comb_3|data_out[4] .operation_mode = "normal";
defparam \comb_3|data_out[4] .output_mode = "reg_only";
defparam \comb_3|data_out[4] .register_cascade_mode = "off";
defparam \comb_3|data_out[4] .sum_lutc_input = "datac";
defparam \comb_3|data_out[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y8_N8
maxv_lcell \FIFO_0|mem[8][4] (
// Equation(s):
// \FIFO_0|mem~20  = ((!\SYNCHRONIZER|soft_reset_0~regout  & (\resetn~combout  & \comb_3|data_out [4])))
// \FIFO_0|mem[8][4]~regout  = DFFEAS(\FIFO_0|mem~20 , GLOBAL(\clk~combout ), VCC, , \FIFO_0|mem[8][0]~3_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\SYNCHRONIZER|soft_reset_0~regout ),
	.datac(\resetn~combout ),
	.datad(\comb_3|data_out [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_0|mem[8][0]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|mem~20 ),
	.regout(\FIFO_0|mem[8][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[8][4] .lut_mask = "3000";
defparam \FIFO_0|mem[8][4] .operation_mode = "normal";
defparam \FIFO_0|mem[8][4] .output_mode = "reg_and_comb";
defparam \FIFO_0|mem[8][4] .register_cascade_mode = "off";
defparam \FIFO_0|mem[8][4] .sum_lutc_input = "datac";
defparam \FIFO_0|mem[8][4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N6
maxv_lcell \FIFO_0|mem[15][4] (
// Equation(s):
// \FIFO_0|mem[15][4]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_0|mem[15][0]~16_combout , \FIFO_0|mem~20 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_0|mem~20 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[15][0]~16_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_0|mem[15][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[15][4] .lut_mask = "0000";
defparam \FIFO_0|mem[15][4] .operation_mode = "normal";
defparam \FIFO_0|mem[15][4] .output_mode = "reg_only";
defparam \FIFO_0|mem[15][4] .register_cascade_mode = "off";
defparam \FIFO_0|mem[15][4] .sum_lutc_input = "datac";
defparam \FIFO_0|mem[15][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y7_N5
maxv_lcell \FIFO_0|mem[12][4] (
// Equation(s):
// \FIFO_0|mem[12][4]~regout  = DFFEAS((((\FIFO_0|mem~20 ))), GLOBAL(\clk~combout ), VCC, , \FIFO_0|mem[12][0]~15_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_0|mem~20 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_0|mem[12][0]~15_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_0|mem[12][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[12][4] .lut_mask = "ff00";
defparam \FIFO_0|mem[12][4] .operation_mode = "normal";
defparam \FIFO_0|mem[12][4] .output_mode = "reg_only";
defparam \FIFO_0|mem[12][4] .register_cascade_mode = "off";
defparam \FIFO_0|mem[12][4] .sum_lutc_input = "datac";
defparam \FIFO_0|mem[12][4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N9
maxv_lcell \FIFO_0|mem[14][4] (
// Equation(s):
// \FIFO_0|Mux4~7  = (\FIFO_0|rd_ptr [1] & (((B1_mem[14][4]) # (\FIFO_0|rd_ptr [0])))) # (!\FIFO_0|rd_ptr [1] & (\FIFO_0|mem[12][4]~regout  & ((!\FIFO_0|rd_ptr [0]))))

	.clk(\clk~combout ),
	.dataa(\FIFO_0|mem[12][4]~regout ),
	.datab(\FIFO_0|rd_ptr [1]),
	.datac(\FIFO_0|mem~20 ),
	.datad(\FIFO_0|rd_ptr [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[14][0]~14_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|Mux4~7 ),
	.regout(\FIFO_0|mem[14][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[14][4] .lut_mask = "cce2";
defparam \FIFO_0|mem[14][4] .operation_mode = "normal";
defparam \FIFO_0|mem[14][4] .output_mode = "comb_only";
defparam \FIFO_0|mem[14][4] .register_cascade_mode = "off";
defparam \FIFO_0|mem[14][4] .sum_lutc_input = "qfbk";
defparam \FIFO_0|mem[14][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y7_N0
maxv_lcell \FIFO_0|mem[13][4] (
// Equation(s):
// \FIFO_0|Mux4~8  = (\FIFO_0|rd_ptr [0] & ((\FIFO_0|Mux4~7  & (\FIFO_0|mem[15][4]~regout )) # (!\FIFO_0|Mux4~7  & ((B1_mem[13][4]))))) # (!\FIFO_0|rd_ptr [0] & (((\FIFO_0|Mux4~7 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_0|rd_ptr [0]),
	.datab(\FIFO_0|mem[15][4]~regout ),
	.datac(\FIFO_0|mem~20 ),
	.datad(\FIFO_0|Mux4~7 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[13][1]~13_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|Mux4~8 ),
	.regout(\FIFO_0|mem[13][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[13][4] .lut_mask = "dda0";
defparam \FIFO_0|mem[13][4] .operation_mode = "normal";
defparam \FIFO_0|mem[13][4] .output_mode = "comb_only";
defparam \FIFO_0|mem[13][4] .register_cascade_mode = "off";
defparam \FIFO_0|mem[13][4] .sum_lutc_input = "qfbk";
defparam \FIFO_0|mem[13][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y8_N9
maxv_lcell \FIFO_0|mem[11][4] (
// Equation(s):
// \FIFO_0|mem[11][4]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_0|mem[11][2]~4_combout , \FIFO_0|mem~20 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_0|mem~20 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[11][2]~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_0|mem[11][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[11][4] .lut_mask = "0000";
defparam \FIFO_0|mem[11][4] .operation_mode = "normal";
defparam \FIFO_0|mem[11][4] .output_mode = "reg_only";
defparam \FIFO_0|mem[11][4] .register_cascade_mode = "off";
defparam \FIFO_0|mem[11][4] .sum_lutc_input = "datac";
defparam \FIFO_0|mem[11][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y8_N0
maxv_lcell \FIFO_0|mem[9][4] (
// Equation(s):
// \FIFO_0|Mux4~0  = (\FIFO_0|rd_ptr [1] & (((\FIFO_0|rd_ptr [0])))) # (!\FIFO_0|rd_ptr [1] & ((\FIFO_0|rd_ptr [0] & ((B1_mem[9][4]))) # (!\FIFO_0|rd_ptr [0] & (\FIFO_0|mem[8][4]~regout ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_0|rd_ptr [1]),
	.datab(\FIFO_0|mem[8][4]~regout ),
	.datac(\FIFO_0|mem~20 ),
	.datad(\FIFO_0|rd_ptr [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[9][1]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|Mux4~0 ),
	.regout(\FIFO_0|mem[9][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[9][4] .lut_mask = "fa44";
defparam \FIFO_0|mem[9][4] .operation_mode = "normal";
defparam \FIFO_0|mem[9][4] .output_mode = "comb_only";
defparam \FIFO_0|mem[9][4] .register_cascade_mode = "off";
defparam \FIFO_0|mem[9][4] .sum_lutc_input = "qfbk";
defparam \FIFO_0|mem[9][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y8_N9
maxv_lcell \FIFO_0|mem[10][4] (
// Equation(s):
// \FIFO_0|Mux4~1  = (\FIFO_0|rd_ptr [1] & ((\FIFO_0|Mux4~0  & (\FIFO_0|mem[11][4]~regout )) # (!\FIFO_0|Mux4~0  & ((B1_mem[10][4]))))) # (!\FIFO_0|rd_ptr [1] & (((\FIFO_0|Mux4~0 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_0|rd_ptr [1]),
	.datab(\FIFO_0|mem[11][4]~regout ),
	.datac(\FIFO_0|mem~20 ),
	.datad(\FIFO_0|Mux4~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[10][0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|Mux4~1 ),
	.regout(\FIFO_0|mem[10][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[10][4] .lut_mask = "dda0";
defparam \FIFO_0|mem[10][4] .operation_mode = "normal";
defparam \FIFO_0|mem[10][4] .output_mode = "comb_only";
defparam \FIFO_0|mem[10][4] .register_cascade_mode = "off";
defparam \FIFO_0|mem[10][4] .sum_lutc_input = "qfbk";
defparam \FIFO_0|mem[10][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N6
maxv_lcell \FIFO_0|mem[7][4] (
// Equation(s):
// \FIFO_0|mem[7][4]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_0|mem[7][6]~8_combout , \FIFO_0|mem~20 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_0|mem~20 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[7][6]~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_0|mem[7][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[7][4] .lut_mask = "0000";
defparam \FIFO_0|mem[7][4] .operation_mode = "normal";
defparam \FIFO_0|mem[7][4] .output_mode = "reg_only";
defparam \FIFO_0|mem[7][4] .register_cascade_mode = "off";
defparam \FIFO_0|mem[7][4] .sum_lutc_input = "datac";
defparam \FIFO_0|mem[7][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y9_N5
maxv_lcell \FIFO_0|mem[4][4] (
// Equation(s):
// \FIFO_0|mem[4][4]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_0|mem[4][4]~7_combout , \FIFO_0|mem~20 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_0|mem~20 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[4][4]~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_0|mem[4][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[4][4] .lut_mask = "0000";
defparam \FIFO_0|mem[4][4] .operation_mode = "normal";
defparam \FIFO_0|mem[4][4] .output_mode = "reg_only";
defparam \FIFO_0|mem[4][4] .register_cascade_mode = "off";
defparam \FIFO_0|mem[4][4] .sum_lutc_input = "datac";
defparam \FIFO_0|mem[4][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y6_N6
maxv_lcell \FIFO_0|mem[6][4] (
// Equation(s):
// \FIFO_0|Mux4~2  = (\FIFO_0|rd_ptr [0] & (((\FIFO_0|rd_ptr [1])))) # (!\FIFO_0|rd_ptr [0] & ((\FIFO_0|rd_ptr [1] & ((B1_mem[6][4]))) # (!\FIFO_0|rd_ptr [1] & (\FIFO_0|mem[4][4]~regout ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_0|rd_ptr [0]),
	.datab(\FIFO_0|mem[4][4]~regout ),
	.datac(\FIFO_0|mem~20 ),
	.datad(\FIFO_0|rd_ptr [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[6][8]~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|Mux4~2 ),
	.regout(\FIFO_0|mem[6][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[6][4] .lut_mask = "fa44";
defparam \FIFO_0|mem[6][4] .operation_mode = "normal";
defparam \FIFO_0|mem[6][4] .output_mode = "comb_only";
defparam \FIFO_0|mem[6][4] .register_cascade_mode = "off";
defparam \FIFO_0|mem[6][4] .sum_lutc_input = "qfbk";
defparam \FIFO_0|mem[6][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y6_N7
maxv_lcell \FIFO_0|mem[5][4] (
// Equation(s):
// \FIFO_0|Mux4~3  = (\FIFO_0|rd_ptr [0] & ((\FIFO_0|Mux4~2  & (\FIFO_0|mem[7][4]~regout )) # (!\FIFO_0|Mux4~2  & ((B1_mem[5][4]))))) # (!\FIFO_0|rd_ptr [0] & (((\FIFO_0|Mux4~2 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_0|rd_ptr [0]),
	.datab(\FIFO_0|mem[7][4]~regout ),
	.datac(\FIFO_0|mem~20 ),
	.datad(\FIFO_0|Mux4~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[5][5]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|Mux4~3 ),
	.regout(\FIFO_0|mem[5][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[5][4] .lut_mask = "dda0";
defparam \FIFO_0|mem[5][4] .operation_mode = "normal";
defparam \FIFO_0|mem[5][4] .output_mode = "comb_only";
defparam \FIFO_0|mem[5][4] .register_cascade_mode = "off";
defparam \FIFO_0|mem[5][4] .sum_lutc_input = "qfbk";
defparam \FIFO_0|mem[5][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y6_N7
maxv_lcell \FIFO_0|mem[3][4] (
// Equation(s):
// \FIFO_0|mem[3][4]~regout  = DFFEAS((((\FIFO_0|mem~20 ))), GLOBAL(\clk~combout ), VCC, , \FIFO_0|mem[3][8]~12_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_0|mem~20 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_0|mem[3][8]~12_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_0|mem[3][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[3][4] .lut_mask = "ff00";
defparam \FIFO_0|mem[3][4] .operation_mode = "normal";
defparam \FIFO_0|mem[3][4] .output_mode = "reg_only";
defparam \FIFO_0|mem[3][4] .register_cascade_mode = "off";
defparam \FIFO_0|mem[3][4] .sum_lutc_input = "datac";
defparam \FIFO_0|mem[3][4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N0
maxv_lcell \FIFO_0|mem[0][4] (
// Equation(s):
// \FIFO_0|mem[0][4]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_0|mem[0][5]~11_combout , \FIFO_0|mem~20 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_0|mem~20 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[0][5]~11_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_0|mem[0][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[0][4] .lut_mask = "0000";
defparam \FIFO_0|mem[0][4] .operation_mode = "normal";
defparam \FIFO_0|mem[0][4] .output_mode = "reg_only";
defparam \FIFO_0|mem[0][4] .register_cascade_mode = "off";
defparam \FIFO_0|mem[0][4] .sum_lutc_input = "datac";
defparam \FIFO_0|mem[0][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y5_N1
maxv_lcell \FIFO_0|mem[1][4] (
// Equation(s):
// \FIFO_0|Mux4~4  = (\FIFO_0|rd_ptr [1] & (((\FIFO_0|rd_ptr [0])))) # (!\FIFO_0|rd_ptr [1] & ((\FIFO_0|rd_ptr [0] & ((B1_mem[1][4]))) # (!\FIFO_0|rd_ptr [0] & (\FIFO_0|mem[0][4]~regout ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_0|mem[0][4]~regout ),
	.datab(\FIFO_0|rd_ptr [1]),
	.datac(\FIFO_0|mem~20 ),
	.datad(\FIFO_0|rd_ptr [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[1][2]~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|Mux4~4 ),
	.regout(\FIFO_0|mem[1][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[1][4] .lut_mask = "fc22";
defparam \FIFO_0|mem[1][4] .operation_mode = "normal";
defparam \FIFO_0|mem[1][4] .output_mode = "comb_only";
defparam \FIFO_0|mem[1][4] .register_cascade_mode = "off";
defparam \FIFO_0|mem[1][4] .sum_lutc_input = "qfbk";
defparam \FIFO_0|mem[1][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y5_N4
maxv_lcell \FIFO_0|mem[2][4] (
// Equation(s):
// \FIFO_0|Mux4~5  = (\FIFO_0|rd_ptr [1] & ((\FIFO_0|Mux4~4  & (\FIFO_0|mem[3][4]~regout )) # (!\FIFO_0|Mux4~4  & ((B1_mem[2][4]))))) # (!\FIFO_0|rd_ptr [1] & (((\FIFO_0|Mux4~4 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_0|mem[3][4]~regout ),
	.datab(\FIFO_0|rd_ptr [1]),
	.datac(\FIFO_0|mem~20 ),
	.datad(\FIFO_0|Mux4~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[2][2]~9_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|Mux4~5 ),
	.regout(\FIFO_0|mem[2][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[2][4] .lut_mask = "bbc0";
defparam \FIFO_0|mem[2][4] .operation_mode = "normal";
defparam \FIFO_0|mem[2][4] .output_mode = "comb_only";
defparam \FIFO_0|mem[2][4] .register_cascade_mode = "off";
defparam \FIFO_0|mem[2][4] .sum_lutc_input = "qfbk";
defparam \FIFO_0|mem[2][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y5_N9
maxv_lcell \FIFO_0|Mux4~6 (
// Equation(s):
// \FIFO_0|Mux4~6_combout  = (\FIFO_0|rd_ptr [3] & (\FIFO_0|rd_ptr [2])) # (!\FIFO_0|rd_ptr [3] & ((\FIFO_0|rd_ptr [2] & (\FIFO_0|Mux4~3 )) # (!\FIFO_0|rd_ptr [2] & ((\FIFO_0|Mux4~5 )))))

	.clk(gnd),
	.dataa(\FIFO_0|rd_ptr [3]),
	.datab(\FIFO_0|rd_ptr [2]),
	.datac(\FIFO_0|Mux4~3 ),
	.datad(\FIFO_0|Mux4~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|Mux4~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|Mux4~6 .lut_mask = "d9c8";
defparam \FIFO_0|Mux4~6 .operation_mode = "normal";
defparam \FIFO_0|Mux4~6 .output_mode = "comb_only";
defparam \FIFO_0|Mux4~6 .register_cascade_mode = "off";
defparam \FIFO_0|Mux4~6 .sum_lutc_input = "datac";
defparam \FIFO_0|Mux4~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N8
maxv_lcell \FIFO_0|Mux4~9 (
// Equation(s):
// \FIFO_0|Mux4~9_combout  = (\FIFO_0|rd_ptr [3] & ((\FIFO_0|Mux4~6_combout  & (\FIFO_0|Mux4~8 )) # (!\FIFO_0|Mux4~6_combout  & ((\FIFO_0|Mux4~1 ))))) # (!\FIFO_0|rd_ptr [3] & (((\FIFO_0|Mux4~6_combout ))))

	.clk(gnd),
	.dataa(\FIFO_0|rd_ptr [3]),
	.datab(\FIFO_0|Mux4~8 ),
	.datac(\FIFO_0|Mux4~1 ),
	.datad(\FIFO_0|Mux4~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|Mux4~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|Mux4~9 .lut_mask = "dda0";
defparam \FIFO_0|Mux4~9 .operation_mode = "normal";
defparam \FIFO_0|Mux4~9 .output_mode = "comb_only";
defparam \FIFO_0|Mux4~9 .register_cascade_mode = "off";
defparam \FIFO_0|Mux4~9 .sum_lutc_input = "datac";
defparam \FIFO_0|Mux4~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N6
maxv_lcell \FIFO_0|data_out[4]~reg0 (
// Equation(s):
// \FIFO_0|data_out[4]~reg0_regout  = DFFEAS(((\resetn~combout  & ((\FIFO_0|Mux4~9_combout )))), GLOBAL(\clk~combout ), VCC, , \FIFO_0|data_out[7]~20_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\resetn~combout ),
	.datac(vcc),
	.datad(\FIFO_0|Mux4~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_0|data_out[7]~20_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_0|data_out[4]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|data_out[4]~reg0 .lut_mask = "cc00";
defparam \FIFO_0|data_out[4]~reg0 .operation_mode = "normal";
defparam \FIFO_0|data_out[4]~reg0 .output_mode = "reg_only";
defparam \FIFO_0|data_out[4]~reg0 .register_cascade_mode = "off";
defparam \FIFO_0|data_out[4]~reg0 .sum_lutc_input = "datac";
defparam \FIFO_0|data_out[4]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N2
maxv_lcell \comb_3|data_out[5] (
// Equation(s):
// \comb_3|data_out [5] = DFFEAS(((\comb_3|always6~0_combout  & (\data_in~combout [5])) # (!\comb_3|always6~0_combout  & ((\comb_3|fifo_full_state_byte [5])))), GLOBAL(\clk~combout ), VCC, , \comb_3|data_out[3]~0_combout , \comb_3|header_byte [5], , 
// !\resetn~combout , \FSM|present_state.LOAD_FIRST_DATA~regout )

	.clk(\clk~combout ),
	.dataa(\data_in~combout [5]),
	.datab(\comb_3|fifo_full_state_byte [5]),
	.datac(\comb_3|header_byte [5]),
	.datad(\comb_3|always6~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\resetn~combout ),
	.sload(\FSM|present_state.LOAD_FIRST_DATA~regout ),
	.ena(\comb_3|data_out[3]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\comb_3|data_out [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_3|data_out[5] .lut_mask = "aacc";
defparam \comb_3|data_out[5] .operation_mode = "normal";
defparam \comb_3|data_out[5] .output_mode = "reg_only";
defparam \comb_3|data_out[5] .register_cascade_mode = "off";
defparam \comb_3|data_out[5] .sum_lutc_input = "datac";
defparam \comb_3|data_out[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y6_N5
maxv_lcell \FIFO_0|mem[2][5] (
// Equation(s):
// \FIFO_0|mem~21  = (\comb_3|data_out [5] & (!\SYNCHRONIZER|soft_reset_0~regout  & (\resetn~combout )))
// \FIFO_0|mem[2][5]~regout  = DFFEAS(\FIFO_0|mem~21 , GLOBAL(\clk~combout ), VCC, , \FIFO_0|mem[2][2]~9_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\comb_3|data_out [5]),
	.datab(\SYNCHRONIZER|soft_reset_0~regout ),
	.datac(\resetn~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_0|mem[2][2]~9_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|mem~21 ),
	.regout(\FIFO_0|mem[2][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[2][5] .lut_mask = "2020";
defparam \FIFO_0|mem[2][5] .operation_mode = "normal";
defparam \FIFO_0|mem[2][5] .output_mode = "reg_and_comb";
defparam \FIFO_0|mem[2][5] .register_cascade_mode = "off";
defparam \FIFO_0|mem[2][5] .sum_lutc_input = "datac";
defparam \FIFO_0|mem[2][5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N0
maxv_lcell \FIFO_0|mem[15][5] (
// Equation(s):
// \FIFO_0|mem[15][5]~regout  = DFFEAS((((\FIFO_0|mem~21 ))), GLOBAL(\clk~combout ), VCC, , \FIFO_0|mem[15][0]~16_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_0|mem~21 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_0|mem[15][0]~16_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_0|mem[15][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[15][5] .lut_mask = "ff00";
defparam \FIFO_0|mem[15][5] .operation_mode = "normal";
defparam \FIFO_0|mem[15][5] .output_mode = "reg_only";
defparam \FIFO_0|mem[15][5] .register_cascade_mode = "off";
defparam \FIFO_0|mem[15][5] .sum_lutc_input = "datac";
defparam \FIFO_0|mem[15][5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y9_N0
maxv_lcell \FIFO_0|mem[3][5] (
// Equation(s):
// \FIFO_0|mem[3][5]~regout  = DFFEAS((((\FIFO_0|mem~21 ))), GLOBAL(\clk~combout ), VCC, , \FIFO_0|mem[3][8]~12_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_0|mem~21 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_0|mem[3][8]~12_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_0|mem[3][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[3][5] .lut_mask = "ff00";
defparam \FIFO_0|mem[3][5] .operation_mode = "normal";
defparam \FIFO_0|mem[3][5] .output_mode = "reg_only";
defparam \FIFO_0|mem[3][5] .register_cascade_mode = "off";
defparam \FIFO_0|mem[3][5] .sum_lutc_input = "datac";
defparam \FIFO_0|mem[3][5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y9_N1
maxv_lcell \FIFO_0|mem[7][5] (
// Equation(s):
// \FIFO_0|Mux3~7  = (\FIFO_0|rd_ptr [2] & (((B1_mem[7][5]) # (\FIFO_0|rd_ptr [3])))) # (!\FIFO_0|rd_ptr [2] & (\FIFO_0|mem[3][5]~regout  & ((!\FIFO_0|rd_ptr [3]))))

	.clk(\clk~combout ),
	.dataa(\FIFO_0|mem[3][5]~regout ),
	.datab(\FIFO_0|rd_ptr [2]),
	.datac(\FIFO_0|mem~21 ),
	.datad(\FIFO_0|rd_ptr [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[7][6]~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|Mux3~7 ),
	.regout(\FIFO_0|mem[7][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[7][5] .lut_mask = "cce2";
defparam \FIFO_0|mem[7][5] .operation_mode = "normal";
defparam \FIFO_0|mem[7][5] .output_mode = "comb_only";
defparam \FIFO_0|mem[7][5] .register_cascade_mode = "off";
defparam \FIFO_0|mem[7][5] .sum_lutc_input = "qfbk";
defparam \FIFO_0|mem[7][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y9_N2
maxv_lcell \FIFO_0|mem[11][5] (
// Equation(s):
// \FIFO_0|Mux3~8  = (\FIFO_0|rd_ptr [3] & ((\FIFO_0|Mux3~7  & (\FIFO_0|mem[15][5]~regout )) # (!\FIFO_0|Mux3~7  & ((B1_mem[11][5]))))) # (!\FIFO_0|rd_ptr [3] & (((\FIFO_0|Mux3~7 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_0|mem[15][5]~regout ),
	.datab(\FIFO_0|rd_ptr [3]),
	.datac(\FIFO_0|mem~21 ),
	.datad(\FIFO_0|Mux3~7 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[11][2]~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|Mux3~8 ),
	.regout(\FIFO_0|mem[11][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[11][5] .lut_mask = "bbc0";
defparam \FIFO_0|mem[11][5] .operation_mode = "normal";
defparam \FIFO_0|mem[11][5] .output_mode = "comb_only";
defparam \FIFO_0|mem[11][5] .register_cascade_mode = "off";
defparam \FIFO_0|mem[11][5] .sum_lutc_input = "qfbk";
defparam \FIFO_0|mem[11][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y7_N6
maxv_lcell \FIFO_0|mem[14][5] (
// Equation(s):
// \FIFO_0|mem[14][5]~regout  = DFFEAS((((\FIFO_0|mem~21 ))), GLOBAL(\clk~combout ), VCC, , \FIFO_0|mem[14][0]~14_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_0|mem~21 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_0|mem[14][0]~14_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_0|mem[14][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[14][5] .lut_mask = "ff00";
defparam \FIFO_0|mem[14][5] .operation_mode = "normal";
defparam \FIFO_0|mem[14][5] .output_mode = "reg_only";
defparam \FIFO_0|mem[14][5] .register_cascade_mode = "off";
defparam \FIFO_0|mem[14][5] .sum_lutc_input = "datac";
defparam \FIFO_0|mem[14][5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y9_N3
maxv_lcell \FIFO_0|mem[10][5] (
// Equation(s):
// \FIFO_0|Mux3~0  = (\FIFO_0|rd_ptr [3] & ((\FIFO_0|rd_ptr [2]) # ((B1_mem[10][5])))) # (!\FIFO_0|rd_ptr [3] & (!\FIFO_0|rd_ptr [2] & ((\FIFO_0|mem[2][5]~regout ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_0|rd_ptr [3]),
	.datab(\FIFO_0|rd_ptr [2]),
	.datac(\FIFO_0|mem~21 ),
	.datad(\FIFO_0|mem[2][5]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[10][0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|Mux3~0 ),
	.regout(\FIFO_0|mem[10][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[10][5] .lut_mask = "b9a8";
defparam \FIFO_0|mem[10][5] .operation_mode = "normal";
defparam \FIFO_0|mem[10][5] .output_mode = "comb_only";
defparam \FIFO_0|mem[10][5] .register_cascade_mode = "off";
defparam \FIFO_0|mem[10][5] .sum_lutc_input = "qfbk";
defparam \FIFO_0|mem[10][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y9_N0
maxv_lcell \FIFO_0|mem[6][5] (
// Equation(s):
// \FIFO_0|Mux3~1  = (\FIFO_0|rd_ptr [2] & ((\FIFO_0|Mux3~0  & (\FIFO_0|mem[14][5]~regout )) # (!\FIFO_0|Mux3~0  & ((B1_mem[6][5]))))) # (!\FIFO_0|rd_ptr [2] & (((\FIFO_0|Mux3~0 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_0|mem[14][5]~regout ),
	.datab(\FIFO_0|rd_ptr [2]),
	.datac(\FIFO_0|mem~21 ),
	.datad(\FIFO_0|Mux3~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[6][8]~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|Mux3~1 ),
	.regout(\FIFO_0|mem[6][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[6][5] .lut_mask = "bbc0";
defparam \FIFO_0|mem[6][5] .operation_mode = "normal";
defparam \FIFO_0|mem[6][5] .output_mode = "comb_only";
defparam \FIFO_0|mem[6][5] .register_cascade_mode = "off";
defparam \FIFO_0|mem[6][5] .sum_lutc_input = "qfbk";
defparam \FIFO_0|mem[6][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y9_N4
maxv_lcell \FIFO_0|mem[12][5] (
// Equation(s):
// \FIFO_0|mem[12][5]~regout  = DFFEAS((((\FIFO_0|mem~21 ))), GLOBAL(\clk~combout ), VCC, , \FIFO_0|mem[12][0]~15_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_0|mem~21 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_0|mem[12][0]~15_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_0|mem[12][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[12][5] .lut_mask = "ff00";
defparam \FIFO_0|mem[12][5] .operation_mode = "normal";
defparam \FIFO_0|mem[12][5] .output_mode = "reg_only";
defparam \FIFO_0|mem[12][5] .register_cascade_mode = "off";
defparam \FIFO_0|mem[12][5] .sum_lutc_input = "datac";
defparam \FIFO_0|mem[12][5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N3
maxv_lcell \FIFO_0|mem[0][5] (
// Equation(s):
// \FIFO_0|mem[0][5]~regout  = DFFEAS((((\FIFO_0|mem~21 ))), GLOBAL(\clk~combout ), VCC, , \FIFO_0|mem[0][5]~11_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_0|mem~21 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_0|mem[0][5]~11_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_0|mem[0][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[0][5] .lut_mask = "ff00";
defparam \FIFO_0|mem[0][5] .operation_mode = "normal";
defparam \FIFO_0|mem[0][5] .output_mode = "reg_only";
defparam \FIFO_0|mem[0][5] .register_cascade_mode = "off";
defparam \FIFO_0|mem[0][5] .sum_lutc_input = "datac";
defparam \FIFO_0|mem[0][5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N2
maxv_lcell \FIFO_0|mem[8][5] (
// Equation(s):
// \FIFO_0|Mux3~4  = (\FIFO_0|rd_ptr [2] & (((\FIFO_0|rd_ptr [3])))) # (!\FIFO_0|rd_ptr [2] & ((\FIFO_0|rd_ptr [3] & ((B1_mem[8][5]))) # (!\FIFO_0|rd_ptr [3] & (\FIFO_0|mem[0][5]~regout ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_0|mem[0][5]~regout ),
	.datab(\FIFO_0|rd_ptr [2]),
	.datac(\FIFO_0|mem~21 ),
	.datad(\FIFO_0|rd_ptr [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[8][0]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|Mux3~4 ),
	.regout(\FIFO_0|mem[8][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[8][5] .lut_mask = "fc22";
defparam \FIFO_0|mem[8][5] .operation_mode = "normal";
defparam \FIFO_0|mem[8][5] .output_mode = "comb_only";
defparam \FIFO_0|mem[8][5] .register_cascade_mode = "off";
defparam \FIFO_0|mem[8][5] .sum_lutc_input = "qfbk";
defparam \FIFO_0|mem[8][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y9_N6
maxv_lcell \FIFO_0|mem[4][5] (
// Equation(s):
// \FIFO_0|Mux3~5  = (\FIFO_0|rd_ptr [2] & ((\FIFO_0|Mux3~4  & (\FIFO_0|mem[12][5]~regout )) # (!\FIFO_0|Mux3~4  & ((B1_mem[4][5]))))) # (!\FIFO_0|rd_ptr [2] & (((\FIFO_0|Mux3~4 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_0|mem[12][5]~regout ),
	.datab(\FIFO_0|rd_ptr [2]),
	.datac(\FIFO_0|mem~21 ),
	.datad(\FIFO_0|Mux3~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[4][4]~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|Mux3~5 ),
	.regout(\FIFO_0|mem[4][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[4][5] .lut_mask = "bbc0";
defparam \FIFO_0|mem[4][5] .operation_mode = "normal";
defparam \FIFO_0|mem[4][5] .output_mode = "comb_only";
defparam \FIFO_0|mem[4][5] .register_cascade_mode = "off";
defparam \FIFO_0|mem[4][5] .sum_lutc_input = "qfbk";
defparam \FIFO_0|mem[4][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y7_N4
maxv_lcell \FIFO_0|mem[13][5] (
// Equation(s):
// \FIFO_0|mem[13][5]~regout  = DFFEAS((((\FIFO_0|mem~21 ))), GLOBAL(\clk~combout ), VCC, , \FIFO_0|mem[13][1]~13_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_0|mem~21 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_0|mem[13][1]~13_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_0|mem[13][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[13][5] .lut_mask = "ff00";
defparam \FIFO_0|mem[13][5] .operation_mode = "normal";
defparam \FIFO_0|mem[13][5] .output_mode = "reg_only";
defparam \FIFO_0|mem[13][5] .register_cascade_mode = "off";
defparam \FIFO_0|mem[13][5] .sum_lutc_input = "datac";
defparam \FIFO_0|mem[13][5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N8
maxv_lcell \FIFO_0|mem[1][5] (
// Equation(s):
// \FIFO_0|mem[1][5]~regout  = DFFEAS((((\FIFO_0|mem~21 ))), GLOBAL(\clk~combout ), VCC, , \FIFO_0|mem[1][2]~10_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_0|mem~21 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_0|mem[1][2]~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_0|mem[1][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[1][5] .lut_mask = "ff00";
defparam \FIFO_0|mem[1][5] .operation_mode = "normal";
defparam \FIFO_0|mem[1][5] .output_mode = "reg_only";
defparam \FIFO_0|mem[1][5] .register_cascade_mode = "off";
defparam \FIFO_0|mem[1][5] .sum_lutc_input = "datac";
defparam \FIFO_0|mem[1][5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N5
maxv_lcell \FIFO_0|mem[5][5] (
// Equation(s):
// \FIFO_0|Mux3~2  = (\FIFO_0|rd_ptr [3] & (\FIFO_0|rd_ptr [2])) # (!\FIFO_0|rd_ptr [3] & ((\FIFO_0|rd_ptr [2] & (B1_mem[5][5])) # (!\FIFO_0|rd_ptr [2] & ((\FIFO_0|mem[1][5]~regout )))))

	.clk(\clk~combout ),
	.dataa(\FIFO_0|rd_ptr [3]),
	.datab(\FIFO_0|rd_ptr [2]),
	.datac(\FIFO_0|mem~21 ),
	.datad(\FIFO_0|mem[1][5]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[5][5]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|Mux3~2 ),
	.regout(\FIFO_0|mem[5][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[5][5] .lut_mask = "d9c8";
defparam \FIFO_0|mem[5][5] .operation_mode = "normal";
defparam \FIFO_0|mem[5][5] .output_mode = "comb_only";
defparam \FIFO_0|mem[5][5] .register_cascade_mode = "off";
defparam \FIFO_0|mem[5][5] .sum_lutc_input = "qfbk";
defparam \FIFO_0|mem[5][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y7_N6
maxv_lcell \FIFO_0|mem[9][5] (
// Equation(s):
// \FIFO_0|Mux3~3  = (\FIFO_0|rd_ptr [3] & ((\FIFO_0|Mux3~2  & (\FIFO_0|mem[13][5]~regout )) # (!\FIFO_0|Mux3~2  & ((B1_mem[9][5]))))) # (!\FIFO_0|rd_ptr [3] & (((\FIFO_0|Mux3~2 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_0|rd_ptr [3]),
	.datab(\FIFO_0|mem[13][5]~regout ),
	.datac(\FIFO_0|mem~21 ),
	.datad(\FIFO_0|Mux3~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[9][1]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|Mux3~3 ),
	.regout(\FIFO_0|mem[9][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[9][5] .lut_mask = "dda0";
defparam \FIFO_0|mem[9][5] .operation_mode = "normal";
defparam \FIFO_0|mem[9][5] .output_mode = "comb_only";
defparam \FIFO_0|mem[9][5] .register_cascade_mode = "off";
defparam \FIFO_0|mem[9][5] .sum_lutc_input = "qfbk";
defparam \FIFO_0|mem[9][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y9_N1
maxv_lcell \FIFO_0|Mux3~6 (
// Equation(s):
// \FIFO_0|Mux3~6_combout  = (\FIFO_0|rd_ptr [1] & (\FIFO_0|rd_ptr [0])) # (!\FIFO_0|rd_ptr [1] & ((\FIFO_0|rd_ptr [0] & ((\FIFO_0|Mux3~3 ))) # (!\FIFO_0|rd_ptr [0] & (\FIFO_0|Mux3~5 ))))

	.clk(gnd),
	.dataa(\FIFO_0|rd_ptr [1]),
	.datab(\FIFO_0|rd_ptr [0]),
	.datac(\FIFO_0|Mux3~5 ),
	.datad(\FIFO_0|Mux3~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|Mux3~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|Mux3~6 .lut_mask = "dc98";
defparam \FIFO_0|Mux3~6 .operation_mode = "normal";
defparam \FIFO_0|Mux3~6 .output_mode = "comb_only";
defparam \FIFO_0|Mux3~6 .register_cascade_mode = "off";
defparam \FIFO_0|Mux3~6 .sum_lutc_input = "datac";
defparam \FIFO_0|Mux3~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y9_N2
maxv_lcell \FIFO_0|Mux3~9 (
// Equation(s):
// \FIFO_0|Mux3~9_combout  = (\FIFO_0|rd_ptr [1] & ((\FIFO_0|Mux3~6_combout  & (\FIFO_0|Mux3~8 )) # (!\FIFO_0|Mux3~6_combout  & ((\FIFO_0|Mux3~1 ))))) # (!\FIFO_0|rd_ptr [1] & (((\FIFO_0|Mux3~6_combout ))))

	.clk(gnd),
	.dataa(\FIFO_0|rd_ptr [1]),
	.datab(\FIFO_0|Mux3~8 ),
	.datac(\FIFO_0|Mux3~1 ),
	.datad(\FIFO_0|Mux3~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|Mux3~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|Mux3~9 .lut_mask = "dda0";
defparam \FIFO_0|Mux3~9 .operation_mode = "normal";
defparam \FIFO_0|Mux3~9 .output_mode = "comb_only";
defparam \FIFO_0|Mux3~9 .register_cascade_mode = "off";
defparam \FIFO_0|Mux3~9 .sum_lutc_input = "datac";
defparam \FIFO_0|Mux3~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N2
maxv_lcell \FIFO_0|data_out[5]~reg0 (
// Equation(s):
// \FIFO_0|data_out[5]~reg0_regout  = DFFEAS(((\resetn~combout  & ((\FIFO_0|Mux3~9_combout )))), GLOBAL(\clk~combout ), VCC, , \FIFO_0|data_out[7]~20_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\resetn~combout ),
	.datac(vcc),
	.datad(\FIFO_0|Mux3~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_0|data_out[7]~20_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_0|data_out[5]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|data_out[5]~reg0 .lut_mask = "cc00";
defparam \FIFO_0|data_out[5]~reg0 .operation_mode = "normal";
defparam \FIFO_0|data_out[5]~reg0 .output_mode = "reg_only";
defparam \FIFO_0|data_out[5]~reg0 .register_cascade_mode = "off";
defparam \FIFO_0|data_out[5]~reg0 .sum_lutc_input = "datac";
defparam \FIFO_0|data_out[5]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N8
maxv_lcell \comb_3|data_out[7] (
// Equation(s):
// \comb_3|data_out [7] = DFFEAS(((\comb_3|always6~0_combout  & (\data_in~combout [7])) # (!\comb_3|always6~0_combout  & ((\comb_3|fifo_full_state_byte [7])))), GLOBAL(\clk~combout ), VCC, , \comb_3|data_out[3]~0_combout , \comb_3|header_byte [7], , 
// !\resetn~combout , \FSM|present_state.LOAD_FIRST_DATA~regout )

	.clk(\clk~combout ),
	.dataa(\data_in~combout [7]),
	.datab(\comb_3|fifo_full_state_byte [7]),
	.datac(\comb_3|header_byte [7]),
	.datad(\comb_3|always6~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\resetn~combout ),
	.sload(\FSM|present_state.LOAD_FIRST_DATA~regout ),
	.ena(\comb_3|data_out[3]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\comb_3|data_out [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_3|data_out[7] .lut_mask = "aacc";
defparam \comb_3|data_out[7] .operation_mode = "normal";
defparam \comb_3|data_out[7] .output_mode = "reg_only";
defparam \comb_3|data_out[7] .register_cascade_mode = "off";
defparam \comb_3|data_out[7] .sum_lutc_input = "datac";
defparam \comb_3|data_out[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y7_N6
maxv_lcell \FIFO_0|mem[1][7] (
// Equation(s):
// \FIFO_0|mem~23  = (!\SYNCHRONIZER|soft_reset_0~regout  & (\resetn~combout  & ((\comb_3|data_out [7]))))
// \FIFO_0|mem[1][7]~regout  = DFFEAS(\FIFO_0|mem~23 , GLOBAL(\clk~combout ), VCC, , \FIFO_0|mem[1][2]~10_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\SYNCHRONIZER|soft_reset_0~regout ),
	.datab(\resetn~combout ),
	.datac(vcc),
	.datad(\comb_3|data_out [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_0|mem[1][2]~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|mem~23 ),
	.regout(\FIFO_0|mem[1][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[1][7] .lut_mask = "4400";
defparam \FIFO_0|mem[1][7] .operation_mode = "normal";
defparam \FIFO_0|mem[1][7] .output_mode = "reg_and_comb";
defparam \FIFO_0|mem[1][7] .register_cascade_mode = "off";
defparam \FIFO_0|mem[1][7] .sum_lutc_input = "datac";
defparam \FIFO_0|mem[1][7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N7
maxv_lcell \FIFO_0|mem[15][7] (
// Equation(s):
// \FIFO_0|mem[15][7]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_0|mem[15][0]~16_combout , \FIFO_0|mem~23 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_0|mem~23 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[15][0]~16_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_0|mem[15][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[15][7] .lut_mask = "0000";
defparam \FIFO_0|mem[15][7] .operation_mode = "normal";
defparam \FIFO_0|mem[15][7] .output_mode = "reg_only";
defparam \FIFO_0|mem[15][7] .register_cascade_mode = "off";
defparam \FIFO_0|mem[15][7] .sum_lutc_input = "datac";
defparam \FIFO_0|mem[15][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y9_N8
maxv_lcell \FIFO_0|mem[3][7] (
// Equation(s):
// \FIFO_0|mem[3][7]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_0|mem[3][8]~12_combout , \FIFO_0|mem~23 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_0|mem~23 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[3][8]~12_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_0|mem[3][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[3][7] .lut_mask = "0000";
defparam \FIFO_0|mem[3][7] .operation_mode = "normal";
defparam \FIFO_0|mem[3][7] .output_mode = "reg_only";
defparam \FIFO_0|mem[3][7] .register_cascade_mode = "off";
defparam \FIFO_0|mem[3][7] .sum_lutc_input = "datac";
defparam \FIFO_0|mem[3][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y9_N7
maxv_lcell \FIFO_0|mem[11][7] (
// Equation(s):
// \FIFO_0|Mux1~7  = (\FIFO_0|rd_ptr [2] & (((\FIFO_0|rd_ptr [3])))) # (!\FIFO_0|rd_ptr [2] & ((\FIFO_0|rd_ptr [3] & ((B1_mem[11][7]))) # (!\FIFO_0|rd_ptr [3] & (\FIFO_0|mem[3][7]~regout ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_0|mem[3][7]~regout ),
	.datab(\FIFO_0|rd_ptr [2]),
	.datac(\FIFO_0|mem~23 ),
	.datad(\FIFO_0|rd_ptr [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[11][2]~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|Mux1~7 ),
	.regout(\FIFO_0|mem[11][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[11][7] .lut_mask = "fc22";
defparam \FIFO_0|mem[11][7] .operation_mode = "normal";
defparam \FIFO_0|mem[11][7] .output_mode = "comb_only";
defparam \FIFO_0|mem[11][7] .register_cascade_mode = "off";
defparam \FIFO_0|mem[11][7] .sum_lutc_input = "qfbk";
defparam \FIFO_0|mem[11][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y9_N8
maxv_lcell \FIFO_0|mem[7][7] (
// Equation(s):
// \FIFO_0|Mux1~8  = (\FIFO_0|rd_ptr [2] & ((\FIFO_0|Mux1~7  & (\FIFO_0|mem[15][7]~regout )) # (!\FIFO_0|Mux1~7  & ((B1_mem[7][7]))))) # (!\FIFO_0|rd_ptr [2] & (((\FIFO_0|Mux1~7 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_0|mem[15][7]~regout ),
	.datab(\FIFO_0|rd_ptr [2]),
	.datac(\FIFO_0|mem~23 ),
	.datad(\FIFO_0|Mux1~7 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[7][6]~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|Mux1~8 ),
	.regout(\FIFO_0|mem[7][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[7][7] .lut_mask = "bbc0";
defparam \FIFO_0|mem[7][7] .operation_mode = "normal";
defparam \FIFO_0|mem[7][7] .output_mode = "comb_only";
defparam \FIFO_0|mem[7][7] .register_cascade_mode = "off";
defparam \FIFO_0|mem[7][7] .sum_lutc_input = "qfbk";
defparam \FIFO_0|mem[7][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y7_N4
maxv_lcell \FIFO_0|mem[13][7] (
// Equation(s):
// \FIFO_0|mem[13][7]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_0|mem[13][1]~13_combout , \FIFO_0|mem~23 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_0|mem~23 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[13][1]~13_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_0|mem[13][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[13][7] .lut_mask = "0000";
defparam \FIFO_0|mem[13][7] .operation_mode = "normal";
defparam \FIFO_0|mem[13][7] .output_mode = "reg_only";
defparam \FIFO_0|mem[13][7] .register_cascade_mode = "off";
defparam \FIFO_0|mem[13][7] .sum_lutc_input = "datac";
defparam \FIFO_0|mem[13][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y7_N9
maxv_lcell \FIFO_0|mem[9][7] (
// Equation(s):
// \FIFO_0|Mux1~0  = (\FIFO_0|rd_ptr [3] & ((\FIFO_0|rd_ptr [2]) # ((B1_mem[9][7])))) # (!\FIFO_0|rd_ptr [3] & (!\FIFO_0|rd_ptr [2] & ((\FIFO_0|mem[1][7]~regout ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_0|rd_ptr [3]),
	.datab(\FIFO_0|rd_ptr [2]),
	.datac(\FIFO_0|mem~23 ),
	.datad(\FIFO_0|mem[1][7]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[9][1]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|Mux1~0 ),
	.regout(\FIFO_0|mem[9][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[9][7] .lut_mask = "b9a8";
defparam \FIFO_0|mem[9][7] .operation_mode = "normal";
defparam \FIFO_0|mem[9][7] .output_mode = "comb_only";
defparam \FIFO_0|mem[9][7] .register_cascade_mode = "off";
defparam \FIFO_0|mem[9][7] .sum_lutc_input = "qfbk";
defparam \FIFO_0|mem[9][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y7_N1
maxv_lcell \FIFO_0|mem[5][7] (
// Equation(s):
// \FIFO_0|Mux1~1  = (\FIFO_0|rd_ptr [2] & ((\FIFO_0|Mux1~0  & (\FIFO_0|mem[13][7]~regout )) # (!\FIFO_0|Mux1~0  & ((B1_mem[5][7]))))) # (!\FIFO_0|rd_ptr [2] & (((\FIFO_0|Mux1~0 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_0|mem[13][7]~regout ),
	.datab(\FIFO_0|rd_ptr [2]),
	.datac(\FIFO_0|mem~23 ),
	.datad(\FIFO_0|Mux1~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[5][5]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|Mux1~1 ),
	.regout(\FIFO_0|mem[5][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[5][7] .lut_mask = "bbc0";
defparam \FIFO_0|mem[5][7] .operation_mode = "normal";
defparam \FIFO_0|mem[5][7] .output_mode = "comb_only";
defparam \FIFO_0|mem[5][7] .register_cascade_mode = "off";
defparam \FIFO_0|mem[5][7] .sum_lutc_input = "qfbk";
defparam \FIFO_0|mem[5][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y6_N7
maxv_lcell \FIFO_0|mem[14][7] (
// Equation(s):
// \FIFO_0|mem[14][7]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_0|mem[14][0]~14_combout , \FIFO_0|mem~23 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_0|mem~23 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[14][0]~14_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_0|mem[14][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[14][7] .lut_mask = "0000";
defparam \FIFO_0|mem[14][7] .operation_mode = "normal";
defparam \FIFO_0|mem[14][7] .output_mode = "reg_only";
defparam \FIFO_0|mem[14][7] .register_cascade_mode = "off";
defparam \FIFO_0|mem[14][7] .sum_lutc_input = "datac";
defparam \FIFO_0|mem[14][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y6_N4
maxv_lcell \FIFO_0|mem[2][7] (
// Equation(s):
// \FIFO_0|mem[2][7]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_0|mem[2][2]~9_combout , \FIFO_0|mem~23 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_0|mem~23 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[2][2]~9_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_0|mem[2][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[2][7] .lut_mask = "0000";
defparam \FIFO_0|mem[2][7] .operation_mode = "normal";
defparam \FIFO_0|mem[2][7] .output_mode = "reg_only";
defparam \FIFO_0|mem[2][7] .register_cascade_mode = "off";
defparam \FIFO_0|mem[2][7] .sum_lutc_input = "datac";
defparam \FIFO_0|mem[2][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y9_N6
maxv_lcell \FIFO_0|mem[6][7] (
// Equation(s):
// \FIFO_0|Mux1~2  = (\FIFO_0|rd_ptr [3] & (((\FIFO_0|rd_ptr [2])))) # (!\FIFO_0|rd_ptr [3] & ((\FIFO_0|rd_ptr [2] & ((B1_mem[6][7]))) # (!\FIFO_0|rd_ptr [2] & (\FIFO_0|mem[2][7]~regout ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_0|mem[2][7]~regout ),
	.datab(\FIFO_0|rd_ptr [3]),
	.datac(\FIFO_0|mem~23 ),
	.datad(\FIFO_0|rd_ptr [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[6][8]~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|Mux1~2 ),
	.regout(\FIFO_0|mem[6][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[6][7] .lut_mask = "fc22";
defparam \FIFO_0|mem[6][7] .operation_mode = "normal";
defparam \FIFO_0|mem[6][7] .output_mode = "comb_only";
defparam \FIFO_0|mem[6][7] .register_cascade_mode = "off";
defparam \FIFO_0|mem[6][7] .sum_lutc_input = "qfbk";
defparam \FIFO_0|mem[6][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y9_N7
maxv_lcell \FIFO_0|mem[10][7] (
// Equation(s):
// \FIFO_0|Mux1~3  = (\FIFO_0|rd_ptr [3] & ((\FIFO_0|Mux1~2  & (\FIFO_0|mem[14][7]~regout )) # (!\FIFO_0|Mux1~2  & ((B1_mem[10][7]))))) # (!\FIFO_0|rd_ptr [3] & (((\FIFO_0|Mux1~2 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_0|rd_ptr [3]),
	.datab(\FIFO_0|mem[14][7]~regout ),
	.datac(\FIFO_0|mem~23 ),
	.datad(\FIFO_0|Mux1~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[10][0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|Mux1~3 ),
	.regout(\FIFO_0|mem[10][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[10][7] .lut_mask = "dda0";
defparam \FIFO_0|mem[10][7] .operation_mode = "normal";
defparam \FIFO_0|mem[10][7] .output_mode = "comb_only";
defparam \FIFO_0|mem[10][7] .register_cascade_mode = "off";
defparam \FIFO_0|mem[10][7] .sum_lutc_input = "qfbk";
defparam \FIFO_0|mem[10][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y9_N6
maxv_lcell \FIFO_0|mem[12][7] (
// Equation(s):
// \FIFO_0|mem[12][7]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_0|mem[12][0]~15_combout , \FIFO_0|mem~23 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_0|mem~23 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[12][0]~15_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_0|mem[12][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[12][7] .lut_mask = "0000";
defparam \FIFO_0|mem[12][7] .operation_mode = "normal";
defparam \FIFO_0|mem[12][7] .output_mode = "reg_only";
defparam \FIFO_0|mem[12][7] .register_cascade_mode = "off";
defparam \FIFO_0|mem[12][7] .sum_lutc_input = "datac";
defparam \FIFO_0|mem[12][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y9_N1
maxv_lcell \FIFO_0|mem[0][7] (
// Equation(s):
// \FIFO_0|mem[0][7]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_0|mem[0][5]~11_combout , \FIFO_0|mem~23 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_0|mem~23 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[0][5]~11_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_0|mem[0][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[0][7] .lut_mask = "0000";
defparam \FIFO_0|mem[0][7] .operation_mode = "normal";
defparam \FIFO_0|mem[0][7] .output_mode = "reg_only";
defparam \FIFO_0|mem[0][7] .register_cascade_mode = "off";
defparam \FIFO_0|mem[0][7] .sum_lutc_input = "datac";
defparam \FIFO_0|mem[0][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y9_N1
maxv_lcell \FIFO_0|mem[4][7] (
// Equation(s):
// \FIFO_0|Mux1~4  = (\FIFO_0|rd_ptr [2] & (((B1_mem[4][7]) # (\FIFO_0|rd_ptr [3])))) # (!\FIFO_0|rd_ptr [2] & (\FIFO_0|mem[0][7]~regout  & ((!\FIFO_0|rd_ptr [3]))))

	.clk(\clk~combout ),
	.dataa(\FIFO_0|mem[0][7]~regout ),
	.datab(\FIFO_0|rd_ptr [2]),
	.datac(\FIFO_0|mem~23 ),
	.datad(\FIFO_0|rd_ptr [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[4][4]~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|Mux1~4 ),
	.regout(\FIFO_0|mem[4][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[4][7] .lut_mask = "cce2";
defparam \FIFO_0|mem[4][7] .operation_mode = "normal";
defparam \FIFO_0|mem[4][7] .output_mode = "comb_only";
defparam \FIFO_0|mem[4][7] .register_cascade_mode = "off";
defparam \FIFO_0|mem[4][7] .sum_lutc_input = "qfbk";
defparam \FIFO_0|mem[4][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y9_N8
maxv_lcell \FIFO_0|mem[8][7] (
// Equation(s):
// \FIFO_0|Mux1~5  = (\FIFO_0|rd_ptr [3] & ((\FIFO_0|Mux1~4  & (\FIFO_0|mem[12][7]~regout )) # (!\FIFO_0|Mux1~4  & ((B1_mem[8][7]))))) # (!\FIFO_0|rd_ptr [3] & (((\FIFO_0|Mux1~4 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_0|rd_ptr [3]),
	.datab(\FIFO_0|mem[12][7]~regout ),
	.datac(\FIFO_0|mem~23 ),
	.datad(\FIFO_0|Mux1~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[8][0]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|Mux1~5 ),
	.regout(\FIFO_0|mem[8][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[8][7] .lut_mask = "dda0";
defparam \FIFO_0|mem[8][7] .operation_mode = "normal";
defparam \FIFO_0|mem[8][7] .output_mode = "comb_only";
defparam \FIFO_0|mem[8][7] .register_cascade_mode = "off";
defparam \FIFO_0|mem[8][7] .sum_lutc_input = "qfbk";
defparam \FIFO_0|mem[8][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y9_N4
maxv_lcell \FIFO_0|Mux1~6 (
// Equation(s):
// \FIFO_0|Mux1~6_combout  = (\FIFO_0|rd_ptr [1] & ((\FIFO_0|rd_ptr [0]) # ((\FIFO_0|Mux1~3 )))) # (!\FIFO_0|rd_ptr [1] & (!\FIFO_0|rd_ptr [0] & ((\FIFO_0|Mux1~5 ))))

	.clk(gnd),
	.dataa(\FIFO_0|rd_ptr [1]),
	.datab(\FIFO_0|rd_ptr [0]),
	.datac(\FIFO_0|Mux1~3 ),
	.datad(\FIFO_0|Mux1~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|Mux1~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|Mux1~6 .lut_mask = "b9a8";
defparam \FIFO_0|Mux1~6 .operation_mode = "normal";
defparam \FIFO_0|Mux1~6 .output_mode = "comb_only";
defparam \FIFO_0|Mux1~6 .register_cascade_mode = "off";
defparam \FIFO_0|Mux1~6 .sum_lutc_input = "datac";
defparam \FIFO_0|Mux1~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y9_N5
maxv_lcell \FIFO_0|Mux1~9 (
// Equation(s):
// \FIFO_0|Mux1~9_combout  = (\FIFO_0|rd_ptr [0] & ((\FIFO_0|Mux1~6_combout  & (\FIFO_0|Mux1~8 )) # (!\FIFO_0|Mux1~6_combout  & ((\FIFO_0|Mux1~1 ))))) # (!\FIFO_0|rd_ptr [0] & (((\FIFO_0|Mux1~6_combout ))))

	.clk(gnd),
	.dataa(\FIFO_0|Mux1~8 ),
	.datab(\FIFO_0|rd_ptr [0]),
	.datac(\FIFO_0|Mux1~1 ),
	.datad(\FIFO_0|Mux1~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|Mux1~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|Mux1~9 .lut_mask = "bbc0";
defparam \FIFO_0|Mux1~9 .operation_mode = "normal";
defparam \FIFO_0|Mux1~9 .output_mode = "comb_only";
defparam \FIFO_0|Mux1~9 .register_cascade_mode = "off";
defparam \FIFO_0|Mux1~9 .sum_lutc_input = "datac";
defparam \FIFO_0|Mux1~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N7
maxv_lcell \FIFO_0|data_out[7]~reg0 (
// Equation(s):
// \FIFO_0|data_out[7]~reg0_regout  = DFFEAS(((\resetn~combout  & (\FIFO_0|Mux1~9_combout ))), GLOBAL(\clk~combout ), VCC, , \FIFO_0|data_out[7]~20_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\resetn~combout ),
	.datac(\FIFO_0|Mux1~9_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_0|data_out[7]~20_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_0|data_out[7]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|data_out[7]~reg0 .lut_mask = "c0c0";
defparam \FIFO_0|data_out[7]~reg0 .operation_mode = "normal";
defparam \FIFO_0|data_out[7]~reg0 .output_mode = "reg_only";
defparam \FIFO_0|data_out[7]~reg0 .register_cascade_mode = "off";
defparam \FIFO_0|data_out[7]~reg0 .sum_lutc_input = "datac";
defparam \FIFO_0|data_out[7]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N4
maxv_lcell \comb_3|data_out[6] (
// Equation(s):
// \comb_3|data_out [6] = DFFEAS(((\comb_3|always6~0_combout  & (\data_in~combout [6])) # (!\comb_3|always6~0_combout  & ((\comb_3|fifo_full_state_byte [6])))), GLOBAL(\clk~combout ), VCC, , \comb_3|data_out[3]~0_combout , \comb_3|header_byte [6], , 
// !\resetn~combout , \FSM|present_state.LOAD_FIRST_DATA~regout )

	.clk(\clk~combout ),
	.dataa(\data_in~combout [6]),
	.datab(\comb_3|fifo_full_state_byte [6]),
	.datac(\comb_3|header_byte [6]),
	.datad(\comb_3|always6~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\resetn~combout ),
	.sload(\FSM|present_state.LOAD_FIRST_DATA~regout ),
	.ena(\comb_3|data_out[3]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\comb_3|data_out [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_3|data_out[6] .lut_mask = "aacc";
defparam \comb_3|data_out[6] .operation_mode = "normal";
defparam \comb_3|data_out[6] .output_mode = "reg_only";
defparam \comb_3|data_out[6] .register_cascade_mode = "off";
defparam \comb_3|data_out[6] .sum_lutc_input = "datac";
defparam \comb_3|data_out[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y8_N9
maxv_lcell \FIFO_0|mem[4][6] (
// Equation(s):
// \FIFO_0|mem~22  = (!\SYNCHRONIZER|soft_reset_0~regout  & (\resetn~combout  & ((\comb_3|data_out [6]))))
// \FIFO_0|mem[4][6]~regout  = DFFEAS(\FIFO_0|mem~22 , GLOBAL(\clk~combout ), VCC, , \FIFO_0|mem[4][4]~7_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\SYNCHRONIZER|soft_reset_0~regout ),
	.datab(\resetn~combout ),
	.datac(vcc),
	.datad(\comb_3|data_out [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_0|mem[4][4]~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|mem~22 ),
	.regout(\FIFO_0|mem[4][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[4][6] .lut_mask = "4400";
defparam \FIFO_0|mem[4][6] .operation_mode = "normal";
defparam \FIFO_0|mem[4][6] .output_mode = "reg_and_comb";
defparam \FIFO_0|mem[4][6] .register_cascade_mode = "off";
defparam \FIFO_0|mem[4][6] .sum_lutc_input = "datac";
defparam \FIFO_0|mem[4][6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N9
maxv_lcell \FIFO_0|mem[7][6] (
// Equation(s):
// \FIFO_0|mem[7][6]~regout  = DFFEAS((((\FIFO_0|mem~22 ))), GLOBAL(\clk~combout ), VCC, , \FIFO_0|mem[7][6]~8_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_0|mem~22 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_0|mem[7][6]~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_0|mem[7][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[7][6] .lut_mask = "ff00";
defparam \FIFO_0|mem[7][6] .operation_mode = "normal";
defparam \FIFO_0|mem[7][6] .output_mode = "reg_only";
defparam \FIFO_0|mem[7][6] .register_cascade_mode = "off";
defparam \FIFO_0|mem[7][6] .sum_lutc_input = "datac";
defparam \FIFO_0|mem[7][6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N3
maxv_lcell \FIFO_0|mem[5][6] (
// Equation(s):
// \FIFO_0|Mux2~0  = (\FIFO_0|rd_ptr [0] & ((\FIFO_0|rd_ptr [1]) # ((B1_mem[5][6])))) # (!\FIFO_0|rd_ptr [0] & (!\FIFO_0|rd_ptr [1] & ((\FIFO_0|mem[4][6]~regout ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_0|rd_ptr [0]),
	.datab(\FIFO_0|rd_ptr [1]),
	.datac(\FIFO_0|mem~22 ),
	.datad(\FIFO_0|mem[4][6]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[5][5]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|Mux2~0 ),
	.regout(\FIFO_0|mem[5][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[5][6] .lut_mask = "b9a8";
defparam \FIFO_0|mem[5][6] .operation_mode = "normal";
defparam \FIFO_0|mem[5][6] .output_mode = "comb_only";
defparam \FIFO_0|mem[5][6] .register_cascade_mode = "off";
defparam \FIFO_0|mem[5][6] .sum_lutc_input = "qfbk";
defparam \FIFO_0|mem[5][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y6_N1
maxv_lcell \FIFO_0|mem[6][6] (
// Equation(s):
// \FIFO_0|Mux2~1  = (\FIFO_0|rd_ptr [1] & ((\FIFO_0|Mux2~0  & (\FIFO_0|mem[7][6]~regout )) # (!\FIFO_0|Mux2~0  & ((B1_mem[6][6]))))) # (!\FIFO_0|rd_ptr [1] & (((\FIFO_0|Mux2~0 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_0|mem[7][6]~regout ),
	.datab(\FIFO_0|rd_ptr [1]),
	.datac(\FIFO_0|mem~22 ),
	.datad(\FIFO_0|Mux2~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[6][8]~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|Mux2~1 ),
	.regout(\FIFO_0|mem[6][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[6][6] .lut_mask = "bbc0";
defparam \FIFO_0|mem[6][6] .operation_mode = "normal";
defparam \FIFO_0|mem[6][6] .output_mode = "comb_only";
defparam \FIFO_0|mem[6][6] .register_cascade_mode = "off";
defparam \FIFO_0|mem[6][6] .sum_lutc_input = "qfbk";
defparam \FIFO_0|mem[6][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y8_N5
maxv_lcell \FIFO_0|mem[15][6] (
// Equation(s):
// \FIFO_0|mem[15][6]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_0|mem[15][0]~16_combout , \FIFO_0|mem~22 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_0|mem~22 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[15][0]~16_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_0|mem[15][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[15][6] .lut_mask = "0000";
defparam \FIFO_0|mem[15][6] .operation_mode = "normal";
defparam \FIFO_0|mem[15][6] .output_mode = "reg_only";
defparam \FIFO_0|mem[15][6] .register_cascade_mode = "off";
defparam \FIFO_0|mem[15][6] .sum_lutc_input = "datac";
defparam \FIFO_0|mem[15][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y7_N9
maxv_lcell \FIFO_0|mem[12][6] (
// Equation(s):
// \FIFO_0|mem[12][6]~regout  = DFFEAS((((\FIFO_0|mem~22 ))), GLOBAL(\clk~combout ), VCC, , \FIFO_0|mem[12][0]~15_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_0|mem~22 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_0|mem[12][0]~15_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_0|mem[12][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[12][6] .lut_mask = "ff00";
defparam \FIFO_0|mem[12][6] .operation_mode = "normal";
defparam \FIFO_0|mem[12][6] .output_mode = "reg_only";
defparam \FIFO_0|mem[12][6] .register_cascade_mode = "off";
defparam \FIFO_0|mem[12][6] .sum_lutc_input = "datac";
defparam \FIFO_0|mem[12][6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N2
maxv_lcell \FIFO_0|mem[13][6] (
// Equation(s):
// \FIFO_0|Mux2~7  = (\FIFO_0|rd_ptr [1] & (((\FIFO_0|rd_ptr [0])))) # (!\FIFO_0|rd_ptr [1] & ((\FIFO_0|rd_ptr [0] & ((B1_mem[13][6]))) # (!\FIFO_0|rd_ptr [0] & (\FIFO_0|mem[12][6]~regout ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_0|rd_ptr [1]),
	.datab(\FIFO_0|mem[12][6]~regout ),
	.datac(\FIFO_0|mem~22 ),
	.datad(\FIFO_0|rd_ptr [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[13][1]~13_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|Mux2~7 ),
	.regout(\FIFO_0|mem[13][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[13][6] .lut_mask = "fa44";
defparam \FIFO_0|mem[13][6] .operation_mode = "normal";
defparam \FIFO_0|mem[13][6] .output_mode = "comb_only";
defparam \FIFO_0|mem[13][6] .register_cascade_mode = "off";
defparam \FIFO_0|mem[13][6] .sum_lutc_input = "qfbk";
defparam \FIFO_0|mem[13][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y7_N7
maxv_lcell \FIFO_0|mem[14][6] (
// Equation(s):
// \FIFO_0|Mux2~8  = (\FIFO_0|rd_ptr [1] & ((\FIFO_0|Mux2~7  & (\FIFO_0|mem[15][6]~regout )) # (!\FIFO_0|Mux2~7  & ((B1_mem[14][6]))))) # (!\FIFO_0|rd_ptr [1] & (((\FIFO_0|Mux2~7 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_0|mem[15][6]~regout ),
	.datab(\FIFO_0|rd_ptr [1]),
	.datac(\FIFO_0|mem~22 ),
	.datad(\FIFO_0|Mux2~7 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[14][0]~14_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|Mux2~8 ),
	.regout(\FIFO_0|mem[14][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[14][6] .lut_mask = "bbc0";
defparam \FIFO_0|mem[14][6] .operation_mode = "normal";
defparam \FIFO_0|mem[14][6] .output_mode = "comb_only";
defparam \FIFO_0|mem[14][6] .register_cascade_mode = "off";
defparam \FIFO_0|mem[14][6] .sum_lutc_input = "qfbk";
defparam \FIFO_0|mem[14][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y6_N2
maxv_lcell \FIFO_0|mem[3][6] (
// Equation(s):
// \FIFO_0|mem[3][6]~regout  = DFFEAS((((\FIFO_0|mem~22 ))), GLOBAL(\clk~combout ), VCC, , \FIFO_0|mem[3][8]~12_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_0|mem~22 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_0|mem[3][8]~12_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_0|mem[3][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[3][6] .lut_mask = "ff00";
defparam \FIFO_0|mem[3][6] .operation_mode = "normal";
defparam \FIFO_0|mem[3][6] .output_mode = "reg_only";
defparam \FIFO_0|mem[3][6] .register_cascade_mode = "off";
defparam \FIFO_0|mem[3][6] .sum_lutc_input = "datac";
defparam \FIFO_0|mem[3][6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N9
maxv_lcell \FIFO_0|mem[0][6] (
// Equation(s):
// \FIFO_0|mem[0][6]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_0|mem[0][5]~11_combout , \FIFO_0|mem~22 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_0|mem~22 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[0][5]~11_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_0|mem[0][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[0][6] .lut_mask = "0000";
defparam \FIFO_0|mem[0][6] .operation_mode = "normal";
defparam \FIFO_0|mem[0][6] .output_mode = "reg_only";
defparam \FIFO_0|mem[0][6] .register_cascade_mode = "off";
defparam \FIFO_0|mem[0][6] .sum_lutc_input = "datac";
defparam \FIFO_0|mem[0][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y5_N2
maxv_lcell \FIFO_0|mem[2][6] (
// Equation(s):
// \FIFO_0|Mux2~4  = (\FIFO_0|rd_ptr [0] & (((\FIFO_0|rd_ptr [1])))) # (!\FIFO_0|rd_ptr [0] & ((\FIFO_0|rd_ptr [1] & ((B1_mem[2][6]))) # (!\FIFO_0|rd_ptr [1] & (\FIFO_0|mem[0][6]~regout ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_0|rd_ptr [0]),
	.datab(\FIFO_0|mem[0][6]~regout ),
	.datac(\FIFO_0|mem~22 ),
	.datad(\FIFO_0|rd_ptr [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[2][2]~9_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|Mux2~4 ),
	.regout(\FIFO_0|mem[2][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[2][6] .lut_mask = "fa44";
defparam \FIFO_0|mem[2][6] .operation_mode = "normal";
defparam \FIFO_0|mem[2][6] .output_mode = "comb_only";
defparam \FIFO_0|mem[2][6] .register_cascade_mode = "off";
defparam \FIFO_0|mem[2][6] .sum_lutc_input = "qfbk";
defparam \FIFO_0|mem[2][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y5_N0
maxv_lcell \FIFO_0|mem[1][6] (
// Equation(s):
// \FIFO_0|Mux2~5  = (\FIFO_0|rd_ptr [0] & ((\FIFO_0|Mux2~4  & (\FIFO_0|mem[3][6]~regout )) # (!\FIFO_0|Mux2~4  & ((B1_mem[1][6]))))) # (!\FIFO_0|rd_ptr [0] & (((\FIFO_0|Mux2~4 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_0|rd_ptr [0]),
	.datab(\FIFO_0|mem[3][6]~regout ),
	.datac(\FIFO_0|mem~22 ),
	.datad(\FIFO_0|Mux2~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[1][2]~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|Mux2~5 ),
	.regout(\FIFO_0|mem[1][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[1][6] .lut_mask = "dda0";
defparam \FIFO_0|mem[1][6] .operation_mode = "normal";
defparam \FIFO_0|mem[1][6] .output_mode = "comb_only";
defparam \FIFO_0|mem[1][6] .register_cascade_mode = "off";
defparam \FIFO_0|mem[1][6] .sum_lutc_input = "qfbk";
defparam \FIFO_0|mem[1][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y8_N4
maxv_lcell \FIFO_0|mem[11][6] (
// Equation(s):
// \FIFO_0|mem[11][6]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_0|mem[11][2]~4_combout , \FIFO_0|mem~22 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_0|mem~22 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[11][2]~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_0|mem[11][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[11][6] .lut_mask = "0000";
defparam \FIFO_0|mem[11][6] .operation_mode = "normal";
defparam \FIFO_0|mem[11][6] .output_mode = "reg_only";
defparam \FIFO_0|mem[11][6] .register_cascade_mode = "off";
defparam \FIFO_0|mem[11][6] .sum_lutc_input = "datac";
defparam \FIFO_0|mem[11][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y8_N3
maxv_lcell \FIFO_0|mem[8][6] (
// Equation(s):
// \FIFO_0|mem[8][6]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_0|mem[8][0]~3_combout , \FIFO_0|mem~22 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_0|mem~22 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[8][0]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_0|mem[8][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[8][6] .lut_mask = "0000";
defparam \FIFO_0|mem[8][6] .operation_mode = "normal";
defparam \FIFO_0|mem[8][6] .output_mode = "reg_only";
defparam \FIFO_0|mem[8][6] .register_cascade_mode = "off";
defparam \FIFO_0|mem[8][6] .sum_lutc_input = "datac";
defparam \FIFO_0|mem[8][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y8_N7
maxv_lcell \FIFO_0|mem[10][6] (
// Equation(s):
// \FIFO_0|Mux2~2  = (\FIFO_0|rd_ptr [0] & (((\FIFO_0|rd_ptr [1])))) # (!\FIFO_0|rd_ptr [0] & ((\FIFO_0|rd_ptr [1] & ((B1_mem[10][6]))) # (!\FIFO_0|rd_ptr [1] & (\FIFO_0|mem[8][6]~regout ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_0|mem[8][6]~regout ),
	.datab(\FIFO_0|rd_ptr [0]),
	.datac(\FIFO_0|mem~22 ),
	.datad(\FIFO_0|rd_ptr [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[10][0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|Mux2~2 ),
	.regout(\FIFO_0|mem[10][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[10][6] .lut_mask = "fc22";
defparam \FIFO_0|mem[10][6] .operation_mode = "normal";
defparam \FIFO_0|mem[10][6] .output_mode = "comb_only";
defparam \FIFO_0|mem[10][6] .register_cascade_mode = "off";
defparam \FIFO_0|mem[10][6] .sum_lutc_input = "qfbk";
defparam \FIFO_0|mem[10][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y8_N7
maxv_lcell \FIFO_0|mem[9][6] (
// Equation(s):
// \FIFO_0|Mux2~3  = (\FIFO_0|rd_ptr [0] & ((\FIFO_0|Mux2~2  & (\FIFO_0|mem[11][6]~regout )) # (!\FIFO_0|Mux2~2  & ((B1_mem[9][6]))))) # (!\FIFO_0|rd_ptr [0] & (((\FIFO_0|Mux2~2 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_0|mem[11][6]~regout ),
	.datab(\FIFO_0|rd_ptr [0]),
	.datac(\FIFO_0|mem~22 ),
	.datad(\FIFO_0|Mux2~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[9][1]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|Mux2~3 ),
	.regout(\FIFO_0|mem[9][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[9][6] .lut_mask = "bbc0";
defparam \FIFO_0|mem[9][6] .operation_mode = "normal";
defparam \FIFO_0|mem[9][6] .output_mode = "comb_only";
defparam \FIFO_0|mem[9][6] .register_cascade_mode = "off";
defparam \FIFO_0|mem[9][6] .sum_lutc_input = "qfbk";
defparam \FIFO_0|mem[9][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y5_N5
maxv_lcell \FIFO_0|Mux2~6 (
// Equation(s):
// \FIFO_0|Mux2~6_combout  = (\FIFO_0|rd_ptr [3] & ((\FIFO_0|rd_ptr [2]) # ((\FIFO_0|Mux2~3 )))) # (!\FIFO_0|rd_ptr [3] & (!\FIFO_0|rd_ptr [2] & (\FIFO_0|Mux2~5 )))

	.clk(gnd),
	.dataa(\FIFO_0|rd_ptr [3]),
	.datab(\FIFO_0|rd_ptr [2]),
	.datac(\FIFO_0|Mux2~5 ),
	.datad(\FIFO_0|Mux2~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|Mux2~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|Mux2~6 .lut_mask = "ba98";
defparam \FIFO_0|Mux2~6 .operation_mode = "normal";
defparam \FIFO_0|Mux2~6 .output_mode = "comb_only";
defparam \FIFO_0|Mux2~6 .register_cascade_mode = "off";
defparam \FIFO_0|Mux2~6 .sum_lutc_input = "datac";
defparam \FIFO_0|Mux2~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N0
maxv_lcell \FIFO_0|Mux2~9 (
// Equation(s):
// \FIFO_0|Mux2~9_combout  = (\FIFO_0|rd_ptr [2] & ((\FIFO_0|Mux2~6_combout  & ((\FIFO_0|Mux2~8 ))) # (!\FIFO_0|Mux2~6_combout  & (\FIFO_0|Mux2~1 )))) # (!\FIFO_0|rd_ptr [2] & (((\FIFO_0|Mux2~6_combout ))))

	.clk(gnd),
	.dataa(\FIFO_0|Mux2~1 ),
	.datab(\FIFO_0|Mux2~8 ),
	.datac(\FIFO_0|rd_ptr [2]),
	.datad(\FIFO_0|Mux2~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|Mux2~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|Mux2~9 .lut_mask = "cfa0";
defparam \FIFO_0|Mux2~9 .operation_mode = "normal";
defparam \FIFO_0|Mux2~9 .output_mode = "comb_only";
defparam \FIFO_0|Mux2~9 .register_cascade_mode = "off";
defparam \FIFO_0|Mux2~9 .sum_lutc_input = "datac";
defparam \FIFO_0|Mux2~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N8
maxv_lcell \FIFO_0|data_out[6]~reg0 (
// Equation(s):
// \FIFO_0|data_out[6]~reg0_regout  = DFFEAS(((\resetn~combout  & (\FIFO_0|Mux2~9_combout ))), GLOBAL(\clk~combout ), VCC, , \FIFO_0|data_out[7]~20_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\resetn~combout ),
	.datac(\FIFO_0|Mux2~9_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_0|data_out[7]~20_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_0|data_out[6]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|data_out[6]~reg0 .lut_mask = "c0c0";
defparam \FIFO_0|data_out[6]~reg0 .operation_mode = "normal";
defparam \FIFO_0|data_out[6]~reg0 .output_mode = "reg_only";
defparam \FIFO_0|data_out[6]~reg0 .register_cascade_mode = "off";
defparam \FIFO_0|data_out[6]~reg0 .sum_lutc_input = "datac";
defparam \FIFO_0|data_out[6]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N9
maxv_lcell \FIFO_0|Equal1~0 (
// Equation(s):
// \FIFO_0|Equal1~0_combout  = (!\FIFO_0|data_out[4]~reg0_regout  & (!\FIFO_0|data_out[5]~reg0_regout  & (!\FIFO_0|data_out[7]~reg0_regout  & !\FIFO_0|data_out[6]~reg0_regout )))

	.clk(gnd),
	.dataa(\FIFO_0|data_out[4]~reg0_regout ),
	.datab(\FIFO_0|data_out[5]~reg0_regout ),
	.datac(\FIFO_0|data_out[7]~reg0_regout ),
	.datad(\FIFO_0|data_out[6]~reg0_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|Equal1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|Equal1~0 .lut_mask = "0001";
defparam \FIFO_0|Equal1~0 .operation_mode = "normal";
defparam \FIFO_0|Equal1~0 .output_mode = "comb_only";
defparam \FIFO_0|Equal1~0 .register_cascade_mode = "off";
defparam \FIFO_0|Equal1~0 .sum_lutc_input = "datac";
defparam \FIFO_0|Equal1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N9
maxv_lcell \comb_3|data_out[3] (
// Equation(s):
// \comb_3|data_out [3] = DFFEAS(((\comb_3|always6~0_combout  & ((\data_in~combout [3]))) # (!\comb_3|always6~0_combout  & (\comb_3|fifo_full_state_byte [3]))), GLOBAL(\clk~combout ), VCC, , \comb_3|data_out[3]~0_combout , \comb_3|header_byte [3], , 
// !\resetn~combout , \FSM|present_state.LOAD_FIRST_DATA~regout )

	.clk(\clk~combout ),
	.dataa(\comb_3|fifo_full_state_byte [3]),
	.datab(\data_in~combout [3]),
	.datac(\comb_3|header_byte [3]),
	.datad(\comb_3|always6~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\resetn~combout ),
	.sload(\FSM|present_state.LOAD_FIRST_DATA~regout ),
	.ena(\comb_3|data_out[3]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\comb_3|data_out [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_3|data_out[3] .lut_mask = "ccaa";
defparam \comb_3|data_out[3] .operation_mode = "normal";
defparam \comb_3|data_out[3] .output_mode = "reg_only";
defparam \comb_3|data_out[3] .register_cascade_mode = "off";
defparam \comb_3|data_out[3] .sum_lutc_input = "datac";
defparam \comb_3|data_out[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y7_N3
maxv_lcell \FIFO_0|mem[1][3] (
// Equation(s):
// \FIFO_0|mem~19  = (!\SYNCHRONIZER|soft_reset_0~regout  & (\resetn~combout  & ((\comb_3|data_out [3]))))
// \FIFO_0|mem[1][3]~regout  = DFFEAS(\FIFO_0|mem~19 , GLOBAL(\clk~combout ), VCC, , \FIFO_0|mem[1][2]~10_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\SYNCHRONIZER|soft_reset_0~regout ),
	.datab(\resetn~combout ),
	.datac(vcc),
	.datad(\comb_3|data_out [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_0|mem[1][2]~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|mem~19 ),
	.regout(\FIFO_0|mem[1][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[1][3] .lut_mask = "4400";
defparam \FIFO_0|mem[1][3] .operation_mode = "normal";
defparam \FIFO_0|mem[1][3] .output_mode = "reg_and_comb";
defparam \FIFO_0|mem[1][3] .register_cascade_mode = "off";
defparam \FIFO_0|mem[1][3] .sum_lutc_input = "datac";
defparam \FIFO_0|mem[1][3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N8
maxv_lcell \FIFO_0|mem[13][3] (
// Equation(s):
// \FIFO_0|mem[13][3]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_0|mem[13][1]~13_combout , \FIFO_0|mem~19 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_0|mem~19 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[13][1]~13_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_0|mem[13][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[13][3] .lut_mask = "0000";
defparam \FIFO_0|mem[13][3] .operation_mode = "normal";
defparam \FIFO_0|mem[13][3] .output_mode = "reg_only";
defparam \FIFO_0|mem[13][3] .register_cascade_mode = "off";
defparam \FIFO_0|mem[13][3] .sum_lutc_input = "datac";
defparam \FIFO_0|mem[13][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y7_N7
maxv_lcell \FIFO_0|mem[9][3] (
// Equation(s):
// \FIFO_0|Mux5~0  = (\FIFO_0|rd_ptr [3] & ((\FIFO_0|rd_ptr [2]) # ((B1_mem[9][3])))) # (!\FIFO_0|rd_ptr [3] & (!\FIFO_0|rd_ptr [2] & ((\FIFO_0|mem[1][3]~regout ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_0|rd_ptr [3]),
	.datab(\FIFO_0|rd_ptr [2]),
	.datac(\FIFO_0|mem~19 ),
	.datad(\FIFO_0|mem[1][3]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[9][1]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|Mux5~0 ),
	.regout(\FIFO_0|mem[9][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[9][3] .lut_mask = "b9a8";
defparam \FIFO_0|mem[9][3] .operation_mode = "normal";
defparam \FIFO_0|mem[9][3] .output_mode = "comb_only";
defparam \FIFO_0|mem[9][3] .register_cascade_mode = "off";
defparam \FIFO_0|mem[9][3] .sum_lutc_input = "qfbk";
defparam \FIFO_0|mem[9][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y7_N8
maxv_lcell \FIFO_0|mem[5][3] (
// Equation(s):
// \FIFO_0|Mux5~1  = (\FIFO_0|rd_ptr [2] & ((\FIFO_0|Mux5~0  & (\FIFO_0|mem[13][3]~regout )) # (!\FIFO_0|Mux5~0  & ((B1_mem[5][3]))))) # (!\FIFO_0|rd_ptr [2] & (((\FIFO_0|Mux5~0 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_0|mem[13][3]~regout ),
	.datab(\FIFO_0|rd_ptr [2]),
	.datac(\FIFO_0|mem~19 ),
	.datad(\FIFO_0|Mux5~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[5][5]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|Mux5~1 ),
	.regout(\FIFO_0|mem[5][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[5][3] .lut_mask = "bbc0";
defparam \FIFO_0|mem[5][3] .operation_mode = "normal";
defparam \FIFO_0|mem[5][3] .output_mode = "comb_only";
defparam \FIFO_0|mem[5][3] .register_cascade_mode = "off";
defparam \FIFO_0|mem[5][3] .sum_lutc_input = "qfbk";
defparam \FIFO_0|mem[5][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y8_N2
maxv_lcell \FIFO_0|mem[15][3] (
// Equation(s):
// \FIFO_0|mem[15][3]~regout  = DFFEAS((((\FIFO_0|mem~19 ))), GLOBAL(\clk~combout ), VCC, , \FIFO_0|mem[15][0]~16_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_0|mem~19 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_0|mem[15][0]~16_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_0|mem[15][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[15][3] .lut_mask = "ff00";
defparam \FIFO_0|mem[15][3] .operation_mode = "normal";
defparam \FIFO_0|mem[15][3] .output_mode = "reg_only";
defparam \FIFO_0|mem[15][3] .register_cascade_mode = "off";
defparam \FIFO_0|mem[15][3] .sum_lutc_input = "datac";
defparam \FIFO_0|mem[15][3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y9_N5
maxv_lcell \FIFO_0|mem[3][3] (
// Equation(s):
// \FIFO_0|mem[3][3]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_0|mem[3][8]~12_combout , \FIFO_0|mem~19 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_0|mem~19 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[3][8]~12_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_0|mem[3][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[3][3] .lut_mask = "0000";
defparam \FIFO_0|mem[3][3] .operation_mode = "normal";
defparam \FIFO_0|mem[3][3] .output_mode = "reg_only";
defparam \FIFO_0|mem[3][3] .register_cascade_mode = "off";
defparam \FIFO_0|mem[3][3] .sum_lutc_input = "datac";
defparam \FIFO_0|mem[3][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y9_N5
maxv_lcell \FIFO_0|mem[11][3] (
// Equation(s):
// \FIFO_0|Mux5~7  = (\FIFO_0|rd_ptr [2] & (((\FIFO_0|rd_ptr [3])))) # (!\FIFO_0|rd_ptr [2] & ((\FIFO_0|rd_ptr [3] & ((B1_mem[11][3]))) # (!\FIFO_0|rd_ptr [3] & (\FIFO_0|mem[3][3]~regout ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_0|mem[3][3]~regout ),
	.datab(\FIFO_0|rd_ptr [2]),
	.datac(\FIFO_0|mem~19 ),
	.datad(\FIFO_0|rd_ptr [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[11][2]~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|Mux5~7 ),
	.regout(\FIFO_0|mem[11][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[11][3] .lut_mask = "fc22";
defparam \FIFO_0|mem[11][3] .operation_mode = "normal";
defparam \FIFO_0|mem[11][3] .output_mode = "comb_only";
defparam \FIFO_0|mem[11][3] .register_cascade_mode = "off";
defparam \FIFO_0|mem[11][3] .sum_lutc_input = "qfbk";
defparam \FIFO_0|mem[11][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y9_N6
maxv_lcell \FIFO_0|mem[7][3] (
// Equation(s):
// \FIFO_0|Mux5~8  = (\FIFO_0|rd_ptr [2] & ((\FIFO_0|Mux5~7  & (\FIFO_0|mem[15][3]~regout )) # (!\FIFO_0|Mux5~7  & ((B1_mem[7][3]))))) # (!\FIFO_0|rd_ptr [2] & (((\FIFO_0|Mux5~7 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_0|mem[15][3]~regout ),
	.datab(\FIFO_0|rd_ptr [2]),
	.datac(\FIFO_0|mem~19 ),
	.datad(\FIFO_0|Mux5~7 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[7][6]~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|Mux5~8 ),
	.regout(\FIFO_0|mem[7][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[7][3] .lut_mask = "bbc0";
defparam \FIFO_0|mem[7][3] .operation_mode = "normal";
defparam \FIFO_0|mem[7][3] .output_mode = "comb_only";
defparam \FIFO_0|mem[7][3] .register_cascade_mode = "off";
defparam \FIFO_0|mem[7][3] .sum_lutc_input = "qfbk";
defparam \FIFO_0|mem[7][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y6_N8
maxv_lcell \FIFO_0|mem[14][3] (
// Equation(s):
// \FIFO_0|mem[14][3]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_0|mem[14][0]~14_combout , \FIFO_0|mem~19 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_0|mem~19 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[14][0]~14_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_0|mem[14][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[14][3] .lut_mask = "0000";
defparam \FIFO_0|mem[14][3] .operation_mode = "normal";
defparam \FIFO_0|mem[14][3] .output_mode = "reg_only";
defparam \FIFO_0|mem[14][3] .register_cascade_mode = "off";
defparam \FIFO_0|mem[14][3] .sum_lutc_input = "datac";
defparam \FIFO_0|mem[14][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y6_N0
maxv_lcell \FIFO_0|mem[2][3] (
// Equation(s):
// \FIFO_0|mem[2][3]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_0|mem[2][2]~9_combout , \FIFO_0|mem~19 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_0|mem~19 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[2][2]~9_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_0|mem[2][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[2][3] .lut_mask = "0000";
defparam \FIFO_0|mem[2][3] .operation_mode = "normal";
defparam \FIFO_0|mem[2][3] .output_mode = "reg_only";
defparam \FIFO_0|mem[2][3] .register_cascade_mode = "off";
defparam \FIFO_0|mem[2][3] .sum_lutc_input = "datac";
defparam \FIFO_0|mem[2][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y9_N8
maxv_lcell \FIFO_0|mem[6][3] (
// Equation(s):
// \FIFO_0|Mux5~2  = (\FIFO_0|rd_ptr [3] & (((\FIFO_0|rd_ptr [2])))) # (!\FIFO_0|rd_ptr [3] & ((\FIFO_0|rd_ptr [2] & ((B1_mem[6][3]))) # (!\FIFO_0|rd_ptr [2] & (\FIFO_0|mem[2][3]~regout ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_0|mem[2][3]~regout ),
	.datab(\FIFO_0|rd_ptr [3]),
	.datac(\FIFO_0|mem~19 ),
	.datad(\FIFO_0|rd_ptr [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[6][8]~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|Mux5~2 ),
	.regout(\FIFO_0|mem[6][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[6][3] .lut_mask = "fc22";
defparam \FIFO_0|mem[6][3] .operation_mode = "normal";
defparam \FIFO_0|mem[6][3] .output_mode = "comb_only";
defparam \FIFO_0|mem[6][3] .register_cascade_mode = "off";
defparam \FIFO_0|mem[6][3] .sum_lutc_input = "qfbk";
defparam \FIFO_0|mem[6][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y9_N9
maxv_lcell \FIFO_0|mem[10][3] (
// Equation(s):
// \FIFO_0|Mux5~3  = (\FIFO_0|rd_ptr [3] & ((\FIFO_0|Mux5~2  & (\FIFO_0|mem[14][3]~regout )) # (!\FIFO_0|Mux5~2  & ((B1_mem[10][3]))))) # (!\FIFO_0|rd_ptr [3] & (((\FIFO_0|Mux5~2 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_0|mem[14][3]~regout ),
	.datab(\FIFO_0|rd_ptr [3]),
	.datac(\FIFO_0|mem~19 ),
	.datad(\FIFO_0|Mux5~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[10][0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|Mux5~3 ),
	.regout(\FIFO_0|mem[10][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[10][3] .lut_mask = "bbc0";
defparam \FIFO_0|mem[10][3] .operation_mode = "normal";
defparam \FIFO_0|mem[10][3] .output_mode = "comb_only";
defparam \FIFO_0|mem[10][3] .register_cascade_mode = "off";
defparam \FIFO_0|mem[10][3] .sum_lutc_input = "qfbk";
defparam \FIFO_0|mem[10][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y9_N9
maxv_lcell \FIFO_0|mem[12][3] (
// Equation(s):
// \FIFO_0|mem[12][3]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_0|mem[12][0]~15_combout , \FIFO_0|mem~19 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_0|mem~19 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[12][0]~15_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_0|mem[12][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[12][3] .lut_mask = "0000";
defparam \FIFO_0|mem[12][3] .operation_mode = "normal";
defparam \FIFO_0|mem[12][3] .output_mode = "reg_only";
defparam \FIFO_0|mem[12][3] .register_cascade_mode = "off";
defparam \FIFO_0|mem[12][3] .sum_lutc_input = "datac";
defparam \FIFO_0|mem[12][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y9_N0
maxv_lcell \FIFO_0|mem[0][3] (
// Equation(s):
// \FIFO_0|mem[0][3]~regout  = DFFEAS((((\FIFO_0|mem~19 ))), GLOBAL(\clk~combout ), VCC, , \FIFO_0|mem[0][5]~11_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_0|mem~19 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_0|mem[0][5]~11_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_0|mem[0][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[0][3] .lut_mask = "ff00";
defparam \FIFO_0|mem[0][3] .operation_mode = "normal";
defparam \FIFO_0|mem[0][3] .output_mode = "reg_only";
defparam \FIFO_0|mem[0][3] .register_cascade_mode = "off";
defparam \FIFO_0|mem[0][3] .sum_lutc_input = "datac";
defparam \FIFO_0|mem[0][3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N3
maxv_lcell \FIFO_0|mem[4][3] (
// Equation(s):
// \FIFO_0|Mux5~4  = (\FIFO_0|rd_ptr [2] & (((B1_mem[4][3]) # (\FIFO_0|rd_ptr [3])))) # (!\FIFO_0|rd_ptr [2] & (\FIFO_0|mem[0][3]~regout  & ((!\FIFO_0|rd_ptr [3]))))

	.clk(\clk~combout ),
	.dataa(\FIFO_0|mem[0][3]~regout ),
	.datab(\FIFO_0|rd_ptr [2]),
	.datac(\FIFO_0|mem~19 ),
	.datad(\FIFO_0|rd_ptr [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[4][4]~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|Mux5~4 ),
	.regout(\FIFO_0|mem[4][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[4][3] .lut_mask = "cce2";
defparam \FIFO_0|mem[4][3] .operation_mode = "normal";
defparam \FIFO_0|mem[4][3] .output_mode = "comb_only";
defparam \FIFO_0|mem[4][3] .register_cascade_mode = "off";
defparam \FIFO_0|mem[4][3] .sum_lutc_input = "qfbk";
defparam \FIFO_0|mem[4][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y9_N4
maxv_lcell \FIFO_0|mem[8][3] (
// Equation(s):
// \FIFO_0|Mux5~5  = (\FIFO_0|rd_ptr [3] & ((\FIFO_0|Mux5~4  & (\FIFO_0|mem[12][3]~regout )) # (!\FIFO_0|Mux5~4  & ((B1_mem[8][3]))))) # (!\FIFO_0|rd_ptr [3] & (((\FIFO_0|Mux5~4 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_0|mem[12][3]~regout ),
	.datab(\FIFO_0|rd_ptr [3]),
	.datac(\FIFO_0|mem~19 ),
	.datad(\FIFO_0|Mux5~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[8][0]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|Mux5~5 ),
	.regout(\FIFO_0|mem[8][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[8][3] .lut_mask = "bbc0";
defparam \FIFO_0|mem[8][3] .operation_mode = "normal";
defparam \FIFO_0|mem[8][3] .output_mode = "comb_only";
defparam \FIFO_0|mem[8][3] .register_cascade_mode = "off";
defparam \FIFO_0|mem[8][3] .sum_lutc_input = "qfbk";
defparam \FIFO_0|mem[8][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y9_N3
maxv_lcell \FIFO_0|Mux5~6 (
// Equation(s):
// \FIFO_0|Mux5~6_combout  = (\FIFO_0|rd_ptr [1] & ((\FIFO_0|rd_ptr [0]) # ((\FIFO_0|Mux5~3 )))) # (!\FIFO_0|rd_ptr [1] & (!\FIFO_0|rd_ptr [0] & ((\FIFO_0|Mux5~5 ))))

	.clk(gnd),
	.dataa(\FIFO_0|rd_ptr [1]),
	.datab(\FIFO_0|rd_ptr [0]),
	.datac(\FIFO_0|Mux5~3 ),
	.datad(\FIFO_0|Mux5~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|Mux5~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|Mux5~6 .lut_mask = "b9a8";
defparam \FIFO_0|Mux5~6 .operation_mode = "normal";
defparam \FIFO_0|Mux5~6 .output_mode = "comb_only";
defparam \FIFO_0|Mux5~6 .register_cascade_mode = "off";
defparam \FIFO_0|Mux5~6 .sum_lutc_input = "datac";
defparam \FIFO_0|Mux5~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y9_N0
maxv_lcell \FIFO_0|Mux5~9 (
// Equation(s):
// \FIFO_0|Mux5~9_combout  = (\FIFO_0|rd_ptr [0] & ((\FIFO_0|Mux5~6_combout  & ((\FIFO_0|Mux5~8 ))) # (!\FIFO_0|Mux5~6_combout  & (\FIFO_0|Mux5~1 )))) # (!\FIFO_0|rd_ptr [0] & (((\FIFO_0|Mux5~6_combout ))))

	.clk(gnd),
	.dataa(\FIFO_0|rd_ptr [0]),
	.datab(\FIFO_0|Mux5~1 ),
	.datac(\FIFO_0|Mux5~8 ),
	.datad(\FIFO_0|Mux5~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|Mux5~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|Mux5~9 .lut_mask = "f588";
defparam \FIFO_0|Mux5~9 .operation_mode = "normal";
defparam \FIFO_0|Mux5~9 .output_mode = "comb_only";
defparam \FIFO_0|Mux5~9 .register_cascade_mode = "off";
defparam \FIFO_0|Mux5~9 .sum_lutc_input = "datac";
defparam \FIFO_0|Mux5~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N6
maxv_lcell \comb_3|data_out[2] (
// Equation(s):
// \comb_3|data_out [2] = DFFEAS(((\comb_3|always6~0_combout  & ((\data_in~combout [2]))) # (!\comb_3|always6~0_combout  & (\comb_3|fifo_full_state_byte [2]))), GLOBAL(\clk~combout ), VCC, , \comb_3|data_out[3]~0_combout , \comb_3|header_byte [2], , 
// !\resetn~combout , \FSM|present_state.LOAD_FIRST_DATA~regout )

	.clk(\clk~combout ),
	.dataa(\comb_3|fifo_full_state_byte [2]),
	.datab(\data_in~combout [2]),
	.datac(\comb_3|header_byte [2]),
	.datad(\comb_3|always6~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\resetn~combout ),
	.sload(\FSM|present_state.LOAD_FIRST_DATA~regout ),
	.ena(\comb_3|data_out[3]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\comb_3|data_out [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_3|data_out[2] .lut_mask = "ccaa";
defparam \comb_3|data_out[2] .operation_mode = "normal";
defparam \comb_3|data_out[2] .output_mode = "reg_only";
defparam \comb_3|data_out[2] .register_cascade_mode = "off";
defparam \comb_3|data_out[2] .sum_lutc_input = "datac";
defparam \comb_3|data_out[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y8_N0
maxv_lcell \FIFO_0|mem[4][2] (
// Equation(s):
// \FIFO_0|mem~18  = (!\SYNCHRONIZER|soft_reset_0~regout  & (\comb_3|data_out [2] & ((\resetn~combout ))))
// \FIFO_0|mem[4][2]~regout  = DFFEAS(\FIFO_0|mem~18 , GLOBAL(\clk~combout ), VCC, , \FIFO_0|mem[4][4]~7_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\SYNCHRONIZER|soft_reset_0~regout ),
	.datab(\comb_3|data_out [2]),
	.datac(vcc),
	.datad(\resetn~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_0|mem[4][4]~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|mem~18 ),
	.regout(\FIFO_0|mem[4][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[4][2] .lut_mask = "4400";
defparam \FIFO_0|mem[4][2] .operation_mode = "normal";
defparam \FIFO_0|mem[4][2] .output_mode = "reg_and_comb";
defparam \FIFO_0|mem[4][2] .register_cascade_mode = "off";
defparam \FIFO_0|mem[4][2] .sum_lutc_input = "datac";
defparam \FIFO_0|mem[4][2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N1
maxv_lcell \FIFO_0|mem[15][2] (
// Equation(s):
// \FIFO_0|mem[15][2]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_0|mem[15][0]~16_combout , \FIFO_0|mem~18 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_0|mem~18 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[15][0]~16_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_0|mem[15][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[15][2] .lut_mask = "0000";
defparam \FIFO_0|mem[15][2] .operation_mode = "normal";
defparam \FIFO_0|mem[15][2] .output_mode = "reg_only";
defparam \FIFO_0|mem[15][2] .register_cascade_mode = "off";
defparam \FIFO_0|mem[15][2] .sum_lutc_input = "datac";
defparam \FIFO_0|mem[15][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y7_N1
maxv_lcell \FIFO_0|mem[12][2] (
// Equation(s):
// \FIFO_0|mem[12][2]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_0|mem[12][0]~15_combout , \FIFO_0|mem~18 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_0|mem~18 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[12][0]~15_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_0|mem[12][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[12][2] .lut_mask = "0000";
defparam \FIFO_0|mem[12][2] .operation_mode = "normal";
defparam \FIFO_0|mem[12][2] .output_mode = "reg_only";
defparam \FIFO_0|mem[12][2] .register_cascade_mode = "off";
defparam \FIFO_0|mem[12][2] .sum_lutc_input = "datac";
defparam \FIFO_0|mem[12][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y7_N3
maxv_lcell \FIFO_0|mem[13][2] (
// Equation(s):
// \FIFO_0|Mux6~7  = (\FIFO_0|rd_ptr [1] & (((\FIFO_0|rd_ptr [0])))) # (!\FIFO_0|rd_ptr [1] & ((\FIFO_0|rd_ptr [0] & ((B1_mem[13][2]))) # (!\FIFO_0|rd_ptr [0] & (\FIFO_0|mem[12][2]~regout ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_0|mem[12][2]~regout ),
	.datab(\FIFO_0|rd_ptr [1]),
	.datac(\FIFO_0|mem~18 ),
	.datad(\FIFO_0|rd_ptr [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[13][1]~13_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|Mux6~7 ),
	.regout(\FIFO_0|mem[13][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[13][2] .lut_mask = "fc22";
defparam \FIFO_0|mem[13][2] .operation_mode = "normal";
defparam \FIFO_0|mem[13][2] .output_mode = "comb_only";
defparam \FIFO_0|mem[13][2] .register_cascade_mode = "off";
defparam \FIFO_0|mem[13][2] .sum_lutc_input = "qfbk";
defparam \FIFO_0|mem[13][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y7_N5
maxv_lcell \FIFO_0|mem[14][2] (
// Equation(s):
// \FIFO_0|Mux6~8  = (\FIFO_0|rd_ptr [1] & ((\FIFO_0|Mux6~7  & (\FIFO_0|mem[15][2]~regout )) # (!\FIFO_0|Mux6~7  & ((B1_mem[14][2]))))) # (!\FIFO_0|rd_ptr [1] & (((\FIFO_0|Mux6~7 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_0|mem[15][2]~regout ),
	.datab(\FIFO_0|rd_ptr [1]),
	.datac(\FIFO_0|mem~18 ),
	.datad(\FIFO_0|Mux6~7 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[14][0]~14_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|Mux6~8 ),
	.regout(\FIFO_0|mem[14][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[14][2] .lut_mask = "bbc0";
defparam \FIFO_0|mem[14][2] .operation_mode = "normal";
defparam \FIFO_0|mem[14][2] .output_mode = "comb_only";
defparam \FIFO_0|mem[14][2] .register_cascade_mode = "off";
defparam \FIFO_0|mem[14][2] .sum_lutc_input = "qfbk";
defparam \FIFO_0|mem[14][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N0
maxv_lcell \FIFO_0|mem[7][2] (
// Equation(s):
// \FIFO_0|mem[7][2]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_0|mem[7][6]~8_combout , \FIFO_0|mem~18 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_0|mem~18 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[7][6]~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_0|mem[7][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[7][2] .lut_mask = "0000";
defparam \FIFO_0|mem[7][2] .operation_mode = "normal";
defparam \FIFO_0|mem[7][2] .output_mode = "reg_only";
defparam \FIFO_0|mem[7][2] .register_cascade_mode = "off";
defparam \FIFO_0|mem[7][2] .sum_lutc_input = "datac";
defparam \FIFO_0|mem[7][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y6_N9
maxv_lcell \FIFO_0|mem[5][2] (
// Equation(s):
// \FIFO_0|Mux6~0  = (\FIFO_0|rd_ptr [0] & (((B1_mem[5][2]) # (\FIFO_0|rd_ptr [1])))) # (!\FIFO_0|rd_ptr [0] & (\FIFO_0|mem[4][2]~regout  & ((!\FIFO_0|rd_ptr [1]))))

	.clk(\clk~combout ),
	.dataa(\FIFO_0|rd_ptr [0]),
	.datab(\FIFO_0|mem[4][2]~regout ),
	.datac(\FIFO_0|mem~18 ),
	.datad(\FIFO_0|rd_ptr [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[5][5]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|Mux6~0 ),
	.regout(\FIFO_0|mem[5][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[5][2] .lut_mask = "aae4";
defparam \FIFO_0|mem[5][2] .operation_mode = "normal";
defparam \FIFO_0|mem[5][2] .output_mode = "comb_only";
defparam \FIFO_0|mem[5][2] .register_cascade_mode = "off";
defparam \FIFO_0|mem[5][2] .sum_lutc_input = "qfbk";
defparam \FIFO_0|mem[5][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y6_N8
maxv_lcell \FIFO_0|mem[6][2] (
// Equation(s):
// \FIFO_0|Mux6~1  = (\FIFO_0|rd_ptr [1] & ((\FIFO_0|Mux6~0  & (\FIFO_0|mem[7][2]~regout )) # (!\FIFO_0|Mux6~0  & ((B1_mem[6][2]))))) # (!\FIFO_0|rd_ptr [1] & (((\FIFO_0|Mux6~0 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_0|mem[7][2]~regout ),
	.datab(\FIFO_0|rd_ptr [1]),
	.datac(\FIFO_0|mem~18 ),
	.datad(\FIFO_0|Mux6~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[6][8]~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|Mux6~1 ),
	.regout(\FIFO_0|mem[6][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[6][2] .lut_mask = "bbc0";
defparam \FIFO_0|mem[6][2] .operation_mode = "normal";
defparam \FIFO_0|mem[6][2] .output_mode = "comb_only";
defparam \FIFO_0|mem[6][2] .register_cascade_mode = "off";
defparam \FIFO_0|mem[6][2] .sum_lutc_input = "qfbk";
defparam \FIFO_0|mem[6][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y8_N5
maxv_lcell \FIFO_0|mem[11][2] (
// Equation(s):
// \FIFO_0|mem[11][2]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_0|mem[11][2]~4_combout , \FIFO_0|mem~18 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_0|mem~18 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[11][2]~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_0|mem[11][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[11][2] .lut_mask = "0000";
defparam \FIFO_0|mem[11][2] .operation_mode = "normal";
defparam \FIFO_0|mem[11][2] .output_mode = "reg_only";
defparam \FIFO_0|mem[11][2] .register_cascade_mode = "off";
defparam \FIFO_0|mem[11][2] .sum_lutc_input = "datac";
defparam \FIFO_0|mem[11][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y8_N4
maxv_lcell \FIFO_0|mem[8][2] (
// Equation(s):
// \FIFO_0|mem[8][2]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_0|mem[8][0]~3_combout , \FIFO_0|mem~18 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_0|mem~18 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[8][0]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_0|mem[8][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[8][2] .lut_mask = "0000";
defparam \FIFO_0|mem[8][2] .operation_mode = "normal";
defparam \FIFO_0|mem[8][2] .output_mode = "reg_only";
defparam \FIFO_0|mem[8][2] .register_cascade_mode = "off";
defparam \FIFO_0|mem[8][2] .sum_lutc_input = "datac";
defparam \FIFO_0|mem[8][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y8_N5
maxv_lcell \FIFO_0|mem[10][2] (
// Equation(s):
// \FIFO_0|Mux6~2  = (\FIFO_0|rd_ptr [1] & (((B1_mem[10][2]) # (\FIFO_0|rd_ptr [0])))) # (!\FIFO_0|rd_ptr [1] & (\FIFO_0|mem[8][2]~regout  & ((!\FIFO_0|rd_ptr [0]))))

	.clk(\clk~combout ),
	.dataa(\FIFO_0|mem[8][2]~regout ),
	.datab(\FIFO_0|rd_ptr [1]),
	.datac(\FIFO_0|mem~18 ),
	.datad(\FIFO_0|rd_ptr [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[10][0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|Mux6~2 ),
	.regout(\FIFO_0|mem[10][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[10][2] .lut_mask = "cce2";
defparam \FIFO_0|mem[10][2] .operation_mode = "normal";
defparam \FIFO_0|mem[10][2] .output_mode = "comb_only";
defparam \FIFO_0|mem[10][2] .register_cascade_mode = "off";
defparam \FIFO_0|mem[10][2] .sum_lutc_input = "qfbk";
defparam \FIFO_0|mem[10][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y8_N3
maxv_lcell \FIFO_0|mem[9][2] (
// Equation(s):
// \FIFO_0|Mux6~3  = (\FIFO_0|rd_ptr [0] & ((\FIFO_0|Mux6~2  & (\FIFO_0|mem[11][2]~regout )) # (!\FIFO_0|Mux6~2  & ((B1_mem[9][2]))))) # (!\FIFO_0|rd_ptr [0] & (((\FIFO_0|Mux6~2 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_0|mem[11][2]~regout ),
	.datab(\FIFO_0|rd_ptr [0]),
	.datac(\FIFO_0|mem~18 ),
	.datad(\FIFO_0|Mux6~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[9][1]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|Mux6~3 ),
	.regout(\FIFO_0|mem[9][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[9][2] .lut_mask = "bbc0";
defparam \FIFO_0|mem[9][2] .operation_mode = "normal";
defparam \FIFO_0|mem[9][2] .output_mode = "comb_only";
defparam \FIFO_0|mem[9][2] .register_cascade_mode = "off";
defparam \FIFO_0|mem[9][2] .sum_lutc_input = "qfbk";
defparam \FIFO_0|mem[9][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N4
maxv_lcell \FIFO_0|mem[3][2] (
// Equation(s):
// \FIFO_0|mem[3][2]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_0|mem[3][8]~12_combout , \FIFO_0|mem~18 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_0|mem~18 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[3][8]~12_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_0|mem[3][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[3][2] .lut_mask = "0000";
defparam \FIFO_0|mem[3][2] .operation_mode = "normal";
defparam \FIFO_0|mem[3][2] .output_mode = "reg_only";
defparam \FIFO_0|mem[3][2] .register_cascade_mode = "off";
defparam \FIFO_0|mem[3][2] .sum_lutc_input = "datac";
defparam \FIFO_0|mem[3][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y9_N8
maxv_lcell \FIFO_0|mem[0][2] (
// Equation(s):
// \FIFO_0|mem[0][2]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_0|mem[0][5]~11_combout , \FIFO_0|mem~18 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_0|mem~18 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[0][5]~11_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_0|mem[0][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[0][2] .lut_mask = "0000";
defparam \FIFO_0|mem[0][2] .operation_mode = "normal";
defparam \FIFO_0|mem[0][2] .output_mode = "reg_only";
defparam \FIFO_0|mem[0][2] .register_cascade_mode = "off";
defparam \FIFO_0|mem[0][2] .sum_lutc_input = "datac";
defparam \FIFO_0|mem[0][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y5_N6
maxv_lcell \FIFO_0|mem[2][2] (
// Equation(s):
// \FIFO_0|Mux6~4  = (\FIFO_0|rd_ptr [1] & (((B1_mem[2][2]) # (\FIFO_0|rd_ptr [0])))) # (!\FIFO_0|rd_ptr [1] & (\FIFO_0|mem[0][2]~regout  & ((!\FIFO_0|rd_ptr [0]))))

	.clk(\clk~combout ),
	.dataa(\FIFO_0|mem[0][2]~regout ),
	.datab(\FIFO_0|rd_ptr [1]),
	.datac(\FIFO_0|mem~18 ),
	.datad(\FIFO_0|rd_ptr [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[2][2]~9_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|Mux6~4 ),
	.regout(\FIFO_0|mem[2][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[2][2] .lut_mask = "cce2";
defparam \FIFO_0|mem[2][2] .operation_mode = "normal";
defparam \FIFO_0|mem[2][2] .output_mode = "comb_only";
defparam \FIFO_0|mem[2][2] .register_cascade_mode = "off";
defparam \FIFO_0|mem[2][2] .sum_lutc_input = "qfbk";
defparam \FIFO_0|mem[2][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y5_N7
maxv_lcell \FIFO_0|mem[1][2] (
// Equation(s):
// \FIFO_0|Mux6~5  = (\FIFO_0|rd_ptr [0] & ((\FIFO_0|Mux6~4  & (\FIFO_0|mem[3][2]~regout )) # (!\FIFO_0|Mux6~4  & ((B1_mem[1][2]))))) # (!\FIFO_0|rd_ptr [0] & (((\FIFO_0|Mux6~4 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_0|mem[3][2]~regout ),
	.datab(\FIFO_0|rd_ptr [0]),
	.datac(\FIFO_0|mem~18 ),
	.datad(\FIFO_0|Mux6~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[1][2]~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|Mux6~5 ),
	.regout(\FIFO_0|mem[1][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[1][2] .lut_mask = "bbc0";
defparam \FIFO_0|mem[1][2] .operation_mode = "normal";
defparam \FIFO_0|mem[1][2] .output_mode = "comb_only";
defparam \FIFO_0|mem[1][2] .register_cascade_mode = "off";
defparam \FIFO_0|mem[1][2] .sum_lutc_input = "qfbk";
defparam \FIFO_0|mem[1][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y5_N8
maxv_lcell \FIFO_0|Mux6~6 (
// Equation(s):
// \FIFO_0|Mux6~6_combout  = (\FIFO_0|rd_ptr [3] & ((\FIFO_0|rd_ptr [2]) # ((\FIFO_0|Mux6~3 )))) # (!\FIFO_0|rd_ptr [3] & (!\FIFO_0|rd_ptr [2] & ((\FIFO_0|Mux6~5 ))))

	.clk(gnd),
	.dataa(\FIFO_0|rd_ptr [3]),
	.datab(\FIFO_0|rd_ptr [2]),
	.datac(\FIFO_0|Mux6~3 ),
	.datad(\FIFO_0|Mux6~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|Mux6~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|Mux6~6 .lut_mask = "b9a8";
defparam \FIFO_0|Mux6~6 .operation_mode = "normal";
defparam \FIFO_0|Mux6~6 .output_mode = "comb_only";
defparam \FIFO_0|Mux6~6 .register_cascade_mode = "off";
defparam \FIFO_0|Mux6~6 .sum_lutc_input = "datac";
defparam \FIFO_0|Mux6~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N9
maxv_lcell \FIFO_0|Mux6~9 (
// Equation(s):
// \FIFO_0|Mux6~9_combout  = (\FIFO_0|rd_ptr [2] & ((\FIFO_0|Mux6~6_combout  & (\FIFO_0|Mux6~8 )) # (!\FIFO_0|Mux6~6_combout  & ((\FIFO_0|Mux6~1 ))))) # (!\FIFO_0|rd_ptr [2] & (((\FIFO_0|Mux6~6_combout ))))

	.clk(gnd),
	.dataa(\FIFO_0|rd_ptr [2]),
	.datab(\FIFO_0|Mux6~8 ),
	.datac(\FIFO_0|Mux6~1 ),
	.datad(\FIFO_0|Mux6~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|Mux6~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|Mux6~9 .lut_mask = "dda0";
defparam \FIFO_0|Mux6~9 .operation_mode = "normal";
defparam \FIFO_0|Mux6~9 .output_mode = "comb_only";
defparam \FIFO_0|Mux6~9 .register_cascade_mode = "off";
defparam \FIFO_0|Mux6~9 .sum_lutc_input = "datac";
defparam \FIFO_0|Mux6~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N1
maxv_lcell \FIFO_0|Add0~0 (
// Equation(s):
// \FIFO_0|Add0~0_combout  = (!\FIFO_0|Mux6~9_combout )
// \FIFO_0|Add0~2  = CARRY((\FIFO_0|Mux6~9_combout ))
// \FIFO_0|Add0~2COUT1_36  = CARRY((\FIFO_0|Mux6~9_combout ))

	.clk(gnd),
	.dataa(\FIFO_0|Mux6~9_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(\FIFO_0|Add0~2 ),
	.cout1(\FIFO_0|Add0~2COUT1_36 ));
// synopsys translate_off
defparam \FIFO_0|Add0~0 .lut_mask = "55aa";
defparam \FIFO_0|Add0~0 .operation_mode = "arithmetic";
defparam \FIFO_0|Add0~0 .output_mode = "comb_only";
defparam \FIFO_0|Add0~0 .register_cascade_mode = "off";
defparam \FIFO_0|Add0~0 .sum_lutc_input = "datac";
defparam \FIFO_0|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N2
maxv_lcell \FIFO_0|Add0~5 (
// Equation(s):
// \FIFO_0|Add0~5_combout  = (\FIFO_0|Mux5~9_combout  $ ((\FIFO_0|Add0~2 )))
// \FIFO_0|Add0~7  = CARRY(((!\FIFO_0|Add0~2 ) # (!\FIFO_0|Mux5~9_combout )))
// \FIFO_0|Add0~7COUT1_37  = CARRY(((!\FIFO_0|Add0~2COUT1_36 ) # (!\FIFO_0|Mux5~9_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\FIFO_0|Mux5~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\FIFO_0|Add0~2 ),
	.cin1(\FIFO_0|Add0~2COUT1_36 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|Add0~5_combout ),
	.regout(),
	.cout(),
	.cout0(\FIFO_0|Add0~7 ),
	.cout1(\FIFO_0|Add0~7COUT1_37 ));
// synopsys translate_off
defparam \FIFO_0|Add0~5 .cin0_used = "true";
defparam \FIFO_0|Add0~5 .cin1_used = "true";
defparam \FIFO_0|Add0~5 .lut_mask = "3c3f";
defparam \FIFO_0|Add0~5 .operation_mode = "arithmetic";
defparam \FIFO_0|Add0~5 .output_mode = "comb_only";
defparam \FIFO_0|Add0~5 .register_cascade_mode = "off";
defparam \FIFO_0|Add0~5 .sum_lutc_input = "cin";
defparam \FIFO_0|Add0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N3
maxv_lcell \FIFO_0|Add0~10 (
// Equation(s):
// \FIFO_0|Add0~10_combout  = \FIFO_0|Mux4~9_combout  $ ((((!\FIFO_0|Add0~7 ))))
// \FIFO_0|Add0~12  = CARRY((\FIFO_0|Mux4~9_combout  & ((!\FIFO_0|Add0~7 ))))
// \FIFO_0|Add0~12COUT1_38  = CARRY((\FIFO_0|Mux4~9_combout  & ((!\FIFO_0|Add0~7COUT1_37 ))))

	.clk(gnd),
	.dataa(\FIFO_0|Mux4~9_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\FIFO_0|Add0~7 ),
	.cin1(\FIFO_0|Add0~7COUT1_37 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|Add0~10_combout ),
	.regout(),
	.cout(),
	.cout0(\FIFO_0|Add0~12 ),
	.cout1(\FIFO_0|Add0~12COUT1_38 ));
// synopsys translate_off
defparam \FIFO_0|Add0~10 .cin0_used = "true";
defparam \FIFO_0|Add0~10 .cin1_used = "true";
defparam \FIFO_0|Add0~10 .lut_mask = "a50a";
defparam \FIFO_0|Add0~10 .operation_mode = "arithmetic";
defparam \FIFO_0|Add0~10 .output_mode = "comb_only";
defparam \FIFO_0|Add0~10 .register_cascade_mode = "off";
defparam \FIFO_0|Add0~10 .sum_lutc_input = "cin";
defparam \FIFO_0|Add0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N4
maxv_lcell \FIFO_0|Add0~15 (
// Equation(s):
// \FIFO_0|Add0~15_combout  = \FIFO_0|Mux3~9_combout  $ ((((\FIFO_0|Add0~12 ))))
// \FIFO_0|Add0~17  = CARRY(((!\FIFO_0|Add0~12COUT1_38 )) # (!\FIFO_0|Mux3~9_combout ))

	.clk(gnd),
	.dataa(\FIFO_0|Mux3~9_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\FIFO_0|Add0~12 ),
	.cin1(\FIFO_0|Add0~12COUT1_38 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|Add0~15_combout ),
	.regout(),
	.cout(\FIFO_0|Add0~17 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|Add0~15 .cin0_used = "true";
defparam \FIFO_0|Add0~15 .cin1_used = "true";
defparam \FIFO_0|Add0~15 .lut_mask = "5a5f";
defparam \FIFO_0|Add0~15 .operation_mode = "arithmetic";
defparam \FIFO_0|Add0~15 .output_mode = "comb_only";
defparam \FIFO_0|Add0~15 .register_cascade_mode = "off";
defparam \FIFO_0|Add0~15 .sum_lutc_input = "cin";
defparam \FIFO_0|Add0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N5
maxv_lcell \FIFO_0|Add0~20 (
// Equation(s):
// \FIFO_0|Add0~20_combout  = (\FIFO_0|Mux2~9_combout  $ ((!\FIFO_0|Add0~17 )))
// \FIFO_0|Add0~22  = CARRY(((\FIFO_0|Mux2~9_combout  & !\FIFO_0|Add0~17 )))
// \FIFO_0|Add0~22COUT1_39  = CARRY(((\FIFO_0|Mux2~9_combout  & !\FIFO_0|Add0~17 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\FIFO_0|Mux2~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\FIFO_0|Add0~17 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|Add0~20_combout ),
	.regout(),
	.cout(),
	.cout0(\FIFO_0|Add0~22 ),
	.cout1(\FIFO_0|Add0~22COUT1_39 ));
// synopsys translate_off
defparam \FIFO_0|Add0~20 .cin_used = "true";
defparam \FIFO_0|Add0~20 .lut_mask = "c30c";
defparam \FIFO_0|Add0~20 .operation_mode = "arithmetic";
defparam \FIFO_0|Add0~20 .output_mode = "comb_only";
defparam \FIFO_0|Add0~20 .register_cascade_mode = "off";
defparam \FIFO_0|Add0~20 .sum_lutc_input = "cin";
defparam \FIFO_0|Add0~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N1
maxv_lcell \FIFO_0|mem[8][8] (
// Equation(s):
// \FIFO_0|mem~24  = (!\SYNCHRONIZER|soft_reset_0~regout  & (\FSM|present_state.LOAD_FIRST_DATA~regout  & ((\resetn~combout ))))
// \FIFO_0|mem[8][8]~regout  = DFFEAS(\FIFO_0|mem~24 , GLOBAL(\clk~combout ), VCC, , \FIFO_0|mem[8][0]~3_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\SYNCHRONIZER|soft_reset_0~regout ),
	.datab(\FSM|present_state.LOAD_FIRST_DATA~regout ),
	.datac(vcc),
	.datad(\resetn~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_0|mem[8][0]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|mem~24 ),
	.regout(\FIFO_0|mem[8][8]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[8][8] .lut_mask = "4400";
defparam \FIFO_0|mem[8][8] .operation_mode = "normal";
defparam \FIFO_0|mem[8][8] .output_mode = "reg_and_comb";
defparam \FIFO_0|mem[8][8] .register_cascade_mode = "off";
defparam \FIFO_0|mem[8][8] .sum_lutc_input = "datac";
defparam \FIFO_0|mem[8][8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N8
maxv_lcell \FIFO_0|mem[15][8] (
// Equation(s):
// \FIFO_0|mem[15][8]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_0|mem[15][0]~16_combout , \FIFO_0|mem~24 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_0|mem~24 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[15][0]~16_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_0|mem[15][8]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[15][8] .lut_mask = "0000";
defparam \FIFO_0|mem[15][8] .operation_mode = "normal";
defparam \FIFO_0|mem[15][8] .output_mode = "reg_only";
defparam \FIFO_0|mem[15][8] .register_cascade_mode = "off";
defparam \FIFO_0|mem[15][8] .sum_lutc_input = "datac";
defparam \FIFO_0|mem[15][8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y7_N7
maxv_lcell \FIFO_0|mem[12][8] (
// Equation(s):
// \FIFO_0|mem[12][8]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_0|mem[12][0]~15_combout , \FIFO_0|mem~24 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_0|mem~24 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[12][0]~15_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_0|mem[12][8]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[12][8] .lut_mask = "0000";
defparam \FIFO_0|mem[12][8] .operation_mode = "normal";
defparam \FIFO_0|mem[12][8] .output_mode = "reg_only";
defparam \FIFO_0|mem[12][8] .register_cascade_mode = "off";
defparam \FIFO_0|mem[12][8] .sum_lutc_input = "datac";
defparam \FIFO_0|mem[12][8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y7_N2
maxv_lcell \FIFO_0|mem[14][8] (
// Equation(s):
// \FIFO_0|Mux0~7  = (\FIFO_0|rd_ptr [0] & (\FIFO_0|rd_ptr [1])) # (!\FIFO_0|rd_ptr [0] & ((\FIFO_0|rd_ptr [1] & (B1_mem[14][8])) # (!\FIFO_0|rd_ptr [1] & ((\FIFO_0|mem[12][8]~regout )))))

	.clk(\clk~combout ),
	.dataa(\FIFO_0|rd_ptr [0]),
	.datab(\FIFO_0|rd_ptr [1]),
	.datac(\FIFO_0|mem~24 ),
	.datad(\FIFO_0|mem[12][8]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[14][0]~14_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|Mux0~7 ),
	.regout(\FIFO_0|mem[14][8]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[14][8] .lut_mask = "d9c8";
defparam \FIFO_0|mem[14][8] .operation_mode = "normal";
defparam \FIFO_0|mem[14][8] .output_mode = "comb_only";
defparam \FIFO_0|mem[14][8] .register_cascade_mode = "off";
defparam \FIFO_0|mem[14][8] .sum_lutc_input = "qfbk";
defparam \FIFO_0|mem[14][8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y7_N1
maxv_lcell \FIFO_0|mem[13][8] (
// Equation(s):
// \FIFO_0|Mux0~8  = (\FIFO_0|rd_ptr [0] & ((\FIFO_0|Mux0~7  & (\FIFO_0|mem[15][8]~regout )) # (!\FIFO_0|Mux0~7  & ((B1_mem[13][8]))))) # (!\FIFO_0|rd_ptr [0] & (((\FIFO_0|Mux0~7 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_0|rd_ptr [0]),
	.datab(\FIFO_0|mem[15][8]~regout ),
	.datac(\FIFO_0|mem~24 ),
	.datad(\FIFO_0|Mux0~7 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[13][1]~13_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|Mux0~8 ),
	.regout(\FIFO_0|mem[13][8]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[13][8] .lut_mask = "dda0";
defparam \FIFO_0|mem[13][8] .operation_mode = "normal";
defparam \FIFO_0|mem[13][8] .output_mode = "comb_only";
defparam \FIFO_0|mem[13][8] .register_cascade_mode = "off";
defparam \FIFO_0|mem[13][8] .sum_lutc_input = "qfbk";
defparam \FIFO_0|mem[13][8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y8_N6
maxv_lcell \FIFO_0|mem[11][8] (
// Equation(s):
// \FIFO_0|mem[11][8]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_0|mem[11][2]~4_combout , \FIFO_0|mem~24 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_0|mem~24 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[11][2]~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_0|mem[11][8]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[11][8] .lut_mask = "0000";
defparam \FIFO_0|mem[11][8] .operation_mode = "normal";
defparam \FIFO_0|mem[11][8] .output_mode = "reg_only";
defparam \FIFO_0|mem[11][8] .register_cascade_mode = "off";
defparam \FIFO_0|mem[11][8] .sum_lutc_input = "datac";
defparam \FIFO_0|mem[11][8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y7_N0
maxv_lcell \FIFO_0|mem[9][8] (
// Equation(s):
// \FIFO_0|Mux0~0  = (\FIFO_0|rd_ptr [0] & ((\FIFO_0|rd_ptr [1]) # ((B1_mem[9][8])))) # (!\FIFO_0|rd_ptr [0] & (!\FIFO_0|rd_ptr [1] & ((\FIFO_0|mem[8][8]~regout ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_0|rd_ptr [0]),
	.datab(\FIFO_0|rd_ptr [1]),
	.datac(\FIFO_0|mem~24 ),
	.datad(\FIFO_0|mem[8][8]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[9][1]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|Mux0~0 ),
	.regout(\FIFO_0|mem[9][8]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[9][8] .lut_mask = "b9a8";
defparam \FIFO_0|mem[9][8] .operation_mode = "normal";
defparam \FIFO_0|mem[9][8] .output_mode = "comb_only";
defparam \FIFO_0|mem[9][8] .register_cascade_mode = "off";
defparam \FIFO_0|mem[9][8] .sum_lutc_input = "qfbk";
defparam \FIFO_0|mem[9][8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y5_N6
maxv_lcell \FIFO_0|mem[10][8] (
// Equation(s):
// \FIFO_0|Mux0~1  = (\FIFO_0|rd_ptr [1] & ((\FIFO_0|Mux0~0  & (\FIFO_0|mem[11][8]~regout )) # (!\FIFO_0|Mux0~0  & ((B1_mem[10][8]))))) # (!\FIFO_0|rd_ptr [1] & (((\FIFO_0|Mux0~0 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_0|rd_ptr [1]),
	.datab(\FIFO_0|mem[11][8]~regout ),
	.datac(\FIFO_0|mem~24 ),
	.datad(\FIFO_0|Mux0~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[10][0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|Mux0~1 ),
	.regout(\FIFO_0|mem[10][8]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[10][8] .lut_mask = "dda0";
defparam \FIFO_0|mem[10][8] .operation_mode = "normal";
defparam \FIFO_0|mem[10][8] .output_mode = "comb_only";
defparam \FIFO_0|mem[10][8] .register_cascade_mode = "off";
defparam \FIFO_0|mem[10][8] .sum_lutc_input = "qfbk";
defparam \FIFO_0|mem[10][8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N7
maxv_lcell \FIFO_0|mem[7][8] (
// Equation(s):
// \FIFO_0|mem[7][8]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_0|mem[7][6]~8_combout , \FIFO_0|mem~24 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_0|mem~24 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[7][6]~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_0|mem[7][8]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[7][8] .lut_mask = "0000";
defparam \FIFO_0|mem[7][8] .operation_mode = "normal";
defparam \FIFO_0|mem[7][8] .output_mode = "reg_only";
defparam \FIFO_0|mem[7][8] .register_cascade_mode = "off";
defparam \FIFO_0|mem[7][8] .sum_lutc_input = "datac";
defparam \FIFO_0|mem[7][8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y9_N9
maxv_lcell \FIFO_0|mem[4][8] (
// Equation(s):
// \FIFO_0|mem[4][8]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_0|mem[4][4]~7_combout , \FIFO_0|mem~24 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_0|mem~24 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[4][4]~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_0|mem[4][8]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[4][8] .lut_mask = "0000";
defparam \FIFO_0|mem[4][8] .operation_mode = "normal";
defparam \FIFO_0|mem[4][8] .output_mode = "reg_only";
defparam \FIFO_0|mem[4][8] .register_cascade_mode = "off";
defparam \FIFO_0|mem[4][8] .sum_lutc_input = "datac";
defparam \FIFO_0|mem[4][8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y6_N4
maxv_lcell \FIFO_0|mem[6][8] (
// Equation(s):
// \FIFO_0|Mux0~2  = (\FIFO_0|rd_ptr [0] & (((\FIFO_0|rd_ptr [1])))) # (!\FIFO_0|rd_ptr [0] & ((\FIFO_0|rd_ptr [1] & ((B1_mem[6][8]))) # (!\FIFO_0|rd_ptr [1] & (\FIFO_0|mem[4][8]~regout ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_0|rd_ptr [0]),
	.datab(\FIFO_0|mem[4][8]~regout ),
	.datac(\FIFO_0|mem~24 ),
	.datad(\FIFO_0|rd_ptr [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[6][8]~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|Mux0~2 ),
	.regout(\FIFO_0|mem[6][8]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[6][8] .lut_mask = "fa44";
defparam \FIFO_0|mem[6][8] .operation_mode = "normal";
defparam \FIFO_0|mem[6][8] .output_mode = "comb_only";
defparam \FIFO_0|mem[6][8] .register_cascade_mode = "off";
defparam \FIFO_0|mem[6][8] .sum_lutc_input = "qfbk";
defparam \FIFO_0|mem[6][8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y6_N5
maxv_lcell \FIFO_0|mem[5][8] (
// Equation(s):
// \FIFO_0|Mux0~3  = (\FIFO_0|rd_ptr [0] & ((\FIFO_0|Mux0~2  & (\FIFO_0|mem[7][8]~regout )) # (!\FIFO_0|Mux0~2  & ((B1_mem[5][8]))))) # (!\FIFO_0|rd_ptr [0] & (((\FIFO_0|Mux0~2 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_0|rd_ptr [0]),
	.datab(\FIFO_0|mem[7][8]~regout ),
	.datac(\FIFO_0|mem~24 ),
	.datad(\FIFO_0|Mux0~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[5][5]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|Mux0~3 ),
	.regout(\FIFO_0|mem[5][8]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[5][8] .lut_mask = "dda0";
defparam \FIFO_0|mem[5][8] .operation_mode = "normal";
defparam \FIFO_0|mem[5][8] .output_mode = "comb_only";
defparam \FIFO_0|mem[5][8] .register_cascade_mode = "off";
defparam \FIFO_0|mem[5][8] .sum_lutc_input = "qfbk";
defparam \FIFO_0|mem[5][8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N5
maxv_lcell \FIFO_0|mem[3][8] (
// Equation(s):
// \FIFO_0|mem[3][8]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_0|mem[3][8]~12_combout , \FIFO_0|mem~24 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_0|mem~24 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[3][8]~12_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_0|mem[3][8]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[3][8] .lut_mask = "0000";
defparam \FIFO_0|mem[3][8] .operation_mode = "normal";
defparam \FIFO_0|mem[3][8] .output_mode = "reg_only";
defparam \FIFO_0|mem[3][8] .register_cascade_mode = "off";
defparam \FIFO_0|mem[3][8] .sum_lutc_input = "datac";
defparam \FIFO_0|mem[3][8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y9_N4
maxv_lcell \FIFO_0|mem[0][8] (
// Equation(s):
// \FIFO_0|mem[0][8]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_0|mem[0][5]~11_combout , \FIFO_0|mem~24 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_0|mem~24 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[0][5]~11_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_0|mem[0][8]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[0][8] .lut_mask = "0000";
defparam \FIFO_0|mem[0][8] .operation_mode = "normal";
defparam \FIFO_0|mem[0][8] .output_mode = "reg_only";
defparam \FIFO_0|mem[0][8] .register_cascade_mode = "off";
defparam \FIFO_0|mem[0][8] .sum_lutc_input = "datac";
defparam \FIFO_0|mem[0][8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y9_N6
maxv_lcell \FIFO_0|mem[1][8] (
// Equation(s):
// \FIFO_0|Mux0~4  = (\FIFO_0|rd_ptr [1] & (((\FIFO_0|rd_ptr [0])))) # (!\FIFO_0|rd_ptr [1] & ((\FIFO_0|rd_ptr [0] & ((B1_mem[1][8]))) # (!\FIFO_0|rd_ptr [0] & (\FIFO_0|mem[0][8]~regout ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_0|mem[0][8]~regout ),
	.datab(\FIFO_0|rd_ptr [1]),
	.datac(\FIFO_0|mem~24 ),
	.datad(\FIFO_0|rd_ptr [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[1][2]~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|Mux0~4 ),
	.regout(\FIFO_0|mem[1][8]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[1][8] .lut_mask = "fc22";
defparam \FIFO_0|mem[1][8] .operation_mode = "normal";
defparam \FIFO_0|mem[1][8] .output_mode = "comb_only";
defparam \FIFO_0|mem[1][8] .register_cascade_mode = "off";
defparam \FIFO_0|mem[1][8] .sum_lutc_input = "qfbk";
defparam \FIFO_0|mem[1][8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y5_N7
maxv_lcell \FIFO_0|mem[2][8] (
// Equation(s):
// \FIFO_0|Mux0~5  = (\FIFO_0|rd_ptr [1] & ((\FIFO_0|Mux0~4  & (\FIFO_0|mem[3][8]~regout )) # (!\FIFO_0|Mux0~4  & ((B1_mem[2][8]))))) # (!\FIFO_0|rd_ptr [1] & (((\FIFO_0|Mux0~4 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_0|rd_ptr [1]),
	.datab(\FIFO_0|mem[3][8]~regout ),
	.datac(\FIFO_0|mem~24 ),
	.datad(\FIFO_0|Mux0~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_0|mem[2][2]~9_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|Mux0~5 ),
	.regout(\FIFO_0|mem[2][8]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|mem[2][8] .lut_mask = "dda0";
defparam \FIFO_0|mem[2][8] .operation_mode = "normal";
defparam \FIFO_0|mem[2][8] .output_mode = "comb_only";
defparam \FIFO_0|mem[2][8] .register_cascade_mode = "off";
defparam \FIFO_0|mem[2][8] .sum_lutc_input = "qfbk";
defparam \FIFO_0|mem[2][8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y5_N8
maxv_lcell \FIFO_0|Mux0~6 (
// Equation(s):
// \FIFO_0|Mux0~6_combout  = (\FIFO_0|rd_ptr [2] & ((\FIFO_0|rd_ptr [3]) # ((\FIFO_0|Mux0~3 )))) # (!\FIFO_0|rd_ptr [2] & (!\FIFO_0|rd_ptr [3] & ((\FIFO_0|Mux0~5 ))))

	.clk(gnd),
	.dataa(\FIFO_0|rd_ptr [2]),
	.datab(\FIFO_0|rd_ptr [3]),
	.datac(\FIFO_0|Mux0~3 ),
	.datad(\FIFO_0|Mux0~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|Mux0~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|Mux0~6 .lut_mask = "b9a8";
defparam \FIFO_0|Mux0~6 .operation_mode = "normal";
defparam \FIFO_0|Mux0~6 .output_mode = "comb_only";
defparam \FIFO_0|Mux0~6 .register_cascade_mode = "off";
defparam \FIFO_0|Mux0~6 .sum_lutc_input = "datac";
defparam \FIFO_0|Mux0~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N8
maxv_lcell \FIFO_0|Mux0~9 (
// Equation(s):
// \FIFO_0|Mux0~9_combout  = (\FIFO_0|rd_ptr [3] & ((\FIFO_0|Mux0~6_combout  & (\FIFO_0|Mux0~8 )) # (!\FIFO_0|Mux0~6_combout  & ((\FIFO_0|Mux0~1 ))))) # (!\FIFO_0|rd_ptr [3] & (((\FIFO_0|Mux0~6_combout ))))

	.clk(gnd),
	.dataa(\FIFO_0|rd_ptr [3]),
	.datab(\FIFO_0|Mux0~8 ),
	.datac(\FIFO_0|Mux0~1 ),
	.datad(\FIFO_0|Mux0~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|Mux0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|Mux0~9 .lut_mask = "dda0";
defparam \FIFO_0|Mux0~9 .operation_mode = "normal";
defparam \FIFO_0|Mux0~9 .output_mode = "comb_only";
defparam \FIFO_0|Mux0~9 .register_cascade_mode = "off";
defparam \FIFO_0|Mux0~9 .sum_lutc_input = "datac";
defparam \FIFO_0|Mux0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N9
maxv_lcell \FIFO_0|count[6]~14 (
// Equation(s):
// \FIFO_0|count[6]~14_combout  = (\resetn~combout  & (!\SYNCHRONIZER|soft_reset_0~regout  & (\FIFO_0|always2~1_combout  & !\FIFO_0|Mux0~9_combout )))

	.clk(gnd),
	.dataa(\resetn~combout ),
	.datab(\SYNCHRONIZER|soft_reset_0~regout ),
	.datac(\FIFO_0|always2~1_combout ),
	.datad(\FIFO_0|Mux0~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|count[6]~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|count[6]~14 .lut_mask = "0020";
defparam \FIFO_0|count[6]~14 .operation_mode = "normal";
defparam \FIFO_0|count[6]~14 .output_mode = "comb_only";
defparam \FIFO_0|count[6]~14 .register_cascade_mode = "off";
defparam \FIFO_0|count[6]~14 .sum_lutc_input = "datac";
defparam \FIFO_0|count[6]~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N0
maxv_lcell \FIFO_0|count[6]~15 (
// Equation(s):
// \FIFO_0|count[6]~15_combout  = (!\FIFO_0|count[6]~14_combout  & ((\FIFO_0|data_out[7]~8_combout ) # ((\read_enb_0~combout  & !\FIFO_0|Equal2~6_combout ))))

	.clk(gnd),
	.dataa(\read_enb_0~combout ),
	.datab(\FIFO_0|data_out[7]~8_combout ),
	.datac(\FIFO_0|Equal2~6_combout ),
	.datad(\FIFO_0|count[6]~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|count[6]~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|count[6]~15 .lut_mask = "00ce";
defparam \FIFO_0|count[6]~15 .operation_mode = "normal";
defparam \FIFO_0|count[6]~15 .output_mode = "comb_only";
defparam \FIFO_0|count[6]~15 .register_cascade_mode = "off";
defparam \FIFO_0|count[6]~15 .sum_lutc_input = "datac";
defparam \FIFO_0|count[6]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N1
maxv_lcell \FIFO_0|count[0] (
// Equation(s):
// \FIFO_0|count [0] = DFFEAS(((!\FIFO_0|count [0])), GLOBAL(\clk~combout ), VCC, , \FIFO_0|count[6]~15_combout , \FIFO_0|Add0~0_combout , , \FIFO_0|data_out[7]~8_combout , \FIFO_0|Mux0~9_combout )
// \FIFO_0|count[0]~1  = CARRY(((\FIFO_0|count [0])))
// \FIFO_0|count[0]~1COUT1_17  = CARRY(((\FIFO_0|count [0])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\FIFO_0|count [0]),
	.datac(\FIFO_0|Add0~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\FIFO_0|data_out[7]~8_combout ),
	.sload(\FIFO_0|Mux0~9_combout ),
	.ena(\FIFO_0|count[6]~15_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_0|count [0]),
	.cout(),
	.cout0(\FIFO_0|count[0]~1 ),
	.cout1(\FIFO_0|count[0]~1COUT1_17 ));
// synopsys translate_off
defparam \FIFO_0|count[0] .lut_mask = "33cc";
defparam \FIFO_0|count[0] .operation_mode = "arithmetic";
defparam \FIFO_0|count[0] .output_mode = "reg_only";
defparam \FIFO_0|count[0] .register_cascade_mode = "off";
defparam \FIFO_0|count[0] .sum_lutc_input = "datac";
defparam \FIFO_0|count[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y5_N2
maxv_lcell \FIFO_0|count[1] (
// Equation(s):
// \FIFO_0|count [1] = DFFEAS((\FIFO_0|count [1] $ ((!\FIFO_0|count[0]~1 ))), GLOBAL(\clk~combout ), VCC, , \FIFO_0|count[6]~15_combout , \FIFO_0|Add0~5_combout , , \FIFO_0|data_out[7]~8_combout , \FIFO_0|Mux0~9_combout )
// \FIFO_0|count[1]~3  = CARRY(((!\FIFO_0|count [1] & !\FIFO_0|count[0]~1 )))
// \FIFO_0|count[1]~3COUT1_18  = CARRY(((!\FIFO_0|count [1] & !\FIFO_0|count[0]~1COUT1_17 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\FIFO_0|count [1]),
	.datac(\FIFO_0|Add0~5_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\FIFO_0|data_out[7]~8_combout ),
	.sload(\FIFO_0|Mux0~9_combout ),
	.ena(\FIFO_0|count[6]~15_combout ),
	.cin(gnd),
	.cin0(\FIFO_0|count[0]~1 ),
	.cin1(\FIFO_0|count[0]~1COUT1_17 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_0|count [1]),
	.cout(),
	.cout0(\FIFO_0|count[1]~3 ),
	.cout1(\FIFO_0|count[1]~3COUT1_18 ));
// synopsys translate_off
defparam \FIFO_0|count[1] .cin0_used = "true";
defparam \FIFO_0|count[1] .cin1_used = "true";
defparam \FIFO_0|count[1] .lut_mask = "c303";
defparam \FIFO_0|count[1] .operation_mode = "arithmetic";
defparam \FIFO_0|count[1] .output_mode = "reg_only";
defparam \FIFO_0|count[1] .register_cascade_mode = "off";
defparam \FIFO_0|count[1] .sum_lutc_input = "cin";
defparam \FIFO_0|count[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y5_N3
maxv_lcell \FIFO_0|count[2] (
// Equation(s):
// \FIFO_0|count [2] = DFFEAS(\FIFO_0|count [2] $ ((((\FIFO_0|count[1]~3 )))), GLOBAL(\clk~combout ), VCC, , \FIFO_0|count[6]~15_combout , \FIFO_0|Add0~10_combout , , \FIFO_0|data_out[7]~8_combout , \FIFO_0|Mux0~9_combout )
// \FIFO_0|count[2]~5  = CARRY((\FIFO_0|count [2]) # ((!\FIFO_0|count[1]~3 )))
// \FIFO_0|count[2]~5COUT1_19  = CARRY((\FIFO_0|count [2]) # ((!\FIFO_0|count[1]~3COUT1_18 )))

	.clk(\clk~combout ),
	.dataa(\FIFO_0|count [2]),
	.datab(vcc),
	.datac(\FIFO_0|Add0~10_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\FIFO_0|data_out[7]~8_combout ),
	.sload(\FIFO_0|Mux0~9_combout ),
	.ena(\FIFO_0|count[6]~15_combout ),
	.cin(gnd),
	.cin0(\FIFO_0|count[1]~3 ),
	.cin1(\FIFO_0|count[1]~3COUT1_18 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_0|count [2]),
	.cout(),
	.cout0(\FIFO_0|count[2]~5 ),
	.cout1(\FIFO_0|count[2]~5COUT1_19 ));
// synopsys translate_off
defparam \FIFO_0|count[2] .cin0_used = "true";
defparam \FIFO_0|count[2] .cin1_used = "true";
defparam \FIFO_0|count[2] .lut_mask = "5aaf";
defparam \FIFO_0|count[2] .operation_mode = "arithmetic";
defparam \FIFO_0|count[2] .output_mode = "reg_only";
defparam \FIFO_0|count[2] .register_cascade_mode = "off";
defparam \FIFO_0|count[2] .sum_lutc_input = "cin";
defparam \FIFO_0|count[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y5_N4
maxv_lcell \FIFO_0|count[3] (
// Equation(s):
// \FIFO_0|count [3] = DFFEAS(\FIFO_0|count [3] $ ((((!\FIFO_0|count[2]~5 )))), GLOBAL(\clk~combout ), VCC, , \FIFO_0|count[6]~15_combout , \FIFO_0|Add0~15_combout , , \FIFO_0|data_out[7]~8_combout , \FIFO_0|Mux0~9_combout )
// \FIFO_0|count[3]~7  = CARRY((!\FIFO_0|count [3] & ((!\FIFO_0|count[2]~5COUT1_19 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_0|count [3]),
	.datab(vcc),
	.datac(\FIFO_0|Add0~15_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\FIFO_0|data_out[7]~8_combout ),
	.sload(\FIFO_0|Mux0~9_combout ),
	.ena(\FIFO_0|count[6]~15_combout ),
	.cin(gnd),
	.cin0(\FIFO_0|count[2]~5 ),
	.cin1(\FIFO_0|count[2]~5COUT1_19 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_0|count [3]),
	.cout(\FIFO_0|count[3]~7 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|count[3] .cin0_used = "true";
defparam \FIFO_0|count[3] .cin1_used = "true";
defparam \FIFO_0|count[3] .lut_mask = "a505";
defparam \FIFO_0|count[3] .operation_mode = "arithmetic";
defparam \FIFO_0|count[3] .output_mode = "reg_only";
defparam \FIFO_0|count[3] .register_cascade_mode = "off";
defparam \FIFO_0|count[3] .sum_lutc_input = "cin";
defparam \FIFO_0|count[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y5_N5
maxv_lcell \FIFO_0|count[4] (
// Equation(s):
// \FIFO_0|count [4] = DFFEAS(\FIFO_0|count [4] $ ((((\FIFO_0|count[3]~7 )))), GLOBAL(\clk~combout ), VCC, , \FIFO_0|count[6]~15_combout , \FIFO_0|Add0~20_combout , , \FIFO_0|data_out[7]~8_combout , \FIFO_0|Mux0~9_combout )
// \FIFO_0|count[4]~9  = CARRY((\FIFO_0|count [4]) # ((!\FIFO_0|count[3]~7 )))
// \FIFO_0|count[4]~9COUT1_20  = CARRY((\FIFO_0|count [4]) # ((!\FIFO_0|count[3]~7 )))

	.clk(\clk~combout ),
	.dataa(\FIFO_0|count [4]),
	.datab(vcc),
	.datac(\FIFO_0|Add0~20_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\FIFO_0|data_out[7]~8_combout ),
	.sload(\FIFO_0|Mux0~9_combout ),
	.ena(\FIFO_0|count[6]~15_combout ),
	.cin(\FIFO_0|count[3]~7 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_0|count [4]),
	.cout(),
	.cout0(\FIFO_0|count[4]~9 ),
	.cout1(\FIFO_0|count[4]~9COUT1_20 ));
// synopsys translate_off
defparam \FIFO_0|count[4] .cin_used = "true";
defparam \FIFO_0|count[4] .lut_mask = "5aaf";
defparam \FIFO_0|count[4] .operation_mode = "arithmetic";
defparam \FIFO_0|count[4] .output_mode = "reg_only";
defparam \FIFO_0|count[4] .register_cascade_mode = "off";
defparam \FIFO_0|count[4] .sum_lutc_input = "cin";
defparam \FIFO_0|count[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y5_N6
maxv_lcell \FIFO_0|Add0~25 (
// Equation(s):
// \FIFO_0|Add0~25_combout  = \FIFO_0|Mux1~9_combout  $ (((((!\FIFO_0|Add0~17  & \FIFO_0|Add0~22 ) # (\FIFO_0|Add0~17  & \FIFO_0|Add0~22COUT1_39 )))))
// \FIFO_0|Add0~27  = CARRY(((!\FIFO_0|Add0~22 )) # (!\FIFO_0|Mux1~9_combout ))
// \FIFO_0|Add0~27COUT1_40  = CARRY(((!\FIFO_0|Add0~22COUT1_39 )) # (!\FIFO_0|Mux1~9_combout ))

	.clk(gnd),
	.dataa(\FIFO_0|Mux1~9_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\FIFO_0|Add0~17 ),
	.cin0(\FIFO_0|Add0~22 ),
	.cin1(\FIFO_0|Add0~22COUT1_39 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|Add0~25_combout ),
	.regout(),
	.cout(),
	.cout0(\FIFO_0|Add0~27 ),
	.cout1(\FIFO_0|Add0~27COUT1_40 ));
// synopsys translate_off
defparam \FIFO_0|Add0~25 .cin0_used = "true";
defparam \FIFO_0|Add0~25 .cin1_used = "true";
defparam \FIFO_0|Add0~25 .cin_used = "true";
defparam \FIFO_0|Add0~25 .lut_mask = "5a5f";
defparam \FIFO_0|Add0~25 .operation_mode = "arithmetic";
defparam \FIFO_0|Add0~25 .output_mode = "comb_only";
defparam \FIFO_0|Add0~25 .register_cascade_mode = "off";
defparam \FIFO_0|Add0~25 .sum_lutc_input = "cin";
defparam \FIFO_0|Add0~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N7
maxv_lcell \FIFO_0|Add0~30 (
// Equation(s):
// \FIFO_0|Add0~30_combout  = (((!(!\FIFO_0|Add0~17  & \FIFO_0|Add0~27 ) # (\FIFO_0|Add0~17  & \FIFO_0|Add0~27COUT1_40 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\FIFO_0|Add0~17 ),
	.cin0(\FIFO_0|Add0~27 ),
	.cin1(\FIFO_0|Add0~27COUT1_40 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|Add0~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|Add0~30 .cin0_used = "true";
defparam \FIFO_0|Add0~30 .cin1_used = "true";
defparam \FIFO_0|Add0~30 .cin_used = "true";
defparam \FIFO_0|Add0~30 .lut_mask = "0f0f";
defparam \FIFO_0|Add0~30 .operation_mode = "normal";
defparam \FIFO_0|Add0~30 .output_mode = "comb_only";
defparam \FIFO_0|Add0~30 .register_cascade_mode = "off";
defparam \FIFO_0|Add0~30 .sum_lutc_input = "cin";
defparam \FIFO_0|Add0~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N6
maxv_lcell \FIFO_0|count[5] (
// Equation(s):
// \FIFO_0|count [5] = DFFEAS(\FIFO_0|count [5] $ ((((!(!\FIFO_0|count[3]~7  & \FIFO_0|count[4]~9 ) # (\FIFO_0|count[3]~7  & \FIFO_0|count[4]~9COUT1_20 ))))), GLOBAL(\clk~combout ), VCC, , \FIFO_0|count[6]~15_combout , \FIFO_0|Add0~25_combout , , 
// \FIFO_0|data_out[7]~8_combout , \FIFO_0|Mux0~9_combout )
// \FIFO_0|count[5]~11  = CARRY((!\FIFO_0|count [5] & ((!\FIFO_0|count[4]~9 ))))
// \FIFO_0|count[5]~11COUT1_21  = CARRY((!\FIFO_0|count [5] & ((!\FIFO_0|count[4]~9COUT1_20 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_0|count [5]),
	.datab(vcc),
	.datac(\FIFO_0|Add0~25_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\FIFO_0|data_out[7]~8_combout ),
	.sload(\FIFO_0|Mux0~9_combout ),
	.ena(\FIFO_0|count[6]~15_combout ),
	.cin(\FIFO_0|count[3]~7 ),
	.cin0(\FIFO_0|count[4]~9 ),
	.cin1(\FIFO_0|count[4]~9COUT1_20 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_0|count [5]),
	.cout(),
	.cout0(\FIFO_0|count[5]~11 ),
	.cout1(\FIFO_0|count[5]~11COUT1_21 ));
// synopsys translate_off
defparam \FIFO_0|count[5] .cin0_used = "true";
defparam \FIFO_0|count[5] .cin1_used = "true";
defparam \FIFO_0|count[5] .cin_used = "true";
defparam \FIFO_0|count[5] .lut_mask = "a505";
defparam \FIFO_0|count[5] .operation_mode = "arithmetic";
defparam \FIFO_0|count[5] .output_mode = "reg_only";
defparam \FIFO_0|count[5] .register_cascade_mode = "off";
defparam \FIFO_0|count[5] .sum_lutc_input = "cin";
defparam \FIFO_0|count[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y5_N7
maxv_lcell \FIFO_0|count[6] (
// Equation(s):
// \FIFO_0|count [6] = DFFEAS((\FIFO_0|count [6] $ (((!\FIFO_0|count[3]~7  & \FIFO_0|count[5]~11 ) # (\FIFO_0|count[3]~7  & \FIFO_0|count[5]~11COUT1_21 )))), GLOBAL(\clk~combout ), VCC, , \FIFO_0|count[6]~15_combout , \FIFO_0|Add0~30_combout , , 
// \FIFO_0|data_out[7]~8_combout , \FIFO_0|Mux0~9_combout )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\FIFO_0|count [6]),
	.datac(\FIFO_0|Add0~30_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\FIFO_0|data_out[7]~8_combout ),
	.sload(\FIFO_0|Mux0~9_combout ),
	.ena(\FIFO_0|count[6]~15_combout ),
	.cin(\FIFO_0|count[3]~7 ),
	.cin0(\FIFO_0|count[5]~11 ),
	.cin1(\FIFO_0|count[5]~11COUT1_21 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_0|count [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|count[6] .cin0_used = "true";
defparam \FIFO_0|count[6] .cin1_used = "true";
defparam \FIFO_0|count[6] .cin_used = "true";
defparam \FIFO_0|count[6] .lut_mask = "3c3c";
defparam \FIFO_0|count[6] .operation_mode = "normal";
defparam \FIFO_0|count[6] .output_mode = "reg_only";
defparam \FIFO_0|count[6] .register_cascade_mode = "off";
defparam \FIFO_0|count[6] .sum_lutc_input = "cin";
defparam \FIFO_0|count[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y5_N1
maxv_lcell \FIFO_0|always2~0 (
// Equation(s):
// \FIFO_0|always2~0_combout  = (!\FIFO_0|count [0] & (!\FIFO_0|count [1] & (!\FIFO_0|count [3] & !\FIFO_0|count [2])))

	.clk(gnd),
	.dataa(\FIFO_0|count [0]),
	.datab(\FIFO_0|count [1]),
	.datac(\FIFO_0|count [3]),
	.datad(\FIFO_0|count [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|always2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|always2~0 .lut_mask = "0001";
defparam \FIFO_0|always2~0 .operation_mode = "normal";
defparam \FIFO_0|always2~0 .output_mode = "comb_only";
defparam \FIFO_0|always2~0 .register_cascade_mode = "off";
defparam \FIFO_0|always2~0 .sum_lutc_input = "datac";
defparam \FIFO_0|always2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N2
maxv_lcell \FIFO_0|always2~1 (
// Equation(s):
// \FIFO_0|always2~1_combout  = (!\FIFO_0|count [4] & (!\FIFO_0|count [6] & (!\FIFO_0|count [5] & \FIFO_0|always2~0_combout )))

	.clk(gnd),
	.dataa(\FIFO_0|count [4]),
	.datab(\FIFO_0|count [6]),
	.datac(\FIFO_0|count [5]),
	.datad(\FIFO_0|always2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|always2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|always2~1 .lut_mask = "0100";
defparam \FIFO_0|always2~1 .operation_mode = "normal";
defparam \FIFO_0|always2~1 .output_mode = "comb_only";
defparam \FIFO_0|always2~1 .register_cascade_mode = "off";
defparam \FIFO_0|always2~1 .sum_lutc_input = "datac";
defparam \FIFO_0|always2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N7
maxv_lcell \FIFO_0|data_out[2]~reg0 (
// Equation(s):
// \FIFO_0|data_out[2]~reg0_regout  = DFFEAS((((\resetn~combout  & \FIFO_0|Mux6~9_combout ))), GLOBAL(\clk~combout ), VCC, , \FIFO_0|data_out[7]~20_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\resetn~combout ),
	.datad(\FIFO_0|Mux6~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_0|data_out[7]~20_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_0|data_out[2]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|data_out[2]~reg0 .lut_mask = "f000";
defparam \FIFO_0|data_out[2]~reg0 .operation_mode = "normal";
defparam \FIFO_0|data_out[2]~reg0 .output_mode = "reg_only";
defparam \FIFO_0|data_out[2]~reg0 .register_cascade_mode = "off";
defparam \FIFO_0|data_out[2]~reg0 .sum_lutc_input = "datac";
defparam \FIFO_0|data_out[2]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N1
maxv_lcell \FIFO_0|data_out[3]~reg0 (
// Equation(s):
// \FIFO_0|data_out[3]~reg0_regout  = DFFEAS((((\FIFO_0|Mux5~9_combout  & \resetn~combout ))), GLOBAL(\clk~combout ), VCC, , \FIFO_0|data_out[7]~20_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_0|Mux5~9_combout ),
	.datad(\resetn~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_0|data_out[7]~20_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_0|data_out[3]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|data_out[3]~reg0 .lut_mask = "f000";
defparam \FIFO_0|data_out[3]~reg0 .operation_mode = "normal";
defparam \FIFO_0|data_out[3]~reg0 .output_mode = "reg_only";
defparam \FIFO_0|data_out[3]~reg0 .register_cascade_mode = "off";
defparam \FIFO_0|data_out[3]~reg0 .sum_lutc_input = "datac";
defparam \FIFO_0|data_out[3]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N0
maxv_lcell \FIFO_0|data_out[0]~en (
// Equation(s):
// \FIFO_0|data_out[0]~en_regout  = DFFEAS(((!\FIFO_0|always2~2_combout  & (!\SYNCHRONIZER|soft_reset_0~regout ))) # (!\resetn~combout ), GLOBAL(\clk~combout ), VCC, , \FIFO_0|data_out[7]~20_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\FIFO_0|always2~2_combout ),
	.datab(\resetn~combout ),
	.datac(\SYNCHRONIZER|soft_reset_0~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_0|data_out[7]~20_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_0|data_out[0]~en_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|data_out[0]~en .lut_mask = "3737";
defparam \FIFO_0|data_out[0]~en .operation_mode = "normal";
defparam \FIFO_0|data_out[0]~en .output_mode = "reg_only";
defparam \FIFO_0|data_out[0]~en .register_cascade_mode = "off";
defparam \FIFO_0|data_out[0]~en .sum_lutc_input = "datac";
defparam \FIFO_0|data_out[0]~en .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y10_N5
maxv_lcell \FIFO_0|Equal1~1 (
// Equation(s):
// \FIFO_0|Equal1~1_combout  = (!\FIFO_0|data_out[0]~reg0_regout  & (!\FIFO_0|data_out[2]~reg0_regout  & (!\FIFO_0|data_out[3]~reg0_regout  & \FIFO_0|data_out[0]~en_regout )))

	.clk(gnd),
	.dataa(\FIFO_0|data_out[0]~reg0_regout ),
	.datab(\FIFO_0|data_out[2]~reg0_regout ),
	.datac(\FIFO_0|data_out[3]~reg0_regout ),
	.datad(\FIFO_0|data_out[0]~en_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|Equal1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|Equal1~1 .lut_mask = "0100";
defparam \FIFO_0|Equal1~1 .operation_mode = "normal";
defparam \FIFO_0|Equal1~1 .output_mode = "comb_only";
defparam \FIFO_0|Equal1~1 .register_cascade_mode = "off";
defparam \FIFO_0|Equal1~1 .sum_lutc_input = "datac";
defparam \FIFO_0|Equal1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N4
maxv_lcell \FIFO_0|always2~2 (
// Equation(s):
// \FIFO_0|always2~2_combout  = (\FIFO_0|always2~1_combout  & ((\FIFO_0|data_out[1]~reg0_regout ) # ((!\FIFO_0|Equal1~1_combout ) # (!\FIFO_0|Equal1~0_combout ))))

	.clk(gnd),
	.dataa(\FIFO_0|data_out[1]~reg0_regout ),
	.datab(\FIFO_0|Equal1~0_combout ),
	.datac(\FIFO_0|always2~1_combout ),
	.datad(\FIFO_0|Equal1~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|always2~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|always2~2 .lut_mask = "b0f0";
defparam \FIFO_0|always2~2 .operation_mode = "normal";
defparam \FIFO_0|always2~2 .output_mode = "comb_only";
defparam \FIFO_0|always2~2 .register_cascade_mode = "off";
defparam \FIFO_0|always2~2 .sum_lutc_input = "datac";
defparam \FIFO_0|always2~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N5
maxv_lcell \FIFO_0|data_out[7]~20 (
// Equation(s):
// \FIFO_0|data_out[7]~20_combout  = (\FIFO_0|always2~2_combout ) # ((\FIFO_0|data_out[7]~8_combout ) # ((!\FIFO_0|Equal2~6_combout  & \read_enb_0~combout )))

	.clk(gnd),
	.dataa(\FIFO_0|Equal2~6_combout ),
	.datab(\read_enb_0~combout ),
	.datac(\FIFO_0|always2~2_combout ),
	.datad(\FIFO_0|data_out[7]~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_0|data_out[7]~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|data_out[7]~20 .lut_mask = "fff4";
defparam \FIFO_0|data_out[7]~20 .operation_mode = "normal";
defparam \FIFO_0|data_out[7]~20 .output_mode = "comb_only";
defparam \FIFO_0|data_out[7]~20 .register_cascade_mode = "off";
defparam \FIFO_0|data_out[7]~20 .sum_lutc_input = "datac";
defparam \FIFO_0|data_out[7]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N5
maxv_lcell \FIFO_0|data_out[0]~reg0 (
// Equation(s):
// \FIFO_0|data_out[0]~reg0_regout  = DFFEAS((\FIFO_0|rd_ptr [3] & ((\FIFO_0|data_out[0]~16_combout  & (\FIFO_0|data_out[0]~18 )) # (!\FIFO_0|data_out[0]~16_combout  & ((\FIFO_0|data_out[0]~11 ))))) # (!\FIFO_0|rd_ptr [3] & (((\FIFO_0|data_out[0]~16_combout 
// )))), GLOBAL(\clk~combout ), VCC, , \FIFO_0|data_out[7]~20_combout , , , !\resetn~combout , )

	.clk(\clk~combout ),
	.dataa(\FIFO_0|data_out[0]~18 ),
	.datab(\FIFO_0|rd_ptr [3]),
	.datac(\FIFO_0|data_out[0]~11 ),
	.datad(\FIFO_0|data_out[0]~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\resetn~combout ),
	.sload(gnd),
	.ena(\FIFO_0|data_out[7]~20_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_0|data_out[0]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_0|data_out[0]~reg0 .lut_mask = "bbc0";
defparam \FIFO_0|data_out[0]~reg0 .operation_mode = "normal";
defparam \FIFO_0|data_out[0]~reg0 .output_mode = "reg_only";
defparam \FIFO_0|data_out[0]~reg0 .register_cascade_mode = "off";
defparam \FIFO_0|data_out[0]~reg0 .sum_lutc_input = "datac";
defparam \FIFO_0|data_out[0]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y6_N6
maxv_lcell \FIFO_1|Decoder0~2 (
// Equation(s):
// \FIFO_1|Decoder0~2_combout  = (!\FIFO_1|wr_ptr [1] & (!\FIFO_1|wr_ptr [0] & (!\FIFO_1|wr_ptr [2] & \FIFO_1|wr_ptr [3])))

	.clk(gnd),
	.dataa(\FIFO_1|wr_ptr [1]),
	.datab(\FIFO_1|wr_ptr [0]),
	.datac(\FIFO_1|wr_ptr [2]),
	.datad(\FIFO_1|wr_ptr [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|Decoder0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|Decoder0~2 .lut_mask = "0100";
defparam \FIFO_1|Decoder0~2 .operation_mode = "normal";
defparam \FIFO_1|Decoder0~2 .output_mode = "comb_only";
defparam \FIFO_1|Decoder0~2 .register_cascade_mode = "off";
defparam \FIFO_1|Decoder0~2 .sum_lutc_input = "datac";
defparam \FIFO_1|Decoder0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N9
maxv_lcell \FIFO_1|mem[8][2]~3 (
// Equation(s):
// \FIFO_1|mem[8][2]~3_combout  = (\FIFO_1|Decoder0~2_combout  & ((\FIFO_1|data_out[7]~8_combout ) # ((!\SYNCHRONIZER|fifo_addr [1] & !\FIFO_1|wr_ptr[4]~12_combout ))))

	.clk(gnd),
	.dataa(\FIFO_1|Decoder0~2_combout ),
	.datab(\SYNCHRONIZER|fifo_addr [1]),
	.datac(\FIFO_1|data_out[7]~8_combout ),
	.datad(\FIFO_1|wr_ptr[4]~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|mem[8][2]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[8][2]~3 .lut_mask = "a0a2";
defparam \FIFO_1|mem[8][2]~3 .operation_mode = "normal";
defparam \FIFO_1|mem[8][2]~3 .output_mode = "comb_only";
defparam \FIFO_1|mem[8][2]~3 .register_cascade_mode = "off";
defparam \FIFO_1|mem[8][2]~3 .sum_lutc_input = "datac";
defparam \FIFO_1|mem[8][2]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N3
maxv_lcell \FIFO_1|mem[8][0] (
// Equation(s):
// \FIFO_1|mem~0  = ((!\SYNCHRONIZER|soft_reset_1~regout  & (\resetn~combout  & \comb_3|data_out [0])))
// \FIFO_1|mem[8][0]~regout  = DFFEAS(\FIFO_1|mem~0 , GLOBAL(\clk~combout ), VCC, , \FIFO_1|mem[8][2]~3_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\SYNCHRONIZER|soft_reset_1~regout ),
	.datac(\resetn~combout ),
	.datad(\comb_3|data_out [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_1|mem[8][2]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|mem~0 ),
	.regout(\FIFO_1|mem[8][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[8][0] .lut_mask = "3000";
defparam \FIFO_1|mem[8][0] .operation_mode = "normal";
defparam \FIFO_1|mem[8][0] .output_mode = "reg_and_comb";
defparam \FIFO_1|mem[8][0] .register_cascade_mode = "off";
defparam \FIFO_1|mem[8][0] .sum_lutc_input = "datac";
defparam \FIFO_1|mem[8][0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y2_N5
maxv_lcell \FIFO_1|Decoder0~3 (
// Equation(s):
// \FIFO_1|Decoder0~3_combout  = (\FIFO_1|wr_ptr [0] & (\FIFO_1|wr_ptr [1] & (\FIFO_1|wr_ptr [3] & !\FIFO_1|wr_ptr [2])))

	.clk(gnd),
	.dataa(\FIFO_1|wr_ptr [0]),
	.datab(\FIFO_1|wr_ptr [1]),
	.datac(\FIFO_1|wr_ptr [3]),
	.datad(\FIFO_1|wr_ptr [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|Decoder0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|Decoder0~3 .lut_mask = "0080";
defparam \FIFO_1|Decoder0~3 .operation_mode = "normal";
defparam \FIFO_1|Decoder0~3 .output_mode = "comb_only";
defparam \FIFO_1|Decoder0~3 .register_cascade_mode = "off";
defparam \FIFO_1|Decoder0~3 .sum_lutc_input = "datac";
defparam \FIFO_1|Decoder0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N6
maxv_lcell \FIFO_1|mem[11][6]~4 (
// Equation(s):
// \FIFO_1|mem[11][6]~4_combout  = (\FIFO_1|Decoder0~3_combout  & ((\FIFO_1|data_out[7]~8_combout ) # ((!\SYNCHRONIZER|fifo_addr [1] & !\FIFO_1|wr_ptr[4]~12_combout ))))

	.clk(gnd),
	.dataa(\SYNCHRONIZER|fifo_addr [1]),
	.datab(\FIFO_1|data_out[7]~8_combout ),
	.datac(\FIFO_1|Decoder0~3_combout ),
	.datad(\FIFO_1|wr_ptr[4]~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|mem[11][6]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[11][6]~4 .lut_mask = "c0d0";
defparam \FIFO_1|mem[11][6]~4 .operation_mode = "normal";
defparam \FIFO_1|mem[11][6]~4 .output_mode = "comb_only";
defparam \FIFO_1|mem[11][6]~4 .register_cascade_mode = "off";
defparam \FIFO_1|mem[11][6]~4 .sum_lutc_input = "datac";
defparam \FIFO_1|mem[11][6]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N0
maxv_lcell \FIFO_1|mem[11][0] (
// Equation(s):
// \FIFO_1|mem[11][0]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_1|mem[11][6]~4_combout , \FIFO_1|mem~0 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_1|mem~0 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[11][6]~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_1|mem[11][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[11][0] .lut_mask = "0000";
defparam \FIFO_1|mem[11][0] .operation_mode = "normal";
defparam \FIFO_1|mem[11][0] .output_mode = "reg_only";
defparam \FIFO_1|mem[11][0] .register_cascade_mode = "off";
defparam \FIFO_1|mem[11][0] .sum_lutc_input = "datac";
defparam \FIFO_1|mem[11][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y5_N6
maxv_lcell \FIFO_1|Decoder0~1 (
// Equation(s):
// \FIFO_1|Decoder0~1_combout  = (\FIFO_1|wr_ptr [3] & (!\FIFO_1|wr_ptr [2] & (\FIFO_1|wr_ptr [0] & !\FIFO_1|wr_ptr [1])))

	.clk(gnd),
	.dataa(\FIFO_1|wr_ptr [3]),
	.datab(\FIFO_1|wr_ptr [2]),
	.datac(\FIFO_1|wr_ptr [0]),
	.datad(\FIFO_1|wr_ptr [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|Decoder0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|Decoder0~1 .lut_mask = "0020";
defparam \FIFO_1|Decoder0~1 .operation_mode = "normal";
defparam \FIFO_1|Decoder0~1 .output_mode = "comb_only";
defparam \FIFO_1|Decoder0~1 .register_cascade_mode = "off";
defparam \FIFO_1|Decoder0~1 .sum_lutc_input = "datac";
defparam \FIFO_1|Decoder0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N6
maxv_lcell \FIFO_1|mem[9][7]~2 (
// Equation(s):
// \FIFO_1|mem[9][7]~2_combout  = (\FIFO_1|Decoder0~1_combout  & ((\FIFO_1|data_out[7]~8_combout ) # ((!\FIFO_1|wr_ptr[4]~12_combout  & !\SYNCHRONIZER|fifo_addr [1]))))

	.clk(gnd),
	.dataa(\FIFO_1|wr_ptr[4]~12_combout ),
	.datab(\FIFO_1|data_out[7]~8_combout ),
	.datac(\FIFO_1|Decoder0~1_combout ),
	.datad(\SYNCHRONIZER|fifo_addr [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|mem[9][7]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[9][7]~2 .lut_mask = "c0d0";
defparam \FIFO_1|mem[9][7]~2 .operation_mode = "normal";
defparam \FIFO_1|mem[9][7]~2 .output_mode = "comb_only";
defparam \FIFO_1|mem[9][7]~2 .register_cascade_mode = "off";
defparam \FIFO_1|mem[9][7]~2 .sum_lutc_input = "datac";
defparam \FIFO_1|mem[9][7]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N4
maxv_lcell \FIFO_1|mem[9][0] (
// Equation(s):
// \FIFO_1|data_out[0]~10  = (\FIFO_1|rd_ptr [1] & (((\FIFO_1|rd_ptr [0])))) # (!\FIFO_1|rd_ptr [1] & ((\FIFO_1|rd_ptr [0] & ((B2_mem[9][0]))) # (!\FIFO_1|rd_ptr [0] & (\FIFO_1|mem[8][0]~regout ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_1|mem[8][0]~regout ),
	.datab(\FIFO_1|rd_ptr [1]),
	.datac(\FIFO_1|mem~0 ),
	.datad(\FIFO_1|rd_ptr [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[9][7]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|data_out[0]~10 ),
	.regout(\FIFO_1|mem[9][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[9][0] .lut_mask = "fc22";
defparam \FIFO_1|mem[9][0] .operation_mode = "normal";
defparam \FIFO_1|mem[9][0] .output_mode = "comb_only";
defparam \FIFO_1|mem[9][0] .register_cascade_mode = "off";
defparam \FIFO_1|mem[9][0] .sum_lutc_input = "qfbk";
defparam \FIFO_1|mem[9][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y6_N1
maxv_lcell \FIFO_1|Decoder0~0 (
// Equation(s):
// \FIFO_1|Decoder0~0_combout  = (\FIFO_1|wr_ptr [1] & (!\FIFO_1|wr_ptr [0] & (!\FIFO_1|wr_ptr [2] & \FIFO_1|wr_ptr [3])))

	.clk(gnd),
	.dataa(\FIFO_1|wr_ptr [1]),
	.datab(\FIFO_1|wr_ptr [0]),
	.datac(\FIFO_1|wr_ptr [2]),
	.datad(\FIFO_1|wr_ptr [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|Decoder0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|Decoder0~0 .lut_mask = "0200";
defparam \FIFO_1|Decoder0~0 .operation_mode = "normal";
defparam \FIFO_1|Decoder0~0 .output_mode = "comb_only";
defparam \FIFO_1|Decoder0~0 .register_cascade_mode = "off";
defparam \FIFO_1|Decoder0~0 .sum_lutc_input = "datac";
defparam \FIFO_1|Decoder0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N9
maxv_lcell \FIFO_1|mem[10][8]~1 (
// Equation(s):
// \FIFO_1|mem[10][8]~1_combout  = (\FIFO_1|Decoder0~0_combout  & ((\FIFO_1|data_out[7]~8_combout ) # ((!\FIFO_1|wr_ptr[4]~12_combout  & !\SYNCHRONIZER|fifo_addr [1]))))

	.clk(gnd),
	.dataa(\FIFO_1|Decoder0~0_combout ),
	.datab(\FIFO_1|wr_ptr[4]~12_combout ),
	.datac(\FIFO_1|data_out[7]~8_combout ),
	.datad(\SYNCHRONIZER|fifo_addr [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|mem[10][8]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[10][8]~1 .lut_mask = "a0a2";
defparam \FIFO_1|mem[10][8]~1 .operation_mode = "normal";
defparam \FIFO_1|mem[10][8]~1 .output_mode = "comb_only";
defparam \FIFO_1|mem[10][8]~1 .register_cascade_mode = "off";
defparam \FIFO_1|mem[10][8]~1 .sum_lutc_input = "datac";
defparam \FIFO_1|mem[10][8]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N9
maxv_lcell \FIFO_1|mem[10][0] (
// Equation(s):
// \FIFO_1|data_out[0]~11  = (\FIFO_1|rd_ptr [1] & ((\FIFO_1|data_out[0]~10  & (\FIFO_1|mem[11][0]~regout )) # (!\FIFO_1|data_out[0]~10  & ((B2_mem[10][0]))))) # (!\FIFO_1|rd_ptr [1] & (((\FIFO_1|data_out[0]~10 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_1|rd_ptr [1]),
	.datab(\FIFO_1|mem[11][0]~regout ),
	.datac(\FIFO_1|mem~0 ),
	.datad(\FIFO_1|data_out[0]~10 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[10][8]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|data_out[0]~11 ),
	.regout(\FIFO_1|mem[10][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[10][0] .lut_mask = "dda0";
defparam \FIFO_1|mem[10][0] .operation_mode = "normal";
defparam \FIFO_1|mem[10][0] .output_mode = "comb_only";
defparam \FIFO_1|mem[10][0] .register_cascade_mode = "off";
defparam \FIFO_1|mem[10][0] .sum_lutc_input = "qfbk";
defparam \FIFO_1|mem[10][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y2_N6
maxv_lcell \FIFO_1|Decoder0~15 (
// Equation(s):
// \FIFO_1|Decoder0~15_combout  = (\FIFO_1|wr_ptr [0] & (\FIFO_1|wr_ptr [3] & (\FIFO_1|wr_ptr [2] & \FIFO_1|wr_ptr [1])))

	.clk(gnd),
	.dataa(\FIFO_1|wr_ptr [0]),
	.datab(\FIFO_1|wr_ptr [3]),
	.datac(\FIFO_1|wr_ptr [2]),
	.datad(\FIFO_1|wr_ptr [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|Decoder0~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|Decoder0~15 .lut_mask = "8000";
defparam \FIFO_1|Decoder0~15 .operation_mode = "normal";
defparam \FIFO_1|Decoder0~15 .output_mode = "comb_only";
defparam \FIFO_1|Decoder0~15 .register_cascade_mode = "off";
defparam \FIFO_1|Decoder0~15 .sum_lutc_input = "datac";
defparam \FIFO_1|Decoder0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y3_N4
maxv_lcell \FIFO_1|mem[15][5]~16 (
// Equation(s):
// \FIFO_1|mem[15][5]~16_combout  = (\FIFO_1|Decoder0~15_combout  & ((\FIFO_1|data_out[7]~8_combout ) # ((!\SYNCHRONIZER|fifo_addr [1] & !\FIFO_1|wr_ptr[4]~12_combout ))))

	.clk(gnd),
	.dataa(\FIFO_1|Decoder0~15_combout ),
	.datab(\FIFO_1|data_out[7]~8_combout ),
	.datac(\SYNCHRONIZER|fifo_addr [1]),
	.datad(\FIFO_1|wr_ptr[4]~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|mem[15][5]~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[15][5]~16 .lut_mask = "888a";
defparam \FIFO_1|mem[15][5]~16 .operation_mode = "normal";
defparam \FIFO_1|mem[15][5]~16 .output_mode = "comb_only";
defparam \FIFO_1|mem[15][5]~16 .register_cascade_mode = "off";
defparam \FIFO_1|mem[15][5]~16 .sum_lutc_input = "datac";
defparam \FIFO_1|mem[15][5]~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y3_N8
maxv_lcell \FIFO_1|mem[15][0] (
// Equation(s):
// \FIFO_1|mem[15][0]~regout  = DFFEAS((((\FIFO_1|mem~0 ))), GLOBAL(\clk~combout ), VCC, , \FIFO_1|mem[15][5]~16_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_1|mem~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_1|mem[15][5]~16_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_1|mem[15][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[15][0] .lut_mask = "ff00";
defparam \FIFO_1|mem[15][0] .operation_mode = "normal";
defparam \FIFO_1|mem[15][0] .output_mode = "reg_only";
defparam \FIFO_1|mem[15][0] .register_cascade_mode = "off";
defparam \FIFO_1|mem[15][0] .sum_lutc_input = "datac";
defparam \FIFO_1|mem[15][0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y2_N8
maxv_lcell \FIFO_1|Decoder0~14 (
// Equation(s):
// \FIFO_1|Decoder0~14_combout  = (!\FIFO_1|wr_ptr [0] & (\FIFO_1|wr_ptr [3] & (\FIFO_1|wr_ptr [2] & !\FIFO_1|wr_ptr [1])))

	.clk(gnd),
	.dataa(\FIFO_1|wr_ptr [0]),
	.datab(\FIFO_1|wr_ptr [3]),
	.datac(\FIFO_1|wr_ptr [2]),
	.datad(\FIFO_1|wr_ptr [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|Decoder0~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|Decoder0~14 .lut_mask = "0040";
defparam \FIFO_1|Decoder0~14 .operation_mode = "normal";
defparam \FIFO_1|Decoder0~14 .output_mode = "comb_only";
defparam \FIFO_1|Decoder0~14 .register_cascade_mode = "off";
defparam \FIFO_1|Decoder0~14 .sum_lutc_input = "datac";
defparam \FIFO_1|Decoder0~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N3
maxv_lcell \FIFO_1|mem[12][8]~15 (
// Equation(s):
// \FIFO_1|mem[12][8]~15_combout  = (\FIFO_1|Decoder0~14_combout  & ((\FIFO_1|data_out[7]~8_combout ) # ((!\SYNCHRONIZER|fifo_addr [1] & !\FIFO_1|wr_ptr[4]~12_combout ))))

	.clk(gnd),
	.dataa(\FIFO_1|data_out[7]~8_combout ),
	.datab(\FIFO_1|Decoder0~14_combout ),
	.datac(\SYNCHRONIZER|fifo_addr [1]),
	.datad(\FIFO_1|wr_ptr[4]~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|mem[12][8]~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[12][8]~15 .lut_mask = "888c";
defparam \FIFO_1|mem[12][8]~15 .operation_mode = "normal";
defparam \FIFO_1|mem[12][8]~15 .output_mode = "comb_only";
defparam \FIFO_1|mem[12][8]~15 .register_cascade_mode = "off";
defparam \FIFO_1|mem[12][8]~15 .sum_lutc_input = "datac";
defparam \FIFO_1|mem[12][8]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y3_N2
maxv_lcell \FIFO_1|mem[12][0] (
// Equation(s):
// \FIFO_1|mem[12][0]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_1|mem[12][8]~15_combout , \FIFO_1|mem~0 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_1|mem~0 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[12][8]~15_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_1|mem[12][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[12][0] .lut_mask = "0000";
defparam \FIFO_1|mem[12][0] .operation_mode = "normal";
defparam \FIFO_1|mem[12][0] .output_mode = "reg_only";
defparam \FIFO_1|mem[12][0] .register_cascade_mode = "off";
defparam \FIFO_1|mem[12][0] .sum_lutc_input = "datac";
defparam \FIFO_1|mem[12][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y5_N7
maxv_lcell \FIFO_1|Decoder0~13 (
// Equation(s):
// \FIFO_1|Decoder0~13_combout  = (\FIFO_1|wr_ptr [3] & (\FIFO_1|wr_ptr [2] & (!\FIFO_1|wr_ptr [0] & \FIFO_1|wr_ptr [1])))

	.clk(gnd),
	.dataa(\FIFO_1|wr_ptr [3]),
	.datab(\FIFO_1|wr_ptr [2]),
	.datac(\FIFO_1|wr_ptr [0]),
	.datad(\FIFO_1|wr_ptr [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|Decoder0~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|Decoder0~13 .lut_mask = "0800";
defparam \FIFO_1|Decoder0~13 .operation_mode = "normal";
defparam \FIFO_1|Decoder0~13 .output_mode = "comb_only";
defparam \FIFO_1|Decoder0~13 .register_cascade_mode = "off";
defparam \FIFO_1|Decoder0~13 .sum_lutc_input = "datac";
defparam \FIFO_1|Decoder0~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N5
maxv_lcell \FIFO_1|mem[14][0]~14 (
// Equation(s):
// \FIFO_1|mem[14][0]~14_combout  = (\FIFO_1|Decoder0~13_combout  & ((\FIFO_1|data_out[7]~8_combout ) # ((!\SYNCHRONIZER|fifo_addr [1] & !\FIFO_1|wr_ptr[4]~12_combout ))))

	.clk(gnd),
	.dataa(\SYNCHRONIZER|fifo_addr [1]),
	.datab(\FIFO_1|Decoder0~13_combout ),
	.datac(\FIFO_1|wr_ptr[4]~12_combout ),
	.datad(\FIFO_1|data_out[7]~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|mem[14][0]~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[14][0]~14 .lut_mask = "cc04";
defparam \FIFO_1|mem[14][0]~14 .operation_mode = "normal";
defparam \FIFO_1|mem[14][0]~14 .output_mode = "comb_only";
defparam \FIFO_1|mem[14][0]~14 .register_cascade_mode = "off";
defparam \FIFO_1|mem[14][0]~14 .sum_lutc_input = "datac";
defparam \FIFO_1|mem[14][0]~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y3_N9
maxv_lcell \FIFO_1|mem[14][0] (
// Equation(s):
// \FIFO_1|data_out[0]~17  = (\FIFO_1|rd_ptr [1] & (((B2_mem[14][0]) # (\FIFO_1|rd_ptr [0])))) # (!\FIFO_1|rd_ptr [1] & (\FIFO_1|mem[12][0]~regout  & ((!\FIFO_1|rd_ptr [0]))))

	.clk(\clk~combout ),
	.dataa(\FIFO_1|rd_ptr [1]),
	.datab(\FIFO_1|mem[12][0]~regout ),
	.datac(\FIFO_1|mem~0 ),
	.datad(\FIFO_1|rd_ptr [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[14][0]~14_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|data_out[0]~17 ),
	.regout(\FIFO_1|mem[14][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[14][0] .lut_mask = "aae4";
defparam \FIFO_1|mem[14][0] .operation_mode = "normal";
defparam \FIFO_1|mem[14][0] .output_mode = "comb_only";
defparam \FIFO_1|mem[14][0] .register_cascade_mode = "off";
defparam \FIFO_1|mem[14][0] .sum_lutc_input = "qfbk";
defparam \FIFO_1|mem[14][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y2_N2
maxv_lcell \FIFO_1|Decoder0~12 (
// Equation(s):
// \FIFO_1|Decoder0~12_combout  = (\FIFO_1|wr_ptr [0] & (\FIFO_1|wr_ptr [3] & (\FIFO_1|wr_ptr [2] & !\FIFO_1|wr_ptr [1])))

	.clk(gnd),
	.dataa(\FIFO_1|wr_ptr [0]),
	.datab(\FIFO_1|wr_ptr [3]),
	.datac(\FIFO_1|wr_ptr [2]),
	.datad(\FIFO_1|wr_ptr [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|Decoder0~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|Decoder0~12 .lut_mask = "0080";
defparam \FIFO_1|Decoder0~12 .operation_mode = "normal";
defparam \FIFO_1|Decoder0~12 .output_mode = "comb_only";
defparam \FIFO_1|Decoder0~12 .register_cascade_mode = "off";
defparam \FIFO_1|Decoder0~12 .sum_lutc_input = "datac";
defparam \FIFO_1|Decoder0~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y3_N1
maxv_lcell \FIFO_1|mem[13][1]~13 (
// Equation(s):
// \FIFO_1|mem[13][1]~13_combout  = (\FIFO_1|Decoder0~12_combout  & ((\FIFO_1|data_out[7]~8_combout ) # ((!\FIFO_1|wr_ptr[4]~12_combout  & !\SYNCHRONIZER|fifo_addr [1]))))

	.clk(gnd),
	.dataa(\FIFO_1|wr_ptr[4]~12_combout ),
	.datab(\FIFO_1|data_out[7]~8_combout ),
	.datac(\FIFO_1|Decoder0~12_combout ),
	.datad(\SYNCHRONIZER|fifo_addr [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|mem[13][1]~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[13][1]~13 .lut_mask = "c0d0";
defparam \FIFO_1|mem[13][1]~13 .operation_mode = "normal";
defparam \FIFO_1|mem[13][1]~13 .output_mode = "comb_only";
defparam \FIFO_1|mem[13][1]~13 .register_cascade_mode = "off";
defparam \FIFO_1|mem[13][1]~13 .sum_lutc_input = "datac";
defparam \FIFO_1|mem[13][1]~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y3_N6
maxv_lcell \FIFO_1|mem[13][0] (
// Equation(s):
// \FIFO_1|data_out[0]~18  = (\FIFO_1|rd_ptr [0] & ((\FIFO_1|data_out[0]~17  & (\FIFO_1|mem[15][0]~regout )) # (!\FIFO_1|data_out[0]~17  & ((B2_mem[13][0]))))) # (!\FIFO_1|rd_ptr [0] & (((\FIFO_1|data_out[0]~17 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_1|rd_ptr [0]),
	.datab(\FIFO_1|mem[15][0]~regout ),
	.datac(\FIFO_1|mem~0 ),
	.datad(\FIFO_1|data_out[0]~17 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[13][1]~13_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|data_out[0]~18 ),
	.regout(\FIFO_1|mem[13][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[13][0] .lut_mask = "dda0";
defparam \FIFO_1|mem[13][0] .operation_mode = "normal";
defparam \FIFO_1|mem[13][0] .output_mode = "comb_only";
defparam \FIFO_1|mem[13][0] .register_cascade_mode = "off";
defparam \FIFO_1|mem[13][0] .sum_lutc_input = "qfbk";
defparam \FIFO_1|mem[13][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y2_N4
maxv_lcell \FIFO_1|Decoder0~7 (
// Equation(s):
// \FIFO_1|Decoder0~7_combout  = (\FIFO_1|wr_ptr [0] & (!\FIFO_1|wr_ptr [3] & (\FIFO_1|wr_ptr [2] & \FIFO_1|wr_ptr [1])))

	.clk(gnd),
	.dataa(\FIFO_1|wr_ptr [0]),
	.datab(\FIFO_1|wr_ptr [3]),
	.datac(\FIFO_1|wr_ptr [2]),
	.datad(\FIFO_1|wr_ptr [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|Decoder0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|Decoder0~7 .lut_mask = "2000";
defparam \FIFO_1|Decoder0~7 .operation_mode = "normal";
defparam \FIFO_1|Decoder0~7 .output_mode = "comb_only";
defparam \FIFO_1|Decoder0~7 .register_cascade_mode = "off";
defparam \FIFO_1|Decoder0~7 .sum_lutc_input = "datac";
defparam \FIFO_1|Decoder0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y2_N0
maxv_lcell \FIFO_1|mem[7][7]~8 (
// Equation(s):
// \FIFO_1|mem[7][7]~8_combout  = (\FIFO_1|Decoder0~7_combout  & ((\FIFO_1|data_out[7]~8_combout ) # ((!\SYNCHRONIZER|fifo_addr [1] & !\FIFO_1|wr_ptr[4]~12_combout ))))

	.clk(gnd),
	.dataa(\SYNCHRONIZER|fifo_addr [1]),
	.datab(\FIFO_1|data_out[7]~8_combout ),
	.datac(\FIFO_1|wr_ptr[4]~12_combout ),
	.datad(\FIFO_1|Decoder0~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|mem[7][7]~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[7][7]~8 .lut_mask = "cd00";
defparam \FIFO_1|mem[7][7]~8 .operation_mode = "normal";
defparam \FIFO_1|mem[7][7]~8 .output_mode = "comb_only";
defparam \FIFO_1|mem[7][7]~8 .register_cascade_mode = "off";
defparam \FIFO_1|mem[7][7]~8 .sum_lutc_input = "datac";
defparam \FIFO_1|mem[7][7]~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y2_N5
maxv_lcell \FIFO_1|mem[7][0] (
// Equation(s):
// \FIFO_1|mem[7][0]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_1|mem[7][7]~8_combout , \FIFO_1|mem~0 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_1|mem~0 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[7][7]~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_1|mem[7][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[7][0] .lut_mask = "0000";
defparam \FIFO_1|mem[7][0] .operation_mode = "normal";
defparam \FIFO_1|mem[7][0] .output_mode = "reg_only";
defparam \FIFO_1|mem[7][0] .register_cascade_mode = "off";
defparam \FIFO_1|mem[7][0] .sum_lutc_input = "datac";
defparam \FIFO_1|mem[7][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y2_N3
maxv_lcell \FIFO_1|Decoder0~6 (
// Equation(s):
// \FIFO_1|Decoder0~6_combout  = (\FIFO_1|wr_ptr [2] & (!\FIFO_1|wr_ptr [0] & (!\FIFO_1|wr_ptr [1] & !\FIFO_1|wr_ptr [3])))

	.clk(gnd),
	.dataa(\FIFO_1|wr_ptr [2]),
	.datab(\FIFO_1|wr_ptr [0]),
	.datac(\FIFO_1|wr_ptr [1]),
	.datad(\FIFO_1|wr_ptr [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|Decoder0~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|Decoder0~6 .lut_mask = "0002";
defparam \FIFO_1|Decoder0~6 .operation_mode = "normal";
defparam \FIFO_1|Decoder0~6 .output_mode = "comb_only";
defparam \FIFO_1|Decoder0~6 .register_cascade_mode = "off";
defparam \FIFO_1|Decoder0~6 .sum_lutc_input = "datac";
defparam \FIFO_1|Decoder0~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N0
maxv_lcell \FIFO_1|mem[4][0]~7 (
// Equation(s):
// \FIFO_1|mem[4][0]~7_combout  = (\FIFO_1|Decoder0~6_combout  & ((\FIFO_1|data_out[7]~8_combout ) # ((!\SYNCHRONIZER|fifo_addr [1] & !\FIFO_1|wr_ptr[4]~12_combout ))))

	.clk(gnd),
	.dataa(\FIFO_1|Decoder0~6_combout ),
	.datab(\FIFO_1|data_out[7]~8_combout ),
	.datac(\SYNCHRONIZER|fifo_addr [1]),
	.datad(\FIFO_1|wr_ptr[4]~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|mem[4][0]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[4][0]~7 .lut_mask = "888a";
defparam \FIFO_1|mem[4][0]~7 .operation_mode = "normal";
defparam \FIFO_1|mem[4][0]~7 .output_mode = "comb_only";
defparam \FIFO_1|mem[4][0]~7 .register_cascade_mode = "off";
defparam \FIFO_1|mem[4][0]~7 .sum_lutc_input = "datac";
defparam \FIFO_1|mem[4][0]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N1
maxv_lcell \FIFO_1|mem[4][0] (
// Equation(s):
// \FIFO_1|mem[4][0]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_1|mem[4][0]~7_combout , \FIFO_1|mem~0 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_1|mem~0 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[4][0]~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_1|mem[4][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[4][0] .lut_mask = "0000";
defparam \FIFO_1|mem[4][0] .operation_mode = "normal";
defparam \FIFO_1|mem[4][0] .output_mode = "reg_only";
defparam \FIFO_1|mem[4][0] .register_cascade_mode = "off";
defparam \FIFO_1|mem[4][0] .sum_lutc_input = "datac";
defparam \FIFO_1|mem[4][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y2_N6
maxv_lcell \FIFO_1|Decoder0~5 (
// Equation(s):
// \FIFO_1|Decoder0~5_combout  = (\FIFO_1|wr_ptr [2] & (!\FIFO_1|wr_ptr [0] & (\FIFO_1|wr_ptr [1] & !\FIFO_1|wr_ptr [3])))

	.clk(gnd),
	.dataa(\FIFO_1|wr_ptr [2]),
	.datab(\FIFO_1|wr_ptr [0]),
	.datac(\FIFO_1|wr_ptr [1]),
	.datad(\FIFO_1|wr_ptr [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|Decoder0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|Decoder0~5 .lut_mask = "0020";
defparam \FIFO_1|Decoder0~5 .operation_mode = "normal";
defparam \FIFO_1|Decoder0~5 .output_mode = "comb_only";
defparam \FIFO_1|Decoder0~5 .register_cascade_mode = "off";
defparam \FIFO_1|Decoder0~5 .sum_lutc_input = "datac";
defparam \FIFO_1|Decoder0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y2_N4
maxv_lcell \FIFO_1|mem[6][4]~6 (
// Equation(s):
// \FIFO_1|mem[6][4]~6_combout  = (\FIFO_1|Decoder0~5_combout  & ((\FIFO_1|data_out[7]~8_combout ) # ((!\SYNCHRONIZER|fifo_addr [1] & !\FIFO_1|wr_ptr[4]~12_combout ))))

	.clk(gnd),
	.dataa(\FIFO_1|data_out[7]~8_combout ),
	.datab(\SYNCHRONIZER|fifo_addr [1]),
	.datac(\FIFO_1|Decoder0~5_combout ),
	.datad(\FIFO_1|wr_ptr[4]~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|mem[6][4]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[6][4]~6 .lut_mask = "a0b0";
defparam \FIFO_1|mem[6][4]~6 .operation_mode = "normal";
defparam \FIFO_1|mem[6][4]~6 .output_mode = "comb_only";
defparam \FIFO_1|mem[6][4]~6 .register_cascade_mode = "off";
defparam \FIFO_1|mem[6][4]~6 .sum_lutc_input = "datac";
defparam \FIFO_1|mem[6][4]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N9
maxv_lcell \FIFO_1|mem[6][0] (
// Equation(s):
// \FIFO_1|data_out[0]~12  = (\FIFO_1|rd_ptr [1] & (((B2_mem[6][0]) # (\FIFO_1|rd_ptr [0])))) # (!\FIFO_1|rd_ptr [1] & (\FIFO_1|mem[4][0]~regout  & ((!\FIFO_1|rd_ptr [0]))))

	.clk(\clk~combout ),
	.dataa(\FIFO_1|rd_ptr [1]),
	.datab(\FIFO_1|mem[4][0]~regout ),
	.datac(\FIFO_1|mem~0 ),
	.datad(\FIFO_1|rd_ptr [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[6][4]~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|data_out[0]~12 ),
	.regout(\FIFO_1|mem[6][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[6][0] .lut_mask = "aae4";
defparam \FIFO_1|mem[6][0] .operation_mode = "normal";
defparam \FIFO_1|mem[6][0] .output_mode = "comb_only";
defparam \FIFO_1|mem[6][0] .register_cascade_mode = "off";
defparam \FIFO_1|mem[6][0] .sum_lutc_input = "qfbk";
defparam \FIFO_1|mem[6][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y2_N8
maxv_lcell \FIFO_1|Decoder0~4 (
// Equation(s):
// \FIFO_1|Decoder0~4_combout  = (\FIFO_1|wr_ptr [2] & (\FIFO_1|wr_ptr [0] & (!\FIFO_1|wr_ptr [1] & !\FIFO_1|wr_ptr [3])))

	.clk(gnd),
	.dataa(\FIFO_1|wr_ptr [2]),
	.datab(\FIFO_1|wr_ptr [0]),
	.datac(\FIFO_1|wr_ptr [1]),
	.datad(\FIFO_1|wr_ptr [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|Decoder0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|Decoder0~4 .lut_mask = "0008";
defparam \FIFO_1|Decoder0~4 .operation_mode = "normal";
defparam \FIFO_1|Decoder0~4 .output_mode = "comb_only";
defparam \FIFO_1|Decoder0~4 .register_cascade_mode = "off";
defparam \FIFO_1|Decoder0~4 .sum_lutc_input = "datac";
defparam \FIFO_1|Decoder0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y2_N1
maxv_lcell \FIFO_1|mem[5][1]~5 (
// Equation(s):
// \FIFO_1|mem[5][1]~5_combout  = (\FIFO_1|Decoder0~4_combout  & ((\FIFO_1|data_out[7]~8_combout ) # ((!\SYNCHRONIZER|fifo_addr [1] & !\FIFO_1|wr_ptr[4]~12_combout ))))

	.clk(gnd),
	.dataa(\FIFO_1|data_out[7]~8_combout ),
	.datab(\SYNCHRONIZER|fifo_addr [1]),
	.datac(\FIFO_1|Decoder0~4_combout ),
	.datad(\FIFO_1|wr_ptr[4]~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|mem[5][1]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[5][1]~5 .lut_mask = "a0b0";
defparam \FIFO_1|mem[5][1]~5 .operation_mode = "normal";
defparam \FIFO_1|mem[5][1]~5 .output_mode = "comb_only";
defparam \FIFO_1|mem[5][1]~5 .register_cascade_mode = "off";
defparam \FIFO_1|mem[5][1]~5 .sum_lutc_input = "datac";
defparam \FIFO_1|mem[5][1]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y2_N6
maxv_lcell \FIFO_1|mem[5][0] (
// Equation(s):
// \FIFO_1|data_out[0]~13  = (\FIFO_1|rd_ptr [0] & ((\FIFO_1|data_out[0]~12  & (\FIFO_1|mem[7][0]~regout )) # (!\FIFO_1|data_out[0]~12  & ((B2_mem[5][0]))))) # (!\FIFO_1|rd_ptr [0] & (((\FIFO_1|data_out[0]~12 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_1|mem[7][0]~regout ),
	.datab(\FIFO_1|rd_ptr [0]),
	.datac(\FIFO_1|mem~0 ),
	.datad(\FIFO_1|data_out[0]~12 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[5][1]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|data_out[0]~13 ),
	.regout(\FIFO_1|mem[5][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[5][0] .lut_mask = "bbc0";
defparam \FIFO_1|mem[5][0] .operation_mode = "normal";
defparam \FIFO_1|mem[5][0] .output_mode = "comb_only";
defparam \FIFO_1|mem[5][0] .register_cascade_mode = "off";
defparam \FIFO_1|mem[5][0] .sum_lutc_input = "qfbk";
defparam \FIFO_1|mem[5][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y5_N9
maxv_lcell \FIFO_1|Decoder0~11 (
// Equation(s):
// \FIFO_1|Decoder0~11_combout  = (!\FIFO_1|wr_ptr [3] & (!\FIFO_1|wr_ptr [2] & (\FIFO_1|wr_ptr [0] & \FIFO_1|wr_ptr [1])))

	.clk(gnd),
	.dataa(\FIFO_1|wr_ptr [3]),
	.datab(\FIFO_1|wr_ptr [2]),
	.datac(\FIFO_1|wr_ptr [0]),
	.datad(\FIFO_1|wr_ptr [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|Decoder0~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|Decoder0~11 .lut_mask = "1000";
defparam \FIFO_1|Decoder0~11 .operation_mode = "normal";
defparam \FIFO_1|Decoder0~11 .output_mode = "comb_only";
defparam \FIFO_1|Decoder0~11 .register_cascade_mode = "off";
defparam \FIFO_1|Decoder0~11 .sum_lutc_input = "datac";
defparam \FIFO_1|Decoder0~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y4_N9
maxv_lcell \FIFO_1|mem[3][7]~12 (
// Equation(s):
// \FIFO_1|mem[3][7]~12_combout  = (\FIFO_1|Decoder0~11_combout  & ((\FIFO_1|data_out[7]~8_combout ) # ((!\SYNCHRONIZER|fifo_addr [1] & !\FIFO_1|wr_ptr[4]~12_combout ))))

	.clk(gnd),
	.dataa(\FIFO_1|data_out[7]~8_combout ),
	.datab(\FIFO_1|Decoder0~11_combout ),
	.datac(\SYNCHRONIZER|fifo_addr [1]),
	.datad(\FIFO_1|wr_ptr[4]~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|mem[3][7]~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[3][7]~12 .lut_mask = "888c";
defparam \FIFO_1|mem[3][7]~12 .operation_mode = "normal";
defparam \FIFO_1|mem[3][7]~12 .output_mode = "comb_only";
defparam \FIFO_1|mem[3][7]~12 .register_cascade_mode = "off";
defparam \FIFO_1|mem[3][7]~12 .sum_lutc_input = "datac";
defparam \FIFO_1|mem[3][7]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y4_N2
maxv_lcell \FIFO_1|mem[3][0] (
// Equation(s):
// \FIFO_1|mem[3][0]~regout  = DFFEAS((((\FIFO_1|mem~0 ))), GLOBAL(\clk~combout ), VCC, , \FIFO_1|mem[3][7]~12_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_1|mem~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_1|mem[3][7]~12_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_1|mem[3][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[3][0] .lut_mask = "ff00";
defparam \FIFO_1|mem[3][0] .operation_mode = "normal";
defparam \FIFO_1|mem[3][0] .output_mode = "reg_only";
defparam \FIFO_1|mem[3][0] .register_cascade_mode = "off";
defparam \FIFO_1|mem[3][0] .sum_lutc_input = "datac";
defparam \FIFO_1|mem[3][0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N4
maxv_lcell \FIFO_1|Decoder0~10 (
// Equation(s):
// \FIFO_1|Decoder0~10_combout  = (!\FIFO_1|wr_ptr [1] & (!\FIFO_1|wr_ptr [0] & (!\FIFO_1|wr_ptr [2] & !\FIFO_1|wr_ptr [3])))

	.clk(gnd),
	.dataa(\FIFO_1|wr_ptr [1]),
	.datab(\FIFO_1|wr_ptr [0]),
	.datac(\FIFO_1|wr_ptr [2]),
	.datad(\FIFO_1|wr_ptr [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|Decoder0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|Decoder0~10 .lut_mask = "0001";
defparam \FIFO_1|Decoder0~10 .operation_mode = "normal";
defparam \FIFO_1|Decoder0~10 .output_mode = "comb_only";
defparam \FIFO_1|Decoder0~10 .register_cascade_mode = "off";
defparam \FIFO_1|Decoder0~10 .sum_lutc_input = "datac";
defparam \FIFO_1|Decoder0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N0
maxv_lcell \FIFO_1|mem[0][0]~11 (
// Equation(s):
// \FIFO_1|mem[0][0]~11_combout  = (\FIFO_1|Decoder0~10_combout  & ((\FIFO_1|data_out[7]~8_combout ) # ((!\SYNCHRONIZER|fifo_addr [1] & !\FIFO_1|wr_ptr[4]~12_combout ))))

	.clk(gnd),
	.dataa(\FIFO_1|Decoder0~10_combout ),
	.datab(\SYNCHRONIZER|fifo_addr [1]),
	.datac(\FIFO_1|data_out[7]~8_combout ),
	.datad(\FIFO_1|wr_ptr[4]~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|mem[0][0]~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[0][0]~11 .lut_mask = "a0a2";
defparam \FIFO_1|mem[0][0]~11 .operation_mode = "normal";
defparam \FIFO_1|mem[0][0]~11 .output_mode = "comb_only";
defparam \FIFO_1|mem[0][0]~11 .register_cascade_mode = "off";
defparam \FIFO_1|mem[0][0]~11 .sum_lutc_input = "datac";
defparam \FIFO_1|mem[0][0]~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N8
maxv_lcell \FIFO_1|mem[0][0] (
// Equation(s):
// \FIFO_1|mem[0][0]~regout  = DFFEAS((((\FIFO_1|mem~0 ))), GLOBAL(\clk~combout ), VCC, , \FIFO_1|mem[0][0]~11_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_1|mem~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_1|mem[0][0]~11_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_1|mem[0][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[0][0] .lut_mask = "ff00";
defparam \FIFO_1|mem[0][0] .operation_mode = "normal";
defparam \FIFO_1|mem[0][0] .output_mode = "reg_only";
defparam \FIFO_1|mem[0][0] .register_cascade_mode = "off";
defparam \FIFO_1|mem[0][0] .sum_lutc_input = "datac";
defparam \FIFO_1|mem[0][0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y2_N1
maxv_lcell \FIFO_1|Decoder0~9 (
// Equation(s):
// \FIFO_1|Decoder0~9_combout  = (\FIFO_1|wr_ptr [0] & (!\FIFO_1|wr_ptr [3] & (!\FIFO_1|wr_ptr [2] & !\FIFO_1|wr_ptr [1])))

	.clk(gnd),
	.dataa(\FIFO_1|wr_ptr [0]),
	.datab(\FIFO_1|wr_ptr [3]),
	.datac(\FIFO_1|wr_ptr [2]),
	.datad(\FIFO_1|wr_ptr [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|Decoder0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|Decoder0~9 .lut_mask = "0002";
defparam \FIFO_1|Decoder0~9 .operation_mode = "normal";
defparam \FIFO_1|Decoder0~9 .output_mode = "comb_only";
defparam \FIFO_1|Decoder0~9 .register_cascade_mode = "off";
defparam \FIFO_1|Decoder0~9 .sum_lutc_input = "datac";
defparam \FIFO_1|Decoder0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y3_N0
maxv_lcell \FIFO_1|mem[1][2]~10 (
// Equation(s):
// \FIFO_1|mem[1][2]~10_combout  = (\FIFO_1|Decoder0~9_combout  & ((\FIFO_1|data_out[7]~8_combout ) # ((!\SYNCHRONIZER|fifo_addr [1] & !\FIFO_1|wr_ptr[4]~12_combout ))))

	.clk(gnd),
	.dataa(\FIFO_1|Decoder0~9_combout ),
	.datab(\SYNCHRONIZER|fifo_addr [1]),
	.datac(\FIFO_1|wr_ptr[4]~12_combout ),
	.datad(\FIFO_1|data_out[7]~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|mem[1][2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[1][2]~10 .lut_mask = "aa02";
defparam \FIFO_1|mem[1][2]~10 .operation_mode = "normal";
defparam \FIFO_1|mem[1][2]~10 .output_mode = "comb_only";
defparam \FIFO_1|mem[1][2]~10 .register_cascade_mode = "off";
defparam \FIFO_1|mem[1][2]~10 .sum_lutc_input = "datac";
defparam \FIFO_1|mem[1][2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N3
maxv_lcell \FIFO_1|mem[1][0] (
// Equation(s):
// \FIFO_1|data_out[0]~14  = (\FIFO_1|rd_ptr [0] & (((B2_mem[1][0]) # (\FIFO_1|rd_ptr [1])))) # (!\FIFO_1|rd_ptr [0] & (\FIFO_1|mem[0][0]~regout  & ((!\FIFO_1|rd_ptr [1]))))

	.clk(\clk~combout ),
	.dataa(\FIFO_1|mem[0][0]~regout ),
	.datab(\FIFO_1|rd_ptr [0]),
	.datac(\FIFO_1|mem~0 ),
	.datad(\FIFO_1|rd_ptr [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[1][2]~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|data_out[0]~14 ),
	.regout(\FIFO_1|mem[1][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[1][0] .lut_mask = "cce2";
defparam \FIFO_1|mem[1][0] .operation_mode = "normal";
defparam \FIFO_1|mem[1][0] .output_mode = "comb_only";
defparam \FIFO_1|mem[1][0] .register_cascade_mode = "off";
defparam \FIFO_1|mem[1][0] .sum_lutc_input = "qfbk";
defparam \FIFO_1|mem[1][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y6_N8
maxv_lcell \FIFO_1|Decoder0~8 (
// Equation(s):
// \FIFO_1|Decoder0~8_combout  = (\FIFO_1|wr_ptr [1] & (!\FIFO_1|wr_ptr [0] & (!\FIFO_1|wr_ptr [2] & !\FIFO_1|wr_ptr [3])))

	.clk(gnd),
	.dataa(\FIFO_1|wr_ptr [1]),
	.datab(\FIFO_1|wr_ptr [0]),
	.datac(\FIFO_1|wr_ptr [2]),
	.datad(\FIFO_1|wr_ptr [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|Decoder0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|Decoder0~8 .lut_mask = "0002";
defparam \FIFO_1|Decoder0~8 .operation_mode = "normal";
defparam \FIFO_1|Decoder0~8 .output_mode = "comb_only";
defparam \FIFO_1|Decoder0~8 .register_cascade_mode = "off";
defparam \FIFO_1|Decoder0~8 .sum_lutc_input = "datac";
defparam \FIFO_1|Decoder0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N3
maxv_lcell \FIFO_1|mem[2][6]~9 (
// Equation(s):
// \FIFO_1|mem[2][6]~9_combout  = (\FIFO_1|Decoder0~8_combout  & ((\FIFO_1|data_out[7]~8_combout ) # ((!\SYNCHRONIZER|fifo_addr [1] & !\FIFO_1|wr_ptr[4]~12_combout ))))

	.clk(gnd),
	.dataa(\FIFO_1|Decoder0~8_combout ),
	.datab(\SYNCHRONIZER|fifo_addr [1]),
	.datac(\FIFO_1|data_out[7]~8_combout ),
	.datad(\FIFO_1|wr_ptr[4]~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|mem[2][6]~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[2][6]~9 .lut_mask = "a0a2";
defparam \FIFO_1|mem[2][6]~9 .operation_mode = "normal";
defparam \FIFO_1|mem[2][6]~9 .output_mode = "comb_only";
defparam \FIFO_1|mem[2][6]~9 .register_cascade_mode = "off";
defparam \FIFO_1|mem[2][6]~9 .sum_lutc_input = "datac";
defparam \FIFO_1|mem[2][6]~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y4_N9
maxv_lcell \FIFO_1|mem[2][0] (
// Equation(s):
// \FIFO_1|data_out[0]~15  = (\FIFO_1|rd_ptr [1] & ((\FIFO_1|data_out[0]~14  & (\FIFO_1|mem[3][0]~regout )) # (!\FIFO_1|data_out[0]~14  & ((B2_mem[2][0]))))) # (!\FIFO_1|rd_ptr [1] & (((\FIFO_1|data_out[0]~14 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_1|rd_ptr [1]),
	.datab(\FIFO_1|mem[3][0]~regout ),
	.datac(\FIFO_1|mem~0 ),
	.datad(\FIFO_1|data_out[0]~14 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[2][6]~9_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|data_out[0]~15 ),
	.regout(\FIFO_1|mem[2][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[2][0] .lut_mask = "dda0";
defparam \FIFO_1|mem[2][0] .operation_mode = "normal";
defparam \FIFO_1|mem[2][0] .output_mode = "comb_only";
defparam \FIFO_1|mem[2][0] .register_cascade_mode = "off";
defparam \FIFO_1|mem[2][0] .sum_lutc_input = "qfbk";
defparam \FIFO_1|mem[2][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y4_N9
maxv_lcell \FIFO_1|data_out[0]~16 (
// Equation(s):
// \FIFO_1|data_out[0]~16_combout  = (\FIFO_1|rd_ptr [2] & ((\FIFO_1|rd_ptr [3]) # ((\FIFO_1|data_out[0]~13 )))) # (!\FIFO_1|rd_ptr [2] & (!\FIFO_1|rd_ptr [3] & ((\FIFO_1|data_out[0]~15 ))))

	.clk(gnd),
	.dataa(\FIFO_1|rd_ptr [2]),
	.datab(\FIFO_1|rd_ptr [3]),
	.datac(\FIFO_1|data_out[0]~13 ),
	.datad(\FIFO_1|data_out[0]~15 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|data_out[0]~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|data_out[0]~16 .lut_mask = "b9a8";
defparam \FIFO_1|data_out[0]~16 .operation_mode = "normal";
defparam \FIFO_1|data_out[0]~16 .output_mode = "comb_only";
defparam \FIFO_1|data_out[0]~16 .register_cascade_mode = "off";
defparam \FIFO_1|data_out[0]~16 .sum_lutc_input = "datac";
defparam \FIFO_1|data_out[0]~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N7
maxv_lcell \FIFO_1|mem[2][1] (
// Equation(s):
// \FIFO_1|mem~17  = (\resetn~combout  & (((\comb_3|data_out [1] & !\SYNCHRONIZER|soft_reset_1~regout ))))
// \FIFO_1|mem[2][1]~regout  = DFFEAS(\FIFO_1|mem~17 , GLOBAL(\clk~combout ), VCC, , \FIFO_1|mem[2][6]~9_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\resetn~combout ),
	.datab(vcc),
	.datac(\comb_3|data_out [1]),
	.datad(\SYNCHRONIZER|soft_reset_1~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_1|mem[2][6]~9_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|mem~17 ),
	.regout(\FIFO_1|mem[2][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[2][1] .lut_mask = "00a0";
defparam \FIFO_1|mem[2][1] .operation_mode = "normal";
defparam \FIFO_1|mem[2][1] .output_mode = "reg_and_comb";
defparam \FIFO_1|mem[2][1] .register_cascade_mode = "off";
defparam \FIFO_1|mem[2][1] .sum_lutc_input = "datac";
defparam \FIFO_1|mem[2][1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y3_N1
maxv_lcell \FIFO_1|mem[15][1] (
// Equation(s):
// \FIFO_1|mem[15][1]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_1|mem[15][5]~16_combout , \FIFO_1|mem~17 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_1|mem~17 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[15][5]~16_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_1|mem[15][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[15][1] .lut_mask = "0000";
defparam \FIFO_1|mem[15][1] .operation_mode = "normal";
defparam \FIFO_1|mem[15][1] .output_mode = "reg_only";
defparam \FIFO_1|mem[15][1] .register_cascade_mode = "off";
defparam \FIFO_1|mem[15][1] .sum_lutc_input = "datac";
defparam \FIFO_1|mem[15][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y4_N0
maxv_lcell \FIFO_1|mem[3][1] (
// Equation(s):
// \FIFO_1|mem[3][1]~regout  = DFFEAS((((\FIFO_1|mem~17 ))), GLOBAL(\clk~combout ), VCC, , \FIFO_1|mem[3][7]~12_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_1|mem~17 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_1|mem[3][7]~12_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_1|mem[3][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[3][1] .lut_mask = "ff00";
defparam \FIFO_1|mem[3][1] .operation_mode = "normal";
defparam \FIFO_1|mem[3][1] .output_mode = "reg_only";
defparam \FIFO_1|mem[3][1] .register_cascade_mode = "off";
defparam \FIFO_1|mem[3][1] .sum_lutc_input = "datac";
defparam \FIFO_1|mem[3][1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N3
maxv_lcell \FIFO_1|mem[7][1] (
// Equation(s):
// \FIFO_1|data_out[1]~29  = (\FIFO_1|rd_ptr [2] & (((B2_mem[7][1]) # (\FIFO_1|rd_ptr [3])))) # (!\FIFO_1|rd_ptr [2] & (\FIFO_1|mem[3][1]~regout  & ((!\FIFO_1|rd_ptr [3]))))

	.clk(\clk~combout ),
	.dataa(\FIFO_1|mem[3][1]~regout ),
	.datab(\FIFO_1|rd_ptr [2]),
	.datac(\FIFO_1|mem~17 ),
	.datad(\FIFO_1|rd_ptr [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[7][7]~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|data_out[1]~29 ),
	.regout(\FIFO_1|mem[7][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[7][1] .lut_mask = "cce2";
defparam \FIFO_1|mem[7][1] .operation_mode = "normal";
defparam \FIFO_1|mem[7][1] .output_mode = "comb_only";
defparam \FIFO_1|mem[7][1] .register_cascade_mode = "off";
defparam \FIFO_1|mem[7][1] .sum_lutc_input = "qfbk";
defparam \FIFO_1|mem[7][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y5_N9
maxv_lcell \FIFO_1|mem[11][1] (
// Equation(s):
// \FIFO_1|data_out[1]~30  = (\FIFO_1|rd_ptr [3] & ((\FIFO_1|data_out[1]~29  & (\FIFO_1|mem[15][1]~regout )) # (!\FIFO_1|data_out[1]~29  & ((B2_mem[11][1]))))) # (!\FIFO_1|rd_ptr [3] & (((\FIFO_1|data_out[1]~29 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_1|mem[15][1]~regout ),
	.datab(\FIFO_1|rd_ptr [3]),
	.datac(\FIFO_1|mem~17 ),
	.datad(\FIFO_1|data_out[1]~29 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[11][6]~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|data_out[1]~30 ),
	.regout(\FIFO_1|mem[11][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[11][1] .lut_mask = "bbc0";
defparam \FIFO_1|mem[11][1] .operation_mode = "normal";
defparam \FIFO_1|mem[11][1] .output_mode = "comb_only";
defparam \FIFO_1|mem[11][1] .register_cascade_mode = "off";
defparam \FIFO_1|mem[11][1] .sum_lutc_input = "qfbk";
defparam \FIFO_1|mem[11][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y6_N2
maxv_lcell \FIFO_1|mem[13][1] (
// Equation(s):
// \FIFO_1|mem[13][1]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_1|mem[13][1]~13_combout , \FIFO_1|mem~17 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_1|mem~17 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[13][1]~13_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_1|mem[13][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[13][1] .lut_mask = "0000";
defparam \FIFO_1|mem[13][1] .operation_mode = "normal";
defparam \FIFO_1|mem[13][1] .output_mode = "reg_only";
defparam \FIFO_1|mem[13][1] .register_cascade_mode = "off";
defparam \FIFO_1|mem[13][1] .sum_lutc_input = "datac";
defparam \FIFO_1|mem[13][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y6_N0
maxv_lcell \FIFO_1|mem[1][1] (
// Equation(s):
// \FIFO_1|mem[1][1]~regout  = DFFEAS((((\FIFO_1|mem~17 ))), GLOBAL(\clk~combout ), VCC, , \FIFO_1|mem[1][2]~10_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_1|mem~17 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_1|mem[1][2]~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_1|mem[1][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[1][1] .lut_mask = "ff00";
defparam \FIFO_1|mem[1][1] .operation_mode = "normal";
defparam \FIFO_1|mem[1][1] .output_mode = "reg_only";
defparam \FIFO_1|mem[1][1] .register_cascade_mode = "off";
defparam \FIFO_1|mem[1][1] .sum_lutc_input = "datac";
defparam \FIFO_1|mem[1][1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N9
maxv_lcell \FIFO_1|mem[5][1] (
// Equation(s):
// \FIFO_1|data_out[1]~24  = (\FIFO_1|rd_ptr [3] & (((\FIFO_1|rd_ptr [2])))) # (!\FIFO_1|rd_ptr [3] & ((\FIFO_1|rd_ptr [2] & ((B2_mem[5][1]))) # (!\FIFO_1|rd_ptr [2] & (\FIFO_1|mem[1][1]~regout ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_1|mem[1][1]~regout ),
	.datab(\FIFO_1|rd_ptr [3]),
	.datac(\FIFO_1|mem~17 ),
	.datad(\FIFO_1|rd_ptr [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[5][1]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|data_out[1]~24 ),
	.regout(\FIFO_1|mem[5][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[5][1] .lut_mask = "fc22";
defparam \FIFO_1|mem[5][1] .operation_mode = "normal";
defparam \FIFO_1|mem[5][1] .output_mode = "comb_only";
defparam \FIFO_1|mem[5][1] .register_cascade_mode = "off";
defparam \FIFO_1|mem[5][1] .sum_lutc_input = "qfbk";
defparam \FIFO_1|mem[5][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y5_N2
maxv_lcell \FIFO_1|mem[9][1] (
// Equation(s):
// \FIFO_1|data_out[1]~25  = (\FIFO_1|data_out[1]~24  & ((\FIFO_1|mem[13][1]~regout ) # ((!\FIFO_1|rd_ptr [3])))) # (!\FIFO_1|data_out[1]~24  & (((B2_mem[9][1] & \FIFO_1|rd_ptr [3]))))

	.clk(\clk~combout ),
	.dataa(\FIFO_1|mem[13][1]~regout ),
	.datab(\FIFO_1|data_out[1]~24 ),
	.datac(\FIFO_1|mem~17 ),
	.datad(\FIFO_1|rd_ptr [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[9][7]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|data_out[1]~25 ),
	.regout(\FIFO_1|mem[9][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[9][1] .lut_mask = "b8cc";
defparam \FIFO_1|mem[9][1] .operation_mode = "normal";
defparam \FIFO_1|mem[9][1] .output_mode = "comb_only";
defparam \FIFO_1|mem[9][1] .register_cascade_mode = "off";
defparam \FIFO_1|mem[9][1] .sum_lutc_input = "qfbk";
defparam \FIFO_1|mem[9][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y6_N9
maxv_lcell \FIFO_1|mem[12][1] (
// Equation(s):
// \FIFO_1|mem[12][1]~regout  = DFFEAS((((\FIFO_1|mem~17 ))), GLOBAL(\clk~combout ), VCC, , \FIFO_1|mem[12][8]~15_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_1|mem~17 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_1|mem[12][8]~15_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_1|mem[12][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[12][1] .lut_mask = "ff00";
defparam \FIFO_1|mem[12][1] .operation_mode = "normal";
defparam \FIFO_1|mem[12][1] .output_mode = "reg_only";
defparam \FIFO_1|mem[12][1] .register_cascade_mode = "off";
defparam \FIFO_1|mem[12][1] .sum_lutc_input = "datac";
defparam \FIFO_1|mem[12][1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N2
maxv_lcell \FIFO_1|mem[0][1] (
// Equation(s):
// \FIFO_1|mem[0][1]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_1|mem[0][0]~11_combout , \FIFO_1|mem~17 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_1|mem~17 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[0][0]~11_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_1|mem[0][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[0][1] .lut_mask = "0000";
defparam \FIFO_1|mem[0][1] .operation_mode = "normal";
defparam \FIFO_1|mem[0][1] .output_mode = "reg_only";
defparam \FIFO_1|mem[0][1] .register_cascade_mode = "off";
defparam \FIFO_1|mem[0][1] .sum_lutc_input = "datac";
defparam \FIFO_1|mem[0][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y5_N0
maxv_lcell \FIFO_1|mem[8][1] (
// Equation(s):
// \FIFO_1|data_out[1]~26  = (\FIFO_1|rd_ptr [2] & (((\FIFO_1|rd_ptr [3])))) # (!\FIFO_1|rd_ptr [2] & ((\FIFO_1|rd_ptr [3] & ((B2_mem[8][1]))) # (!\FIFO_1|rd_ptr [3] & (\FIFO_1|mem[0][1]~regout ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_1|mem[0][1]~regout ),
	.datab(\FIFO_1|rd_ptr [2]),
	.datac(\FIFO_1|mem~17 ),
	.datad(\FIFO_1|rd_ptr [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[8][2]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|data_out[1]~26 ),
	.regout(\FIFO_1|mem[8][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[8][1] .lut_mask = "fc22";
defparam \FIFO_1|mem[8][1] .operation_mode = "normal";
defparam \FIFO_1|mem[8][1] .output_mode = "comb_only";
defparam \FIFO_1|mem[8][1] .register_cascade_mode = "off";
defparam \FIFO_1|mem[8][1] .sum_lutc_input = "qfbk";
defparam \FIFO_1|mem[8][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y5_N7
maxv_lcell \FIFO_1|mem[4][1] (
// Equation(s):
// \FIFO_1|data_out[1]~27  = (\FIFO_1|data_out[1]~26  & ((\FIFO_1|mem[12][1]~regout ) # ((!\FIFO_1|rd_ptr [2])))) # (!\FIFO_1|data_out[1]~26  & (((B2_mem[4][1] & \FIFO_1|rd_ptr [2]))))

	.clk(\clk~combout ),
	.dataa(\FIFO_1|mem[12][1]~regout ),
	.datab(\FIFO_1|data_out[1]~26 ),
	.datac(\FIFO_1|mem~17 ),
	.datad(\FIFO_1|rd_ptr [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[4][0]~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|data_out[1]~27 ),
	.regout(\FIFO_1|mem[4][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[4][1] .lut_mask = "b8cc";
defparam \FIFO_1|mem[4][1] .operation_mode = "normal";
defparam \FIFO_1|mem[4][1] .output_mode = "comb_only";
defparam \FIFO_1|mem[4][1] .register_cascade_mode = "off";
defparam \FIFO_1|mem[4][1] .sum_lutc_input = "qfbk";
defparam \FIFO_1|mem[4][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N0
maxv_lcell \FIFO_1|data_out[1]~28 (
// Equation(s):
// \FIFO_1|data_out[1]~28_combout  = (\FIFO_1|rd_ptr [1] & (((\FIFO_1|rd_ptr [0])))) # (!\FIFO_1|rd_ptr [1] & ((\FIFO_1|rd_ptr [0] & (\FIFO_1|data_out[1]~25 )) # (!\FIFO_1|rd_ptr [0] & ((\FIFO_1|data_out[1]~27 )))))

	.clk(gnd),
	.dataa(\FIFO_1|data_out[1]~25 ),
	.datab(\FIFO_1|data_out[1]~27 ),
	.datac(\FIFO_1|rd_ptr [1]),
	.datad(\FIFO_1|rd_ptr [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|data_out[1]~28_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|data_out[1]~28 .lut_mask = "fa0c";
defparam \FIFO_1|data_out[1]~28 .operation_mode = "normal";
defparam \FIFO_1|data_out[1]~28 .output_mode = "comb_only";
defparam \FIFO_1|data_out[1]~28 .register_cascade_mode = "off";
defparam \FIFO_1|data_out[1]~28 .sum_lutc_input = "datac";
defparam \FIFO_1|data_out[1]~28 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y3_N7
maxv_lcell \FIFO_1|mem[14][1] (
// Equation(s):
// \FIFO_1|mem[14][1]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_1|mem[14][0]~14_combout , \FIFO_1|mem~17 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_1|mem~17 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[14][0]~14_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_1|mem[14][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[14][1] .lut_mask = "0000";
defparam \FIFO_1|mem[14][1] .operation_mode = "normal";
defparam \FIFO_1|mem[14][1] .output_mode = "reg_only";
defparam \FIFO_1|mem[14][1] .register_cascade_mode = "off";
defparam \FIFO_1|mem[14][1] .sum_lutc_input = "datac";
defparam \FIFO_1|mem[14][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y4_N5
maxv_lcell \FIFO_1|mem[10][1] (
// Equation(s):
// \FIFO_1|data_out[1]~22  = (\FIFO_1|rd_ptr [2] & (\FIFO_1|rd_ptr [3])) # (!\FIFO_1|rd_ptr [2] & ((\FIFO_1|rd_ptr [3] & (B2_mem[10][1])) # (!\FIFO_1|rd_ptr [3] & ((\FIFO_1|mem[2][1]~regout )))))

	.clk(\clk~combout ),
	.dataa(\FIFO_1|rd_ptr [2]),
	.datab(\FIFO_1|rd_ptr [3]),
	.datac(\FIFO_1|mem~17 ),
	.datad(\FIFO_1|mem[2][1]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[10][8]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|data_out[1]~22 ),
	.regout(\FIFO_1|mem[10][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[10][1] .lut_mask = "d9c8";
defparam \FIFO_1|mem[10][1] .operation_mode = "normal";
defparam \FIFO_1|mem[10][1] .output_mode = "comb_only";
defparam \FIFO_1|mem[10][1] .register_cascade_mode = "off";
defparam \FIFO_1|mem[10][1] .sum_lutc_input = "qfbk";
defparam \FIFO_1|mem[10][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y5_N4
maxv_lcell \FIFO_1|mem[6][1] (
// Equation(s):
// \FIFO_1|data_out[1]~23  = (\FIFO_1|rd_ptr [2] & ((\FIFO_1|data_out[1]~22  & (\FIFO_1|mem[14][1]~regout )) # (!\FIFO_1|data_out[1]~22  & ((B2_mem[6][1]))))) # (!\FIFO_1|rd_ptr [2] & (((\FIFO_1|data_out[1]~22 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_1|mem[14][1]~regout ),
	.datab(\FIFO_1|rd_ptr [2]),
	.datac(\FIFO_1|mem~17 ),
	.datad(\FIFO_1|data_out[1]~22 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[6][4]~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|data_out[1]~23 ),
	.regout(\FIFO_1|mem[6][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[6][1] .lut_mask = "bbc0";
defparam \FIFO_1|mem[6][1] .operation_mode = "normal";
defparam \FIFO_1|mem[6][1] .output_mode = "comb_only";
defparam \FIFO_1|mem[6][1] .register_cascade_mode = "off";
defparam \FIFO_1|mem[6][1] .sum_lutc_input = "qfbk";
defparam \FIFO_1|mem[6][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N8
maxv_lcell \FIFO_1|data_out[1]~reg0 (
// Equation(s):
// \FIFO_1|data_out[1]~reg0_regout  = DFFEAS((\FIFO_1|data_out[1]~28_combout  & ((\FIFO_1|data_out[1]~30 ) # ((!\FIFO_1|rd_ptr [1])))) # (!\FIFO_1|data_out[1]~28_combout  & (((\FIFO_1|rd_ptr [1] & \FIFO_1|data_out[1]~23 )))), GLOBAL(\clk~combout ), VCC, , 
// \FIFO_1|data_out[7]~20_combout , , , !\resetn~combout , )

	.clk(\clk~combout ),
	.dataa(\FIFO_1|data_out[1]~30 ),
	.datab(\FIFO_1|data_out[1]~28_combout ),
	.datac(\FIFO_1|rd_ptr [1]),
	.datad(\FIFO_1|data_out[1]~23 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\resetn~combout ),
	.sload(gnd),
	.ena(\FIFO_1|data_out[7]~20_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_1|data_out[1]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|data_out[1]~reg0 .lut_mask = "bc8c";
defparam \FIFO_1|data_out[1]~reg0 .operation_mode = "normal";
defparam \FIFO_1|data_out[1]~reg0 .output_mode = "reg_only";
defparam \FIFO_1|data_out[1]~reg0 .register_cascade_mode = "off";
defparam \FIFO_1|data_out[1]~reg0 .sum_lutc_input = "datac";
defparam \FIFO_1|data_out[1]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y6_N5
maxv_lcell \FIFO_1|mem[2][5] (
// Equation(s):
// \FIFO_1|mem~21  = (\resetn~combout  & (!\SYNCHRONIZER|soft_reset_1~regout  & ((\comb_3|data_out [5]))))
// \FIFO_1|mem[2][5]~regout  = DFFEAS(\FIFO_1|mem~21 , GLOBAL(\clk~combout ), VCC, , \FIFO_1|mem[2][6]~9_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\resetn~combout ),
	.datab(\SYNCHRONIZER|soft_reset_1~regout ),
	.datac(vcc),
	.datad(\comb_3|data_out [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_1|mem[2][6]~9_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|mem~21 ),
	.regout(\FIFO_1|mem[2][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[2][5] .lut_mask = "2200";
defparam \FIFO_1|mem[2][5] .operation_mode = "normal";
defparam \FIFO_1|mem[2][5] .output_mode = "reg_and_comb";
defparam \FIFO_1|mem[2][5] .register_cascade_mode = "off";
defparam \FIFO_1|mem[2][5] .sum_lutc_input = "datac";
defparam \FIFO_1|mem[2][5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y3_N9
maxv_lcell \FIFO_1|mem[14][5] (
// Equation(s):
// \FIFO_1|mem[14][5]~regout  = DFFEAS((((\FIFO_1|mem~21 ))), GLOBAL(\clk~combout ), VCC, , \FIFO_1|mem[14][0]~14_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_1|mem~21 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_1|mem[14][0]~14_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_1|mem[14][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[14][5] .lut_mask = "ff00";
defparam \FIFO_1|mem[14][5] .operation_mode = "normal";
defparam \FIFO_1|mem[14][5] .output_mode = "reg_only";
defparam \FIFO_1|mem[14][5] .register_cascade_mode = "off";
defparam \FIFO_1|mem[14][5] .sum_lutc_input = "datac";
defparam \FIFO_1|mem[14][5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N8
maxv_lcell \FIFO_1|mem[10][5] (
// Equation(s):
// \FIFO_1|Mux3~0  = (\FIFO_1|rd_ptr [3] & ((\FIFO_1|rd_ptr [2]) # ((B2_mem[10][5])))) # (!\FIFO_1|rd_ptr [3] & (!\FIFO_1|rd_ptr [2] & ((\FIFO_1|mem[2][5]~regout ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_1|rd_ptr [3]),
	.datab(\FIFO_1|rd_ptr [2]),
	.datac(\FIFO_1|mem~21 ),
	.datad(\FIFO_1|mem[2][5]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[10][8]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|Mux3~0 ),
	.regout(\FIFO_1|mem[10][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[10][5] .lut_mask = "b9a8";
defparam \FIFO_1|mem[10][5] .operation_mode = "normal";
defparam \FIFO_1|mem[10][5] .output_mode = "comb_only";
defparam \FIFO_1|mem[10][5] .register_cascade_mode = "off";
defparam \FIFO_1|mem[10][5] .sum_lutc_input = "qfbk";
defparam \FIFO_1|mem[10][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y5_N5
maxv_lcell \FIFO_1|mem[6][5] (
// Equation(s):
// \FIFO_1|Mux3~1  = (\FIFO_1|rd_ptr [2] & ((\FIFO_1|Mux3~0  & (\FIFO_1|mem[14][5]~regout )) # (!\FIFO_1|Mux3~0  & ((B2_mem[6][5]))))) # (!\FIFO_1|rd_ptr [2] & (((\FIFO_1|Mux3~0 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_1|mem[14][5]~regout ),
	.datab(\FIFO_1|rd_ptr [2]),
	.datac(\FIFO_1|mem~21 ),
	.datad(\FIFO_1|Mux3~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[6][4]~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|Mux3~1 ),
	.regout(\FIFO_1|mem[6][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[6][5] .lut_mask = "bbc0";
defparam \FIFO_1|mem[6][5] .operation_mode = "normal";
defparam \FIFO_1|mem[6][5] .output_mode = "comb_only";
defparam \FIFO_1|mem[6][5] .register_cascade_mode = "off";
defparam \FIFO_1|mem[6][5] .sum_lutc_input = "qfbk";
defparam \FIFO_1|mem[6][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y3_N3
maxv_lcell \FIFO_1|mem[15][5] (
// Equation(s):
// \FIFO_1|mem[15][5]~regout  = DFFEAS((((\FIFO_1|mem~21 ))), GLOBAL(\clk~combout ), VCC, , \FIFO_1|mem[15][5]~16_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_1|mem~21 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_1|mem[15][5]~16_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_1|mem[15][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[15][5] .lut_mask = "ff00";
defparam \FIFO_1|mem[15][5] .operation_mode = "normal";
defparam \FIFO_1|mem[15][5] .output_mode = "reg_only";
defparam \FIFO_1|mem[15][5] .register_cascade_mode = "off";
defparam \FIFO_1|mem[15][5] .sum_lutc_input = "datac";
defparam \FIFO_1|mem[15][5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y4_N1
maxv_lcell \FIFO_1|mem[3][5] (
// Equation(s):
// \FIFO_1|mem[3][5]~regout  = DFFEAS((((\FIFO_1|mem~21 ))), GLOBAL(\clk~combout ), VCC, , \FIFO_1|mem[3][7]~12_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_1|mem~21 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_1|mem[3][7]~12_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_1|mem[3][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[3][5] .lut_mask = "ff00";
defparam \FIFO_1|mem[3][5] .operation_mode = "normal";
defparam \FIFO_1|mem[3][5] .output_mode = "reg_only";
defparam \FIFO_1|mem[3][5] .register_cascade_mode = "off";
defparam \FIFO_1|mem[3][5] .sum_lutc_input = "datac";
defparam \FIFO_1|mem[3][5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N4
maxv_lcell \FIFO_1|mem[7][5] (
// Equation(s):
// \FIFO_1|Mux3~7  = (\FIFO_1|rd_ptr [3] & (((\FIFO_1|rd_ptr [2])))) # (!\FIFO_1|rd_ptr [3] & ((\FIFO_1|rd_ptr [2] & ((B2_mem[7][5]))) # (!\FIFO_1|rd_ptr [2] & (\FIFO_1|mem[3][5]~regout ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_1|mem[3][5]~regout ),
	.datab(\FIFO_1|rd_ptr [3]),
	.datac(\FIFO_1|mem~21 ),
	.datad(\FIFO_1|rd_ptr [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[7][7]~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|Mux3~7 ),
	.regout(\FIFO_1|mem[7][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[7][5] .lut_mask = "fc22";
defparam \FIFO_1|mem[7][5] .operation_mode = "normal";
defparam \FIFO_1|mem[7][5] .output_mode = "comb_only";
defparam \FIFO_1|mem[7][5] .register_cascade_mode = "off";
defparam \FIFO_1|mem[7][5] .sum_lutc_input = "qfbk";
defparam \FIFO_1|mem[7][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y5_N5
maxv_lcell \FIFO_1|mem[11][5] (
// Equation(s):
// \FIFO_1|Mux3~8  = (\FIFO_1|rd_ptr [3] & ((\FIFO_1|Mux3~7  & (\FIFO_1|mem[15][5]~regout )) # (!\FIFO_1|Mux3~7  & ((B2_mem[11][5]))))) # (!\FIFO_1|rd_ptr [3] & (((\FIFO_1|Mux3~7 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_1|mem[15][5]~regout ),
	.datab(\FIFO_1|rd_ptr [3]),
	.datac(\FIFO_1|mem~21 ),
	.datad(\FIFO_1|Mux3~7 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[11][6]~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|Mux3~8 ),
	.regout(\FIFO_1|mem[11][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[11][5] .lut_mask = "bbc0";
defparam \FIFO_1|mem[11][5] .operation_mode = "normal";
defparam \FIFO_1|mem[11][5] .output_mode = "comb_only";
defparam \FIFO_1|mem[11][5] .register_cascade_mode = "off";
defparam \FIFO_1|mem[11][5] .sum_lutc_input = "qfbk";
defparam \FIFO_1|mem[11][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y6_N3
maxv_lcell \FIFO_1|mem[13][5] (
// Equation(s):
// \FIFO_1|mem[13][5]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_1|mem[13][1]~13_combout , \FIFO_1|mem~21 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_1|mem~21 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[13][1]~13_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_1|mem[13][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[13][5] .lut_mask = "0000";
defparam \FIFO_1|mem[13][5] .operation_mode = "normal";
defparam \FIFO_1|mem[13][5] .output_mode = "reg_only";
defparam \FIFO_1|mem[13][5] .register_cascade_mode = "off";
defparam \FIFO_1|mem[13][5] .sum_lutc_input = "datac";
defparam \FIFO_1|mem[13][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y6_N8
maxv_lcell \FIFO_1|mem[1][5] (
// Equation(s):
// \FIFO_1|mem[1][5]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_1|mem[1][2]~10_combout , \FIFO_1|mem~21 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_1|mem~21 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[1][2]~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_1|mem[1][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[1][5] .lut_mask = "0000";
defparam \FIFO_1|mem[1][5] .operation_mode = "normal";
defparam \FIFO_1|mem[1][5] .output_mode = "reg_only";
defparam \FIFO_1|mem[1][5] .register_cascade_mode = "off";
defparam \FIFO_1|mem[1][5] .sum_lutc_input = "datac";
defparam \FIFO_1|mem[1][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y5_N0
maxv_lcell \FIFO_1|mem[5][5] (
// Equation(s):
// \FIFO_1|Mux3~2  = (\FIFO_1|rd_ptr [3] & (\FIFO_1|rd_ptr [2])) # (!\FIFO_1|rd_ptr [3] & ((\FIFO_1|rd_ptr [2] & (B2_mem[5][5])) # (!\FIFO_1|rd_ptr [2] & ((\FIFO_1|mem[1][5]~regout )))))

	.clk(\clk~combout ),
	.dataa(\FIFO_1|rd_ptr [3]),
	.datab(\FIFO_1|rd_ptr [2]),
	.datac(\FIFO_1|mem~21 ),
	.datad(\FIFO_1|mem[1][5]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[5][1]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|Mux3~2 ),
	.regout(\FIFO_1|mem[5][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[5][5] .lut_mask = "d9c8";
defparam \FIFO_1|mem[5][5] .operation_mode = "normal";
defparam \FIFO_1|mem[5][5] .output_mode = "comb_only";
defparam \FIFO_1|mem[5][5] .register_cascade_mode = "off";
defparam \FIFO_1|mem[5][5] .sum_lutc_input = "qfbk";
defparam \FIFO_1|mem[5][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y5_N1
maxv_lcell \FIFO_1|mem[9][5] (
// Equation(s):
// \FIFO_1|Mux3~3  = (\FIFO_1|rd_ptr [3] & ((\FIFO_1|Mux3~2  & (\FIFO_1|mem[13][5]~regout )) # (!\FIFO_1|Mux3~2  & ((B2_mem[9][5]))))) # (!\FIFO_1|rd_ptr [3] & (((\FIFO_1|Mux3~2 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_1|rd_ptr [3]),
	.datab(\FIFO_1|mem[13][5]~regout ),
	.datac(\FIFO_1|mem~21 ),
	.datad(\FIFO_1|Mux3~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[9][7]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|Mux3~3 ),
	.regout(\FIFO_1|mem[9][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[9][5] .lut_mask = "dda0";
defparam \FIFO_1|mem[9][5] .operation_mode = "normal";
defparam \FIFO_1|mem[9][5] .output_mode = "comb_only";
defparam \FIFO_1|mem[9][5] .register_cascade_mode = "off";
defparam \FIFO_1|mem[9][5] .sum_lutc_input = "qfbk";
defparam \FIFO_1|mem[9][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y6_N7
maxv_lcell \FIFO_1|mem[12][5] (
// Equation(s):
// \FIFO_1|mem[12][5]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_1|mem[12][8]~15_combout , \FIFO_1|mem~21 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_1|mem~21 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[12][8]~15_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_1|mem[12][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[12][5] .lut_mask = "0000";
defparam \FIFO_1|mem[12][5] .operation_mode = "normal";
defparam \FIFO_1|mem[12][5] .output_mode = "reg_only";
defparam \FIFO_1|mem[12][5] .register_cascade_mode = "off";
defparam \FIFO_1|mem[12][5] .sum_lutc_input = "datac";
defparam \FIFO_1|mem[12][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y6_N6
maxv_lcell \FIFO_1|mem[0][5] (
// Equation(s):
// \FIFO_1|mem[0][5]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_1|mem[0][0]~11_combout , \FIFO_1|mem~21 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_1|mem~21 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[0][0]~11_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_1|mem[0][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[0][5] .lut_mask = "0000";
defparam \FIFO_1|mem[0][5] .operation_mode = "normal";
defparam \FIFO_1|mem[0][5] .output_mode = "reg_only";
defparam \FIFO_1|mem[0][5] .register_cascade_mode = "off";
defparam \FIFO_1|mem[0][5] .sum_lutc_input = "datac";
defparam \FIFO_1|mem[0][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y5_N3
maxv_lcell \FIFO_1|mem[8][5] (
// Equation(s):
// \FIFO_1|Mux3~4  = (\FIFO_1|rd_ptr [3] & ((\FIFO_1|rd_ptr [2]) # ((B2_mem[8][5])))) # (!\FIFO_1|rd_ptr [3] & (!\FIFO_1|rd_ptr [2] & ((\FIFO_1|mem[0][5]~regout ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_1|rd_ptr [3]),
	.datab(\FIFO_1|rd_ptr [2]),
	.datac(\FIFO_1|mem~21 ),
	.datad(\FIFO_1|mem[0][5]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[8][2]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|Mux3~4 ),
	.regout(\FIFO_1|mem[8][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[8][5] .lut_mask = "b9a8";
defparam \FIFO_1|mem[8][5] .operation_mode = "normal";
defparam \FIFO_1|mem[8][5] .output_mode = "comb_only";
defparam \FIFO_1|mem[8][5] .register_cascade_mode = "off";
defparam \FIFO_1|mem[8][5] .sum_lutc_input = "qfbk";
defparam \FIFO_1|mem[8][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y5_N4
maxv_lcell \FIFO_1|mem[4][5] (
// Equation(s):
// \FIFO_1|Mux3~5  = (\FIFO_1|rd_ptr [2] & ((\FIFO_1|Mux3~4  & (\FIFO_1|mem[12][5]~regout )) # (!\FIFO_1|Mux3~4  & ((B2_mem[4][5]))))) # (!\FIFO_1|rd_ptr [2] & (((\FIFO_1|Mux3~4 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_1|mem[12][5]~regout ),
	.datab(\FIFO_1|rd_ptr [2]),
	.datac(\FIFO_1|mem~21 ),
	.datad(\FIFO_1|Mux3~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[4][0]~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|Mux3~5 ),
	.regout(\FIFO_1|mem[4][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[4][5] .lut_mask = "bbc0";
defparam \FIFO_1|mem[4][5] .operation_mode = "normal";
defparam \FIFO_1|mem[4][5] .output_mode = "comb_only";
defparam \FIFO_1|mem[4][5] .register_cascade_mode = "off";
defparam \FIFO_1|mem[4][5] .sum_lutc_input = "qfbk";
defparam \FIFO_1|mem[4][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y5_N5
maxv_lcell \FIFO_1|Mux3~6 (
// Equation(s):
// \FIFO_1|Mux3~6_combout  = (\FIFO_1|rd_ptr [1] & (\FIFO_1|rd_ptr [0])) # (!\FIFO_1|rd_ptr [1] & ((\FIFO_1|rd_ptr [0] & (\FIFO_1|Mux3~3 )) # (!\FIFO_1|rd_ptr [0] & ((\FIFO_1|Mux3~5 )))))

	.clk(gnd),
	.dataa(\FIFO_1|rd_ptr [1]),
	.datab(\FIFO_1|rd_ptr [0]),
	.datac(\FIFO_1|Mux3~3 ),
	.datad(\FIFO_1|Mux3~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|Mux3~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|Mux3~6 .lut_mask = "d9c8";
defparam \FIFO_1|Mux3~6 .operation_mode = "normal";
defparam \FIFO_1|Mux3~6 .output_mode = "comb_only";
defparam \FIFO_1|Mux3~6 .register_cascade_mode = "off";
defparam \FIFO_1|Mux3~6 .sum_lutc_input = "datac";
defparam \FIFO_1|Mux3~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N6
maxv_lcell \FIFO_1|Mux3~9 (
// Equation(s):
// \FIFO_1|Mux3~9_combout  = (\FIFO_1|rd_ptr [1] & ((\FIFO_1|Mux3~6_combout  & ((\FIFO_1|Mux3~8 ))) # (!\FIFO_1|Mux3~6_combout  & (\FIFO_1|Mux3~1 )))) # (!\FIFO_1|rd_ptr [1] & (((\FIFO_1|Mux3~6_combout ))))

	.clk(gnd),
	.dataa(\FIFO_1|rd_ptr [1]),
	.datab(\FIFO_1|Mux3~1 ),
	.datac(\FIFO_1|Mux3~8 ),
	.datad(\FIFO_1|Mux3~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|Mux3~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|Mux3~9 .lut_mask = "f588";
defparam \FIFO_1|Mux3~9 .operation_mode = "normal";
defparam \FIFO_1|Mux3~9 .output_mode = "comb_only";
defparam \FIFO_1|Mux3~9 .register_cascade_mode = "off";
defparam \FIFO_1|Mux3~9 .sum_lutc_input = "datac";
defparam \FIFO_1|Mux3~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N4
maxv_lcell \FIFO_1|data_out[5]~reg0 (
// Equation(s):
// \FIFO_1|data_out[5]~reg0_regout  = DFFEAS((\resetn~combout  & (((\FIFO_1|Mux3~9_combout )))), GLOBAL(\clk~combout ), VCC, , \FIFO_1|data_out[7]~20_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\resetn~combout ),
	.datab(vcc),
	.datac(\FIFO_1|Mux3~9_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_1|data_out[7]~20_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_1|data_out[5]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|data_out[5]~reg0 .lut_mask = "a0a0";
defparam \FIFO_1|data_out[5]~reg0 .operation_mode = "normal";
defparam \FIFO_1|data_out[5]~reg0 .output_mode = "reg_only";
defparam \FIFO_1|data_out[5]~reg0 .register_cascade_mode = "off";
defparam \FIFO_1|data_out[5]~reg0 .sum_lutc_input = "datac";
defparam \FIFO_1|data_out[5]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N2
maxv_lcell \FIFO_1|mem[4][6] (
// Equation(s):
// \FIFO_1|mem~22  = (!\SYNCHRONIZER|soft_reset_1~regout  & (\comb_3|data_out [6] & ((\resetn~combout ))))
// \FIFO_1|mem[4][6]~regout  = DFFEAS(\FIFO_1|mem~22 , GLOBAL(\clk~combout ), VCC, , \FIFO_1|mem[4][0]~7_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\SYNCHRONIZER|soft_reset_1~regout ),
	.datab(\comb_3|data_out [6]),
	.datac(vcc),
	.datad(\resetn~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_1|mem[4][0]~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|mem~22 ),
	.regout(\FIFO_1|mem[4][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[4][6] .lut_mask = "4400";
defparam \FIFO_1|mem[4][6] .operation_mode = "normal";
defparam \FIFO_1|mem[4][6] .output_mode = "reg_and_comb";
defparam \FIFO_1|mem[4][6] .register_cascade_mode = "off";
defparam \FIFO_1|mem[4][6] .sum_lutc_input = "datac";
defparam \FIFO_1|mem[4][6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y3_N4
maxv_lcell \FIFO_1|mem[15][6] (
// Equation(s):
// \FIFO_1|mem[15][6]~regout  = DFFEAS((((\FIFO_1|mem~22 ))), GLOBAL(\clk~combout ), VCC, , \FIFO_1|mem[15][5]~16_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_1|mem~22 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_1|mem[15][5]~16_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_1|mem[15][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[15][6] .lut_mask = "ff00";
defparam \FIFO_1|mem[15][6] .operation_mode = "normal";
defparam \FIFO_1|mem[15][6] .output_mode = "reg_only";
defparam \FIFO_1|mem[15][6] .register_cascade_mode = "off";
defparam \FIFO_1|mem[15][6] .sum_lutc_input = "datac";
defparam \FIFO_1|mem[15][6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y3_N3
maxv_lcell \FIFO_1|mem[12][6] (
// Equation(s):
// \FIFO_1|mem[12][6]~regout  = DFFEAS((((\FIFO_1|mem~22 ))), GLOBAL(\clk~combout ), VCC, , \FIFO_1|mem[12][8]~15_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_1|mem~22 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_1|mem[12][8]~15_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_1|mem[12][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[12][6] .lut_mask = "ff00";
defparam \FIFO_1|mem[12][6] .operation_mode = "normal";
defparam \FIFO_1|mem[12][6] .output_mode = "reg_only";
defparam \FIFO_1|mem[12][6] .register_cascade_mode = "off";
defparam \FIFO_1|mem[12][6] .sum_lutc_input = "datac";
defparam \FIFO_1|mem[12][6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y3_N4
maxv_lcell \FIFO_1|mem[13][6] (
// Equation(s):
// \FIFO_1|Mux2~7  = (\FIFO_1|rd_ptr [0] & (((B2_mem[13][6]) # (\FIFO_1|rd_ptr [1])))) # (!\FIFO_1|rd_ptr [0] & (\FIFO_1|mem[12][6]~regout  & ((!\FIFO_1|rd_ptr [1]))))

	.clk(\clk~combout ),
	.dataa(\FIFO_1|rd_ptr [0]),
	.datab(\FIFO_1|mem[12][6]~regout ),
	.datac(\FIFO_1|mem~22 ),
	.datad(\FIFO_1|rd_ptr [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[13][1]~13_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|Mux2~7 ),
	.regout(\FIFO_1|mem[13][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[13][6] .lut_mask = "aae4";
defparam \FIFO_1|mem[13][6] .operation_mode = "normal";
defparam \FIFO_1|mem[13][6] .output_mode = "comb_only";
defparam \FIFO_1|mem[13][6] .register_cascade_mode = "off";
defparam \FIFO_1|mem[13][6] .sum_lutc_input = "qfbk";
defparam \FIFO_1|mem[13][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y3_N5
maxv_lcell \FIFO_1|mem[14][6] (
// Equation(s):
// \FIFO_1|Mux2~8  = (\FIFO_1|rd_ptr [1] & ((\FIFO_1|Mux2~7  & (\FIFO_1|mem[15][6]~regout )) # (!\FIFO_1|Mux2~7  & ((B2_mem[14][6]))))) # (!\FIFO_1|rd_ptr [1] & (((\FIFO_1|Mux2~7 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_1|rd_ptr [1]),
	.datab(\FIFO_1|mem[15][6]~regout ),
	.datac(\FIFO_1|mem~22 ),
	.datad(\FIFO_1|Mux2~7 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[14][0]~14_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|Mux2~8 ),
	.regout(\FIFO_1|mem[14][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[14][6] .lut_mask = "dda0";
defparam \FIFO_1|mem[14][6] .operation_mode = "normal";
defparam \FIFO_1|mem[14][6] .output_mode = "comb_only";
defparam \FIFO_1|mem[14][6] .register_cascade_mode = "off";
defparam \FIFO_1|mem[14][6] .sum_lutc_input = "qfbk";
defparam \FIFO_1|mem[14][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y2_N2
maxv_lcell \FIFO_1|mem[7][6] (
// Equation(s):
// \FIFO_1|mem[7][6]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_1|mem[7][7]~8_combout , \FIFO_1|mem~22 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_1|mem~22 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[7][7]~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_1|mem[7][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[7][6] .lut_mask = "0000";
defparam \FIFO_1|mem[7][6] .operation_mode = "normal";
defparam \FIFO_1|mem[7][6] .output_mode = "reg_only";
defparam \FIFO_1|mem[7][6] .register_cascade_mode = "off";
defparam \FIFO_1|mem[7][6] .sum_lutc_input = "datac";
defparam \FIFO_1|mem[7][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y2_N9
maxv_lcell \FIFO_1|mem[5][6] (
// Equation(s):
// \FIFO_1|Mux2~0  = (\FIFO_1|rd_ptr [0] & (((B2_mem[5][6]) # (\FIFO_1|rd_ptr [1])))) # (!\FIFO_1|rd_ptr [0] & (\FIFO_1|mem[4][6]~regout  & ((!\FIFO_1|rd_ptr [1]))))

	.clk(\clk~combout ),
	.dataa(\FIFO_1|rd_ptr [0]),
	.datab(\FIFO_1|mem[4][6]~regout ),
	.datac(\FIFO_1|mem~22 ),
	.datad(\FIFO_1|rd_ptr [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[5][1]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|Mux2~0 ),
	.regout(\FIFO_1|mem[5][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[5][6] .lut_mask = "aae4";
defparam \FIFO_1|mem[5][6] .operation_mode = "normal";
defparam \FIFO_1|mem[5][6] .output_mode = "comb_only";
defparam \FIFO_1|mem[5][6] .register_cascade_mode = "off";
defparam \FIFO_1|mem[5][6] .sum_lutc_input = "qfbk";
defparam \FIFO_1|mem[5][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y2_N0
maxv_lcell \FIFO_1|mem[6][6] (
// Equation(s):
// \FIFO_1|Mux2~1  = (\FIFO_1|rd_ptr [1] & ((\FIFO_1|Mux2~0  & (\FIFO_1|mem[7][6]~regout )) # (!\FIFO_1|Mux2~0  & ((B2_mem[6][6]))))) # (!\FIFO_1|rd_ptr [1] & (((\FIFO_1|Mux2~0 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_1|rd_ptr [1]),
	.datab(\FIFO_1|mem[7][6]~regout ),
	.datac(\FIFO_1|mem~22 ),
	.datad(\FIFO_1|Mux2~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[6][4]~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|Mux2~1 ),
	.regout(\FIFO_1|mem[6][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[6][6] .lut_mask = "dda0";
defparam \FIFO_1|mem[6][6] .operation_mode = "normal";
defparam \FIFO_1|mem[6][6] .output_mode = "comb_only";
defparam \FIFO_1|mem[6][6] .register_cascade_mode = "off";
defparam \FIFO_1|mem[6][6] .sum_lutc_input = "qfbk";
defparam \FIFO_1|mem[6][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y5_N2
maxv_lcell \FIFO_1|mem[11][6] (
// Equation(s):
// \FIFO_1|mem[11][6]~regout  = DFFEAS((((\FIFO_1|mem~22 ))), GLOBAL(\clk~combout ), VCC, , \FIFO_1|mem[11][6]~4_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_1|mem~22 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_1|mem[11][6]~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_1|mem[11][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[11][6] .lut_mask = "ff00";
defparam \FIFO_1|mem[11][6] .operation_mode = "normal";
defparam \FIFO_1|mem[11][6] .output_mode = "reg_only";
defparam \FIFO_1|mem[11][6] .register_cascade_mode = "off";
defparam \FIFO_1|mem[11][6] .sum_lutc_input = "datac";
defparam \FIFO_1|mem[11][6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N0
maxv_lcell \FIFO_1|mem[8][6] (
// Equation(s):
// \FIFO_1|mem[8][6]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_1|mem[8][2]~3_combout , \FIFO_1|mem~22 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_1|mem~22 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[8][2]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_1|mem[8][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[8][6] .lut_mask = "0000";
defparam \FIFO_1|mem[8][6] .operation_mode = "normal";
defparam \FIFO_1|mem[8][6] .output_mode = "reg_only";
defparam \FIFO_1|mem[8][6] .register_cascade_mode = "off";
defparam \FIFO_1|mem[8][6] .sum_lutc_input = "datac";
defparam \FIFO_1|mem[8][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y4_N3
maxv_lcell \FIFO_1|mem[10][6] (
// Equation(s):
// \FIFO_1|Mux2~2  = (\FIFO_1|rd_ptr [1] & ((\FIFO_1|rd_ptr [0]) # ((B2_mem[10][6])))) # (!\FIFO_1|rd_ptr [1] & (!\FIFO_1|rd_ptr [0] & ((\FIFO_1|mem[8][6]~regout ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_1|rd_ptr [1]),
	.datab(\FIFO_1|rd_ptr [0]),
	.datac(\FIFO_1|mem~22 ),
	.datad(\FIFO_1|mem[8][6]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[10][8]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|Mux2~2 ),
	.regout(\FIFO_1|mem[10][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[10][6] .lut_mask = "b9a8";
defparam \FIFO_1|mem[10][6] .operation_mode = "normal";
defparam \FIFO_1|mem[10][6] .output_mode = "comb_only";
defparam \FIFO_1|mem[10][6] .register_cascade_mode = "off";
defparam \FIFO_1|mem[10][6] .sum_lutc_input = "qfbk";
defparam \FIFO_1|mem[10][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y4_N4
maxv_lcell \FIFO_1|mem[9][6] (
// Equation(s):
// \FIFO_1|Mux2~3  = (\FIFO_1|rd_ptr [0] & ((\FIFO_1|Mux2~2  & (\FIFO_1|mem[11][6]~regout )) # (!\FIFO_1|Mux2~2  & ((B2_mem[9][6]))))) # (!\FIFO_1|rd_ptr [0] & (((\FIFO_1|Mux2~2 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_1|mem[11][6]~regout ),
	.datab(\FIFO_1|rd_ptr [0]),
	.datac(\FIFO_1|mem~22 ),
	.datad(\FIFO_1|Mux2~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[9][7]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|Mux2~3 ),
	.regout(\FIFO_1|mem[9][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[9][6] .lut_mask = "bbc0";
defparam \FIFO_1|mem[9][6] .operation_mode = "normal";
defparam \FIFO_1|mem[9][6] .output_mode = "comb_only";
defparam \FIFO_1|mem[9][6] .register_cascade_mode = "off";
defparam \FIFO_1|mem[9][6] .sum_lutc_input = "qfbk";
defparam \FIFO_1|mem[9][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y4_N4
maxv_lcell \FIFO_1|mem[3][6] (
// Equation(s):
// \FIFO_1|mem[3][6]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_1|mem[3][7]~12_combout , \FIFO_1|mem~22 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_1|mem~22 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[3][7]~12_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_1|mem[3][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[3][6] .lut_mask = "0000";
defparam \FIFO_1|mem[3][6] .operation_mode = "normal";
defparam \FIFO_1|mem[3][6] .output_mode = "reg_only";
defparam \FIFO_1|mem[3][6] .register_cascade_mode = "off";
defparam \FIFO_1|mem[3][6] .sum_lutc_input = "datac";
defparam \FIFO_1|mem[3][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y4_N7
maxv_lcell \FIFO_1|mem[0][6] (
// Equation(s):
// \FIFO_1|mem[0][6]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_1|mem[0][0]~11_combout , \FIFO_1|mem~22 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_1|mem~22 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[0][0]~11_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_1|mem[0][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[0][6] .lut_mask = "0000";
defparam \FIFO_1|mem[0][6] .operation_mode = "normal";
defparam \FIFO_1|mem[0][6] .output_mode = "reg_only";
defparam \FIFO_1|mem[0][6] .register_cascade_mode = "off";
defparam \FIFO_1|mem[0][6] .sum_lutc_input = "datac";
defparam \FIFO_1|mem[0][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y4_N0
maxv_lcell \FIFO_1|mem[2][6] (
// Equation(s):
// \FIFO_1|Mux2~4  = (\FIFO_1|rd_ptr [0] & (((\FIFO_1|rd_ptr [1])))) # (!\FIFO_1|rd_ptr [0] & ((\FIFO_1|rd_ptr [1] & ((B2_mem[2][6]))) # (!\FIFO_1|rd_ptr [1] & (\FIFO_1|mem[0][6]~regout ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_1|mem[0][6]~regout ),
	.datab(\FIFO_1|rd_ptr [0]),
	.datac(\FIFO_1|mem~22 ),
	.datad(\FIFO_1|rd_ptr [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[2][6]~9_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|Mux2~4 ),
	.regout(\FIFO_1|mem[2][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[2][6] .lut_mask = "fc22";
defparam \FIFO_1|mem[2][6] .operation_mode = "normal";
defparam \FIFO_1|mem[2][6] .output_mode = "comb_only";
defparam \FIFO_1|mem[2][6] .register_cascade_mode = "off";
defparam \FIFO_1|mem[2][6] .sum_lutc_input = "qfbk";
defparam \FIFO_1|mem[2][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y4_N8
maxv_lcell \FIFO_1|mem[1][6] (
// Equation(s):
// \FIFO_1|Mux2~5  = (\FIFO_1|rd_ptr [0] & ((\FIFO_1|Mux2~4  & (\FIFO_1|mem[3][6]~regout )) # (!\FIFO_1|Mux2~4  & ((B2_mem[1][6]))))) # (!\FIFO_1|rd_ptr [0] & (((\FIFO_1|Mux2~4 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_1|mem[3][6]~regout ),
	.datab(\FIFO_1|rd_ptr [0]),
	.datac(\FIFO_1|mem~22 ),
	.datad(\FIFO_1|Mux2~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[1][2]~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|Mux2~5 ),
	.regout(\FIFO_1|mem[1][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[1][6] .lut_mask = "bbc0";
defparam \FIFO_1|mem[1][6] .operation_mode = "normal";
defparam \FIFO_1|mem[1][6] .output_mode = "comb_only";
defparam \FIFO_1|mem[1][6] .register_cascade_mode = "off";
defparam \FIFO_1|mem[1][6] .sum_lutc_input = "qfbk";
defparam \FIFO_1|mem[1][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y4_N7
maxv_lcell \FIFO_1|Mux2~6 (
// Equation(s):
// \FIFO_1|Mux2~6_combout  = (\FIFO_1|rd_ptr [2] & (\FIFO_1|rd_ptr [3])) # (!\FIFO_1|rd_ptr [2] & ((\FIFO_1|rd_ptr [3] & (\FIFO_1|Mux2~3 )) # (!\FIFO_1|rd_ptr [3] & ((\FIFO_1|Mux2~5 )))))

	.clk(gnd),
	.dataa(\FIFO_1|rd_ptr [2]),
	.datab(\FIFO_1|rd_ptr [3]),
	.datac(\FIFO_1|Mux2~3 ),
	.datad(\FIFO_1|Mux2~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|Mux2~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|Mux2~6 .lut_mask = "d9c8";
defparam \FIFO_1|Mux2~6 .operation_mode = "normal";
defparam \FIFO_1|Mux2~6 .output_mode = "comb_only";
defparam \FIFO_1|Mux2~6 .register_cascade_mode = "off";
defparam \FIFO_1|Mux2~6 .sum_lutc_input = "datac";
defparam \FIFO_1|Mux2~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y4_N8
maxv_lcell \FIFO_1|Mux2~9 (
// Equation(s):
// \FIFO_1|Mux2~9_combout  = (\FIFO_1|rd_ptr [2] & ((\FIFO_1|Mux2~6_combout  & (\FIFO_1|Mux2~8 )) # (!\FIFO_1|Mux2~6_combout  & ((\FIFO_1|Mux2~1 ))))) # (!\FIFO_1|rd_ptr [2] & (((\FIFO_1|Mux2~6_combout ))))

	.clk(gnd),
	.dataa(\FIFO_1|Mux2~8 ),
	.datab(\FIFO_1|Mux2~1 ),
	.datac(\FIFO_1|rd_ptr [2]),
	.datad(\FIFO_1|Mux2~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|Mux2~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|Mux2~9 .lut_mask = "afc0";
defparam \FIFO_1|Mux2~9 .operation_mode = "normal";
defparam \FIFO_1|Mux2~9 .output_mode = "comb_only";
defparam \FIFO_1|Mux2~9 .register_cascade_mode = "off";
defparam \FIFO_1|Mux2~9 .sum_lutc_input = "datac";
defparam \FIFO_1|Mux2~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N5
maxv_lcell \FIFO_1|data_out[6]~reg0 (
// Equation(s):
// \FIFO_1|data_out[6]~reg0_regout  = DFFEAS((\resetn~combout  & (((\FIFO_1|Mux2~9_combout )))), GLOBAL(\clk~combout ), VCC, , \FIFO_1|data_out[7]~20_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\resetn~combout ),
	.datab(vcc),
	.datac(\FIFO_1|Mux2~9_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_1|data_out[7]~20_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_1|data_out[6]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|data_out[6]~reg0 .lut_mask = "a0a0";
defparam \FIFO_1|data_out[6]~reg0 .operation_mode = "normal";
defparam \FIFO_1|data_out[6]~reg0 .output_mode = "reg_only";
defparam \FIFO_1|data_out[6]~reg0 .register_cascade_mode = "off";
defparam \FIFO_1|data_out[6]~reg0 .sum_lutc_input = "datac";
defparam \FIFO_1|data_out[6]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N6
maxv_lcell \FIFO_1|mem[8][4] (
// Equation(s):
// \FIFO_1|mem~20  = ((!\SYNCHRONIZER|soft_reset_1~regout  & (\resetn~combout  & \comb_3|data_out [4])))
// \FIFO_1|mem[8][4]~regout  = DFFEAS(\FIFO_1|mem~20 , GLOBAL(\clk~combout ), VCC, , \FIFO_1|mem[8][2]~3_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\SYNCHRONIZER|soft_reset_1~regout ),
	.datac(\resetn~combout ),
	.datad(\comb_3|data_out [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_1|mem[8][2]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|mem~20 ),
	.regout(\FIFO_1|mem[8][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[8][4] .lut_mask = "3000";
defparam \FIFO_1|mem[8][4] .operation_mode = "normal";
defparam \FIFO_1|mem[8][4] .output_mode = "reg_and_comb";
defparam \FIFO_1|mem[8][4] .register_cascade_mode = "off";
defparam \FIFO_1|mem[8][4] .sum_lutc_input = "datac";
defparam \FIFO_1|mem[8][4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y3_N9
maxv_lcell \FIFO_1|mem[15][4] (
// Equation(s):
// \FIFO_1|mem[15][4]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_1|mem[15][5]~16_combout , \FIFO_1|mem~20 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_1|mem~20 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[15][5]~16_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_1|mem[15][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[15][4] .lut_mask = "0000";
defparam \FIFO_1|mem[15][4] .operation_mode = "normal";
defparam \FIFO_1|mem[15][4] .output_mode = "reg_only";
defparam \FIFO_1|mem[15][4] .register_cascade_mode = "off";
defparam \FIFO_1|mem[15][4] .sum_lutc_input = "datac";
defparam \FIFO_1|mem[15][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y3_N5
maxv_lcell \FIFO_1|mem[12][4] (
// Equation(s):
// \FIFO_1|mem[12][4]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_1|mem[12][8]~15_combout , \FIFO_1|mem~20 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_1|mem~20 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[12][8]~15_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_1|mem[12][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[12][4] .lut_mask = "0000";
defparam \FIFO_1|mem[12][4] .operation_mode = "normal";
defparam \FIFO_1|mem[12][4] .output_mode = "reg_only";
defparam \FIFO_1|mem[12][4] .register_cascade_mode = "off";
defparam \FIFO_1|mem[12][4] .sum_lutc_input = "datac";
defparam \FIFO_1|mem[12][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y3_N3
maxv_lcell \FIFO_1|mem[14][4] (
// Equation(s):
// \FIFO_1|Mux4~7  = (\FIFO_1|rd_ptr [0] & (((\FIFO_1|rd_ptr [1])))) # (!\FIFO_1|rd_ptr [0] & ((\FIFO_1|rd_ptr [1] & ((B2_mem[14][4]))) # (!\FIFO_1|rd_ptr [1] & (\FIFO_1|mem[12][4]~regout ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_1|rd_ptr [0]),
	.datab(\FIFO_1|mem[12][4]~regout ),
	.datac(\FIFO_1|mem~20 ),
	.datad(\FIFO_1|rd_ptr [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[14][0]~14_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|Mux4~7 ),
	.regout(\FIFO_1|mem[14][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[14][4] .lut_mask = "fa44";
defparam \FIFO_1|mem[14][4] .operation_mode = "normal";
defparam \FIFO_1|mem[14][4] .output_mode = "comb_only";
defparam \FIFO_1|mem[14][4] .register_cascade_mode = "off";
defparam \FIFO_1|mem[14][4] .sum_lutc_input = "qfbk";
defparam \FIFO_1|mem[14][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y3_N7
maxv_lcell \FIFO_1|mem[13][4] (
// Equation(s):
// \FIFO_1|Mux4~8  = (\FIFO_1|rd_ptr [0] & ((\FIFO_1|Mux4~7  & (\FIFO_1|mem[15][4]~regout )) # (!\FIFO_1|Mux4~7  & ((B2_mem[13][4]))))) # (!\FIFO_1|rd_ptr [0] & (((\FIFO_1|Mux4~7 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_1|rd_ptr [0]),
	.datab(\FIFO_1|mem[15][4]~regout ),
	.datac(\FIFO_1|mem~20 ),
	.datad(\FIFO_1|Mux4~7 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[13][1]~13_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|Mux4~8 ),
	.regout(\FIFO_1|mem[13][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[13][4] .lut_mask = "dda0";
defparam \FIFO_1|mem[13][4] .operation_mode = "normal";
defparam \FIFO_1|mem[13][4] .output_mode = "comb_only";
defparam \FIFO_1|mem[13][4] .register_cascade_mode = "off";
defparam \FIFO_1|mem[13][4] .sum_lutc_input = "qfbk";
defparam \FIFO_1|mem[13][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y4_N2
maxv_lcell \FIFO_1|mem[11][4] (
// Equation(s):
// \FIFO_1|mem[11][4]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_1|mem[11][6]~4_combout , \FIFO_1|mem~20 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_1|mem~20 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[11][6]~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_1|mem[11][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[11][4] .lut_mask = "0000";
defparam \FIFO_1|mem[11][4] .operation_mode = "normal";
defparam \FIFO_1|mem[11][4] .output_mode = "reg_only";
defparam \FIFO_1|mem[11][4] .register_cascade_mode = "off";
defparam \FIFO_1|mem[11][4] .sum_lutc_input = "datac";
defparam \FIFO_1|mem[11][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y6_N8
maxv_lcell \FIFO_1|mem[9][4] (
// Equation(s):
// \FIFO_1|Mux4~0  = (\FIFO_1|rd_ptr [0] & (((B2_mem[9][4]) # (\FIFO_1|rd_ptr [1])))) # (!\FIFO_1|rd_ptr [0] & (\FIFO_1|mem[8][4]~regout  & ((!\FIFO_1|rd_ptr [1]))))

	.clk(\clk~combout ),
	.dataa(\FIFO_1|mem[8][4]~regout ),
	.datab(\FIFO_1|rd_ptr [0]),
	.datac(\FIFO_1|mem~20 ),
	.datad(\FIFO_1|rd_ptr [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[9][7]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|Mux4~0 ),
	.regout(\FIFO_1|mem[9][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[9][4] .lut_mask = "cce2";
defparam \FIFO_1|mem[9][4] .operation_mode = "normal";
defparam \FIFO_1|mem[9][4] .output_mode = "comb_only";
defparam \FIFO_1|mem[9][4] .register_cascade_mode = "off";
defparam \FIFO_1|mem[9][4] .sum_lutc_input = "qfbk";
defparam \FIFO_1|mem[9][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y4_N4
maxv_lcell \FIFO_1|mem[10][4] (
// Equation(s):
// \FIFO_1|Mux4~1  = (\FIFO_1|rd_ptr [1] & ((\FIFO_1|Mux4~0  & (\FIFO_1|mem[11][4]~regout )) # (!\FIFO_1|Mux4~0  & ((B2_mem[10][4]))))) # (!\FIFO_1|rd_ptr [1] & (((\FIFO_1|Mux4~0 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_1|rd_ptr [1]),
	.datab(\FIFO_1|mem[11][4]~regout ),
	.datac(\FIFO_1|mem~20 ),
	.datad(\FIFO_1|Mux4~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[10][8]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|Mux4~1 ),
	.regout(\FIFO_1|mem[10][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[10][4] .lut_mask = "dda0";
defparam \FIFO_1|mem[10][4] .operation_mode = "normal";
defparam \FIFO_1|mem[10][4] .output_mode = "comb_only";
defparam \FIFO_1|mem[10][4] .register_cascade_mode = "off";
defparam \FIFO_1|mem[10][4] .sum_lutc_input = "qfbk";
defparam \FIFO_1|mem[10][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y2_N8
maxv_lcell \FIFO_1|mem[7][4] (
// Equation(s):
// \FIFO_1|mem[7][4]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_1|mem[7][7]~8_combout , \FIFO_1|mem~20 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_1|mem~20 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[7][7]~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_1|mem[7][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[7][4] .lut_mask = "0000";
defparam \FIFO_1|mem[7][4] .operation_mode = "normal";
defparam \FIFO_1|mem[7][4] .output_mode = "reg_only";
defparam \FIFO_1|mem[7][4] .register_cascade_mode = "off";
defparam \FIFO_1|mem[7][4] .sum_lutc_input = "datac";
defparam \FIFO_1|mem[7][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y2_N7
maxv_lcell \FIFO_1|mem[4][4] (
// Equation(s):
// \FIFO_1|mem[4][4]~regout  = DFFEAS((((\FIFO_1|mem~20 ))), GLOBAL(\clk~combout ), VCC, , \FIFO_1|mem[4][0]~7_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_1|mem~20 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_1|mem[4][0]~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_1|mem[4][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[4][4] .lut_mask = "ff00";
defparam \FIFO_1|mem[4][4] .operation_mode = "normal";
defparam \FIFO_1|mem[4][4] .output_mode = "reg_only";
defparam \FIFO_1|mem[4][4] .register_cascade_mode = "off";
defparam \FIFO_1|mem[4][4] .sum_lutc_input = "datac";
defparam \FIFO_1|mem[4][4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y2_N2
maxv_lcell \FIFO_1|mem[6][4] (
// Equation(s):
// \FIFO_1|Mux4~2  = (\FIFO_1|rd_ptr [0] & (((\FIFO_1|rd_ptr [1])))) # (!\FIFO_1|rd_ptr [0] & ((\FIFO_1|rd_ptr [1] & ((B2_mem[6][4]))) # (!\FIFO_1|rd_ptr [1] & (\FIFO_1|mem[4][4]~regout ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_1|rd_ptr [0]),
	.datab(\FIFO_1|mem[4][4]~regout ),
	.datac(\FIFO_1|mem~20 ),
	.datad(\FIFO_1|rd_ptr [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[6][4]~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|Mux4~2 ),
	.regout(\FIFO_1|mem[6][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[6][4] .lut_mask = "fa44";
defparam \FIFO_1|mem[6][4] .operation_mode = "normal";
defparam \FIFO_1|mem[6][4] .output_mode = "comb_only";
defparam \FIFO_1|mem[6][4] .register_cascade_mode = "off";
defparam \FIFO_1|mem[6][4] .sum_lutc_input = "qfbk";
defparam \FIFO_1|mem[6][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y2_N3
maxv_lcell \FIFO_1|mem[5][4] (
// Equation(s):
// \FIFO_1|Mux4~3  = (\FIFO_1|rd_ptr [0] & ((\FIFO_1|Mux4~2  & (\FIFO_1|mem[7][4]~regout )) # (!\FIFO_1|Mux4~2  & ((B2_mem[5][4]))))) # (!\FIFO_1|rd_ptr [0] & (((\FIFO_1|Mux4~2 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_1|rd_ptr [0]),
	.datab(\FIFO_1|mem[7][4]~regout ),
	.datac(\FIFO_1|mem~20 ),
	.datad(\FIFO_1|Mux4~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[5][1]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|Mux4~3 ),
	.regout(\FIFO_1|mem[5][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[5][4] .lut_mask = "dda0";
defparam \FIFO_1|mem[5][4] .operation_mode = "normal";
defparam \FIFO_1|mem[5][4] .output_mode = "comb_only";
defparam \FIFO_1|mem[5][4] .register_cascade_mode = "off";
defparam \FIFO_1|mem[5][4] .sum_lutc_input = "qfbk";
defparam \FIFO_1|mem[5][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y4_N5
maxv_lcell \FIFO_1|mem[3][4] (
// Equation(s):
// \FIFO_1|mem[3][4]~regout  = DFFEAS((((\FIFO_1|mem~20 ))), GLOBAL(\clk~combout ), VCC, , \FIFO_1|mem[3][7]~12_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_1|mem~20 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_1|mem[3][7]~12_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_1|mem[3][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[3][4] .lut_mask = "ff00";
defparam \FIFO_1|mem[3][4] .operation_mode = "normal";
defparam \FIFO_1|mem[3][4] .output_mode = "reg_only";
defparam \FIFO_1|mem[3][4] .register_cascade_mode = "off";
defparam \FIFO_1|mem[3][4] .sum_lutc_input = "datac";
defparam \FIFO_1|mem[3][4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N6
maxv_lcell \FIFO_1|mem[0][4] (
// Equation(s):
// \FIFO_1|mem[0][4]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_1|mem[0][0]~11_combout , \FIFO_1|mem~20 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_1|mem~20 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[0][0]~11_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_1|mem[0][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[0][4] .lut_mask = "0000";
defparam \FIFO_1|mem[0][4] .operation_mode = "normal";
defparam \FIFO_1|mem[0][4] .output_mode = "reg_only";
defparam \FIFO_1|mem[0][4] .register_cascade_mode = "off";
defparam \FIFO_1|mem[0][4] .sum_lutc_input = "datac";
defparam \FIFO_1|mem[0][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y3_N0
maxv_lcell \FIFO_1|mem[1][4] (
// Equation(s):
// \FIFO_1|Mux4~4  = (\FIFO_1|rd_ptr [0] & (((B2_mem[1][4]) # (\FIFO_1|rd_ptr [1])))) # (!\FIFO_1|rd_ptr [0] & (\FIFO_1|mem[0][4]~regout  & ((!\FIFO_1|rd_ptr [1]))))

	.clk(\clk~combout ),
	.dataa(\FIFO_1|mem[0][4]~regout ),
	.datab(\FIFO_1|rd_ptr [0]),
	.datac(\FIFO_1|mem~20 ),
	.datad(\FIFO_1|rd_ptr [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[1][2]~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|Mux4~4 ),
	.regout(\FIFO_1|mem[1][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[1][4] .lut_mask = "cce2";
defparam \FIFO_1|mem[1][4] .operation_mode = "normal";
defparam \FIFO_1|mem[1][4] .output_mode = "comb_only";
defparam \FIFO_1|mem[1][4] .register_cascade_mode = "off";
defparam \FIFO_1|mem[1][4] .sum_lutc_input = "qfbk";
defparam \FIFO_1|mem[1][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y4_N4
maxv_lcell \FIFO_1|mem[2][4] (
// Equation(s):
// \FIFO_1|Mux4~5  = (\FIFO_1|rd_ptr [1] & ((\FIFO_1|Mux4~4  & (\FIFO_1|mem[3][4]~regout )) # (!\FIFO_1|Mux4~4  & ((B2_mem[2][4]))))) # (!\FIFO_1|rd_ptr [1] & (((\FIFO_1|Mux4~4 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_1|mem[3][4]~regout ),
	.datab(\FIFO_1|rd_ptr [1]),
	.datac(\FIFO_1|mem~20 ),
	.datad(\FIFO_1|Mux4~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[2][6]~9_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|Mux4~5 ),
	.regout(\FIFO_1|mem[2][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[2][4] .lut_mask = "bbc0";
defparam \FIFO_1|mem[2][4] .operation_mode = "normal";
defparam \FIFO_1|mem[2][4] .output_mode = "comb_only";
defparam \FIFO_1|mem[2][4] .register_cascade_mode = "off";
defparam \FIFO_1|mem[2][4] .sum_lutc_input = "qfbk";
defparam \FIFO_1|mem[2][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y4_N7
maxv_lcell \FIFO_1|Mux4~6 (
// Equation(s):
// \FIFO_1|Mux4~6_combout  = (\FIFO_1|rd_ptr [2] & ((\FIFO_1|rd_ptr [3]) # ((\FIFO_1|Mux4~3 )))) # (!\FIFO_1|rd_ptr [2] & (!\FIFO_1|rd_ptr [3] & ((\FIFO_1|Mux4~5 ))))

	.clk(gnd),
	.dataa(\FIFO_1|rd_ptr [2]),
	.datab(\FIFO_1|rd_ptr [3]),
	.datac(\FIFO_1|Mux4~3 ),
	.datad(\FIFO_1|Mux4~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|Mux4~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|Mux4~6 .lut_mask = "b9a8";
defparam \FIFO_1|Mux4~6 .operation_mode = "normal";
defparam \FIFO_1|Mux4~6 .output_mode = "comb_only";
defparam \FIFO_1|Mux4~6 .register_cascade_mode = "off";
defparam \FIFO_1|Mux4~6 .sum_lutc_input = "datac";
defparam \FIFO_1|Mux4~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N8
maxv_lcell \FIFO_1|Mux4~9 (
// Equation(s):
// \FIFO_1|Mux4~9_combout  = (\FIFO_1|rd_ptr [3] & ((\FIFO_1|Mux4~6_combout  & (\FIFO_1|Mux4~8 )) # (!\FIFO_1|Mux4~6_combout  & ((\FIFO_1|Mux4~1 ))))) # (!\FIFO_1|rd_ptr [3] & (((\FIFO_1|Mux4~6_combout ))))

	.clk(gnd),
	.dataa(\FIFO_1|Mux4~8 ),
	.datab(\FIFO_1|rd_ptr [3]),
	.datac(\FIFO_1|Mux4~1 ),
	.datad(\FIFO_1|Mux4~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|Mux4~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|Mux4~9 .lut_mask = "bbc0";
defparam \FIFO_1|Mux4~9 .operation_mode = "normal";
defparam \FIFO_1|Mux4~9 .output_mode = "comb_only";
defparam \FIFO_1|Mux4~9 .register_cascade_mode = "off";
defparam \FIFO_1|Mux4~9 .sum_lutc_input = "datac";
defparam \FIFO_1|Mux4~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N1
maxv_lcell \FIFO_1|data_out[4]~reg0 (
// Equation(s):
// \FIFO_1|data_out[4]~reg0_regout  = DFFEAS((((\resetn~combout  & \FIFO_1|Mux4~9_combout ))), GLOBAL(\clk~combout ), VCC, , \FIFO_1|data_out[7]~20_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\resetn~combout ),
	.datad(\FIFO_1|Mux4~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_1|data_out[7]~20_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_1|data_out[4]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|data_out[4]~reg0 .lut_mask = "f000";
defparam \FIFO_1|data_out[4]~reg0 .operation_mode = "normal";
defparam \FIFO_1|data_out[4]~reg0 .output_mode = "reg_only";
defparam \FIFO_1|data_out[4]~reg0 .register_cascade_mode = "off";
defparam \FIFO_1|data_out[4]~reg0 .sum_lutc_input = "datac";
defparam \FIFO_1|data_out[4]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N6
maxv_lcell \FIFO_1|mem[1][7] (
// Equation(s):
// \FIFO_1|mem~23  = ((\resetn~combout  & (\comb_3|data_out [7] & !\SYNCHRONIZER|soft_reset_1~regout )))
// \FIFO_1|mem[1][7]~regout  = DFFEAS(\FIFO_1|mem~23 , GLOBAL(\clk~combout ), VCC, , \FIFO_1|mem[1][2]~10_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\resetn~combout ),
	.datac(\comb_3|data_out [7]),
	.datad(\SYNCHRONIZER|soft_reset_1~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_1|mem[1][2]~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|mem~23 ),
	.regout(\FIFO_1|mem[1][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[1][7] .lut_mask = "00c0";
defparam \FIFO_1|mem[1][7] .operation_mode = "normal";
defparam \FIFO_1|mem[1][7] .output_mode = "reg_and_comb";
defparam \FIFO_1|mem[1][7] .register_cascade_mode = "off";
defparam \FIFO_1|mem[1][7] .sum_lutc_input = "datac";
defparam \FIFO_1|mem[1][7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y3_N2
maxv_lcell \FIFO_1|mem[15][7] (
// Equation(s):
// \FIFO_1|mem[15][7]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_1|mem[15][5]~16_combout , \FIFO_1|mem~23 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_1|mem~23 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[15][5]~16_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_1|mem[15][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[15][7] .lut_mask = "0000";
defparam \FIFO_1|mem[15][7] .operation_mode = "normal";
defparam \FIFO_1|mem[15][7] .output_mode = "reg_only";
defparam \FIFO_1|mem[15][7] .register_cascade_mode = "off";
defparam \FIFO_1|mem[15][7] .sum_lutc_input = "datac";
defparam \FIFO_1|mem[15][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y4_N2
maxv_lcell \FIFO_1|mem[3][7] (
// Equation(s):
// \FIFO_1|mem[3][7]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_1|mem[3][7]~12_combout , \FIFO_1|mem~23 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_1|mem~23 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[3][7]~12_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_1|mem[3][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[3][7] .lut_mask = "0000";
defparam \FIFO_1|mem[3][7] .operation_mode = "normal";
defparam \FIFO_1|mem[3][7] .output_mode = "reg_only";
defparam \FIFO_1|mem[3][7] .register_cascade_mode = "off";
defparam \FIFO_1|mem[3][7] .sum_lutc_input = "datac";
defparam \FIFO_1|mem[3][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y5_N0
maxv_lcell \FIFO_1|mem[11][7] (
// Equation(s):
// \FIFO_1|Mux1~7  = (\FIFO_1|rd_ptr [3] & (((B2_mem[11][7]) # (\FIFO_1|rd_ptr [2])))) # (!\FIFO_1|rd_ptr [3] & (\FIFO_1|mem[3][7]~regout  & ((!\FIFO_1|rd_ptr [2]))))

	.clk(\clk~combout ),
	.dataa(\FIFO_1|mem[3][7]~regout ),
	.datab(\FIFO_1|rd_ptr [3]),
	.datac(\FIFO_1|mem~23 ),
	.datad(\FIFO_1|rd_ptr [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[11][6]~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|Mux1~7 ),
	.regout(\FIFO_1|mem[11][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[11][7] .lut_mask = "cce2";
defparam \FIFO_1|mem[11][7] .operation_mode = "normal";
defparam \FIFO_1|mem[11][7] .output_mode = "comb_only";
defparam \FIFO_1|mem[11][7] .register_cascade_mode = "off";
defparam \FIFO_1|mem[11][7] .sum_lutc_input = "qfbk";
defparam \FIFO_1|mem[11][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y5_N1
maxv_lcell \FIFO_1|mem[7][7] (
// Equation(s):
// \FIFO_1|Mux1~8  = (\FIFO_1|rd_ptr [2] & ((\FIFO_1|Mux1~7  & (\FIFO_1|mem[15][7]~regout )) # (!\FIFO_1|Mux1~7  & ((B2_mem[7][7]))))) # (!\FIFO_1|rd_ptr [2] & (((\FIFO_1|Mux1~7 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_1|mem[15][7]~regout ),
	.datab(\FIFO_1|rd_ptr [2]),
	.datac(\FIFO_1|mem~23 ),
	.datad(\FIFO_1|Mux1~7 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[7][7]~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|Mux1~8 ),
	.regout(\FIFO_1|mem[7][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[7][7] .lut_mask = "bbc0";
defparam \FIFO_1|mem[7][7] .operation_mode = "normal";
defparam \FIFO_1|mem[7][7] .output_mode = "comb_only";
defparam \FIFO_1|mem[7][7] .register_cascade_mode = "off";
defparam \FIFO_1|mem[7][7] .sum_lutc_input = "qfbk";
defparam \FIFO_1|mem[7][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y6_N6
maxv_lcell \FIFO_1|mem[13][7] (
// Equation(s):
// \FIFO_1|mem[13][7]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_1|mem[13][1]~13_combout , \FIFO_1|mem~23 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_1|mem~23 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[13][1]~13_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_1|mem[13][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[13][7] .lut_mask = "0000";
defparam \FIFO_1|mem[13][7] .operation_mode = "normal";
defparam \FIFO_1|mem[13][7] .output_mode = "reg_only";
defparam \FIFO_1|mem[13][7] .register_cascade_mode = "off";
defparam \FIFO_1|mem[13][7] .sum_lutc_input = "datac";
defparam \FIFO_1|mem[13][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y5_N7
maxv_lcell \FIFO_1|mem[9][7] (
// Equation(s):
// \FIFO_1|Mux1~0  = (\FIFO_1|rd_ptr [3] & ((\FIFO_1|rd_ptr [2]) # ((B2_mem[9][7])))) # (!\FIFO_1|rd_ptr [3] & (!\FIFO_1|rd_ptr [2] & ((\FIFO_1|mem[1][7]~regout ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_1|rd_ptr [3]),
	.datab(\FIFO_1|rd_ptr [2]),
	.datac(\FIFO_1|mem~23 ),
	.datad(\FIFO_1|mem[1][7]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[9][7]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|Mux1~0 ),
	.regout(\FIFO_1|mem[9][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[9][7] .lut_mask = "b9a8";
defparam \FIFO_1|mem[9][7] .operation_mode = "normal";
defparam \FIFO_1|mem[9][7] .output_mode = "comb_only";
defparam \FIFO_1|mem[9][7] .register_cascade_mode = "off";
defparam \FIFO_1|mem[9][7] .sum_lutc_input = "qfbk";
defparam \FIFO_1|mem[9][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y5_N8
maxv_lcell \FIFO_1|mem[5][7] (
// Equation(s):
// \FIFO_1|Mux1~1  = (\FIFO_1|rd_ptr [2] & ((\FIFO_1|Mux1~0  & (\FIFO_1|mem[13][7]~regout )) # (!\FIFO_1|Mux1~0  & ((B2_mem[5][7]))))) # (!\FIFO_1|rd_ptr [2] & (((\FIFO_1|Mux1~0 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_1|mem[13][7]~regout ),
	.datab(\FIFO_1|rd_ptr [2]),
	.datac(\FIFO_1|mem~23 ),
	.datad(\FIFO_1|Mux1~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[5][1]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|Mux1~1 ),
	.regout(\FIFO_1|mem[5][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[5][7] .lut_mask = "bbc0";
defparam \FIFO_1|mem[5][7] .operation_mode = "normal";
defparam \FIFO_1|mem[5][7] .output_mode = "comb_only";
defparam \FIFO_1|mem[5][7] .register_cascade_mode = "off";
defparam \FIFO_1|mem[5][7] .sum_lutc_input = "qfbk";
defparam \FIFO_1|mem[5][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y6_N1
maxv_lcell \FIFO_1|mem[12][7] (
// Equation(s):
// \FIFO_1|mem[12][7]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_1|mem[12][8]~15_combout , \FIFO_1|mem~23 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_1|mem~23 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[12][8]~15_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_1|mem[12][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[12][7] .lut_mask = "0000";
defparam \FIFO_1|mem[12][7] .operation_mode = "normal";
defparam \FIFO_1|mem[12][7] .output_mode = "reg_only";
defparam \FIFO_1|mem[12][7] .register_cascade_mode = "off";
defparam \FIFO_1|mem[12][7] .sum_lutc_input = "datac";
defparam \FIFO_1|mem[12][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y6_N1
maxv_lcell \FIFO_1|mem[0][7] (
// Equation(s):
// \FIFO_1|mem[0][7]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_1|mem[0][0]~11_combout , \FIFO_1|mem~23 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_1|mem~23 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[0][0]~11_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_1|mem[0][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[0][7] .lut_mask = "0000";
defparam \FIFO_1|mem[0][7] .operation_mode = "normal";
defparam \FIFO_1|mem[0][7] .output_mode = "reg_only";
defparam \FIFO_1|mem[0][7] .register_cascade_mode = "off";
defparam \FIFO_1|mem[0][7] .sum_lutc_input = "datac";
defparam \FIFO_1|mem[0][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y5_N8
maxv_lcell \FIFO_1|mem[4][7] (
// Equation(s):
// \FIFO_1|Mux1~4  = (\FIFO_1|rd_ptr [3] & (((\FIFO_1|rd_ptr [2])))) # (!\FIFO_1|rd_ptr [3] & ((\FIFO_1|rd_ptr [2] & ((B2_mem[4][7]))) # (!\FIFO_1|rd_ptr [2] & (\FIFO_1|mem[0][7]~regout ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_1|rd_ptr [3]),
	.datab(\FIFO_1|mem[0][7]~regout ),
	.datac(\FIFO_1|mem~23 ),
	.datad(\FIFO_1|rd_ptr [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[4][0]~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|Mux1~4 ),
	.regout(\FIFO_1|mem[4][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[4][7] .lut_mask = "fa44";
defparam \FIFO_1|mem[4][7] .operation_mode = "normal";
defparam \FIFO_1|mem[4][7] .output_mode = "comb_only";
defparam \FIFO_1|mem[4][7] .register_cascade_mode = "off";
defparam \FIFO_1|mem[4][7] .sum_lutc_input = "qfbk";
defparam \FIFO_1|mem[4][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y5_N9
maxv_lcell \FIFO_1|mem[8][7] (
// Equation(s):
// \FIFO_1|Mux1~5  = (\FIFO_1|rd_ptr [3] & ((\FIFO_1|Mux1~4  & (\FIFO_1|mem[12][7]~regout )) # (!\FIFO_1|Mux1~4  & ((B2_mem[8][7]))))) # (!\FIFO_1|rd_ptr [3] & (((\FIFO_1|Mux1~4 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_1|mem[12][7]~regout ),
	.datab(\FIFO_1|rd_ptr [3]),
	.datac(\FIFO_1|mem~23 ),
	.datad(\FIFO_1|Mux1~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[8][2]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|Mux1~5 ),
	.regout(\FIFO_1|mem[8][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[8][7] .lut_mask = "bbc0";
defparam \FIFO_1|mem[8][7] .operation_mode = "normal";
defparam \FIFO_1|mem[8][7] .output_mode = "comb_only";
defparam \FIFO_1|mem[8][7] .register_cascade_mode = "off";
defparam \FIFO_1|mem[8][7] .sum_lutc_input = "qfbk";
defparam \FIFO_1|mem[8][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y5_N5
maxv_lcell \FIFO_1|mem[14][7] (
// Equation(s):
// \FIFO_1|mem[14][7]~regout  = DFFEAS((((\FIFO_1|mem~23 ))), GLOBAL(\clk~combout ), VCC, , \FIFO_1|mem[14][0]~14_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_1|mem~23 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_1|mem[14][0]~14_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_1|mem[14][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[14][7] .lut_mask = "ff00";
defparam \FIFO_1|mem[14][7] .operation_mode = "normal";
defparam \FIFO_1|mem[14][7] .output_mode = "reg_only";
defparam \FIFO_1|mem[14][7] .register_cascade_mode = "off";
defparam \FIFO_1|mem[14][7] .sum_lutc_input = "datac";
defparam \FIFO_1|mem[14][7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y4_N2
maxv_lcell \FIFO_1|mem[2][7] (
// Equation(s):
// \FIFO_1|mem[2][7]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_1|mem[2][6]~9_combout , \FIFO_1|mem~23 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_1|mem~23 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[2][6]~9_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_1|mem[2][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[2][7] .lut_mask = "0000";
defparam \FIFO_1|mem[2][7] .operation_mode = "normal";
defparam \FIFO_1|mem[2][7] .output_mode = "reg_only";
defparam \FIFO_1|mem[2][7] .register_cascade_mode = "off";
defparam \FIFO_1|mem[2][7] .sum_lutc_input = "datac";
defparam \FIFO_1|mem[2][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y5_N2
maxv_lcell \FIFO_1|mem[6][7] (
// Equation(s):
// \FIFO_1|Mux1~2  = (\FIFO_1|rd_ptr [3] & (\FIFO_1|rd_ptr [2])) # (!\FIFO_1|rd_ptr [3] & ((\FIFO_1|rd_ptr [2] & (B2_mem[6][7])) # (!\FIFO_1|rd_ptr [2] & ((\FIFO_1|mem[2][7]~regout )))))

	.clk(\clk~combout ),
	.dataa(\FIFO_1|rd_ptr [3]),
	.datab(\FIFO_1|rd_ptr [2]),
	.datac(\FIFO_1|mem~23 ),
	.datad(\FIFO_1|mem[2][7]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[6][4]~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|Mux1~2 ),
	.regout(\FIFO_1|mem[6][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[6][7] .lut_mask = "d9c8";
defparam \FIFO_1|mem[6][7] .operation_mode = "normal";
defparam \FIFO_1|mem[6][7] .output_mode = "comb_only";
defparam \FIFO_1|mem[6][7] .register_cascade_mode = "off";
defparam \FIFO_1|mem[6][7] .sum_lutc_input = "qfbk";
defparam \FIFO_1|mem[6][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y5_N0
maxv_lcell \FIFO_1|mem[10][7] (
// Equation(s):
// \FIFO_1|Mux1~3  = (\FIFO_1|rd_ptr [3] & ((\FIFO_1|Mux1~2  & (\FIFO_1|mem[14][7]~regout )) # (!\FIFO_1|Mux1~2  & ((B2_mem[10][7]))))) # (!\FIFO_1|rd_ptr [3] & (((\FIFO_1|Mux1~2 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_1|mem[14][7]~regout ),
	.datab(\FIFO_1|rd_ptr [3]),
	.datac(\FIFO_1|mem~23 ),
	.datad(\FIFO_1|Mux1~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[10][8]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|Mux1~3 ),
	.regout(\FIFO_1|mem[10][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[10][7] .lut_mask = "bbc0";
defparam \FIFO_1|mem[10][7] .operation_mode = "normal";
defparam \FIFO_1|mem[10][7] .output_mode = "comb_only";
defparam \FIFO_1|mem[10][7] .register_cascade_mode = "off";
defparam \FIFO_1|mem[10][7] .sum_lutc_input = "qfbk";
defparam \FIFO_1|mem[10][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y5_N1
maxv_lcell \FIFO_1|Mux1~6 (
// Equation(s):
// \FIFO_1|Mux1~6_combout  = (\FIFO_1|rd_ptr [1] & ((\FIFO_1|rd_ptr [0]) # ((\FIFO_1|Mux1~3 )))) # (!\FIFO_1|rd_ptr [1] & (!\FIFO_1|rd_ptr [0] & (\FIFO_1|Mux1~5 )))

	.clk(gnd),
	.dataa(\FIFO_1|rd_ptr [1]),
	.datab(\FIFO_1|rd_ptr [0]),
	.datac(\FIFO_1|Mux1~5 ),
	.datad(\FIFO_1|Mux1~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|Mux1~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|Mux1~6 .lut_mask = "ba98";
defparam \FIFO_1|Mux1~6 .operation_mode = "normal";
defparam \FIFO_1|Mux1~6 .output_mode = "comb_only";
defparam \FIFO_1|Mux1~6 .register_cascade_mode = "off";
defparam \FIFO_1|Mux1~6 .sum_lutc_input = "datac";
defparam \FIFO_1|Mux1~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N6
maxv_lcell \FIFO_1|Mux1~9 (
// Equation(s):
// \FIFO_1|Mux1~9_combout  = (\FIFO_1|rd_ptr [0] & ((\FIFO_1|Mux1~6_combout  & (\FIFO_1|Mux1~8 )) # (!\FIFO_1|Mux1~6_combout  & ((\FIFO_1|Mux1~1 ))))) # (!\FIFO_1|rd_ptr [0] & (((\FIFO_1|Mux1~6_combout ))))

	.clk(gnd),
	.dataa(\FIFO_1|Mux1~8 ),
	.datab(\FIFO_1|Mux1~1 ),
	.datac(\FIFO_1|rd_ptr [0]),
	.datad(\FIFO_1|Mux1~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|Mux1~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|Mux1~9 .lut_mask = "afc0";
defparam \FIFO_1|Mux1~9 .operation_mode = "normal";
defparam \FIFO_1|Mux1~9 .output_mode = "comb_only";
defparam \FIFO_1|Mux1~9 .register_cascade_mode = "off";
defparam \FIFO_1|Mux1~9 .sum_lutc_input = "datac";
defparam \FIFO_1|Mux1~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N9
maxv_lcell \FIFO_1|data_out[7]~reg0 (
// Equation(s):
// \FIFO_1|data_out[7]~reg0_regout  = DFFEAS((\FIFO_1|Mux1~9_combout  & (((\resetn~combout )))), GLOBAL(\clk~combout ), VCC, , \FIFO_1|data_out[7]~20_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\FIFO_1|Mux1~9_combout ),
	.datab(vcc),
	.datac(\resetn~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_1|data_out[7]~20_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_1|data_out[7]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|data_out[7]~reg0 .lut_mask = "a0a0";
defparam \FIFO_1|data_out[7]~reg0 .operation_mode = "normal";
defparam \FIFO_1|data_out[7]~reg0 .output_mode = "reg_only";
defparam \FIFO_1|data_out[7]~reg0 .register_cascade_mode = "off";
defparam \FIFO_1|data_out[7]~reg0 .sum_lutc_input = "datac";
defparam \FIFO_1|data_out[7]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N1
maxv_lcell \FIFO_1|Equal1~0 (
// Equation(s):
// \FIFO_1|Equal1~0_combout  = (!\FIFO_1|data_out[5]~reg0_regout  & (!\FIFO_1|data_out[6]~reg0_regout  & (!\FIFO_1|data_out[4]~reg0_regout  & !\FIFO_1|data_out[7]~reg0_regout )))

	.clk(gnd),
	.dataa(\FIFO_1|data_out[5]~reg0_regout ),
	.datab(\FIFO_1|data_out[6]~reg0_regout ),
	.datac(\FIFO_1|data_out[4]~reg0_regout ),
	.datad(\FIFO_1|data_out[7]~reg0_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|Equal1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|Equal1~0 .lut_mask = "0001";
defparam \FIFO_1|Equal1~0 .operation_mode = "normal";
defparam \FIFO_1|Equal1~0 .output_mode = "comb_only";
defparam \FIFO_1|Equal1~0 .register_cascade_mode = "off";
defparam \FIFO_1|Equal1~0 .sum_lutc_input = "datac";
defparam \FIFO_1|Equal1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N3
maxv_lcell \FIFO_1|data_out[0]~en (
// Equation(s):
// \FIFO_1|data_out[0]~en_regout  = DFFEAS((((!\FIFO_1|always2~2_combout  & !\SYNCHRONIZER|soft_reset_1~regout )) # (!\resetn~combout )), GLOBAL(\clk~combout ), VCC, , \FIFO_1|data_out[7]~20_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\FIFO_1|always2~2_combout ),
	.datab(vcc),
	.datac(\resetn~combout ),
	.datad(\SYNCHRONIZER|soft_reset_1~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_1|data_out[7]~20_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_1|data_out[0]~en_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|data_out[0]~en .lut_mask = "0f5f";
defparam \FIFO_1|data_out[0]~en .operation_mode = "normal";
defparam \FIFO_1|data_out[0]~en .output_mode = "reg_only";
defparam \FIFO_1|data_out[0]~en .register_cascade_mode = "off";
defparam \FIFO_1|data_out[0]~en .sum_lutc_input = "datac";
defparam \FIFO_1|data_out[0]~en .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N2
maxv_lcell \FIFO_1|mem[1][3] (
// Equation(s):
// \FIFO_1|mem~19  = ((\resetn~combout  & (\comb_3|data_out [3] & !\SYNCHRONIZER|soft_reset_1~regout )))
// \FIFO_1|mem[1][3]~regout  = DFFEAS(\FIFO_1|mem~19 , GLOBAL(\clk~combout ), VCC, , \FIFO_1|mem[1][2]~10_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\resetn~combout ),
	.datac(\comb_3|data_out [3]),
	.datad(\SYNCHRONIZER|soft_reset_1~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_1|mem[1][2]~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|mem~19 ),
	.regout(\FIFO_1|mem[1][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[1][3] .lut_mask = "00c0";
defparam \FIFO_1|mem[1][3] .operation_mode = "normal";
defparam \FIFO_1|mem[1][3] .output_mode = "reg_and_comb";
defparam \FIFO_1|mem[1][3] .register_cascade_mode = "off";
defparam \FIFO_1|mem[1][3] .sum_lutc_input = "datac";
defparam \FIFO_1|mem[1][3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N7
maxv_lcell \FIFO_1|mem[13][3] (
// Equation(s):
// \FIFO_1|mem[13][3]~regout  = DFFEAS((((\FIFO_1|mem~19 ))), GLOBAL(\clk~combout ), VCC, , \FIFO_1|mem[13][1]~13_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_1|mem~19 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_1|mem[13][1]~13_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_1|mem[13][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[13][3] .lut_mask = "ff00";
defparam \FIFO_1|mem[13][3] .operation_mode = "normal";
defparam \FIFO_1|mem[13][3] .output_mode = "reg_only";
defparam \FIFO_1|mem[13][3] .register_cascade_mode = "off";
defparam \FIFO_1|mem[13][3] .sum_lutc_input = "datac";
defparam \FIFO_1|mem[13][3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N3
maxv_lcell \FIFO_1|mem[9][3] (
// Equation(s):
// \FIFO_1|Mux5~0  = (\FIFO_1|rd_ptr [2] & (((\FIFO_1|rd_ptr [3])))) # (!\FIFO_1|rd_ptr [2] & ((\FIFO_1|rd_ptr [3] & ((B2_mem[9][3]))) # (!\FIFO_1|rd_ptr [3] & (\FIFO_1|mem[1][3]~regout ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_1|mem[1][3]~regout ),
	.datab(\FIFO_1|rd_ptr [2]),
	.datac(\FIFO_1|mem~19 ),
	.datad(\FIFO_1|rd_ptr [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[9][7]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|Mux5~0 ),
	.regout(\FIFO_1|mem[9][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[9][3] .lut_mask = "fc22";
defparam \FIFO_1|mem[9][3] .operation_mode = "normal";
defparam \FIFO_1|mem[9][3] .output_mode = "comb_only";
defparam \FIFO_1|mem[9][3] .register_cascade_mode = "off";
defparam \FIFO_1|mem[9][3] .sum_lutc_input = "qfbk";
defparam \FIFO_1|mem[9][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y5_N4
maxv_lcell \FIFO_1|mem[5][3] (
// Equation(s):
// \FIFO_1|Mux5~1  = (\FIFO_1|rd_ptr [2] & ((\FIFO_1|Mux5~0  & (\FIFO_1|mem[13][3]~regout )) # (!\FIFO_1|Mux5~0  & ((B2_mem[5][3]))))) # (!\FIFO_1|rd_ptr [2] & (((\FIFO_1|Mux5~0 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_1|mem[13][3]~regout ),
	.datab(\FIFO_1|rd_ptr [2]),
	.datac(\FIFO_1|mem~19 ),
	.datad(\FIFO_1|Mux5~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[5][1]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|Mux5~1 ),
	.regout(\FIFO_1|mem[5][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[5][3] .lut_mask = "bbc0";
defparam \FIFO_1|mem[5][3] .operation_mode = "normal";
defparam \FIFO_1|mem[5][3] .output_mode = "comb_only";
defparam \FIFO_1|mem[5][3] .register_cascade_mode = "off";
defparam \FIFO_1|mem[5][3] .sum_lutc_input = "qfbk";
defparam \FIFO_1|mem[5][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y3_N6
maxv_lcell \FIFO_1|mem[15][3] (
// Equation(s):
// \FIFO_1|mem[15][3]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_1|mem[15][5]~16_combout , \FIFO_1|mem~19 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_1|mem~19 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[15][5]~16_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_1|mem[15][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[15][3] .lut_mask = "0000";
defparam \FIFO_1|mem[15][3] .operation_mode = "normal";
defparam \FIFO_1|mem[15][3] .output_mode = "reg_only";
defparam \FIFO_1|mem[15][3] .register_cascade_mode = "off";
defparam \FIFO_1|mem[15][3] .sum_lutc_input = "datac";
defparam \FIFO_1|mem[15][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y4_N8
maxv_lcell \FIFO_1|mem[3][3] (
// Equation(s):
// \FIFO_1|mem[3][3]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_1|mem[3][7]~12_combout , \FIFO_1|mem~19 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_1|mem~19 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[3][7]~12_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_1|mem[3][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[3][3] .lut_mask = "0000";
defparam \FIFO_1|mem[3][3] .operation_mode = "normal";
defparam \FIFO_1|mem[3][3] .output_mode = "reg_only";
defparam \FIFO_1|mem[3][3] .register_cascade_mode = "off";
defparam \FIFO_1|mem[3][3] .sum_lutc_input = "datac";
defparam \FIFO_1|mem[3][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y5_N7
maxv_lcell \FIFO_1|mem[11][3] (
// Equation(s):
// \FIFO_1|Mux5~7  = (\FIFO_1|rd_ptr [3] & (((B2_mem[11][3]) # (\FIFO_1|rd_ptr [2])))) # (!\FIFO_1|rd_ptr [3] & (\FIFO_1|mem[3][3]~regout  & ((!\FIFO_1|rd_ptr [2]))))

	.clk(\clk~combout ),
	.dataa(\FIFO_1|mem[3][3]~regout ),
	.datab(\FIFO_1|rd_ptr [3]),
	.datac(\FIFO_1|mem~19 ),
	.datad(\FIFO_1|rd_ptr [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[11][6]~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|Mux5~7 ),
	.regout(\FIFO_1|mem[11][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[11][3] .lut_mask = "cce2";
defparam \FIFO_1|mem[11][3] .operation_mode = "normal";
defparam \FIFO_1|mem[11][3] .output_mode = "comb_only";
defparam \FIFO_1|mem[11][3] .register_cascade_mode = "off";
defparam \FIFO_1|mem[11][3] .sum_lutc_input = "qfbk";
defparam \FIFO_1|mem[11][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y5_N8
maxv_lcell \FIFO_1|mem[7][3] (
// Equation(s):
// \FIFO_1|Mux5~8  = (\FIFO_1|rd_ptr [2] & ((\FIFO_1|Mux5~7  & (\FIFO_1|mem[15][3]~regout )) # (!\FIFO_1|Mux5~7  & ((B2_mem[7][3]))))) # (!\FIFO_1|rd_ptr [2] & (((\FIFO_1|Mux5~7 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_1|mem[15][3]~regout ),
	.datab(\FIFO_1|rd_ptr [2]),
	.datac(\FIFO_1|mem~19 ),
	.datad(\FIFO_1|Mux5~7 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[7][7]~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|Mux5~8 ),
	.regout(\FIFO_1|mem[7][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[7][3] .lut_mask = "bbc0";
defparam \FIFO_1|mem[7][3] .operation_mode = "normal";
defparam \FIFO_1|mem[7][3] .output_mode = "comb_only";
defparam \FIFO_1|mem[7][3] .register_cascade_mode = "off";
defparam \FIFO_1|mem[7][3] .sum_lutc_input = "qfbk";
defparam \FIFO_1|mem[7][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y5_N8
maxv_lcell \FIFO_1|mem[14][3] (
// Equation(s):
// \FIFO_1|mem[14][3]~regout  = DFFEAS((((\FIFO_1|mem~19 ))), GLOBAL(\clk~combout ), VCC, , \FIFO_1|mem[14][0]~14_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_1|mem~19 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_1|mem[14][0]~14_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_1|mem[14][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[14][3] .lut_mask = "f0f0";
defparam \FIFO_1|mem[14][3] .operation_mode = "normal";
defparam \FIFO_1|mem[14][3] .output_mode = "reg_only";
defparam \FIFO_1|mem[14][3] .register_cascade_mode = "off";
defparam \FIFO_1|mem[14][3] .sum_lutc_input = "datac";
defparam \FIFO_1|mem[14][3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y4_N1
maxv_lcell \FIFO_1|mem[2][3] (
// Equation(s):
// \FIFO_1|mem[2][3]~regout  = DFFEAS((((\FIFO_1|mem~19 ))), GLOBAL(\clk~combout ), VCC, , \FIFO_1|mem[2][6]~9_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_1|mem~19 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_1|mem[2][6]~9_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_1|mem[2][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[2][3] .lut_mask = "ff00";
defparam \FIFO_1|mem[2][3] .operation_mode = "normal";
defparam \FIFO_1|mem[2][3] .output_mode = "reg_only";
defparam \FIFO_1|mem[2][3] .register_cascade_mode = "off";
defparam \FIFO_1|mem[2][3] .sum_lutc_input = "datac";
defparam \FIFO_1|mem[2][3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N3
maxv_lcell \FIFO_1|mem[6][3] (
// Equation(s):
// \FIFO_1|Mux5~2  = (\FIFO_1|rd_ptr [3] & (\FIFO_1|rd_ptr [2])) # (!\FIFO_1|rd_ptr [3] & ((\FIFO_1|rd_ptr [2] & (B2_mem[6][3])) # (!\FIFO_1|rd_ptr [2] & ((\FIFO_1|mem[2][3]~regout )))))

	.clk(\clk~combout ),
	.dataa(\FIFO_1|rd_ptr [3]),
	.datab(\FIFO_1|rd_ptr [2]),
	.datac(\FIFO_1|mem~19 ),
	.datad(\FIFO_1|mem[2][3]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[6][4]~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|Mux5~2 ),
	.regout(\FIFO_1|mem[6][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[6][3] .lut_mask = "d9c8";
defparam \FIFO_1|mem[6][3] .operation_mode = "normal";
defparam \FIFO_1|mem[6][3] .output_mode = "comb_only";
defparam \FIFO_1|mem[6][3] .register_cascade_mode = "off";
defparam \FIFO_1|mem[6][3] .sum_lutc_input = "qfbk";
defparam \FIFO_1|mem[6][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y5_N7
maxv_lcell \FIFO_1|mem[10][3] (
// Equation(s):
// \FIFO_1|Mux5~3  = (\FIFO_1|rd_ptr [3] & ((\FIFO_1|Mux5~2  & (\FIFO_1|mem[14][3]~regout )) # (!\FIFO_1|Mux5~2  & ((B2_mem[10][3]))))) # (!\FIFO_1|rd_ptr [3] & (((\FIFO_1|Mux5~2 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_1|rd_ptr [3]),
	.datab(\FIFO_1|mem[14][3]~regout ),
	.datac(\FIFO_1|mem~19 ),
	.datad(\FIFO_1|Mux5~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[10][8]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|Mux5~3 ),
	.regout(\FIFO_1|mem[10][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[10][3] .lut_mask = "dda0";
defparam \FIFO_1|mem[10][3] .operation_mode = "normal";
defparam \FIFO_1|mem[10][3] .output_mode = "comb_only";
defparam \FIFO_1|mem[10][3] .register_cascade_mode = "off";
defparam \FIFO_1|mem[10][3] .sum_lutc_input = "qfbk";
defparam \FIFO_1|mem[10][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y6_N0
maxv_lcell \FIFO_1|mem[12][3] (
// Equation(s):
// \FIFO_1|mem[12][3]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_1|mem[12][8]~15_combout , \FIFO_1|mem~19 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_1|mem~19 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[12][8]~15_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_1|mem[12][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[12][3] .lut_mask = "0000";
defparam \FIFO_1|mem[12][3] .operation_mode = "normal";
defparam \FIFO_1|mem[12][3] .output_mode = "reg_only";
defparam \FIFO_1|mem[12][3] .register_cascade_mode = "off";
defparam \FIFO_1|mem[12][3] .sum_lutc_input = "datac";
defparam \FIFO_1|mem[12][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y6_N5
maxv_lcell \FIFO_1|mem[0][3] (
// Equation(s):
// \FIFO_1|mem[0][3]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_1|mem[0][0]~11_combout , \FIFO_1|mem~19 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_1|mem~19 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[0][0]~11_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_1|mem[0][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[0][3] .lut_mask = "0000";
defparam \FIFO_1|mem[0][3] .operation_mode = "normal";
defparam \FIFO_1|mem[0][3] .output_mode = "reg_only";
defparam \FIFO_1|mem[0][3] .register_cascade_mode = "off";
defparam \FIFO_1|mem[0][3] .sum_lutc_input = "datac";
defparam \FIFO_1|mem[0][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y5_N1
maxv_lcell \FIFO_1|mem[4][3] (
// Equation(s):
// \FIFO_1|Mux5~4  = (\FIFO_1|rd_ptr [3] & (((\FIFO_1|rd_ptr [2])))) # (!\FIFO_1|rd_ptr [3] & ((\FIFO_1|rd_ptr [2] & ((B2_mem[4][3]))) # (!\FIFO_1|rd_ptr [2] & (\FIFO_1|mem[0][3]~regout ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_1|mem[0][3]~regout ),
	.datab(\FIFO_1|rd_ptr [3]),
	.datac(\FIFO_1|mem~19 ),
	.datad(\FIFO_1|rd_ptr [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[4][0]~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|Mux5~4 ),
	.regout(\FIFO_1|mem[4][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[4][3] .lut_mask = "fc22";
defparam \FIFO_1|mem[4][3] .operation_mode = "normal";
defparam \FIFO_1|mem[4][3] .output_mode = "comb_only";
defparam \FIFO_1|mem[4][3] .register_cascade_mode = "off";
defparam \FIFO_1|mem[4][3] .sum_lutc_input = "qfbk";
defparam \FIFO_1|mem[4][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y5_N2
maxv_lcell \FIFO_1|mem[8][3] (
// Equation(s):
// \FIFO_1|Mux5~5  = (\FIFO_1|rd_ptr [3] & ((\FIFO_1|Mux5~4  & (\FIFO_1|mem[12][3]~regout )) # (!\FIFO_1|Mux5~4  & ((B2_mem[8][3]))))) # (!\FIFO_1|rd_ptr [3] & (((\FIFO_1|Mux5~4 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_1|mem[12][3]~regout ),
	.datab(\FIFO_1|rd_ptr [3]),
	.datac(\FIFO_1|mem~19 ),
	.datad(\FIFO_1|Mux5~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[8][2]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|Mux5~5 ),
	.regout(\FIFO_1|mem[8][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[8][3] .lut_mask = "bbc0";
defparam \FIFO_1|mem[8][3] .operation_mode = "normal";
defparam \FIFO_1|mem[8][3] .output_mode = "comb_only";
defparam \FIFO_1|mem[8][3] .register_cascade_mode = "off";
defparam \FIFO_1|mem[8][3] .sum_lutc_input = "qfbk";
defparam \FIFO_1|mem[8][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y4_N8
maxv_lcell \FIFO_1|Mux5~6 (
// Equation(s):
// \FIFO_1|Mux5~6_combout  = (\FIFO_1|rd_ptr [1] & ((\FIFO_1|rd_ptr [0]) # ((\FIFO_1|Mux5~3 )))) # (!\FIFO_1|rd_ptr [1] & (!\FIFO_1|rd_ptr [0] & ((\FIFO_1|Mux5~5 ))))

	.clk(gnd),
	.dataa(\FIFO_1|rd_ptr [1]),
	.datab(\FIFO_1|rd_ptr [0]),
	.datac(\FIFO_1|Mux5~3 ),
	.datad(\FIFO_1|Mux5~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|Mux5~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|Mux5~6 .lut_mask = "b9a8";
defparam \FIFO_1|Mux5~6 .operation_mode = "normal";
defparam \FIFO_1|Mux5~6 .output_mode = "comb_only";
defparam \FIFO_1|Mux5~6 .register_cascade_mode = "off";
defparam \FIFO_1|Mux5~6 .sum_lutc_input = "datac";
defparam \FIFO_1|Mux5~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N9
maxv_lcell \FIFO_1|Mux5~9 (
// Equation(s):
// \FIFO_1|Mux5~9_combout  = (\FIFO_1|rd_ptr [0] & ((\FIFO_1|Mux5~6_combout  & ((\FIFO_1|Mux5~8 ))) # (!\FIFO_1|Mux5~6_combout  & (\FIFO_1|Mux5~1 )))) # (!\FIFO_1|rd_ptr [0] & (((\FIFO_1|Mux5~6_combout ))))

	.clk(gnd),
	.dataa(\FIFO_1|Mux5~1 ),
	.datab(\FIFO_1|rd_ptr [0]),
	.datac(\FIFO_1|Mux5~8 ),
	.datad(\FIFO_1|Mux5~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|Mux5~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|Mux5~9 .lut_mask = "f388";
defparam \FIFO_1|Mux5~9 .operation_mode = "normal";
defparam \FIFO_1|Mux5~9 .output_mode = "comb_only";
defparam \FIFO_1|Mux5~9 .register_cascade_mode = "off";
defparam \FIFO_1|Mux5~9 .sum_lutc_input = "datac";
defparam \FIFO_1|Mux5~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N0
maxv_lcell \FIFO_1|data_out[3]~reg0 (
// Equation(s):
// \FIFO_1|data_out[3]~reg0_regout  = DFFEAS((\resetn~combout  & (((\FIFO_1|Mux5~9_combout )))), GLOBAL(\clk~combout ), VCC, , \FIFO_1|data_out[7]~20_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\resetn~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_1|Mux5~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_1|data_out[7]~20_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_1|data_out[3]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|data_out[3]~reg0 .lut_mask = "aa00";
defparam \FIFO_1|data_out[3]~reg0 .operation_mode = "normal";
defparam \FIFO_1|data_out[3]~reg0 .output_mode = "reg_only";
defparam \FIFO_1|data_out[3]~reg0 .register_cascade_mode = "off";
defparam \FIFO_1|data_out[3]~reg0 .sum_lutc_input = "datac";
defparam \FIFO_1|data_out[3]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N4
maxv_lcell \FIFO_1|mem[4][2] (
// Equation(s):
// \FIFO_1|mem~18  = ((\comb_3|data_out [2] & (!\SYNCHRONIZER|soft_reset_1~regout  & \resetn~combout )))
// \FIFO_1|mem[4][2]~regout  = DFFEAS(\FIFO_1|mem~18 , GLOBAL(\clk~combout ), VCC, , \FIFO_1|mem[4][0]~7_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\comb_3|data_out [2]),
	.datac(\SYNCHRONIZER|soft_reset_1~regout ),
	.datad(\resetn~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_1|mem[4][0]~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|mem~18 ),
	.regout(\FIFO_1|mem[4][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[4][2] .lut_mask = "0c00";
defparam \FIFO_1|mem[4][2] .operation_mode = "normal";
defparam \FIFO_1|mem[4][2] .output_mode = "reg_and_comb";
defparam \FIFO_1|mem[4][2] .register_cascade_mode = "off";
defparam \FIFO_1|mem[4][2] .sum_lutc_input = "datac";
defparam \FIFO_1|mem[4][2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y3_N7
maxv_lcell \FIFO_1|mem[15][2] (
// Equation(s):
// \FIFO_1|mem[15][2]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_1|mem[15][5]~16_combout , \FIFO_1|mem~18 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_1|mem~18 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[15][5]~16_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_1|mem[15][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[15][2] .lut_mask = "0000";
defparam \FIFO_1|mem[15][2] .operation_mode = "normal";
defparam \FIFO_1|mem[15][2] .output_mode = "reg_only";
defparam \FIFO_1|mem[15][2] .register_cascade_mode = "off";
defparam \FIFO_1|mem[15][2] .sum_lutc_input = "datac";
defparam \FIFO_1|mem[15][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y3_N8
maxv_lcell \FIFO_1|mem[12][2] (
// Equation(s):
// \FIFO_1|mem[12][2]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_1|mem[12][8]~15_combout , \FIFO_1|mem~18 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_1|mem~18 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[12][8]~15_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_1|mem[12][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[12][2] .lut_mask = "0000";
defparam \FIFO_1|mem[12][2] .operation_mode = "normal";
defparam \FIFO_1|mem[12][2] .output_mode = "reg_only";
defparam \FIFO_1|mem[12][2] .register_cascade_mode = "off";
defparam \FIFO_1|mem[12][2] .sum_lutc_input = "datac";
defparam \FIFO_1|mem[12][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y3_N1
maxv_lcell \FIFO_1|mem[13][2] (
// Equation(s):
// \FIFO_1|Mux6~7  = (\FIFO_1|rd_ptr [0] & (((B2_mem[13][2]) # (\FIFO_1|rd_ptr [1])))) # (!\FIFO_1|rd_ptr [0] & (\FIFO_1|mem[12][2]~regout  & ((!\FIFO_1|rd_ptr [1]))))

	.clk(\clk~combout ),
	.dataa(\FIFO_1|rd_ptr [0]),
	.datab(\FIFO_1|mem[12][2]~regout ),
	.datac(\FIFO_1|mem~18 ),
	.datad(\FIFO_1|rd_ptr [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[13][1]~13_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|Mux6~7 ),
	.regout(\FIFO_1|mem[13][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[13][2] .lut_mask = "aae4";
defparam \FIFO_1|mem[13][2] .operation_mode = "normal";
defparam \FIFO_1|mem[13][2] .output_mode = "comb_only";
defparam \FIFO_1|mem[13][2] .register_cascade_mode = "off";
defparam \FIFO_1|mem[13][2] .sum_lutc_input = "qfbk";
defparam \FIFO_1|mem[13][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y3_N2
maxv_lcell \FIFO_1|mem[14][2] (
// Equation(s):
// \FIFO_1|Mux6~8  = (\FIFO_1|rd_ptr [1] & ((\FIFO_1|Mux6~7  & (\FIFO_1|mem[15][2]~regout )) # (!\FIFO_1|Mux6~7  & ((B2_mem[14][2]))))) # (!\FIFO_1|rd_ptr [1] & (((\FIFO_1|Mux6~7 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_1|mem[15][2]~regout ),
	.datab(\FIFO_1|rd_ptr [1]),
	.datac(\FIFO_1|mem~18 ),
	.datad(\FIFO_1|Mux6~7 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[14][0]~14_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|Mux6~8 ),
	.regout(\FIFO_1|mem[14][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[14][2] .lut_mask = "bbc0";
defparam \FIFO_1|mem[14][2] .operation_mode = "normal";
defparam \FIFO_1|mem[14][2] .output_mode = "comb_only";
defparam \FIFO_1|mem[14][2] .register_cascade_mode = "off";
defparam \FIFO_1|mem[14][2] .sum_lutc_input = "qfbk";
defparam \FIFO_1|mem[14][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y2_N4
maxv_lcell \FIFO_1|mem[7][2] (
// Equation(s):
// \FIFO_1|mem[7][2]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_1|mem[7][7]~8_combout , \FIFO_1|mem~18 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_1|mem~18 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[7][7]~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_1|mem[7][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[7][2] .lut_mask = "0000";
defparam \FIFO_1|mem[7][2] .operation_mode = "normal";
defparam \FIFO_1|mem[7][2] .output_mode = "reg_only";
defparam \FIFO_1|mem[7][2] .register_cascade_mode = "off";
defparam \FIFO_1|mem[7][2] .sum_lutc_input = "datac";
defparam \FIFO_1|mem[7][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y2_N5
maxv_lcell \FIFO_1|mem[5][2] (
// Equation(s):
// \FIFO_1|Mux6~0  = (\FIFO_1|rd_ptr [0] & (((B2_mem[5][2]) # (\FIFO_1|rd_ptr [1])))) # (!\FIFO_1|rd_ptr [0] & (\FIFO_1|mem[4][2]~regout  & ((!\FIFO_1|rd_ptr [1]))))

	.clk(\clk~combout ),
	.dataa(\FIFO_1|rd_ptr [0]),
	.datab(\FIFO_1|mem[4][2]~regout ),
	.datac(\FIFO_1|mem~18 ),
	.datad(\FIFO_1|rd_ptr [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[5][1]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|Mux6~0 ),
	.regout(\FIFO_1|mem[5][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[5][2] .lut_mask = "aae4";
defparam \FIFO_1|mem[5][2] .operation_mode = "normal";
defparam \FIFO_1|mem[5][2] .output_mode = "comb_only";
defparam \FIFO_1|mem[5][2] .register_cascade_mode = "off";
defparam \FIFO_1|mem[5][2] .sum_lutc_input = "qfbk";
defparam \FIFO_1|mem[5][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y2_N6
maxv_lcell \FIFO_1|mem[6][2] (
// Equation(s):
// \FIFO_1|Mux6~1  = (\FIFO_1|rd_ptr [1] & ((\FIFO_1|Mux6~0  & (\FIFO_1|mem[7][2]~regout )) # (!\FIFO_1|Mux6~0  & ((B2_mem[6][2]))))) # (!\FIFO_1|rd_ptr [1] & (((\FIFO_1|Mux6~0 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_1|rd_ptr [1]),
	.datab(\FIFO_1|mem[7][2]~regout ),
	.datac(\FIFO_1|mem~18 ),
	.datad(\FIFO_1|Mux6~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[6][4]~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|Mux6~1 ),
	.regout(\FIFO_1|mem[6][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[6][2] .lut_mask = "dda0";
defparam \FIFO_1|mem[6][2] .operation_mode = "normal";
defparam \FIFO_1|mem[6][2] .output_mode = "comb_only";
defparam \FIFO_1|mem[6][2] .register_cascade_mode = "off";
defparam \FIFO_1|mem[6][2] .sum_lutc_input = "qfbk";
defparam \FIFO_1|mem[6][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y4_N3
maxv_lcell \FIFO_1|mem[11][2] (
// Equation(s):
// \FIFO_1|mem[11][2]~regout  = DFFEAS((((\FIFO_1|mem~18 ))), GLOBAL(\clk~combout ), VCC, , \FIFO_1|mem[11][6]~4_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_1|mem~18 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_1|mem[11][6]~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_1|mem[11][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[11][2] .lut_mask = "ff00";
defparam \FIFO_1|mem[11][2] .operation_mode = "normal";
defparam \FIFO_1|mem[11][2] .output_mode = "reg_only";
defparam \FIFO_1|mem[11][2] .register_cascade_mode = "off";
defparam \FIFO_1|mem[11][2] .sum_lutc_input = "datac";
defparam \FIFO_1|mem[11][2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N7
maxv_lcell \FIFO_1|mem[8][2] (
// Equation(s):
// \FIFO_1|mem[8][2]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_1|mem[8][2]~3_combout , \FIFO_1|mem~18 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_1|mem~18 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[8][2]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_1|mem[8][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[8][2] .lut_mask = "0000";
defparam \FIFO_1|mem[8][2] .operation_mode = "normal";
defparam \FIFO_1|mem[8][2] .output_mode = "reg_only";
defparam \FIFO_1|mem[8][2] .register_cascade_mode = "off";
defparam \FIFO_1|mem[8][2] .sum_lutc_input = "datac";
defparam \FIFO_1|mem[8][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y4_N5
maxv_lcell \FIFO_1|mem[10][2] (
// Equation(s):
// \FIFO_1|Mux6~2  = (\FIFO_1|rd_ptr [1] & ((\FIFO_1|rd_ptr [0]) # ((B2_mem[10][2])))) # (!\FIFO_1|rd_ptr [1] & (!\FIFO_1|rd_ptr [0] & ((\FIFO_1|mem[8][2]~regout ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_1|rd_ptr [1]),
	.datab(\FIFO_1|rd_ptr [0]),
	.datac(\FIFO_1|mem~18 ),
	.datad(\FIFO_1|mem[8][2]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[10][8]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|Mux6~2 ),
	.regout(\FIFO_1|mem[10][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[10][2] .lut_mask = "b9a8";
defparam \FIFO_1|mem[10][2] .operation_mode = "normal";
defparam \FIFO_1|mem[10][2] .output_mode = "comb_only";
defparam \FIFO_1|mem[10][2] .register_cascade_mode = "off";
defparam \FIFO_1|mem[10][2] .sum_lutc_input = "qfbk";
defparam \FIFO_1|mem[10][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y4_N6
maxv_lcell \FIFO_1|mem[9][2] (
// Equation(s):
// \FIFO_1|Mux6~3  = (\FIFO_1|rd_ptr [0] & ((\FIFO_1|Mux6~2  & (\FIFO_1|mem[11][2]~regout )) # (!\FIFO_1|Mux6~2  & ((B2_mem[9][2]))))) # (!\FIFO_1|rd_ptr [0] & (((\FIFO_1|Mux6~2 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_1|rd_ptr [0]),
	.datab(\FIFO_1|mem[11][2]~regout ),
	.datac(\FIFO_1|mem~18 ),
	.datad(\FIFO_1|Mux6~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[9][7]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|Mux6~3 ),
	.regout(\FIFO_1|mem[9][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[9][2] .lut_mask = "dda0";
defparam \FIFO_1|mem[9][2] .operation_mode = "normal";
defparam \FIFO_1|mem[9][2] .output_mode = "comb_only";
defparam \FIFO_1|mem[9][2] .register_cascade_mode = "off";
defparam \FIFO_1|mem[9][2] .sum_lutc_input = "qfbk";
defparam \FIFO_1|mem[9][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y4_N6
maxv_lcell \FIFO_1|mem[3][2] (
// Equation(s):
// \FIFO_1|mem[3][2]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_1|mem[3][7]~12_combout , \FIFO_1|mem~18 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_1|mem~18 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[3][7]~12_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_1|mem[3][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[3][2] .lut_mask = "0000";
defparam \FIFO_1|mem[3][2] .operation_mode = "normal";
defparam \FIFO_1|mem[3][2] .output_mode = "reg_only";
defparam \FIFO_1|mem[3][2] .register_cascade_mode = "off";
defparam \FIFO_1|mem[3][2] .sum_lutc_input = "datac";
defparam \FIFO_1|mem[3][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y4_N3
maxv_lcell \FIFO_1|mem[0][2] (
// Equation(s):
// \FIFO_1|mem[0][2]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_1|mem[0][0]~11_combout , \FIFO_1|mem~18 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_1|mem~18 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[0][0]~11_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_1|mem[0][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[0][2] .lut_mask = "0000";
defparam \FIFO_1|mem[0][2] .operation_mode = "normal";
defparam \FIFO_1|mem[0][2] .output_mode = "reg_only";
defparam \FIFO_1|mem[0][2] .register_cascade_mode = "off";
defparam \FIFO_1|mem[0][2] .sum_lutc_input = "datac";
defparam \FIFO_1|mem[0][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y4_N8
maxv_lcell \FIFO_1|mem[2][2] (
// Equation(s):
// \FIFO_1|Mux6~4  = (\FIFO_1|rd_ptr [0] & (((\FIFO_1|rd_ptr [1])))) # (!\FIFO_1|rd_ptr [0] & ((\FIFO_1|rd_ptr [1] & ((B2_mem[2][2]))) # (!\FIFO_1|rd_ptr [1] & (\FIFO_1|mem[0][2]~regout ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_1|mem[0][2]~regout ),
	.datab(\FIFO_1|rd_ptr [0]),
	.datac(\FIFO_1|mem~18 ),
	.datad(\FIFO_1|rd_ptr [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[2][6]~9_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|Mux6~4 ),
	.regout(\FIFO_1|mem[2][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[2][2] .lut_mask = "fc22";
defparam \FIFO_1|mem[2][2] .operation_mode = "normal";
defparam \FIFO_1|mem[2][2] .output_mode = "comb_only";
defparam \FIFO_1|mem[2][2] .register_cascade_mode = "off";
defparam \FIFO_1|mem[2][2] .sum_lutc_input = "qfbk";
defparam \FIFO_1|mem[2][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y4_N7
maxv_lcell \FIFO_1|mem[1][2] (
// Equation(s):
// \FIFO_1|Mux6~5  = (\FIFO_1|rd_ptr [0] & ((\FIFO_1|Mux6~4  & (\FIFO_1|mem[3][2]~regout )) # (!\FIFO_1|Mux6~4  & ((B2_mem[1][2]))))) # (!\FIFO_1|rd_ptr [0] & (((\FIFO_1|Mux6~4 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_1|mem[3][2]~regout ),
	.datab(\FIFO_1|rd_ptr [0]),
	.datac(\FIFO_1|mem~18 ),
	.datad(\FIFO_1|Mux6~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[1][2]~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|Mux6~5 ),
	.regout(\FIFO_1|mem[1][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[1][2] .lut_mask = "bbc0";
defparam \FIFO_1|mem[1][2] .operation_mode = "normal";
defparam \FIFO_1|mem[1][2] .output_mode = "comb_only";
defparam \FIFO_1|mem[1][2] .register_cascade_mode = "off";
defparam \FIFO_1|mem[1][2] .sum_lutc_input = "qfbk";
defparam \FIFO_1|mem[1][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y4_N1
maxv_lcell \FIFO_1|Mux6~6 (
// Equation(s):
// \FIFO_1|Mux6~6_combout  = (\FIFO_1|rd_ptr [2] & (\FIFO_1|rd_ptr [3])) # (!\FIFO_1|rd_ptr [2] & ((\FIFO_1|rd_ptr [3] & (\FIFO_1|Mux6~3 )) # (!\FIFO_1|rd_ptr [3] & ((\FIFO_1|Mux6~5 )))))

	.clk(gnd),
	.dataa(\FIFO_1|rd_ptr [2]),
	.datab(\FIFO_1|rd_ptr [3]),
	.datac(\FIFO_1|Mux6~3 ),
	.datad(\FIFO_1|Mux6~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|Mux6~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|Mux6~6 .lut_mask = "d9c8";
defparam \FIFO_1|Mux6~6 .operation_mode = "normal";
defparam \FIFO_1|Mux6~6 .output_mode = "comb_only";
defparam \FIFO_1|Mux6~6 .register_cascade_mode = "off";
defparam \FIFO_1|Mux6~6 .sum_lutc_input = "datac";
defparam \FIFO_1|Mux6~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y4_N2
maxv_lcell \FIFO_1|Mux6~9 (
// Equation(s):
// \FIFO_1|Mux6~9_combout  = (\FIFO_1|rd_ptr [2] & ((\FIFO_1|Mux6~6_combout  & (\FIFO_1|Mux6~8 )) # (!\FIFO_1|Mux6~6_combout  & ((\FIFO_1|Mux6~1 ))))) # (!\FIFO_1|rd_ptr [2] & (((\FIFO_1|Mux6~6_combout ))))

	.clk(gnd),
	.dataa(\FIFO_1|rd_ptr [2]),
	.datab(\FIFO_1|Mux6~8 ),
	.datac(\FIFO_1|Mux6~1 ),
	.datad(\FIFO_1|Mux6~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|Mux6~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|Mux6~9 .lut_mask = "dda0";
defparam \FIFO_1|Mux6~9 .operation_mode = "normal";
defparam \FIFO_1|Mux6~9 .output_mode = "comb_only";
defparam \FIFO_1|Mux6~9 .register_cascade_mode = "off";
defparam \FIFO_1|Mux6~9 .sum_lutc_input = "datac";
defparam \FIFO_1|Mux6~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N6
maxv_lcell \FIFO_1|data_out[2]~reg0 (
// Equation(s):
// \FIFO_1|data_out[2]~reg0_regout  = DFFEAS((((\resetn~combout  & \FIFO_1|Mux6~9_combout ))), GLOBAL(\clk~combout ), VCC, , \FIFO_1|data_out[7]~20_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\resetn~combout ),
	.datad(\FIFO_1|Mux6~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_1|data_out[7]~20_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_1|data_out[2]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|data_out[2]~reg0 .lut_mask = "f000";
defparam \FIFO_1|data_out[2]~reg0 .operation_mode = "normal";
defparam \FIFO_1|data_out[2]~reg0 .output_mode = "reg_only";
defparam \FIFO_1|data_out[2]~reg0 .register_cascade_mode = "off";
defparam \FIFO_1|data_out[2]~reg0 .sum_lutc_input = "datac";
defparam \FIFO_1|data_out[2]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N5
maxv_lcell \FIFO_1|Equal1~1 (
// Equation(s):
// \FIFO_1|Equal1~1_combout  = (\FIFO_1|data_out[0]~en_regout  & (!\FIFO_1|data_out[0]~reg0_regout  & (!\FIFO_1|data_out[3]~reg0_regout  & !\FIFO_1|data_out[2]~reg0_regout )))

	.clk(gnd),
	.dataa(\FIFO_1|data_out[0]~en_regout ),
	.datab(\FIFO_1|data_out[0]~reg0_regout ),
	.datac(\FIFO_1|data_out[3]~reg0_regout ),
	.datad(\FIFO_1|data_out[2]~reg0_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|Equal1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|Equal1~1 .lut_mask = "0002";
defparam \FIFO_1|Equal1~1 .operation_mode = "normal";
defparam \FIFO_1|Equal1~1 .output_mode = "comb_only";
defparam \FIFO_1|Equal1~1 .register_cascade_mode = "off";
defparam \FIFO_1|Equal1~1 .sum_lutc_input = "datac";
defparam \FIFO_1|Equal1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N1
maxv_lcell \FIFO_1|Add0~0 (
// Equation(s):
// \FIFO_1|Add0~0_combout  = ((!\FIFO_1|Mux6~9_combout ))
// \FIFO_1|Add0~2  = CARRY(((\FIFO_1|Mux6~9_combout )))
// \FIFO_1|Add0~2COUT1_36  = CARRY(((\FIFO_1|Mux6~9_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\FIFO_1|Mux6~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(\FIFO_1|Add0~2 ),
	.cout1(\FIFO_1|Add0~2COUT1_36 ));
// synopsys translate_off
defparam \FIFO_1|Add0~0 .lut_mask = "33cc";
defparam \FIFO_1|Add0~0 .operation_mode = "arithmetic";
defparam \FIFO_1|Add0~0 .output_mode = "comb_only";
defparam \FIFO_1|Add0~0 .register_cascade_mode = "off";
defparam \FIFO_1|Add0~0 .sum_lutc_input = "datac";
defparam \FIFO_1|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N2
maxv_lcell \FIFO_1|Add0~5 (
// Equation(s):
// \FIFO_1|Add0~5_combout  = (\FIFO_1|Mux5~9_combout  $ ((\FIFO_1|Add0~2 )))
// \FIFO_1|Add0~7  = CARRY(((!\FIFO_1|Add0~2 ) # (!\FIFO_1|Mux5~9_combout )))
// \FIFO_1|Add0~7COUT1_37  = CARRY(((!\FIFO_1|Add0~2COUT1_36 ) # (!\FIFO_1|Mux5~9_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\FIFO_1|Mux5~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\FIFO_1|Add0~2 ),
	.cin1(\FIFO_1|Add0~2COUT1_36 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|Add0~5_combout ),
	.regout(),
	.cout(),
	.cout0(\FIFO_1|Add0~7 ),
	.cout1(\FIFO_1|Add0~7COUT1_37 ));
// synopsys translate_off
defparam \FIFO_1|Add0~5 .cin0_used = "true";
defparam \FIFO_1|Add0~5 .cin1_used = "true";
defparam \FIFO_1|Add0~5 .lut_mask = "3c3f";
defparam \FIFO_1|Add0~5 .operation_mode = "arithmetic";
defparam \FIFO_1|Add0~5 .output_mode = "comb_only";
defparam \FIFO_1|Add0~5 .register_cascade_mode = "off";
defparam \FIFO_1|Add0~5 .sum_lutc_input = "cin";
defparam \FIFO_1|Add0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N3
maxv_lcell \FIFO_1|Add0~10 (
// Equation(s):
// \FIFO_1|Add0~10_combout  = (\FIFO_1|Mux4~9_combout  $ ((!\FIFO_1|Add0~7 )))
// \FIFO_1|Add0~12  = CARRY(((\FIFO_1|Mux4~9_combout  & !\FIFO_1|Add0~7 )))
// \FIFO_1|Add0~12COUT1_38  = CARRY(((\FIFO_1|Mux4~9_combout  & !\FIFO_1|Add0~7COUT1_37 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\FIFO_1|Mux4~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\FIFO_1|Add0~7 ),
	.cin1(\FIFO_1|Add0~7COUT1_37 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|Add0~10_combout ),
	.regout(),
	.cout(),
	.cout0(\FIFO_1|Add0~12 ),
	.cout1(\FIFO_1|Add0~12COUT1_38 ));
// synopsys translate_off
defparam \FIFO_1|Add0~10 .cin0_used = "true";
defparam \FIFO_1|Add0~10 .cin1_used = "true";
defparam \FIFO_1|Add0~10 .lut_mask = "c30c";
defparam \FIFO_1|Add0~10 .operation_mode = "arithmetic";
defparam \FIFO_1|Add0~10 .output_mode = "comb_only";
defparam \FIFO_1|Add0~10 .register_cascade_mode = "off";
defparam \FIFO_1|Add0~10 .sum_lutc_input = "cin";
defparam \FIFO_1|Add0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N4
maxv_lcell \FIFO_1|Add0~15 (
// Equation(s):
// \FIFO_1|Add0~15_combout  = (\FIFO_1|Mux3~9_combout  $ ((\FIFO_1|Add0~12 )))
// \FIFO_1|Add0~17  = CARRY(((!\FIFO_1|Add0~12COUT1_38 ) # (!\FIFO_1|Mux3~9_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\FIFO_1|Mux3~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\FIFO_1|Add0~12 ),
	.cin1(\FIFO_1|Add0~12COUT1_38 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|Add0~15_combout ),
	.regout(),
	.cout(\FIFO_1|Add0~17 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|Add0~15 .cin0_used = "true";
defparam \FIFO_1|Add0~15 .cin1_used = "true";
defparam \FIFO_1|Add0~15 .lut_mask = "3c3f";
defparam \FIFO_1|Add0~15 .operation_mode = "arithmetic";
defparam \FIFO_1|Add0~15 .output_mode = "comb_only";
defparam \FIFO_1|Add0~15 .register_cascade_mode = "off";
defparam \FIFO_1|Add0~15 .sum_lutc_input = "cin";
defparam \FIFO_1|Add0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N5
maxv_lcell \FIFO_1|Add0~20 (
// Equation(s):
// \FIFO_1|Add0~20_combout  = (\FIFO_1|Mux2~9_combout  $ ((!\FIFO_1|Add0~17 )))
// \FIFO_1|Add0~22  = CARRY(((\FIFO_1|Mux2~9_combout  & !\FIFO_1|Add0~17 )))
// \FIFO_1|Add0~22COUT1_39  = CARRY(((\FIFO_1|Mux2~9_combout  & !\FIFO_1|Add0~17 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\FIFO_1|Mux2~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\FIFO_1|Add0~17 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|Add0~20_combout ),
	.regout(),
	.cout(),
	.cout0(\FIFO_1|Add0~22 ),
	.cout1(\FIFO_1|Add0~22COUT1_39 ));
// synopsys translate_off
defparam \FIFO_1|Add0~20 .cin_used = "true";
defparam \FIFO_1|Add0~20 .lut_mask = "c30c";
defparam \FIFO_1|Add0~20 .operation_mode = "arithmetic";
defparam \FIFO_1|Add0~20 .output_mode = "comb_only";
defparam \FIFO_1|Add0~20 .register_cascade_mode = "off";
defparam \FIFO_1|Add0~20 .sum_lutc_input = "cin";
defparam \FIFO_1|Add0~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N6
maxv_lcell \FIFO_1|Add0~25 (
// Equation(s):
// \FIFO_1|Add0~25_combout  = (\FIFO_1|Mux1~9_combout  $ (((!\FIFO_1|Add0~17  & \FIFO_1|Add0~22 ) # (\FIFO_1|Add0~17  & \FIFO_1|Add0~22COUT1_39 ))))
// \FIFO_1|Add0~27  = CARRY(((!\FIFO_1|Add0~22 ) # (!\FIFO_1|Mux1~9_combout )))
// \FIFO_1|Add0~27COUT1_40  = CARRY(((!\FIFO_1|Add0~22COUT1_39 ) # (!\FIFO_1|Mux1~9_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\FIFO_1|Mux1~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\FIFO_1|Add0~17 ),
	.cin0(\FIFO_1|Add0~22 ),
	.cin1(\FIFO_1|Add0~22COUT1_39 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|Add0~25_combout ),
	.regout(),
	.cout(),
	.cout0(\FIFO_1|Add0~27 ),
	.cout1(\FIFO_1|Add0~27COUT1_40 ));
// synopsys translate_off
defparam \FIFO_1|Add0~25 .cin0_used = "true";
defparam \FIFO_1|Add0~25 .cin1_used = "true";
defparam \FIFO_1|Add0~25 .cin_used = "true";
defparam \FIFO_1|Add0~25 .lut_mask = "3c3f";
defparam \FIFO_1|Add0~25 .operation_mode = "arithmetic";
defparam \FIFO_1|Add0~25 .output_mode = "comb_only";
defparam \FIFO_1|Add0~25 .register_cascade_mode = "off";
defparam \FIFO_1|Add0~25 .sum_lutc_input = "cin";
defparam \FIFO_1|Add0~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N7
maxv_lcell \FIFO_1|Add0~30 (
// Equation(s):
// \FIFO_1|Add0~30_combout  = (((!(!\FIFO_1|Add0~17  & \FIFO_1|Add0~27 ) # (\FIFO_1|Add0~17  & \FIFO_1|Add0~27COUT1_40 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\FIFO_1|Add0~17 ),
	.cin0(\FIFO_1|Add0~27 ),
	.cin1(\FIFO_1|Add0~27COUT1_40 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|Add0~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|Add0~30 .cin0_used = "true";
defparam \FIFO_1|Add0~30 .cin1_used = "true";
defparam \FIFO_1|Add0~30 .cin_used = "true";
defparam \FIFO_1|Add0~30 .lut_mask = "0f0f";
defparam \FIFO_1|Add0~30 .operation_mode = "normal";
defparam \FIFO_1|Add0~30 .output_mode = "comb_only";
defparam \FIFO_1|Add0~30 .register_cascade_mode = "off";
defparam \FIFO_1|Add0~30 .sum_lutc_input = "cin";
defparam \FIFO_1|Add0~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N5
maxv_lcell \FIFO_1|mem[8][8] (
// Equation(s):
// \FIFO_1|mem~24  = (\FSM|present_state.LOAD_FIRST_DATA~regout  & (!\SYNCHRONIZER|soft_reset_1~regout  & (\resetn~combout )))
// \FIFO_1|mem[8][8]~regout  = DFFEAS(\FIFO_1|mem~24 , GLOBAL(\clk~combout ), VCC, , \FIFO_1|mem[8][2]~3_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\FSM|present_state.LOAD_FIRST_DATA~regout ),
	.datab(\SYNCHRONIZER|soft_reset_1~regout ),
	.datac(\resetn~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_1|mem[8][2]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|mem~24 ),
	.regout(\FIFO_1|mem[8][8]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[8][8] .lut_mask = "2020";
defparam \FIFO_1|mem[8][8] .operation_mode = "normal";
defparam \FIFO_1|mem[8][8] .output_mode = "reg_and_comb";
defparam \FIFO_1|mem[8][8] .register_cascade_mode = "off";
defparam \FIFO_1|mem[8][8] .sum_lutc_input = "datac";
defparam \FIFO_1|mem[8][8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y3_N5
maxv_lcell \FIFO_1|mem[15][8] (
// Equation(s):
// \FIFO_1|mem[15][8]~regout  = DFFEAS((((\FIFO_1|mem~24 ))), GLOBAL(\clk~combout ), VCC, , \FIFO_1|mem[15][5]~16_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_1|mem~24 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_1|mem[15][5]~16_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_1|mem[15][8]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[15][8] .lut_mask = "ff00";
defparam \FIFO_1|mem[15][8] .operation_mode = "normal";
defparam \FIFO_1|mem[15][8] .output_mode = "reg_only";
defparam \FIFO_1|mem[15][8] .register_cascade_mode = "off";
defparam \FIFO_1|mem[15][8] .sum_lutc_input = "datac";
defparam \FIFO_1|mem[15][8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y3_N6
maxv_lcell \FIFO_1|mem[12][8] (
// Equation(s):
// \FIFO_1|mem[12][8]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_1|mem[12][8]~15_combout , \FIFO_1|mem~24 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_1|mem~24 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[12][8]~15_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_1|mem[12][8]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[12][8] .lut_mask = "0000";
defparam \FIFO_1|mem[12][8] .operation_mode = "normal";
defparam \FIFO_1|mem[12][8] .output_mode = "reg_only";
defparam \FIFO_1|mem[12][8] .register_cascade_mode = "off";
defparam \FIFO_1|mem[12][8] .sum_lutc_input = "datac";
defparam \FIFO_1|mem[12][8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y3_N8
maxv_lcell \FIFO_1|mem[14][8] (
// Equation(s):
// \FIFO_1|Mux0~7  = (\FIFO_1|rd_ptr [0] & (((\FIFO_1|rd_ptr [1])))) # (!\FIFO_1|rd_ptr [0] & ((\FIFO_1|rd_ptr [1] & ((B2_mem[14][8]))) # (!\FIFO_1|rd_ptr [1] & (\FIFO_1|mem[12][8]~regout ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_1|rd_ptr [0]),
	.datab(\FIFO_1|mem[12][8]~regout ),
	.datac(\FIFO_1|mem~24 ),
	.datad(\FIFO_1|rd_ptr [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[14][0]~14_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|Mux0~7 ),
	.regout(\FIFO_1|mem[14][8]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[14][8] .lut_mask = "fa44";
defparam \FIFO_1|mem[14][8] .operation_mode = "normal";
defparam \FIFO_1|mem[14][8] .output_mode = "comb_only";
defparam \FIFO_1|mem[14][8] .register_cascade_mode = "off";
defparam \FIFO_1|mem[14][8] .sum_lutc_input = "qfbk";
defparam \FIFO_1|mem[14][8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y3_N0
maxv_lcell \FIFO_1|mem[13][8] (
// Equation(s):
// \FIFO_1|Mux0~8  = (\FIFO_1|rd_ptr [0] & ((\FIFO_1|Mux0~7  & (\FIFO_1|mem[15][8]~regout )) # (!\FIFO_1|Mux0~7  & ((B2_mem[13][8]))))) # (!\FIFO_1|rd_ptr [0] & (((\FIFO_1|Mux0~7 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_1|rd_ptr [0]),
	.datab(\FIFO_1|mem[15][8]~regout ),
	.datac(\FIFO_1|mem~24 ),
	.datad(\FIFO_1|Mux0~7 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[13][1]~13_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|Mux0~8 ),
	.regout(\FIFO_1|mem[13][8]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[13][8] .lut_mask = "dda0";
defparam \FIFO_1|mem[13][8] .operation_mode = "normal";
defparam \FIFO_1|mem[13][8] .output_mode = "comb_only";
defparam \FIFO_1|mem[13][8] .register_cascade_mode = "off";
defparam \FIFO_1|mem[13][8] .sum_lutc_input = "qfbk";
defparam \FIFO_1|mem[13][8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y4_N1
maxv_lcell \FIFO_1|mem[11][8] (
// Equation(s):
// \FIFO_1|mem[11][8]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_1|mem[11][6]~4_combout , \FIFO_1|mem~24 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_1|mem~24 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[11][6]~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_1|mem[11][8]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[11][8] .lut_mask = "0000";
defparam \FIFO_1|mem[11][8] .operation_mode = "normal";
defparam \FIFO_1|mem[11][8] .output_mode = "reg_only";
defparam \FIFO_1|mem[11][8] .register_cascade_mode = "off";
defparam \FIFO_1|mem[11][8] .sum_lutc_input = "datac";
defparam \FIFO_1|mem[11][8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y6_N9
maxv_lcell \FIFO_1|mem[9][8] (
// Equation(s):
// \FIFO_1|Mux0~0  = (\FIFO_1|rd_ptr [0] & (((B2_mem[9][8]) # (\FIFO_1|rd_ptr [1])))) # (!\FIFO_1|rd_ptr [0] & (\FIFO_1|mem[8][8]~regout  & ((!\FIFO_1|rd_ptr [1]))))

	.clk(\clk~combout ),
	.dataa(\FIFO_1|mem[8][8]~regout ),
	.datab(\FIFO_1|rd_ptr [0]),
	.datac(\FIFO_1|mem~24 ),
	.datad(\FIFO_1|rd_ptr [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[9][7]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|Mux0~0 ),
	.regout(\FIFO_1|mem[9][8]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[9][8] .lut_mask = "cce2";
defparam \FIFO_1|mem[9][8] .operation_mode = "normal";
defparam \FIFO_1|mem[9][8] .output_mode = "comb_only";
defparam \FIFO_1|mem[9][8] .register_cascade_mode = "off";
defparam \FIFO_1|mem[9][8] .sum_lutc_input = "qfbk";
defparam \FIFO_1|mem[9][8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y4_N6
maxv_lcell \FIFO_1|mem[10][8] (
// Equation(s):
// \FIFO_1|Mux0~1  = (\FIFO_1|rd_ptr [1] & ((\FIFO_1|Mux0~0  & (\FIFO_1|mem[11][8]~regout )) # (!\FIFO_1|Mux0~0  & ((B2_mem[10][8]))))) # (!\FIFO_1|rd_ptr [1] & (((\FIFO_1|Mux0~0 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_1|rd_ptr [1]),
	.datab(\FIFO_1|mem[11][8]~regout ),
	.datac(\FIFO_1|mem~24 ),
	.datad(\FIFO_1|Mux0~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[10][8]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|Mux0~1 ),
	.regout(\FIFO_1|mem[10][8]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[10][8] .lut_mask = "dda0";
defparam \FIFO_1|mem[10][8] .operation_mode = "normal";
defparam \FIFO_1|mem[10][8] .output_mode = "comb_only";
defparam \FIFO_1|mem[10][8] .register_cascade_mode = "off";
defparam \FIFO_1|mem[10][8] .sum_lutc_input = "qfbk";
defparam \FIFO_1|mem[10][8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y2_N9
maxv_lcell \FIFO_1|mem[7][8] (
// Equation(s):
// \FIFO_1|mem[7][8]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_1|mem[7][7]~8_combout , \FIFO_1|mem~24 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_1|mem~24 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[7][7]~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_1|mem[7][8]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[7][8] .lut_mask = "0000";
defparam \FIFO_1|mem[7][8] .operation_mode = "normal";
defparam \FIFO_1|mem[7][8] .output_mode = "reg_only";
defparam \FIFO_1|mem[7][8] .register_cascade_mode = "off";
defparam \FIFO_1|mem[7][8] .sum_lutc_input = "datac";
defparam \FIFO_1|mem[7][8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y2_N5
maxv_lcell \FIFO_1|mem[4][8] (
// Equation(s):
// \FIFO_1|mem[4][8]~regout  = DFFEAS((((\FIFO_1|mem~24 ))), GLOBAL(\clk~combout ), VCC, , \FIFO_1|mem[4][0]~7_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_1|mem~24 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_1|mem[4][0]~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_1|mem[4][8]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[4][8] .lut_mask = "ff00";
defparam \FIFO_1|mem[4][8] .operation_mode = "normal";
defparam \FIFO_1|mem[4][8] .output_mode = "reg_only";
defparam \FIFO_1|mem[4][8] .register_cascade_mode = "off";
defparam \FIFO_1|mem[4][8] .sum_lutc_input = "datac";
defparam \FIFO_1|mem[4][8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y2_N7
maxv_lcell \FIFO_1|mem[6][8] (
// Equation(s):
// \FIFO_1|Mux0~2  = (\FIFO_1|rd_ptr [0] & (((\FIFO_1|rd_ptr [1])))) # (!\FIFO_1|rd_ptr [0] & ((\FIFO_1|rd_ptr [1] & ((B2_mem[6][8]))) # (!\FIFO_1|rd_ptr [1] & (\FIFO_1|mem[4][8]~regout ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_1|rd_ptr [0]),
	.datab(\FIFO_1|mem[4][8]~regout ),
	.datac(\FIFO_1|mem~24 ),
	.datad(\FIFO_1|rd_ptr [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[6][4]~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|Mux0~2 ),
	.regout(\FIFO_1|mem[6][8]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[6][8] .lut_mask = "fa44";
defparam \FIFO_1|mem[6][8] .operation_mode = "normal";
defparam \FIFO_1|mem[6][8] .output_mode = "comb_only";
defparam \FIFO_1|mem[6][8] .register_cascade_mode = "off";
defparam \FIFO_1|mem[6][8] .sum_lutc_input = "qfbk";
defparam \FIFO_1|mem[6][8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y2_N8
maxv_lcell \FIFO_1|mem[5][8] (
// Equation(s):
// \FIFO_1|Mux0~3  = (\FIFO_1|rd_ptr [0] & ((\FIFO_1|Mux0~2  & (\FIFO_1|mem[7][8]~regout )) # (!\FIFO_1|Mux0~2  & ((B2_mem[5][8]))))) # (!\FIFO_1|rd_ptr [0] & (((\FIFO_1|Mux0~2 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_1|rd_ptr [0]),
	.datab(\FIFO_1|mem[7][8]~regout ),
	.datac(\FIFO_1|mem~24 ),
	.datad(\FIFO_1|Mux0~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[5][1]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|Mux0~3 ),
	.regout(\FIFO_1|mem[5][8]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[5][8] .lut_mask = "dda0";
defparam \FIFO_1|mem[5][8] .operation_mode = "normal";
defparam \FIFO_1|mem[5][8] .output_mode = "comb_only";
defparam \FIFO_1|mem[5][8] .register_cascade_mode = "off";
defparam \FIFO_1|mem[5][8] .sum_lutc_input = "qfbk";
defparam \FIFO_1|mem[5][8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y4_N3
maxv_lcell \FIFO_1|mem[3][8] (
// Equation(s):
// \FIFO_1|mem[3][8]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_1|mem[3][7]~12_combout , \FIFO_1|mem~24 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_1|mem~24 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[3][7]~12_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_1|mem[3][8]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[3][8] .lut_mask = "0000";
defparam \FIFO_1|mem[3][8] .operation_mode = "normal";
defparam \FIFO_1|mem[3][8] .output_mode = "reg_only";
defparam \FIFO_1|mem[3][8] .register_cascade_mode = "off";
defparam \FIFO_1|mem[3][8] .sum_lutc_input = "datac";
defparam \FIFO_1|mem[3][8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y3_N5
maxv_lcell \FIFO_1|mem[0][8] (
// Equation(s):
// \FIFO_1|mem[0][8]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_1|mem[0][0]~11_combout , \FIFO_1|mem~24 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_1|mem~24 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[0][0]~11_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_1|mem[0][8]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[0][8] .lut_mask = "0000";
defparam \FIFO_1|mem[0][8] .operation_mode = "normal";
defparam \FIFO_1|mem[0][8] .output_mode = "reg_only";
defparam \FIFO_1|mem[0][8] .register_cascade_mode = "off";
defparam \FIFO_1|mem[0][8] .sum_lutc_input = "datac";
defparam \FIFO_1|mem[0][8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y3_N2
maxv_lcell \FIFO_1|mem[1][8] (
// Equation(s):
// \FIFO_1|Mux0~4  = (\FIFO_1|rd_ptr [0] & (((B2_mem[1][8]) # (\FIFO_1|rd_ptr [1])))) # (!\FIFO_1|rd_ptr [0] & (\FIFO_1|mem[0][8]~regout  & ((!\FIFO_1|rd_ptr [1]))))

	.clk(\clk~combout ),
	.dataa(\FIFO_1|mem[0][8]~regout ),
	.datab(\FIFO_1|rd_ptr [0]),
	.datac(\FIFO_1|mem~24 ),
	.datad(\FIFO_1|rd_ptr [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[1][2]~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|Mux0~4 ),
	.regout(\FIFO_1|mem[1][8]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[1][8] .lut_mask = "cce2";
defparam \FIFO_1|mem[1][8] .operation_mode = "normal";
defparam \FIFO_1|mem[1][8] .output_mode = "comb_only";
defparam \FIFO_1|mem[1][8] .register_cascade_mode = "off";
defparam \FIFO_1|mem[1][8] .sum_lutc_input = "qfbk";
defparam \FIFO_1|mem[1][8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y4_N9
maxv_lcell \FIFO_1|mem[2][8] (
// Equation(s):
// \FIFO_1|Mux0~5  = (\FIFO_1|rd_ptr [1] & ((\FIFO_1|Mux0~4  & (\FIFO_1|mem[3][8]~regout )) # (!\FIFO_1|Mux0~4  & ((B2_mem[2][8]))))) # (!\FIFO_1|rd_ptr [1] & (((\FIFO_1|Mux0~4 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_1|mem[3][8]~regout ),
	.datab(\FIFO_1|rd_ptr [1]),
	.datac(\FIFO_1|mem~24 ),
	.datad(\FIFO_1|Mux0~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_1|mem[2][6]~9_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|Mux0~5 ),
	.regout(\FIFO_1|mem[2][8]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|mem[2][8] .lut_mask = "bbc0";
defparam \FIFO_1|mem[2][8] .operation_mode = "normal";
defparam \FIFO_1|mem[2][8] .output_mode = "comb_only";
defparam \FIFO_1|mem[2][8] .register_cascade_mode = "off";
defparam \FIFO_1|mem[2][8] .sum_lutc_input = "qfbk";
defparam \FIFO_1|mem[2][8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y4_N5
maxv_lcell \FIFO_1|Mux0~6 (
// Equation(s):
// \FIFO_1|Mux0~6_combout  = (\FIFO_1|rd_ptr [2] & ((\FIFO_1|rd_ptr [3]) # ((\FIFO_1|Mux0~3 )))) # (!\FIFO_1|rd_ptr [2] & (!\FIFO_1|rd_ptr [3] & ((\FIFO_1|Mux0~5 ))))

	.clk(gnd),
	.dataa(\FIFO_1|rd_ptr [2]),
	.datab(\FIFO_1|rd_ptr [3]),
	.datac(\FIFO_1|Mux0~3 ),
	.datad(\FIFO_1|Mux0~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|Mux0~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|Mux0~6 .lut_mask = "b9a8";
defparam \FIFO_1|Mux0~6 .operation_mode = "normal";
defparam \FIFO_1|Mux0~6 .output_mode = "comb_only";
defparam \FIFO_1|Mux0~6 .register_cascade_mode = "off";
defparam \FIFO_1|Mux0~6 .sum_lutc_input = "datac";
defparam \FIFO_1|Mux0~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y4_N6
maxv_lcell \FIFO_1|Mux0~9 (
// Equation(s):
// \FIFO_1|Mux0~9_combout  = (\FIFO_1|rd_ptr [3] & ((\FIFO_1|Mux0~6_combout  & (\FIFO_1|Mux0~8 )) # (!\FIFO_1|Mux0~6_combout  & ((\FIFO_1|Mux0~1 ))))) # (!\FIFO_1|rd_ptr [3] & (((\FIFO_1|Mux0~6_combout ))))

	.clk(gnd),
	.dataa(\FIFO_1|Mux0~8 ),
	.datab(\FIFO_1|rd_ptr [3]),
	.datac(\FIFO_1|Mux0~1 ),
	.datad(\FIFO_1|Mux0~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|Mux0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|Mux0~9 .lut_mask = "bbc0";
defparam \FIFO_1|Mux0~9 .operation_mode = "normal";
defparam \FIFO_1|Mux0~9 .output_mode = "comb_only";
defparam \FIFO_1|Mux0~9 .register_cascade_mode = "off";
defparam \FIFO_1|Mux0~9 .sum_lutc_input = "datac";
defparam \FIFO_1|Mux0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N9
maxv_lcell \FIFO_1|count[6]~14 (
// Equation(s):
// \FIFO_1|count[6]~14_combout  = (\resetn~combout  & (!\SYNCHRONIZER|soft_reset_1~regout  & (\FIFO_1|always2~1_combout  & !\FIFO_1|Mux0~9_combout )))

	.clk(gnd),
	.dataa(\resetn~combout ),
	.datab(\SYNCHRONIZER|soft_reset_1~regout ),
	.datac(\FIFO_1|always2~1_combout ),
	.datad(\FIFO_1|Mux0~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|count[6]~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|count[6]~14 .lut_mask = "0020";
defparam \FIFO_1|count[6]~14 .operation_mode = "normal";
defparam \FIFO_1|count[6]~14 .output_mode = "comb_only";
defparam \FIFO_1|count[6]~14 .register_cascade_mode = "off";
defparam \FIFO_1|count[6]~14 .sum_lutc_input = "datac";
defparam \FIFO_1|count[6]~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N8
maxv_lcell \FIFO_1|count[6]~15 (
// Equation(s):
// \FIFO_1|count[6]~15_combout  = (!\FIFO_1|count[6]~14_combout  & ((\FIFO_1|data_out[7]~8_combout ) # ((!\FIFO_1|Equal2~3_combout  & \read_enb_1~combout ))))

	.clk(gnd),
	.dataa(\FIFO_1|Equal2~3_combout ),
	.datab(\read_enb_1~combout ),
	.datac(\FIFO_1|data_out[7]~8_combout ),
	.datad(\FIFO_1|count[6]~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|count[6]~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|count[6]~15 .lut_mask = "00f4";
defparam \FIFO_1|count[6]~15 .operation_mode = "normal";
defparam \FIFO_1|count[6]~15 .output_mode = "comb_only";
defparam \FIFO_1|count[6]~15 .register_cascade_mode = "off";
defparam \FIFO_1|count[6]~15 .sum_lutc_input = "datac";
defparam \FIFO_1|count[6]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N1
maxv_lcell \FIFO_1|count[0] (
// Equation(s):
// \FIFO_1|count [0] = DFFEAS(((!\FIFO_1|count [0])), GLOBAL(\clk~combout ), VCC, , \FIFO_1|count[6]~15_combout , \FIFO_1|Add0~0_combout , , \FIFO_1|data_out[7]~8_combout , \FIFO_1|Mux0~9_combout )
// \FIFO_1|count[0]~1  = CARRY(((\FIFO_1|count [0])))
// \FIFO_1|count[0]~1COUT1_17  = CARRY(((\FIFO_1|count [0])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\FIFO_1|count [0]),
	.datac(\FIFO_1|Add0~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\FIFO_1|data_out[7]~8_combout ),
	.sload(\FIFO_1|Mux0~9_combout ),
	.ena(\FIFO_1|count[6]~15_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_1|count [0]),
	.cout(),
	.cout0(\FIFO_1|count[0]~1 ),
	.cout1(\FIFO_1|count[0]~1COUT1_17 ));
// synopsys translate_off
defparam \FIFO_1|count[0] .lut_mask = "33cc";
defparam \FIFO_1|count[0] .operation_mode = "arithmetic";
defparam \FIFO_1|count[0] .output_mode = "reg_only";
defparam \FIFO_1|count[0] .register_cascade_mode = "off";
defparam \FIFO_1|count[0] .sum_lutc_input = "datac";
defparam \FIFO_1|count[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y4_N2
maxv_lcell \FIFO_1|count[1] (
// Equation(s):
// \FIFO_1|count [1] = DFFEAS((\FIFO_1|count [1] $ ((!\FIFO_1|count[0]~1 ))), GLOBAL(\clk~combout ), VCC, , \FIFO_1|count[6]~15_combout , \FIFO_1|Add0~5_combout , , \FIFO_1|data_out[7]~8_combout , \FIFO_1|Mux0~9_combout )
// \FIFO_1|count[1]~3  = CARRY(((!\FIFO_1|count [1] & !\FIFO_1|count[0]~1 )))
// \FIFO_1|count[1]~3COUT1_18  = CARRY(((!\FIFO_1|count [1] & !\FIFO_1|count[0]~1COUT1_17 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\FIFO_1|count [1]),
	.datac(\FIFO_1|Add0~5_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\FIFO_1|data_out[7]~8_combout ),
	.sload(\FIFO_1|Mux0~9_combout ),
	.ena(\FIFO_1|count[6]~15_combout ),
	.cin(gnd),
	.cin0(\FIFO_1|count[0]~1 ),
	.cin1(\FIFO_1|count[0]~1COUT1_17 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_1|count [1]),
	.cout(),
	.cout0(\FIFO_1|count[1]~3 ),
	.cout1(\FIFO_1|count[1]~3COUT1_18 ));
// synopsys translate_off
defparam \FIFO_1|count[1] .cin0_used = "true";
defparam \FIFO_1|count[1] .cin1_used = "true";
defparam \FIFO_1|count[1] .lut_mask = "c303";
defparam \FIFO_1|count[1] .operation_mode = "arithmetic";
defparam \FIFO_1|count[1] .output_mode = "reg_only";
defparam \FIFO_1|count[1] .register_cascade_mode = "off";
defparam \FIFO_1|count[1] .sum_lutc_input = "cin";
defparam \FIFO_1|count[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y4_N3
maxv_lcell \FIFO_1|count[2] (
// Equation(s):
// \FIFO_1|count [2] = DFFEAS(\FIFO_1|count [2] $ ((((\FIFO_1|count[1]~3 )))), GLOBAL(\clk~combout ), VCC, , \FIFO_1|count[6]~15_combout , \FIFO_1|Add0~10_combout , , \FIFO_1|data_out[7]~8_combout , \FIFO_1|Mux0~9_combout )
// \FIFO_1|count[2]~5  = CARRY((\FIFO_1|count [2]) # ((!\FIFO_1|count[1]~3 )))
// \FIFO_1|count[2]~5COUT1_19  = CARRY((\FIFO_1|count [2]) # ((!\FIFO_1|count[1]~3COUT1_18 )))

	.clk(\clk~combout ),
	.dataa(\FIFO_1|count [2]),
	.datab(vcc),
	.datac(\FIFO_1|Add0~10_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\FIFO_1|data_out[7]~8_combout ),
	.sload(\FIFO_1|Mux0~9_combout ),
	.ena(\FIFO_1|count[6]~15_combout ),
	.cin(gnd),
	.cin0(\FIFO_1|count[1]~3 ),
	.cin1(\FIFO_1|count[1]~3COUT1_18 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_1|count [2]),
	.cout(),
	.cout0(\FIFO_1|count[2]~5 ),
	.cout1(\FIFO_1|count[2]~5COUT1_19 ));
// synopsys translate_off
defparam \FIFO_1|count[2] .cin0_used = "true";
defparam \FIFO_1|count[2] .cin1_used = "true";
defparam \FIFO_1|count[2] .lut_mask = "5aaf";
defparam \FIFO_1|count[2] .operation_mode = "arithmetic";
defparam \FIFO_1|count[2] .output_mode = "reg_only";
defparam \FIFO_1|count[2] .register_cascade_mode = "off";
defparam \FIFO_1|count[2] .sum_lutc_input = "cin";
defparam \FIFO_1|count[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y4_N4
maxv_lcell \FIFO_1|count[3] (
// Equation(s):
// \FIFO_1|count [3] = DFFEAS(\FIFO_1|count [3] $ ((((!\FIFO_1|count[2]~5 )))), GLOBAL(\clk~combout ), VCC, , \FIFO_1|count[6]~15_combout , \FIFO_1|Add0~15_combout , , \FIFO_1|data_out[7]~8_combout , \FIFO_1|Mux0~9_combout )
// \FIFO_1|count[3]~7  = CARRY((!\FIFO_1|count [3] & ((!\FIFO_1|count[2]~5COUT1_19 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_1|count [3]),
	.datab(vcc),
	.datac(\FIFO_1|Add0~15_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\FIFO_1|data_out[7]~8_combout ),
	.sload(\FIFO_1|Mux0~9_combout ),
	.ena(\FIFO_1|count[6]~15_combout ),
	.cin(gnd),
	.cin0(\FIFO_1|count[2]~5 ),
	.cin1(\FIFO_1|count[2]~5COUT1_19 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_1|count [3]),
	.cout(\FIFO_1|count[3]~7 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|count[3] .cin0_used = "true";
defparam \FIFO_1|count[3] .cin1_used = "true";
defparam \FIFO_1|count[3] .lut_mask = "a505";
defparam \FIFO_1|count[3] .operation_mode = "arithmetic";
defparam \FIFO_1|count[3] .output_mode = "reg_only";
defparam \FIFO_1|count[3] .register_cascade_mode = "off";
defparam \FIFO_1|count[3] .sum_lutc_input = "cin";
defparam \FIFO_1|count[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y4_N5
maxv_lcell \FIFO_1|count[4] (
// Equation(s):
// \FIFO_1|count [4] = DFFEAS(\FIFO_1|count [4] $ ((((\FIFO_1|count[3]~7 )))), GLOBAL(\clk~combout ), VCC, , \FIFO_1|count[6]~15_combout , \FIFO_1|Add0~20_combout , , \FIFO_1|data_out[7]~8_combout , \FIFO_1|Mux0~9_combout )
// \FIFO_1|count[4]~9  = CARRY((\FIFO_1|count [4]) # ((!\FIFO_1|count[3]~7 )))
// \FIFO_1|count[4]~9COUT1_20  = CARRY((\FIFO_1|count [4]) # ((!\FIFO_1|count[3]~7 )))

	.clk(\clk~combout ),
	.dataa(\FIFO_1|count [4]),
	.datab(vcc),
	.datac(\FIFO_1|Add0~20_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\FIFO_1|data_out[7]~8_combout ),
	.sload(\FIFO_1|Mux0~9_combout ),
	.ena(\FIFO_1|count[6]~15_combout ),
	.cin(\FIFO_1|count[3]~7 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_1|count [4]),
	.cout(),
	.cout0(\FIFO_1|count[4]~9 ),
	.cout1(\FIFO_1|count[4]~9COUT1_20 ));
// synopsys translate_off
defparam \FIFO_1|count[4] .cin_used = "true";
defparam \FIFO_1|count[4] .lut_mask = "5aaf";
defparam \FIFO_1|count[4] .operation_mode = "arithmetic";
defparam \FIFO_1|count[4] .output_mode = "reg_only";
defparam \FIFO_1|count[4] .register_cascade_mode = "off";
defparam \FIFO_1|count[4] .sum_lutc_input = "cin";
defparam \FIFO_1|count[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y4_N6
maxv_lcell \FIFO_1|count[5] (
// Equation(s):
// \FIFO_1|count [5] = DFFEAS(\FIFO_1|count [5] $ ((((!(!\FIFO_1|count[3]~7  & \FIFO_1|count[4]~9 ) # (\FIFO_1|count[3]~7  & \FIFO_1|count[4]~9COUT1_20 ))))), GLOBAL(\clk~combout ), VCC, , \FIFO_1|count[6]~15_combout , \FIFO_1|Add0~25_combout , , 
// \FIFO_1|data_out[7]~8_combout , \FIFO_1|Mux0~9_combout )
// \FIFO_1|count[5]~11  = CARRY((!\FIFO_1|count [5] & ((!\FIFO_1|count[4]~9 ))))
// \FIFO_1|count[5]~11COUT1_21  = CARRY((!\FIFO_1|count [5] & ((!\FIFO_1|count[4]~9COUT1_20 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_1|count [5]),
	.datab(vcc),
	.datac(\FIFO_1|Add0~25_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\FIFO_1|data_out[7]~8_combout ),
	.sload(\FIFO_1|Mux0~9_combout ),
	.ena(\FIFO_1|count[6]~15_combout ),
	.cin(\FIFO_1|count[3]~7 ),
	.cin0(\FIFO_1|count[4]~9 ),
	.cin1(\FIFO_1|count[4]~9COUT1_20 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_1|count [5]),
	.cout(),
	.cout0(\FIFO_1|count[5]~11 ),
	.cout1(\FIFO_1|count[5]~11COUT1_21 ));
// synopsys translate_off
defparam \FIFO_1|count[5] .cin0_used = "true";
defparam \FIFO_1|count[5] .cin1_used = "true";
defparam \FIFO_1|count[5] .cin_used = "true";
defparam \FIFO_1|count[5] .lut_mask = "a505";
defparam \FIFO_1|count[5] .operation_mode = "arithmetic";
defparam \FIFO_1|count[5] .output_mode = "reg_only";
defparam \FIFO_1|count[5] .register_cascade_mode = "off";
defparam \FIFO_1|count[5] .sum_lutc_input = "cin";
defparam \FIFO_1|count[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y4_N7
maxv_lcell \FIFO_1|count[6] (
// Equation(s):
// \FIFO_1|count [6] = DFFEAS((\FIFO_1|count [6] $ (((!\FIFO_1|count[3]~7  & \FIFO_1|count[5]~11 ) # (\FIFO_1|count[3]~7  & \FIFO_1|count[5]~11COUT1_21 )))), GLOBAL(\clk~combout ), VCC, , \FIFO_1|count[6]~15_combout , \FIFO_1|Add0~30_combout , , 
// \FIFO_1|data_out[7]~8_combout , \FIFO_1|Mux0~9_combout )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\FIFO_1|count [6]),
	.datac(\FIFO_1|Add0~30_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\FIFO_1|data_out[7]~8_combout ),
	.sload(\FIFO_1|Mux0~9_combout ),
	.ena(\FIFO_1|count[6]~15_combout ),
	.cin(\FIFO_1|count[3]~7 ),
	.cin0(\FIFO_1|count[5]~11 ),
	.cin1(\FIFO_1|count[5]~11COUT1_21 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_1|count [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|count[6] .cin0_used = "true";
defparam \FIFO_1|count[6] .cin1_used = "true";
defparam \FIFO_1|count[6] .cin_used = "true";
defparam \FIFO_1|count[6] .lut_mask = "3c3c";
defparam \FIFO_1|count[6] .operation_mode = "normal";
defparam \FIFO_1|count[6] .output_mode = "reg_only";
defparam \FIFO_1|count[6] .register_cascade_mode = "off";
defparam \FIFO_1|count[6] .sum_lutc_input = "cin";
defparam \FIFO_1|count[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y4_N0
maxv_lcell \FIFO_1|always2~0 (
// Equation(s):
// \FIFO_1|always2~0_combout  = (!\FIFO_1|count [2] & (!\FIFO_1|count [1] & (!\FIFO_1|count [3] & !\FIFO_1|count [0])))

	.clk(gnd),
	.dataa(\FIFO_1|count [2]),
	.datab(\FIFO_1|count [1]),
	.datac(\FIFO_1|count [3]),
	.datad(\FIFO_1|count [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|always2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|always2~0 .lut_mask = "0001";
defparam \FIFO_1|always2~0 .operation_mode = "normal";
defparam \FIFO_1|always2~0 .output_mode = "comb_only";
defparam \FIFO_1|always2~0 .register_cascade_mode = "off";
defparam \FIFO_1|always2~0 .sum_lutc_input = "datac";
defparam \FIFO_1|always2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N2
maxv_lcell \FIFO_1|always2~1 (
// Equation(s):
// \FIFO_1|always2~1_combout  = (!\FIFO_1|count [6] & (!\FIFO_1|count [4] & (!\FIFO_1|count [5] & \FIFO_1|always2~0_combout )))

	.clk(gnd),
	.dataa(\FIFO_1|count [6]),
	.datab(\FIFO_1|count [4]),
	.datac(\FIFO_1|count [5]),
	.datad(\FIFO_1|always2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|always2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|always2~1 .lut_mask = "0100";
defparam \FIFO_1|always2~1 .operation_mode = "normal";
defparam \FIFO_1|always2~1 .output_mode = "comb_only";
defparam \FIFO_1|always2~1 .register_cascade_mode = "off";
defparam \FIFO_1|always2~1 .sum_lutc_input = "datac";
defparam \FIFO_1|always2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N6
maxv_lcell \FIFO_1|always2~2 (
// Equation(s):
// \FIFO_1|always2~2_combout  = (\FIFO_1|always2~1_combout  & ((\FIFO_1|data_out[1]~reg0_regout ) # ((!\FIFO_1|Equal1~1_combout ) # (!\FIFO_1|Equal1~0_combout ))))

	.clk(gnd),
	.dataa(\FIFO_1|data_out[1]~reg0_regout ),
	.datab(\FIFO_1|Equal1~0_combout ),
	.datac(\FIFO_1|Equal1~1_combout ),
	.datad(\FIFO_1|always2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|always2~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|always2~2 .lut_mask = "bf00";
defparam \FIFO_1|always2~2 .operation_mode = "normal";
defparam \FIFO_1|always2~2 .output_mode = "comb_only";
defparam \FIFO_1|always2~2 .register_cascade_mode = "off";
defparam \FIFO_1|always2~2 .sum_lutc_input = "datac";
defparam \FIFO_1|always2~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N7
maxv_lcell \FIFO_1|data_out[7]~20 (
// Equation(s):
// \FIFO_1|data_out[7]~20_combout  = (\FIFO_1|data_out[7]~8_combout ) # ((\FIFO_1|always2~2_combout ) # ((!\FIFO_1|Equal2~3_combout  & \read_enb_1~combout )))

	.clk(gnd),
	.dataa(\FIFO_1|Equal2~3_combout ),
	.datab(\read_enb_1~combout ),
	.datac(\FIFO_1|data_out[7]~8_combout ),
	.datad(\FIFO_1|always2~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_1|data_out[7]~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|data_out[7]~20 .lut_mask = "fff4";
defparam \FIFO_1|data_out[7]~20 .operation_mode = "normal";
defparam \FIFO_1|data_out[7]~20 .output_mode = "comb_only";
defparam \FIFO_1|data_out[7]~20 .register_cascade_mode = "off";
defparam \FIFO_1|data_out[7]~20 .sum_lutc_input = "datac";
defparam \FIFO_1|data_out[7]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N2
maxv_lcell \FIFO_1|data_out[0]~reg0 (
// Equation(s):
// \FIFO_1|data_out[0]~reg0_regout  = DFFEAS((\FIFO_1|data_out[0]~16_combout  & (((\FIFO_1|data_out[0]~18 ) # (!\FIFO_1|rd_ptr [3])))) # (!\FIFO_1|data_out[0]~16_combout  & (\FIFO_1|data_out[0]~11  & ((\FIFO_1|rd_ptr [3])))), GLOBAL(\clk~combout ), VCC, , 
// \FIFO_1|data_out[7]~20_combout , , , !\resetn~combout , )

	.clk(\clk~combout ),
	.dataa(\FIFO_1|data_out[0]~11 ),
	.datab(\FIFO_1|data_out[0]~18 ),
	.datac(\FIFO_1|data_out[0]~16_combout ),
	.datad(\FIFO_1|rd_ptr [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\resetn~combout ),
	.sload(gnd),
	.ena(\FIFO_1|data_out[7]~20_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_1|data_out[0]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_1|data_out[0]~reg0 .lut_mask = "caf0";
defparam \FIFO_1|data_out[0]~reg0 .operation_mode = "normal";
defparam \FIFO_1|data_out[0]~reg0 .output_mode = "reg_only";
defparam \FIFO_1|data_out[0]~reg0 .register_cascade_mode = "off";
defparam \FIFO_1|data_out[0]~reg0 .sum_lutc_input = "datac";
defparam \FIFO_1|data_out[0]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y10_N5
maxv_lcell \FIFO_2|Decoder0~2 (
// Equation(s):
// \FIFO_2|Decoder0~2_combout  = (!\FIFO_2|wr_ptr [0] & (\FIFO_2|wr_ptr [3] & (!\FIFO_2|wr_ptr [1] & !\FIFO_2|wr_ptr [2])))

	.clk(gnd),
	.dataa(\FIFO_2|wr_ptr [0]),
	.datab(\FIFO_2|wr_ptr [3]),
	.datac(\FIFO_2|wr_ptr [1]),
	.datad(\FIFO_2|wr_ptr [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|Decoder0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|Decoder0~2 .lut_mask = "0004";
defparam \FIFO_2|Decoder0~2 .operation_mode = "normal";
defparam \FIFO_2|Decoder0~2 .output_mode = "comb_only";
defparam \FIFO_2|Decoder0~2 .register_cascade_mode = "off";
defparam \FIFO_2|Decoder0~2 .sum_lutc_input = "datac";
defparam \FIFO_2|Decoder0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N9
maxv_lcell \FIFO_2|mem[8][3]~3 (
// Equation(s):
// \FIFO_2|mem[8][3]~3_combout  = (((\FIFO_2|wr_ptr[0]~10_combout  & \FIFO_2|Decoder0~2_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_2|wr_ptr[0]~10_combout ),
	.datad(\FIFO_2|Decoder0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|mem[8][3]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[8][3]~3 .lut_mask = "f000";
defparam \FIFO_2|mem[8][3]~3 .operation_mode = "normal";
defparam \FIFO_2|mem[8][3]~3 .output_mode = "comb_only";
defparam \FIFO_2|mem[8][3]~3 .register_cascade_mode = "off";
defparam \FIFO_2|mem[8][3]~3 .sum_lutc_input = "datac";
defparam \FIFO_2|mem[8][3]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N5
maxv_lcell \FIFO_2|mem[8][0] (
// Equation(s):
// \FIFO_2|mem~0  = ((\resetn~combout  & (\comb_3|data_out [0] & !\SYNCHRONIZER|soft_reset_2~regout )))
// \FIFO_2|mem[8][0]~regout  = DFFEAS(\FIFO_2|mem~0 , GLOBAL(\clk~combout ), VCC, , \FIFO_2|mem[8][3]~3_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\resetn~combout ),
	.datac(\comb_3|data_out [0]),
	.datad(\SYNCHRONIZER|soft_reset_2~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_2|mem[8][3]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|mem~0 ),
	.regout(\FIFO_2|mem[8][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[8][0] .lut_mask = "00c0";
defparam \FIFO_2|mem[8][0] .operation_mode = "normal";
defparam \FIFO_2|mem[8][0] .output_mode = "reg_and_comb";
defparam \FIFO_2|mem[8][0] .register_cascade_mode = "off";
defparam \FIFO_2|mem[8][0] .sum_lutc_input = "datac";
defparam \FIFO_2|mem[8][0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N8
maxv_lcell \FIFO_2|Decoder0~3 (
// Equation(s):
// \FIFO_2|Decoder0~3_combout  = (\FIFO_2|wr_ptr [0] & (!\FIFO_2|wr_ptr [2] & (\FIFO_2|wr_ptr [1] & \FIFO_2|wr_ptr [3])))

	.clk(gnd),
	.dataa(\FIFO_2|wr_ptr [0]),
	.datab(\FIFO_2|wr_ptr [2]),
	.datac(\FIFO_2|wr_ptr [1]),
	.datad(\FIFO_2|wr_ptr [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|Decoder0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|Decoder0~3 .lut_mask = "2000";
defparam \FIFO_2|Decoder0~3 .operation_mode = "normal";
defparam \FIFO_2|Decoder0~3 .output_mode = "comb_only";
defparam \FIFO_2|Decoder0~3 .register_cascade_mode = "off";
defparam \FIFO_2|Decoder0~3 .sum_lutc_input = "datac";
defparam \FIFO_2|Decoder0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N1
maxv_lcell \FIFO_2|mem[11][6]~4 (
// Equation(s):
// \FIFO_2|mem[11][6]~4_combout  = (((\FIFO_2|Decoder0~3_combout  & \FIFO_2|wr_ptr[0]~10_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_2|Decoder0~3_combout ),
	.datad(\FIFO_2|wr_ptr[0]~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|mem[11][6]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[11][6]~4 .lut_mask = "f000";
defparam \FIFO_2|mem[11][6]~4 .operation_mode = "normal";
defparam \FIFO_2|mem[11][6]~4 .output_mode = "comb_only";
defparam \FIFO_2|mem[11][6]~4 .register_cascade_mode = "off";
defparam \FIFO_2|mem[11][6]~4 .sum_lutc_input = "datac";
defparam \FIFO_2|mem[11][6]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N2
maxv_lcell \FIFO_2|mem[11][0] (
// Equation(s):
// \FIFO_2|mem[11][0]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_2|mem[11][6]~4_combout , \FIFO_2|mem~0 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_2|mem~0 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[11][6]~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_2|mem[11][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[11][0] .lut_mask = "0000";
defparam \FIFO_2|mem[11][0] .operation_mode = "normal";
defparam \FIFO_2|mem[11][0] .output_mode = "reg_only";
defparam \FIFO_2|mem[11][0] .register_cascade_mode = "off";
defparam \FIFO_2|mem[11][0] .sum_lutc_input = "datac";
defparam \FIFO_2|mem[11][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y7_N0
maxv_lcell \FIFO_2|Decoder0~1 (
// Equation(s):
// \FIFO_2|Decoder0~1_combout  = (!\FIFO_2|wr_ptr [1] & (!\FIFO_2|wr_ptr [2] & (\FIFO_2|wr_ptr [0] & \FIFO_2|wr_ptr [3])))

	.clk(gnd),
	.dataa(\FIFO_2|wr_ptr [1]),
	.datab(\FIFO_2|wr_ptr [2]),
	.datac(\FIFO_2|wr_ptr [0]),
	.datad(\FIFO_2|wr_ptr [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|Decoder0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|Decoder0~1 .lut_mask = "1000";
defparam \FIFO_2|Decoder0~1 .operation_mode = "normal";
defparam \FIFO_2|Decoder0~1 .output_mode = "comb_only";
defparam \FIFO_2|Decoder0~1 .register_cascade_mode = "off";
defparam \FIFO_2|Decoder0~1 .sum_lutc_input = "datac";
defparam \FIFO_2|Decoder0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N4
maxv_lcell \FIFO_2|mem[9][3]~2 (
// Equation(s):
// \FIFO_2|mem[9][3]~2_combout  = (((\FIFO_2|Decoder0~1_combout  & \FIFO_2|wr_ptr[0]~10_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_2|Decoder0~1_combout ),
	.datad(\FIFO_2|wr_ptr[0]~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|mem[9][3]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[9][3]~2 .lut_mask = "f000";
defparam \FIFO_2|mem[9][3]~2 .operation_mode = "normal";
defparam \FIFO_2|mem[9][3]~2 .output_mode = "comb_only";
defparam \FIFO_2|mem[9][3]~2 .register_cascade_mode = "off";
defparam \FIFO_2|mem[9][3]~2 .sum_lutc_input = "datac";
defparam \FIFO_2|mem[9][3]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N8
maxv_lcell \FIFO_2|mem[9][0] (
// Equation(s):
// \FIFO_2|data_out[0]~11  = (\FIFO_2|rd_ptr [0] & ((\FIFO_2|rd_ptr [1]) # ((B3_mem[9][0])))) # (!\FIFO_2|rd_ptr [0] & (!\FIFO_2|rd_ptr [1] & ((\FIFO_2|mem[8][0]~regout ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_2|rd_ptr [0]),
	.datab(\FIFO_2|rd_ptr [1]),
	.datac(\FIFO_2|mem~0 ),
	.datad(\FIFO_2|mem[8][0]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[9][3]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|data_out[0]~11 ),
	.regout(\FIFO_2|mem[9][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[9][0] .lut_mask = "b9a8";
defparam \FIFO_2|mem[9][0] .operation_mode = "normal";
defparam \FIFO_2|mem[9][0] .output_mode = "comb_only";
defparam \FIFO_2|mem[9][0] .register_cascade_mode = "off";
defparam \FIFO_2|mem[9][0] .sum_lutc_input = "qfbk";
defparam \FIFO_2|mem[9][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N7
maxv_lcell \FIFO_2|Decoder0~0 (
// Equation(s):
// \FIFO_2|Decoder0~0_combout  = (\FIFO_2|wr_ptr [3] & (!\FIFO_2|wr_ptr [2] & (!\FIFO_2|wr_ptr [0] & \FIFO_2|wr_ptr [1])))

	.clk(gnd),
	.dataa(\FIFO_2|wr_ptr [3]),
	.datab(\FIFO_2|wr_ptr [2]),
	.datac(\FIFO_2|wr_ptr [0]),
	.datad(\FIFO_2|wr_ptr [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|Decoder0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|Decoder0~0 .lut_mask = "0200";
defparam \FIFO_2|Decoder0~0 .operation_mode = "normal";
defparam \FIFO_2|Decoder0~0 .output_mode = "comb_only";
defparam \FIFO_2|Decoder0~0 .register_cascade_mode = "off";
defparam \FIFO_2|Decoder0~0 .sum_lutc_input = "datac";
defparam \FIFO_2|Decoder0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N5
maxv_lcell \FIFO_2|mem[10][3]~1 (
// Equation(s):
// \FIFO_2|mem[10][3]~1_combout  = ((\FIFO_2|Decoder0~0_combout  & ((\FIFO_2|wr_ptr[0]~10_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\FIFO_2|Decoder0~0_combout ),
	.datac(vcc),
	.datad(\FIFO_2|wr_ptr[0]~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|mem[10][3]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[10][3]~1 .lut_mask = "cc00";
defparam \FIFO_2|mem[10][3]~1 .operation_mode = "normal";
defparam \FIFO_2|mem[10][3]~1 .output_mode = "comb_only";
defparam \FIFO_2|mem[10][3]~1 .register_cascade_mode = "off";
defparam \FIFO_2|mem[10][3]~1 .sum_lutc_input = "datac";
defparam \FIFO_2|mem[10][3]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N2
maxv_lcell \FIFO_2|mem[10][0] (
// Equation(s):
// \FIFO_2|data_out[0]~12  = (\FIFO_2|rd_ptr [1] & ((\FIFO_2|data_out[0]~11  & (\FIFO_2|mem[11][0]~regout )) # (!\FIFO_2|data_out[0]~11  & ((B3_mem[10][0]))))) # (!\FIFO_2|rd_ptr [1] & (((\FIFO_2|data_out[0]~11 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_2|mem[11][0]~regout ),
	.datab(\FIFO_2|rd_ptr [1]),
	.datac(\FIFO_2|mem~0 ),
	.datad(\FIFO_2|data_out[0]~11 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[10][3]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|data_out[0]~12 ),
	.regout(\FIFO_2|mem[10][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[10][0] .lut_mask = "bbc0";
defparam \FIFO_2|mem[10][0] .operation_mode = "normal";
defparam \FIFO_2|mem[10][0] .output_mode = "comb_only";
defparam \FIFO_2|mem[10][0] .register_cascade_mode = "off";
defparam \FIFO_2|mem[10][0] .sum_lutc_input = "qfbk";
defparam \FIFO_2|mem[10][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y10_N0
maxv_lcell \FIFO_2|Decoder0~15 (
// Equation(s):
// \FIFO_2|Decoder0~15_combout  = (\FIFO_2|wr_ptr [2] & (\FIFO_2|wr_ptr [3] & (\FIFO_2|wr_ptr [1] & \FIFO_2|wr_ptr [0])))

	.clk(gnd),
	.dataa(\FIFO_2|wr_ptr [2]),
	.datab(\FIFO_2|wr_ptr [3]),
	.datac(\FIFO_2|wr_ptr [1]),
	.datad(\FIFO_2|wr_ptr [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|Decoder0~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|Decoder0~15 .lut_mask = "8000";
defparam \FIFO_2|Decoder0~15 .operation_mode = "normal";
defparam \FIFO_2|Decoder0~15 .output_mode = "comb_only";
defparam \FIFO_2|Decoder0~15 .register_cascade_mode = "off";
defparam \FIFO_2|Decoder0~15 .sum_lutc_input = "datac";
defparam \FIFO_2|Decoder0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y9_N4
maxv_lcell \FIFO_2|mem[15][0]~16 (
// Equation(s):
// \FIFO_2|mem[15][0]~16_combout  = ((\FIFO_2|Decoder0~15_combout  & ((\FIFO_2|wr_ptr[0]~10_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\FIFO_2|Decoder0~15_combout ),
	.datac(vcc),
	.datad(\FIFO_2|wr_ptr[0]~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|mem[15][0]~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[15][0]~16 .lut_mask = "cc00";
defparam \FIFO_2|mem[15][0]~16 .operation_mode = "normal";
defparam \FIFO_2|mem[15][0]~16 .output_mode = "comb_only";
defparam \FIFO_2|mem[15][0]~16 .register_cascade_mode = "off";
defparam \FIFO_2|mem[15][0]~16 .sum_lutc_input = "datac";
defparam \FIFO_2|mem[15][0]~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N7
maxv_lcell \FIFO_2|mem[15][0] (
// Equation(s):
// \FIFO_2|mem[15][0]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_2|mem[15][0]~16_combout , \FIFO_2|mem~0 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_2|mem~0 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[15][0]~16_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_2|mem[15][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[15][0] .lut_mask = "0000";
defparam \FIFO_2|mem[15][0] .operation_mode = "normal";
defparam \FIFO_2|mem[15][0] .output_mode = "reg_only";
defparam \FIFO_2|mem[15][0] .register_cascade_mode = "off";
defparam \FIFO_2|mem[15][0] .sum_lutc_input = "datac";
defparam \FIFO_2|mem[15][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y10_N9
maxv_lcell \FIFO_2|Decoder0~14 (
// Equation(s):
// \FIFO_2|Decoder0~14_combout  = (!\FIFO_2|wr_ptr [0] & (\FIFO_2|wr_ptr [3] & (!\FIFO_2|wr_ptr [1] & \FIFO_2|wr_ptr [2])))

	.clk(gnd),
	.dataa(\FIFO_2|wr_ptr [0]),
	.datab(\FIFO_2|wr_ptr [3]),
	.datac(\FIFO_2|wr_ptr [1]),
	.datad(\FIFO_2|wr_ptr [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|Decoder0~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|Decoder0~14 .lut_mask = "0400";
defparam \FIFO_2|Decoder0~14 .operation_mode = "normal";
defparam \FIFO_2|Decoder0~14 .output_mode = "comb_only";
defparam \FIFO_2|Decoder0~14 .register_cascade_mode = "off";
defparam \FIFO_2|Decoder0~14 .sum_lutc_input = "datac";
defparam \FIFO_2|Decoder0~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N9
maxv_lcell \FIFO_2|mem[12][6]~15 (
// Equation(s):
// \FIFO_2|mem[12][6]~15_combout  = (((\FIFO_2|Decoder0~14_combout  & \FIFO_2|wr_ptr[0]~10_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_2|Decoder0~14_combout ),
	.datad(\FIFO_2|wr_ptr[0]~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|mem[12][6]~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[12][6]~15 .lut_mask = "f000";
defparam \FIFO_2|mem[12][6]~15 .operation_mode = "normal";
defparam \FIFO_2|mem[12][6]~15 .output_mode = "comb_only";
defparam \FIFO_2|mem[12][6]~15 .register_cascade_mode = "off";
defparam \FIFO_2|mem[12][6]~15 .sum_lutc_input = "datac";
defparam \FIFO_2|mem[12][6]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N7
maxv_lcell \FIFO_2|mem[12][0] (
// Equation(s):
// \FIFO_2|mem[12][0]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_2|mem[12][6]~15_combout , \FIFO_2|mem~0 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_2|mem~0 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[12][6]~15_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_2|mem[12][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[12][0] .lut_mask = "0000";
defparam \FIFO_2|mem[12][0] .operation_mode = "normal";
defparam \FIFO_2|mem[12][0] .output_mode = "reg_only";
defparam \FIFO_2|mem[12][0] .register_cascade_mode = "off";
defparam \FIFO_2|mem[12][0] .sum_lutc_input = "datac";
defparam \FIFO_2|mem[12][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y7_N9
maxv_lcell \FIFO_2|Decoder0~13 (
// Equation(s):
// \FIFO_2|Decoder0~13_combout  = (\FIFO_2|wr_ptr [1] & (\FIFO_2|wr_ptr [2] & (!\FIFO_2|wr_ptr [0] & \FIFO_2|wr_ptr [3])))

	.clk(gnd),
	.dataa(\FIFO_2|wr_ptr [1]),
	.datab(\FIFO_2|wr_ptr [2]),
	.datac(\FIFO_2|wr_ptr [0]),
	.datad(\FIFO_2|wr_ptr [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|Decoder0~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|Decoder0~13 .lut_mask = "0800";
defparam \FIFO_2|Decoder0~13 .operation_mode = "normal";
defparam \FIFO_2|Decoder0~13 .output_mode = "comb_only";
defparam \FIFO_2|Decoder0~13 .register_cascade_mode = "off";
defparam \FIFO_2|Decoder0~13 .sum_lutc_input = "datac";
defparam \FIFO_2|Decoder0~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N6
maxv_lcell \FIFO_2|mem[14][1]~14 (
// Equation(s):
// \FIFO_2|mem[14][1]~14_combout  = ((\FIFO_2|Decoder0~13_combout  & (\FIFO_2|wr_ptr[0]~10_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\FIFO_2|Decoder0~13_combout ),
	.datac(\FIFO_2|wr_ptr[0]~10_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|mem[14][1]~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[14][1]~14 .lut_mask = "c0c0";
defparam \FIFO_2|mem[14][1]~14 .operation_mode = "normal";
defparam \FIFO_2|mem[14][1]~14 .output_mode = "comb_only";
defparam \FIFO_2|mem[14][1]~14 .register_cascade_mode = "off";
defparam \FIFO_2|mem[14][1]~14 .sum_lutc_input = "datac";
defparam \FIFO_2|mem[14][1]~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N5
maxv_lcell \FIFO_2|mem[14][0] (
// Equation(s):
// \FIFO_2|data_out[0]~18  = (\FIFO_2|rd_ptr [0] & (((\FIFO_2|rd_ptr [1])))) # (!\FIFO_2|rd_ptr [0] & ((\FIFO_2|rd_ptr [1] & ((B3_mem[14][0]))) # (!\FIFO_2|rd_ptr [1] & (\FIFO_2|mem[12][0]~regout ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_2|rd_ptr [0]),
	.datab(\FIFO_2|mem[12][0]~regout ),
	.datac(\FIFO_2|mem~0 ),
	.datad(\FIFO_2|rd_ptr [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[14][1]~14_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|data_out[0]~18 ),
	.regout(\FIFO_2|mem[14][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[14][0] .lut_mask = "fa44";
defparam \FIFO_2|mem[14][0] .operation_mode = "normal";
defparam \FIFO_2|mem[14][0] .output_mode = "comb_only";
defparam \FIFO_2|mem[14][0] .register_cascade_mode = "off";
defparam \FIFO_2|mem[14][0] .sum_lutc_input = "qfbk";
defparam \FIFO_2|mem[14][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N5
maxv_lcell \FIFO_2|Decoder0~12 (
// Equation(s):
// \FIFO_2|Decoder0~12_combout  = (\FIFO_2|wr_ptr [3] & (\FIFO_2|wr_ptr [2] & (\FIFO_2|wr_ptr [0] & !\FIFO_2|wr_ptr [1])))

	.clk(gnd),
	.dataa(\FIFO_2|wr_ptr [3]),
	.datab(\FIFO_2|wr_ptr [2]),
	.datac(\FIFO_2|wr_ptr [0]),
	.datad(\FIFO_2|wr_ptr [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|Decoder0~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|Decoder0~12 .lut_mask = "0080";
defparam \FIFO_2|Decoder0~12 .operation_mode = "normal";
defparam \FIFO_2|Decoder0~12 .output_mode = "comb_only";
defparam \FIFO_2|Decoder0~12 .register_cascade_mode = "off";
defparam \FIFO_2|Decoder0~12 .sum_lutc_input = "datac";
defparam \FIFO_2|Decoder0~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N6
maxv_lcell \FIFO_2|mem[13][1]~13 (
// Equation(s):
// \FIFO_2|mem[13][1]~13_combout  = (((\FIFO_2|Decoder0~12_combout  & \FIFO_2|wr_ptr[0]~10_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_2|Decoder0~12_combout ),
	.datad(\FIFO_2|wr_ptr[0]~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|mem[13][1]~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[13][1]~13 .lut_mask = "f000";
defparam \FIFO_2|mem[13][1]~13 .operation_mode = "normal";
defparam \FIFO_2|mem[13][1]~13 .output_mode = "comb_only";
defparam \FIFO_2|mem[13][1]~13 .register_cascade_mode = "off";
defparam \FIFO_2|mem[13][1]~13 .sum_lutc_input = "datac";
defparam \FIFO_2|mem[13][1]~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N3
maxv_lcell \FIFO_2|mem[13][0] (
// Equation(s):
// \FIFO_2|data_out[0]~19  = (\FIFO_2|rd_ptr [0] & ((\FIFO_2|data_out[0]~18  & (\FIFO_2|mem[15][0]~regout )) # (!\FIFO_2|data_out[0]~18  & ((B3_mem[13][0]))))) # (!\FIFO_2|rd_ptr [0] & (((\FIFO_2|data_out[0]~18 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_2|rd_ptr [0]),
	.datab(\FIFO_2|mem[15][0]~regout ),
	.datac(\FIFO_2|mem~0 ),
	.datad(\FIFO_2|data_out[0]~18 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[13][1]~13_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|data_out[0]~19 ),
	.regout(\FIFO_2|mem[13][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[13][0] .lut_mask = "dda0";
defparam \FIFO_2|mem[13][0] .operation_mode = "normal";
defparam \FIFO_2|mem[13][0] .output_mode = "comb_only";
defparam \FIFO_2|mem[13][0] .register_cascade_mode = "off";
defparam \FIFO_2|mem[13][0] .sum_lutc_input = "qfbk";
defparam \FIFO_2|mem[13][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y10_N8
maxv_lcell \FIFO_2|Decoder0~11 (
// Equation(s):
// \FIFO_2|Decoder0~11_combout  = (!\FIFO_2|wr_ptr [2] & (!\FIFO_2|wr_ptr [3] & (\FIFO_2|wr_ptr [1] & \FIFO_2|wr_ptr [0])))

	.clk(gnd),
	.dataa(\FIFO_2|wr_ptr [2]),
	.datab(\FIFO_2|wr_ptr [3]),
	.datac(\FIFO_2|wr_ptr [1]),
	.datad(\FIFO_2|wr_ptr [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|Decoder0~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|Decoder0~11 .lut_mask = "1000";
defparam \FIFO_2|Decoder0~11 .operation_mode = "normal";
defparam \FIFO_2|Decoder0~11 .output_mode = "comb_only";
defparam \FIFO_2|Decoder0~11 .register_cascade_mode = "off";
defparam \FIFO_2|Decoder0~11 .sum_lutc_input = "datac";
defparam \FIFO_2|Decoder0~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y10_N7
maxv_lcell \FIFO_2|mem[3][3]~12 (
// Equation(s):
// \FIFO_2|mem[3][3]~12_combout  = (((\FIFO_2|Decoder0~11_combout  & \FIFO_2|wr_ptr[0]~10_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_2|Decoder0~11_combout ),
	.datad(\FIFO_2|wr_ptr[0]~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|mem[3][3]~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[3][3]~12 .lut_mask = "f000";
defparam \FIFO_2|mem[3][3]~12 .operation_mode = "normal";
defparam \FIFO_2|mem[3][3]~12 .output_mode = "comb_only";
defparam \FIFO_2|mem[3][3]~12 .register_cascade_mode = "off";
defparam \FIFO_2|mem[3][3]~12 .sum_lutc_input = "datac";
defparam \FIFO_2|mem[3][3]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y10_N8
maxv_lcell \FIFO_2|mem[3][0] (
// Equation(s):
// \FIFO_2|mem[3][0]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_2|mem[3][3]~12_combout , \FIFO_2|mem~0 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_2|mem~0 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[3][3]~12_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_2|mem[3][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[3][0] .lut_mask = "0000";
defparam \FIFO_2|mem[3][0] .operation_mode = "normal";
defparam \FIFO_2|mem[3][0] .output_mode = "reg_only";
defparam \FIFO_2|mem[3][0] .register_cascade_mode = "off";
defparam \FIFO_2|mem[3][0] .sum_lutc_input = "datac";
defparam \FIFO_2|mem[3][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y10_N2
maxv_lcell \FIFO_2|Decoder0~10 (
// Equation(s):
// \FIFO_2|Decoder0~10_combout  = (!\FIFO_2|wr_ptr [2] & (!\FIFO_2|wr_ptr [3] & (!\FIFO_2|wr_ptr [1] & !\FIFO_2|wr_ptr [0])))

	.clk(gnd),
	.dataa(\FIFO_2|wr_ptr [2]),
	.datab(\FIFO_2|wr_ptr [3]),
	.datac(\FIFO_2|wr_ptr [1]),
	.datad(\FIFO_2|wr_ptr [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|Decoder0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|Decoder0~10 .lut_mask = "0001";
defparam \FIFO_2|Decoder0~10 .operation_mode = "normal";
defparam \FIFO_2|Decoder0~10 .output_mode = "comb_only";
defparam \FIFO_2|Decoder0~10 .register_cascade_mode = "off";
defparam \FIFO_2|Decoder0~10 .sum_lutc_input = "datac";
defparam \FIFO_2|Decoder0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y10_N6
maxv_lcell \FIFO_2|mem[0][8]~11 (
// Equation(s):
// \FIFO_2|mem[0][8]~11_combout  = ((\FIFO_2|wr_ptr[0]~10_combout  & ((\FIFO_2|Decoder0~10_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\FIFO_2|wr_ptr[0]~10_combout ),
	.datac(vcc),
	.datad(\FIFO_2|Decoder0~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|mem[0][8]~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[0][8]~11 .lut_mask = "cc00";
defparam \FIFO_2|mem[0][8]~11 .operation_mode = "normal";
defparam \FIFO_2|mem[0][8]~11 .output_mode = "comb_only";
defparam \FIFO_2|mem[0][8]~11 .register_cascade_mode = "off";
defparam \FIFO_2|mem[0][8]~11 .sum_lutc_input = "datac";
defparam \FIFO_2|mem[0][8]~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y10_N4
maxv_lcell \FIFO_2|mem[0][0] (
// Equation(s):
// \FIFO_2|mem[0][0]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_2|mem[0][8]~11_combout , \FIFO_2|mem~0 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_2|mem~0 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[0][8]~11_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_2|mem[0][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[0][0] .lut_mask = "0000";
defparam \FIFO_2|mem[0][0] .operation_mode = "normal";
defparam \FIFO_2|mem[0][0] .output_mode = "reg_only";
defparam \FIFO_2|mem[0][0] .register_cascade_mode = "off";
defparam \FIFO_2|mem[0][0] .sum_lutc_input = "datac";
defparam \FIFO_2|mem[0][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y10_N1
maxv_lcell \FIFO_2|Decoder0~9 (
// Equation(s):
// \FIFO_2|Decoder0~9_combout  = (\FIFO_2|wr_ptr [0] & (!\FIFO_2|wr_ptr [3] & (!\FIFO_2|wr_ptr [1] & !\FIFO_2|wr_ptr [2])))

	.clk(gnd),
	.dataa(\FIFO_2|wr_ptr [0]),
	.datab(\FIFO_2|wr_ptr [3]),
	.datac(\FIFO_2|wr_ptr [1]),
	.datad(\FIFO_2|wr_ptr [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|Decoder0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|Decoder0~9 .lut_mask = "0002";
defparam \FIFO_2|Decoder0~9 .operation_mode = "normal";
defparam \FIFO_2|Decoder0~9 .output_mode = "comb_only";
defparam \FIFO_2|Decoder0~9 .register_cascade_mode = "off";
defparam \FIFO_2|Decoder0~9 .sum_lutc_input = "datac";
defparam \FIFO_2|Decoder0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y10_N6
maxv_lcell \FIFO_2|mem[1][3]~10 (
// Equation(s):
// \FIFO_2|mem[1][3]~10_combout  = (((\FIFO_2|wr_ptr[0]~10_combout  & \FIFO_2|Decoder0~9_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_2|wr_ptr[0]~10_combout ),
	.datad(\FIFO_2|Decoder0~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|mem[1][3]~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[1][3]~10 .lut_mask = "f000";
defparam \FIFO_2|mem[1][3]~10 .operation_mode = "normal";
defparam \FIFO_2|mem[1][3]~10 .output_mode = "comb_only";
defparam \FIFO_2|mem[1][3]~10 .register_cascade_mode = "off";
defparam \FIFO_2|mem[1][3]~10 .sum_lutc_input = "datac";
defparam \FIFO_2|mem[1][3]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y10_N4
maxv_lcell \FIFO_2|mem[1][0] (
// Equation(s):
// \FIFO_2|data_out[0]~15  = (\FIFO_2|rd_ptr [0] & (((B3_mem[1][0]) # (\FIFO_2|rd_ptr [1])))) # (!\FIFO_2|rd_ptr [0] & (\FIFO_2|mem[0][0]~regout  & ((!\FIFO_2|rd_ptr [1]))))

	.clk(\clk~combout ),
	.dataa(\FIFO_2|rd_ptr [0]),
	.datab(\FIFO_2|mem[0][0]~regout ),
	.datac(\FIFO_2|mem~0 ),
	.datad(\FIFO_2|rd_ptr [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[1][3]~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|data_out[0]~15 ),
	.regout(\FIFO_2|mem[1][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[1][0] .lut_mask = "aae4";
defparam \FIFO_2|mem[1][0] .operation_mode = "normal";
defparam \FIFO_2|mem[1][0] .output_mode = "comb_only";
defparam \FIFO_2|mem[1][0] .register_cascade_mode = "off";
defparam \FIFO_2|mem[1][0] .sum_lutc_input = "qfbk";
defparam \FIFO_2|mem[1][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y10_N4
maxv_lcell \FIFO_2|Decoder0~8 (
// Equation(s):
// \FIFO_2|Decoder0~8_combout  = (!\FIFO_2|wr_ptr [0] & (!\FIFO_2|wr_ptr [3] & (\FIFO_2|wr_ptr [1] & !\FIFO_2|wr_ptr [2])))

	.clk(gnd),
	.dataa(\FIFO_2|wr_ptr [0]),
	.datab(\FIFO_2|wr_ptr [3]),
	.datac(\FIFO_2|wr_ptr [1]),
	.datad(\FIFO_2|wr_ptr [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|Decoder0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|Decoder0~8 .lut_mask = "0010";
defparam \FIFO_2|Decoder0~8 .operation_mode = "normal";
defparam \FIFO_2|Decoder0~8 .output_mode = "comb_only";
defparam \FIFO_2|Decoder0~8 .register_cascade_mode = "off";
defparam \FIFO_2|Decoder0~8 .sum_lutc_input = "datac";
defparam \FIFO_2|Decoder0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y10_N0
maxv_lcell \FIFO_2|mem[2][3]~9 (
// Equation(s):
// \FIFO_2|mem[2][3]~9_combout  = ((\FIFO_2|Decoder0~8_combout  & ((\FIFO_2|wr_ptr[0]~10_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\FIFO_2|Decoder0~8_combout ),
	.datac(vcc),
	.datad(\FIFO_2|wr_ptr[0]~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|mem[2][3]~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[2][3]~9 .lut_mask = "cc00";
defparam \FIFO_2|mem[2][3]~9 .operation_mode = "normal";
defparam \FIFO_2|mem[2][3]~9 .output_mode = "comb_only";
defparam \FIFO_2|mem[2][3]~9 .register_cascade_mode = "off";
defparam \FIFO_2|mem[2][3]~9 .sum_lutc_input = "datac";
defparam \FIFO_2|mem[2][3]~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y10_N2
maxv_lcell \FIFO_2|mem[2][0] (
// Equation(s):
// \FIFO_2|data_out[0]~16  = (\FIFO_2|rd_ptr [1] & ((\FIFO_2|data_out[0]~15  & (\FIFO_2|mem[3][0]~regout )) # (!\FIFO_2|data_out[0]~15  & ((B3_mem[2][0]))))) # (!\FIFO_2|rd_ptr [1] & (((\FIFO_2|data_out[0]~15 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_2|mem[3][0]~regout ),
	.datab(\FIFO_2|rd_ptr [1]),
	.datac(\FIFO_2|mem~0 ),
	.datad(\FIFO_2|data_out[0]~15 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[2][3]~9_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|data_out[0]~16 ),
	.regout(\FIFO_2|mem[2][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[2][0] .lut_mask = "bbc0";
defparam \FIFO_2|mem[2][0] .operation_mode = "normal";
defparam \FIFO_2|mem[2][0] .output_mode = "comb_only";
defparam \FIFO_2|mem[2][0] .register_cascade_mode = "off";
defparam \FIFO_2|mem[2][0] .sum_lutc_input = "qfbk";
defparam \FIFO_2|mem[2][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y7_N4
maxv_lcell \FIFO_2|Decoder0~7 (
// Equation(s):
// \FIFO_2|Decoder0~7_combout  = (\FIFO_2|wr_ptr [1] & (\FIFO_2|wr_ptr [2] & (\FIFO_2|wr_ptr [0] & !\FIFO_2|wr_ptr [3])))

	.clk(gnd),
	.dataa(\FIFO_2|wr_ptr [1]),
	.datab(\FIFO_2|wr_ptr [2]),
	.datac(\FIFO_2|wr_ptr [0]),
	.datad(\FIFO_2|wr_ptr [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|Decoder0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|Decoder0~7 .lut_mask = "0080";
defparam \FIFO_2|Decoder0~7 .operation_mode = "normal";
defparam \FIFO_2|Decoder0~7 .output_mode = "comb_only";
defparam \FIFO_2|Decoder0~7 .register_cascade_mode = "off";
defparam \FIFO_2|Decoder0~7 .sum_lutc_input = "datac";
defparam \FIFO_2|Decoder0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N3
maxv_lcell \FIFO_2|mem[7][3]~8 (
// Equation(s):
// \FIFO_2|mem[7][3]~8_combout  = (((\FIFO_2|Decoder0~7_combout  & \FIFO_2|wr_ptr[0]~10_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_2|Decoder0~7_combout ),
	.datad(\FIFO_2|wr_ptr[0]~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|mem[7][3]~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[7][3]~8 .lut_mask = "f000";
defparam \FIFO_2|mem[7][3]~8 .operation_mode = "normal";
defparam \FIFO_2|mem[7][3]~8 .output_mode = "comb_only";
defparam \FIFO_2|mem[7][3]~8 .register_cascade_mode = "off";
defparam \FIFO_2|mem[7][3]~8 .sum_lutc_input = "datac";
defparam \FIFO_2|mem[7][3]~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N6
maxv_lcell \FIFO_2|mem[7][0] (
// Equation(s):
// \FIFO_2|mem[7][0]~regout  = DFFEAS((((\FIFO_2|mem~0 ))), GLOBAL(\clk~combout ), VCC, , \FIFO_2|mem[7][3]~8_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_2|mem~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_2|mem[7][3]~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_2|mem[7][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[7][0] .lut_mask = "ff00";
defparam \FIFO_2|mem[7][0] .operation_mode = "normal";
defparam \FIFO_2|mem[7][0] .output_mode = "reg_only";
defparam \FIFO_2|mem[7][0] .register_cascade_mode = "off";
defparam \FIFO_2|mem[7][0] .sum_lutc_input = "datac";
defparam \FIFO_2|mem[7][0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N6
maxv_lcell \FIFO_2|Decoder0~6 (
// Equation(s):
// \FIFO_2|Decoder0~6_combout  = (!\FIFO_2|wr_ptr [1] & (\FIFO_2|wr_ptr [2] & (!\FIFO_2|wr_ptr [0] & !\FIFO_2|wr_ptr [3])))

	.clk(gnd),
	.dataa(\FIFO_2|wr_ptr [1]),
	.datab(\FIFO_2|wr_ptr [2]),
	.datac(\FIFO_2|wr_ptr [0]),
	.datad(\FIFO_2|wr_ptr [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|Decoder0~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|Decoder0~6 .lut_mask = "0004";
defparam \FIFO_2|Decoder0~6 .operation_mode = "normal";
defparam \FIFO_2|Decoder0~6 .output_mode = "comb_only";
defparam \FIFO_2|Decoder0~6 .register_cascade_mode = "off";
defparam \FIFO_2|Decoder0~6 .sum_lutc_input = "datac";
defparam \FIFO_2|Decoder0~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N1
maxv_lcell \FIFO_2|mem[4][3]~7 (
// Equation(s):
// \FIFO_2|mem[4][3]~7_combout  = (((\FIFO_2|Decoder0~6_combout  & \FIFO_2|wr_ptr[0]~10_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_2|Decoder0~6_combout ),
	.datad(\FIFO_2|wr_ptr[0]~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|mem[4][3]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[4][3]~7 .lut_mask = "f000";
defparam \FIFO_2|mem[4][3]~7 .operation_mode = "normal";
defparam \FIFO_2|mem[4][3]~7 .output_mode = "comb_only";
defparam \FIFO_2|mem[4][3]~7 .register_cascade_mode = "off";
defparam \FIFO_2|mem[4][3]~7 .sum_lutc_input = "datac";
defparam \FIFO_2|mem[4][3]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N5
maxv_lcell \FIFO_2|mem[4][0] (
// Equation(s):
// \FIFO_2|mem[4][0]~regout  = DFFEAS((((\FIFO_2|mem~0 ))), GLOBAL(\clk~combout ), VCC, , \FIFO_2|mem[4][3]~7_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_2|mem~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_2|mem[4][3]~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_2|mem[4][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[4][0] .lut_mask = "ff00";
defparam \FIFO_2|mem[4][0] .operation_mode = "normal";
defparam \FIFO_2|mem[4][0] .output_mode = "reg_only";
defparam \FIFO_2|mem[4][0] .register_cascade_mode = "off";
defparam \FIFO_2|mem[4][0] .sum_lutc_input = "datac";
defparam \FIFO_2|mem[4][0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N7
maxv_lcell \FIFO_2|Decoder0~5 (
// Equation(s):
// \FIFO_2|Decoder0~5_combout  = (\FIFO_2|wr_ptr [1] & (\FIFO_2|wr_ptr [2] & (!\FIFO_2|wr_ptr [0] & !\FIFO_2|wr_ptr [3])))

	.clk(gnd),
	.dataa(\FIFO_2|wr_ptr [1]),
	.datab(\FIFO_2|wr_ptr [2]),
	.datac(\FIFO_2|wr_ptr [0]),
	.datad(\FIFO_2|wr_ptr [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|Decoder0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|Decoder0~5 .lut_mask = "0008";
defparam \FIFO_2|Decoder0~5 .operation_mode = "normal";
defparam \FIFO_2|Decoder0~5 .output_mode = "comb_only";
defparam \FIFO_2|Decoder0~5 .register_cascade_mode = "off";
defparam \FIFO_2|Decoder0~5 .sum_lutc_input = "datac";
defparam \FIFO_2|Decoder0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N8
maxv_lcell \FIFO_2|mem[6][6]~6 (
// Equation(s):
// \FIFO_2|mem[6][6]~6_combout  = ((\FIFO_2|wr_ptr[0]~10_combout  & ((\FIFO_2|Decoder0~5_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\FIFO_2|wr_ptr[0]~10_combout ),
	.datac(vcc),
	.datad(\FIFO_2|Decoder0~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|mem[6][6]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[6][6]~6 .lut_mask = "cc00";
defparam \FIFO_2|mem[6][6]~6 .operation_mode = "normal";
defparam \FIFO_2|mem[6][6]~6 .output_mode = "comb_only";
defparam \FIFO_2|mem[6][6]~6 .register_cascade_mode = "off";
defparam \FIFO_2|mem[6][6]~6 .sum_lutc_input = "datac";
defparam \FIFO_2|mem[6][6]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N7
maxv_lcell \FIFO_2|mem[6][0] (
// Equation(s):
// \FIFO_2|data_out[0]~13  = (\FIFO_2|rd_ptr [0] & (\FIFO_2|rd_ptr [1])) # (!\FIFO_2|rd_ptr [0] & ((\FIFO_2|rd_ptr [1] & (B3_mem[6][0])) # (!\FIFO_2|rd_ptr [1] & ((\FIFO_2|mem[4][0]~regout )))))

	.clk(\clk~combout ),
	.dataa(\FIFO_2|rd_ptr [0]),
	.datab(\FIFO_2|rd_ptr [1]),
	.datac(\FIFO_2|mem~0 ),
	.datad(\FIFO_2|mem[4][0]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[6][6]~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|data_out[0]~13 ),
	.regout(\FIFO_2|mem[6][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[6][0] .lut_mask = "d9c8";
defparam \FIFO_2|mem[6][0] .operation_mode = "normal";
defparam \FIFO_2|mem[6][0] .output_mode = "comb_only";
defparam \FIFO_2|mem[6][0] .register_cascade_mode = "off";
defparam \FIFO_2|mem[6][0] .sum_lutc_input = "qfbk";
defparam \FIFO_2|mem[6][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N9
maxv_lcell \FIFO_2|Decoder0~4 (
// Equation(s):
// \FIFO_2|Decoder0~4_combout  = (\FIFO_2|wr_ptr [0] & (!\FIFO_2|wr_ptr [3] & (!\FIFO_2|wr_ptr [1] & \FIFO_2|wr_ptr [2])))

	.clk(gnd),
	.dataa(\FIFO_2|wr_ptr [0]),
	.datab(\FIFO_2|wr_ptr [3]),
	.datac(\FIFO_2|wr_ptr [1]),
	.datad(\FIFO_2|wr_ptr [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|Decoder0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|Decoder0~4 .lut_mask = "0200";
defparam \FIFO_2|Decoder0~4 .operation_mode = "normal";
defparam \FIFO_2|Decoder0~4 .output_mode = "comb_only";
defparam \FIFO_2|Decoder0~4 .register_cascade_mode = "off";
defparam \FIFO_2|Decoder0~4 .sum_lutc_input = "datac";
defparam \FIFO_2|Decoder0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N4
maxv_lcell \FIFO_2|mem[5][3]~5 (
// Equation(s):
// \FIFO_2|mem[5][3]~5_combout  = (((\FIFO_2|Decoder0~4_combout  & \FIFO_2|wr_ptr[0]~10_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_2|Decoder0~4_combout ),
	.datad(\FIFO_2|wr_ptr[0]~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|mem[5][3]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[5][3]~5 .lut_mask = "f000";
defparam \FIFO_2|mem[5][3]~5 .operation_mode = "normal";
defparam \FIFO_2|mem[5][3]~5 .output_mode = "comb_only";
defparam \FIFO_2|mem[5][3]~5 .register_cascade_mode = "off";
defparam \FIFO_2|mem[5][3]~5 .sum_lutc_input = "datac";
defparam \FIFO_2|mem[5][3]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N4
maxv_lcell \FIFO_2|mem[5][0] (
// Equation(s):
// \FIFO_2|data_out[0]~14  = (\FIFO_2|rd_ptr [0] & ((\FIFO_2|data_out[0]~13  & (\FIFO_2|mem[7][0]~regout )) # (!\FIFO_2|data_out[0]~13  & ((B3_mem[5][0]))))) # (!\FIFO_2|rd_ptr [0] & (((\FIFO_2|data_out[0]~13 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_2|rd_ptr [0]),
	.datab(\FIFO_2|mem[7][0]~regout ),
	.datac(\FIFO_2|mem~0 ),
	.datad(\FIFO_2|data_out[0]~13 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[5][3]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|data_out[0]~14 ),
	.regout(\FIFO_2|mem[5][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[5][0] .lut_mask = "dda0";
defparam \FIFO_2|mem[5][0] .operation_mode = "normal";
defparam \FIFO_2|mem[5][0] .output_mode = "comb_only";
defparam \FIFO_2|mem[5][0] .register_cascade_mode = "off";
defparam \FIFO_2|mem[5][0] .sum_lutc_input = "qfbk";
defparam \FIFO_2|mem[5][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y9_N7
maxv_lcell \FIFO_2|data_out[0]~17 (
// Equation(s):
// \FIFO_2|data_out[0]~17_combout  = (\FIFO_2|rd_ptr [2] & ((\FIFO_2|rd_ptr [3]) # ((\FIFO_2|data_out[0]~14 )))) # (!\FIFO_2|rd_ptr [2] & (!\FIFO_2|rd_ptr [3] & (\FIFO_2|data_out[0]~16 )))

	.clk(gnd),
	.dataa(\FIFO_2|rd_ptr [2]),
	.datab(\FIFO_2|rd_ptr [3]),
	.datac(\FIFO_2|data_out[0]~16 ),
	.datad(\FIFO_2|data_out[0]~14 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|data_out[0]~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|data_out[0]~17 .lut_mask = "ba98";
defparam \FIFO_2|data_out[0]~17 .operation_mode = "normal";
defparam \FIFO_2|data_out[0]~17 .output_mode = "comb_only";
defparam \FIFO_2|data_out[0]~17 .register_cascade_mode = "off";
defparam \FIFO_2|data_out[0]~17 .sum_lutc_input = "datac";
defparam \FIFO_2|data_out[0]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N6
maxv_lcell \FIFO_2|data_out[0]~en (
// Equation(s):
// \FIFO_2|data_out[0]~en_regout  = DFFEAS((((!\SYNCHRONIZER|soft_reset_2~regout  & !\FIFO_2|always2~2_combout ))) # (!\resetn~combout ), GLOBAL(\clk~combout ), VCC, , \FIFO_2|data_out[7]~21_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\resetn~combout ),
	.datab(vcc),
	.datac(\SYNCHRONIZER|soft_reset_2~regout ),
	.datad(\FIFO_2|always2~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_2|data_out[7]~21_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_2|data_out[0]~en_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|data_out[0]~en .lut_mask = "555f";
defparam \FIFO_2|data_out[0]~en .operation_mode = "normal";
defparam \FIFO_2|data_out[0]~en .output_mode = "reg_only";
defparam \FIFO_2|data_out[0]~en .register_cascade_mode = "off";
defparam \FIFO_2|data_out[0]~en .sum_lutc_input = "datac";
defparam \FIFO_2|data_out[0]~en .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N2
maxv_lcell \FIFO_2|mem[4][2] (
// Equation(s):
// \FIFO_2|mem~18  = ((!\SYNCHRONIZER|soft_reset_2~regout  & (\resetn~combout  & \comb_3|data_out [2])))
// \FIFO_2|mem[4][2]~regout  = DFFEAS(\FIFO_2|mem~18 , GLOBAL(\clk~combout ), VCC, , \FIFO_2|mem[4][3]~7_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\SYNCHRONIZER|soft_reset_2~regout ),
	.datac(\resetn~combout ),
	.datad(\comb_3|data_out [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_2|mem[4][3]~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|mem~18 ),
	.regout(\FIFO_2|mem[4][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[4][2] .lut_mask = "3000";
defparam \FIFO_2|mem[4][2] .operation_mode = "normal";
defparam \FIFO_2|mem[4][2] .output_mode = "reg_and_comb";
defparam \FIFO_2|mem[4][2] .register_cascade_mode = "off";
defparam \FIFO_2|mem[4][2] .sum_lutc_input = "datac";
defparam \FIFO_2|mem[4][2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y9_N1
maxv_lcell \FIFO_2|mem[15][2] (
// Equation(s):
// \FIFO_2|mem[15][2]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_2|mem[15][0]~16_combout , \FIFO_2|mem~18 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_2|mem~18 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[15][0]~16_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_2|mem[15][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[15][2] .lut_mask = "0000";
defparam \FIFO_2|mem[15][2] .operation_mode = "normal";
defparam \FIFO_2|mem[15][2] .output_mode = "reg_only";
defparam \FIFO_2|mem[15][2] .register_cascade_mode = "off";
defparam \FIFO_2|mem[15][2] .sum_lutc_input = "datac";
defparam \FIFO_2|mem[15][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y9_N6
maxv_lcell \FIFO_2|mem[12][2] (
// Equation(s):
// \FIFO_2|mem[12][2]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_2|mem[12][6]~15_combout , \FIFO_2|mem~18 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_2|mem~18 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[12][6]~15_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_2|mem[12][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[12][2] .lut_mask = "0000";
defparam \FIFO_2|mem[12][2] .operation_mode = "normal";
defparam \FIFO_2|mem[12][2] .output_mode = "reg_only";
defparam \FIFO_2|mem[12][2] .register_cascade_mode = "off";
defparam \FIFO_2|mem[12][2] .sum_lutc_input = "datac";
defparam \FIFO_2|mem[12][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y7_N3
maxv_lcell \FIFO_2|mem[13][2] (
// Equation(s):
// \FIFO_2|Mux6~7  = (\FIFO_2|rd_ptr [0] & (((B3_mem[13][2]) # (\FIFO_2|rd_ptr [1])))) # (!\FIFO_2|rd_ptr [0] & (\FIFO_2|mem[12][2]~regout  & ((!\FIFO_2|rd_ptr [1]))))

	.clk(\clk~combout ),
	.dataa(\FIFO_2|rd_ptr [0]),
	.datab(\FIFO_2|mem[12][2]~regout ),
	.datac(\FIFO_2|mem~18 ),
	.datad(\FIFO_2|rd_ptr [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[13][1]~13_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|Mux6~7 ),
	.regout(\FIFO_2|mem[13][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[13][2] .lut_mask = "aae4";
defparam \FIFO_2|mem[13][2] .operation_mode = "normal";
defparam \FIFO_2|mem[13][2] .output_mode = "comb_only";
defparam \FIFO_2|mem[13][2] .register_cascade_mode = "off";
defparam \FIFO_2|mem[13][2] .sum_lutc_input = "qfbk";
defparam \FIFO_2|mem[13][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y7_N4
maxv_lcell \FIFO_2|mem[14][2] (
// Equation(s):
// \FIFO_2|Mux6~8  = (\FIFO_2|rd_ptr [1] & ((\FIFO_2|Mux6~7  & (\FIFO_2|mem[15][2]~regout )) # (!\FIFO_2|Mux6~7  & ((B3_mem[14][2]))))) # (!\FIFO_2|rd_ptr [1] & (((\FIFO_2|Mux6~7 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_2|mem[15][2]~regout ),
	.datab(\FIFO_2|rd_ptr [1]),
	.datac(\FIFO_2|mem~18 ),
	.datad(\FIFO_2|Mux6~7 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[14][1]~14_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|Mux6~8 ),
	.regout(\FIFO_2|mem[14][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[14][2] .lut_mask = "bbc0";
defparam \FIFO_2|mem[14][2] .operation_mode = "normal";
defparam \FIFO_2|mem[14][2] .output_mode = "comb_only";
defparam \FIFO_2|mem[14][2] .register_cascade_mode = "off";
defparam \FIFO_2|mem[14][2] .sum_lutc_input = "qfbk";
defparam \FIFO_2|mem[14][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y7_N8
maxv_lcell \FIFO_2|mem[7][2] (
// Equation(s):
// \FIFO_2|mem[7][2]~regout  = DFFEAS((((\FIFO_2|mem~18 ))), GLOBAL(\clk~combout ), VCC, , \FIFO_2|mem[7][3]~8_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_2|mem~18 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_2|mem[7][3]~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_2|mem[7][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[7][2] .lut_mask = "ff00";
defparam \FIFO_2|mem[7][2] .operation_mode = "normal";
defparam \FIFO_2|mem[7][2] .output_mode = "reg_only";
defparam \FIFO_2|mem[7][2] .register_cascade_mode = "off";
defparam \FIFO_2|mem[7][2] .sum_lutc_input = "datac";
defparam \FIFO_2|mem[7][2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N5
maxv_lcell \FIFO_2|mem[5][2] (
// Equation(s):
// \FIFO_2|Mux6~0  = (\FIFO_2|rd_ptr [0] & ((\FIFO_2|rd_ptr [1]) # ((B3_mem[5][2])))) # (!\FIFO_2|rd_ptr [0] & (!\FIFO_2|rd_ptr [1] & ((\FIFO_2|mem[4][2]~regout ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_2|rd_ptr [0]),
	.datab(\FIFO_2|rd_ptr [1]),
	.datac(\FIFO_2|mem~18 ),
	.datad(\FIFO_2|mem[4][2]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[5][3]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|Mux6~0 ),
	.regout(\FIFO_2|mem[5][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[5][2] .lut_mask = "b9a8";
defparam \FIFO_2|mem[5][2] .operation_mode = "normal";
defparam \FIFO_2|mem[5][2] .output_mode = "comb_only";
defparam \FIFO_2|mem[5][2] .register_cascade_mode = "off";
defparam \FIFO_2|mem[5][2] .sum_lutc_input = "qfbk";
defparam \FIFO_2|mem[5][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y7_N6
maxv_lcell \FIFO_2|mem[6][2] (
// Equation(s):
// \FIFO_2|Mux6~1  = (\FIFO_2|rd_ptr [1] & ((\FIFO_2|Mux6~0  & (\FIFO_2|mem[7][2]~regout )) # (!\FIFO_2|Mux6~0  & ((B3_mem[6][2]))))) # (!\FIFO_2|rd_ptr [1] & (((\FIFO_2|Mux6~0 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_2|mem[7][2]~regout ),
	.datab(\FIFO_2|rd_ptr [1]),
	.datac(\FIFO_2|mem~18 ),
	.datad(\FIFO_2|Mux6~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[6][6]~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|Mux6~1 ),
	.regout(\FIFO_2|mem[6][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[6][2] .lut_mask = "bbc0";
defparam \FIFO_2|mem[6][2] .operation_mode = "normal";
defparam \FIFO_2|mem[6][2] .output_mode = "comb_only";
defparam \FIFO_2|mem[6][2] .register_cascade_mode = "off";
defparam \FIFO_2|mem[6][2] .sum_lutc_input = "qfbk";
defparam \FIFO_2|mem[6][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y9_N1
maxv_lcell \FIFO_2|mem[11][2] (
// Equation(s):
// \FIFO_2|mem[11][2]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_2|mem[11][6]~4_combout , \FIFO_2|mem~18 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_2|mem~18 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[11][6]~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_2|mem[11][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[11][2] .lut_mask = "0000";
defparam \FIFO_2|mem[11][2] .operation_mode = "normal";
defparam \FIFO_2|mem[11][2] .output_mode = "reg_only";
defparam \FIFO_2|mem[11][2] .register_cascade_mode = "off";
defparam \FIFO_2|mem[11][2] .sum_lutc_input = "datac";
defparam \FIFO_2|mem[11][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y9_N7
maxv_lcell \FIFO_2|mem[8][2] (
// Equation(s):
// \FIFO_2|mem[8][2]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_2|mem[8][3]~3_combout , \FIFO_2|mem~18 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_2|mem~18 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[8][3]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_2|mem[8][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[8][2] .lut_mask = "0000";
defparam \FIFO_2|mem[8][2] .operation_mode = "normal";
defparam \FIFO_2|mem[8][2] .output_mode = "reg_only";
defparam \FIFO_2|mem[8][2] .register_cascade_mode = "off";
defparam \FIFO_2|mem[8][2] .sum_lutc_input = "datac";
defparam \FIFO_2|mem[8][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y8_N0
maxv_lcell \FIFO_2|mem[10][2] (
// Equation(s):
// \FIFO_2|Mux6~2  = (\FIFO_2|rd_ptr [0] & (\FIFO_2|rd_ptr [1])) # (!\FIFO_2|rd_ptr [0] & ((\FIFO_2|rd_ptr [1] & (B3_mem[10][2])) # (!\FIFO_2|rd_ptr [1] & ((\FIFO_2|mem[8][2]~regout )))))

	.clk(\clk~combout ),
	.dataa(\FIFO_2|rd_ptr [0]),
	.datab(\FIFO_2|rd_ptr [1]),
	.datac(\FIFO_2|mem~18 ),
	.datad(\FIFO_2|mem[8][2]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[10][3]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|Mux6~2 ),
	.regout(\FIFO_2|mem[10][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[10][2] .lut_mask = "d9c8";
defparam \FIFO_2|mem[10][2] .operation_mode = "normal";
defparam \FIFO_2|mem[10][2] .output_mode = "comb_only";
defparam \FIFO_2|mem[10][2] .register_cascade_mode = "off";
defparam \FIFO_2|mem[10][2] .sum_lutc_input = "qfbk";
defparam \FIFO_2|mem[10][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y8_N1
maxv_lcell \FIFO_2|mem[9][2] (
// Equation(s):
// \FIFO_2|Mux6~3  = (\FIFO_2|rd_ptr [0] & ((\FIFO_2|Mux6~2  & (\FIFO_2|mem[11][2]~regout )) # (!\FIFO_2|Mux6~2  & ((B3_mem[9][2]))))) # (!\FIFO_2|rd_ptr [0] & (((\FIFO_2|Mux6~2 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_2|rd_ptr [0]),
	.datab(\FIFO_2|mem[11][2]~regout ),
	.datac(\FIFO_2|mem~18 ),
	.datad(\FIFO_2|Mux6~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[9][3]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|Mux6~3 ),
	.regout(\FIFO_2|mem[9][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[9][2] .lut_mask = "dda0";
defparam \FIFO_2|mem[9][2] .operation_mode = "normal";
defparam \FIFO_2|mem[9][2] .output_mode = "comb_only";
defparam \FIFO_2|mem[9][2] .register_cascade_mode = "off";
defparam \FIFO_2|mem[9][2] .sum_lutc_input = "qfbk";
defparam \FIFO_2|mem[9][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y10_N2
maxv_lcell \FIFO_2|mem[3][2] (
// Equation(s):
// \FIFO_2|mem[3][2]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_2|mem[3][3]~12_combout , \FIFO_2|mem~18 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_2|mem~18 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[3][3]~12_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_2|mem[3][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[3][2] .lut_mask = "0000";
defparam \FIFO_2|mem[3][2] .operation_mode = "normal";
defparam \FIFO_2|mem[3][2] .output_mode = "reg_only";
defparam \FIFO_2|mem[3][2] .register_cascade_mode = "off";
defparam \FIFO_2|mem[3][2] .sum_lutc_input = "datac";
defparam \FIFO_2|mem[3][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y10_N4
maxv_lcell \FIFO_2|mem[0][2] (
// Equation(s):
// \FIFO_2|mem[0][2]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_2|mem[0][8]~11_combout , \FIFO_2|mem~18 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_2|mem~18 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[0][8]~11_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_2|mem[0][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[0][2] .lut_mask = "0000";
defparam \FIFO_2|mem[0][2] .operation_mode = "normal";
defparam \FIFO_2|mem[0][2] .output_mode = "reg_only";
defparam \FIFO_2|mem[0][2] .register_cascade_mode = "off";
defparam \FIFO_2|mem[0][2] .sum_lutc_input = "datac";
defparam \FIFO_2|mem[0][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y10_N8
maxv_lcell \FIFO_2|mem[2][2] (
// Equation(s):
// \FIFO_2|Mux6~4  = (\FIFO_2|rd_ptr [1] & (((B3_mem[2][2]) # (\FIFO_2|rd_ptr [0])))) # (!\FIFO_2|rd_ptr [1] & (\FIFO_2|mem[0][2]~regout  & ((!\FIFO_2|rd_ptr [0]))))

	.clk(\clk~combout ),
	.dataa(\FIFO_2|mem[0][2]~regout ),
	.datab(\FIFO_2|rd_ptr [1]),
	.datac(\FIFO_2|mem~18 ),
	.datad(\FIFO_2|rd_ptr [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[2][3]~9_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|Mux6~4 ),
	.regout(\FIFO_2|mem[2][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[2][2] .lut_mask = "cce2";
defparam \FIFO_2|mem[2][2] .operation_mode = "normal";
defparam \FIFO_2|mem[2][2] .output_mode = "comb_only";
defparam \FIFO_2|mem[2][2] .register_cascade_mode = "off";
defparam \FIFO_2|mem[2][2] .sum_lutc_input = "qfbk";
defparam \FIFO_2|mem[2][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y8_N9
maxv_lcell \FIFO_2|mem[1][2] (
// Equation(s):
// \FIFO_2|Mux6~5  = (\FIFO_2|rd_ptr [0] & ((\FIFO_2|Mux6~4  & (\FIFO_2|mem[3][2]~regout )) # (!\FIFO_2|Mux6~4  & ((B3_mem[1][2]))))) # (!\FIFO_2|rd_ptr [0] & (((\FIFO_2|Mux6~4 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_2|mem[3][2]~regout ),
	.datab(\FIFO_2|rd_ptr [0]),
	.datac(\FIFO_2|mem~18 ),
	.datad(\FIFO_2|Mux6~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[1][3]~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|Mux6~5 ),
	.regout(\FIFO_2|mem[1][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[1][2] .lut_mask = "bbc0";
defparam \FIFO_2|mem[1][2] .operation_mode = "normal";
defparam \FIFO_2|mem[1][2] .output_mode = "comb_only";
defparam \FIFO_2|mem[1][2] .register_cascade_mode = "off";
defparam \FIFO_2|mem[1][2] .sum_lutc_input = "qfbk";
defparam \FIFO_2|mem[1][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y8_N8
maxv_lcell \FIFO_2|Mux6~6 (
// Equation(s):
// \FIFO_2|Mux6~6_combout  = (\FIFO_2|rd_ptr [3] & ((\FIFO_2|rd_ptr [2]) # ((\FIFO_2|Mux6~3 )))) # (!\FIFO_2|rd_ptr [3] & (!\FIFO_2|rd_ptr [2] & ((\FIFO_2|Mux6~5 ))))

	.clk(gnd),
	.dataa(\FIFO_2|rd_ptr [3]),
	.datab(\FIFO_2|rd_ptr [2]),
	.datac(\FIFO_2|Mux6~3 ),
	.datad(\FIFO_2|Mux6~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|Mux6~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|Mux6~6 .lut_mask = "b9a8";
defparam \FIFO_2|Mux6~6 .operation_mode = "normal";
defparam \FIFO_2|Mux6~6 .output_mode = "comb_only";
defparam \FIFO_2|Mux6~6 .register_cascade_mode = "off";
defparam \FIFO_2|Mux6~6 .sum_lutc_input = "datac";
defparam \FIFO_2|Mux6~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N0
maxv_lcell \FIFO_2|Mux6~9 (
// Equation(s):
// \FIFO_2|Mux6~9_combout  = (\FIFO_2|rd_ptr [2] & ((\FIFO_2|Mux6~6_combout  & (\FIFO_2|Mux6~8 )) # (!\FIFO_2|Mux6~6_combout  & ((\FIFO_2|Mux6~1 ))))) # (!\FIFO_2|rd_ptr [2] & (((\FIFO_2|Mux6~6_combout ))))

	.clk(gnd),
	.dataa(\FIFO_2|Mux6~8 ),
	.datab(\FIFO_2|rd_ptr [2]),
	.datac(\FIFO_2|Mux6~1 ),
	.datad(\FIFO_2|Mux6~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|Mux6~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|Mux6~9 .lut_mask = "bbc0";
defparam \FIFO_2|Mux6~9 .operation_mode = "normal";
defparam \FIFO_2|Mux6~9 .output_mode = "comb_only";
defparam \FIFO_2|Mux6~9 .register_cascade_mode = "off";
defparam \FIFO_2|Mux6~9 .sum_lutc_input = "datac";
defparam \FIFO_2|Mux6~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N5
maxv_lcell \FIFO_2|data_out[2]~reg0 (
// Equation(s):
// \FIFO_2|data_out[2]~reg0_regout  = DFFEAS(((\resetn~combout  & ((\FIFO_2|Mux6~9_combout )))), GLOBAL(\clk~combout ), VCC, , \FIFO_2|data_out[7]~21_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\resetn~combout ),
	.datac(vcc),
	.datad(\FIFO_2|Mux6~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_2|data_out[7]~21_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_2|data_out[2]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|data_out[2]~reg0 .lut_mask = "cc00";
defparam \FIFO_2|data_out[2]~reg0 .operation_mode = "normal";
defparam \FIFO_2|data_out[2]~reg0 .output_mode = "reg_only";
defparam \FIFO_2|data_out[2]~reg0 .register_cascade_mode = "off";
defparam \FIFO_2|data_out[2]~reg0 .sum_lutc_input = "datac";
defparam \FIFO_2|data_out[2]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y10_N9
maxv_lcell \FIFO_2|mem[1][3] (
// Equation(s):
// \FIFO_2|mem~19  = (\comb_3|data_out [3] & (((\resetn~combout  & !\SYNCHRONIZER|soft_reset_2~regout ))))
// \FIFO_2|mem[1][3]~regout  = DFFEAS(\FIFO_2|mem~19 , GLOBAL(\clk~combout ), VCC, , \FIFO_2|mem[1][3]~10_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\comb_3|data_out [3]),
	.datab(vcc),
	.datac(\resetn~combout ),
	.datad(\SYNCHRONIZER|soft_reset_2~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_2|mem[1][3]~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|mem~19 ),
	.regout(\FIFO_2|mem[1][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[1][3] .lut_mask = "00a0";
defparam \FIFO_2|mem[1][3] .operation_mode = "normal";
defparam \FIFO_2|mem[1][3] .output_mode = "reg_and_comb";
defparam \FIFO_2|mem[1][3] .register_cascade_mode = "off";
defparam \FIFO_2|mem[1][3] .sum_lutc_input = "datac";
defparam \FIFO_2|mem[1][3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y9_N8
maxv_lcell \FIFO_2|mem[15][3] (
// Equation(s):
// \FIFO_2|mem[15][3]~regout  = DFFEAS((((\FIFO_2|mem~19 ))), GLOBAL(\clk~combout ), VCC, , \FIFO_2|mem[15][0]~16_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_2|mem~19 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_2|mem[15][0]~16_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_2|mem[15][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[15][3] .lut_mask = "ff00";
defparam \FIFO_2|mem[15][3] .operation_mode = "normal";
defparam \FIFO_2|mem[15][3] .output_mode = "reg_only";
defparam \FIFO_2|mem[15][3] .register_cascade_mode = "off";
defparam \FIFO_2|mem[15][3] .sum_lutc_input = "datac";
defparam \FIFO_2|mem[15][3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y10_N9
maxv_lcell \FIFO_2|mem[3][3] (
// Equation(s):
// \FIFO_2|mem[3][3]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_2|mem[3][3]~12_combout , \FIFO_2|mem~19 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_2|mem~19 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[3][3]~12_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_2|mem[3][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[3][3] .lut_mask = "0000";
defparam \FIFO_2|mem[3][3] .operation_mode = "normal";
defparam \FIFO_2|mem[3][3] .output_mode = "reg_only";
defparam \FIFO_2|mem[3][3] .register_cascade_mode = "off";
defparam \FIFO_2|mem[3][3] .sum_lutc_input = "datac";
defparam \FIFO_2|mem[3][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y9_N8
maxv_lcell \FIFO_2|mem[11][3] (
// Equation(s):
// \FIFO_2|Mux5~7  = (\FIFO_2|rd_ptr [3] & (((B3_mem[11][3]) # (\FIFO_2|rd_ptr [2])))) # (!\FIFO_2|rd_ptr [3] & (\FIFO_2|mem[3][3]~regout  & ((!\FIFO_2|rd_ptr [2]))))

	.clk(\clk~combout ),
	.dataa(\FIFO_2|mem[3][3]~regout ),
	.datab(\FIFO_2|rd_ptr [3]),
	.datac(\FIFO_2|mem~19 ),
	.datad(\FIFO_2|rd_ptr [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[11][6]~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|Mux5~7 ),
	.regout(\FIFO_2|mem[11][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[11][3] .lut_mask = "cce2";
defparam \FIFO_2|mem[11][3] .operation_mode = "normal";
defparam \FIFO_2|mem[11][3] .output_mode = "comb_only";
defparam \FIFO_2|mem[11][3] .register_cascade_mode = "off";
defparam \FIFO_2|mem[11][3] .sum_lutc_input = "qfbk";
defparam \FIFO_2|mem[11][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y9_N0
maxv_lcell \FIFO_2|mem[7][3] (
// Equation(s):
// \FIFO_2|Mux5~8  = (\FIFO_2|rd_ptr [2] & ((\FIFO_2|Mux5~7  & (\FIFO_2|mem[15][3]~regout )) # (!\FIFO_2|Mux5~7  & ((B3_mem[7][3]))))) # (!\FIFO_2|rd_ptr [2] & (((\FIFO_2|Mux5~7 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_2|rd_ptr [2]),
	.datab(\FIFO_2|mem[15][3]~regout ),
	.datac(\FIFO_2|mem~19 ),
	.datad(\FIFO_2|Mux5~7 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[7][3]~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|Mux5~8 ),
	.regout(\FIFO_2|mem[7][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[7][3] .lut_mask = "dda0";
defparam \FIFO_2|mem[7][3] .operation_mode = "normal";
defparam \FIFO_2|mem[7][3] .output_mode = "comb_only";
defparam \FIFO_2|mem[7][3] .register_cascade_mode = "off";
defparam \FIFO_2|mem[7][3] .sum_lutc_input = "qfbk";
defparam \FIFO_2|mem[7][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y9_N6
maxv_lcell \FIFO_2|mem[13][3] (
// Equation(s):
// \FIFO_2|mem[13][3]~regout  = DFFEAS((((\FIFO_2|mem~19 ))), GLOBAL(\clk~combout ), VCC, , \FIFO_2|mem[13][1]~13_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_2|mem~19 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_2|mem[13][1]~13_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_2|mem[13][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[13][3] .lut_mask = "ff00";
defparam \FIFO_2|mem[13][3] .operation_mode = "normal";
defparam \FIFO_2|mem[13][3] .output_mode = "reg_only";
defparam \FIFO_2|mem[13][3] .register_cascade_mode = "off";
defparam \FIFO_2|mem[13][3] .sum_lutc_input = "datac";
defparam \FIFO_2|mem[13][3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N0
maxv_lcell \FIFO_2|mem[9][3] (
// Equation(s):
// \FIFO_2|Mux5~0  = (\FIFO_2|rd_ptr [2] & (((\FIFO_2|rd_ptr [3])))) # (!\FIFO_2|rd_ptr [2] & ((\FIFO_2|rd_ptr [3] & ((B3_mem[9][3]))) # (!\FIFO_2|rd_ptr [3] & (\FIFO_2|mem[1][3]~regout ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_2|rd_ptr [2]),
	.datab(\FIFO_2|mem[1][3]~regout ),
	.datac(\FIFO_2|mem~19 ),
	.datad(\FIFO_2|rd_ptr [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[9][3]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|Mux5~0 ),
	.regout(\FIFO_2|mem[9][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[9][3] .lut_mask = "fa44";
defparam \FIFO_2|mem[9][3] .operation_mode = "normal";
defparam \FIFO_2|mem[9][3] .output_mode = "comb_only";
defparam \FIFO_2|mem[9][3] .register_cascade_mode = "off";
defparam \FIFO_2|mem[9][3] .sum_lutc_input = "qfbk";
defparam \FIFO_2|mem[9][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y8_N1
maxv_lcell \FIFO_2|mem[5][3] (
// Equation(s):
// \FIFO_2|Mux5~1  = (\FIFO_2|rd_ptr [2] & ((\FIFO_2|Mux5~0  & (\FIFO_2|mem[13][3]~regout )) # (!\FIFO_2|Mux5~0  & ((B3_mem[5][3]))))) # (!\FIFO_2|rd_ptr [2] & (((\FIFO_2|Mux5~0 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_2|rd_ptr [2]),
	.datab(\FIFO_2|mem[13][3]~regout ),
	.datac(\FIFO_2|mem~19 ),
	.datad(\FIFO_2|Mux5~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[5][3]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|Mux5~1 ),
	.regout(\FIFO_2|mem[5][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[5][3] .lut_mask = "dda0";
defparam \FIFO_2|mem[5][3] .operation_mode = "normal";
defparam \FIFO_2|mem[5][3] .output_mode = "comb_only";
defparam \FIFO_2|mem[5][3] .register_cascade_mode = "off";
defparam \FIFO_2|mem[5][3] .sum_lutc_input = "qfbk";
defparam \FIFO_2|mem[5][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y9_N1
maxv_lcell \FIFO_2|mem[12][3] (
// Equation(s):
// \FIFO_2|mem[12][3]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_2|mem[12][6]~15_combout , \FIFO_2|mem~19 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_2|mem~19 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[12][6]~15_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_2|mem[12][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[12][3] .lut_mask = "0000";
defparam \FIFO_2|mem[12][3] .operation_mode = "normal";
defparam \FIFO_2|mem[12][3] .output_mode = "reg_only";
defparam \FIFO_2|mem[12][3] .register_cascade_mode = "off";
defparam \FIFO_2|mem[12][3] .sum_lutc_input = "datac";
defparam \FIFO_2|mem[12][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y10_N7
maxv_lcell \FIFO_2|mem[0][3] (
// Equation(s):
// \FIFO_2|mem[0][3]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_2|mem[0][8]~11_combout , \FIFO_2|mem~19 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_2|mem~19 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[0][8]~11_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_2|mem[0][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[0][3] .lut_mask = "0000";
defparam \FIFO_2|mem[0][3] .operation_mode = "normal";
defparam \FIFO_2|mem[0][3] .output_mode = "reg_only";
defparam \FIFO_2|mem[0][3] .register_cascade_mode = "off";
defparam \FIFO_2|mem[0][3] .sum_lutc_input = "datac";
defparam \FIFO_2|mem[0][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y9_N5
maxv_lcell \FIFO_2|mem[4][3] (
// Equation(s):
// \FIFO_2|Mux5~4  = (\FIFO_2|rd_ptr [2] & (((B3_mem[4][3]) # (\FIFO_2|rd_ptr [3])))) # (!\FIFO_2|rd_ptr [2] & (\FIFO_2|mem[0][3]~regout  & ((!\FIFO_2|rd_ptr [3]))))

	.clk(\clk~combout ),
	.dataa(\FIFO_2|rd_ptr [2]),
	.datab(\FIFO_2|mem[0][3]~regout ),
	.datac(\FIFO_2|mem~19 ),
	.datad(\FIFO_2|rd_ptr [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[4][3]~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|Mux5~4 ),
	.regout(\FIFO_2|mem[4][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[4][3] .lut_mask = "aae4";
defparam \FIFO_2|mem[4][3] .operation_mode = "normal";
defparam \FIFO_2|mem[4][3] .output_mode = "comb_only";
defparam \FIFO_2|mem[4][3] .register_cascade_mode = "off";
defparam \FIFO_2|mem[4][3] .sum_lutc_input = "qfbk";
defparam \FIFO_2|mem[4][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y9_N6
maxv_lcell \FIFO_2|mem[8][3] (
// Equation(s):
// \FIFO_2|Mux5~5  = (\FIFO_2|rd_ptr [3] & ((\FIFO_2|Mux5~4  & (\FIFO_2|mem[12][3]~regout )) # (!\FIFO_2|Mux5~4  & ((B3_mem[8][3]))))) # (!\FIFO_2|rd_ptr [3] & (((\FIFO_2|Mux5~4 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_2|mem[12][3]~regout ),
	.datab(\FIFO_2|rd_ptr [3]),
	.datac(\FIFO_2|mem~19 ),
	.datad(\FIFO_2|Mux5~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[8][3]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|Mux5~5 ),
	.regout(\FIFO_2|mem[8][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[8][3] .lut_mask = "bbc0";
defparam \FIFO_2|mem[8][3] .operation_mode = "normal";
defparam \FIFO_2|mem[8][3] .output_mode = "comb_only";
defparam \FIFO_2|mem[8][3] .register_cascade_mode = "off";
defparam \FIFO_2|mem[8][3] .sum_lutc_input = "qfbk";
defparam \FIFO_2|mem[8][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y8_N2
maxv_lcell \FIFO_2|mem[14][3] (
// Equation(s):
// \FIFO_2|mem[14][3]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_2|mem[14][1]~14_combout , \FIFO_2|mem~19 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_2|mem~19 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[14][1]~14_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_2|mem[14][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[14][3] .lut_mask = "0000";
defparam \FIFO_2|mem[14][3] .operation_mode = "normal";
defparam \FIFO_2|mem[14][3] .output_mode = "reg_only";
defparam \FIFO_2|mem[14][3] .register_cascade_mode = "off";
defparam \FIFO_2|mem[14][3] .sum_lutc_input = "datac";
defparam \FIFO_2|mem[14][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y10_N2
maxv_lcell \FIFO_2|mem[2][3] (
// Equation(s):
// \FIFO_2|mem[2][3]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_2|mem[2][3]~9_combout , \FIFO_2|mem~19 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_2|mem~19 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[2][3]~9_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_2|mem[2][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[2][3] .lut_mask = "0000";
defparam \FIFO_2|mem[2][3] .operation_mode = "normal";
defparam \FIFO_2|mem[2][3] .output_mode = "reg_only";
defparam \FIFO_2|mem[2][3] .register_cascade_mode = "off";
defparam \FIFO_2|mem[2][3] .sum_lutc_input = "datac";
defparam \FIFO_2|mem[2][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y8_N1
maxv_lcell \FIFO_2|mem[6][3] (
// Equation(s):
// \FIFO_2|Mux5~2  = (\FIFO_2|rd_ptr [2] & (((B3_mem[6][3]) # (\FIFO_2|rd_ptr [3])))) # (!\FIFO_2|rd_ptr [2] & (\FIFO_2|mem[2][3]~regout  & ((!\FIFO_2|rd_ptr [3]))))

	.clk(\clk~combout ),
	.dataa(\FIFO_2|rd_ptr [2]),
	.datab(\FIFO_2|mem[2][3]~regout ),
	.datac(\FIFO_2|mem~19 ),
	.datad(\FIFO_2|rd_ptr [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[6][6]~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|Mux5~2 ),
	.regout(\FIFO_2|mem[6][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[6][3] .lut_mask = "aae4";
defparam \FIFO_2|mem[6][3] .operation_mode = "normal";
defparam \FIFO_2|mem[6][3] .output_mode = "comb_only";
defparam \FIFO_2|mem[6][3] .register_cascade_mode = "off";
defparam \FIFO_2|mem[6][3] .sum_lutc_input = "qfbk";
defparam \FIFO_2|mem[6][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y8_N0
maxv_lcell \FIFO_2|mem[10][3] (
// Equation(s):
// \FIFO_2|Mux5~3  = (\FIFO_2|rd_ptr [3] & ((\FIFO_2|Mux5~2  & (\FIFO_2|mem[14][3]~regout )) # (!\FIFO_2|Mux5~2  & ((B3_mem[10][3]))))) # (!\FIFO_2|rd_ptr [3] & (((\FIFO_2|Mux5~2 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_2|rd_ptr [3]),
	.datab(\FIFO_2|mem[14][3]~regout ),
	.datac(\FIFO_2|mem~19 ),
	.datad(\FIFO_2|Mux5~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[10][3]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|Mux5~3 ),
	.regout(\FIFO_2|mem[10][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[10][3] .lut_mask = "dda0";
defparam \FIFO_2|mem[10][3] .operation_mode = "normal";
defparam \FIFO_2|mem[10][3] .output_mode = "comb_only";
defparam \FIFO_2|mem[10][3] .register_cascade_mode = "off";
defparam \FIFO_2|mem[10][3] .sum_lutc_input = "qfbk";
defparam \FIFO_2|mem[10][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y9_N2
maxv_lcell \FIFO_2|Mux5~6 (
// Equation(s):
// \FIFO_2|Mux5~6_combout  = (\FIFO_2|rd_ptr [0] & (\FIFO_2|rd_ptr [1])) # (!\FIFO_2|rd_ptr [0] & ((\FIFO_2|rd_ptr [1] & ((\FIFO_2|Mux5~3 ))) # (!\FIFO_2|rd_ptr [1] & (\FIFO_2|Mux5~5 ))))

	.clk(gnd),
	.dataa(\FIFO_2|rd_ptr [0]),
	.datab(\FIFO_2|rd_ptr [1]),
	.datac(\FIFO_2|Mux5~5 ),
	.datad(\FIFO_2|Mux5~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|Mux5~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|Mux5~6 .lut_mask = "dc98";
defparam \FIFO_2|Mux5~6 .operation_mode = "normal";
defparam \FIFO_2|Mux5~6 .output_mode = "comb_only";
defparam \FIFO_2|Mux5~6 .register_cascade_mode = "off";
defparam \FIFO_2|Mux5~6 .sum_lutc_input = "datac";
defparam \FIFO_2|Mux5~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N3
maxv_lcell \FIFO_2|Mux5~9 (
// Equation(s):
// \FIFO_2|Mux5~9_combout  = (\FIFO_2|rd_ptr [0] & ((\FIFO_2|Mux5~6_combout  & (\FIFO_2|Mux5~8 )) # (!\FIFO_2|Mux5~6_combout  & ((\FIFO_2|Mux5~1 ))))) # (!\FIFO_2|rd_ptr [0] & (((\FIFO_2|Mux5~6_combout ))))

	.clk(gnd),
	.dataa(\FIFO_2|rd_ptr [0]),
	.datab(\FIFO_2|Mux5~8 ),
	.datac(\FIFO_2|Mux5~1 ),
	.datad(\FIFO_2|Mux5~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|Mux5~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|Mux5~9 .lut_mask = "dda0";
defparam \FIFO_2|Mux5~9 .operation_mode = "normal";
defparam \FIFO_2|Mux5~9 .output_mode = "comb_only";
defparam \FIFO_2|Mux5~9 .register_cascade_mode = "off";
defparam \FIFO_2|Mux5~9 .sum_lutc_input = "datac";
defparam \FIFO_2|Mux5~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N4
maxv_lcell \FIFO_2|data_out[3]~reg0 (
// Equation(s):
// \FIFO_2|data_out[3]~reg0_regout  = DFFEAS((((\FIFO_2|Mux5~9_combout  & \resetn~combout ))), GLOBAL(\clk~combout ), VCC, , \FIFO_2|data_out[7]~21_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_2|Mux5~9_combout ),
	.datad(\resetn~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_2|data_out[7]~21_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_2|data_out[3]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|data_out[3]~reg0 .lut_mask = "f000";
defparam \FIFO_2|data_out[3]~reg0 .operation_mode = "normal";
defparam \FIFO_2|data_out[3]~reg0 .output_mode = "reg_only";
defparam \FIFO_2|data_out[3]~reg0 .register_cascade_mode = "off";
defparam \FIFO_2|data_out[3]~reg0 .sum_lutc_input = "datac";
defparam \FIFO_2|data_out[3]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N3
maxv_lcell \FIFO_2|Equal1~1 (
// Equation(s):
// \FIFO_2|Equal1~1_combout  = (\FIFO_2|data_out[0]~en_regout  & (!\FIFO_2|data_out[0]~reg0_regout  & (!\FIFO_2|data_out[2]~reg0_regout  & !\FIFO_2|data_out[3]~reg0_regout )))

	.clk(gnd),
	.dataa(\FIFO_2|data_out[0]~en_regout ),
	.datab(\FIFO_2|data_out[0]~reg0_regout ),
	.datac(\FIFO_2|data_out[2]~reg0_regout ),
	.datad(\FIFO_2|data_out[3]~reg0_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|Equal1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|Equal1~1 .lut_mask = "0002";
defparam \FIFO_2|Equal1~1 .operation_mode = "normal";
defparam \FIFO_2|Equal1~1 .output_mode = "comb_only";
defparam \FIFO_2|Equal1~1 .register_cascade_mode = "off";
defparam \FIFO_2|Equal1~1 .sum_lutc_input = "datac";
defparam \FIFO_2|Equal1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y10_N8
maxv_lcell \FIFO_2|mem[2][1] (
// Equation(s):
// \FIFO_2|mem~17  = ((!\SYNCHRONIZER|soft_reset_2~regout  & (\resetn~combout  & \comb_3|data_out [1])))
// \FIFO_2|mem[2][1]~regout  = DFFEAS(\FIFO_2|mem~17 , GLOBAL(\clk~combout ), VCC, , \FIFO_2|mem[2][3]~9_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\SYNCHRONIZER|soft_reset_2~regout ),
	.datac(\resetn~combout ),
	.datad(\comb_3|data_out [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_2|mem[2][3]~9_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|mem~17 ),
	.regout(\FIFO_2|mem[2][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[2][1] .lut_mask = "3000";
defparam \FIFO_2|mem[2][1] .operation_mode = "normal";
defparam \FIFO_2|mem[2][1] .output_mode = "reg_and_comb";
defparam \FIFO_2|mem[2][1] .register_cascade_mode = "off";
defparam \FIFO_2|mem[2][1] .sum_lutc_input = "datac";
defparam \FIFO_2|mem[2][1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y9_N5
maxv_lcell \FIFO_2|mem[15][1] (
// Equation(s):
// \FIFO_2|mem[15][1]~regout  = DFFEAS((((\FIFO_2|mem~17 ))), GLOBAL(\clk~combout ), VCC, , \FIFO_2|mem[15][0]~16_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_2|mem~17 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_2|mem[15][0]~16_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_2|mem[15][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[15][1] .lut_mask = "ff00";
defparam \FIFO_2|mem[15][1] .operation_mode = "normal";
defparam \FIFO_2|mem[15][1] .output_mode = "reg_only";
defparam \FIFO_2|mem[15][1] .register_cascade_mode = "off";
defparam \FIFO_2|mem[15][1] .sum_lutc_input = "datac";
defparam \FIFO_2|mem[15][1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y10_N1
maxv_lcell \FIFO_2|mem[3][1] (
// Equation(s):
// \FIFO_2|mem[3][1]~regout  = DFFEAS((((\FIFO_2|mem~17 ))), GLOBAL(\clk~combout ), VCC, , \FIFO_2|mem[3][3]~12_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_2|mem~17 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_2|mem[3][3]~12_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_2|mem[3][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[3][1] .lut_mask = "ff00";
defparam \FIFO_2|mem[3][1] .operation_mode = "normal";
defparam \FIFO_2|mem[3][1] .output_mode = "reg_only";
defparam \FIFO_2|mem[3][1] .register_cascade_mode = "off";
defparam \FIFO_2|mem[3][1] .sum_lutc_input = "datac";
defparam \FIFO_2|mem[3][1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N1
maxv_lcell \FIFO_2|mem[7][1] (
// Equation(s):
// \FIFO_2|data_out[1]~30  = (\FIFO_2|rd_ptr [2] & ((\FIFO_2|rd_ptr [3]) # ((B3_mem[7][1])))) # (!\FIFO_2|rd_ptr [2] & (!\FIFO_2|rd_ptr [3] & ((\FIFO_2|mem[3][1]~regout ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_2|rd_ptr [2]),
	.datab(\FIFO_2|rd_ptr [3]),
	.datac(\FIFO_2|mem~17 ),
	.datad(\FIFO_2|mem[3][1]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[7][3]~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|data_out[1]~30 ),
	.regout(\FIFO_2|mem[7][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[7][1] .lut_mask = "b9a8";
defparam \FIFO_2|mem[7][1] .operation_mode = "normal";
defparam \FIFO_2|mem[7][1] .output_mode = "comb_only";
defparam \FIFO_2|mem[7][1] .register_cascade_mode = "off";
defparam \FIFO_2|mem[7][1] .sum_lutc_input = "qfbk";
defparam \FIFO_2|mem[7][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y9_N5
maxv_lcell \FIFO_2|mem[11][1] (
// Equation(s):
// \FIFO_2|data_out[1]~31  = (\FIFO_2|data_out[1]~30  & ((\FIFO_2|mem[15][1]~regout ) # ((!\FIFO_2|rd_ptr [3])))) # (!\FIFO_2|data_out[1]~30  & (((B3_mem[11][1] & \FIFO_2|rd_ptr [3]))))

	.clk(\clk~combout ),
	.dataa(\FIFO_2|mem[15][1]~regout ),
	.datab(\FIFO_2|data_out[1]~30 ),
	.datac(\FIFO_2|mem~17 ),
	.datad(\FIFO_2|rd_ptr [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[11][6]~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|data_out[1]~31 ),
	.regout(\FIFO_2|mem[11][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[11][1] .lut_mask = "b8cc";
defparam \FIFO_2|mem[11][1] .operation_mode = "normal";
defparam \FIFO_2|mem[11][1] .output_mode = "comb_only";
defparam \FIFO_2|mem[11][1] .register_cascade_mode = "off";
defparam \FIFO_2|mem[11][1] .sum_lutc_input = "qfbk";
defparam \FIFO_2|mem[11][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y10_N7
maxv_lcell \FIFO_2|mem[0][1] (
// Equation(s):
// \FIFO_2|mem[0][1]~regout  = DFFEAS((((\FIFO_2|mem~17 ))), GLOBAL(\clk~combout ), VCC, , \FIFO_2|mem[0][8]~11_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_2|mem~17 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_2|mem[0][8]~11_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_2|mem[0][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[0][1] .lut_mask = "ff00";
defparam \FIFO_2|mem[0][1] .operation_mode = "normal";
defparam \FIFO_2|mem[0][1] .output_mode = "reg_only";
defparam \FIFO_2|mem[0][1] .register_cascade_mode = "off";
defparam \FIFO_2|mem[0][1] .sum_lutc_input = "datac";
defparam \FIFO_2|mem[0][1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N3
maxv_lcell \FIFO_2|mem[8][1] (
// Equation(s):
// \FIFO_2|data_out[1]~27  = (\FIFO_2|rd_ptr [2] & (((\FIFO_2|rd_ptr [3])))) # (!\FIFO_2|rd_ptr [2] & ((\FIFO_2|rd_ptr [3] & ((B3_mem[8][1]))) # (!\FIFO_2|rd_ptr [3] & (\FIFO_2|mem[0][1]~regout ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_2|mem[0][1]~regout ),
	.datab(\FIFO_2|rd_ptr [2]),
	.datac(\FIFO_2|mem~17 ),
	.datad(\FIFO_2|rd_ptr [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[8][3]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|data_out[1]~27 ),
	.regout(\FIFO_2|mem[8][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[8][1] .lut_mask = "fc22";
defparam \FIFO_2|mem[8][1] .operation_mode = "normal";
defparam \FIFO_2|mem[8][1] .output_mode = "comb_only";
defparam \FIFO_2|mem[8][1] .register_cascade_mode = "off";
defparam \FIFO_2|mem[8][1] .sum_lutc_input = "qfbk";
defparam \FIFO_2|mem[8][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y9_N3
maxv_lcell \FIFO_2|mem[12][1] (
// Equation(s):
// \FIFO_2|mem[12][1]~regout  = DFFEAS((((\FIFO_2|mem~17 ))), GLOBAL(\clk~combout ), VCC, , \FIFO_2|mem[12][6]~15_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_2|mem~17 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_2|mem[12][6]~15_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_2|mem[12][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[12][1] .lut_mask = "ff00";
defparam \FIFO_2|mem[12][1] .operation_mode = "normal";
defparam \FIFO_2|mem[12][1] .output_mode = "reg_only";
defparam \FIFO_2|mem[12][1] .register_cascade_mode = "off";
defparam \FIFO_2|mem[12][1] .sum_lutc_input = "datac";
defparam \FIFO_2|mem[12][1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N4
maxv_lcell \FIFO_2|mem[4][1] (
// Equation(s):
// \FIFO_2|data_out[1]~28  = (\FIFO_2|data_out[1]~27  & (((\FIFO_2|mem[12][1]~regout )) # (!\FIFO_2|rd_ptr [2]))) # (!\FIFO_2|data_out[1]~27  & (\FIFO_2|rd_ptr [2] & (B3_mem[4][1])))

	.clk(\clk~combout ),
	.dataa(\FIFO_2|data_out[1]~27 ),
	.datab(\FIFO_2|rd_ptr [2]),
	.datac(\FIFO_2|mem~17 ),
	.datad(\FIFO_2|mem[12][1]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[4][3]~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|data_out[1]~28 ),
	.regout(\FIFO_2|mem[4][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[4][1] .lut_mask = "ea62";
defparam \FIFO_2|mem[4][1] .operation_mode = "normal";
defparam \FIFO_2|mem[4][1] .output_mode = "comb_only";
defparam \FIFO_2|mem[4][1] .register_cascade_mode = "off";
defparam \FIFO_2|mem[4][1] .sum_lutc_input = "qfbk";
defparam \FIFO_2|mem[4][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y9_N5
maxv_lcell \FIFO_2|mem[13][1] (
// Equation(s):
// \FIFO_2|mem[13][1]~regout  = DFFEAS((((\FIFO_2|mem~17 ))), GLOBAL(\clk~combout ), VCC, , \FIFO_2|mem[13][1]~13_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_2|mem~17 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_2|mem[13][1]~13_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_2|mem[13][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[13][1] .lut_mask = "ff00";
defparam \FIFO_2|mem[13][1] .operation_mode = "normal";
defparam \FIFO_2|mem[13][1] .output_mode = "reg_only";
defparam \FIFO_2|mem[13][1] .register_cascade_mode = "off";
defparam \FIFO_2|mem[13][1] .sum_lutc_input = "datac";
defparam \FIFO_2|mem[13][1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y10_N1
maxv_lcell \FIFO_2|mem[1][1] (
// Equation(s):
// \FIFO_2|mem[1][1]~regout  = DFFEAS((((\FIFO_2|mem~17 ))), GLOBAL(\clk~combout ), VCC, , \FIFO_2|mem[1][3]~10_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_2|mem~17 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_2|mem[1][3]~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_2|mem[1][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[1][1] .lut_mask = "ff00";
defparam \FIFO_2|mem[1][1] .operation_mode = "normal";
defparam \FIFO_2|mem[1][1] .output_mode = "reg_only";
defparam \FIFO_2|mem[1][1] .register_cascade_mode = "off";
defparam \FIFO_2|mem[1][1] .sum_lutc_input = "datac";
defparam \FIFO_2|mem[1][1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N2
maxv_lcell \FIFO_2|mem[5][1] (
// Equation(s):
// \FIFO_2|data_out[1]~25  = (\FIFO_2|rd_ptr [3] & (((\FIFO_2|rd_ptr [2])))) # (!\FIFO_2|rd_ptr [3] & ((\FIFO_2|rd_ptr [2] & ((B3_mem[5][1]))) # (!\FIFO_2|rd_ptr [2] & (\FIFO_2|mem[1][1]~regout ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_2|mem[1][1]~regout ),
	.datab(\FIFO_2|rd_ptr [3]),
	.datac(\FIFO_2|mem~17 ),
	.datad(\FIFO_2|rd_ptr [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[5][3]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|data_out[1]~25 ),
	.regout(\FIFO_2|mem[5][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[5][1] .lut_mask = "fc22";
defparam \FIFO_2|mem[5][1] .operation_mode = "normal";
defparam \FIFO_2|mem[5][1] .output_mode = "comb_only";
defparam \FIFO_2|mem[5][1] .register_cascade_mode = "off";
defparam \FIFO_2|mem[5][1] .sum_lutc_input = "qfbk";
defparam \FIFO_2|mem[5][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y8_N6
maxv_lcell \FIFO_2|mem[9][1] (
// Equation(s):
// \FIFO_2|data_out[1]~26  = (\FIFO_2|rd_ptr [3] & ((\FIFO_2|data_out[1]~25  & (\FIFO_2|mem[13][1]~regout )) # (!\FIFO_2|data_out[1]~25  & ((B3_mem[9][1]))))) # (!\FIFO_2|rd_ptr [3] & (((\FIFO_2|data_out[1]~25 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_2|mem[13][1]~regout ),
	.datab(\FIFO_2|rd_ptr [3]),
	.datac(\FIFO_2|mem~17 ),
	.datad(\FIFO_2|data_out[1]~25 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[9][3]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|data_out[1]~26 ),
	.regout(\FIFO_2|mem[9][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[9][1] .lut_mask = "bbc0";
defparam \FIFO_2|mem[9][1] .operation_mode = "normal";
defparam \FIFO_2|mem[9][1] .output_mode = "comb_only";
defparam \FIFO_2|mem[9][1] .register_cascade_mode = "off";
defparam \FIFO_2|mem[9][1] .sum_lutc_input = "qfbk";
defparam \FIFO_2|mem[9][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y9_N9
maxv_lcell \FIFO_2|data_out[1]~29 (
// Equation(s):
// \FIFO_2|data_out[1]~29_combout  = (\FIFO_2|rd_ptr [0] & (((\FIFO_2|data_out[1]~26 ) # (\FIFO_2|rd_ptr [1])))) # (!\FIFO_2|rd_ptr [0] & (\FIFO_2|data_out[1]~28  & ((!\FIFO_2|rd_ptr [1]))))

	.clk(gnd),
	.dataa(\FIFO_2|data_out[1]~28 ),
	.datab(\FIFO_2|data_out[1]~26 ),
	.datac(\FIFO_2|rd_ptr [0]),
	.datad(\FIFO_2|rd_ptr [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|data_out[1]~29_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|data_out[1]~29 .lut_mask = "f0ca";
defparam \FIFO_2|data_out[1]~29 .operation_mode = "normal";
defparam \FIFO_2|data_out[1]~29 .output_mode = "comb_only";
defparam \FIFO_2|data_out[1]~29 .register_cascade_mode = "off";
defparam \FIFO_2|data_out[1]~29 .sum_lutc_input = "datac";
defparam \FIFO_2|data_out[1]~29 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N6
maxv_lcell \FIFO_2|mem[14][1] (
// Equation(s):
// \FIFO_2|mem[14][1]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_2|mem[14][1]~14_combout , \FIFO_2|mem~17 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_2|mem~17 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[14][1]~14_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_2|mem[14][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[14][1] .lut_mask = "0000";
defparam \FIFO_2|mem[14][1] .operation_mode = "normal";
defparam \FIFO_2|mem[14][1] .output_mode = "reg_only";
defparam \FIFO_2|mem[14][1] .register_cascade_mode = "off";
defparam \FIFO_2|mem[14][1] .sum_lutc_input = "datac";
defparam \FIFO_2|mem[14][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y8_N0
maxv_lcell \FIFO_2|mem[10][1] (
// Equation(s):
// \FIFO_2|data_out[1]~23  = (\FIFO_2|rd_ptr [3] & ((\FIFO_2|rd_ptr [2]) # ((B3_mem[10][1])))) # (!\FIFO_2|rd_ptr [3] & (!\FIFO_2|rd_ptr [2] & ((\FIFO_2|mem[2][1]~regout ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_2|rd_ptr [3]),
	.datab(\FIFO_2|rd_ptr [2]),
	.datac(\FIFO_2|mem~17 ),
	.datad(\FIFO_2|mem[2][1]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[10][3]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|data_out[1]~23 ),
	.regout(\FIFO_2|mem[10][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[10][1] .lut_mask = "b9a8";
defparam \FIFO_2|mem[10][1] .operation_mode = "normal";
defparam \FIFO_2|mem[10][1] .output_mode = "comb_only";
defparam \FIFO_2|mem[10][1] .register_cascade_mode = "off";
defparam \FIFO_2|mem[10][1] .sum_lutc_input = "qfbk";
defparam \FIFO_2|mem[10][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y8_N4
maxv_lcell \FIFO_2|mem[6][1] (
// Equation(s):
// \FIFO_2|data_out[1]~24  = (\FIFO_2|rd_ptr [2] & ((\FIFO_2|data_out[1]~23  & (\FIFO_2|mem[14][1]~regout )) # (!\FIFO_2|data_out[1]~23  & ((B3_mem[6][1]))))) # (!\FIFO_2|rd_ptr [2] & (((\FIFO_2|data_out[1]~23 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_2|mem[14][1]~regout ),
	.datab(\FIFO_2|rd_ptr [2]),
	.datac(\FIFO_2|mem~17 ),
	.datad(\FIFO_2|data_out[1]~23 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[6][6]~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|data_out[1]~24 ),
	.regout(\FIFO_2|mem[6][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[6][1] .lut_mask = "bbc0";
defparam \FIFO_2|mem[6][1] .operation_mode = "normal";
defparam \FIFO_2|mem[6][1] .output_mode = "comb_only";
defparam \FIFO_2|mem[6][1] .register_cascade_mode = "off";
defparam \FIFO_2|mem[6][1] .sum_lutc_input = "qfbk";
defparam \FIFO_2|mem[6][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y9_N8
maxv_lcell \FIFO_2|data_out[1]~reg0 (
// Equation(s):
// \FIFO_2|data_out[1]~reg0_regout  = DFFEAS((\FIFO_2|rd_ptr [1] & ((\FIFO_2|data_out[1]~29_combout  & (\FIFO_2|data_out[1]~31 )) # (!\FIFO_2|data_out[1]~29_combout  & ((\FIFO_2|data_out[1]~24 ))))) # (!\FIFO_2|rd_ptr [1] & (((\FIFO_2|data_out[1]~29_combout 
// )))), GLOBAL(\clk~combout ), VCC, , \FIFO_2|data_out[7]~21_combout , , , !\resetn~combout , )

	.clk(\clk~combout ),
	.dataa(\FIFO_2|rd_ptr [1]),
	.datab(\FIFO_2|data_out[1]~31 ),
	.datac(\FIFO_2|data_out[1]~29_combout ),
	.datad(\FIFO_2|data_out[1]~24 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\resetn~combout ),
	.sload(gnd),
	.ena(\FIFO_2|data_out[7]~21_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_2|data_out[1]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|data_out[1]~reg0 .lut_mask = "dad0";
defparam \FIFO_2|data_out[1]~reg0 .operation_mode = "normal";
defparam \FIFO_2|data_out[1]~reg0 .output_mode = "reg_only";
defparam \FIFO_2|data_out[1]~reg0 .register_cascade_mode = "off";
defparam \FIFO_2|data_out[1]~reg0 .sum_lutc_input = "datac";
defparam \FIFO_2|data_out[1]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y10_N2
maxv_lcell \FIFO_2|mem[1][7] (
// Equation(s):
// \FIFO_2|mem~23  = (\resetn~combout  & (((\comb_3|data_out [7] & !\SYNCHRONIZER|soft_reset_2~regout ))))
// \FIFO_2|mem[1][7]~regout  = DFFEAS(\FIFO_2|mem~23 , GLOBAL(\clk~combout ), VCC, , \FIFO_2|mem[1][3]~10_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\resetn~combout ),
	.datab(vcc),
	.datac(\comb_3|data_out [7]),
	.datad(\SYNCHRONIZER|soft_reset_2~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_2|mem[1][3]~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|mem~23 ),
	.regout(\FIFO_2|mem[1][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[1][7] .lut_mask = "00a0";
defparam \FIFO_2|mem[1][7] .operation_mode = "normal";
defparam \FIFO_2|mem[1][7] .output_mode = "reg_and_comb";
defparam \FIFO_2|mem[1][7] .register_cascade_mode = "off";
defparam \FIFO_2|mem[1][7] .sum_lutc_input = "datac";
defparam \FIFO_2|mem[1][7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N0
maxv_lcell \FIFO_2|mem[13][7] (
// Equation(s):
// \FIFO_2|mem[13][7]~regout  = DFFEAS((((\FIFO_2|mem~23 ))), GLOBAL(\clk~combout ), VCC, , \FIFO_2|mem[13][1]~13_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_2|mem~23 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_2|mem[13][1]~13_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_2|mem[13][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[13][7] .lut_mask = "ff00";
defparam \FIFO_2|mem[13][7] .operation_mode = "normal";
defparam \FIFO_2|mem[13][7] .output_mode = "reg_only";
defparam \FIFO_2|mem[13][7] .register_cascade_mode = "off";
defparam \FIFO_2|mem[13][7] .sum_lutc_input = "datac";
defparam \FIFO_2|mem[13][7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N7
maxv_lcell \FIFO_2|mem[9][7] (
// Equation(s):
// \FIFO_2|Mux1~0  = (\FIFO_2|rd_ptr [2] & (((\FIFO_2|rd_ptr [3])))) # (!\FIFO_2|rd_ptr [2] & ((\FIFO_2|rd_ptr [3] & ((B3_mem[9][7]))) # (!\FIFO_2|rd_ptr [3] & (\FIFO_2|mem[1][7]~regout ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_2|rd_ptr [2]),
	.datab(\FIFO_2|mem[1][7]~regout ),
	.datac(\FIFO_2|mem~23 ),
	.datad(\FIFO_2|rd_ptr [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[9][3]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|Mux1~0 ),
	.regout(\FIFO_2|mem[9][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[9][7] .lut_mask = "fa44";
defparam \FIFO_2|mem[9][7] .operation_mode = "normal";
defparam \FIFO_2|mem[9][7] .output_mode = "comb_only";
defparam \FIFO_2|mem[9][7] .register_cascade_mode = "off";
defparam \FIFO_2|mem[9][7] .sum_lutc_input = "qfbk";
defparam \FIFO_2|mem[9][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y8_N8
maxv_lcell \FIFO_2|mem[5][7] (
// Equation(s):
// \FIFO_2|Mux1~1  = (\FIFO_2|Mux1~0  & ((\FIFO_2|mem[13][7]~regout ) # ((!\FIFO_2|rd_ptr [2])))) # (!\FIFO_2|Mux1~0  & (((B3_mem[5][7] & \FIFO_2|rd_ptr [2]))))

	.clk(\clk~combout ),
	.dataa(\FIFO_2|mem[13][7]~regout ),
	.datab(\FIFO_2|Mux1~0 ),
	.datac(\FIFO_2|mem~23 ),
	.datad(\FIFO_2|rd_ptr [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[5][3]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|Mux1~1 ),
	.regout(\FIFO_2|mem[5][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[5][7] .lut_mask = "b8cc";
defparam \FIFO_2|mem[5][7] .operation_mode = "normal";
defparam \FIFO_2|mem[5][7] .output_mode = "comb_only";
defparam \FIFO_2|mem[5][7] .register_cascade_mode = "off";
defparam \FIFO_2|mem[5][7] .sum_lutc_input = "qfbk";
defparam \FIFO_2|mem[5][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y9_N0
maxv_lcell \FIFO_2|mem[15][7] (
// Equation(s):
// \FIFO_2|mem[15][7]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_2|mem[15][0]~16_combout , \FIFO_2|mem~23 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_2|mem~23 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[15][0]~16_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_2|mem[15][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[15][7] .lut_mask = "0000";
defparam \FIFO_2|mem[15][7] .operation_mode = "normal";
defparam \FIFO_2|mem[15][7] .output_mode = "reg_only";
defparam \FIFO_2|mem[15][7] .register_cascade_mode = "off";
defparam \FIFO_2|mem[15][7] .sum_lutc_input = "datac";
defparam \FIFO_2|mem[15][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y10_N3
maxv_lcell \FIFO_2|mem[3][7] (
// Equation(s):
// \FIFO_2|mem[3][7]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_2|mem[3][3]~12_combout , \FIFO_2|mem~23 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_2|mem~23 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[3][3]~12_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_2|mem[3][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[3][7] .lut_mask = "0000";
defparam \FIFO_2|mem[3][7] .operation_mode = "normal";
defparam \FIFO_2|mem[3][7] .output_mode = "reg_only";
defparam \FIFO_2|mem[3][7] .register_cascade_mode = "off";
defparam \FIFO_2|mem[3][7] .sum_lutc_input = "datac";
defparam \FIFO_2|mem[3][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y7_N3
maxv_lcell \FIFO_2|mem[11][7] (
// Equation(s):
// \FIFO_2|Mux1~7  = (\FIFO_2|rd_ptr [3] & (((B3_mem[11][7]) # (\FIFO_2|rd_ptr [2])))) # (!\FIFO_2|rd_ptr [3] & (\FIFO_2|mem[3][7]~regout  & ((!\FIFO_2|rd_ptr [2]))))

	.clk(\clk~combout ),
	.dataa(\FIFO_2|mem[3][7]~regout ),
	.datab(\FIFO_2|rd_ptr [3]),
	.datac(\FIFO_2|mem~23 ),
	.datad(\FIFO_2|rd_ptr [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[11][6]~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|Mux1~7 ),
	.regout(\FIFO_2|mem[11][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[11][7] .lut_mask = "cce2";
defparam \FIFO_2|mem[11][7] .operation_mode = "normal";
defparam \FIFO_2|mem[11][7] .output_mode = "comb_only";
defparam \FIFO_2|mem[11][7] .register_cascade_mode = "off";
defparam \FIFO_2|mem[11][7] .sum_lutc_input = "qfbk";
defparam \FIFO_2|mem[11][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y7_N0
maxv_lcell \FIFO_2|mem[7][7] (
// Equation(s):
// \FIFO_2|Mux1~8  = (\FIFO_2|rd_ptr [2] & ((\FIFO_2|Mux1~7  & (\FIFO_2|mem[15][7]~regout )) # (!\FIFO_2|Mux1~7  & ((B3_mem[7][7]))))) # (!\FIFO_2|rd_ptr [2] & (((\FIFO_2|Mux1~7 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_2|mem[15][7]~regout ),
	.datab(\FIFO_2|rd_ptr [2]),
	.datac(\FIFO_2|mem~23 ),
	.datad(\FIFO_2|Mux1~7 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[7][3]~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|Mux1~8 ),
	.regout(\FIFO_2|mem[7][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[7][7] .lut_mask = "bbc0";
defparam \FIFO_2|mem[7][7] .operation_mode = "normal";
defparam \FIFO_2|mem[7][7] .output_mode = "comb_only";
defparam \FIFO_2|mem[7][7] .register_cascade_mode = "off";
defparam \FIFO_2|mem[7][7] .sum_lutc_input = "qfbk";
defparam \FIFO_2|mem[7][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y9_N0
maxv_lcell \FIFO_2|mem[12][7] (
// Equation(s):
// \FIFO_2|mem[12][7]~regout  = DFFEAS((((\FIFO_2|mem~23 ))), GLOBAL(\clk~combout ), VCC, , \FIFO_2|mem[12][6]~15_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_2|mem~23 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_2|mem[12][6]~15_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_2|mem[12][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[12][7] .lut_mask = "ff00";
defparam \FIFO_2|mem[12][7] .operation_mode = "normal";
defparam \FIFO_2|mem[12][7] .output_mode = "reg_only";
defparam \FIFO_2|mem[12][7] .register_cascade_mode = "off";
defparam \FIFO_2|mem[12][7] .sum_lutc_input = "datac";
defparam \FIFO_2|mem[12][7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y10_N5
maxv_lcell \FIFO_2|mem[0][7] (
// Equation(s):
// \FIFO_2|mem[0][7]~regout  = DFFEAS((((\FIFO_2|mem~23 ))), GLOBAL(\clk~combout ), VCC, , \FIFO_2|mem[0][8]~11_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_2|mem~23 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_2|mem[0][8]~11_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_2|mem[0][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[0][7] .lut_mask = "ff00";
defparam \FIFO_2|mem[0][7] .operation_mode = "normal";
defparam \FIFO_2|mem[0][7] .output_mode = "reg_only";
defparam \FIFO_2|mem[0][7] .register_cascade_mode = "off";
defparam \FIFO_2|mem[0][7] .sum_lutc_input = "datac";
defparam \FIFO_2|mem[0][7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N8
maxv_lcell \FIFO_2|mem[4][7] (
// Equation(s):
// \FIFO_2|Mux1~4  = (\FIFO_2|rd_ptr [2] & (((B3_mem[4][7]) # (\FIFO_2|rd_ptr [3])))) # (!\FIFO_2|rd_ptr [2] & (\FIFO_2|mem[0][7]~regout  & ((!\FIFO_2|rd_ptr [3]))))

	.clk(\clk~combout ),
	.dataa(\FIFO_2|rd_ptr [2]),
	.datab(\FIFO_2|mem[0][7]~regout ),
	.datac(\FIFO_2|mem~23 ),
	.datad(\FIFO_2|rd_ptr [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[4][3]~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|Mux1~4 ),
	.regout(\FIFO_2|mem[4][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[4][7] .lut_mask = "aae4";
defparam \FIFO_2|mem[4][7] .operation_mode = "normal";
defparam \FIFO_2|mem[4][7] .output_mode = "comb_only";
defparam \FIFO_2|mem[4][7] .register_cascade_mode = "off";
defparam \FIFO_2|mem[4][7] .sum_lutc_input = "qfbk";
defparam \FIFO_2|mem[4][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y9_N0
maxv_lcell \FIFO_2|mem[8][7] (
// Equation(s):
// \FIFO_2|Mux1~5  = (\FIFO_2|rd_ptr [3] & ((\FIFO_2|Mux1~4  & (\FIFO_2|mem[12][7]~regout )) # (!\FIFO_2|Mux1~4  & ((B3_mem[8][7]))))) # (!\FIFO_2|rd_ptr [3] & (((\FIFO_2|Mux1~4 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_2|mem[12][7]~regout ),
	.datab(\FIFO_2|rd_ptr [3]),
	.datac(\FIFO_2|mem~23 ),
	.datad(\FIFO_2|Mux1~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[8][3]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|Mux1~5 ),
	.regout(\FIFO_2|mem[8][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[8][7] .lut_mask = "bbc0";
defparam \FIFO_2|mem[8][7] .operation_mode = "normal";
defparam \FIFO_2|mem[8][7] .output_mode = "comb_only";
defparam \FIFO_2|mem[8][7] .register_cascade_mode = "off";
defparam \FIFO_2|mem[8][7] .sum_lutc_input = "qfbk";
defparam \FIFO_2|mem[8][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y8_N1
maxv_lcell \FIFO_2|mem[14][7] (
// Equation(s):
// \FIFO_2|mem[14][7]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_2|mem[14][1]~14_combout , \FIFO_2|mem~23 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_2|mem~23 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[14][1]~14_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_2|mem[14][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[14][7] .lut_mask = "0000";
defparam \FIFO_2|mem[14][7] .operation_mode = "normal";
defparam \FIFO_2|mem[14][7] .output_mode = "reg_only";
defparam \FIFO_2|mem[14][7] .register_cascade_mode = "off";
defparam \FIFO_2|mem[14][7] .sum_lutc_input = "datac";
defparam \FIFO_2|mem[14][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y10_N3
maxv_lcell \FIFO_2|mem[2][7] (
// Equation(s):
// \FIFO_2|mem[2][7]~regout  = DFFEAS((((\FIFO_2|mem~23 ))), GLOBAL(\clk~combout ), VCC, , \FIFO_2|mem[2][3]~9_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_2|mem~23 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_2|mem[2][3]~9_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_2|mem[2][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[2][7] .lut_mask = "ff00";
defparam \FIFO_2|mem[2][7] .operation_mode = "normal";
defparam \FIFO_2|mem[2][7] .output_mode = "reg_only";
defparam \FIFO_2|mem[2][7] .register_cascade_mode = "off";
defparam \FIFO_2|mem[2][7] .sum_lutc_input = "datac";
defparam \FIFO_2|mem[2][7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N5
maxv_lcell \FIFO_2|mem[6][7] (
// Equation(s):
// \FIFO_2|Mux1~2  = (\FIFO_2|rd_ptr [2] & (((B3_mem[6][7]) # (\FIFO_2|rd_ptr [3])))) # (!\FIFO_2|rd_ptr [2] & (\FIFO_2|mem[2][7]~regout  & ((!\FIFO_2|rd_ptr [3]))))

	.clk(\clk~combout ),
	.dataa(\FIFO_2|mem[2][7]~regout ),
	.datab(\FIFO_2|rd_ptr [2]),
	.datac(\FIFO_2|mem~23 ),
	.datad(\FIFO_2|rd_ptr [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[6][6]~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|Mux1~2 ),
	.regout(\FIFO_2|mem[6][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[6][7] .lut_mask = "cce2";
defparam \FIFO_2|mem[6][7] .operation_mode = "normal";
defparam \FIFO_2|mem[6][7] .output_mode = "comb_only";
defparam \FIFO_2|mem[6][7] .register_cascade_mode = "off";
defparam \FIFO_2|mem[6][7] .sum_lutc_input = "qfbk";
defparam \FIFO_2|mem[6][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y8_N6
maxv_lcell \FIFO_2|mem[10][7] (
// Equation(s):
// \FIFO_2|Mux1~3  = (\FIFO_2|rd_ptr [3] & ((\FIFO_2|Mux1~2  & (\FIFO_2|mem[14][7]~regout )) # (!\FIFO_2|Mux1~2  & ((B3_mem[10][7]))))) # (!\FIFO_2|rd_ptr [3] & (((\FIFO_2|Mux1~2 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_2|rd_ptr [3]),
	.datab(\FIFO_2|mem[14][7]~regout ),
	.datac(\FIFO_2|mem~23 ),
	.datad(\FIFO_2|Mux1~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[10][3]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|Mux1~3 ),
	.regout(\FIFO_2|mem[10][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[10][7] .lut_mask = "dda0";
defparam \FIFO_2|mem[10][7] .operation_mode = "normal";
defparam \FIFO_2|mem[10][7] .output_mode = "comb_only";
defparam \FIFO_2|mem[10][7] .register_cascade_mode = "off";
defparam \FIFO_2|mem[10][7] .sum_lutc_input = "qfbk";
defparam \FIFO_2|mem[10][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y8_N7
maxv_lcell \FIFO_2|Mux1~6 (
// Equation(s):
// \FIFO_2|Mux1~6_combout  = (\FIFO_2|rd_ptr [1] & ((\FIFO_2|rd_ptr [0]) # ((\FIFO_2|Mux1~3 )))) # (!\FIFO_2|rd_ptr [1] & (!\FIFO_2|rd_ptr [0] & (\FIFO_2|Mux1~5 )))

	.clk(gnd),
	.dataa(\FIFO_2|rd_ptr [1]),
	.datab(\FIFO_2|rd_ptr [0]),
	.datac(\FIFO_2|Mux1~5 ),
	.datad(\FIFO_2|Mux1~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|Mux1~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|Mux1~6 .lut_mask = "ba98";
defparam \FIFO_2|Mux1~6 .operation_mode = "normal";
defparam \FIFO_2|Mux1~6 .output_mode = "comb_only";
defparam \FIFO_2|Mux1~6 .register_cascade_mode = "off";
defparam \FIFO_2|Mux1~6 .sum_lutc_input = "datac";
defparam \FIFO_2|Mux1~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N8
maxv_lcell \FIFO_2|Mux1~9 (
// Equation(s):
// \FIFO_2|Mux1~9_combout  = (\FIFO_2|rd_ptr [0] & ((\FIFO_2|Mux1~6_combout  & ((\FIFO_2|Mux1~8 ))) # (!\FIFO_2|Mux1~6_combout  & (\FIFO_2|Mux1~1 )))) # (!\FIFO_2|rd_ptr [0] & (((\FIFO_2|Mux1~6_combout ))))

	.clk(gnd),
	.dataa(\FIFO_2|rd_ptr [0]),
	.datab(\FIFO_2|Mux1~1 ),
	.datac(\FIFO_2|Mux1~8 ),
	.datad(\FIFO_2|Mux1~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|Mux1~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|Mux1~9 .lut_mask = "f588";
defparam \FIFO_2|Mux1~9 .operation_mode = "normal";
defparam \FIFO_2|Mux1~9 .output_mode = "comb_only";
defparam \FIFO_2|Mux1~9 .register_cascade_mode = "off";
defparam \FIFO_2|Mux1~9 .sum_lutc_input = "datac";
defparam \FIFO_2|Mux1~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y10_N6
maxv_lcell \FIFO_2|mem[2][5] (
// Equation(s):
// \FIFO_2|mem~21  = ((!\SYNCHRONIZER|soft_reset_2~regout  & (\resetn~combout  & \comb_3|data_out [5])))
// \FIFO_2|mem[2][5]~regout  = DFFEAS(\FIFO_2|mem~21 , GLOBAL(\clk~combout ), VCC, , \FIFO_2|mem[2][3]~9_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\SYNCHRONIZER|soft_reset_2~regout ),
	.datac(\resetn~combout ),
	.datad(\comb_3|data_out [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_2|mem[2][3]~9_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|mem~21 ),
	.regout(\FIFO_2|mem[2][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[2][5] .lut_mask = "3000";
defparam \FIFO_2|mem[2][5] .operation_mode = "normal";
defparam \FIFO_2|mem[2][5] .output_mode = "reg_and_comb";
defparam \FIFO_2|mem[2][5] .register_cascade_mode = "off";
defparam \FIFO_2|mem[2][5] .sum_lutc_input = "datac";
defparam \FIFO_2|mem[2][5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N3
maxv_lcell \FIFO_2|mem[14][5] (
// Equation(s):
// \FIFO_2|mem[14][5]~regout  = DFFEAS((((\FIFO_2|mem~21 ))), GLOBAL(\clk~combout ), VCC, , \FIFO_2|mem[14][1]~14_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_2|mem~21 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_2|mem[14][1]~14_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_2|mem[14][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[14][5] .lut_mask = "ff00";
defparam \FIFO_2|mem[14][5] .operation_mode = "normal";
defparam \FIFO_2|mem[14][5] .output_mode = "reg_only";
defparam \FIFO_2|mem[14][5] .register_cascade_mode = "off";
defparam \FIFO_2|mem[14][5] .sum_lutc_input = "datac";
defparam \FIFO_2|mem[14][5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N2
maxv_lcell \FIFO_2|mem[10][5] (
// Equation(s):
// \FIFO_2|Mux3~0  = (\FIFO_2|rd_ptr [3] & ((\FIFO_2|rd_ptr [2]) # ((B3_mem[10][5])))) # (!\FIFO_2|rd_ptr [3] & (!\FIFO_2|rd_ptr [2] & ((\FIFO_2|mem[2][5]~regout ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_2|rd_ptr [3]),
	.datab(\FIFO_2|rd_ptr [2]),
	.datac(\FIFO_2|mem~21 ),
	.datad(\FIFO_2|mem[2][5]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[10][3]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|Mux3~0 ),
	.regout(\FIFO_2|mem[10][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[10][5] .lut_mask = "b9a8";
defparam \FIFO_2|mem[10][5] .operation_mode = "normal";
defparam \FIFO_2|mem[10][5] .output_mode = "comb_only";
defparam \FIFO_2|mem[10][5] .register_cascade_mode = "off";
defparam \FIFO_2|mem[10][5] .sum_lutc_input = "qfbk";
defparam \FIFO_2|mem[10][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y8_N9
maxv_lcell \FIFO_2|mem[6][5] (
// Equation(s):
// \FIFO_2|Mux3~1  = (\FIFO_2|rd_ptr [2] & ((\FIFO_2|Mux3~0  & (\FIFO_2|mem[14][5]~regout )) # (!\FIFO_2|Mux3~0  & ((B3_mem[6][5]))))) # (!\FIFO_2|rd_ptr [2] & (((\FIFO_2|Mux3~0 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_2|mem[14][5]~regout ),
	.datab(\FIFO_2|rd_ptr [2]),
	.datac(\FIFO_2|mem~21 ),
	.datad(\FIFO_2|Mux3~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[6][6]~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|Mux3~1 ),
	.regout(\FIFO_2|mem[6][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[6][5] .lut_mask = "bbc0";
defparam \FIFO_2|mem[6][5] .operation_mode = "normal";
defparam \FIFO_2|mem[6][5] .output_mode = "comb_only";
defparam \FIFO_2|mem[6][5] .register_cascade_mode = "off";
defparam \FIFO_2|mem[6][5] .sum_lutc_input = "qfbk";
defparam \FIFO_2|mem[6][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y9_N6
maxv_lcell \FIFO_2|mem[15][5] (
// Equation(s):
// \FIFO_2|mem[15][5]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_2|mem[15][0]~16_combout , \FIFO_2|mem~21 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_2|mem~21 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[15][0]~16_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_2|mem[15][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[15][5] .lut_mask = "0000";
defparam \FIFO_2|mem[15][5] .operation_mode = "normal";
defparam \FIFO_2|mem[15][5] .output_mode = "reg_only";
defparam \FIFO_2|mem[15][5] .register_cascade_mode = "off";
defparam \FIFO_2|mem[15][5] .sum_lutc_input = "datac";
defparam \FIFO_2|mem[15][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y10_N7
maxv_lcell \FIFO_2|mem[3][5] (
// Equation(s):
// \FIFO_2|mem[3][5]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_2|mem[3][3]~12_combout , \FIFO_2|mem~21 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_2|mem~21 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[3][3]~12_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_2|mem[3][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[3][5] .lut_mask = "0000";
defparam \FIFO_2|mem[3][5] .operation_mode = "normal";
defparam \FIFO_2|mem[3][5] .output_mode = "reg_only";
defparam \FIFO_2|mem[3][5] .register_cascade_mode = "off";
defparam \FIFO_2|mem[3][5] .sum_lutc_input = "datac";
defparam \FIFO_2|mem[3][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y7_N5
maxv_lcell \FIFO_2|mem[7][5] (
// Equation(s):
// \FIFO_2|Mux3~7  = (\FIFO_2|rd_ptr [3] & (((\FIFO_2|rd_ptr [2])))) # (!\FIFO_2|rd_ptr [3] & ((\FIFO_2|rd_ptr [2] & ((B3_mem[7][5]))) # (!\FIFO_2|rd_ptr [2] & (\FIFO_2|mem[3][5]~regout ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_2|mem[3][5]~regout ),
	.datab(\FIFO_2|rd_ptr [3]),
	.datac(\FIFO_2|mem~21 ),
	.datad(\FIFO_2|rd_ptr [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[7][3]~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|Mux3~7 ),
	.regout(\FIFO_2|mem[7][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[7][5] .lut_mask = "fc22";
defparam \FIFO_2|mem[7][5] .operation_mode = "normal";
defparam \FIFO_2|mem[7][5] .output_mode = "comb_only";
defparam \FIFO_2|mem[7][5] .register_cascade_mode = "off";
defparam \FIFO_2|mem[7][5] .sum_lutc_input = "qfbk";
defparam \FIFO_2|mem[7][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y7_N6
maxv_lcell \FIFO_2|mem[11][5] (
// Equation(s):
// \FIFO_2|Mux3~8  = (\FIFO_2|rd_ptr [3] & ((\FIFO_2|Mux3~7  & (\FIFO_2|mem[15][5]~regout )) # (!\FIFO_2|Mux3~7  & ((B3_mem[11][5]))))) # (!\FIFO_2|rd_ptr [3] & (((\FIFO_2|Mux3~7 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_2|rd_ptr [3]),
	.datab(\FIFO_2|mem[15][5]~regout ),
	.datac(\FIFO_2|mem~21 ),
	.datad(\FIFO_2|Mux3~7 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[11][6]~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|Mux3~8 ),
	.regout(\FIFO_2|mem[11][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[11][5] .lut_mask = "dda0";
defparam \FIFO_2|mem[11][5] .operation_mode = "normal";
defparam \FIFO_2|mem[11][5] .output_mode = "comb_only";
defparam \FIFO_2|mem[11][5] .register_cascade_mode = "off";
defparam \FIFO_2|mem[11][5] .sum_lutc_input = "qfbk";
defparam \FIFO_2|mem[11][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y7_N2
maxv_lcell \FIFO_2|mem[13][5] (
// Equation(s):
// \FIFO_2|mem[13][5]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_2|mem[13][1]~13_combout , \FIFO_2|mem~21 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_2|mem~21 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[13][1]~13_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_2|mem[13][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[13][5] .lut_mask = "0000";
defparam \FIFO_2|mem[13][5] .operation_mode = "normal";
defparam \FIFO_2|mem[13][5] .output_mode = "reg_only";
defparam \FIFO_2|mem[13][5] .register_cascade_mode = "off";
defparam \FIFO_2|mem[13][5] .sum_lutc_input = "datac";
defparam \FIFO_2|mem[13][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y10_N6
maxv_lcell \FIFO_2|mem[1][5] (
// Equation(s):
// \FIFO_2|mem[1][5]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_2|mem[1][3]~10_combout , \FIFO_2|mem~21 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_2|mem~21 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[1][3]~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_2|mem[1][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[1][5] .lut_mask = "0000";
defparam \FIFO_2|mem[1][5] .operation_mode = "normal";
defparam \FIFO_2|mem[1][5] .output_mode = "reg_only";
defparam \FIFO_2|mem[1][5] .register_cascade_mode = "off";
defparam \FIFO_2|mem[1][5] .sum_lutc_input = "datac";
defparam \FIFO_2|mem[1][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y8_N9
maxv_lcell \FIFO_2|mem[5][5] (
// Equation(s):
// \FIFO_2|Mux3~2  = (\FIFO_2|rd_ptr [2] & (((B3_mem[5][5]) # (\FIFO_2|rd_ptr [3])))) # (!\FIFO_2|rd_ptr [2] & (\FIFO_2|mem[1][5]~regout  & ((!\FIFO_2|rd_ptr [3]))))

	.clk(\clk~combout ),
	.dataa(\FIFO_2|rd_ptr [2]),
	.datab(\FIFO_2|mem[1][5]~regout ),
	.datac(\FIFO_2|mem~21 ),
	.datad(\FIFO_2|rd_ptr [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[5][3]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|Mux3~2 ),
	.regout(\FIFO_2|mem[5][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[5][5] .lut_mask = "aae4";
defparam \FIFO_2|mem[5][5] .operation_mode = "normal";
defparam \FIFO_2|mem[5][5] .output_mode = "comb_only";
defparam \FIFO_2|mem[5][5] .register_cascade_mode = "off";
defparam \FIFO_2|mem[5][5] .sum_lutc_input = "qfbk";
defparam \FIFO_2|mem[5][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y8_N3
maxv_lcell \FIFO_2|mem[9][5] (
// Equation(s):
// \FIFO_2|Mux3~3  = (\FIFO_2|rd_ptr [3] & ((\FIFO_2|Mux3~2  & (\FIFO_2|mem[13][5]~regout )) # (!\FIFO_2|Mux3~2  & ((B3_mem[9][5]))))) # (!\FIFO_2|rd_ptr [3] & (((\FIFO_2|Mux3~2 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_2|rd_ptr [3]),
	.datab(\FIFO_2|mem[13][5]~regout ),
	.datac(\FIFO_2|mem~21 ),
	.datad(\FIFO_2|Mux3~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[9][3]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|Mux3~3 ),
	.regout(\FIFO_2|mem[9][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[9][5] .lut_mask = "dda0";
defparam \FIFO_2|mem[9][5] .operation_mode = "normal";
defparam \FIFO_2|mem[9][5] .output_mode = "comb_only";
defparam \FIFO_2|mem[9][5] .register_cascade_mode = "off";
defparam \FIFO_2|mem[9][5] .sum_lutc_input = "qfbk";
defparam \FIFO_2|mem[9][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y9_N8
maxv_lcell \FIFO_2|mem[12][5] (
// Equation(s):
// \FIFO_2|mem[12][5]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_2|mem[12][6]~15_combout , \FIFO_2|mem~21 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_2|mem~21 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[12][6]~15_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_2|mem[12][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[12][5] .lut_mask = "0000";
defparam \FIFO_2|mem[12][5] .operation_mode = "normal";
defparam \FIFO_2|mem[12][5] .output_mode = "reg_only";
defparam \FIFO_2|mem[12][5] .register_cascade_mode = "off";
defparam \FIFO_2|mem[12][5] .sum_lutc_input = "datac";
defparam \FIFO_2|mem[12][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y10_N5
maxv_lcell \FIFO_2|mem[0][5] (
// Equation(s):
// \FIFO_2|mem[0][5]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_2|mem[0][8]~11_combout , \FIFO_2|mem~21 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_2|mem~21 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[0][8]~11_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_2|mem[0][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[0][5] .lut_mask = "0000";
defparam \FIFO_2|mem[0][5] .operation_mode = "normal";
defparam \FIFO_2|mem[0][5] .output_mode = "reg_only";
defparam \FIFO_2|mem[0][5] .register_cascade_mode = "off";
defparam \FIFO_2|mem[0][5] .sum_lutc_input = "datac";
defparam \FIFO_2|mem[0][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y9_N1
maxv_lcell \FIFO_2|mem[8][5] (
// Equation(s):
// \FIFO_2|Mux3~4  = (\FIFO_2|rd_ptr [2] & (((\FIFO_2|rd_ptr [3])))) # (!\FIFO_2|rd_ptr [2] & ((\FIFO_2|rd_ptr [3] & ((B3_mem[8][5]))) # (!\FIFO_2|rd_ptr [3] & (\FIFO_2|mem[0][5]~regout ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_2|mem[0][5]~regout ),
	.datab(\FIFO_2|rd_ptr [2]),
	.datac(\FIFO_2|mem~21 ),
	.datad(\FIFO_2|rd_ptr [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[8][3]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|Mux3~4 ),
	.regout(\FIFO_2|mem[8][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[8][5] .lut_mask = "fc22";
defparam \FIFO_2|mem[8][5] .operation_mode = "normal";
defparam \FIFO_2|mem[8][5] .output_mode = "comb_only";
defparam \FIFO_2|mem[8][5] .register_cascade_mode = "off";
defparam \FIFO_2|mem[8][5] .sum_lutc_input = "qfbk";
defparam \FIFO_2|mem[8][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y9_N2
maxv_lcell \FIFO_2|mem[4][5] (
// Equation(s):
// \FIFO_2|Mux3~5  = (\FIFO_2|rd_ptr [2] & ((\FIFO_2|Mux3~4  & (\FIFO_2|mem[12][5]~regout )) # (!\FIFO_2|Mux3~4  & ((B3_mem[4][5]))))) # (!\FIFO_2|rd_ptr [2] & (((\FIFO_2|Mux3~4 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_2|rd_ptr [2]),
	.datab(\FIFO_2|mem[12][5]~regout ),
	.datac(\FIFO_2|mem~21 ),
	.datad(\FIFO_2|Mux3~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[4][3]~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|Mux3~5 ),
	.regout(\FIFO_2|mem[4][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[4][5] .lut_mask = "dda0";
defparam \FIFO_2|mem[4][5] .operation_mode = "normal";
defparam \FIFO_2|mem[4][5] .output_mode = "comb_only";
defparam \FIFO_2|mem[4][5] .register_cascade_mode = "off";
defparam \FIFO_2|mem[4][5] .sum_lutc_input = "qfbk";
defparam \FIFO_2|mem[4][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y8_N3
maxv_lcell \FIFO_2|Mux3~6 (
// Equation(s):
// \FIFO_2|Mux3~6_combout  = (\FIFO_2|rd_ptr [1] & (\FIFO_2|rd_ptr [0])) # (!\FIFO_2|rd_ptr [1] & ((\FIFO_2|rd_ptr [0] & (\FIFO_2|Mux3~3 )) # (!\FIFO_2|rd_ptr [0] & ((\FIFO_2|Mux3~5 )))))

	.clk(gnd),
	.dataa(\FIFO_2|rd_ptr [1]),
	.datab(\FIFO_2|rd_ptr [0]),
	.datac(\FIFO_2|Mux3~3 ),
	.datad(\FIFO_2|Mux3~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|Mux3~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|Mux3~6 .lut_mask = "d9c8";
defparam \FIFO_2|Mux3~6 .operation_mode = "normal";
defparam \FIFO_2|Mux3~6 .output_mode = "comb_only";
defparam \FIFO_2|Mux3~6 .register_cascade_mode = "off";
defparam \FIFO_2|Mux3~6 .sum_lutc_input = "datac";
defparam \FIFO_2|Mux3~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N4
maxv_lcell \FIFO_2|Mux3~9 (
// Equation(s):
// \FIFO_2|Mux3~9_combout  = (\FIFO_2|rd_ptr [1] & ((\FIFO_2|Mux3~6_combout  & ((\FIFO_2|Mux3~8 ))) # (!\FIFO_2|Mux3~6_combout  & (\FIFO_2|Mux3~1 )))) # (!\FIFO_2|rd_ptr [1] & (((\FIFO_2|Mux3~6_combout ))))

	.clk(gnd),
	.dataa(\FIFO_2|rd_ptr [1]),
	.datab(\FIFO_2|Mux3~1 ),
	.datac(\FIFO_2|Mux3~8 ),
	.datad(\FIFO_2|Mux3~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|Mux3~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|Mux3~9 .lut_mask = "f588";
defparam \FIFO_2|Mux3~9 .operation_mode = "normal";
defparam \FIFO_2|Mux3~9 .output_mode = "comb_only";
defparam \FIFO_2|Mux3~9 .register_cascade_mode = "off";
defparam \FIFO_2|Mux3~9 .sum_lutc_input = "datac";
defparam \FIFO_2|Mux3~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N3
maxv_lcell \FIFO_2|mem[8][4] (
// Equation(s):
// \FIFO_2|mem~20  = ((\resetn~combout  & (\comb_3|data_out [4] & !\SYNCHRONIZER|soft_reset_2~regout )))
// \FIFO_2|mem[8][4]~regout  = DFFEAS(\FIFO_2|mem~20 , GLOBAL(\clk~combout ), VCC, , \FIFO_2|mem[8][3]~3_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\resetn~combout ),
	.datac(\comb_3|data_out [4]),
	.datad(\SYNCHRONIZER|soft_reset_2~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_2|mem[8][3]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|mem~20 ),
	.regout(\FIFO_2|mem[8][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[8][4] .lut_mask = "00c0";
defparam \FIFO_2|mem[8][4] .operation_mode = "normal";
defparam \FIFO_2|mem[8][4] .output_mode = "reg_and_comb";
defparam \FIFO_2|mem[8][4] .register_cascade_mode = "off";
defparam \FIFO_2|mem[8][4] .sum_lutc_input = "datac";
defparam \FIFO_2|mem[8][4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y9_N9
maxv_lcell \FIFO_2|mem[15][4] (
// Equation(s):
// \FIFO_2|mem[15][4]~regout  = DFFEAS((((\FIFO_2|mem~20 ))), GLOBAL(\clk~combout ), VCC, , \FIFO_2|mem[15][0]~16_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_2|mem~20 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_2|mem[15][0]~16_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_2|mem[15][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[15][4] .lut_mask = "ff00";
defparam \FIFO_2|mem[15][4] .operation_mode = "normal";
defparam \FIFO_2|mem[15][4] .output_mode = "reg_only";
defparam \FIFO_2|mem[15][4] .register_cascade_mode = "off";
defparam \FIFO_2|mem[15][4] .sum_lutc_input = "datac";
defparam \FIFO_2|mem[15][4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y9_N2
maxv_lcell \FIFO_2|mem[12][4] (
// Equation(s):
// \FIFO_2|mem[12][4]~regout  = DFFEAS((((\FIFO_2|mem~20 ))), GLOBAL(\clk~combout ), VCC, , \FIFO_2|mem[12][6]~15_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_2|mem~20 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_2|mem[12][6]~15_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_2|mem[12][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[12][4] .lut_mask = "ff00";
defparam \FIFO_2|mem[12][4] .operation_mode = "normal";
defparam \FIFO_2|mem[12][4] .output_mode = "reg_only";
defparam \FIFO_2|mem[12][4] .register_cascade_mode = "off";
defparam \FIFO_2|mem[12][4] .sum_lutc_input = "datac";
defparam \FIFO_2|mem[12][4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N1
maxv_lcell \FIFO_2|mem[14][4] (
// Equation(s):
// \FIFO_2|Mux4~7  = (\FIFO_2|rd_ptr [0] & (((\FIFO_2|rd_ptr [1])))) # (!\FIFO_2|rd_ptr [0] & ((\FIFO_2|rd_ptr [1] & ((B3_mem[14][4]))) # (!\FIFO_2|rd_ptr [1] & (\FIFO_2|mem[12][4]~regout ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_2|rd_ptr [0]),
	.datab(\FIFO_2|mem[12][4]~regout ),
	.datac(\FIFO_2|mem~20 ),
	.datad(\FIFO_2|rd_ptr [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[14][1]~14_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|Mux4~7 ),
	.regout(\FIFO_2|mem[14][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[14][4] .lut_mask = "fa44";
defparam \FIFO_2|mem[14][4] .operation_mode = "normal";
defparam \FIFO_2|mem[14][4] .output_mode = "comb_only";
defparam \FIFO_2|mem[14][4] .register_cascade_mode = "off";
defparam \FIFO_2|mem[14][4] .sum_lutc_input = "qfbk";
defparam \FIFO_2|mem[14][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y7_N2
maxv_lcell \FIFO_2|mem[13][4] (
// Equation(s):
// \FIFO_2|Mux4~8  = (\FIFO_2|rd_ptr [0] & ((\FIFO_2|Mux4~7  & (\FIFO_2|mem[15][4]~regout )) # (!\FIFO_2|Mux4~7  & ((B3_mem[13][4]))))) # (!\FIFO_2|rd_ptr [0] & (((\FIFO_2|Mux4~7 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_2|rd_ptr [0]),
	.datab(\FIFO_2|mem[15][4]~regout ),
	.datac(\FIFO_2|mem~20 ),
	.datad(\FIFO_2|Mux4~7 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[13][1]~13_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|Mux4~8 ),
	.regout(\FIFO_2|mem[13][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[13][4] .lut_mask = "dda0";
defparam \FIFO_2|mem[13][4] .operation_mode = "normal";
defparam \FIFO_2|mem[13][4] .output_mode = "comb_only";
defparam \FIFO_2|mem[13][4] .register_cascade_mode = "off";
defparam \FIFO_2|mem[13][4] .sum_lutc_input = "qfbk";
defparam \FIFO_2|mem[13][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y9_N4
maxv_lcell \FIFO_2|mem[11][4] (
// Equation(s):
// \FIFO_2|mem[11][4]~regout  = DFFEAS((((\FIFO_2|mem~20 ))), GLOBAL(\clk~combout ), VCC, , \FIFO_2|mem[11][6]~4_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_2|mem~20 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_2|mem[11][6]~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_2|mem[11][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[11][4] .lut_mask = "ff00";
defparam \FIFO_2|mem[11][4] .operation_mode = "normal";
defparam \FIFO_2|mem[11][4] .output_mode = "reg_only";
defparam \FIFO_2|mem[11][4] .register_cascade_mode = "off";
defparam \FIFO_2|mem[11][4] .sum_lutc_input = "datac";
defparam \FIFO_2|mem[11][4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N7
maxv_lcell \FIFO_2|mem[9][4] (
// Equation(s):
// \FIFO_2|Mux4~0  = (\FIFO_2|rd_ptr [0] & ((\FIFO_2|rd_ptr [1]) # ((B3_mem[9][4])))) # (!\FIFO_2|rd_ptr [0] & (!\FIFO_2|rd_ptr [1] & ((\FIFO_2|mem[8][4]~regout ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_2|rd_ptr [0]),
	.datab(\FIFO_2|rd_ptr [1]),
	.datac(\FIFO_2|mem~20 ),
	.datad(\FIFO_2|mem[8][4]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[9][3]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|Mux4~0 ),
	.regout(\FIFO_2|mem[9][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[9][4] .lut_mask = "b9a8";
defparam \FIFO_2|mem[9][4] .operation_mode = "normal";
defparam \FIFO_2|mem[9][4] .output_mode = "comb_only";
defparam \FIFO_2|mem[9][4] .register_cascade_mode = "off";
defparam \FIFO_2|mem[9][4] .sum_lutc_input = "qfbk";
defparam \FIFO_2|mem[9][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y8_N4
maxv_lcell \FIFO_2|mem[10][4] (
// Equation(s):
// \FIFO_2|Mux4~1  = (\FIFO_2|rd_ptr [1] & ((\FIFO_2|Mux4~0  & (\FIFO_2|mem[11][4]~regout )) # (!\FIFO_2|Mux4~0  & ((B3_mem[10][4]))))) # (!\FIFO_2|rd_ptr [1] & (((\FIFO_2|Mux4~0 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_2|rd_ptr [1]),
	.datab(\FIFO_2|mem[11][4]~regout ),
	.datac(\FIFO_2|mem~20 ),
	.datad(\FIFO_2|Mux4~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[10][3]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|Mux4~1 ),
	.regout(\FIFO_2|mem[10][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[10][4] .lut_mask = "dda0";
defparam \FIFO_2|mem[10][4] .operation_mode = "normal";
defparam \FIFO_2|mem[10][4] .output_mode = "comb_only";
defparam \FIFO_2|mem[10][4] .register_cascade_mode = "off";
defparam \FIFO_2|mem[10][4] .sum_lutc_input = "qfbk";
defparam \FIFO_2|mem[10][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y7_N7
maxv_lcell \FIFO_2|mem[7][4] (
// Equation(s):
// \FIFO_2|mem[7][4]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_2|mem[7][3]~8_combout , \FIFO_2|mem~20 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_2|mem~20 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[7][3]~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_2|mem[7][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[7][4] .lut_mask = "0000";
defparam \FIFO_2|mem[7][4] .operation_mode = "normal";
defparam \FIFO_2|mem[7][4] .output_mode = "reg_only";
defparam \FIFO_2|mem[7][4] .register_cascade_mode = "off";
defparam \FIFO_2|mem[7][4] .sum_lutc_input = "datac";
defparam \FIFO_2|mem[7][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y7_N1
maxv_lcell \FIFO_2|mem[4][4] (
// Equation(s):
// \FIFO_2|mem[4][4]~regout  = DFFEAS((((\FIFO_2|mem~20 ))), GLOBAL(\clk~combout ), VCC, , \FIFO_2|mem[4][3]~7_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_2|mem~20 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_2|mem[4][3]~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_2|mem[4][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[4][4] .lut_mask = "ff00";
defparam \FIFO_2|mem[4][4] .operation_mode = "normal";
defparam \FIFO_2|mem[4][4] .output_mode = "reg_only";
defparam \FIFO_2|mem[4][4] .register_cascade_mode = "off";
defparam \FIFO_2|mem[4][4] .sum_lutc_input = "datac";
defparam \FIFO_2|mem[4][4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N8
maxv_lcell \FIFO_2|mem[6][4] (
// Equation(s):
// \FIFO_2|Mux4~2  = (\FIFO_2|rd_ptr [1] & (((B3_mem[6][4]) # (\FIFO_2|rd_ptr [0])))) # (!\FIFO_2|rd_ptr [1] & (\FIFO_2|mem[4][4]~regout  & ((!\FIFO_2|rd_ptr [0]))))

	.clk(\clk~combout ),
	.dataa(\FIFO_2|mem[4][4]~regout ),
	.datab(\FIFO_2|rd_ptr [1]),
	.datac(\FIFO_2|mem~20 ),
	.datad(\FIFO_2|rd_ptr [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[6][6]~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|Mux4~2 ),
	.regout(\FIFO_2|mem[6][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[6][4] .lut_mask = "cce2";
defparam \FIFO_2|mem[6][4] .operation_mode = "normal";
defparam \FIFO_2|mem[6][4] .output_mode = "comb_only";
defparam \FIFO_2|mem[6][4] .register_cascade_mode = "off";
defparam \FIFO_2|mem[6][4] .sum_lutc_input = "qfbk";
defparam \FIFO_2|mem[6][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y7_N0
maxv_lcell \FIFO_2|mem[5][4] (
// Equation(s):
// \FIFO_2|Mux4~3  = (\FIFO_2|rd_ptr [0] & ((\FIFO_2|Mux4~2  & (\FIFO_2|mem[7][4]~regout )) # (!\FIFO_2|Mux4~2  & ((B3_mem[5][4]))))) # (!\FIFO_2|rd_ptr [0] & (((\FIFO_2|Mux4~2 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_2|rd_ptr [0]),
	.datab(\FIFO_2|mem[7][4]~regout ),
	.datac(\FIFO_2|mem~20 ),
	.datad(\FIFO_2|Mux4~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[5][3]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|Mux4~3 ),
	.regout(\FIFO_2|mem[5][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[5][4] .lut_mask = "dda0";
defparam \FIFO_2|mem[5][4] .operation_mode = "normal";
defparam \FIFO_2|mem[5][4] .output_mode = "comb_only";
defparam \FIFO_2|mem[5][4] .register_cascade_mode = "off";
defparam \FIFO_2|mem[5][4] .sum_lutc_input = "qfbk";
defparam \FIFO_2|mem[5][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y10_N5
maxv_lcell \FIFO_2|mem[3][4] (
// Equation(s):
// \FIFO_2|mem[3][4]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_2|mem[3][3]~12_combout , \FIFO_2|mem~20 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_2|mem~20 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[3][3]~12_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_2|mem[3][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[3][4] .lut_mask = "0000";
defparam \FIFO_2|mem[3][4] .operation_mode = "normal";
defparam \FIFO_2|mem[3][4] .output_mode = "reg_only";
defparam \FIFO_2|mem[3][4] .register_cascade_mode = "off";
defparam \FIFO_2|mem[3][4] .sum_lutc_input = "datac";
defparam \FIFO_2|mem[3][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y10_N8
maxv_lcell \FIFO_2|mem[0][4] (
// Equation(s):
// \FIFO_2|mem[0][4]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_2|mem[0][8]~11_combout , \FIFO_2|mem~20 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_2|mem~20 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[0][8]~11_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_2|mem[0][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[0][4] .lut_mask = "0000";
defparam \FIFO_2|mem[0][4] .operation_mode = "normal";
defparam \FIFO_2|mem[0][4] .output_mode = "reg_only";
defparam \FIFO_2|mem[0][4] .register_cascade_mode = "off";
defparam \FIFO_2|mem[0][4] .sum_lutc_input = "datac";
defparam \FIFO_2|mem[0][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y10_N7
maxv_lcell \FIFO_2|mem[1][4] (
// Equation(s):
// \FIFO_2|Mux4~4  = (\FIFO_2|rd_ptr [0] & ((\FIFO_2|rd_ptr [1]) # ((B3_mem[1][4])))) # (!\FIFO_2|rd_ptr [0] & (!\FIFO_2|rd_ptr [1] & ((\FIFO_2|mem[0][4]~regout ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_2|rd_ptr [0]),
	.datab(\FIFO_2|rd_ptr [1]),
	.datac(\FIFO_2|mem~20 ),
	.datad(\FIFO_2|mem[0][4]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[1][3]~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|Mux4~4 ),
	.regout(\FIFO_2|mem[1][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[1][4] .lut_mask = "b9a8";
defparam \FIFO_2|mem[1][4] .operation_mode = "normal";
defparam \FIFO_2|mem[1][4] .output_mode = "comb_only";
defparam \FIFO_2|mem[1][4] .register_cascade_mode = "off";
defparam \FIFO_2|mem[1][4] .sum_lutc_input = "qfbk";
defparam \FIFO_2|mem[1][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y8_N6
maxv_lcell \FIFO_2|mem[2][4] (
// Equation(s):
// \FIFO_2|Mux4~5  = (\FIFO_2|rd_ptr [1] & ((\FIFO_2|Mux4~4  & (\FIFO_2|mem[3][4]~regout )) # (!\FIFO_2|Mux4~4  & ((B3_mem[2][4]))))) # (!\FIFO_2|rd_ptr [1] & (((\FIFO_2|Mux4~4 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_2|rd_ptr [1]),
	.datab(\FIFO_2|mem[3][4]~regout ),
	.datac(\FIFO_2|mem~20 ),
	.datad(\FIFO_2|Mux4~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[2][3]~9_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|Mux4~5 ),
	.regout(\FIFO_2|mem[2][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[2][4] .lut_mask = "dda0";
defparam \FIFO_2|mem[2][4] .operation_mode = "normal";
defparam \FIFO_2|mem[2][4] .output_mode = "comb_only";
defparam \FIFO_2|mem[2][4] .register_cascade_mode = "off";
defparam \FIFO_2|mem[2][4] .sum_lutc_input = "qfbk";
defparam \FIFO_2|mem[2][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y8_N7
maxv_lcell \FIFO_2|Mux4~6 (
// Equation(s):
// \FIFO_2|Mux4~6_combout  = (\FIFO_2|rd_ptr [3] & (\FIFO_2|rd_ptr [2])) # (!\FIFO_2|rd_ptr [3] & ((\FIFO_2|rd_ptr [2] & (\FIFO_2|Mux4~3 )) # (!\FIFO_2|rd_ptr [2] & ((\FIFO_2|Mux4~5 )))))

	.clk(gnd),
	.dataa(\FIFO_2|rd_ptr [3]),
	.datab(\FIFO_2|rd_ptr [2]),
	.datac(\FIFO_2|Mux4~3 ),
	.datad(\FIFO_2|Mux4~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|Mux4~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|Mux4~6 .lut_mask = "d9c8";
defparam \FIFO_2|Mux4~6 .operation_mode = "normal";
defparam \FIFO_2|Mux4~6 .output_mode = "comb_only";
defparam \FIFO_2|Mux4~6 .register_cascade_mode = "off";
defparam \FIFO_2|Mux4~6 .sum_lutc_input = "datac";
defparam \FIFO_2|Mux4~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N8
maxv_lcell \FIFO_2|Mux4~9 (
// Equation(s):
// \FIFO_2|Mux4~9_combout  = (\FIFO_2|rd_ptr [3] & ((\FIFO_2|Mux4~6_combout  & (\FIFO_2|Mux4~8 )) # (!\FIFO_2|Mux4~6_combout  & ((\FIFO_2|Mux4~1 ))))) # (!\FIFO_2|rd_ptr [3] & (((\FIFO_2|Mux4~6_combout ))))

	.clk(gnd),
	.dataa(\FIFO_2|rd_ptr [3]),
	.datab(\FIFO_2|Mux4~8 ),
	.datac(\FIFO_2|Mux4~1 ),
	.datad(\FIFO_2|Mux4~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|Mux4~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|Mux4~9 .lut_mask = "dda0";
defparam \FIFO_2|Mux4~9 .operation_mode = "normal";
defparam \FIFO_2|Mux4~9 .output_mode = "comb_only";
defparam \FIFO_2|Mux4~9 .register_cascade_mode = "off";
defparam \FIFO_2|Mux4~9 .sum_lutc_input = "datac";
defparam \FIFO_2|Mux4~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N1
maxv_lcell \FIFO_2|Add0~0 (
// Equation(s):
// \FIFO_2|Add0~0_combout  = ((!\FIFO_2|Mux6~9_combout ))
// \FIFO_2|Add0~2  = CARRY(((\FIFO_2|Mux6~9_combout )))
// \FIFO_2|Add0~2COUT1_36  = CARRY(((\FIFO_2|Mux6~9_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\FIFO_2|Mux6~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(\FIFO_2|Add0~2 ),
	.cout1(\FIFO_2|Add0~2COUT1_36 ));
// synopsys translate_off
defparam \FIFO_2|Add0~0 .lut_mask = "33cc";
defparam \FIFO_2|Add0~0 .operation_mode = "arithmetic";
defparam \FIFO_2|Add0~0 .output_mode = "comb_only";
defparam \FIFO_2|Add0~0 .register_cascade_mode = "off";
defparam \FIFO_2|Add0~0 .sum_lutc_input = "datac";
defparam \FIFO_2|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N2
maxv_lcell \FIFO_2|Add0~5 (
// Equation(s):
// \FIFO_2|Add0~5_combout  = (\FIFO_2|Mux5~9_combout  $ ((\FIFO_2|Add0~2 )))
// \FIFO_2|Add0~7  = CARRY(((!\FIFO_2|Add0~2 ) # (!\FIFO_2|Mux5~9_combout )))
// \FIFO_2|Add0~7COUT1_37  = CARRY(((!\FIFO_2|Add0~2COUT1_36 ) # (!\FIFO_2|Mux5~9_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\FIFO_2|Mux5~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\FIFO_2|Add0~2 ),
	.cin1(\FIFO_2|Add0~2COUT1_36 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|Add0~5_combout ),
	.regout(),
	.cout(),
	.cout0(\FIFO_2|Add0~7 ),
	.cout1(\FIFO_2|Add0~7COUT1_37 ));
// synopsys translate_off
defparam \FIFO_2|Add0~5 .cin0_used = "true";
defparam \FIFO_2|Add0~5 .cin1_used = "true";
defparam \FIFO_2|Add0~5 .lut_mask = "3c3f";
defparam \FIFO_2|Add0~5 .operation_mode = "arithmetic";
defparam \FIFO_2|Add0~5 .output_mode = "comb_only";
defparam \FIFO_2|Add0~5 .register_cascade_mode = "off";
defparam \FIFO_2|Add0~5 .sum_lutc_input = "cin";
defparam \FIFO_2|Add0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N3
maxv_lcell \FIFO_2|Add0~10 (
// Equation(s):
// \FIFO_2|Add0~10_combout  = (\FIFO_2|Mux4~9_combout  $ ((!\FIFO_2|Add0~7 )))
// \FIFO_2|Add0~12  = CARRY(((\FIFO_2|Mux4~9_combout  & !\FIFO_2|Add0~7 )))
// \FIFO_2|Add0~12COUT1_38  = CARRY(((\FIFO_2|Mux4~9_combout  & !\FIFO_2|Add0~7COUT1_37 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\FIFO_2|Mux4~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\FIFO_2|Add0~7 ),
	.cin1(\FIFO_2|Add0~7COUT1_37 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|Add0~10_combout ),
	.regout(),
	.cout(),
	.cout0(\FIFO_2|Add0~12 ),
	.cout1(\FIFO_2|Add0~12COUT1_38 ));
// synopsys translate_off
defparam \FIFO_2|Add0~10 .cin0_used = "true";
defparam \FIFO_2|Add0~10 .cin1_used = "true";
defparam \FIFO_2|Add0~10 .lut_mask = "c30c";
defparam \FIFO_2|Add0~10 .operation_mode = "arithmetic";
defparam \FIFO_2|Add0~10 .output_mode = "comb_only";
defparam \FIFO_2|Add0~10 .register_cascade_mode = "off";
defparam \FIFO_2|Add0~10 .sum_lutc_input = "cin";
defparam \FIFO_2|Add0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N4
maxv_lcell \FIFO_2|Add0~15 (
// Equation(s):
// \FIFO_2|Add0~15_combout  = (\FIFO_2|Mux3~9_combout  $ ((\FIFO_2|Add0~12 )))
// \FIFO_2|Add0~17  = CARRY(((!\FIFO_2|Add0~12COUT1_38 ) # (!\FIFO_2|Mux3~9_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\FIFO_2|Mux3~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\FIFO_2|Add0~12 ),
	.cin1(\FIFO_2|Add0~12COUT1_38 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|Add0~15_combout ),
	.regout(),
	.cout(\FIFO_2|Add0~17 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|Add0~15 .cin0_used = "true";
defparam \FIFO_2|Add0~15 .cin1_used = "true";
defparam \FIFO_2|Add0~15 .lut_mask = "3c3f";
defparam \FIFO_2|Add0~15 .operation_mode = "arithmetic";
defparam \FIFO_2|Add0~15 .output_mode = "comb_only";
defparam \FIFO_2|Add0~15 .register_cascade_mode = "off";
defparam \FIFO_2|Add0~15 .sum_lutc_input = "cin";
defparam \FIFO_2|Add0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N0
maxv_lcell \FIFO_2|mem[4][6] (
// Equation(s):
// \FIFO_2|mem~22  = ((\comb_3|data_out [6] & (\resetn~combout  & !\SYNCHRONIZER|soft_reset_2~regout )))
// \FIFO_2|mem[4][6]~regout  = DFFEAS(\FIFO_2|mem~22 , GLOBAL(\clk~combout ), VCC, , \FIFO_2|mem[4][3]~7_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\comb_3|data_out [6]),
	.datac(\resetn~combout ),
	.datad(\SYNCHRONIZER|soft_reset_2~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_2|mem[4][3]~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|mem~22 ),
	.regout(\FIFO_2|mem[4][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[4][6] .lut_mask = "00c0";
defparam \FIFO_2|mem[4][6] .operation_mode = "normal";
defparam \FIFO_2|mem[4][6] .output_mode = "reg_and_comb";
defparam \FIFO_2|mem[4][6] .register_cascade_mode = "off";
defparam \FIFO_2|mem[4][6] .sum_lutc_input = "datac";
defparam \FIFO_2|mem[4][6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y9_N7
maxv_lcell \FIFO_2|mem[15][6] (
// Equation(s):
// \FIFO_2|mem[15][6]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_2|mem[15][0]~16_combout , \FIFO_2|mem~22 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_2|mem~22 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[15][0]~16_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_2|mem[15][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[15][6] .lut_mask = "0000";
defparam \FIFO_2|mem[15][6] .operation_mode = "normal";
defparam \FIFO_2|mem[15][6] .output_mode = "reg_only";
defparam \FIFO_2|mem[15][6] .register_cascade_mode = "off";
defparam \FIFO_2|mem[15][6] .sum_lutc_input = "datac";
defparam \FIFO_2|mem[15][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y9_N5
maxv_lcell \FIFO_2|mem[12][6] (
// Equation(s):
// \FIFO_2|mem[12][6]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_2|mem[12][6]~15_combout , \FIFO_2|mem~22 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_2|mem~22 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[12][6]~15_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_2|mem[12][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[12][6] .lut_mask = "0000";
defparam \FIFO_2|mem[12][6] .operation_mode = "normal";
defparam \FIFO_2|mem[12][6] .output_mode = "reg_only";
defparam \FIFO_2|mem[12][6] .register_cascade_mode = "off";
defparam \FIFO_2|mem[12][6] .sum_lutc_input = "datac";
defparam \FIFO_2|mem[12][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y7_N7
maxv_lcell \FIFO_2|mem[13][6] (
// Equation(s):
// \FIFO_2|Mux2~7  = (\FIFO_2|rd_ptr [1] & (((\FIFO_2|rd_ptr [0])))) # (!\FIFO_2|rd_ptr [1] & ((\FIFO_2|rd_ptr [0] & ((B3_mem[13][6]))) # (!\FIFO_2|rd_ptr [0] & (\FIFO_2|mem[12][6]~regout ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_2|mem[12][6]~regout ),
	.datab(\FIFO_2|rd_ptr [1]),
	.datac(\FIFO_2|mem~22 ),
	.datad(\FIFO_2|rd_ptr [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[13][1]~13_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|Mux2~7 ),
	.regout(\FIFO_2|mem[13][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[13][6] .lut_mask = "fc22";
defparam \FIFO_2|mem[13][6] .operation_mode = "normal";
defparam \FIFO_2|mem[13][6] .output_mode = "comb_only";
defparam \FIFO_2|mem[13][6] .register_cascade_mode = "off";
defparam \FIFO_2|mem[13][6] .sum_lutc_input = "qfbk";
defparam \FIFO_2|mem[13][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y7_N8
maxv_lcell \FIFO_2|mem[14][6] (
// Equation(s):
// \FIFO_2|Mux2~8  = (\FIFO_2|rd_ptr [1] & ((\FIFO_2|Mux2~7  & (\FIFO_2|mem[15][6]~regout )) # (!\FIFO_2|Mux2~7  & ((B3_mem[14][6]))))) # (!\FIFO_2|rd_ptr [1] & (((\FIFO_2|Mux2~7 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_2|mem[15][6]~regout ),
	.datab(\FIFO_2|rd_ptr [1]),
	.datac(\FIFO_2|mem~22 ),
	.datad(\FIFO_2|Mux2~7 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[14][1]~14_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|Mux2~8 ),
	.regout(\FIFO_2|mem[14][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[14][6] .lut_mask = "bbc0";
defparam \FIFO_2|mem[14][6] .operation_mode = "normal";
defparam \FIFO_2|mem[14][6] .output_mode = "comb_only";
defparam \FIFO_2|mem[14][6] .register_cascade_mode = "off";
defparam \FIFO_2|mem[14][6] .sum_lutc_input = "qfbk";
defparam \FIFO_2|mem[14][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y7_N4
maxv_lcell \FIFO_2|mem[7][6] (
// Equation(s):
// \FIFO_2|mem[7][6]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_2|mem[7][3]~8_combout , \FIFO_2|mem~22 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_2|mem~22 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[7][3]~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_2|mem[7][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[7][6] .lut_mask = "0000";
defparam \FIFO_2|mem[7][6] .operation_mode = "normal";
defparam \FIFO_2|mem[7][6] .output_mode = "reg_only";
defparam \FIFO_2|mem[7][6] .register_cascade_mode = "off";
defparam \FIFO_2|mem[7][6] .sum_lutc_input = "datac";
defparam \FIFO_2|mem[7][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y7_N9
maxv_lcell \FIFO_2|mem[5][6] (
// Equation(s):
// \FIFO_2|Mux2~0  = (\FIFO_2|rd_ptr [0] & ((\FIFO_2|rd_ptr [1]) # ((B3_mem[5][6])))) # (!\FIFO_2|rd_ptr [0] & (!\FIFO_2|rd_ptr [1] & ((\FIFO_2|mem[4][6]~regout ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_2|rd_ptr [0]),
	.datab(\FIFO_2|rd_ptr [1]),
	.datac(\FIFO_2|mem~22 ),
	.datad(\FIFO_2|mem[4][6]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[5][3]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|Mux2~0 ),
	.regout(\FIFO_2|mem[5][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[5][6] .lut_mask = "b9a8";
defparam \FIFO_2|mem[5][6] .operation_mode = "normal";
defparam \FIFO_2|mem[5][6] .output_mode = "comb_only";
defparam \FIFO_2|mem[5][6] .register_cascade_mode = "off";
defparam \FIFO_2|mem[5][6] .sum_lutc_input = "qfbk";
defparam \FIFO_2|mem[5][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y7_N3
maxv_lcell \FIFO_2|mem[6][6] (
// Equation(s):
// \FIFO_2|Mux2~1  = (\FIFO_2|rd_ptr [1] & ((\FIFO_2|Mux2~0  & (\FIFO_2|mem[7][6]~regout )) # (!\FIFO_2|Mux2~0  & ((B3_mem[6][6]))))) # (!\FIFO_2|rd_ptr [1] & (((\FIFO_2|Mux2~0 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_2|mem[7][6]~regout ),
	.datab(\FIFO_2|rd_ptr [1]),
	.datac(\FIFO_2|mem~22 ),
	.datad(\FIFO_2|Mux2~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[6][6]~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|Mux2~1 ),
	.regout(\FIFO_2|mem[6][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[6][6] .lut_mask = "bbc0";
defparam \FIFO_2|mem[6][6] .operation_mode = "normal";
defparam \FIFO_2|mem[6][6] .output_mode = "comb_only";
defparam \FIFO_2|mem[6][6] .register_cascade_mode = "off";
defparam \FIFO_2|mem[6][6] .sum_lutc_input = "qfbk";
defparam \FIFO_2|mem[6][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y7_N2
maxv_lcell \FIFO_2|mem[11][6] (
// Equation(s):
// \FIFO_2|mem[11][6]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_2|mem[11][6]~4_combout , \FIFO_2|mem~22 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_2|mem~22 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[11][6]~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_2|mem[11][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[11][6] .lut_mask = "0000";
defparam \FIFO_2|mem[11][6] .operation_mode = "normal";
defparam \FIFO_2|mem[11][6] .output_mode = "reg_only";
defparam \FIFO_2|mem[11][6] .register_cascade_mode = "off";
defparam \FIFO_2|mem[11][6] .sum_lutc_input = "datac";
defparam \FIFO_2|mem[11][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y9_N6
maxv_lcell \FIFO_2|mem[8][6] (
// Equation(s):
// \FIFO_2|mem[8][6]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_2|mem[8][3]~3_combout , \FIFO_2|mem~22 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_2|mem~22 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[8][3]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_2|mem[8][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[8][6] .lut_mask = "0000";
defparam \FIFO_2|mem[8][6] .operation_mode = "normal";
defparam \FIFO_2|mem[8][6] .output_mode = "reg_only";
defparam \FIFO_2|mem[8][6] .register_cascade_mode = "off";
defparam \FIFO_2|mem[8][6] .sum_lutc_input = "datac";
defparam \FIFO_2|mem[8][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y8_N9
maxv_lcell \FIFO_2|mem[10][6] (
// Equation(s):
// \FIFO_2|Mux2~2  = (\FIFO_2|rd_ptr [0] & (\FIFO_2|rd_ptr [1])) # (!\FIFO_2|rd_ptr [0] & ((\FIFO_2|rd_ptr [1] & (B3_mem[10][6])) # (!\FIFO_2|rd_ptr [1] & ((\FIFO_2|mem[8][6]~regout )))))

	.clk(\clk~combout ),
	.dataa(\FIFO_2|rd_ptr [0]),
	.datab(\FIFO_2|rd_ptr [1]),
	.datac(\FIFO_2|mem~22 ),
	.datad(\FIFO_2|mem[8][6]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[10][3]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|Mux2~2 ),
	.regout(\FIFO_2|mem[10][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[10][6] .lut_mask = "d9c8";
defparam \FIFO_2|mem[10][6] .operation_mode = "normal";
defparam \FIFO_2|mem[10][6] .output_mode = "comb_only";
defparam \FIFO_2|mem[10][6] .register_cascade_mode = "off";
defparam \FIFO_2|mem[10][6] .sum_lutc_input = "qfbk";
defparam \FIFO_2|mem[10][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y8_N6
maxv_lcell \FIFO_2|mem[9][6] (
// Equation(s):
// \FIFO_2|Mux2~3  = (\FIFO_2|rd_ptr [0] & ((\FIFO_2|Mux2~2  & (\FIFO_2|mem[11][6]~regout )) # (!\FIFO_2|Mux2~2  & ((B3_mem[9][6]))))) # (!\FIFO_2|rd_ptr [0] & (((\FIFO_2|Mux2~2 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_2|rd_ptr [0]),
	.datab(\FIFO_2|mem[11][6]~regout ),
	.datac(\FIFO_2|mem~22 ),
	.datad(\FIFO_2|Mux2~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[9][3]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|Mux2~3 ),
	.regout(\FIFO_2|mem[9][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[9][6] .lut_mask = "dda0";
defparam \FIFO_2|mem[9][6] .operation_mode = "normal";
defparam \FIFO_2|mem[9][6] .output_mode = "comb_only";
defparam \FIFO_2|mem[9][6] .register_cascade_mode = "off";
defparam \FIFO_2|mem[9][6] .sum_lutc_input = "qfbk";
defparam \FIFO_2|mem[9][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y10_N4
maxv_lcell \FIFO_2|mem[3][6] (
// Equation(s):
// \FIFO_2|mem[3][6]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_2|mem[3][3]~12_combout , \FIFO_2|mem~22 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_2|mem~22 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[3][3]~12_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_2|mem[3][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[3][6] .lut_mask = "0000";
defparam \FIFO_2|mem[3][6] .operation_mode = "normal";
defparam \FIFO_2|mem[3][6] .output_mode = "reg_only";
defparam \FIFO_2|mem[3][6] .register_cascade_mode = "off";
defparam \FIFO_2|mem[3][6] .sum_lutc_input = "datac";
defparam \FIFO_2|mem[3][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y10_N3
maxv_lcell \FIFO_2|mem[0][6] (
// Equation(s):
// \FIFO_2|mem[0][6]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_2|mem[0][8]~11_combout , \FIFO_2|mem~22 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_2|mem~22 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[0][8]~11_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_2|mem[0][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[0][6] .lut_mask = "0000";
defparam \FIFO_2|mem[0][6] .operation_mode = "normal";
defparam \FIFO_2|mem[0][6] .output_mode = "reg_only";
defparam \FIFO_2|mem[0][6] .register_cascade_mode = "off";
defparam \FIFO_2|mem[0][6] .sum_lutc_input = "datac";
defparam \FIFO_2|mem[0][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y10_N0
maxv_lcell \FIFO_2|mem[2][6] (
// Equation(s):
// \FIFO_2|Mux2~4  = (\FIFO_2|rd_ptr [0] & (((\FIFO_2|rd_ptr [1])))) # (!\FIFO_2|rd_ptr [0] & ((\FIFO_2|rd_ptr [1] & ((B3_mem[2][6]))) # (!\FIFO_2|rd_ptr [1] & (\FIFO_2|mem[0][6]~regout ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_2|mem[0][6]~regout ),
	.datab(\FIFO_2|rd_ptr [0]),
	.datac(\FIFO_2|mem~22 ),
	.datad(\FIFO_2|rd_ptr [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[2][3]~9_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|Mux2~4 ),
	.regout(\FIFO_2|mem[2][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[2][6] .lut_mask = "fc22";
defparam \FIFO_2|mem[2][6] .operation_mode = "normal";
defparam \FIFO_2|mem[2][6] .output_mode = "comb_only";
defparam \FIFO_2|mem[2][6] .register_cascade_mode = "off";
defparam \FIFO_2|mem[2][6] .sum_lutc_input = "qfbk";
defparam \FIFO_2|mem[2][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y10_N5
maxv_lcell \FIFO_2|mem[1][6] (
// Equation(s):
// \FIFO_2|Mux2~5  = (\FIFO_2|rd_ptr [0] & ((\FIFO_2|Mux2~4  & (\FIFO_2|mem[3][6]~regout )) # (!\FIFO_2|Mux2~4  & ((B3_mem[1][6]))))) # (!\FIFO_2|rd_ptr [0] & (((\FIFO_2|Mux2~4 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_2|rd_ptr [0]),
	.datab(\FIFO_2|mem[3][6]~regout ),
	.datac(\FIFO_2|mem~22 ),
	.datad(\FIFO_2|Mux2~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[1][3]~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|Mux2~5 ),
	.regout(\FIFO_2|mem[1][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[1][6] .lut_mask = "dda0";
defparam \FIFO_2|mem[1][6] .operation_mode = "normal";
defparam \FIFO_2|mem[1][6] .output_mode = "comb_only";
defparam \FIFO_2|mem[1][6] .register_cascade_mode = "off";
defparam \FIFO_2|mem[1][6] .sum_lutc_input = "qfbk";
defparam \FIFO_2|mem[1][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y8_N3
maxv_lcell \FIFO_2|Mux2~6 (
// Equation(s):
// \FIFO_2|Mux2~6_combout  = (\FIFO_2|rd_ptr [3] & ((\FIFO_2|rd_ptr [2]) # ((\FIFO_2|Mux2~3 )))) # (!\FIFO_2|rd_ptr [3] & (!\FIFO_2|rd_ptr [2] & ((\FIFO_2|Mux2~5 ))))

	.clk(gnd),
	.dataa(\FIFO_2|rd_ptr [3]),
	.datab(\FIFO_2|rd_ptr [2]),
	.datac(\FIFO_2|Mux2~3 ),
	.datad(\FIFO_2|Mux2~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|Mux2~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|Mux2~6 .lut_mask = "b9a8";
defparam \FIFO_2|Mux2~6 .operation_mode = "normal";
defparam \FIFO_2|Mux2~6 .output_mode = "comb_only";
defparam \FIFO_2|Mux2~6 .register_cascade_mode = "off";
defparam \FIFO_2|Mux2~6 .sum_lutc_input = "datac";
defparam \FIFO_2|Mux2~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N4
maxv_lcell \FIFO_2|Mux2~9 (
// Equation(s):
// \FIFO_2|Mux2~9_combout  = (\FIFO_2|rd_ptr [2] & ((\FIFO_2|Mux2~6_combout  & (\FIFO_2|Mux2~8 )) # (!\FIFO_2|Mux2~6_combout  & ((\FIFO_2|Mux2~1 ))))) # (!\FIFO_2|rd_ptr [2] & (((\FIFO_2|Mux2~6_combout ))))

	.clk(gnd),
	.dataa(\FIFO_2|Mux2~8 ),
	.datab(\FIFO_2|rd_ptr [2]),
	.datac(\FIFO_2|Mux2~1 ),
	.datad(\FIFO_2|Mux2~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|Mux2~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|Mux2~9 .lut_mask = "bbc0";
defparam \FIFO_2|Mux2~9 .operation_mode = "normal";
defparam \FIFO_2|Mux2~9 .output_mode = "comb_only";
defparam \FIFO_2|Mux2~9 .register_cascade_mode = "off";
defparam \FIFO_2|Mux2~9 .sum_lutc_input = "datac";
defparam \FIFO_2|Mux2~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N5
maxv_lcell \FIFO_2|Add0~20 (
// Equation(s):
// \FIFO_2|Add0~20_combout  = (\FIFO_2|Mux2~9_combout  $ ((!\FIFO_2|Add0~17 )))
// \FIFO_2|Add0~22  = CARRY(((\FIFO_2|Mux2~9_combout  & !\FIFO_2|Add0~17 )))
// \FIFO_2|Add0~22COUT1_39  = CARRY(((\FIFO_2|Mux2~9_combout  & !\FIFO_2|Add0~17 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\FIFO_2|Mux2~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\FIFO_2|Add0~17 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|Add0~20_combout ),
	.regout(),
	.cout(),
	.cout0(\FIFO_2|Add0~22 ),
	.cout1(\FIFO_2|Add0~22COUT1_39 ));
// synopsys translate_off
defparam \FIFO_2|Add0~20 .cin_used = "true";
defparam \FIFO_2|Add0~20 .lut_mask = "c30c";
defparam \FIFO_2|Add0~20 .operation_mode = "arithmetic";
defparam \FIFO_2|Add0~20 .output_mode = "comb_only";
defparam \FIFO_2|Add0~20 .register_cascade_mode = "off";
defparam \FIFO_2|Add0~20 .sum_lutc_input = "cin";
defparam \FIFO_2|Add0~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N6
maxv_lcell \FIFO_2|Add0~25 (
// Equation(s):
// \FIFO_2|Add0~25_combout  = (\FIFO_2|Mux1~9_combout  $ (((!\FIFO_2|Add0~17  & \FIFO_2|Add0~22 ) # (\FIFO_2|Add0~17  & \FIFO_2|Add0~22COUT1_39 ))))
// \FIFO_2|Add0~27  = CARRY(((!\FIFO_2|Add0~22 ) # (!\FIFO_2|Mux1~9_combout )))
// \FIFO_2|Add0~27COUT1_40  = CARRY(((!\FIFO_2|Add0~22COUT1_39 ) # (!\FIFO_2|Mux1~9_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\FIFO_2|Mux1~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\FIFO_2|Add0~17 ),
	.cin0(\FIFO_2|Add0~22 ),
	.cin1(\FIFO_2|Add0~22COUT1_39 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|Add0~25_combout ),
	.regout(),
	.cout(),
	.cout0(\FIFO_2|Add0~27 ),
	.cout1(\FIFO_2|Add0~27COUT1_40 ));
// synopsys translate_off
defparam \FIFO_2|Add0~25 .cin0_used = "true";
defparam \FIFO_2|Add0~25 .cin1_used = "true";
defparam \FIFO_2|Add0~25 .cin_used = "true";
defparam \FIFO_2|Add0~25 .lut_mask = "3c3f";
defparam \FIFO_2|Add0~25 .operation_mode = "arithmetic";
defparam \FIFO_2|Add0~25 .output_mode = "comb_only";
defparam \FIFO_2|Add0~25 .register_cascade_mode = "off";
defparam \FIFO_2|Add0~25 .sum_lutc_input = "cin";
defparam \FIFO_2|Add0~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N8
maxv_lcell \FIFO_2|mem[8][8] (
// Equation(s):
// \FIFO_2|mem~24  = ((\FSM|present_state.LOAD_FIRST_DATA~regout  & (\resetn~combout  & !\SYNCHRONIZER|soft_reset_2~regout )))
// \FIFO_2|mem[8][8]~regout  = DFFEAS(\FIFO_2|mem~24 , GLOBAL(\clk~combout ), VCC, , \FIFO_2|mem[8][3]~3_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\FSM|present_state.LOAD_FIRST_DATA~regout ),
	.datac(\resetn~combout ),
	.datad(\SYNCHRONIZER|soft_reset_2~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_2|mem[8][3]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|mem~24 ),
	.regout(\FIFO_2|mem[8][8]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[8][8] .lut_mask = "00c0";
defparam \FIFO_2|mem[8][8] .operation_mode = "normal";
defparam \FIFO_2|mem[8][8] .output_mode = "reg_and_comb";
defparam \FIFO_2|mem[8][8] .register_cascade_mode = "off";
defparam \FIFO_2|mem[8][8] .sum_lutc_input = "datac";
defparam \FIFO_2|mem[8][8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y9_N3
maxv_lcell \FIFO_2|mem[15][8] (
// Equation(s):
// \FIFO_2|mem[15][8]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_2|mem[15][0]~16_combout , \FIFO_2|mem~24 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_2|mem~24 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[15][0]~16_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_2|mem[15][8]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[15][8] .lut_mask = "0000";
defparam \FIFO_2|mem[15][8] .operation_mode = "normal";
defparam \FIFO_2|mem[15][8] .output_mode = "reg_only";
defparam \FIFO_2|mem[15][8] .register_cascade_mode = "off";
defparam \FIFO_2|mem[15][8] .sum_lutc_input = "datac";
defparam \FIFO_2|mem[15][8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y9_N2
maxv_lcell \FIFO_2|mem[12][8] (
// Equation(s):
// \FIFO_2|mem[12][8]~regout  = DFFEAS((((\FIFO_2|mem~24 ))), GLOBAL(\clk~combout ), VCC, , \FIFO_2|mem[12][6]~15_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_2|mem~24 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_2|mem[12][6]~15_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_2|mem[12][8]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[12][8] .lut_mask = "ff00";
defparam \FIFO_2|mem[12][8] .operation_mode = "normal";
defparam \FIFO_2|mem[12][8] .output_mode = "reg_only";
defparam \FIFO_2|mem[12][8] .register_cascade_mode = "off";
defparam \FIFO_2|mem[12][8] .sum_lutc_input = "datac";
defparam \FIFO_2|mem[12][8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N9
maxv_lcell \FIFO_2|mem[14][8] (
// Equation(s):
// \FIFO_2|Mux0~7  = (\FIFO_2|rd_ptr [0] & (((\FIFO_2|rd_ptr [1])))) # (!\FIFO_2|rd_ptr [0] & ((\FIFO_2|rd_ptr [1] & ((B3_mem[14][8]))) # (!\FIFO_2|rd_ptr [1] & (\FIFO_2|mem[12][8]~regout ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_2|rd_ptr [0]),
	.datab(\FIFO_2|mem[12][8]~regout ),
	.datac(\FIFO_2|mem~24 ),
	.datad(\FIFO_2|rd_ptr [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[14][1]~14_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|Mux0~7 ),
	.regout(\FIFO_2|mem[14][8]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[14][8] .lut_mask = "fa44";
defparam \FIFO_2|mem[14][8] .operation_mode = "normal";
defparam \FIFO_2|mem[14][8] .output_mode = "comb_only";
defparam \FIFO_2|mem[14][8] .register_cascade_mode = "off";
defparam \FIFO_2|mem[14][8] .sum_lutc_input = "qfbk";
defparam \FIFO_2|mem[14][8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y7_N0
maxv_lcell \FIFO_2|mem[13][8] (
// Equation(s):
// \FIFO_2|Mux0~8  = (\FIFO_2|rd_ptr [0] & ((\FIFO_2|Mux0~7  & (\FIFO_2|mem[15][8]~regout )) # (!\FIFO_2|Mux0~7  & ((B3_mem[13][8]))))) # (!\FIFO_2|rd_ptr [0] & (((\FIFO_2|Mux0~7 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_2|mem[15][8]~regout ),
	.datab(\FIFO_2|rd_ptr [0]),
	.datac(\FIFO_2|mem~24 ),
	.datad(\FIFO_2|Mux0~7 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[13][1]~13_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|Mux0~8 ),
	.regout(\FIFO_2|mem[13][8]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[13][8] .lut_mask = "bbc0";
defparam \FIFO_2|mem[13][8] .operation_mode = "normal";
defparam \FIFO_2|mem[13][8] .output_mode = "comb_only";
defparam \FIFO_2|mem[13][8] .register_cascade_mode = "off";
defparam \FIFO_2|mem[13][8] .sum_lutc_input = "qfbk";
defparam \FIFO_2|mem[13][8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y9_N0
maxv_lcell \FIFO_2|mem[11][8] (
// Equation(s):
// \FIFO_2|mem[11][8]~regout  = DFFEAS((((\FIFO_2|mem~24 ))), GLOBAL(\clk~combout ), VCC, , \FIFO_2|mem[11][6]~4_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_2|mem~24 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_2|mem[11][6]~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_2|mem[11][8]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[11][8] .lut_mask = "ff00";
defparam \FIFO_2|mem[11][8] .operation_mode = "normal";
defparam \FIFO_2|mem[11][8] .output_mode = "reg_only";
defparam \FIFO_2|mem[11][8] .register_cascade_mode = "off";
defparam \FIFO_2|mem[11][8] .sum_lutc_input = "datac";
defparam \FIFO_2|mem[11][8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N5
maxv_lcell \FIFO_2|mem[9][8] (
// Equation(s):
// \FIFO_2|Mux0~0  = (\FIFO_2|rd_ptr [0] & ((\FIFO_2|rd_ptr [1]) # ((B3_mem[9][8])))) # (!\FIFO_2|rd_ptr [0] & (!\FIFO_2|rd_ptr [1] & ((\FIFO_2|mem[8][8]~regout ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_2|rd_ptr [0]),
	.datab(\FIFO_2|rd_ptr [1]),
	.datac(\FIFO_2|mem~24 ),
	.datad(\FIFO_2|mem[8][8]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[9][3]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|Mux0~0 ),
	.regout(\FIFO_2|mem[9][8]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[9][8] .lut_mask = "b9a8";
defparam \FIFO_2|mem[9][8] .operation_mode = "normal";
defparam \FIFO_2|mem[9][8] .output_mode = "comb_only";
defparam \FIFO_2|mem[9][8] .register_cascade_mode = "off";
defparam \FIFO_2|mem[9][8] .sum_lutc_input = "qfbk";
defparam \FIFO_2|mem[9][8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y8_N5
maxv_lcell \FIFO_2|mem[10][8] (
// Equation(s):
// \FIFO_2|Mux0~1  = (\FIFO_2|rd_ptr [1] & ((\FIFO_2|Mux0~0  & (\FIFO_2|mem[11][8]~regout )) # (!\FIFO_2|Mux0~0  & ((B3_mem[10][8]))))) # (!\FIFO_2|rd_ptr [1] & (((\FIFO_2|Mux0~0 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_2|rd_ptr [1]),
	.datab(\FIFO_2|mem[11][8]~regout ),
	.datac(\FIFO_2|mem~24 ),
	.datad(\FIFO_2|Mux0~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[10][3]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|Mux0~1 ),
	.regout(\FIFO_2|mem[10][8]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[10][8] .lut_mask = "dda0";
defparam \FIFO_2|mem[10][8] .operation_mode = "normal";
defparam \FIFO_2|mem[10][8] .output_mode = "comb_only";
defparam \FIFO_2|mem[10][8] .register_cascade_mode = "off";
defparam \FIFO_2|mem[10][8] .sum_lutc_input = "qfbk";
defparam \FIFO_2|mem[10][8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y7_N9
maxv_lcell \FIFO_2|mem[7][8] (
// Equation(s):
// \FIFO_2|mem[7][8]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_2|mem[7][3]~8_combout , \FIFO_2|mem~24 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_2|mem~24 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[7][3]~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_2|mem[7][8]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[7][8] .lut_mask = "0000";
defparam \FIFO_2|mem[7][8] .operation_mode = "normal";
defparam \FIFO_2|mem[7][8] .output_mode = "reg_only";
defparam \FIFO_2|mem[7][8] .register_cascade_mode = "off";
defparam \FIFO_2|mem[7][8] .sum_lutc_input = "datac";
defparam \FIFO_2|mem[7][8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y7_N4
maxv_lcell \FIFO_2|mem[4][8] (
// Equation(s):
// \FIFO_2|mem[4][8]~regout  = DFFEAS((((\FIFO_2|mem~24 ))), GLOBAL(\clk~combout ), VCC, , \FIFO_2|mem[4][3]~7_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_2|mem~24 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_2|mem[4][3]~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_2|mem[4][8]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[4][8] .lut_mask = "ff00";
defparam \FIFO_2|mem[4][8] .operation_mode = "normal";
defparam \FIFO_2|mem[4][8] .output_mode = "reg_only";
defparam \FIFO_2|mem[4][8] .register_cascade_mode = "off";
defparam \FIFO_2|mem[4][8] .sum_lutc_input = "datac";
defparam \FIFO_2|mem[4][8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N1
maxv_lcell \FIFO_2|mem[6][8] (
// Equation(s):
// \FIFO_2|Mux0~2  = (\FIFO_2|rd_ptr [0] & (\FIFO_2|rd_ptr [1])) # (!\FIFO_2|rd_ptr [0] & ((\FIFO_2|rd_ptr [1] & (B3_mem[6][8])) # (!\FIFO_2|rd_ptr [1] & ((\FIFO_2|mem[4][8]~regout )))))

	.clk(\clk~combout ),
	.dataa(\FIFO_2|rd_ptr [0]),
	.datab(\FIFO_2|rd_ptr [1]),
	.datac(\FIFO_2|mem~24 ),
	.datad(\FIFO_2|mem[4][8]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[6][6]~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|Mux0~2 ),
	.regout(\FIFO_2|mem[6][8]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[6][8] .lut_mask = "d9c8";
defparam \FIFO_2|mem[6][8] .operation_mode = "normal";
defparam \FIFO_2|mem[6][8] .output_mode = "comb_only";
defparam \FIFO_2|mem[6][8] .register_cascade_mode = "off";
defparam \FIFO_2|mem[6][8] .sum_lutc_input = "qfbk";
defparam \FIFO_2|mem[6][8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y7_N2
maxv_lcell \FIFO_2|mem[5][8] (
// Equation(s):
// \FIFO_2|Mux0~3  = (\FIFO_2|rd_ptr [0] & ((\FIFO_2|Mux0~2  & (\FIFO_2|mem[7][8]~regout )) # (!\FIFO_2|Mux0~2  & ((B3_mem[5][8]))))) # (!\FIFO_2|rd_ptr [0] & (((\FIFO_2|Mux0~2 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_2|rd_ptr [0]),
	.datab(\FIFO_2|mem[7][8]~regout ),
	.datac(\FIFO_2|mem~24 ),
	.datad(\FIFO_2|Mux0~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[5][3]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|Mux0~3 ),
	.regout(\FIFO_2|mem[5][8]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[5][8] .lut_mask = "dda0";
defparam \FIFO_2|mem[5][8] .operation_mode = "normal";
defparam \FIFO_2|mem[5][8] .output_mode = "comb_only";
defparam \FIFO_2|mem[5][8] .register_cascade_mode = "off";
defparam \FIFO_2|mem[5][8] .sum_lutc_input = "qfbk";
defparam \FIFO_2|mem[5][8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y10_N3
maxv_lcell \FIFO_2|mem[3][8] (
// Equation(s):
// \FIFO_2|mem[3][8]~regout  = DFFEAS((((\FIFO_2|mem~24 ))), GLOBAL(\clk~combout ), VCC, , \FIFO_2|mem[3][3]~12_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_2|mem~24 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_2|mem[3][3]~12_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_2|mem[3][8]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[3][8] .lut_mask = "ff00";
defparam \FIFO_2|mem[3][8] .operation_mode = "normal";
defparam \FIFO_2|mem[3][8] .output_mode = "reg_only";
defparam \FIFO_2|mem[3][8] .register_cascade_mode = "off";
defparam \FIFO_2|mem[3][8] .sum_lutc_input = "datac";
defparam \FIFO_2|mem[3][8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y10_N3
maxv_lcell \FIFO_2|mem[0][8] (
// Equation(s):
// \FIFO_2|mem[0][8]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \FIFO_2|mem[0][8]~11_combout , \FIFO_2|mem~24 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_2|mem~24 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[0][8]~11_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_2|mem[0][8]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[0][8] .lut_mask = "0000";
defparam \FIFO_2|mem[0][8] .operation_mode = "normal";
defparam \FIFO_2|mem[0][8] .output_mode = "reg_only";
defparam \FIFO_2|mem[0][8] .register_cascade_mode = "off";
defparam \FIFO_2|mem[0][8] .sum_lutc_input = "datac";
defparam \FIFO_2|mem[0][8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y10_N0
maxv_lcell \FIFO_2|mem[1][8] (
// Equation(s):
// \FIFO_2|Mux0~4  = (\FIFO_2|rd_ptr [0] & ((\FIFO_2|rd_ptr [1]) # ((B3_mem[1][8])))) # (!\FIFO_2|rd_ptr [0] & (!\FIFO_2|rd_ptr [1] & ((\FIFO_2|mem[0][8]~regout ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_2|rd_ptr [0]),
	.datab(\FIFO_2|rd_ptr [1]),
	.datac(\FIFO_2|mem~24 ),
	.datad(\FIFO_2|mem[0][8]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[1][3]~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|Mux0~4 ),
	.regout(\FIFO_2|mem[1][8]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[1][8] .lut_mask = "b9a8";
defparam \FIFO_2|mem[1][8] .operation_mode = "normal";
defparam \FIFO_2|mem[1][8] .output_mode = "comb_only";
defparam \FIFO_2|mem[1][8] .register_cascade_mode = "off";
defparam \FIFO_2|mem[1][8] .sum_lutc_input = "qfbk";
defparam \FIFO_2|mem[1][8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y8_N1
maxv_lcell \FIFO_2|mem[2][8] (
// Equation(s):
// \FIFO_2|Mux0~5  = (\FIFO_2|rd_ptr [1] & ((\FIFO_2|Mux0~4  & (\FIFO_2|mem[3][8]~regout )) # (!\FIFO_2|Mux0~4  & ((B3_mem[2][8]))))) # (!\FIFO_2|rd_ptr [1] & (((\FIFO_2|Mux0~4 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_2|rd_ptr [1]),
	.datab(\FIFO_2|mem[3][8]~regout ),
	.datac(\FIFO_2|mem~24 ),
	.datad(\FIFO_2|Mux0~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_2|mem[2][3]~9_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|Mux0~5 ),
	.regout(\FIFO_2|mem[2][8]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|mem[2][8] .lut_mask = "dda0";
defparam \FIFO_2|mem[2][8] .operation_mode = "normal";
defparam \FIFO_2|mem[2][8] .output_mode = "comb_only";
defparam \FIFO_2|mem[2][8] .register_cascade_mode = "off";
defparam \FIFO_2|mem[2][8] .sum_lutc_input = "qfbk";
defparam \FIFO_2|mem[2][8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y8_N2
maxv_lcell \FIFO_2|Mux0~6 (
// Equation(s):
// \FIFO_2|Mux0~6_combout  = (\FIFO_2|rd_ptr [3] & (\FIFO_2|rd_ptr [2])) # (!\FIFO_2|rd_ptr [3] & ((\FIFO_2|rd_ptr [2] & (\FIFO_2|Mux0~3 )) # (!\FIFO_2|rd_ptr [2] & ((\FIFO_2|Mux0~5 )))))

	.clk(gnd),
	.dataa(\FIFO_2|rd_ptr [3]),
	.datab(\FIFO_2|rd_ptr [2]),
	.datac(\FIFO_2|Mux0~3 ),
	.datad(\FIFO_2|Mux0~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|Mux0~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|Mux0~6 .lut_mask = "d9c8";
defparam \FIFO_2|Mux0~6 .operation_mode = "normal";
defparam \FIFO_2|Mux0~6 .output_mode = "comb_only";
defparam \FIFO_2|Mux0~6 .register_cascade_mode = "off";
defparam \FIFO_2|Mux0~6 .sum_lutc_input = "datac";
defparam \FIFO_2|Mux0~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N3
maxv_lcell \FIFO_2|Mux0~9 (
// Equation(s):
// \FIFO_2|Mux0~9_combout  = (\FIFO_2|rd_ptr [3] & ((\FIFO_2|Mux0~6_combout  & (\FIFO_2|Mux0~8 )) # (!\FIFO_2|Mux0~6_combout  & ((\FIFO_2|Mux0~1 ))))) # (!\FIFO_2|rd_ptr [3] & (((\FIFO_2|Mux0~6_combout ))))

	.clk(gnd),
	.dataa(\FIFO_2|rd_ptr [3]),
	.datab(\FIFO_2|Mux0~8 ),
	.datac(\FIFO_2|Mux0~1 ),
	.datad(\FIFO_2|Mux0~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|Mux0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|Mux0~9 .lut_mask = "dda0";
defparam \FIFO_2|Mux0~9 .operation_mode = "normal";
defparam \FIFO_2|Mux0~9 .output_mode = "comb_only";
defparam \FIFO_2|Mux0~9 .register_cascade_mode = "off";
defparam \FIFO_2|Mux0~9 .sum_lutc_input = "datac";
defparam \FIFO_2|Mux0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N8
maxv_lcell \FIFO_2|count[3]~17 (
// Equation(s):
// \FIFO_2|count[3]~17_combout  = (\resetn~combout  & (\FIFO_2|always2~1_combout  & (!\FIFO_2|Mux0~9_combout  & !\SYNCHRONIZER|soft_reset_2~regout )))

	.clk(gnd),
	.dataa(\resetn~combout ),
	.datab(\FIFO_2|always2~1_combout ),
	.datac(\FIFO_2|Mux0~9_combout ),
	.datad(\SYNCHRONIZER|soft_reset_2~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|count[3]~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|count[3]~17 .lut_mask = "0008";
defparam \FIFO_2|count[3]~17 .operation_mode = "normal";
defparam \FIFO_2|count[3]~17 .output_mode = "comb_only";
defparam \FIFO_2|count[3]~17 .register_cascade_mode = "off";
defparam \FIFO_2|count[3]~17 .sum_lutc_input = "datac";
defparam \FIFO_2|count[3]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N9
maxv_lcell \FIFO_2|count[3]~16 (
// Equation(s):
// \FIFO_2|count[3]~16_combout  = (!\FIFO_2|count[3]~17_combout  & ((\FIFO_2|data_out[7]~10_combout ) # ((\read_enb_2~combout  & !\FIFO_2|Equal2~2_combout ))))

	.clk(gnd),
	.dataa(\read_enb_2~combout ),
	.datab(\FIFO_2|data_out[7]~10_combout ),
	.datac(\FIFO_2|Equal2~2_combout ),
	.datad(\FIFO_2|count[3]~17_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|count[3]~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|count[3]~16 .lut_mask = "00ce";
defparam \FIFO_2|count[3]~16 .operation_mode = "normal";
defparam \FIFO_2|count[3]~16 .output_mode = "comb_only";
defparam \FIFO_2|count[3]~16 .register_cascade_mode = "off";
defparam \FIFO_2|count[3]~16 .sum_lutc_input = "datac";
defparam \FIFO_2|count[3]~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N1
maxv_lcell \FIFO_2|count[0] (
// Equation(s):
// \FIFO_2|count [0] = DFFEAS(((!\FIFO_2|count [0])), GLOBAL(\clk~combout ), VCC, , \FIFO_2|count[3]~16_combout , \FIFO_2|Add0~0_combout , , \FIFO_2|data_out[7]~10_combout , \FIFO_2|Mux0~9_combout )
// \FIFO_2|count[0]~3  = CARRY(((\FIFO_2|count [0])))
// \FIFO_2|count[0]~3COUT1_19  = CARRY(((\FIFO_2|count [0])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\FIFO_2|count [0]),
	.datac(\FIFO_2|Add0~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\FIFO_2|data_out[7]~10_combout ),
	.sload(\FIFO_2|Mux0~9_combout ),
	.ena(\FIFO_2|count[3]~16_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_2|count [0]),
	.cout(),
	.cout0(\FIFO_2|count[0]~3 ),
	.cout1(\FIFO_2|count[0]~3COUT1_19 ));
// synopsys translate_off
defparam \FIFO_2|count[0] .lut_mask = "33cc";
defparam \FIFO_2|count[0] .operation_mode = "arithmetic";
defparam \FIFO_2|count[0] .output_mode = "reg_only";
defparam \FIFO_2|count[0] .register_cascade_mode = "off";
defparam \FIFO_2|count[0] .sum_lutc_input = "datac";
defparam \FIFO_2|count[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y8_N2
maxv_lcell \FIFO_2|count[1] (
// Equation(s):
// \FIFO_2|count [1] = DFFEAS((\FIFO_2|count [1] $ ((!\FIFO_2|count[0]~3 ))), GLOBAL(\clk~combout ), VCC, , \FIFO_2|count[3]~16_combout , \FIFO_2|Add0~5_combout , , \FIFO_2|data_out[7]~10_combout , \FIFO_2|Mux0~9_combout )
// \FIFO_2|count[1]~5  = CARRY(((!\FIFO_2|count [1] & !\FIFO_2|count[0]~3 )))
// \FIFO_2|count[1]~5COUT1_20  = CARRY(((!\FIFO_2|count [1] & !\FIFO_2|count[0]~3COUT1_19 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\FIFO_2|count [1]),
	.datac(\FIFO_2|Add0~5_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\FIFO_2|data_out[7]~10_combout ),
	.sload(\FIFO_2|Mux0~9_combout ),
	.ena(\FIFO_2|count[3]~16_combout ),
	.cin(gnd),
	.cin0(\FIFO_2|count[0]~3 ),
	.cin1(\FIFO_2|count[0]~3COUT1_19 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_2|count [1]),
	.cout(),
	.cout0(\FIFO_2|count[1]~5 ),
	.cout1(\FIFO_2|count[1]~5COUT1_20 ));
// synopsys translate_off
defparam \FIFO_2|count[1] .cin0_used = "true";
defparam \FIFO_2|count[1] .cin1_used = "true";
defparam \FIFO_2|count[1] .lut_mask = "c303";
defparam \FIFO_2|count[1] .operation_mode = "arithmetic";
defparam \FIFO_2|count[1] .output_mode = "reg_only";
defparam \FIFO_2|count[1] .register_cascade_mode = "off";
defparam \FIFO_2|count[1] .sum_lutc_input = "cin";
defparam \FIFO_2|count[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y8_N3
maxv_lcell \FIFO_2|count[2] (
// Equation(s):
// \FIFO_2|count [2] = DFFEAS(\FIFO_2|count [2] $ ((((\FIFO_2|count[1]~5 )))), GLOBAL(\clk~combout ), VCC, , \FIFO_2|count[3]~16_combout , \FIFO_2|Add0~10_combout , , \FIFO_2|data_out[7]~10_combout , \FIFO_2|Mux0~9_combout )
// \FIFO_2|count[2]~7  = CARRY((\FIFO_2|count [2]) # ((!\FIFO_2|count[1]~5 )))
// \FIFO_2|count[2]~7COUT1_21  = CARRY((\FIFO_2|count [2]) # ((!\FIFO_2|count[1]~5COUT1_20 )))

	.clk(\clk~combout ),
	.dataa(\FIFO_2|count [2]),
	.datab(vcc),
	.datac(\FIFO_2|Add0~10_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\FIFO_2|data_out[7]~10_combout ),
	.sload(\FIFO_2|Mux0~9_combout ),
	.ena(\FIFO_2|count[3]~16_combout ),
	.cin(gnd),
	.cin0(\FIFO_2|count[1]~5 ),
	.cin1(\FIFO_2|count[1]~5COUT1_20 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_2|count [2]),
	.cout(),
	.cout0(\FIFO_2|count[2]~7 ),
	.cout1(\FIFO_2|count[2]~7COUT1_21 ));
// synopsys translate_off
defparam \FIFO_2|count[2] .cin0_used = "true";
defparam \FIFO_2|count[2] .cin1_used = "true";
defparam \FIFO_2|count[2] .lut_mask = "5aaf";
defparam \FIFO_2|count[2] .operation_mode = "arithmetic";
defparam \FIFO_2|count[2] .output_mode = "reg_only";
defparam \FIFO_2|count[2] .register_cascade_mode = "off";
defparam \FIFO_2|count[2] .sum_lutc_input = "cin";
defparam \FIFO_2|count[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y8_N4
maxv_lcell \FIFO_2|count[3] (
// Equation(s):
// \FIFO_2|count [3] = DFFEAS(\FIFO_2|count [3] $ ((((!\FIFO_2|count[2]~7 )))), GLOBAL(\clk~combout ), VCC, , \FIFO_2|count[3]~16_combout , \FIFO_2|Add0~15_combout , , \FIFO_2|data_out[7]~10_combout , \FIFO_2|Mux0~9_combout )
// \FIFO_2|count[3]~9  = CARRY((!\FIFO_2|count [3] & ((!\FIFO_2|count[2]~7COUT1_21 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_2|count [3]),
	.datab(vcc),
	.datac(\FIFO_2|Add0~15_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\FIFO_2|data_out[7]~10_combout ),
	.sload(\FIFO_2|Mux0~9_combout ),
	.ena(\FIFO_2|count[3]~16_combout ),
	.cin(gnd),
	.cin0(\FIFO_2|count[2]~7 ),
	.cin1(\FIFO_2|count[2]~7COUT1_21 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_2|count [3]),
	.cout(\FIFO_2|count[3]~9 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|count[3] .cin0_used = "true";
defparam \FIFO_2|count[3] .cin1_used = "true";
defparam \FIFO_2|count[3] .lut_mask = "a505";
defparam \FIFO_2|count[3] .operation_mode = "arithmetic";
defparam \FIFO_2|count[3] .output_mode = "reg_only";
defparam \FIFO_2|count[3] .register_cascade_mode = "off";
defparam \FIFO_2|count[3] .sum_lutc_input = "cin";
defparam \FIFO_2|count[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y8_N5
maxv_lcell \FIFO_2|count[4] (
// Equation(s):
// \FIFO_2|count [4] = DFFEAS(\FIFO_2|count [4] $ ((((\FIFO_2|count[3]~9 )))), GLOBAL(\clk~combout ), VCC, , \FIFO_2|count[3]~16_combout , \FIFO_2|Add0~20_combout , , \FIFO_2|data_out[7]~10_combout , \FIFO_2|Mux0~9_combout )
// \FIFO_2|count[4]~11  = CARRY((\FIFO_2|count [4]) # ((!\FIFO_2|count[3]~9 )))
// \FIFO_2|count[4]~11COUT1_22  = CARRY((\FIFO_2|count [4]) # ((!\FIFO_2|count[3]~9 )))

	.clk(\clk~combout ),
	.dataa(\FIFO_2|count [4]),
	.datab(vcc),
	.datac(\FIFO_2|Add0~20_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\FIFO_2|data_out[7]~10_combout ),
	.sload(\FIFO_2|Mux0~9_combout ),
	.ena(\FIFO_2|count[3]~16_combout ),
	.cin(\FIFO_2|count[3]~9 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_2|count [4]),
	.cout(),
	.cout0(\FIFO_2|count[4]~11 ),
	.cout1(\FIFO_2|count[4]~11COUT1_22 ));
// synopsys translate_off
defparam \FIFO_2|count[4] .cin_used = "true";
defparam \FIFO_2|count[4] .lut_mask = "5aaf";
defparam \FIFO_2|count[4] .operation_mode = "arithmetic";
defparam \FIFO_2|count[4] .output_mode = "reg_only";
defparam \FIFO_2|count[4] .register_cascade_mode = "off";
defparam \FIFO_2|count[4] .sum_lutc_input = "cin";
defparam \FIFO_2|count[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y8_N6
maxv_lcell \FIFO_2|count[5] (
// Equation(s):
// \FIFO_2|count [5] = DFFEAS(\FIFO_2|count [5] $ ((((!(!\FIFO_2|count[3]~9  & \FIFO_2|count[4]~11 ) # (\FIFO_2|count[3]~9  & \FIFO_2|count[4]~11COUT1_22 ))))), GLOBAL(\clk~combout ), VCC, , \FIFO_2|count[3]~16_combout , \FIFO_2|Add0~25_combout , , 
// \FIFO_2|data_out[7]~10_combout , \FIFO_2|Mux0~9_combout )
// \FIFO_2|count[5]~13  = CARRY((!\FIFO_2|count [5] & ((!\FIFO_2|count[4]~11 ))))
// \FIFO_2|count[5]~13COUT1_23  = CARRY((!\FIFO_2|count [5] & ((!\FIFO_2|count[4]~11COUT1_22 ))))

	.clk(\clk~combout ),
	.dataa(\FIFO_2|count [5]),
	.datab(vcc),
	.datac(\FIFO_2|Add0~25_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\FIFO_2|data_out[7]~10_combout ),
	.sload(\FIFO_2|Mux0~9_combout ),
	.ena(\FIFO_2|count[3]~16_combout ),
	.cin(\FIFO_2|count[3]~9 ),
	.cin0(\FIFO_2|count[4]~11 ),
	.cin1(\FIFO_2|count[4]~11COUT1_22 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_2|count [5]),
	.cout(),
	.cout0(\FIFO_2|count[5]~13 ),
	.cout1(\FIFO_2|count[5]~13COUT1_23 ));
// synopsys translate_off
defparam \FIFO_2|count[5] .cin0_used = "true";
defparam \FIFO_2|count[5] .cin1_used = "true";
defparam \FIFO_2|count[5] .cin_used = "true";
defparam \FIFO_2|count[5] .lut_mask = "a505";
defparam \FIFO_2|count[5] .operation_mode = "arithmetic";
defparam \FIFO_2|count[5] .output_mode = "reg_only";
defparam \FIFO_2|count[5] .register_cascade_mode = "off";
defparam \FIFO_2|count[5] .sum_lutc_input = "cin";
defparam \FIFO_2|count[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y8_N7
maxv_lcell \FIFO_2|Add0~30 (
// Equation(s):
// \FIFO_2|Add0~30_combout  = (((!(!\FIFO_2|Add0~17  & \FIFO_2|Add0~27 ) # (\FIFO_2|Add0~17  & \FIFO_2|Add0~27COUT1_40 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\FIFO_2|Add0~17 ),
	.cin0(\FIFO_2|Add0~27 ),
	.cin1(\FIFO_2|Add0~27COUT1_40 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|Add0~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|Add0~30 .cin0_used = "true";
defparam \FIFO_2|Add0~30 .cin1_used = "true";
defparam \FIFO_2|Add0~30 .cin_used = "true";
defparam \FIFO_2|Add0~30 .lut_mask = "0f0f";
defparam \FIFO_2|Add0~30 .operation_mode = "normal";
defparam \FIFO_2|Add0~30 .output_mode = "comb_only";
defparam \FIFO_2|Add0~30 .register_cascade_mode = "off";
defparam \FIFO_2|Add0~30 .sum_lutc_input = "cin";
defparam \FIFO_2|Add0~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N7
maxv_lcell \FIFO_2|count[6] (
// Equation(s):
// \FIFO_2|count [6] = DFFEAS((\FIFO_2|count [6] $ (((!\FIFO_2|count[3]~9  & \FIFO_2|count[5]~13 ) # (\FIFO_2|count[3]~9  & \FIFO_2|count[5]~13COUT1_23 )))), GLOBAL(\clk~combout ), VCC, , \FIFO_2|count[3]~16_combout , \FIFO_2|Add0~30_combout , , 
// \FIFO_2|data_out[7]~10_combout , \FIFO_2|Mux0~9_combout )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\FIFO_2|count [6]),
	.datac(\FIFO_2|Add0~30_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\FIFO_2|data_out[7]~10_combout ),
	.sload(\FIFO_2|Mux0~9_combout ),
	.ena(\FIFO_2|count[3]~16_combout ),
	.cin(\FIFO_2|count[3]~9 ),
	.cin0(\FIFO_2|count[5]~13 ),
	.cin1(\FIFO_2|count[5]~13COUT1_23 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_2|count [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|count[6] .cin0_used = "true";
defparam \FIFO_2|count[6] .cin1_used = "true";
defparam \FIFO_2|count[6] .cin_used = "true";
defparam \FIFO_2|count[6] .lut_mask = "3c3c";
defparam \FIFO_2|count[6] .operation_mode = "normal";
defparam \FIFO_2|count[6] .output_mode = "reg_only";
defparam \FIFO_2|count[6] .register_cascade_mode = "off";
defparam \FIFO_2|count[6] .sum_lutc_input = "cin";
defparam \FIFO_2|count[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y8_N2
maxv_lcell \FIFO_2|always2~0 (
// Equation(s):
// \FIFO_2|always2~0_combout  = (!\FIFO_2|count [2] & (!\FIFO_2|count [3] & (!\FIFO_2|count [1] & !\FIFO_2|count [0])))

	.clk(gnd),
	.dataa(\FIFO_2|count [2]),
	.datab(\FIFO_2|count [3]),
	.datac(\FIFO_2|count [1]),
	.datad(\FIFO_2|count [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|always2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|always2~0 .lut_mask = "0001";
defparam \FIFO_2|always2~0 .operation_mode = "normal";
defparam \FIFO_2|always2~0 .output_mode = "comb_only";
defparam \FIFO_2|always2~0 .register_cascade_mode = "off";
defparam \FIFO_2|always2~0 .sum_lutc_input = "datac";
defparam \FIFO_2|always2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N0
maxv_lcell \FIFO_2|always2~1 (
// Equation(s):
// \FIFO_2|always2~1_combout  = (!\FIFO_2|count [5] & (!\FIFO_2|count [6] & (!\FIFO_2|count [4] & \FIFO_2|always2~0_combout )))

	.clk(gnd),
	.dataa(\FIFO_2|count [5]),
	.datab(\FIFO_2|count [6]),
	.datac(\FIFO_2|count [4]),
	.datad(\FIFO_2|always2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|always2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|always2~1 .lut_mask = "0100";
defparam \FIFO_2|always2~1 .operation_mode = "normal";
defparam \FIFO_2|always2~1 .output_mode = "comb_only";
defparam \FIFO_2|always2~1 .register_cascade_mode = "off";
defparam \FIFO_2|always2~1 .sum_lutc_input = "datac";
defparam \FIFO_2|always2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N3
maxv_lcell \FIFO_2|data_out[4]~reg0 (
// Equation(s):
// \FIFO_2|data_out[4]~reg0_regout  = DFFEAS(((\resetn~combout  & (\FIFO_2|Mux4~9_combout ))), GLOBAL(\clk~combout ), VCC, , \FIFO_2|data_out[7]~21_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\resetn~combout ),
	.datac(\FIFO_2|Mux4~9_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_2|data_out[7]~21_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_2|data_out[4]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|data_out[4]~reg0 .lut_mask = "c0c0";
defparam \FIFO_2|data_out[4]~reg0 .operation_mode = "normal";
defparam \FIFO_2|data_out[4]~reg0 .output_mode = "reg_only";
defparam \FIFO_2|data_out[4]~reg0 .register_cascade_mode = "off";
defparam \FIFO_2|data_out[4]~reg0 .sum_lutc_input = "datac";
defparam \FIFO_2|data_out[4]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N2
maxv_lcell \FIFO_2|data_out[5]~reg0 (
// Equation(s):
// \FIFO_2|data_out[5]~reg0_regout  = DFFEAS(((\resetn~combout  & (\FIFO_2|Mux3~9_combout ))), GLOBAL(\clk~combout ), VCC, , \FIFO_2|data_out[7]~21_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\resetn~combout ),
	.datac(\FIFO_2|Mux3~9_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_2|data_out[7]~21_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_2|data_out[5]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|data_out[5]~reg0 .lut_mask = "c0c0";
defparam \FIFO_2|data_out[5]~reg0 .operation_mode = "normal";
defparam \FIFO_2|data_out[5]~reg0 .output_mode = "reg_only";
defparam \FIFO_2|data_out[5]~reg0 .register_cascade_mode = "off";
defparam \FIFO_2|data_out[5]~reg0 .sum_lutc_input = "datac";
defparam \FIFO_2|data_out[5]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N7
maxv_lcell \FIFO_2|data_out[6]~reg0 (
// Equation(s):
// \FIFO_2|data_out[6]~reg0_regout  = DFFEAS(((\resetn~combout  & ((\FIFO_2|Mux2~9_combout )))), GLOBAL(\clk~combout ), VCC, , \FIFO_2|data_out[7]~21_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\resetn~combout ),
	.datac(vcc),
	.datad(\FIFO_2|Mux2~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_2|data_out[7]~21_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_2|data_out[6]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|data_out[6]~reg0 .lut_mask = "cc00";
defparam \FIFO_2|data_out[6]~reg0 .operation_mode = "normal";
defparam \FIFO_2|data_out[6]~reg0 .output_mode = "reg_only";
defparam \FIFO_2|data_out[6]~reg0 .register_cascade_mode = "off";
defparam \FIFO_2|data_out[6]~reg0 .sum_lutc_input = "datac";
defparam \FIFO_2|data_out[6]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N1
maxv_lcell \FIFO_2|data_out[7]~reg0 (
// Equation(s):
// \FIFO_2|data_out[7]~reg0_regout  = DFFEAS(((\resetn~combout  & ((\FIFO_2|Mux1~9_combout )))), GLOBAL(\clk~combout ), VCC, , \FIFO_2|data_out[7]~21_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\resetn~combout ),
	.datac(vcc),
	.datad(\FIFO_2|Mux1~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_2|data_out[7]~21_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_2|data_out[7]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|data_out[7]~reg0 .lut_mask = "cc00";
defparam \FIFO_2|data_out[7]~reg0 .operation_mode = "normal";
defparam \FIFO_2|data_out[7]~reg0 .output_mode = "reg_only";
defparam \FIFO_2|data_out[7]~reg0 .register_cascade_mode = "off";
defparam \FIFO_2|data_out[7]~reg0 .sum_lutc_input = "datac";
defparam \FIFO_2|data_out[7]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N4
maxv_lcell \FIFO_2|Equal1~0 (
// Equation(s):
// \FIFO_2|Equal1~0_combout  = (!\FIFO_2|data_out[4]~reg0_regout  & (!\FIFO_2|data_out[5]~reg0_regout  & (!\FIFO_2|data_out[6]~reg0_regout  & !\FIFO_2|data_out[7]~reg0_regout )))

	.clk(gnd),
	.dataa(\FIFO_2|data_out[4]~reg0_regout ),
	.datab(\FIFO_2|data_out[5]~reg0_regout ),
	.datac(\FIFO_2|data_out[6]~reg0_regout ),
	.datad(\FIFO_2|data_out[7]~reg0_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|Equal1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|Equal1~0 .lut_mask = "0001";
defparam \FIFO_2|Equal1~0 .operation_mode = "normal";
defparam \FIFO_2|Equal1~0 .output_mode = "comb_only";
defparam \FIFO_2|Equal1~0 .register_cascade_mode = "off";
defparam \FIFO_2|Equal1~0 .sum_lutc_input = "datac";
defparam \FIFO_2|Equal1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N8
maxv_lcell \FIFO_2|always2~2 (
// Equation(s):
// \FIFO_2|always2~2_combout  = (\FIFO_2|always2~1_combout  & (((\FIFO_2|data_out[1]~reg0_regout ) # (!\FIFO_2|Equal1~0_combout )) # (!\FIFO_2|Equal1~1_combout )))

	.clk(gnd),
	.dataa(\FIFO_2|Equal1~1_combout ),
	.datab(\FIFO_2|data_out[1]~reg0_regout ),
	.datac(\FIFO_2|always2~1_combout ),
	.datad(\FIFO_2|Equal1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|always2~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|always2~2 .lut_mask = "d0f0";
defparam \FIFO_2|always2~2 .operation_mode = "normal";
defparam \FIFO_2|always2~2 .output_mode = "comb_only";
defparam \FIFO_2|always2~2 .register_cascade_mode = "off";
defparam \FIFO_2|always2~2 .sum_lutc_input = "datac";
defparam \FIFO_2|always2~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N9
maxv_lcell \FIFO_2|data_out[7]~21 (
// Equation(s):
// \FIFO_2|data_out[7]~21_combout  = (\FIFO_2|data_out[7]~10_combout ) # ((\FIFO_2|always2~2_combout ) # ((\read_enb_2~combout  & !\FIFO_2|Equal2~2_combout )))

	.clk(gnd),
	.dataa(\read_enb_2~combout ),
	.datab(\FIFO_2|data_out[7]~10_combout ),
	.datac(\FIFO_2|Equal2~2_combout ),
	.datad(\FIFO_2|always2~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\FIFO_2|data_out[7]~21_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|data_out[7]~21 .lut_mask = "ffce";
defparam \FIFO_2|data_out[7]~21 .operation_mode = "normal";
defparam \FIFO_2|data_out[7]~21 .output_mode = "comb_only";
defparam \FIFO_2|data_out[7]~21 .register_cascade_mode = "off";
defparam \FIFO_2|data_out[7]~21 .sum_lutc_input = "datac";
defparam \FIFO_2|data_out[7]~21 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N9
maxv_lcell \FIFO_2|data_out[0]~reg0 (
// Equation(s):
// \FIFO_2|data_out[0]~reg0_regout  = DFFEAS((\FIFO_2|rd_ptr [3] & ((\FIFO_2|data_out[0]~17_combout  & ((\FIFO_2|data_out[0]~19 ))) # (!\FIFO_2|data_out[0]~17_combout  & (\FIFO_2|data_out[0]~12 )))) # (!\FIFO_2|rd_ptr [3] & (((\FIFO_2|data_out[0]~17_combout 
// )))), GLOBAL(\clk~combout ), VCC, , \FIFO_2|data_out[7]~21_combout , , , !\resetn~combout , )

	.clk(\clk~combout ),
	.dataa(\FIFO_2|rd_ptr [3]),
	.datab(\FIFO_2|data_out[0]~12 ),
	.datac(\FIFO_2|data_out[0]~19 ),
	.datad(\FIFO_2|data_out[0]~17_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\resetn~combout ),
	.sload(gnd),
	.ena(\FIFO_2|data_out[7]~21_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\FIFO_2|data_out[0]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \FIFO_2|data_out[0]~reg0 .lut_mask = "f588";
defparam \FIFO_2|data_out[0]~reg0 .operation_mode = "normal";
defparam \FIFO_2|data_out[0]~reg0 .output_mode = "reg_only";
defparam \FIFO_2|data_out[0]~reg0 .register_cascade_mode = "off";
defparam \FIFO_2|data_out[0]~reg0 .sum_lutc_input = "datac";
defparam \FIFO_2|data_out[0]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \vld_out_0~I (
	.datain(!\FIFO_0|Equal2~6_combout ),
	.oe(vcc),
	.combout(),
	.padio(vld_out_0));
// synopsys translate_off
defparam \vld_out_0~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_127,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \vld_out_1~I (
	.datain(!\FIFO_1|Equal2~3_combout ),
	.oe(vcc),
	.combout(),
	.padio(vld_out_1));
// synopsys translate_off
defparam \vld_out_1~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_114,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \vld_out_2~I (
	.datain(!\FIFO_2|Equal2~2_combout ),
	.oe(vcc),
	.combout(),
	.padio(vld_out_2));
// synopsys translate_off
defparam \vld_out_2~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \err~I (
	.datain(\comb_3|err~regout ),
	.oe(vcc),
	.combout(),
	.padio(err));
// synopsys translate_off
defparam \err~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \busy~I (
	.datain(!\FSM|busy~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(busy));
// synopsys translate_off
defparam \busy~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_137,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \data_out_0[0]~I (
	.datain(\FIFO_0|data_out[0]~reg0_regout ),
	.oe(\FIFO_0|data_out[0]~en_regout ),
	.combout(),
	.padio(data_out_0[0]));
// synopsys translate_off
defparam \data_out_0[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_130,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \data_out_0[1]~I (
	.datain(\FIFO_0|data_out[1]~reg0_regout ),
	.oe(\FIFO_0|data_out[0]~en_regout ),
	.combout(),
	.padio(data_out_0[1]));
// synopsys translate_off
defparam \data_out_0[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_133,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \data_out_0[2]~I (
	.datain(\FIFO_0|data_out[2]~reg0_regout ),
	.oe(\FIFO_0|data_out[0]~en_regout ),
	.combout(),
	.padio(data_out_0[2]));
// synopsys translate_off
defparam \data_out_0[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_132,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \data_out_0[3]~I (
	.datain(\FIFO_0|data_out[3]~reg0_regout ),
	.oe(\FIFO_0|data_out[0]~en_regout ),
	.combout(),
	.padio(data_out_0[3]));
// synopsys translate_off
defparam \data_out_0[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_134,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \data_out_0[4]~I (
	.datain(\FIFO_0|data_out[4]~reg0_regout ),
	.oe(\FIFO_0|data_out[0]~en_regout ),
	.combout(),
	.padio(data_out_0[4]));
// synopsys translate_off
defparam \data_out_0[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_131,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \data_out_0[5]~I (
	.datain(\FIFO_0|data_out[5]~reg0_regout ),
	.oe(\FIFO_0|data_out[0]~en_regout ),
	.combout(),
	.padio(data_out_0[5]));
// synopsys translate_off
defparam \data_out_0[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_139,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \data_out_0[6]~I (
	.datain(\FIFO_0|data_out[6]~reg0_regout ),
	.oe(\FIFO_0|data_out[0]~en_regout ),
	.combout(),
	.padio(data_out_0[6]));
// synopsys translate_off
defparam \data_out_0[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_129,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \data_out_0[7]~I (
	.datain(\FIFO_0|data_out[7]~reg0_regout ),
	.oe(\FIFO_0|data_out[0]~en_regout ),
	.combout(),
	.padio(data_out_0[7]));
// synopsys translate_off
defparam \data_out_0[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \data_out_1[0]~I (
	.datain(\FIFO_1|data_out[0]~reg0_regout ),
	.oe(\FIFO_1|data_out[0]~en_regout ),
	.combout(),
	.padio(data_out_1[0]));
// synopsys translate_off
defparam \data_out_1[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_53,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \data_out_1[1]~I (
	.datain(\FIFO_1|data_out[1]~reg0_regout ),
	.oe(\FIFO_1|data_out[0]~en_regout ),
	.combout(),
	.padio(data_out_1[1]));
// synopsys translate_off
defparam \data_out_1[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \data_out_1[2]~I (
	.datain(\FIFO_1|data_out[2]~reg0_regout ),
	.oe(\FIFO_1|data_out[0]~en_regout ),
	.combout(),
	.padio(data_out_1[2]));
// synopsys translate_off
defparam \data_out_1[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_62,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \data_out_1[3]~I (
	.datain(\FIFO_1|data_out[3]~reg0_regout ),
	.oe(\FIFO_1|data_out[0]~en_regout ),
	.combout(),
	.padio(data_out_1[3]));
// synopsys translate_off
defparam \data_out_1[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_59,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \data_out_1[4]~I (
	.datain(\FIFO_1|data_out[4]~reg0_regout ),
	.oe(\FIFO_1|data_out[0]~en_regout ),
	.combout(),
	.padio(data_out_1[4]));
// synopsys translate_off
defparam \data_out_1[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \data_out_1[5]~I (
	.datain(\FIFO_1|data_out[5]~reg0_regout ),
	.oe(\FIFO_1|data_out[0]~en_regout ),
	.combout(),
	.padio(data_out_1[5]));
// synopsys translate_off
defparam \data_out_1[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_60,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \data_out_1[6]~I (
	.datain(\FIFO_1|data_out[6]~reg0_regout ),
	.oe(\FIFO_1|data_out[0]~en_regout ),
	.combout(),
	.padio(data_out_1[6]));
// synopsys translate_off
defparam \data_out_1[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_63,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \data_out_1[7]~I (
	.datain(\FIFO_1|data_out[7]~reg0_regout ),
	.oe(\FIFO_1|data_out[0]~en_regout ),
	.combout(),
	.padio(data_out_1[7]));
// synopsys translate_off
defparam \data_out_1[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_125,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \data_out_2[0]~I (
	.datain(\FIFO_2|data_out[0]~reg0_regout ),
	.oe(\FIFO_2|data_out[0]~en_regout ),
	.combout(),
	.padio(data_out_2[0]));
// synopsys translate_off
defparam \data_out_2[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_121,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \data_out_2[1]~I (
	.datain(\FIFO_2|data_out[1]~reg0_regout ),
	.oe(\FIFO_2|data_out[0]~en_regout ),
	.combout(),
	.padio(data_out_2[1]));
// synopsys translate_off
defparam \data_out_2[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_123,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \data_out_2[2]~I (
	.datain(\FIFO_2|data_out[2]~reg0_regout ),
	.oe(\FIFO_2|data_out[0]~en_regout ),
	.combout(),
	.padio(data_out_2[2]));
// synopsys translate_off
defparam \data_out_2[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_124,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \data_out_2[3]~I (
	.datain(\FIFO_2|data_out[3]~reg0_regout ),
	.oe(\FIFO_2|data_out[0]~en_regout ),
	.combout(),
	.padio(data_out_2[3]));
// synopsys translate_off
defparam \data_out_2[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_119,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \data_out_2[4]~I (
	.datain(\FIFO_2|data_out[4]~reg0_regout ),
	.oe(\FIFO_2|data_out[0]~en_regout ),
	.combout(),
	.padio(data_out_2[4]));
// synopsys translate_off
defparam \data_out_2[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_120,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \data_out_2[5]~I (
	.datain(\FIFO_2|data_out[5]~reg0_regout ),
	.oe(\FIFO_2|data_out[0]~en_regout ),
	.combout(),
	.padio(data_out_2[5]));
// synopsys translate_off
defparam \data_out_2[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_118,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \data_out_2[6]~I (
	.datain(\FIFO_2|data_out[6]~reg0_regout ),
	.oe(\FIFO_2|data_out[0]~en_regout ),
	.combout(),
	.padio(data_out_2[6]));
// synopsys translate_off
defparam \data_out_2[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_122,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \data_out_2[7]~I (
	.datain(\FIFO_2|data_out[7]~reg0_regout ),
	.oe(\FIFO_2|data_out[0]~en_regout ),
	.combout(),
	.padio(data_out_2[7]));
// synopsys translate_off
defparam \data_out_2[7]~I .operation_mode = "output";
// synopsys translate_on

endmodule
