

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8:2,0,0:0:1:1:0:1,1:4:8:16:32:64,/sciclone/data10/hwang07/GPU_RESEARCH/swl/swl_outputs/RESULTS/ # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler     warp_limiting:2:32:0 # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
8b4aaf7e3609dab37e573b39f9f1cd11  /sciclone/data10/hwang07/adwait/applications/benchmarks/CUDA/BFS2/gpgpu_ptx_sim__BFS2
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=bfs.cu
self exe links to: /sciclone/data10/hwang07/adwait/applications/benchmarks/CUDA/BFS2/gpgpu_ptx_sim__BFS2
Running md5sum using "md5sum /sciclone/data10/hwang07/adwait/applications/benchmarks/CUDA/BFS2/gpgpu_ptx_sim__BFS2 "
Parsing file _cuobjdump_complete_output_C3YJsy
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: bfs.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x4016ca, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x030 (_1.ptx:73) @%p1 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c0 (_1.ptx:135) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x068 (_1.ptx:80) @%p2 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c0 (_1.ptx:135) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0c0 (_1.ptx:93) @%p3 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c0 (_1.ptx:135) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x120 (_1.ptx:108) @%p4 bra $Lt_0_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a0 (_1.ptx:128) add.s32 %r10, %r10, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1b8 (_1.ptx:131) @%p5 bra $Lt_0_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c0 (_1.ptx:135) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1f8 (_1.ptx:157) @%p1 bra $Lt_1_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (_1.ptx:185) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x230 (_1.ptx:164) @%p2 bra $Lt_1_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (_1.ptx:185) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_CERaqQ"
Running: cat _ptx_CERaqQ | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_mD57S8
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_mD57S8 --output-file  /dev/null 2> _ptx_CERaqQinfo"
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=15, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_CERaqQ _ptx2_mD57S8 _ptx_CERaqQinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x40158e, fat_cubin_handle = 1
Input file: ./data/graph32k500kedges_SV.txt
Reading File
Read File
Copied Everything to GPU memory

GPGPU-Sim PTX: cudaLaunch for 0x0x40158e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(7,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 92160 (ipc=184.3) sim_rate=46080 (inst/sec) elapsed = 0:0:00:02 / Tue Mar 22 07:00:30 2016
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(11,0,0) tid=(511,0,0)
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 250433 (ipc=250.4) sim_rate=83477 (inst/sec) elapsed = 0:0:00:03 / Tue Mar 22 07:00:31 2016
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(29,0,0) tid=(157,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1259,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1260,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1260,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1260,0), 1 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1261,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1262,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1263,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1263,0), 1 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1264,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1265,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1265,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1266,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1268,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1269,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1276,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1276,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1277,0)
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1277,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1279,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1280,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1292,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1292,0), 1 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1293,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1293,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1293,0), 1 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1294,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1294,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1295,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1296,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1297,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1298,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1298,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1298,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1298,0), 1 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1299,0)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1299,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1300,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1300,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1302,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1304,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1304,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1310,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1310,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1312,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1314,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1316,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1316,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1319,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1322,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1322,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1322,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1325,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1330,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1331,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1331,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1332,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1333,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1333,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1337,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1342,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1343,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1349,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(52,0,0) tid=(281,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1692,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1704,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1708,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1710,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1730,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1746,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1770,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1776,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1779,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1783,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1786,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1801,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1816,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1822,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1828,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1873,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1889,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1894,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8304,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 1.

GPGPU-Sim PTX: cudaLaunch for 0x0x4016ca (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 8305
gpu_sim_insn = 450436
gpu_ipc =      54.2367
gpu_tot_sim_cycle = 8305
gpu_tot_sim_insn = 450436
gpu_tot_ipc =      54.2367
gpu_tot_issued_cta = 63
gpu_stall_dramfull = 292
gpu_stall_icnt2sh    = 148
gpu_total_sim_rate=150145

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 9256
	L1I_total_cache_misses = 962
	L1I_total_cache_miss_rate = 0.1039
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6649
L1D_cache:
	L1D_cache_core[0]: Access = 80, Miss = 20, Miss_rate = 0.250, Pending_hits = 60, Reservation_fails = 0
	L1D_cache_core[1]: Access = 188, Miss = 67, Miss_rate = 0.356, Pending_hits = 60, Reservation_fails = 0
	L1D_cache_core[2]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 48, Reservation_fails = 0
	L1D_cache_core[3]: Access = 96, Miss = 24, Miss_rate = 0.250, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[4]: Access = 96, Miss = 24, Miss_rate = 0.250, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[5]: Access = 88, Miss = 22, Miss_rate = 0.250, Pending_hits = 66, Reservation_fails = 0
	L1D_cache_core[6]: Access = 80, Miss = 20, Miss_rate = 0.250, Pending_hits = 60, Reservation_fails = 0
	L1D_cache_core[7]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 48, Reservation_fails = 0
	L1D_cache_core[8]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 36, Reservation_fails = 0
	L1D_cache_core[9]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 48, Reservation_fails = 0
	L1D_cache_core[10]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 36, Reservation_fails = 0
	L1D_cache_core[11]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 36, Reservation_fails = 0
	L1D_cache_core[12]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 36, Reservation_fails = 0
	L1D_cache_core[13]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 36, Reservation_fails = 0
	L1D_cache_core[14]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 36, Reservation_fails = 0
	L1D_total_cache_accesses = 1108
	L1D_total_cache_misses = 297
	L1D_total_cache_miss_rate = 0.2681
	L1D_total_cache_pending_hits = 750
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.009
L1C_cache:
	L1C_total_cache_accesses = 2041
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.2352
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 60
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 750
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 267
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1561
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8294
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 962
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6649
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 
gpgpu_n_tot_thrd_icount = 495040
gpgpu_n_tot_w_icount = 15470
gpgpu_n_stall_shd_mem = 3157
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 267
gpgpu_n_mem_write_global = 31
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 32077
gpgpu_n_store_insn = 31
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 64289
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6742	W0_Idle:21717	W0_Scoreboard:17427	W1:406	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:15064
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2136 {8:267,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1240 {40:31,}
traffic_breakdown_coretomem[INST_ACC_R] = 256 {8:32,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 36312 {136:267,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 248 {8:31,}
traffic_breakdown_memtocore[INST_ACC_R] = 4352 {136:32,}
maxmrqlatency = 15 
maxdqlatency = 0 
maxmflatency = 294 
averagemflatency = 262 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 8304 
mrq_lat_table:252 	23 	27 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	37 	276 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	334 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	217 	63 	2 	0 	0 	0 	0 	1 	6 	22 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       620         0       926       916      1094      1691      2682      5371         0      7477      8274         0         0         0      1832         0 
dram[1]:      1176         0       897       921       976      1596      3854         0         0         0      2981         0         0         0         0         0 
dram[2]:         0         0       904       929      1046      1509         0      3451      7082         0         0         0         0         0         0         0 
dram[3]:         0         0       904       910      1626      1601         0      3049         0      6552         0      5763         0         0         0         0 
dram[4]:         0         0       913       932      1635      1616         0      2376      3785         0         0         0         0         0         0         0 
dram[5]:         0         0       907       913      1669      1613         0      7544         0         0      7879      3384         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan 14.000000 14.000000  8.000000 11.000000  4.000000  2.000000      -nan  2.000000  2.000000      -nan      -nan      -nan  1.000000      -nan 
dram[1]:  2.000000      -nan 14.000000 14.000000 10.000000  9.000000  4.000000      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 14.000000 14.000000  8.000000  6.000000      -nan  3.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 14.000000 16.000000 10.000000  6.000000      -nan  2.000000      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan 14.000000 16.000000 11.000000  7.000000      -nan  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan 14.000000 16.000000 10.000000  9.000000      -nan  1.000000      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan 
average row locality = 330/46 = 7.173913
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0        14        14         8         9         3         1         0         1         1         0         0         0         1         0 
dram[1]:         2         0        14        14         9         8         3         0         0         0         2         0         0         0         0         0 
dram[2]:         0         0        14        14         7        10         0         2         1         0         0         0         0         0         0         0 
dram[3]:         0         0        14        16         8         6         0         2         0         1         0         1         0         0         0         0 
dram[4]:         0         0        14        16         9         7         0         1         1         0         0         0         0         0         0         0 
dram[5]:         0         0        14        16         8         8         0         1         0         0         1         2         0         0         0         0 
total reads: 301
min_bank_accesses = 0!
chip skew: 55/48 = 1.15
number of total write accesses:
dram[0]:         0         0         0         0         0         2         1         1         0         1         1         0         0         0         0         0 
dram[1]:         0         0         0         0         1         1         1         0         0         0         2         0         0         0         0         0 
dram[2]:         0         0         0         0         1         2         0         1         1         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         2         0         0         0         0         1         0         1         0         0         0         0 
dram[4]:         0         0         0         0         2         0         0         0         1         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         2         1         0         0         0         0         1         2         0         0         0         0 
total reads: 29
min_bank_accesses = 0!
chip skew: 6/3 = 2.00
average mf latency per bank:
dram[0]:       1309    none         263       264       262       216       193       126    none         126       126    none      none      none         268    none  
dram[1]:          0    none         265       270       238       234       193    none      none      none         124    none      none      none      none      none  
dram[2]:     none      none         260       264       229       218    none         171       125    none      none      none      none      none      none      none  
dram[3]:     none      none         262       278       206       263    none         263    none         126    none         125    none      none      none      none  
dram[4]:     none      none         261       266       225       266    none         267       125    none      none      none      none      none      none      none  
dram[5]:     none      none         262       267       208       233    none         268    none      none         125       124    none      none      none      none  
maximum mf latency per bank:
dram[0]:        282         0       271       279       268       285       268       252         0       252       252         0         0         0       268         0
dram[1]:          0         0       279       294       294       283       268         0         0         0       252         0         0         0         0         0
dram[2]:          0         0       268       276       268       280         0       267       251         0         0         0         0         0         0         0
dram[3]:          0         0       271       280       270       267         0       268         0       252         0       251         0         0         0         0
dram[4]:          0         0       271       277       271       274         0       267       251         0         0         0         0         0         0         0
dram[5]:          0         0       270       280       270       274         0       268         0         0       251       252         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10962 n_nop=10832 n_act=12 n_pre=2 n_req=61 n_rd=110 n_write=6 bw_util=0.02116
n_activity=835 dram_eff=0.2778
bk0: 6a 10892i bk1: 0a 10963i bk2: 28a 10882i bk3: 28a 10831i bk4: 16a 10914i bk5: 18a 10861i bk6: 6a 10927i bk7: 2a 10937i bk8: 0a 10961i bk9: 2a 10938i bk10: 2a 10938i bk11: 0a 10959i bk12: 0a 10959i bk13: 0a 10961i bk14: 2a 10948i bk15: 0a 10963i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00757161
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10962 n_nop=10846 n_act=7 n_pre=0 n_req=57 n_rd=104 n_write=5 bw_util=0.01989
n_activity=660 dram_eff=0.3303
bk0: 4a 10942i bk1: 0a 10964i bk2: 28a 10881i bk3: 28a 10858i bk4: 18a 10850i bk5: 16a 10904i bk6: 6a 10925i bk7: 0a 10960i bk8: 0a 10960i bk9: 0a 10960i bk10: 4a 10924i bk11: 0a 10960i bk12: 0a 10960i bk13: 0a 10961i bk14: 0a 10962i bk15: 0a 10963i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0129538
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0x80240c00, atomic=0 1 entries : 0x7f7c1bd07a30 :  mf: uid= 22240, sid01:w00, part=2, addr=0x80240c20, load , size=32, unknown  status = IN_PARTITION_DRAM (8302), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10962 n_nop=10853 n_act=7 n_pre=1 n_req=53 n_rd=96 n_write=5 bw_util=0.01843
n_activity=626 dram_eff=0.3227
bk0: 0a 10964i bk1: 0a 10965i bk2: 28a 10890i bk3: 28a 10858i bk4: 14a 10899i bk5: 20a 10865i bk6: 0a 10961i bk7: 4a 10932i bk8: 2a 10938i bk9: 0a 10959i bk10: 0a 10959i bk11: 0a 10959i bk12: 0a 10959i bk13: 0a 10961i bk14: 0a 10961i bk15: 0a 10962i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00218938
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10962 n_nop=10855 n_act=7 n_pre=0 n_req=52 n_rd=96 n_write=4 bw_util=0.01824
n_activity=568 dram_eff=0.3521
bk0: 0a 10962i bk1: 0a 10965i bk2: 28a 10883i bk3: 32a 10807i bk4: 16a 10895i bk5: 12a 10916i bk6: 0a 10962i bk7: 4a 10941i bk8: 0a 10961i bk9: 2a 10938i bk10: 0a 10959i bk11: 2a 10938i bk12: 0a 10959i bk13: 0a 10960i bk14: 0a 10960i bk15: 0a 10962i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0138661
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10962 n_nop=10857 n_act=6 n_pre=0 n_req=51 n_rd=96 n_write=3 bw_util=0.01806
n_activity=549 dram_eff=0.3607
bk0: 0a 10963i bk1: 0a 10965i bk2: 28a 10882i bk3: 32a 10834i bk4: 18a 10892i bk5: 14a 10909i bk6: 0a 10961i bk7: 2a 10946i bk8: 2a 10938i bk9: 0a 10959i bk10: 0a 10959i bk11: 0a 10961i bk12: 0a 10961i bk13: 0a 10961i bk14: 0a 10961i bk15: 0a 10961i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00738916
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10962 n_nop=10849 n_act=7 n_pre=0 n_req=56 n_rd=100 n_write=6 bw_util=0.01934
n_activity=604 dram_eff=0.351
bk0: 0a 10962i bk1: 0a 10965i bk2: 28a 10884i bk3: 32a 10812i bk4: 16a 10889i bk5: 16a 10887i bk6: 0a 10961i bk7: 2a 10944i bk8: 0a 10960i bk9: 0a 10962i bk10: 2a 10939i bk11: 4a 10925i bk12: 0a 10960i bk13: 0a 10961i bk14: 0a 10961i bk15: 0a 10961i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0109469

========= L2 cache stats =========
L2_cache_bank[0]: Access = 58, Miss = 30, Miss_rate = 0.517, Pending_hits = 6, Reservation_fails = 224
L2_cache_bank[1]: Access = 25, Miss = 25, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 44, Miss = 30, Miss_rate = 0.682, Pending_hits = 3, Reservation_fails = 108
L2_cache_bank[3]: Access = 22, Miss = 22, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 22, Miss = 22, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 26, Miss = 26, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 22, Miss = 22, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 27, Miss = 26, Miss_rate = 0.963, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 25, Miss = 24, Miss_rate = 0.960, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 24, Miss = 24, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 23, Miss = 23, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 27, Miss = 27, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 345
L2_total_cache_misses = 301
L2_total_cache_miss_rate = 0.8725
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 332
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 267
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 29
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 224
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=1571
icnt_total_pkts_simt_to_mem=376
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.53623
	minimum = 6
	maximum = 34
Network latency average = 9.10435
	minimum = 6
	maximum = 34
Slowest packet = 14
Flit latency average = 7.61582
	minimum = 6
	maximum = 34
Slowest flit = 14
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00307713
	minimum = 0.00180614 (at node 8)
	maximum = 0.00878989 (at node 1)
Accepted packet rate average = 0.00307713
	minimum = 0.00180614 (at node 8)
	maximum = 0.00878989 (at node 1)
Injected flit rate average = 0.00868286
	minimum = 0.00180614 (at node 8)
	maximum = 0.0303432 (at node 15)
Accepted flit rate average= 0.00868286
	minimum = 0.00276942 (at node 18)
	maximum = 0.0287778 (at node 1)
Injected packet length average = 2.82174
Accepted packet length average = 2.82174
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.53623 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Network latency average = 9.10435 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Flit latency average = 7.61582 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00307713 (1 samples)
	minimum = 0.00180614 (1 samples)
	maximum = 0.00878989 (1 samples)
Accepted packet rate average = 0.00307713 (1 samples)
	minimum = 0.00180614 (1 samples)
	maximum = 0.00878989 (1 samples)
Injected flit rate average = 0.00868286 (1 samples)
	minimum = 0.00180614 (1 samples)
	maximum = 0.0303432 (1 samples)
Accepted flit rate average = 0.00868286 (1 samples)
	minimum = 0.00276942 (1 samples)
	maximum = 0.0287778 (1 samples)
Injected packet size average = 2.82174 (1 samples)
Accepted packet size average = 2.82174 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 150145 (inst/sec)
gpgpu_simulation_rate = 2768 (cycle/sec)
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,8305)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,8305)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,8305)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,8305)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,8305)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,8305)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,8305)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,8305)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,8305)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,8305)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,8305)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,8305)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,8305)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,8305)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,8305)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,8305)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,8305)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,8305)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,8305)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,8305)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,8305)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,8305)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,8305)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,8305)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,8305)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,8305)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,8305)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,8305)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,8305)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,8305)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,8305)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,8305)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,8305)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,8305)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,8305)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,8305)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,8305)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,8305)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,8305)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,8305)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,8305)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,8305)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,8305)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,8305)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,8305)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(28,0,0) tid=(9,0,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(1,0,0) tid=(457,0,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(31,0,0) tid=(361,0,0)
GPGPU-Sim uArch: cycles simulated: 8805  inst.: 636740 (ipc=372.6) sim_rate=159185 (inst/sec) elapsed = 0:0:00:04 / Tue Mar 22 07:00:32 2016
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(35,0,0) tid=(463,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (939,8305), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(940,8305)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (942,8305), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(943,8305)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (946,8305), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(947,8305)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (949,8305), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(950,8305)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (958,8305), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(959,8305)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (959,8305), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(960,8305)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (963,8305), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(964,8305)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (966,8305), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(967,8305)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (969,8305), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(970,8305)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (972,8305), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(973,8305)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (973,8305), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(974,8305)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (977,8305), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(978,8305)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (978,8305), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(979,8305)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (981,8305), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(982,8305)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (983,8305), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(984,8305)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (987,8305), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(988,8305)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (993,8305), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(994,8305)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (994,8305), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(995,8305)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (996,8305), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (996,8305), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (997,8305), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (999,8305), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 9305  inst.: 780048 (ipc=329.6) sim_rate=156009 (inst/sec) elapsed = 0:0:00:05 / Tue Mar 22 07:00:33 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1004,8305), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1004,8305), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1007,8305), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1008,8305), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1010,8305), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1010,8305), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1012,8305), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1019,8305), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1022,8305), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1022,8305), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1023,8305), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1025,8305), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1030,8305), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1030,8305), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1037,8305), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(47,0,0) tid=(308,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1158,8305), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1171,8305), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1176,8305), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1177,8305), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1180,8305), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1181,8305), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1182,8305), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1184,8305), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1383,8305), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1389,8305), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1395,8305), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1400,8305), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1404,8305), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1407,8305), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1408,8305), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1412,8305), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1414,8305), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1424,8305), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1425,8305), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1439,8305), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1466,8305), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1468,8305), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1480,8305), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1482,8305), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1486,8305), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1518,8305), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 7.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 1519
gpu_sim_insn = 450228
gpu_ipc =     296.3976
gpu_tot_sim_cycle = 9824
gpu_tot_sim_insn = 900664
gpu_tot_ipc =      91.6800
gpu_tot_issued_cta = 126
gpu_stall_dramfull = 406
gpu_stall_icnt2sh    = 407
gpu_total_sim_rate=180132

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 18371
	L1I_total_cache_misses = 1922
	L1I_total_cache_miss_rate = 0.1046
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11212
L1D_cache:
	L1D_cache_core[0]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[1]: Access = 272, Miss = 89, Miss_rate = 0.327, Pending_hits = 120, Reservation_fails = 0
	L1D_cache_core[2]: Access = 156, Miss = 45, Miss_rate = 0.288, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[3]: Access = 184, Miss = 50, Miss_rate = 0.272, Pending_hits = 132, Reservation_fails = 0
	L1D_cache_core[4]: Access = 160, Miss = 40, Miss_rate = 0.250, Pending_hits = 120, Reservation_fails = 0
	L1D_cache_core[5]: Access = 172, Miss = 45, Miss_rate = 0.262, Pending_hits = 126, Reservation_fails = 0
	L1D_cache_core[6]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[7]: Access = 152, Miss = 42, Miss_rate = 0.276, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[8]: Access = 96, Miss = 24, Miss_rate = 0.250, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[9]: Access = 144, Miss = 45, Miss_rate = 0.312, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[10]: Access = 132, Miss = 35, Miss_rate = 0.265, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[11]: Access = 112, Miss = 28, Miss_rate = 0.250, Pending_hits = 84, Reservation_fails = 0
	L1D_cache_core[12]: Access = 96, Miss = 24, Miss_rate = 0.250, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[13]: Access = 96, Miss = 24, Miss_rate = 0.250, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[14]: Access = 124, Miss = 33, Miss_rate = 0.266, Pending_hits = 90, Reservation_fails = 0
	L1D_total_cache_accesses = 2168
	L1D_total_cache_misses = 592
	L1D_total_cache_miss_rate = 0.2731
	L1D_total_cache_pending_hits = 1500
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 4094
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1172
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 60
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1500
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 517
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3614
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 75
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 16449
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1922
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11212
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 
gpgpu_n_tot_thrd_icount = 983328
gpgpu_n_tot_w_icount = 30729
gpgpu_n_stall_shd_mem = 3157
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 517
gpgpu_n_mem_write_global = 91
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 64077
gpgpu_n_store_insn = 91
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 128590
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7202	W0_Idle:32289	W0_Scoreboard:31276	W1:601	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:30128
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4136 {8:517,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3640 {40:91,}
traffic_breakdown_coretomem[INST_ACC_R] = 496 {8:62,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 70312 {136:517,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 728 {8:91,}
traffic_breakdown_memtocore[INST_ACC_R] = 8432 {136:62,}
maxmrqlatency = 56 
maxdqlatency = 0 
maxmflatency = 328 
averagemflatency = 254 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 9823 
mrq_lat_table:388 	51 	56 	55 	8 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	108 	515 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	664 	16 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	339 	171 	22 	0 	0 	0 	0 	1 	6 	22 	62 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	11 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       620         0       926       916      1094      1691      2682      5371         0      7477      8274         0         0         0      1832         0 
dram[1]:      1176         0       897       921       976      1596      3854         0         0         0      2981         0         0         0         0         0 
dram[2]:       385         0       904       929      1046      1509         0      3451      7082         0         0         0         0      1135         0         0 
dram[3]:         0         0       904       910      1626      1601         0      3049         0      6552         0      5763         0         0         0         0 
dram[4]:         0         0       913       932      1635      1616         0      2376      3785         0         0         0         0         0         0         0 
dram[5]:         0         0       907       913      1669      1613         0      7544         0         0      7879      3384         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan 14.000000 14.000000 28.000000 31.000000  4.000000  2.000000      -nan  2.000000  2.000000      -nan      -nan      -nan  1.000000      -nan 
dram[1]:  2.000000      -nan 14.000000 14.000000 29.000000 28.000000  4.000000      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan 14.000000 14.000000 29.000000 15.000000      -nan  3.000000  2.000000      -nan      -nan      -nan      -nan  5.000000      -nan      -nan 
dram[3]:      -nan      -nan 14.000000 16.000000 30.000000 26.000000      -nan  2.000000      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan 14.000000 16.000000 31.000000 27.000000      -nan  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan 14.000000 16.000000 30.000000 28.000000      -nan  1.000000      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan 
average row locality = 573/48 = 11.937500
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0        14        14        28        29         3         1         0         1         1         0         0         0         1         0 
dram[1]:         2         0        14        14        28        27         3         0         0         0         2         0         0         0         0         0 
dram[2]:         2         0        14        14        28        28         0         2         1         0         0         0         0         1         0         0 
dram[3]:         0         0        14        16        28        26         0         2         0         1         0         1         0         0         0         0 
dram[4]:         0         0        14        16        29        27         0         1         1         0         0         0         0         0         0         0 
dram[5]:         0         0        14        16        28        27         0         1         0         0         1         2         0         0         0         0 
total reads: 540
min_bank_accesses = 0!
chip skew: 95/88 = 1.08
number of total write accesses:
dram[0]:         0         0         0         0         0         2         1         1         0         1         1         0         0         0         0         0 
dram[1]:         0         0         0         0         1         1         1         0         0         0         2         0         0         0         0         0 
dram[2]:         0         0         0         0         1         2         0         1         1         0         0         0         0         4         0         0 
dram[3]:         0         0         0         0         2         0         0         0         0         1         0         1         0         0         0         0 
dram[4]:         0         0         0         0         2         0         0         0         1         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         2         1         0         0         0         0         1         2         0         0         0         0 
total reads: 33
min_bank_accesses = 0!
chip skew: 9/3 = 3.00
average mf latency per bank:
dram[0]:       1309    none         273       276       269       283       228       126    none         126       126    none      none      none         268    none  
dram[1]:          0    none         276       270       278       278       263    none      none      none         124    none      none      none      none      none  
dram[2]:          0    none         260       275       270       278    none         221       125    none      none      none      none         620    none      none  
dram[3]:     none      none         262       288       276       279    none         486    none         126    none         125    none      none      none      none  
dram[4]:     none      none         261       285       277       275    none         407       125    none      none      none      none      none      none      none  
dram[5]:     none      none         262       276       270       297    none         408    none      none         125       124    none      none      none      none  
maximum mf latency per bank:
dram[0]:        282         0       271       279       283       314       268       252         0       252       252         0         0         0       268         0
dram[1]:          0         0       279       294       303       305       268         0         0         0       252         0         0         0         0         0
dram[2]:          0         0       268       276       291       318         0       267       251         0         0         0         0       268         0         0
dram[3]:          0         0       271       280       295       320         0       268         0       252         0       251         0         0         0         0
dram[4]:          0         0       271       277       278       297         0       267       251         0         0         0         0         0         0         0
dram[5]:          0         0       270       280       296       328         0       268         0         0       251       252         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12966 n_nop=12756 n_act=12 n_pre=2 n_req=101 n_rd=190 n_write=6 bw_util=0.03023
n_activity=1130 dram_eff=0.3469
bk0: 6a 12896i bk1: 0a 12967i bk2: 28a 12886i bk3: 28a 12835i bk4: 56a 12815i bk5: 58a 12678i bk6: 6a 12931i bk7: 2a 12941i bk8: 0a 12965i bk9: 2a 12942i bk10: 2a 12942i bk11: 0a 12963i bk12: 0a 12963i bk13: 0a 12965i bk14: 2a 12952i bk15: 0a 12967i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0138053
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12966 n_nop=12774 n_act=7 n_pre=0 n_req=95 n_rd=180 n_write=5 bw_util=0.02854
n_activity=964 dram_eff=0.3838
bk0: 4a 12946i bk1: 0a 12968i bk2: 28a 12885i bk3: 28a 12862i bk4: 56a 12750i bk5: 54a 12738i bk6: 6a 12929i bk7: 0a 12964i bk8: 0a 12964i bk9: 0a 12964i bk10: 4a 12928i bk11: 0a 12964i bk12: 0a 12964i bk13: 0a 12965i bk14: 0a 12966i bk15: 0a 12967i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0313127
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12966 n_nop=12767 n_act=9 n_pre=1 n_req=99 n_rd=180 n_write=9 bw_util=0.02915
n_activity=1025 dram_eff=0.3688
bk0: 4a 12947i bk1: 0a 12968i bk2: 28a 12894i bk3: 28a 12862i bk4: 56a 12787i bk5: 56a 12729i bk6: 0a 12965i bk7: 4a 12936i bk8: 2a 12942i bk9: 0a 12963i bk10: 0a 12963i bk11: 0a 12963i bk12: 0a 12964i bk13: 2a 12925i bk14: 0a 12964i bk15: 0a 12965i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0245257
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12966 n_nop=12779 n_act=7 n_pre=0 n_req=92 n_rd=176 n_write=4 bw_util=0.02776
n_activity=865 dram_eff=0.4162
bk0: 0a 12966i bk1: 0a 12969i bk2: 28a 12887i bk3: 32a 12811i bk4: 56a 12793i bk5: 52a 12751i bk6: 0a 12966i bk7: 4a 12945i bk8: 0a 12965i bk9: 2a 12942i bk10: 0a 12963i bk11: 2a 12942i bk12: 0a 12963i bk13: 0a 12964i bk14: 0a 12964i bk15: 0a 12966i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0344748
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12966 n_nop=12781 n_act=6 n_pre=0 n_req=91 n_rd=176 n_write=3 bw_util=0.02761
n_activity=861 dram_eff=0.4158
bk0: 0a 12967i bk1: 0a 12969i bk2: 28a 12886i bk3: 32a 12838i bk4: 58a 12789i bk5: 54a 12742i bk6: 0a 12965i bk7: 2a 12950i bk8: 2a 12942i bk9: 0a 12963i bk10: 0a 12963i bk11: 0a 12965i bk12: 0a 12965i bk13: 0a 12965i bk14: 0a 12965i bk15: 0a 12965i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0195126
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12966 n_nop=12775 n_act=7 n_pre=0 n_req=95 n_rd=178 n_write=6 bw_util=0.02838
n_activity=897 dram_eff=0.4103
bk0: 0a 12966i bk1: 0a 12969i bk2: 28a 12888i bk3: 32a 12816i bk4: 56a 12793i bk5: 54a 12707i bk6: 0a 12965i bk7: 2a 12948i bk8: 0a 12964i bk9: 0a 12966i bk10: 2a 12943i bk11: 4a 12929i bk12: 0a 12964i bk13: 0a 12965i bk14: 0a 12965i bk15: 0a 12965i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0476631

========= L2 cache stats =========
L2_cache_bank[0]: Access = 81, Miss = 50, Miss_rate = 0.617, Pending_hits = 6, Reservation_fails = 224
L2_cache_bank[1]: Access = 51, Miss = 45, Miss_rate = 0.882, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 69, Miss = 49, Miss_rate = 0.710, Pending_hits = 3, Reservation_fails = 108
L2_cache_bank[3]: Access = 44, Miss = 41, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 76, Miss = 45, Miss_rate = 0.592, Pending_hits = 6, Reservation_fails = 197
L2_cache_bank[5]: Access = 66, Miss = 45, Miss_rate = 0.682, Pending_hits = 3, Reservation_fails = 104
L2_cache_bank[6]: Access = 48, Miss = 42, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 51, Miss = 46, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 51, Miss = 44, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 48, Miss = 44, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 47, Miss = 43, Miss_rate = 0.915, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 53, Miss = 46, Miss_rate = 0.868, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 685
L2_total_cache_misses = 540
L2_total_cache_miss_rate = 0.7883
L2_total_cache_pending_hits = 18
L2_total_cache_reservation_fails = 633
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 503
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 104
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 421
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=3031
icnt_total_pkts_simt_to_mem=776
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 11.3632
	minimum = 6
	maximum = 49
Network latency average = 10.4162
	minimum = 6
	maximum = 38
Slowest packet = 691
Flit latency average = 9.47312
	minimum = 6
	maximum = 34
Slowest flit = 2537
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0165801
	minimum = 0.00921659 (at node 0)
	maximum = 0.0355497 (at node 19)
Accepted packet rate average = 0.0165801
	minimum = 0.00921659 (at node 0)
	maximum = 0.0355497 (at node 19)
Injected flit rate average = 0.0453515
	minimum = 0.00921659 (at node 0)
	maximum = 0.172482 (at node 19)
Accepted flit rate average= 0.0453515
	minimum = 0.0157999 (at node 18)
	maximum = 0.080316 (at node 2)
Injected packet length average = 2.73529
Accepted packet length average = 2.73529
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.4497 (2 samples)
	minimum = 6 (2 samples)
	maximum = 41.5 (2 samples)
Network latency average = 9.76026 (2 samples)
	minimum = 6 (2 samples)
	maximum = 36 (2 samples)
Flit latency average = 8.54447 (2 samples)
	minimum = 6 (2 samples)
	maximum = 34 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00982862 (2 samples)
	minimum = 0.00551137 (2 samples)
	maximum = 0.0221698 (2 samples)
Accepted packet rate average = 0.00982862 (2 samples)
	minimum = 0.00551137 (2 samples)
	maximum = 0.0221698 (2 samples)
Injected flit rate average = 0.0270172 (2 samples)
	minimum = 0.00551137 (2 samples)
	maximum = 0.101413 (2 samples)
Accepted flit rate average = 0.0270172 (2 samples)
	minimum = 0.00928464 (2 samples)
	maximum = 0.0545469 (2 samples)
Injected packet size average = 2.74883 (2 samples)
Accepted packet size average = 2.74883 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 180132 (inst/sec)
gpgpu_simulation_rate = 1964 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40158e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,9824)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,9824)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,9824)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,9824)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,9824)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,9824)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,9824)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,9824)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,9824)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,9824)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,9824)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,9824)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,9824)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,9824)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,9824)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,9824)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,9824)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,9824)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,9824)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,9824)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,9824)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,9824)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,9824)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,9824)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,9824)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,9824)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,9824)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,9824)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,9824)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,9824)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,9824)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,9824)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,9824)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,9824)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,9824)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,9824)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,9824)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,9824)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,9824)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,9824)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,9824)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,9824)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,9824)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,9824)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,9824)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(41,0,0) tid=(422,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(8,0,0) tid=(6,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(42,0,0) tid=(102,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (396,9824), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (396,9824), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(397,9824)
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(397,9824)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (397,9824), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(398,9824)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (398,9824), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(399,9824)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (404,9824), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(405,9824)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (410,9824), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (410,9824), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(411,9824)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(411,9824)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (414,9824), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(415,9824)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (418,9824), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(419,9824)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (420,9824), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(421,9824)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (424,9824), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(425,9824)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (425,9824), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(426,9824)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (428,9824), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(429,9824)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (432,9824), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (432,9824), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(433,9824)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(433,9824)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (436,9824), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(437,9824)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(55,0,0) tid=(274,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (453,9824), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(454,9824)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (459,9824), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(460,9824)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (460,9824), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (466,9824), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (467,9824), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (470,9824), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (476,9824), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 10324  inst.: 1255620 (ipc=709.9) sim_rate=209270 (inst/sec) elapsed = 0:0:00:06 / Tue Mar 22 07:00:34 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (540,9824), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (543,9824), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (545,9824), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (547,9824), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (548,9824), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (549,9824), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (550,9824), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (552,9824), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (552,9824), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (554,9824), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (557,9824), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (563,9824), 1 CTAs running
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(50,0,0) tid=(410,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (575,9824), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (603,9824), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (613,9824), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (626,9824), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (732,9824), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (733,9824), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (740,9824), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (743,9824), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (750,9824), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (752,9824), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (753,9824), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (783,9824), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (793,9824), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (826,9824), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (832,9824), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (841,9824), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 13324  inst.: 1352307 (ipc=129.0) sim_rate=193186 (inst/sec) elapsed = 0:0:00:07 / Tue Mar 22 07:00:35 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (6935,9824), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (6958,9824), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (7169,9824), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (7207,9824), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (7229,9824), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (7276,9824), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (7335,9824), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (7460,9824), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (7529,9824), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (7695,9824), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (7717,9824), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (7737,9824), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 13.

GPGPU-Sim PTX: cudaLaunch for 0x0x4016ca (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 7738
gpu_sim_insn = 456218
gpu_ipc =      58.9581
gpu_tot_sim_cycle = 17562
gpu_tot_sim_insn = 1356882
gpu_tot_ipc =      77.2624
gpu_tot_issued_cta = 189
gpu_stall_dramfull = 406
gpu_stall_icnt2sh    = 667
gpu_total_sim_rate=193840

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 30847
	L1I_total_cache_misses = 1946
	L1I_total_cache_miss_rate = 0.0631
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11212
L1D_cache:
	L1D_cache_core[0]: Access = 192, Miss = 44, Miss_rate = 0.229, Pending_hits = 132, Reservation_fails = 0
	L1D_cache_core[1]: Access = 458, Miss = 156, Miss_rate = 0.341, Pending_hits = 168, Reservation_fails = 0
	L1D_cache_core[2]: Access = 228, Miss = 63, Miss_rate = 0.276, Pending_hits = 162, Reservation_fails = 0
	L1D_cache_core[3]: Access = 356, Miss = 114, Miss_rate = 0.320, Pending_hits = 180, Reservation_fails = 0
	L1D_cache_core[4]: Access = 339, Miss = 99, Miss_rate = 0.292, Pending_hits = 156, Reservation_fails = 0
	L1D_cache_core[5]: Access = 358, Miss = 112, Miss_rate = 0.313, Pending_hits = 174, Reservation_fails = 0
	L1D_cache_core[6]: Access = 316, Miss = 98, Miss_rate = 0.310, Pending_hits = 156, Reservation_fails = 0
	L1D_cache_core[7]: Access = 216, Miss = 58, Miss_rate = 0.269, Pending_hits = 156, Reservation_fails = 0
	L1D_cache_core[8]: Access = 606, Miss = 230, Miss_rate = 0.380, Pending_hits = 120, Reservation_fails = 0
	L1D_cache_core[9]: Access = 208, Miss = 61, Miss_rate = 0.293, Pending_hits = 144, Reservation_fails = 0
	L1D_cache_core[10]: Access = 318, Miss = 104, Miss_rate = 0.327, Pending_hits = 144, Reservation_fails = 0
	L1D_cache_core[11]: Access = 291, Miss = 94, Miss_rate = 0.323, Pending_hits = 132, Reservation_fails = 0
	L1D_cache_core[12]: Access = 383, Miss = 136, Miss_rate = 0.355, Pending_hits = 120, Reservation_fails = 0
	L1D_cache_core[13]: Access = 291, Miss = 93, Miss_rate = 0.320, Pending_hits = 132, Reservation_fails = 0
	L1D_cache_core[14]: Access = 326, Miss = 104, Miss_rate = 0.319, Pending_hits = 150, Reservation_fails = 0
	L1D_total_cache_accesses = 4886
	L1D_total_cache_misses = 1566
	L1D_total_cache_miss_rate = 0.3205
	L1D_total_cache_pending_hits = 2226
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.008
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 6625
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0725
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1045
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2226
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1031
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6145
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 49
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 535
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 28901
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1946
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11212
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 
gpgpu_n_tot_thrd_icount = 1671904
gpgpu_n_tot_w_icount = 52247
gpgpu_n_stall_shd_mem = 3157
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1031
gpgpu_n_mem_write_global = 584
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 97302
gpgpu_n_store_insn = 584
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 193369
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7767	W0_Idle:104833	W0_Scoreboard:104331	W1:7055	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:45192
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8248 {8:1031,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 23360 {40:584,}
traffic_breakdown_coretomem[INST_ACC_R] = 656 {8:82,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 140216 {136:1031,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4672 {8:584,}
traffic_breakdown_memtocore[INST_ACC_R] = 11152 {136:82,}
maxmrqlatency = 56 
maxdqlatency = 0 
maxmflatency = 328 
averagemflatency = 214 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 17561 
mrq_lat_table:938 	59 	74 	74 	14 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	917 	713 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1682 	25 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	704 	320 	22 	0 	0 	0 	0 	1 	6 	22 	485 	70 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	26 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         4         0         1         0         4         0         0         0         0         0 
dram[2]:         0         0        14         0         0        29         0         3         4         0         1         0         1         0         0         0 
dram[3]:         0         0         0         0         0         0         0         2         0         0         0         0         0         1         0         0 
dram[4]:         0         0        14         0         0         0         0         0         0         2         0         1         0         0         0         0 
dram[5]:         0         0        14         0         0        28         0         0         1         0         2         0         0         0         0         0 
maximum service time to same row:
dram[0]:       620         0       926       916      1094      1691      2682      5371      2026      7477      8274      2485      2844      6129      1832       935 
dram[1]:      1176      1113       897       921       976      1596      3854      2085      1259      1928      2981      3094      2379       916         0       938 
dram[2]:       385      4879       904       929      1046      2375      2424      3451      7082      2428      1240      2332      6322      1135         0      1107 
dram[3]:         0         0       904       910      1626      1601      1612      3049      2147      6552      2779      5763         0      5507         0         0 
dram[4]:      1151      1121       913       932      1635      1616      1544      2376      3785      1936      2356      1415      6213      1091         0         0 
dram[5]:         0         0       907       913      1669      2150      1565      7544      1193      2401      7879      3384      3810      6485         0       976 
average row accesses per activate:
dram[0]:  1.000000      -nan 14.000000 14.000000 32.000000 32.000000 20.000000 15.000000 18.000000 18.000000 22.000000  6.000000  2.000000  2.000000  1.000000  1.000000 
dram[1]:  2.000000  1.000000 14.000000 14.000000 31.000000 31.000000  7.666667 16.000000  9.500000 16.000000  5.666667 10.000000  4.000000  1.000000      -nan  1.000000 
dram[2]:  2.000000  1.000000  7.500000 14.000000 31.000000  8.500000 10.000000  7.333333  3.833333 10.000000  4.500000 10.000000  1.500000  5.000000      -nan  1.000000 
dram[3]:      -nan      -nan 14.000000 16.000000 34.000000 29.000000 15.000000  6.000000 12.000000 12.000000 12.000000 18.000000      -nan  1.500000      -nan      -nan 
dram[4]:  1.000000  1.000000  7.500000 16.000000 33.000000 28.000000 17.000000 22.000000 12.000000  3.000000 12.000000  8.500000  4.000000  1.000000      -nan      -nan 
dram[5]:      -nan      -nan  7.500000 16.000000 33.000000 11.000000 17.000000 19.000000 10.500000 31.000000  5.000000  6.000000  2.000000  2.000000      -nan  1.000000 
average row locality = 1175/117 = 10.042735
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0        14        14        32        30        17        11         9         9        11         3         1         1         1         1 
dram[1]:         2         1        14        14        30        30        19        13        10         8         9         5         2         1         0         1 
dram[2]:         2         1        15        14        30        32         9        16        13         5         5         5         2         1         0         1 
dram[3]:         0         0        14        16        32        29        12        16         6         6         6         9         0         2         0         0 
dram[4]:         1         1        15        16        31        28        14        16         6         7         6         9         2         1         0         0 
dram[5]:         0         0        15        16        31        32        13        15        11        15         8         3         1         1         0         1 
total reads: 930
min_bank_accesses = 0!
chip skew: 162/148 = 1.09
number of total write accesses:
dram[0]:         0         0         0         0         0         2         3         4         9         9        11         3         1         1         0         0 
dram[1]:         0         0         0         0         1         1         4         3         9         8         8         5         2         0         0         0 
dram[2]:         0         0         0         0         1         2         1         6        10         5         4         5         1         4         0         0 
dram[3]:         0         0         0         0         2         0         3         2         6         6         6         9         0         1         0         0 
dram[4]:         0         0         0         0         2         0         3         6         6         5         6         8         2         0         0         0 
dram[5]:         0         0         0         0         2         1         4         4        10        16         7         3         1         1         0         0 
total reads: 245
min_bank_accesses = 0!
chip skew: 49/35 = 1.40
average mf latency per bank:
dram[0]:       1309    none         447       445       405       418       307       225       123       131       149       148       126       125       268       268
dram[1]:          0       268       446       426       364       460       301       226       139       132       166       123       124       268    none         272
dram[2]:          0       268       415       444       379       422       265       226       151       138       156       137       176       620    none         268
dram[3]:     none      none         421       455       382       380       282       304       123       148       123       146    none         176    none      none  
dram[4]:        268       268       410       463       374       430       253       231       135       162       123       132       124       268    none      none  
dram[5]:     none      none         407       443       380       416       212       247       137       134       153       171       195       126    none         267
maximum mf latency per bank:
dram[0]:        282         0       271       279       283       314       268       266       252       252       252       252       252       251       268       268
dram[1]:          0       268       279       294       303       305       279       268       273       252       277       253       251       268         0       272
dram[2]:          0       268       277       276       291       318       268       280       278       263       268       251       268       268         0       268
dram[3]:          0         0       271       280       295       320       268       277       252       254       252       251         0       268         0         0
dram[4]:        268       268       277       277       278       297       269       267       251       279       252       268       251       268         0         0
dram[5]:          0         0       277       280       296       328       268       273       267       279       277       252       251       252         0       267

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23179 n_nop=22803 n_act=17 n_pre=2 n_req=200 n_rd=314 n_write=43 bw_util=0.0308
n_activity=2492 dram_eff=0.2865
bk0: 6a 23106i bk1: 0a 23177i bk2: 28a 23098i bk3: 28a 23048i bk4: 64a 23012i bk5: 60a 22889i bk6: 34a 23069i bk7: 22a 23074i bk8: 18a 23036i bk9: 18a 23041i bk10: 22a 22991i bk11: 6a 23123i bk12: 2a 23154i bk13: 2a 23154i bk14: 2a 23162i bk15: 2a 23160i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0089305
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents
MSHR: tag=0x8024b980, atomic=0 1 entries : 0x7f7c1aacc230 :  mf: uid= 56972, sid13:w01, part=1, addr=0x8024b980, load , size=32, unknown  status = IN_PARTITION_DRAM (17559), 

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23179 n_nop=22795 n_act=20 n_pre=5 n_req=200 n_rd=318 n_write=41 bw_util=0.03098
n_activity=2592 dram_eff=0.277
bk0: 4a 23155i bk1: 2a 23163i bk2: 28a 23095i bk3: 28a 23077i bk4: 60a 22957i bk5: 60a 22942i bk6: 38a 22997i bk7: 26a 23078i bk8: 20a 23005i bk9: 16a 23049i bk10: 18a 23001i bk11: 10a 23094i bk12: 4a 23137i bk13: 2a 23158i bk14: 0a 23175i bk15: 2a 23160i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0207515
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23179 n_nop=22797 n_act=28 n_pre=13 n_req=190 n_rd=302 n_write=39 bw_util=0.02942
n_activity=2605 dram_eff=0.2618
bk0: 4a 23162i bk1: 2a 23167i bk2: 30a 23080i bk3: 28a 23076i bk4: 60a 22995i bk5: 64a 22872i bk6: 18a 23119i bk7: 32a 22991i bk8: 26a 22884i bk9: 10a 23058i bk10: 10a 23078i bk11: 10a 23090i bk12: 4a 23125i bk13: 2a 23135i bk14: 0a 23177i bk15: 2a 23163i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.019371
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23179 n_nop=22831 n_act=14 n_pre=3 n_req=183 n_rd=296 n_write=35 bw_util=0.02856
n_activity=2262 dram_eff=0.2927
bk0: 0a 23177i bk1: 0a 23180i bk2: 28a 23101i bk3: 32a 23025i bk4: 64a 22992i bk5: 58a 22955i bk6: 24a 23068i bk7: 32a 23031i bk8: 12a 23082i bk9: 12a 23068i bk10: 12a 23079i bk11: 18a 23038i bk12: 0a 23175i bk13: 4a 23126i bk14: 0a 23174i bk15: 0a 23177i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0227361
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23179 n_nop=22811 n_act=19 n_pre=5 n_req=191 n_rd=306 n_write=38 bw_util=0.02968
n_activity=2489 dram_eff=0.2764
bk0: 2a 23161i bk1: 2a 23163i bk2: 30a 23071i bk3: 32a 23052i bk4: 62a 22997i bk5: 56a 22955i bk6: 28a 23078i bk7: 32a 23026i bk8: 12a 23088i bk9: 14a 23023i bk10: 12a 23080i bk11: 18a 23001i bk12: 4a 23135i bk13: 2a 23156i bk14: 0a 23171i bk15: 0a 23175i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0140645
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23179 n_nop=22781 n_act=19 n_pre=6 n_req=211 n_rd=324 n_write=49 bw_util=0.03218
n_activity=2727 dram_eff=0.2736
bk0: 0a 23177i bk1: 0a 23181i bk2: 30a 23071i bk3: 32a 23027i bk4: 62a 22994i bk5: 64a 22852i bk6: 26a 23062i bk7: 30a 23057i bk8: 22a 22999i bk9: 30a 22868i bk10: 16a 23020i bk11: 6a 23127i bk12: 2a 23154i bk13: 2a 23155i bk14: 0a 23177i bk15: 2a 23161i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0372751

========= L2 cache stats =========
L2_cache_bank[0]: Access = 190, Miss = 88, Miss_rate = 0.463, Pending_hits = 7, Reservation_fails = 224
L2_cache_bank[1]: Access = 127, Miss = 69, Miss_rate = 0.543, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 167, Miss = 86, Miss_rate = 0.515, Pending_hits = 3, Reservation_fails = 108
L2_cache_bank[3]: Access = 133, Miss = 73, Miss_rate = 0.549, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 149, Miss = 76, Miss_rate = 0.510, Pending_hits = 7, Reservation_fails = 197
L2_cache_bank[5]: Access = 153, Miss = 75, Miss_rate = 0.490, Pending_hits = 3, Reservation_fails = 104
L2_cache_bank[6]: Access = 124, Miss = 70, Miss_rate = 0.565, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 132, Miss = 78, Miss_rate = 0.591, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 125, Miss = 75, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 138, Miss = 78, Miss_rate = 0.565, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 129, Miss = 79, Miss_rate = 0.612, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 145, Miss = 83, Miss_rate = 0.572, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 1712
L2_total_cache_misses = 930
L2_total_cache_miss_rate = 0.5432
L2_total_cache_pending_hits = 21
L2_total_cache_reservation_fails = 633
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 347
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 682
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 339
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 241
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 104
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 64
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 421
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=6194
icnt_total_pkts_simt_to_mem=2296
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.18841
	minimum = 6
	maximum = 27
Network latency average = 7.88023
	minimum = 6
	maximum = 22
Slowest packet = 1387
Flit latency average = 6.86568
	minimum = 6
	maximum = 18
Slowest flit = 5101
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00983123
	minimum = 0.00155079 (at node 0)
	maximum = 0.027785 (at node 8)
Accepted packet rate average = 0.00983123
	minimum = 0.00155079 (at node 0)
	maximum = 0.027785 (at node 8)
Injected flit rate average = 0.0224146
	minimum = 0.00155079 (at node 0)
	maximum = 0.0466529 (at node 15)
Accepted flit rate average= 0.0224146
	minimum = 0.00775394 (at node 0)
	maximum = 0.0727578 (at node 8)
Injected packet length average = 2.27994
Accepted packet length average = 2.27994
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.69596 (3 samples)
	minimum = 6 (3 samples)
	maximum = 36.6667 (3 samples)
Network latency average = 9.13359 (3 samples)
	minimum = 6 (3 samples)
	maximum = 31.3333 (3 samples)
Flit latency average = 7.98487 (3 samples)
	minimum = 6 (3 samples)
	maximum = 28.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.00982949 (3 samples)
	minimum = 0.00419117 (3 samples)
	maximum = 0.0240415 (3 samples)
Accepted packet rate average = 0.00982949 (3 samples)
	minimum = 0.00419117 (3 samples)
	maximum = 0.0240415 (3 samples)
Injected flit rate average = 0.025483 (3 samples)
	minimum = 0.00419117 (3 samples)
	maximum = 0.0831593 (3 samples)
Accepted flit rate average = 0.025483 (3 samples)
	minimum = 0.00877441 (3 samples)
	maximum = 0.0606172 (3 samples)
Injected packet size average = 2.5925 (3 samples)
Accepted packet size average = 2.5925 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 193840 (inst/sec)
gpgpu_simulation_rate = 2508 (cycle/sec)
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,17562)
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,17562)
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,17562)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,17562)
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,17562)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,17562)
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,17562)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,17562)
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,17562)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,17562)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,17562)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,17562)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,17562)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,17562)
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,17562)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,17562)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,17562)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,17562)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,17562)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,17562)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,17562)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,17562)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,17562)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,17562)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,17562)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,17562)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,17562)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,17562)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,17562)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,17562)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,17562)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,17562)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,17562)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,17562)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,17562)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,17562)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,17562)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,17562)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,17562)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,17562)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,17562)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,17562)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,17562)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,17562)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,17562)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(9,0,0) tid=(368,0,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(28,0,0) tid=(208,0,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(41,0,0) tid=(432,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (414,17562), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(415,17562)
GPGPU-Sim uArch: cycles simulated: 18062  inst.: 1674761 (ipc=635.8) sim_rate=209345 (inst/sec) elapsed = 0:0:00:08 / Tue Mar 22 07:00:36 2016
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(25,0,0) tid=(453,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (559,17562), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(560,17562)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (632,17562), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(633,17562)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (647,17562), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(648,17562)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (710,17562), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(711,17562)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (740,17562), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(741,17562)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (752,17562), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(753,17562)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (767,17562), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(768,17562)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (808,17562), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (808,17562), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (808,17562), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(809,17562)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(809,17562)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(809,17562)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (838,17562), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(839,17562)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (844,17562), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(845,17562)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (858,17562), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(859,17562)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (865,17562), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(866,17562)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (882,17562), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(883,17562)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (909,17562), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(910,17562)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (915,17562), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(916,17562)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (924,17562), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (936,17562), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (939,17562), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (952,17562), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (963,17562), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (965,17562), 2 CTAs running
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(59,0,0) tid=(471,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (966,17562), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (970,17562), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (971,17562), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (977,17562), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (987,17562), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 18562  inst.: 1777369 (ipc=420.5) sim_rate=197485 (inst/sec) elapsed = 0:0:00:09 / Tue Mar 22 07:00:37 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1011,17562), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1017,17562), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1026,17562), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1041,17562), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1069,17562), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1073,17562), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1074,17562), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1077,17562), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1077,17562), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1097,17562), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1101,17562), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1106,17562), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1108,17562), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1123,17562), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1126,17562), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1132,17562), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1153,17562), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1181,17562), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1183,17562), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1193,17562), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1199,17562), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1223,17562), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1274,17562), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1278,17562), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1291,17562), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1306,17562), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1333,17562), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1336,17562), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1345,17562), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1357,17562), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1360,17562), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1385,17562), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1390,17562), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1452,17562), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 7.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 1453
gpu_sim_insn = 452904
gpu_ipc =     311.7027
gpu_tot_sim_cycle = 19015
gpu_tot_sim_insn = 1809786
gpu_tot_ipc =      95.1768
gpu_tot_issued_cta = 252
gpu_stall_dramfull = 406
gpu_stall_icnt2sh    = 979
gpu_total_sim_rate=201087

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 40967
	L1I_total_cache_misses = 1946
	L1I_total_cache_miss_rate = 0.0475
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11212
L1D_cache:
	L1D_cache_core[0]: Access = 284, Miss = 91, Miss_rate = 0.320, Pending_hits = 168, Reservation_fails = 283
	L1D_cache_core[1]: Access = 602, Miss = 226, Miss_rate = 0.375, Pending_hits = 228, Reservation_fails = 113
	L1D_cache_core[2]: Access = 356, Miss = 132, Miss_rate = 0.371, Pending_hits = 210, Reservation_fails = 229
	L1D_cache_core[3]: Access = 476, Miss = 186, Miss_rate = 0.391, Pending_hits = 216, Reservation_fails = 495
	L1D_cache_core[4]: Access = 455, Miss = 162, Miss_rate = 0.356, Pending_hits = 198, Reservation_fails = 228
	L1D_cache_core[5]: Access = 458, Miss = 166, Miss_rate = 0.362, Pending_hits = 210, Reservation_fails = 286
	L1D_cache_core[6]: Access = 404, Miss = 141, Miss_rate = 0.349, Pending_hits = 192, Reservation_fails = 58
	L1D_cache_core[7]: Access = 396, Miss = 149, Miss_rate = 0.376, Pending_hits = 228, Reservation_fails = 0
	L1D_cache_core[8]: Access = 726, Miss = 290, Miss_rate = 0.399, Pending_hits = 168, Reservation_fails = 222
	L1D_cache_core[9]: Access = 340, Miss = 125, Miss_rate = 0.368, Pending_hits = 204, Reservation_fails = 53
	L1D_cache_core[10]: Access = 466, Miss = 175, Miss_rate = 0.376, Pending_hits = 204, Reservation_fails = 187
	L1D_cache_core[11]: Access = 391, Miss = 149, Miss_rate = 0.381, Pending_hits = 168, Reservation_fails = 274
	L1D_cache_core[12]: Access = 503, Miss = 187, Miss_rate = 0.372, Pending_hits = 180, Reservation_fails = 2
	L1D_cache_core[13]: Access = 443, Miss = 169, Miss_rate = 0.381, Pending_hits = 192, Reservation_fails = 162
	L1D_cache_core[14]: Access = 450, Miss = 161, Miss_rate = 0.358, Pending_hits = 210, Reservation_fails = 98
	L1D_total_cache_accesses = 6750
	L1D_total_cache_misses = 2509
	L1D_total_cache_miss_rate = 0.3717
	L1D_total_cache_pending_hits = 2976
	L1D_total_cache_reservation_fails = 2690
	L1D_cache_data_port_util = 0.008
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 9281
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0517
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1045
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2976
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1281
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 85
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 8801
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 220
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1228
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2605
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 39021
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1946
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11212
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
90, 90, 103, 103, 90, 90, 90, 90, 90, 90, 103, 90, 90, 90, 90, 103, 75, 75, 88, 88, 75, 75, 75, 88, 75, 75, 75, 88, 75, 88, 75, 75, 60, 73, 60, 60, 60, 60, 60, 60, 60, 60, 60, 73, 60, 60, 60, 60, 
gpgpu_n_tot_thrd_icount = 2243808
gpgpu_n_tot_w_icount = 70119
gpgpu_n_stall_shd_mem = 5847
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1281
gpgpu_n_mem_write_global = 1448
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 129302
gpgpu_n_store_insn = 1536
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 258339
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2690
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:10648	W0_Idle:114217	W0_Scoreboard:112006	W1:9590	W2:260	W3:13	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:60256
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10248 {8:1281,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 57920 {40:1448,}
traffic_breakdown_coretomem[INST_ACC_R] = 656 {8:82,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 174216 {136:1281,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 11584 {8:1448,}
traffic_breakdown_memtocore[INST_ACC_R] = 11152 {136:82,}
maxmrqlatency = 56 
maxdqlatency = 0 
maxmflatency = 535 
averagemflatency = 218 
max_icnt2mem_latency = 405 
max_icnt2sh_latency = 19014 
mrq_lat_table:938 	59 	74 	74 	14 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1654 	1084 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2107 	146 	66 	141 	314 	52 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	807 	458 	31 	0 	0 	0 	0 	1 	6 	22 	485 	934 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	29 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         4         0         1         0         4         0         0         0         0         0 
dram[2]:         0         0        14         0         0        29         0         3         4         0         1         0         1         0         0         0 
dram[3]:         0         0         0         0         0         0         0         2         0         0         0         0         0         1         0         0 
dram[4]:         0         0        14         0         0         0         0         0         0         2         0         1         0         0         0         0 
dram[5]:         0         0        14         0         0        28         0         0         1         0         2         0         0         0         0         0 
maximum service time to same row:
dram[0]:       620         0       926       916      1094      1691      2682      5371      2026      7477      8274      2485      2844      6129      1832       935 
dram[1]:      1176      1113       897       921       976      1596      3854      2085      1259      1928      2981      3094      2379       916         0       938 
dram[2]:       385      4879       904       929      1046      2375      2424      3451      7082      2428      1240      2332      6322      1135         0      1107 
dram[3]:         0         0       904       910      1626      1601      1612      3049      2147      6552      2779      5763         0      5507         0         0 
dram[4]:      1151      1121       913       932      1635      1616      1544      2376      3785      1936      2356      1415      6213      1091         0         0 
dram[5]:         0         0       907       913      1669      2150      1565      7544      1193      2401      7879      3384      3810      6485         0       976 
average row accesses per activate:
dram[0]:  1.000000      -nan 14.000000 14.000000 32.000000 32.000000 20.000000 15.000000 18.000000 18.000000 22.000000  6.000000  2.000000  2.000000  1.000000  1.000000 
dram[1]:  2.000000  1.000000 14.000000 14.000000 31.000000 31.000000  7.666667 16.000000  9.500000 16.000000  5.666667 10.000000  4.000000  1.000000      -nan  1.000000 
dram[2]:  2.000000  1.000000  7.500000 14.000000 31.000000  8.500000 10.000000  7.333333  3.833333 10.000000  4.500000 10.000000  1.500000  5.000000      -nan  1.000000 
dram[3]:      -nan      -nan 14.000000 16.000000 34.000000 29.000000 15.000000  6.000000 12.000000 12.000000 12.000000 18.000000      -nan  1.500000      -nan      -nan 
dram[4]:  1.000000  1.000000  7.500000 16.000000 33.000000 28.000000 17.000000 22.000000 12.000000  3.000000 12.000000  8.500000  4.000000  1.000000      -nan      -nan 
dram[5]:      -nan      -nan  7.500000 16.000000 33.000000 11.000000 17.000000 19.000000 10.500000 31.000000  5.000000  6.000000  2.000000  2.000000      -nan  1.000000 
average row locality = 1175/117 = 10.042735
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0        14        14        32        30        17        11         9         9        11         3         1         1         1         1 
dram[1]:         2         1        14        14        30        30        19        13        10         8         9         5         2         1         0         1 
dram[2]:         2         1        15        14        30        32         9        16        13         5         5         5         2         1         0         1 
dram[3]:         0         0        14        16        32        29        12        16         6         6         6         9         0         2         0         0 
dram[4]:         1         1        15        16        31        28        14        16         6         7         6         9         2         1         0         0 
dram[5]:         0         0        15        16        31        32        13        15        11        15         8         3         1         1         0         1 
total reads: 930
min_bank_accesses = 0!
chip skew: 162/148 = 1.09
number of total write accesses:
dram[0]:         0         0         0         0         0         2         3         4         9         9        11         3         1         1         0         0 
dram[1]:         0         0         0         0         1         1         4         3         9         8         8         5         2         0         0         0 
dram[2]:         0         0         0         0         1         2         1         6        10         5         4         5         1         4         0         0 
dram[3]:         0         0         0         0         2         0         3         2         6         6         6         9         0         1         0         0 
dram[4]:         0         0         0         0         2         0         3         6         6         5         6         8         2         0         0         0 
dram[5]:         0         0         0         0         2         1         4         4        10        16         7         3         1         1         0         0 
total reads: 245
min_bank_accesses = 0!
chip skew: 49/35 = 1.40
average mf latency per bank:
dram[0]:       1309    none         646       649       737       701       584       366       123       131       149       148       126       125       268       268
dram[1]:          0       268       666       611       590       881       520       364       139       132       166       123       124       268    none         272
dram[2]:          0       268       780       555       676       811       601       340       151       138       156       137       176     11627    none         268
dram[3]:     none      none         643       602       693       689       425       467       123       148       123       146    none         176    none      none  
dram[4]:        268       268       669       636       631       720       455       396       135       162       123       132       124       268    none      none  
dram[5]:     none      none         552       597       644       725       405       413       137       134       153       171       195       126    none         267
maximum mf latency per bank:
dram[0]:        282         0       368       320       392       356       364       398       252       252       252       252       252       251       268       268
dram[1]:          0       268       371       314       357       386       518       378       273       252       277       253       251       268         0       272
dram[2]:          0       268       377       374       401       535       510       399       278       263       268       251       268       527         0       268
dram[3]:          0         0       362       322       458       496       343       318       252       254       252       251         0       268         0         0
dram[4]:        268       268       524       339       395       329       311       329       251       279       252       268       251       268         0         0
dram[5]:          0         0       320       315       356       356       374       356       267       279       277       252       251       252         0       267

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25096 n_nop=24720 n_act=17 n_pre=2 n_req=200 n_rd=314 n_write=43 bw_util=0.02845
n_activity=2492 dram_eff=0.2865
bk0: 6a 25023i bk1: 0a 25094i bk2: 28a 25015i bk3: 28a 24965i bk4: 64a 24929i bk5: 60a 24806i bk6: 34a 24986i bk7: 22a 24991i bk8: 18a 24953i bk9: 18a 24958i bk10: 22a 24908i bk11: 6a 25040i bk12: 2a 25071i bk13: 2a 25071i bk14: 2a 25079i bk15: 2a 25077i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00824833
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25096 n_nop=24712 n_act=20 n_pre=5 n_req=200 n_rd=318 n_write=41 bw_util=0.02861
n_activity=2600 dram_eff=0.2762
bk0: 4a 25072i bk1: 2a 25080i bk2: 28a 25012i bk3: 28a 24994i bk4: 60a 24874i bk5: 60a 24859i bk6: 38a 24914i bk7: 26a 24995i bk8: 20a 24922i bk9: 16a 24966i bk10: 18a 24918i bk11: 10a 25011i bk12: 4a 25054i bk13: 2a 25075i bk14: 0a 25092i bk15: 2a 25077i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0191664
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25096 n_nop=24714 n_act=28 n_pre=13 n_req=190 n_rd=302 n_write=39 bw_util=0.02718
n_activity=2605 dram_eff=0.2618
bk0: 4a 25079i bk1: 2a 25084i bk2: 30a 24997i bk3: 28a 24993i bk4: 60a 24912i bk5: 64a 24789i bk6: 18a 25036i bk7: 32a 24908i bk8: 26a 24801i bk9: 10a 24975i bk10: 10a 24995i bk11: 10a 25007i bk12: 4a 25042i bk13: 2a 25052i bk14: 0a 25094i bk15: 2a 25080i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0178913
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25096 n_nop=24748 n_act=14 n_pre=3 n_req=183 n_rd=296 n_write=35 bw_util=0.02638
n_activity=2262 dram_eff=0.2927
bk0: 0a 25094i bk1: 0a 25097i bk2: 28a 25018i bk3: 32a 24942i bk4: 64a 24909i bk5: 58a 24872i bk6: 24a 24985i bk7: 32a 24948i bk8: 12a 24999i bk9: 12a 24985i bk10: 12a 24996i bk11: 18a 24955i bk12: 0a 25092i bk13: 4a 25043i bk14: 0a 25091i bk15: 0a 25094i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0209994
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25096 n_nop=24728 n_act=19 n_pre=5 n_req=191 n_rd=306 n_write=38 bw_util=0.02741
n_activity=2489 dram_eff=0.2764
bk0: 2a 25078i bk1: 2a 25080i bk2: 30a 24988i bk3: 32a 24969i bk4: 62a 24914i bk5: 56a 24872i bk6: 28a 24995i bk7: 32a 24943i bk8: 12a 25005i bk9: 14a 24940i bk10: 12a 24997i bk11: 18a 24918i bk12: 4a 25052i bk13: 2a 25073i bk14: 0a 25088i bk15: 0a 25092i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0129901
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25096 n_nop=24698 n_act=19 n_pre=6 n_req=211 n_rd=324 n_write=49 bw_util=0.02973
n_activity=2727 dram_eff=0.2736
bk0: 0a 25094i bk1: 0a 25098i bk2: 30a 24988i bk3: 32a 24944i bk4: 62a 24911i bk5: 64a 24769i bk6: 26a 24979i bk7: 30a 24974i bk8: 22a 24916i bk9: 30a 24785i bk10: 16a 24937i bk11: 6a 25044i bk12: 2a 25071i bk13: 2a 25072i bk14: 0a 25094i bk15: 2a 25078i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0344278

========= L2 cache stats =========
L2_cache_bank[0]: Access = 272, Miss = 88, Miss_rate = 0.324, Pending_hits = 7, Reservation_fails = 224
L2_cache_bank[1]: Access = 199, Miss = 69, Miss_rate = 0.347, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 242, Miss = 86, Miss_rate = 0.355, Pending_hits = 3, Reservation_fails = 108
L2_cache_bank[3]: Access = 214, Miss = 73, Miss_rate = 0.341, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 229, Miss = 76, Miss_rate = 0.332, Pending_hits = 7, Reservation_fails = 197
L2_cache_bank[5]: Access = 438, Miss = 75, Miss_rate = 0.171, Pending_hits = 3, Reservation_fails = 104
L2_cache_bank[6]: Access = 203, Miss = 70, Miss_rate = 0.345, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 199, Miss = 78, Miss_rate = 0.392, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 197, Miss = 75, Miss_rate = 0.381, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 208, Miss = 78, Miss_rate = 0.375, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 202, Miss = 79, Miss_rate = 0.391, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 223, Miss = 83, Miss_rate = 0.372, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 2826
L2_total_cache_misses = 930
L2_total_cache_miss_rate = 0.3291
L2_total_cache_pending_hits = 21
L2_total_cache_reservation_fails = 633
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 597
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 682
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 241
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 104
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 64
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 421
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.016

icnt_total_pkts_mem_to_simt=8308
icnt_total_pkts_simt_to_mem=4274
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 30.8851
	minimum = 6
	maximum = 290
Network latency average = 19.5817
	minimum = 6
	maximum = 177
Slowest packet = 3828
Flit latency average = 20.1391
	minimum = 6
	maximum = 176
Slowest flit = 10274
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0567918
	minimum = 0.035788 (at node 6)
	maximum = 0.196146 (at node 20)
Accepted packet rate average = 0.0567918
	minimum = 0.035788 (at node 6)
	maximum = 0.196146 (at node 20)
Injected flit rate average = 0.104305
	minimum = 0.0633173 (at node 6)
	maximum = 0.251204 (at node 20)
Accepted flit rate average= 0.104305
	minimum = 0.0688231 (at node 6)
	maximum = 0.378527 (at node 20)
Injected packet length average = 1.83662
Accepted packet length average = 1.83662
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.9932 (4 samples)
	minimum = 6 (4 samples)
	maximum = 100 (4 samples)
Network latency average = 11.7456 (4 samples)
	minimum = 6 (4 samples)
	maximum = 67.75 (4 samples)
Flit latency average = 11.0234 (4 samples)
	minimum = 6 (4 samples)
	maximum = 65.5 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0215701 (4 samples)
	minimum = 0.0120904 (4 samples)
	maximum = 0.0670676 (4 samples)
Accepted packet rate average = 0.0215701 (4 samples)
	minimum = 0.0120904 (4 samples)
	maximum = 0.0670676 (4 samples)
Injected flit rate average = 0.0451886 (4 samples)
	minimum = 0.0189727 (4 samples)
	maximum = 0.125171 (4 samples)
Accepted flit rate average = 0.0451886 (4 samples)
	minimum = 0.0237866 (4 samples)
	maximum = 0.140095 (4 samples)
Injected packet size average = 2.09497 (4 samples)
Accepted packet size average = 2.09497 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 9 sec (9 sec)
gpgpu_simulation_rate = 201087 (inst/sec)
gpgpu_simulation_rate = 2112 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40158e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,19015)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,19015)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,19015)
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,19015)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,19015)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,19015)
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,19015)
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,19015)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,19015)
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,19015)
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,19015)
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,19015)
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,19015)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,19015)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,19015)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,19015)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,19015)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,19015)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,19015)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,19015)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,19015)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,19015)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,19015)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,19015)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,19015)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,19015)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,19015)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,19015)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,19015)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,19015)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,19015)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,19015)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,19015)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,19015)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,19015)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,19015)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,19015)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,19015)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,19015)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,19015)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,19015)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,19015)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,19015)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,19015)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,19015)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(23,0,0) tid=(58,0,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(21,0,0) tid=(378,0,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(40,0,0) tid=(474,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (400,19015), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(401,19015)
GPGPU-Sim uArch: cycles simulated: 19515  inst.: 2125892 (ipc=632.2) sim_rate=212589 (inst/sec) elapsed = 0:0:00:10 / Tue Mar 22 07:00:38 2016
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(23,0,0) tid=(124,0,0)
GPGPU-Sim uArch: cycles simulated: 21515  inst.: 2152019 (ipc=136.9) sim_rate=195638 (inst/sec) elapsed = 0:0:00:11 / Tue Mar 22 07:00:39 2016
GPGPU-Sim uArch: cycles simulated: 23515  inst.: 2181967 (ipc=82.7) sim_rate=181830 (inst/sec) elapsed = 0:0:00:12 / Tue Mar 22 07:00:40 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (5562,19015), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(5563,19015)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (5837,19015), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(5838,19015)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (5971,19015), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(5972,19015)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (5980,19015), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(5981,19015)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (6044,19015), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(6045,19015)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (6061,19015), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(6062,19015)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (6111,19015), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(6112,19015)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (6122,19015), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(6123,19015)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(53,0,0) tid=(137,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (6153,19015), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(6154,19015)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (6291,19015), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(6292,19015)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (6307,19015), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(6308,19015)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (6371,19015), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(6372,19015)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (6396,19015), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(6397,19015)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (6457,19015), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(6458,19015)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (6483,19015), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(6484,19015)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (6487,19015), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(6488,19015)
GPGPU-Sim uArch: cycles simulated: 25515  inst.: 2296754 (ipc=74.9) sim_rate=176673 (inst/sec) elapsed = 0:0:00:13 / Tue Mar 22 07:00:41 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (6503,19015), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(6504,19015)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (6515,19015), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (6523,19015), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (6559,19015), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6571,19015), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (6623,19015), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (6688,19015), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (6733,19015), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (6813,19015), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (6826,19015), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (6841,19015), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (6868,19015), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (6920,19015), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (6929,19015), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (6937,19015), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (6947,19015), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (6984,19015), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (7016,19015), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (7020,19015), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (7204,19015), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (7235,19015), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (7364,19015), 2 CTAs running
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(15,0,0) tid=(153,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (7596,19015), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (7667,19015), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (7678,19015), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (7724,19015), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (7726,19015), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8074,19015), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (8101,19015), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (8356,19015), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 27515  inst.: 2341415 (ipc=62.5) sim_rate=167243 (inst/sec) elapsed = 0:0:00:14 / Tue Mar 22 07:00:42 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (8542,19015), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (10617,19015), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (10668,19015), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (10863,19015), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (11176,19015), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (11290,19015), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (11389,19015), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (11481,19015), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (11558,19015), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (11694,19015), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (11722,19015), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (11848,19015), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (12255,19015), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (12313,19015), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (12402,19015), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (12748,19015), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 4.

GPGPU-Sim PTX: cudaLaunch for 0x0x4016ca (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 12749
gpu_sim_insn = 547599
gpu_ipc =      42.9523
gpu_tot_sim_cycle = 31764
gpu_tot_sim_insn = 2357385
gpu_tot_ipc =      74.2156
gpu_tot_issued_cta = 315
gpu_stall_dramfull = 406
gpu_stall_icnt2sh    = 3103
gpu_total_sim_rate=168384

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 99512
	L1I_total_cache_misses = 2029
	L1I_total_cache_miss_rate = 0.0204
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11212
L1D_cache:
	L1D_cache_core[0]: Access = 1688, Miss = 670, Miss_rate = 0.397, Pending_hits = 224, Reservation_fails = 283
	L1D_cache_core[1]: Access = 2446, Miss = 981, Miss_rate = 0.401, Pending_hits = 279, Reservation_fails = 113
	L1D_cache_core[2]: Access = 1768, Miss = 722, Miss_rate = 0.408, Pending_hits = 254, Reservation_fails = 229
	L1D_cache_core[3]: Access = 2649, Miss = 1122, Miss_rate = 0.424, Pending_hits = 269, Reservation_fails = 495
	L1D_cache_core[4]: Access = 3059, Miss = 1274, Miss_rate = 0.416, Pending_hits = 264, Reservation_fails = 228
	L1D_cache_core[5]: Access = 2674, Miss = 1164, Miss_rate = 0.435, Pending_hits = 281, Reservation_fails = 381
	L1D_cache_core[6]: Access = 1968, Miss = 823, Miss_rate = 0.418, Pending_hits = 254, Reservation_fails = 58
	L1D_cache_core[7]: Access = 2179, Miss = 955, Miss_rate = 0.438, Pending_hits = 280, Reservation_fails = 151
	L1D_cache_core[8]: Access = 2582, Miss = 1047, Miss_rate = 0.405, Pending_hits = 250, Reservation_fails = 222
	L1D_cache_core[9]: Access = 1809, Miss = 753, Miss_rate = 0.416, Pending_hits = 267, Reservation_fails = 53
	L1D_cache_core[10]: Access = 2606, Miss = 1061, Miss_rate = 0.407, Pending_hits = 265, Reservation_fails = 187
	L1D_cache_core[11]: Access = 1885, Miss = 775, Miss_rate = 0.411, Pending_hits = 228, Reservation_fails = 274
	L1D_cache_core[12]: Access = 2230, Miss = 976, Miss_rate = 0.438, Pending_hits = 238, Reservation_fails = 42
	L1D_cache_core[13]: Access = 2499, Miss = 1064, Miss_rate = 0.426, Pending_hits = 250, Reservation_fails = 170
	L1D_cache_core[14]: Access = 2151, Miss = 834, Miss_rate = 0.388, Pending_hits = 285, Reservation_fails = 98
	L1D_total_cache_accesses = 34193
	L1D_total_cache_misses = 14221
	L1D_total_cache_miss_rate = 0.4159
	L1D_total_cache_pending_hits = 3888
	L1D_total_cache_reservation_fails = 2984
	L1D_cache_data_port_util = 0.052
	L1D_cache_fill_port_util = 0.018
L1C_cache:
	L1C_total_cache_accesses = 18795
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0255
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15587
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3886
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5532
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 250
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 18315
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 497
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8689
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2734
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 97483
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2029
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11212
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
496, 105, 118, 118, 563, 105, 105, 105, 511, 105, 118, 105, 105, 105, 105, 524, 105, 105, 118, 118, 105, 105, 105, 576, 105, 105, 105, 118, 511, 118, 917, 105, 75, 88, 75, 75, 481, 75, 75, 75, 75, 481, 507, 88, 75, 75, 533, 75, 
gpgpu_n_tot_thrd_icount = 5699584
gpgpu_n_tot_w_icount = 178112
gpgpu_n_stall_shd_mem = 7875
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5532
gpgpu_n_mem_write_global = 9188
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 180662
gpgpu_n_store_insn = 9298
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 330833
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4718
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:15249	W0_Idle:139876	W0_Scoreboard:289225	W1:93823	W2:8554	W3:415	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:75320
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 44256 {8:5532,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 367520 {40:9188,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 752352 {136:5532,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 73504 {8:9188,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 59 
maxdqlatency = 0 
maxmflatency = 535 
averagemflatency = 172 
max_icnt2mem_latency = 405 
max_icnt2sh_latency = 31763 
mrq_lat_table:2590 	116 	174 	283 	172 	67 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	12516 	2213 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	13108 	1125 	85 	141 	314 	52 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3257 	2062 	220 	8 	0 	0 	0 	1 	6 	22 	485 	8674 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	55 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1        14        14        32        32        20        21        18        19        23        47         6         6         0         3 
dram[1]:         2         1        14        14        31        31        17        16        18        29        32        28         4         9         2         2 
dram[2]:         2         5        14        14        31        29        36        22        40        55        51        23         4         5         1         3 
dram[3]:         1         3        14        16        34        29        24        15        45        12        12        46         6         3         2         1 
dram[4]:         1         1        14        16        33        28        17        23        46         8        12        16         4         4         2         1 
dram[5]:         1         3        14        16        33        28        17        30        20        31        43        41         2         2         2         3 
maximum service time to same row:
dram[0]:      5300      5008       926       916      2328      5663      2682      5371      2026      7477      8274      3165      4391      6129      1832      5735 
dram[1]:      2256      5843      5703      4828      3228      9044      3854      2085      1259      3279      2981      3094      2379      4508      3371      5593 
dram[2]:      4221      4906      4330      2997      4856      4028      3815      3451      7082      8265      5516      2332      6322      1230      5631      5551 
dram[3]:      5694      6225      3442      4222      5901      2445      2426      4267      5410      6552      2779      5763      1738      5507      5378      5478 
dram[4]:      1151      5736      2646      4774      5156      1616      2446      2980      3785      1936      2356      1415      6213      3204      6624      4319 
dram[5]:      2128      4963      3331       913      5625      2150      1565      7716      1193      2401      7879      3384      3810      6485      5559      6334 
average row accesses per activate:
dram[0]:  1.000000  1.000000  7.500000  5.333333  3.909091  5.714286 17.333334  8.285714 22.666666 14.200000  9.125000  7.600000  3.000000  2.200000  2.000000  1.600000 
dram[1]:  1.250000  1.000000  4.200000  4.400000  7.400000  4.444445  7.857143 17.666666 14.400000  7.454545  6.454545  5.692307  1.545455  3.500000  1.250000  1.750000 
dram[2]:  1.500000  1.714286  4.250000  3.333333  5.428571  4.090909  8.142858  6.000000  7.555555 14.600000  8.000000 10.857142  2.000000  2.800000  1.250000  2.250000 
dram[3]:  1.000000  1.750000  2.875000  3.833333 10.250000  4.750000  8.833333  4.909091 12.800000 12.000000 17.000000 11.833333  2.285714  1.666667  1.500000  3.000000 
dram[4]:  1.000000  1.500000  2.444444  3.125000  7.000000  8.500000  6.333333  8.142858  8.555555  9.500000 11.833333 13.600000  2.222222  2.200000  1.250000  2.000000 
dram[5]:  1.200000  1.500000  2.555556  6.666667  9.250000  6.000000 13.000000 11.000000 13.800000 18.250000  8.000000 12.000000  2.500000  1.500000  2.000000  3.000000 
average row locality = 3402/555 = 6.129730
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         6         2        15        16        43        38        36        43        35        38        39        43         8         7         2         8 
dram[1]:         5         4        21        22        36        39        39        36        39        45        41        42        13         9         5         7 
dram[2]:         3        12        17        20        37        43        39        43        38        38        40        42        12         8         5         9 
dram[3]:         2         7        23        23        39        38        35        39        33        37        36        38        12         8         6         6 
dram[4]:         2         3        22        25        40        34        40        39        40        41        38        35        15         9         5         6 
dram[5]:         6         6        23        20        35        41        36        38        36        38        39        39         6         4         6         6 
total reads: 2343
bank skew: 45/2 = 22.50
chip skew: 406/379 = 1.07
number of total write accesses:
dram[0]:         0         0         0         0         0         2        16        15        33        33        34        33         4         4         0         0 
dram[1]:         0         0         0         0         1         1        16        17        33        37        30        32         4         5         0         0 
dram[2]:         0         0         0         0         1         2        18        17        30        35        32        34         4         6         0         0 
dram[3]:         0         0         0         0         2         0        18        15        31        35        32        33         4         2         0         0 
dram[4]:         0         0         0         0         2         0        17        18        37        35        33        33         5         2         0         0 
dram[5]:         0         0         0         0         2         1        16        17        33        35        33        33         4         2         0         0 
total reads: 1059
min_bank_accesses = 0!
chip skew: 182/172 = 1.06
average mf latency per bank:
dram[0]:        796       275       878       873      1886      2005      1039       789       421       378       393       345       360       381       266       308
dram[1]:        166       313       769       689      1909      2184       968       857       367       376       446       345       397       334       288       272
dram[2]:         92       302      1059       663      2077      2046       875       848       384       380       331       345       327      4336       273       572
dram[3]:        275       275       778       685      2069      2022       874       898       368       364       377       390       305       389       270       266
dram[4]:        365       272       736       687      1924      2278       868       915       366       381       369       366       306       276       274       272
dram[5]:        288       355       666       756      2027      2018       990       885       352       374       350       320       260       299       295       265
maximum mf latency per bank:
dram[0]:        287       277       368       320       392       356       364       398       318       328       303       307       283       285       268       280
dram[1]:        279       281       371       319       357       386       518       378       300       336       346       325       287       344       324       286
dram[2]:        278       348       377       374       401       535       510       399       310       320       298       373       310       527       278       358
dram[3]:        277       285       362       322       458       496       343       318       322       335       314       317       301       326       278       285
dram[4]:        316       284       524       339       395       329       311       329       352       319       331       292       304       286       278       303
dram[5]:        311       308       320       315       356       356       374       368       294       365       295       360       293       278       290       277

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41924 n_nop=40844 n_act=82 n_pre=66 n_req=553 n_rd=758 n_write=174 bw_util=0.04446
n_activity=6949 dram_eff=0.2682
bk0: 12a 41763i bk1: 4a 41874i bk2: 30a 41821i bk3: 32a 41741i bk4: 86a 41419i bk5: 76a 41407i bk6: 72a 41429i bk7: 86a 41297i bk8: 70a 41181i bk9: 76a 41131i bk10: 78a 40979i bk11: 86a 40940i bk12: 16a 41723i bk13: 14a 41730i bk14: 4a 41889i bk15: 16a 41771i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0417422
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41924 n_nop=40748 n_act=105 n_pre=89 n_req=579 n_rd=806 n_write=176 bw_util=0.04685
n_activity=7394 dram_eff=0.2656
bk0: 10a 41811i bk1: 8a 41814i bk2: 42a 41697i bk3: 44a 41665i bk4: 72a 41569i bk5: 78a 41433i bk6: 78a 41273i bk7: 72a 41454i bk8: 78a 41157i bk9: 90a 40901i bk10: 82a 40960i bk11: 84a 40848i bk12: 26a 41533i bk13: 18a 41695i bk14: 10a 41763i bk15: 14a 41793i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0495659
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41924 n_nop=40739 n_act=105 n_pre=89 n_req=585 n_rd=812 n_write=179 bw_util=0.04728
n_activity=7771 dram_eff=0.2551
bk0: 6a 41880i bk1: 24a 41691i bk2: 34a 41768i bk3: 40a 41658i bk4: 74a 41536i bk5: 86a 41343i bk6: 78a 41204i bk7: 86a 41255i bk8: 76a 41097i bk9: 76a 41109i bk10: 80a 40916i bk11: 84a 40949i bk12: 24a 41635i bk13: 16a 41664i bk14: 10a 41809i bk15: 18a 41729i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0654995
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41924 n_nop=40826 n_act=89 n_pre=73 n_req=554 n_rd=764 n_write=172 bw_util=0.04465
n_activity=7116 dram_eff=0.2631
bk0: 4a 41886i bk1: 14a 41795i bk2: 46a 41584i bk3: 46a 41603i bk4: 78a 41632i bk5: 76a 41467i bk6: 70a 41356i bk7: 78a 41139i bk8: 66a 41093i bk9: 74a 41013i bk10: 72a 41082i bk11: 76a 40987i bk12: 24a 41597i bk13: 16a 41682i bk14: 12a 41793i bk15: 12a 41857i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0562208
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41924 n_nop=40778 n_act=96 n_pre=80 n_req=576 n_rd=788 n_write=182 bw_util=0.04627
n_activity=7229 dram_eff=0.2684
bk0: 4a 41875i bk1: 6a 41888i bk2: 44a 41612i bk3: 50a 41557i bk4: 80a 41563i bk5: 68a 41571i bk6: 80a 41208i bk7: 78a 41330i bk8: 80a 40897i bk9: 82a 40959i bk10: 76a 40982i bk11: 70a 40985i bk12: 30a 41559i bk13: 18a 41686i bk14: 10a 41798i bk15: 12a 41800i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0551474
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41924 n_nop=40850 n_act=78 n_pre=62 n_req=555 n_rd=758 n_write=176 bw_util=0.04456
n_activity=7009 dram_eff=0.2665
bk0: 12a 41759i bk1: 12a 41798i bk2: 46a 41589i bk3: 40a 41694i bk4: 70a 41645i bk5: 82a 41451i bk6: 72a 41414i bk7: 76a 41289i bk8: 72a 41117i bk9: 76a 41065i bk10: 78a 40982i bk11: 78a 40998i bk12: 12a 41744i bk13: 8a 41800i bk14: 12a 41827i bk15: 12a 41864i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0632573

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1291, Miss = 184, Miss_rate = 0.143, Pending_hits = 11, Reservation_fails = 224
L2_cache_bank[1]: Access = 1182, Miss = 195, Miss_rate = 0.165, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[2]: Access = 1236, Miss = 199, Miss_rate = 0.161, Pending_hits = 4, Reservation_fails = 108
L2_cache_bank[3]: Access = 1228, Miss = 204, Miss_rate = 0.166, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[4]: Access = 1216, Miss = 191, Miss_rate = 0.157, Pending_hits = 12, Reservation_fails = 197
L2_cache_bank[5]: Access = 1484, Miss = 215, Miss_rate = 0.145, Pending_hits = 12, Reservation_fails = 104
L2_cache_bank[6]: Access = 1215, Miss = 186, Miss_rate = 0.153, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 1182, Miss = 196, Miss_rate = 0.166, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[8]: Access = 1218, Miss = 202, Miss_rate = 0.166, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[9]: Access = 1209, Miss = 192, Miss_rate = 0.159, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[10]: Access = 1168, Miss = 187, Miss_rate = 0.160, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 1196, Miss = 192, Miss_rate = 0.161, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 14825
L2_total_cache_misses = 2343
L2_total_cache_miss_rate = 0.1580
L2_total_cache_pending_hits = 97
L2_total_cache_reservation_fails = 633
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4173
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1338
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8129
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 61
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 998
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 104
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 421
L2_cache_data_port_util = 0.066
L2_cache_fill_port_util = 0.025

icnt_total_pkts_mem_to_simt=37343
icnt_total_pkts_simt_to_mem=24013
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.96375
	minimum = 6
	maximum = 86
Network latency average = 9.41545
	minimum = 6
	maximum = 70
Slowest packet = 6714
Flit latency average = 8.62423
	minimum = 6
	maximum = 66
Slowest flit = 15208
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0697164
	minimum = 0.0469841 (at node 0)
	maximum = 0.0890266 (at node 4)
Accepted packet rate average = 0.0697164
	minimum = 0.0469841 (at node 0)
	maximum = 0.0890266 (at node 4)
Injected flit rate average = 0.141693
	minimum = 0.0771041 (at node 0)
	maximum = 0.208173 (at node 20)
Accepted flit rate average= 0.141693
	minimum = 0.114127 (at node 2)
	maximum = 0.210762 (at node 4)
Injected packet length average = 2.03242
Accepted packet length average = 2.03242
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.9873 (5 samples)
	minimum = 6 (5 samples)
	maximum = 97.2 (5 samples)
Network latency average = 11.2796 (5 samples)
	minimum = 6 (5 samples)
	maximum = 68.2 (5 samples)
Flit latency average = 10.5436 (5 samples)
	minimum = 6 (5 samples)
	maximum = 65.6 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0311993 (5 samples)
	minimum = 0.0190691 (5 samples)
	maximum = 0.0714594 (5 samples)
Accepted packet rate average = 0.0311993 (5 samples)
	minimum = 0.0190691 (5 samples)
	maximum = 0.0714594 (5 samples)
Injected flit rate average = 0.0644895 (5 samples)
	minimum = 0.030599 (5 samples)
	maximum = 0.141771 (5 samples)
Accepted flit rate average = 0.0644895 (5 samples)
	minimum = 0.0418546 (5 samples)
	maximum = 0.154228 (5 samples)
Injected packet size average = 2.06701 (5 samples)
Accepted packet size average = 2.06701 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 14 sec (14 sec)
gpgpu_simulation_rate = 168384 (inst/sec)
gpgpu_simulation_rate = 2268 (cycle/sec)
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,31764)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,31764)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,31764)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,31764)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,31764)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,31764)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,31764)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,31764)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,31764)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,31764)
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,31764)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,31764)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,31764)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,31764)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,31764)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,31764)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,31764)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,31764)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,31764)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,31764)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,31764)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,31764)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,31764)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,31764)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,31764)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,31764)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,31764)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,31764)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,31764)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,31764)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,31764)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,31764)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,31764)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,31764)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,31764)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,31764)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,31764)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,31764)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,31764)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,31764)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,31764)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,31764)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,31764)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,31764)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,31764)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(7,0,0) tid=(463,0,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(23,0,0) tid=(79,0,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(2,0,0) tid=(143,0,0)
GPGPU-Sim uArch: cycles simulated: 32264  inst.: 2661933 (ipc=609.1) sim_rate=177462 (inst/sec) elapsed = 0:0:00:15 / Tue Mar 22 07:00:43 2016
GPGPU-Sim uArch: cycles simulated: 32764  inst.: 2678287 (ipc=320.9) sim_rate=167392 (inst/sec) elapsed = 0:0:00:16 / Tue Mar 22 07:00:44 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1628,31764), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1629,31764)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1655,31764), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1656,31764)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1856,31764), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1857,31764)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1871,31764), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1872,31764)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1910,31764), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1911,31764)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(48,0,0) tid=(365,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1919,31764), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1920,31764)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1997,31764), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1998,31764)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2024,31764), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(2025,31764)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2168,31764), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(2169,31764)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2201,31764), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(2202,31764)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2221,31764), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(2222,31764)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2265,31764), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2266,31764)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2322,31764), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2323,31764)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2356,31764), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2357,31764)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2418,31764), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2418,31764), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(2419,31764)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2419,31764)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2477,31764), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2478,31764)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2497,31764), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(2498,31764)
GPGPU-Sim uArch: cycles simulated: 34264  inst.: 2768298 (ipc=164.4) sim_rate=162841 (inst/sec) elapsed = 0:0:00:17 / Tue Mar 22 07:00:45 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2598,31764), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2613,31764), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2616,31764), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2676,31764), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2703,31764), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2718,31764), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2718,31764), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2733,31764), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2747,31764), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2764,31764), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2814,31764), 2 CTAs running
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(51,0,0) tid=(6,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2947,31764), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2974,31764), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2998,31764), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (3005,31764), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (3143,31764), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3161,31764), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (3239,31764), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3261,31764), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (3266,31764), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3364,31764), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (3379,31764), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3479,31764), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3490,31764), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3660,31764), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (3690,31764), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3726,31764), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3756,31764), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3801,31764), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3945,31764), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3951,31764), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3969,31764), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3990,31764), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (4017,31764), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (4044,31764), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4047,31764), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4071,31764), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (4094,31764), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4123,31764), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (4135,31764), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (4138,31764), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4153,31764), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (4195,31764), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (4300,31764), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4385,31764), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 14.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 4386
gpu_sim_insn = 492696
gpu_ipc =     112.3338
gpu_tot_sim_cycle = 36150
gpu_tot_sim_insn = 2850081
gpu_tot_ipc =      78.8404
gpu_tot_issued_cta = 378
gpu_stall_dramfull = 406
gpu_stall_icnt2sh    = 3377
gpu_total_sim_rate=167651

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 113442
	L1I_total_cache_misses = 2029
	L1I_total_cache_miss_rate = 0.0179
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11212
L1D_cache:
	L1D_cache_core[0]: Access = 2088, Miss = 984, Miss_rate = 0.471, Pending_hits = 278, Reservation_fails = 2673
	L1D_cache_core[1]: Access = 2758, Miss = 1225, Miss_rate = 0.444, Pending_hits = 322, Reservation_fails = 2601
	L1D_cache_core[2]: Access = 2004, Miss = 906, Miss_rate = 0.452, Pending_hits = 290, Reservation_fails = 2745
	L1D_cache_core[3]: Access = 3045, Miss = 1429, Miss_rate = 0.469, Pending_hits = 324, Reservation_fails = 3119
	L1D_cache_core[4]: Access = 3379, Miss = 1523, Miss_rate = 0.451, Pending_hits = 308, Reservation_fails = 2486
	L1D_cache_core[5]: Access = 2934, Miss = 1367, Miss_rate = 0.466, Pending_hits = 323, Reservation_fails = 2855
	L1D_cache_core[6]: Access = 2364, Miss = 1135, Miss_rate = 0.480, Pending_hits = 310, Reservation_fails = 2598
	L1D_cache_core[7]: Access = 2495, Miss = 1202, Miss_rate = 0.482, Pending_hits = 328, Reservation_fails = 2886
	L1D_cache_core[8]: Access = 2814, Miss = 1225, Miss_rate = 0.435, Pending_hits = 286, Reservation_fails = 2643
	L1D_cache_core[9]: Access = 2201, Miss = 1056, Miss_rate = 0.480, Pending_hits = 325, Reservation_fails = 2641
	L1D_cache_core[10]: Access = 2918, Miss = 1303, Miss_rate = 0.447, Pending_hits = 313, Reservation_fails = 2786
	L1D_cache_core[11]: Access = 2201, Miss = 1021, Miss_rate = 0.464, Pending_hits = 272, Reservation_fails = 3134
	L1D_cache_core[12]: Access = 2626, Miss = 1282, Miss_rate = 0.488, Pending_hits = 294, Reservation_fails = 2800
	L1D_cache_core[13]: Access = 2811, Miss = 1304, Miss_rate = 0.464, Pending_hits = 295, Reservation_fails = 2532
	L1D_cache_core[14]: Access = 2467, Miss = 1078, Miss_rate = 0.437, Pending_hits = 330, Reservation_fails = 3127
	L1D_total_cache_accesses = 39105
	L1D_total_cache_misses = 18040
	L1D_total_cache_miss_rate = 0.4613
	L1D_total_cache_pending_hits = 4598
	L1D_total_cache_reservation_fails = 41626
	L1D_cache_data_port_util = 0.044
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 23737
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0202
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15599
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4589
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5817
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3000
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 23257
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 868
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 9
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12223
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 38626
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 111413
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2029
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11212
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
552, 161, 174, 174, 619, 161, 161, 161, 567, 161, 174, 161, 161, 161, 161, 580, 161, 161, 174, 174, 161, 161, 161, 632, 161, 161, 161, 174, 567, 174, 973, 161, 103, 116, 103, 103, 509, 103, 103, 103, 103, 509, 535, 116, 103, 103, 561, 103, 
gpgpu_n_tot_thrd_icount = 6588480
gpgpu_n_tot_w_icount = 205890
gpgpu_n_stall_shd_mem = 46517
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5817
gpgpu_n_mem_write_global = 13100
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 212662
gpgpu_n_store_insn = 23514
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 405751
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 43360
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:78085	W0_Idle:158948	W0_Scoreboard:299913	W1:94941	W2:11024	W3:3366	W4:2444	W5:1976	W6:949	W7:572	W8:169	W9:65	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:90384
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 46536 {8:5817,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 524000 {40:13100,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 791112 {136:5817,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 104800 {8:13100,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 59 
maxdqlatency = 0 
maxmflatency = 588 
averagemflatency = 205 
max_icnt2mem_latency = 453 
max_icnt2sh_latency = 36149 
mrq_lat_table:2590 	116 	174 	283 	172 	67 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	13335 	5500 	97 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	13447 	1242 	179 	441 	2683 	1030 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3394 	2203 	227 	8 	0 	0 	0 	1 	6 	22 	485 	9283 	3303 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	57 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1        14        14        32        32        20        21        18        19        23        47         6         6         0         3 
dram[1]:         2         1        14        14        31        31        17        16        18        29        32        28         4         9         2         2 
dram[2]:         2         5        14        14        31        29        36        22        40        55        51        23         4         5         1         3 
dram[3]:         1         3        14        16        34        29        24        15        45        12        12        46         6         3         2         1 
dram[4]:         1         1        14        16        33        28        17        23        46         8        12        16         4         4         2         1 
dram[5]:         1         3        14        16        33        28        17        30        20        31        43        41         2         2         2         3 
maximum service time to same row:
dram[0]:      5300      5008       926       916      2328      5663      2682      5371      2026      7477      8274      3165      4391      6129      1832      5735 
dram[1]:      2256      5843      5703      4828      3228      9044      3854      2085      1259      3279      2981      3094      2379      4508      3371      5593 
dram[2]:      4221      4906      4330      2997      4856      4028      3815      3451      7082      8265      5516      2332      6322      1230      5631      5551 
dram[3]:      5694      6225      3442      4222      5901      2445      2426      4267      5410      6552      2779      5763      1738      5507      5378      5478 
dram[4]:      1151      5736      2646      4774      5156      1616      2446      2980      3785      1936      2356      1415      6213      3204      6624      4319 
dram[5]:      2128      4963      3331       913      5625      2150      1565      7716      1193      2401      7879      3384      3810      6485      5559      6334 
average row accesses per activate:
dram[0]:  1.000000  1.000000  7.500000  5.333333  3.909091  5.714286 17.333334  8.285714 22.666666 14.200000  9.125000  7.600000  3.000000  2.200000  2.000000  1.600000 
dram[1]:  1.250000  1.000000  4.200000  4.400000  7.400000  4.444445  7.857143 17.666666 14.400000  7.454545  6.454545  5.692307  1.545455  3.500000  1.250000  1.750000 
dram[2]:  1.500000  1.714286  4.250000  3.333333  5.428571  4.090909  8.142858  6.000000  7.555555 14.600000  8.000000 10.857142  2.000000  2.800000  1.250000  2.250000 
dram[3]:  1.000000  1.750000  2.875000  3.833333 10.250000  4.750000  8.833333  4.909091 12.800000 12.000000 17.000000 11.833333  2.285714  1.666667  1.500000  3.000000 
dram[4]:  1.000000  1.500000  2.444444  3.125000  7.000000  8.500000  6.333333  8.142858  8.555555  9.500000 11.833333 13.600000  2.222222  2.200000  1.250000  2.000000 
dram[5]:  1.200000  1.500000  2.555556  6.666667  9.250000  6.000000 13.000000 11.000000 13.800000 18.250000  8.000000 12.000000  2.500000  1.500000  2.000000  3.000000 
average row locality = 3402/555 = 6.129730
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         6         2        15        16        43        38        36        43        35        38        39        43         8         7         2         8 
dram[1]:         5         4        21        22        36        39        39        36        39        45        41        42        13         9         5         7 
dram[2]:         3        12        17        20        37        43        39        43        38        38        40        42        12         8         5         9 
dram[3]:         2         7        23        23        39        38        35        39        33        37        36        38        12         8         6         6 
dram[4]:         2         3        22        25        40        34        40        39        40        41        38        35        15         9         5         6 
dram[5]:         6         6        23        20        35        41        36        38        36        38        39        39         6         4         6         6 
total reads: 2343
bank skew: 45/2 = 22.50
chip skew: 406/379 = 1.07
number of total write accesses:
dram[0]:         0         0         0         0         0         2        16        15        33        33        34        33         4         4         0         0 
dram[1]:         0         0         0         0         1         1        16        17        33        37        30        32         4         5         0         0 
dram[2]:         0         0         0         0         1         2        18        17        30        35        32        34         4         6         0         0 
dram[3]:         0         0         0         0         2         0        18        15        31        35        32        33         4         2         0         0 
dram[4]:         0         0         0         0         2         0        17        18        37        35        33        33         5         2         0         0 
dram[5]:         0         0         0         0         2         1        16        17        33        35        33        33         4         2         0         0 
total reads: 1059
min_bank_accesses = 0!
chip skew: 182/172 = 1.06
average mf latency per bank:
dram[0]:        796       275      1941      1990      2948      3174      1383      1204       421       378       393       345       360       381       266       308
dram[1]:        166       313      1540      1408      3248      3240      1355      1225       367       376       446       345       397       334       288       272
dram[2]:         92       302      2013      1754      3294      3217      1269      1276       384       380       331       345       327     28319       273       572
dram[3]:        275       275      1594      1500      3316      3209      1208      1241       368       364       377       390       305       389       270       266
dram[4]:        365       272      1755      1569      2939      3569      1200      1225       366       381       369       366       306       276       274       272
dram[5]:        288       355      1310      1618      3167      3016      1357      1235       352       374       350       320       260       299       295       265
maximum mf latency per bank:
dram[0]:        287       277       445       409       494       542       412       495       318       328       303       307       283       285       268       280
dram[1]:        279       281       448       406       544       445       538       491       300       336       346       325       287       344       324       286
dram[2]:        278       348       451       519       538       583       510       533       310       320       298       373       310       588       278       358
dram[3]:        277       285       563       535       538       544       364       401       322       335       314       317       301       326       278       285
dram[4]:        316       284       541       535       475       421       371       375       352       319       331       292       304       286       278       303
dram[5]:        311       308       397       391       481       415       446       449       294       365       295       360       293       278       290       277

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47713 n_nop=46633 n_act=82 n_pre=66 n_req=553 n_rd=758 n_write=174 bw_util=0.03907
n_activity=6949 dram_eff=0.2682
bk0: 12a 47552i bk1: 4a 47663i bk2: 30a 47610i bk3: 32a 47530i bk4: 86a 47208i bk5: 76a 47196i bk6: 72a 47218i bk7: 86a 47086i bk8: 70a 46970i bk9: 76a 46920i bk10: 78a 46768i bk11: 86a 46729i bk12: 16a 47512i bk13: 14a 47519i bk14: 4a 47678i bk15: 16a 47560i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0366776
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47713 n_nop=46537 n_act=105 n_pre=89 n_req=579 n_rd=806 n_write=176 bw_util=0.04116
n_activity=7394 dram_eff=0.2656
bk0: 10a 47600i bk1: 8a 47603i bk2: 42a 47486i bk3: 44a 47454i bk4: 72a 47358i bk5: 78a 47222i bk6: 78a 47062i bk7: 72a 47243i bk8: 78a 46946i bk9: 90a 46690i bk10: 82a 46749i bk11: 84a 46637i bk12: 26a 47322i bk13: 18a 47484i bk14: 10a 47552i bk15: 14a 47582i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0435521
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47713 n_nop=46528 n_act=105 n_pre=89 n_req=585 n_rd=812 n_write=179 bw_util=0.04154
n_activity=7771 dram_eff=0.2551
bk0: 6a 47669i bk1: 24a 47480i bk2: 34a 47557i bk3: 40a 47447i bk4: 74a 47325i bk5: 86a 47132i bk6: 78a 46993i bk7: 86a 47044i bk8: 76a 46886i bk9: 76a 46898i bk10: 80a 46705i bk11: 84a 46738i bk12: 24a 47424i bk13: 16a 47453i bk14: 10a 47598i bk15: 18a 47518i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0575524
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47713 n_nop=46615 n_act=89 n_pre=73 n_req=554 n_rd=764 n_write=172 bw_util=0.03923
n_activity=7116 dram_eff=0.2631
bk0: 4a 47675i bk1: 14a 47584i bk2: 46a 47373i bk3: 46a 47392i bk4: 78a 47421i bk5: 76a 47256i bk6: 70a 47145i bk7: 78a 46928i bk8: 66a 46882i bk9: 74a 46802i bk10: 72a 46871i bk11: 76a 46776i bk12: 24a 47386i bk13: 16a 47471i bk14: 12a 47582i bk15: 12a 47646i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0493995
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47713 n_nop=46567 n_act=96 n_pre=80 n_req=576 n_rd=788 n_write=182 bw_util=0.04066
n_activity=7229 dram_eff=0.2684
bk0: 4a 47664i bk1: 6a 47677i bk2: 44a 47401i bk3: 50a 47346i bk4: 80a 47352i bk5: 68a 47360i bk6: 80a 46997i bk7: 78a 47119i bk8: 80a 46686i bk9: 82a 46748i bk10: 76a 46771i bk11: 70a 46774i bk12: 30a 47348i bk13: 18a 47475i bk14: 10a 47587i bk15: 12a 47589i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0484564
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47713 n_nop=46639 n_act=78 n_pre=62 n_req=555 n_rd=758 n_write=176 bw_util=0.03915
n_activity=7009 dram_eff=0.2665
bk0: 12a 47548i bk1: 12a 47587i bk2: 46a 47378i bk3: 40a 47483i bk4: 70a 47434i bk5: 82a 47240i bk6: 72a 47203i bk7: 76a 47078i bk8: 72a 46906i bk9: 76a 46854i bk10: 78a 46771i bk11: 78a 46787i bk12: 12a 47533i bk13: 8a 47589i bk14: 12a 47616i bk15: 12a 47653i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0555823

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1557, Miss = 184, Miss_rate = 0.118, Pending_hits = 11, Reservation_fails = 224
L2_cache_bank[1]: Access = 1454, Miss = 195, Miss_rate = 0.134, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[2]: Access = 1504, Miss = 199, Miss_rate = 0.132, Pending_hits = 4, Reservation_fails = 108
L2_cache_bank[3]: Access = 1489, Miss = 204, Miss_rate = 0.137, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[4]: Access = 1479, Miss = 191, Miss_rate = 0.129, Pending_hits = 12, Reservation_fails = 197
L2_cache_bank[5]: Access = 2730, Miss = 215, Miss_rate = 0.079, Pending_hits = 12, Reservation_fails = 104
L2_cache_bank[6]: Access = 1482, Miss = 186, Miss_rate = 0.126, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 1453, Miss = 196, Miss_rate = 0.135, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[8]: Access = 1483, Miss = 202, Miss_rate = 0.136, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[9]: Access = 1484, Miss = 192, Miss_rate = 0.129, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[10]: Access = 1437, Miss = 187, Miss_rate = 0.130, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 1470, Miss = 192, Miss_rate = 0.131, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 19022
L2_total_cache_misses = 2343
L2_total_cache_miss_rate = 0.1232
L2_total_cache_pending_hits = 97
L2_total_cache_reservation_fails = 633
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4458
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1338
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 12041
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 61
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 998
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 104
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 421
L2_cache_data_port_util = 0.070
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=42680
icnt_total_pkts_simt_to_mem=32122
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 52.8855
	minimum = 6
	maximum = 316
Network latency average = 29.2255
	minimum = 6
	maximum = 182
Slowest packet = 30121
Flit latency average = 33.9023
	minimum = 6
	maximum = 181
Slowest flit = 64696
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0708821
	minimum = 0.0446876 (at node 8)
	maximum = 0.284086 (at node 20)
Accepted packet rate average = 0.0708821
	minimum = 0.0446876 (at node 8)
	maximum = 0.284086 (at node 20)
Injected flit rate average = 0.113543
	minimum = 0.0795714 (at node 18)
	maximum = 0.305974 (at node 20)
Accepted flit rate average= 0.113543
	minimum = 0.0556316 (at node 8)
	maximum = 0.562699 (at node 20)
Injected packet length average = 1.60186
Accepted packet length average = 1.60186
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.4704 (6 samples)
	minimum = 6 (6 samples)
	maximum = 133.667 (6 samples)
Network latency average = 14.2706 (6 samples)
	minimum = 6 (6 samples)
	maximum = 87.1667 (6 samples)
Flit latency average = 14.4367 (6 samples)
	minimum = 6 (6 samples)
	maximum = 84.8333 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0378131 (6 samples)
	minimum = 0.0233389 (6 samples)
	maximum = 0.106897 (6 samples)
Accepted packet rate average = 0.0378131 (6 samples)
	minimum = 0.0233389 (6 samples)
	maximum = 0.106897 (6 samples)
Injected flit rate average = 0.0726651 (6 samples)
	minimum = 0.038761 (6 samples)
	maximum = 0.169138 (6 samples)
Accepted flit rate average = 0.0726651 (6 samples)
	minimum = 0.0441508 (6 samples)
	maximum = 0.222307 (6 samples)
Injected packet size average = 1.92169 (6 samples)
Accepted packet size average = 1.92169 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 17 sec (17 sec)
gpgpu_simulation_rate = 167651 (inst/sec)
gpgpu_simulation_rate = 2126 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40158e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,36150)
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,36150)
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,36150)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,36150)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,36150)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,36150)
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,36150)
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,36150)
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,36150)
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,36150)
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,36150)
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,36150)
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,36150)
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,36150)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,36150)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,36150)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,36150)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,36150)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,36150)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,36150)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,36150)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,36150)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,36150)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,36150)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,36150)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,36150)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,36150)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,36150)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,36150)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,36150)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,36150)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,36150)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,36150)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,36150)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,36150)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,36150)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,36150)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,36150)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,36150)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,36150)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,36150)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,36150)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,36150)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,36150)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,36150)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(1,0,0) tid=(309,0,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(9,0,0) tid=(405,0,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(32,0,0) tid=(469,0,0)
GPGPU-Sim uArch: cycles simulated: 36650  inst.: 3152084 (ipc=604.0) sim_rate=175115 (inst/sec) elapsed = 0:0:00:18 / Tue Mar 22 07:00:46 2016
GPGPU-Sim uArch: cycles simulated: 37150  inst.: 3161673 (ipc=311.6) sim_rate=166403 (inst/sec) elapsed = 0:0:00:19 / Tue Mar 22 07:00:47 2016
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(32,0,0) tid=(20,0,0)
GPGPU-Sim uArch: cycles simulated: 38650  inst.: 3177586 (ipc=131.0) sim_rate=158879 (inst/sec) elapsed = 0:0:00:20 / Tue Mar 22 07:00:48 2016
GPGPU-Sim uArch: cycles simulated: 40650  inst.: 3198757 (ipc=77.5) sim_rate=152321 (inst/sec) elapsed = 0:0:00:21 / Tue Mar 22 07:00:49 2016
GPGPU-Sim uArch: cycles simulated: 42150  inst.: 3213289 (ipc=60.5) sim_rate=146058 (inst/sec) elapsed = 0:0:00:22 / Tue Mar 22 07:00:50 2016
GPGPU-Sim uArch: cycles simulated: 44150  inst.: 3230956 (ipc=47.6) sim_rate=140476 (inst/sec) elapsed = 0:0:00:23 / Tue Mar 22 07:00:51 2016
GPGPU-Sim uArch: cycles simulated: 45650  inst.: 3245414 (ipc=41.6) sim_rate=135225 (inst/sec) elapsed = 0:0:00:24 / Tue Mar 22 07:00:52 2016
GPGPU-Sim uArch: cycles simulated: 47650  inst.: 3265297 (ipc=36.1) sim_rate=130611 (inst/sec) elapsed = 0:0:00:25 / Tue Mar 22 07:00:53 2016
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(14,0,0) tid=(139,0,0)
GPGPU-Sim uArch: cycles simulated: 49150  inst.: 3278990 (ipc=33.0) sim_rate=126115 (inst/sec) elapsed = 0:0:00:26 / Tue Mar 22 07:00:54 2016
GPGPU-Sim uArch: cycles simulated: 51150  inst.: 3298318 (ipc=29.9) sim_rate=122159 (inst/sec) elapsed = 0:0:00:27 / Tue Mar 22 07:00:55 2016
GPGPU-Sim uArch: cycles simulated: 52650  inst.: 3313015 (ipc=28.1) sim_rate=118321 (inst/sec) elapsed = 0:0:00:28 / Tue Mar 22 07:00:56 2016
GPGPU-Sim uArch: cycles simulated: 54650  inst.: 3332011 (ipc=26.1) sim_rate=114896 (inst/sec) elapsed = 0:0:00:29 / Tue Mar 22 07:00:57 2016
GPGPU-Sim uArch: cycles simulated: 56150  inst.: 3346339 (ipc=24.8) sim_rate=111544 (inst/sec) elapsed = 0:0:00:30 / Tue Mar 22 07:00:58 2016
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(4,0,0) tid=(202,0,0)
GPGPU-Sim uArch: cycles simulated: 58150  inst.: 3364634 (ipc=23.4) sim_rate=108536 (inst/sec) elapsed = 0:0:00:31 / Tue Mar 22 07:00:59 2016
GPGPU-Sim uArch: cycles simulated: 59650  inst.: 3378705 (ipc=22.5) sim_rate=105584 (inst/sec) elapsed = 0:0:00:32 / Tue Mar 22 07:01:00 2016
GPGPU-Sim uArch: cycles simulated: 61650  inst.: 3397792 (ipc=21.5) sim_rate=102963 (inst/sec) elapsed = 0:0:00:33 / Tue Mar 22 07:01:01 2016
GPGPU-Sim uArch: cycles simulated: 63150  inst.: 3411369 (ipc=20.8) sim_rate=100334 (inst/sec) elapsed = 0:0:00:34 / Tue Mar 22 07:01:02 2016
GPGPU-Sim uArch: cycles simulated: 65150  inst.: 3431059 (ipc=20.0) sim_rate=98030 (inst/sec) elapsed = 0:0:00:35 / Tue Mar 22 07:01:03 2016
GPGPU-Sim uArch: cycles simulated: 66650  inst.: 3445320 (ipc=19.5) sim_rate=95703 (inst/sec) elapsed = 0:0:00:36 / Tue Mar 22 07:01:04 2016
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(19,0,0) tid=(394,0,0)
GPGPU-Sim uArch: cycles simulated: 68650  inst.: 3464521 (ipc=18.9) sim_rate=93635 (inst/sec) elapsed = 0:0:00:37 / Tue Mar 22 07:01:05 2016
GPGPU-Sim uArch: cycles simulated: 70150  inst.: 3478472 (ipc=18.5) sim_rate=91538 (inst/sec) elapsed = 0:0:00:38 / Tue Mar 22 07:01:06 2016
GPGPU-Sim uArch: cycles simulated: 72150  inst.: 3497488 (ipc=18.0) sim_rate=89679 (inst/sec) elapsed = 0:0:00:39 / Tue Mar 22 07:01:07 2016
GPGPU-Sim uArch: cycles simulated: 73650  inst.: 3510621 (ipc=17.6) sim_rate=87765 (inst/sec) elapsed = 0:0:00:40 / Tue Mar 22 07:01:08 2016
GPGPU-Sim uArch: cycles simulated: 75650  inst.: 3530516 (ipc=17.2) sim_rate=86110 (inst/sec) elapsed = 0:0:00:41 / Tue Mar 22 07:01:09 2016
GPGPU-Sim uArch: cycles simulated: 77150  inst.: 3545447 (ipc=17.0) sim_rate=84415 (inst/sec) elapsed = 0:0:00:42 / Tue Mar 22 07:01:10 2016
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(28,0,0) tid=(138,0,0)
GPGPU-Sim uArch: cycles simulated: 79150  inst.: 3565109 (ipc=16.6) sim_rate=82909 (inst/sec) elapsed = 0:0:00:43 / Tue Mar 22 07:01:11 2016
GPGPU-Sim uArch: cycles simulated: 80650  inst.: 3579220 (ipc=16.4) sim_rate=81345 (inst/sec) elapsed = 0:0:00:44 / Tue Mar 22 07:01:12 2016
GPGPU-Sim uArch: cycles simulated: 82650  inst.: 3598827 (ipc=16.1) sim_rate=79973 (inst/sec) elapsed = 0:0:00:45 / Tue Mar 22 07:01:13 2016
GPGPU-Sim uArch: cycles simulated: 84150  inst.: 3613226 (ipc=15.9) sim_rate=78548 (inst/sec) elapsed = 0:0:00:46 / Tue Mar 22 07:01:14 2016
GPGPU-Sim uArch: cycles simulated: 85650  inst.: 3628582 (ipc=15.7) sim_rate=77203 (inst/sec) elapsed = 0:0:00:47 / Tue Mar 22 07:01:15 2016
GPGPU-Sim uArch: cycles simulated: 87650  inst.: 3647835 (ipc=15.5) sim_rate=75996 (inst/sec) elapsed = 0:0:00:48 / Tue Mar 22 07:01:16 2016
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(34,0,0) tid=(29,0,0)
GPGPU-Sim uArch: cycles simulated: 89150  inst.: 3663900 (ipc=15.4) sim_rate=74773 (inst/sec) elapsed = 0:0:00:49 / Tue Mar 22 07:01:17 2016
GPGPU-Sim uArch: cycles simulated: 91150  inst.: 3684347 (ipc=15.2) sim_rate=73686 (inst/sec) elapsed = 0:0:00:50 / Tue Mar 22 07:01:18 2016
GPGPU-Sim uArch: cycles simulated: 92650  inst.: 3699534 (ipc=15.0) sim_rate=72539 (inst/sec) elapsed = 0:0:00:51 / Tue Mar 22 07:01:19 2016
GPGPU-Sim uArch: cycles simulated: 94650  inst.: 3718739 (ipc=14.8) sim_rate=71514 (inst/sec) elapsed = 0:0:00:52 / Tue Mar 22 07:01:20 2016
GPGPU-Sim uArch: cycles simulated: 96150  inst.: 3733563 (ipc=14.7) sim_rate=70444 (inst/sec) elapsed = 0:0:00:53 / Tue Mar 22 07:01:21 2016
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(13,0,0) tid=(427,0,0)
GPGPU-Sim uArch: cycles simulated: 98150  inst.: 3754680 (ipc=14.6) sim_rate=69531 (inst/sec) elapsed = 0:0:00:54 / Tue Mar 22 07:01:22 2016
GPGPU-Sim uArch: cycles simulated: 100150  inst.: 3775725 (ipc=14.5) sim_rate=68649 (inst/sec) elapsed = 0:0:00:55 / Tue Mar 22 07:01:23 2016
GPGPU-Sim uArch: cycles simulated: 101650  inst.: 3790802 (ipc=14.4) sim_rate=67692 (inst/sec) elapsed = 0:0:00:56 / Tue Mar 22 07:01:24 2016
GPGPU-Sim uArch: cycles simulated: 103650  inst.: 3811405 (ipc=14.2) sim_rate=66866 (inst/sec) elapsed = 0:0:00:57 / Tue Mar 22 07:01:25 2016
GPGPU-Sim uArch: cycles simulated: 105650  inst.: 3831669 (ipc=14.1) sim_rate=66063 (inst/sec) elapsed = 0:0:00:58 / Tue Mar 22 07:01:26 2016
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(34,0,0) tid=(473,0,0)
GPGPU-Sim uArch: cycles simulated: 107650  inst.: 3851749 (ipc=14.0) sim_rate=65283 (inst/sec) elapsed = 0:0:00:59 / Tue Mar 22 07:01:27 2016
GPGPU-Sim uArch: cycles simulated: 109650  inst.: 3871175 (ipc=13.9) sim_rate=64519 (inst/sec) elapsed = 0:0:01:00 / Tue Mar 22 07:01:28 2016
GPGPU-Sim uArch: cycles simulated: 111650  inst.: 3890009 (ipc=13.8) sim_rate=63770 (inst/sec) elapsed = 0:0:01:01 / Tue Mar 22 07:01:29 2016
GPGPU-Sim uArch: cycles simulated: 113650  inst.: 3910297 (ipc=13.7) sim_rate=63069 (inst/sec) elapsed = 0:0:01:02 / Tue Mar 22 07:01:30 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (78839,36150), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(78840,36150)
GPGPU-Sim uArch: cycles simulated: 115650  inst.: 3934099 (ipc=13.6) sim_rate=62446 (inst/sec) elapsed = 0:0:01:03 / Tue Mar 22 07:01:31 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (79876,36150), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(79877,36150)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(27,0,0) tid=(309,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (80292,36150), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(80293,36150)
GPGPU-Sim uArch: cycles simulated: 117150  inst.: 3962273 (ipc=13.7) sim_rate=61910 (inst/sec) elapsed = 0:0:01:04 / Tue Mar 22 07:01:32 2016
GPGPU-Sim uArch: cycles simulated: 119150  inst.: 3983616 (ipc=13.7) sim_rate=61286 (inst/sec) elapsed = 0:0:01:05 / Tue Mar 22 07:01:33 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (83316,36150), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(83317,36150)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (84323,36150), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(84324,36150)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (84459,36150), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(84460,36150)
GPGPU-Sim uArch: cycles simulated: 121150  inst.: 4022841 (ipc=13.8) sim_rate=60952 (inst/sec) elapsed = 0:0:01:06 / Tue Mar 22 07:01:34 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (85980,36150), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(85981,36150)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(51,0,0) tid=(447,0,0)
GPGPU-Sim uArch: cycles simulated: 122650  inst.: 4044523 (ipc=13.8) sim_rate=60366 (inst/sec) elapsed = 0:0:01:07 / Tue Mar 22 07:01:35 2016
GPGPU-Sim uArch: cycles simulated: 124650  inst.: 4065986 (ipc=13.7) sim_rate=59793 (inst/sec) elapsed = 0:0:01:08 / Tue Mar 22 07:01:36 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (88640,36150), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(88641,36150)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (88656,36150), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(88657,36150)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (89662,36150), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(89663,36150)
GPGPU-Sim uArch: cycles simulated: 126650  inst.: 4107660 (ipc=13.9) sim_rate=59531 (inst/sec) elapsed = 0:0:01:09 / Tue Mar 22 07:01:37 2016
GPGPU-Sim uArch: cycles simulated: 128150  inst.: 4123987 (ipc=13.8) sim_rate=58914 (inst/sec) elapsed = 0:0:01:10 / Tue Mar 22 07:01:38 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (92085,36150), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(92086,36150)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(19,0,0) tid=(484,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (92634,36150), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(92635,36150)
GPGPU-Sim uArch: cycles simulated: 130150  inst.: 4156879 (ipc=13.9) sim_rate=58547 (inst/sec) elapsed = 0:0:01:11 / Tue Mar 22 07:01:39 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (94228,36150), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(94229,36150)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (94696,36150), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(94697,36150)
GPGPU-Sim uArch: cycles simulated: 131650  inst.: 4185287 (ipc=14.0) sim_rate=58128 (inst/sec) elapsed = 0:0:01:12 / Tue Mar 22 07:01:40 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (96216,36150), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(96217,36150)
GPGPU-Sim uArch: cycles simulated: 133650  inst.: 4211215 (ipc=14.0) sim_rate=57687 (inst/sec) elapsed = 0:0:01:13 / Tue Mar 22 07:01:41 2016
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(42,0,0) tid=(293,0,0)
GPGPU-Sim uArch: cycles simulated: 135650  inst.: 4231263 (ipc=13.9) sim_rate=57179 (inst/sec) elapsed = 0:0:01:14 / Tue Mar 22 07:01:42 2016
GPGPU-Sim uArch: cycles simulated: 137650  inst.: 4251277 (ipc=13.8) sim_rate=56683 (inst/sec) elapsed = 0:0:01:15 / Tue Mar 22 07:01:43 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (102320,36150), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(102321,36150)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (102415,36150), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(102416,36150)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (102821,36150), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(102822,36150)
GPGPU-Sim uArch: cycles simulated: 139650  inst.: 4285214 (ipc=13.9) sim_rate=56384 (inst/sec) elapsed = 0:0:01:16 / Tue Mar 22 07:01:44 2016
GPGPU-Sim uArch: cycles simulated: 141150  inst.: 4302602 (ipc=13.8) sim_rate=55877 (inst/sec) elapsed = 0:0:01:17 / Tue Mar 22 07:01:45 2016
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(53,0,0) tid=(50,0,0)
GPGPU-Sim uArch: cycles simulated: 143150  inst.: 4324689 (ipc=13.8) sim_rate=55444 (inst/sec) elapsed = 0:0:01:18 / Tue Mar 22 07:01:46 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (107340,36150), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 145150  inst.: 4345558 (ipc=13.7) sim_rate=55007 (inst/sec) elapsed = 0:0:01:19 / Tue Mar 22 07:01:47 2016
GPGPU-Sim uArch: cycles simulated: 146650  inst.: 4362115 (ipc=13.7) sim_rate=54526 (inst/sec) elapsed = 0:0:01:20 / Tue Mar 22 07:01:48 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (111059,36150), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (111565,36150), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (112324,36150), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 148650  inst.: 4382866 (ipc=13.6) sim_rate=54109 (inst/sec) elapsed = 0:0:01:21 / Tue Mar 22 07:01:49 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (113680,36150), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (114064,36150), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 150650  inst.: 4402865 (ipc=13.6) sim_rate=53693 (inst/sec) elapsed = 0:0:01:22 / Tue Mar 22 07:01:50 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (114597,36150), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (114915,36150), 2 CTAs running
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(47,0,0) tid=(267,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (116151,36150), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 152650  inst.: 4423771 (ipc=13.5) sim_rate=53298 (inst/sec) elapsed = 0:0:01:23 / Tue Mar 22 07:01:51 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (116515,36150), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (116526,36150), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (116696,36150), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 154650  inst.: 4444479 (ipc=13.5) sim_rate=52910 (inst/sec) elapsed = 0:0:01:24 / Tue Mar 22 07:01:52 2016
GPGPU-Sim uArch: cycles simulated: 156150  inst.: 4462482 (ipc=13.4) sim_rate=52499 (inst/sec) elapsed = 0:0:01:25 / Tue Mar 22 07:01:53 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (121308,36150), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 158150  inst.: 4486118 (ipc=13.4) sim_rate=52164 (inst/sec) elapsed = 0:0:01:26 / Tue Mar 22 07:01:54 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (123040,36150), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (123431,36150), 1 CTAs running
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(44,0,0) tid=(498,0,0)
GPGPU-Sim uArch: cycles simulated: 160650  inst.: 4515961 (ipc=13.4) sim_rate=51907 (inst/sec) elapsed = 0:0:01:27 / Tue Mar 22 07:01:55 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (125180,36150), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (125557,36150), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 162650  inst.: 4540723 (ipc=13.4) sim_rate=51599 (inst/sec) elapsed = 0:0:01:28 / Tue Mar 22 07:01:56 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (127560,36150), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (127808,36150), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (128057,36150), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (128347,36150), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 165150  inst.: 4570818 (ipc=13.3) sim_rate=51357 (inst/sec) elapsed = 0:0:01:29 / Tue Mar 22 07:01:57 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (129606,36150), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (129744,36150), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (130093,36150), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (130620,36150), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (130933,36150), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (130953,36150), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 167650  inst.: 4600805 (ipc=13.3) sim_rate=51120 (inst/sec) elapsed = 0:0:01:30 / Tue Mar 22 07:01:58 2016
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(58,0,0) tid=(319,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (132823,36150), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (132936,36150), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (132971,36150), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (133574,36150), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (133581,36150), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (134141,36150), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 170650  inst.: 4628838 (ipc=13.2) sim_rate=50866 (inst/sec) elapsed = 0:0:01:31 / Tue Mar 22 07:01:59 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (135345,36150), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (135594,36150), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (136625,36150), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (136810,36150), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (137847,36150), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (138609,36150), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (139440,36150), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 176150  inst.: 4658521 (ipc=12.9) sim_rate=50636 (inst/sec) elapsed = 0:0:01:32 / Tue Mar 22 07:02:00 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (142329,36150), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (143067,36150), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (144030,36150), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (144536,36150), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (146524,36150), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 13.

GPGPU-Sim PTX: cudaLaunch for 0x0x4016ca (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 146525
gpu_sim_insn = 1823993
gpu_ipc =      12.4483
gpu_tot_sim_cycle = 182675
gpu_tot_sim_insn = 4674074
gpu_tot_ipc =      25.5868
gpu_tot_issued_cta = 441
gpu_stall_dramfull = 453706
gpu_stall_icnt2sh    = 1031476
gpu_total_sim_rate=50805

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 354485
	L1I_total_cache_misses = 2029
	L1I_total_cache_miss_rate = 0.0057
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11212
L1D_cache:
	L1D_cache_core[0]: Access = 21709, Miss = 16390, Miss_rate = 0.755, Pending_hits = 1685, Reservation_fails = 106927
	L1D_cache_core[1]: Access = 21179, Miss = 15563, Miss_rate = 0.735, Pending_hits = 1709, Reservation_fails = 107447
	L1D_cache_core[2]: Access = 20243, Miss = 15043, Miss_rate = 0.743, Pending_hits = 1705, Reservation_fails = 106310
	L1D_cache_core[3]: Access = 20818, Miss = 15348, Miss_rate = 0.737, Pending_hits = 1661, Reservation_fails = 104505
	L1D_cache_core[4]: Access = 24751, Miss = 18109, Miss_rate = 0.732, Pending_hits = 1883, Reservation_fails = 114852
	L1D_cache_core[5]: Access = 21039, Miss = 15670, Miss_rate = 0.745, Pending_hits = 1701, Reservation_fails = 107612
	L1D_cache_core[6]: Access = 20647, Miss = 15318, Miss_rate = 0.742, Pending_hits = 1686, Reservation_fails = 103654
	L1D_cache_core[7]: Access = 21220, Miss = 15874, Miss_rate = 0.748, Pending_hits = 1723, Reservation_fails = 109604
	L1D_cache_core[8]: Access = 20944, Miss = 15436, Miss_rate = 0.737, Pending_hits = 1657, Reservation_fails = 109608
	L1D_cache_core[9]: Access = 21161, Miss = 15955, Miss_rate = 0.754, Pending_hits = 1712, Reservation_fails = 107684
	L1D_cache_core[10]: Access = 23642, Miss = 17904, Miss_rate = 0.757, Pending_hits = 1835, Reservation_fails = 115343
	L1D_cache_core[11]: Access = 19401, Miss = 14318, Miss_rate = 0.738, Pending_hits = 1539, Reservation_fails = 101049
	L1D_cache_core[12]: Access = 21023, Miss = 15659, Miss_rate = 0.745, Pending_hits = 1750, Reservation_fails = 108118
	L1D_cache_core[13]: Access = 25111, Miss = 18678, Miss_rate = 0.744, Pending_hits = 1981, Reservation_fails = 115165
	L1D_cache_core[14]: Access = 21451, Miss = 16071, Miss_rate = 0.749, Pending_hits = 1756, Reservation_fails = 107251
	L1D_total_cache_accesses = 324339
	L1D_total_cache_misses = 241336
	L1D_total_cache_miss_rate = 0.7441
	L1D_total_cache_pending_hits = 25983
	L1D_total_cache_reservation_fails = 1625129
	L1D_cache_data_port_util = 0.024
	L1D_cache_fill_port_util = 0.053
L1C_cache:
	L1C_total_cache_accesses = 60703
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0079
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 55314
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 25861
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128830
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1185247
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 60223
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1706
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 122
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 112506
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 439882
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 352456
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2029
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11212
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1483, 1092, 1120, 1090, 1494, 1107, 1081, 1092, 1029, 1107, 1120, 1081, 1107, 1107, 1081, 1444, 1107, 1003, 1053, 1079, 1107, 649, 1017, 1094, 642, 642, 590, 588, 1022, 629, 1428, 642, 118, 563, 576, 576, 982, 576, 576, 524, 576, 982, 550, 589, 576, 520, 1034, 576, 
gpgpu_n_tot_thrd_icount = 20992160
gpgpu_n_tot_w_icount = 656005
gpgpu_n_stall_shd_mem = 1798674
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 128830
gpgpu_n_mem_write_global = 114334
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 515996
gpgpu_n_store_insn = 127468
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 581069
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1795517
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2986833	W0_Idle:270762	W0_Scoreboard:920896	W1:154400	W2:108593	W3:104308	W4:79854	W5:57290	W6:26492	W7:14328	W8:4067	W9:1225	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:105448
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1030640 {8:128830,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4576784 {40:114291,72:11,136:32,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 17520880 {136:128830,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 914672 {8:114334,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 210 
maxdqlatency = 0 
maxmflatency = 959 
averagemflatency = 371 
max_icnt2mem_latency = 714 
max_icnt2sh_latency = 182674 
mrq_lat_table:8693 	307 	313 	551 	700 	242 	119 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	42236 	168976 	31967 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	27015 	10759 	19812 	72058 	67099 	46138 	388 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	8458 	58459 	57997 	3853 	78 	0 	0 	1 	6 	22 	485 	9283 	22650 	47686 	34201 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	89 	277 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         6         6        14        14        32        32        28        21        47        27        23        47         8        10        17         7 
dram[1]:         4         6        14        14        31        31        27        33        47        29        32        28         6         9         6         8 
dram[2]:         6         8        14        14        31        29        36        25        40        55        51        33        15        11        10         8 
dram[3]:         3         6        14        16        34        29        24        23        45        55        52        46         9         8         7         7 
dram[4]:         7         7        14        16        33        28        25        28        46        57        53        49        10         9        10         7 
dram[5]:        14         6        14        16        33        28        30        30        45        36        43        41         7         7        11         8 
maximum service time to same row:
dram[0]:     15603     20863     15386     15221     20019     15257     36030     26703     21743     11390     16147     18072     23704     14603     18035     16472 
dram[1]:     16359     21058     15464     14963     30754     28721     20637     15725     16988     29221     16147     27227     15939     15865     19563     21369 
dram[2]:     41346     20385     18310     15411     18100     15308     15000     20185     21576     21421     13530     14856     15785     24394     20677     24392 
dram[3]:     24662     21415     19700     12800     16857     15513     19419     11319     24404     14406     11418     23996     14325     44196     21876     16268 
dram[4]:     20997     22511     21543     25418     15009     10769     14706     21106     29381     10167     23347     30704     20599     21942     14972     32164 
dram[5]:     32270     41786     41032     11761     23276      9145     32899     18522     20847     21180     13232     11396     30063     24874     16568     43646 
average row accesses per activate:
dram[0]:  1.694444  1.972973  1.695652  2.232558  1.968254  2.084746  2.438356  3.186047  3.068965  3.837838  2.333333  2.980769  1.962264  2.181818  2.053571  2.121951 
dram[1]:  1.682927  1.843750  1.822222  2.315789  2.260870  2.256410  3.230769  4.096774  2.816667  2.929825  3.441860  2.532258  1.763636  1.978261  1.697674  1.775510 
dram[2]:  1.709677  1.862069  1.823529  1.608696  2.414634  2.527778  3.514286  3.395349  3.111111  4.562500  2.779661  2.800000  2.225000  2.571429  2.343750  2.272727 
dram[3]:  1.516129  2.241379  1.770833  1.666667  2.534884  2.312500  2.796296  2.780000  3.325000  2.929825  2.650794  3.083333  1.979592  2.371428  1.963636  1.975000 
dram[4]:  1.536585  1.916667  1.621951  2.200000  2.153846  2.636364  2.571429  4.653846  3.274510  3.173077  2.630137  3.222222  2.604651  1.979167  1.941176  2.533333 
dram[5]:  2.320000  1.914286  1.850000  1.870370  2.941176  2.217391  3.473684  3.722222  3.250000  2.881356  2.589041  2.836066  1.951220  1.931818  1.725490  2.233333 
average row locality = 10986/4523 = 2.428919
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        61        73        94        81       116       116       157       117       131       101       179       117       100        90       115        87 
dram[1]:        69        59        68        72       100        83       110       110       127       127       116       122        93        86        73        87 
dram[2]:        53        54        77        98        93        88       105       127       107       111       126       131        84        84        75        75 
dram[3]:        47        65        74        77       102       107       129       116       100       130       128       109        91        81       108        79 
dram[4]:        63        69       115        72       105       111       139       103       126       127       140       110       105        91        99        76 
dram[5]:        58        67        95        83        95        97       114       117       110       131       139       127        76        83        88        67 
total reads: 9466
bank skew: 179/47 = 3.81
chip skew: 1735/1488 = 1.17
number of total write accesses:
dram[0]:         0         0        23        15         8         7        21        20        47        41        59        38         4         6         0         0 
dram[1]:         0         0        14        16         4         5        16        17        42        40        32        35         4         5         0         0 
dram[2]:         0         0        16        13         6         3        18        19        33        35        38        51         5         6         0         0 
dram[3]:         0         0        11        18         7         4        22        23        33        37        39        39         6         2         0         0 
dram[4]:         0         0        18        16         7         5        23        18        41        38        52        35         7         4         0         0 
dram[5]:         0         0        16        18         5         5        18        17        33        39        50        46         4         2         0         0 
total reads: 1520
min_bank_accesses = 0!
chip skew: 289/230 = 1.26
average mf latency per bank:
dram[0]:       2723      2701      2228      2657     17448     17784     11081     12894      6769      6781      4747      6429      3818      3446      2619      3022
dram[1]:       3065      3063      2517      2570     20576     26508     14970     15333      6767      7559      7195      7460      4002      4119      3195      3395
dram[2]:       3274      2898      2472      2248     23091     24359     14741     13040      7654      7844      6504      5659      3771      8328      3148      3264
dram[3]:       3237      3039      2537      2412     20835     21768     12203     13583      7985      7320      6472      7422      4022      4108      2860      3050
dram[4]:       3763      3106      2257      2338     21277     20693     12422     15964      6972      7151      5756      7831      3826      3803      2759      3236
dram[5]:       3549      3006      2459      2631     24560     22465     14449     14040      8076      6979      6339      6304      5000      3673      3301      2893
maximum mf latency per bank:
dram[0]:        795       725       837       780       833       837       942       776       859       842       862       815       813       775       864       769
dram[1]:        766       791       787       765       773       833       838       899       785       821       743       827       728       796       782       760
dram[2]:        684       784       703       794       843       884       815       875       822       867       868       809       752       845       765       934
dram[3]:        707       727       749       856       815       825       758       953       830       766       812       855       824       858       799       813
dram[4]:        823       815       848       831       853       865       825       798       837       828       850       831       831       839       784       780
dram[5]:        747       760       754       840       901       822       864       816       873       791       959       787       754       777       873       789

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=241125 n_nop=235583 n_act=866 n_pre=850 n_req=2024 n_rd=3470 n_write=356 bw_util=0.03173
n_activity=41183 dram_eff=0.1858
bk0: 122a 239875i bk1: 146a 239737i bk2: 188a 238573i bk3: 162a 239200i bk4: 232a 238749i bk5: 232a 238799i bk6: 314a 237853i bk7: 234a 238538i bk8: 262a 238213i bk9: 202a 238924i bk10: 358a 236662i bk11: 234a 238323i bk12: 200a 239038i bk13: 180a 239237i bk14: 230a 239079i bk15: 174a 239472i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0569746
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=241125 n_nop=236418 n_act=726 n_pre=710 n_req=1732 n_rd=3004 n_write=267 bw_util=0.02713
n_activity=36115 dram_eff=0.1811
bk0: 138a 239738i bk1: 118a 240014i bk2: 136a 239398i bk3: 144a 239554i bk4: 200a 239333i bk5: 166a 239502i bk6: 220a 239171i bk7: 220a 239406i bk8: 254a 238381i bk9: 254a 238472i bk10: 232a 238961i bk11: 244a 238437i bk12: 186a 239246i bk13: 172a 239472i bk14: 146a 239556i bk15: 174a 239449i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0292587
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=241125 n_nop=236536 n_act=676 n_pre=660 n_req=1731 n_rd=2976 n_write=277 bw_util=0.02698
n_activity=33784 dram_eff=0.1926
bk0: 106a 240075i bk1: 108a 240139i bk2: 154a 239217i bk3: 196a 238676i bk4: 186a 239392i bk5: 176a 239485i bk6: 210a 239109i bk7: 254a 238864i bk8: 214a 238938i bk9: 222a 239113i bk10: 252a 238166i bk11: 262a 237931i bk12: 168a 239272i bk13: 168a 239413i bk14: 150a 239681i bk15: 150a 239562i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0712576
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=241125 n_nop=236270 n_act=747 n_pre=731 n_req=1784 n_rd=3086 n_write=291 bw_util=0.02801
n_activity=36809 dram_eff=0.1835
bk0: 94a 240119i bk1: 130a 240040i bk2: 148a 239428i bk3: 154a 239080i bk4: 204a 239399i bk5: 214a 239278i bk6: 258a 238725i bk7: 232a 238669i bk8: 200a 239026i bk9: 260a 238431i bk10: 256a 238236i bk11: 218a 238628i bk12: 182a 239269i bk13: 162a 239782i bk14: 216a 239168i bk15: 158a 239738i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0345298
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=241125 n_nop=235971 n_act=777 n_pre=761 n_req=1915 n_rd=3302 n_write=314 bw_util=0.02999
n_activity=38838 dram_eff=0.1862
bk0: 126a 239716i bk1: 138a 239816i bk2: 230a 238234i bk3: 144a 239236i bk4: 210a 239039i bk5: 222a 239110i bk6: 278a 238329i bk7: 206a 239329i bk8: 252a 238481i bk9: 254a 238450i bk10: 280a 237702i bk11: 220a 238330i bk12: 210a 239188i bk13: 182a 239116i bk14: 198a 239002i bk15: 152a 239954i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0710296
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=241125 n_nop=236281 n_act=731 n_pre=715 n_req=1800 n_rd=3094 n_write=304 bw_util=0.02818
n_activity=37560 dram_eff=0.1809
bk0: 116a 240210i bk1: 134a 239933i bk2: 190a 238916i bk3: 166a 239057i bk4: 190a 239642i bk5: 194a 239282i bk6: 228a 239138i bk7: 234a 239088i bk8: 220a 238973i bk9: 262a 238382i bk10: 278a 237877i bk11: 254a 238225i bk12: 152a 239613i bk13: 166a 239581i bk14: 176a 239407i bk15: 134a 239968i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0336589

========= L2 cache stats =========
L2_cache_bank[0]: Access = 20250, Miss = 953, Miss_rate = 0.047, Pending_hits = 14, Reservation_fails = 226
L2_cache_bank[1]: Access = 19843, Miss = 782, Miss_rate = 0.039, Pending_hits = 8, Reservation_fails = 139
L2_cache_bank[2]: Access = 20046, Miss = 756, Miss_rate = 0.038, Pending_hits = 4, Reservation_fails = 108
L2_cache_bank[3]: Access = 20424, Miss = 746, Miss_rate = 0.037, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[4]: Access = 19992, Miss = 720, Miss_rate = 0.036, Pending_hits = 14, Reservation_fails = 230
L2_cache_bank[5]: Access = 21070, Miss = 768, Miss_rate = 0.036, Pending_hits = 16, Reservation_fails = 334
L2_cache_bank[6]: Access = 20181, Miss = 779, Miss_rate = 0.039, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 20073, Miss = 764, Miss_rate = 0.038, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[8]: Access = 20430, Miss = 892, Miss_rate = 0.044, Pending_hits = 11, Reservation_fails = 29
L2_cache_bank[9]: Access = 20296, Miss = 759, Miss_rate = 0.037, Pending_hits = 7, Reservation_fails = 225
L2_cache_bank[10]: Access = 20580, Miss = 775, Miss_rate = 0.038, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 20084, Miss = 772, Miss_rate = 0.038, Pending_hits = 10, Reservation_fails = 0
L2_total_cache_accesses = 243269
L2_total_cache_misses = 9466
L2_total_cache_miss_rate = 0.0389
L2_total_cache_pending_hits = 117
L2_total_cache_reservation_fails = 1291
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 120500
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8309
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 658
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 113103
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 81
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1150
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 104
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 421
L2_cache_data_port_util = 0.272
L2_cache_fill_port_util = 0.017

icnt_total_pkts_mem_to_simt=758979
icnt_total_pkts_simt_to_mem=357710
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 62.579
	minimum = 6
	maximum = 538
Network latency average = 36.4792
	minimum = 6
	maximum = 482
Slowest packet = 45912
Flit latency average = 27.2264
	minimum = 6
	maximum = 482
Slowest flit = 237163
Fragmentation average = 0.107442
	minimum = 0
	maximum = 364
Injected packet rate average = 0.113366
	minimum = 0.0911722 (at node 11)
	maximum = 0.130647 (at node 25)
Accepted packet rate average = 0.113366
	minimum = 0.0911722 (at node 11)
	maximum = 0.130647 (at node 25)
Injected flit rate average = 0.263357
	minimum = 0.133151 (at node 11)
	maximum = 0.42016 (at node 24)
Accepted flit rate average= 0.263357
	minimum = 0.180781 (at node 20)
	maximum = 0.380986 (at node 13)
Injected packet length average = 2.32308
Accepted packet length average = 2.32308
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 26.4859 (7 samples)
	minimum = 6 (7 samples)
	maximum = 191.429 (7 samples)
Network latency average = 17.4432 (7 samples)
	minimum = 6 (7 samples)
	maximum = 143.571 (7 samples)
Flit latency average = 16.2638 (7 samples)
	minimum = 6 (7 samples)
	maximum = 141.571 (7 samples)
Fragmentation average = 0.0153488 (7 samples)
	minimum = 0 (7 samples)
	maximum = 52 (7 samples)
Injected packet rate average = 0.0486063 (7 samples)
	minimum = 0.0330293 (7 samples)
	maximum = 0.11029 (7 samples)
Accepted packet rate average = 0.0486063 (7 samples)
	minimum = 0.0330293 (7 samples)
	maximum = 0.11029 (7 samples)
Injected flit rate average = 0.0999068 (7 samples)
	minimum = 0.0522454 (7 samples)
	maximum = 0.204998 (7 samples)
Accepted flit rate average = 0.0999068 (7 samples)
	minimum = 0.0636694 (7 samples)
	maximum = 0.244975 (7 samples)
Injected packet size average = 2.05543 (7 samples)
Accepted packet size average = 2.05543 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 32 sec (92 sec)
gpgpu_simulation_rate = 50805 (inst/sec)
gpgpu_simulation_rate = 1985 (cycle/sec)
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,182675)
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,182675)
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,182675)
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,182675)
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,182675)
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,182675)
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,182675)
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,182675)
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,182675)
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,182675)
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,182675)
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,182675)
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,182675)
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,182675)
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,182675)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,182675)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,182675)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,182675)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,182675)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,182675)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,182675)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,182675)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,182675)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,182675)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,182675)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,182675)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,182675)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,182675)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,182675)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,182675)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,182675)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,182675)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,182675)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,182675)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,182675)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,182675)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,182675)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,182675)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,182675)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,182675)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,182675)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,182675)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,182675)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,182675)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,182675)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(10,0,0) tid=(62,0,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(11,0,0) tid=(286,0,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(42,0,0) tid=(478,0,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(6,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 183175  inst.: 5014057 (ipc=680.0) sim_rate=53914 (inst/sec) elapsed = 0:0:01:33 / Tue Mar 22 07:02:01 2016
GPGPU-Sim uArch: cycles simulated: 183675  inst.: 5060527 (ipc=386.5) sim_rate=53835 (inst/sec) elapsed = 0:0:01:34 / Tue Mar 22 07:02:02 2016
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(19,0,0) tid=(321,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1617,182675), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1618,182675)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1785,182675), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1786,182675)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1899,182675), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1900,182675)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1908,182675), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1909,182675)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1930,182675), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1931,182675)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1936,182675), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1937,182675)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1953,182675), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1954,182675)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2013,182675), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(2014,182675)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(48,0,0) tid=(473,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2034,182675), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(2035,182675)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2146,182675), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(2147,182675)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2302,182675), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(2303,182675)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2305,182675), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(2306,182675)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2320,182675), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2321,182675)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2363,182675), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(2364,182675)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2372,182675), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(2373,182675)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2382,182675), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2383,182675)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2398,182675), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2399,182675)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2410,182675), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2411,182675)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2416,182675), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 185175  inst.: 5249413 (ipc=230.1) sim_rate=55256 (inst/sec) elapsed = 0:0:01:35 / Tue Mar 22 07:02:03 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2510,182675), 2 CTAs running
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(24,0,0) tid=(242,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2608,182675), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2674,182675), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2709,182675), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2713,182675), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2733,182675), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2741,182675), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2750,182675), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2823,182675), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2849,182675), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3109,182675), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3154,182675), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (3208,182675), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (3213,182675), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3261,182675), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (3300,182675), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (3314,182675), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3353,182675), 1 CTAs running
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(30,0,0) tid=(431,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3489,182675), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3497,182675), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3628,182675), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3710,182675), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (3761,182675), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (3857,182675), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3878,182675), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3950,182675), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (3962,182675), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3989,182675), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3998,182675), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4025,182675), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4049,182675), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4082,182675), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (4103,182675), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4109,182675), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (4118,182675), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4136,182675), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4142,182675), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (4178,182675), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (4191,182675), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (4216,182675), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4279,182675), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (4343,182675), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4361,182675), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4399,182675), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 4.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 4400
gpu_sim_insn = 731316
gpu_ipc =     166.2082
gpu_tot_sim_cycle = 187075
gpu_tot_sim_insn = 5405390
gpu_tot_ipc =      28.8942
gpu_tot_issued_cta = 504
gpu_stall_dramfull = 453706
gpu_stall_icnt2sh    = 1031748
gpu_total_sim_rate=56306

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 368525
	L1I_total_cache_misses = 2029
	L1I_total_cache_miss_rate = 0.0055
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11212
L1D_cache:
	L1D_cache_core[0]: Access = 22029, Miss = 16638, Miss_rate = 0.755, Pending_hits = 1729, Reservation_fails = 109303
	L1D_cache_core[1]: Access = 21499, Miss = 15814, Miss_rate = 0.736, Pending_hits = 1753, Reservation_fails = 110295
	L1D_cache_core[2]: Access = 20603, Miss = 15321, Miss_rate = 0.744, Pending_hits = 1754, Reservation_fails = 108744
	L1D_cache_core[3]: Access = 21138, Miss = 15597, Miss_rate = 0.738, Pending_hits = 1705, Reservation_fails = 107116
	L1D_cache_core[4]: Access = 25071, Miss = 18361, Miss_rate = 0.732, Pending_hits = 1927, Reservation_fails = 117854
	L1D_cache_core[5]: Access = 21439, Miss = 15984, Miss_rate = 0.746, Pending_hits = 1753, Reservation_fails = 110345
	L1D_cache_core[6]: Access = 20967, Miss = 15566, Miss_rate = 0.742, Pending_hits = 1730, Reservation_fails = 106281
	L1D_cache_core[7]: Access = 21540, Miss = 16124, Miss_rate = 0.749, Pending_hits = 1767, Reservation_fails = 112582
	L1D_cache_core[8]: Access = 21264, Miss = 15684, Miss_rate = 0.738, Pending_hits = 1701, Reservation_fails = 111799
	L1D_cache_core[9]: Access = 21481, Miss = 16205, Miss_rate = 0.754, Pending_hits = 1756, Reservation_fails = 109963
	L1D_cache_core[10]: Access = 23882, Miss = 18093, Miss_rate = 0.758, Pending_hits = 1871, Reservation_fails = 117962
	L1D_cache_core[11]: Access = 19801, Miss = 14632, Miss_rate = 0.739, Pending_hits = 1591, Reservation_fails = 103778
	L1D_cache_core[12]: Access = 21343, Miss = 15910, Miss_rate = 0.745, Pending_hits = 1794, Reservation_fails = 110443
	L1D_cache_core[13]: Access = 25431, Miss = 18931, Miss_rate = 0.744, Pending_hits = 2024, Reservation_fails = 118055
	L1D_cache_core[14]: Access = 21851, Miss = 16385, Miss_rate = 0.750, Pending_hits = 1810, Reservation_fails = 110083
	L1D_total_cache_accesses = 329339
	L1D_total_cache_misses = 245245
	L1D_total_cache_miss_rate = 0.7447
	L1D_total_cache_pending_hits = 26665
	L1D_total_cache_reservation_fails = 1664603
	L1D_cache_data_port_util = 0.023
	L1D_cache_fill_port_util = 0.052
L1C_cache:
	L1C_total_cache_accesses = 65711
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0073
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 55341
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 26536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 129128
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1188626
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 65231
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2088
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 129
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 116117
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 475977
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 366496
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2029
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11212
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1539, 1148, 1176, 1146, 1550, 1163, 1137, 1148, 1085, 1163, 1176, 1137, 1163, 1163, 1137, 1500, 1135, 1031, 1081, 1107, 1135, 677, 1045, 1122, 670, 670, 618, 616, 1050, 657, 1456, 670, 146, 591, 604, 604, 1010, 604, 604, 552, 604, 1010, 578, 617, 604, 548, 1062, 604, 
gpgpu_n_tot_thrd_icount = 21890208
gpgpu_n_tot_w_icount = 684069
gpgpu_n_stall_shd_mem = 1838148
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 129128
gpgpu_n_mem_write_global = 118334
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 547996
gpgpu_n_store_insn = 221224
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 715642
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1834991
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3052471	W0_Idle:288795	W0_Scoreboard:932877	W1:154400	W2:108593	W3:104308	W4:79854	W5:57290	W6:26492	W7:14328	W8:4067	W9:1225	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:26	W17:117	W18:195	W19:572	W20:728	W21:1248	W22:1820	W23:1716	W24:1885	W25:1820	W26:1482	W27:819	W28:377	W29:143	W30:52	W31:0	W32:120512
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1033024 {8:129128,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4736784 {40:118291,72:11,136:32,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 17561408 {136:129128,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 946672 {8:118334,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 210 
maxdqlatency = 0 
maxmflatency = 959 
averagemflatency = 371 
max_icnt2mem_latency = 714 
max_icnt2sh_latency = 187074 
mrq_lat_table:8908 	313 	331 	604 	755 	301 	129 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	43015 	172390 	32072 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	27417 	10851 	19888 	72403 	69465 	47155 	388 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	8599 	58607 	58006 	3853 	78 	0 	0 	1 	6 	22 	485 	9283 	22650 	47686 	38201 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	91 	284 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         6         6        14        14        32        32        28        21        47        27        23        47         8        10        17         7 
dram[1]:         4         6        14        14        31        31        27        33        47        29        32        28         6         9         6         8 
dram[2]:         6         8        14        14        31        29        36        25        40        55        51        33        15        11        10         8 
dram[3]:         3         6        14        16        34        29        24        23        45        55        52        46         9         8         7         7 
dram[4]:         7         7        14        16        33        28        25        28        46        57        53        49        10         9        10         7 
dram[5]:        14         6        14        16        33        28        30        30        45        36        43        41         7         7        11         8 
maximum service time to same row:
dram[0]:     15603     20863     15386     15221     20019     15257     36030     26703     21743     11390     16147     18072     23704     14603     18035     16472 
dram[1]:     16359     21058     15464     14963     30754     28721     20637     15725     16988     29221     16147     27227     15939     15865     19563     21369 
dram[2]:     41346     20385     18310     15411     18100     15308     15000     20185     21576     21421     13530     14856     15785     24394     20677     24392 
dram[3]:     24662     21415     19700     12800     16857     15513     19419     11319     24404     14406     11418     23996     14325     44196     21876     16268 
dram[4]:     20997     22511     21543     25418     15009     10769     14706     21106     29381     10167     23347     30704     20599     21942     14972     32164 
dram[5]:     32270     41786     41032     11761     23276      9145     32899     18522     20847     21180     13232     11396     30063     24874     16568     43646 
average row accesses per activate:
dram[0]:  1.694444  1.972973  2.144928  2.930233  1.968254  2.084746  2.438356  3.186047  3.068965  3.837838  2.333333  2.980769  1.962264  2.181818  2.053571  2.121951 
dram[1]:  1.682927  1.843750  2.866667  3.184211  2.304348  2.333333  3.230769  4.096774  2.816667  2.929825  3.441860  2.532258  1.763636  1.978261  1.697674  1.775510 
dram[2]:  1.709677  1.862069  2.235294  1.797101  2.414634  2.527778  3.514286  3.395349  3.111111  4.562500  2.779661  2.800000  2.225000  2.571429  2.343750  2.272727 
dram[3]:  1.516129  2.241379  2.562500  2.526316  2.534884  2.326531  2.796296  2.780000  3.325000  2.929825  2.650794  3.083333  1.979592  2.371428  1.963636  1.975000 
dram[4]:  1.536585  1.916667  1.891566  3.050000  2.153846  2.636364  2.571429  4.653846  3.274510  3.173077  2.630137  3.222222  2.604651  1.979167  1.941176  2.533333 
dram[5]:  2.320000  1.914286  2.550000  2.722222  2.941176  2.217391  3.473684  3.722222  3.250000  2.881356  2.589041  2.836066  1.951220  1.931818  1.725490  2.233333 
average row locality = 11402/4525 = 2.519779
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        61        73       104        90       116       116       157       117       131       101       179       117       100        90       115        87 
dram[1]:        69        59        80        82       101        84       110       110       127       127       116       122        93        86        73        87 
dram[2]:        53        54        85       103        93        88       105       127       107       111       126       131        84        84        75        75 
dram[3]:        47        65        85        91       102       108       129       116       100       130       128       109        91        81       108        79 
dram[4]:        63        69       123        83       105       111       139       103       126       127       140       110       105        91        99        76 
dram[5]:        58        67       107        96        95        97       114       117       110       131       139       127        76        83        88        67 
total reads: 9592
bank skew: 179/47 = 3.81
chip skew: 1754/1501 = 1.17
number of total write accesses:
dram[0]:         0         0        44        36         8         7        21        20        47        41        59        38         4         6         0         0 
dram[1]:         0         0        49        39         5         7        16        17        42        40        32        35         4         5         0         0 
dram[2]:         0         0        29        21         6         3        18        19        33        35        38        51         5         6         0         0 
dram[3]:         0         0        38        53         7         6        22        23        33        37        39        39         6         2         0         0 
dram[4]:         0         0        34        39         7         5        23        18        41        38        52        35         7         4         0         0 
dram[5]:         0         0        46        51         5         5        18        17        33        39        50        46         4         2         0         0 
total reads: 1810
min_bank_accesses = 0!
chip skew: 331/264 = 1.25
average mf latency per bank:
dram[0]:       2723      2701      1891      2168     17827     18146     11187     13066      6769      6781      4747      6429      3818      3446      2619      3022
dram[1]:       3065      3063      1764      2033     20654     26136     15158     15492      6767      7559      7195      7460      4002      4119      3195      3395
dram[2]:       3274      2898      2185      2185     23573     24967     14932     13200      7654      7844      6504      5659      3771     12125      3148      3264
dram[3]:       3237      3039      1940      1762     21306     21619     12326     13715      7985      7320      6472      7422      4022      4108      2860      3050
dram[4]:       3763      3106      2076      1876     21675     21075     12535     16112      6972      7151      5756      7831      3826      3803      2759      3236
dram[5]:       3549      3006      1916      1951     24999     22889     14598     14184      8076      6979      6339      6304      5000      3673      3301      2893
maximum mf latency per bank:
dram[0]:        795       725       837       780       833       837       942       776       859       842       862       815       813       775       864       769
dram[1]:        766       791       787       765       773       833       838       899       785       821       743       827       728       796       782       760
dram[2]:        684       784       703       794       843       884       815       875       822       867       868       809       752       845       765       934
dram[3]:        707       727       749       856       815       825       758       953       830       766       812       855       824       858       799       813
dram[4]:        823       815       848       831       853       865       825       798       837       828       850       831       831       839       784       780
dram[5]:        747       760       754       840       901       822       864       816       873       791       959       787       754       777       873       789

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=246932 n_nop=241310 n_act=866 n_pre=850 n_req=2085 n_rd=3508 n_write=398 bw_util=0.03164
n_activity=41812 dram_eff=0.1868
bk0: 122a 245682i bk1: 146a 245544i bk2: 208a 244162i bk3: 180a 244725i bk4: 232a 244556i bk5: 232a 244606i bk6: 314a 243660i bk7: 234a 244345i bk8: 262a 244020i bk9: 202a 244731i bk10: 358a 242469i bk11: 234a 244130i bk12: 200a 244845i bk13: 180a 245044i bk14: 230a 244886i bk15: 174a 245279i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0582144
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=246932 n_nop=242116 n_act=726 n_pre=710 n_req=1817 n_rd=3052 n_write=328 bw_util=0.02738
n_activity=36860 dram_eff=0.1834
bk0: 138a 245545i bk1: 118a 245821i bk2: 160a 244807i bk3: 164a 245017i bk4: 202a 245125i bk5: 168a 245283i bk6: 220a 244978i bk7: 220a 245213i bk8: 254a 244188i bk9: 254a 244279i bk10: 232a 244768i bk11: 244a 244244i bk12: 186a 245053i bk13: 172a 245279i bk14: 146a 245363i bk15: 174a 245256i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0353782
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=246932 n_nop=242296 n_act=676 n_pre=660 n_req=1765 n_rd=3002 n_write=298 bw_util=0.02673
n_activity=34172 dram_eff=0.1931
bk0: 106a 245882i bk1: 108a 245946i bk2: 170a 244871i bk3: 206a 244379i bk4: 186a 245199i bk5: 176a 245292i bk6: 210a 244916i bk7: 254a 244671i bk8: 214a 244745i bk9: 222a 244920i bk10: 252a 243973i bk11: 262a 243738i bk12: 168a 245079i bk13: 168a 245220i bk14: 150a 245488i bk15: 150a 245369i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0700881
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=246932 n_nop=241959 n_act=748 n_pre=732 n_req=1874 n_rd=3138 n_write=355 bw_util=0.02829
n_activity=37649 dram_eff=0.1856
bk0: 94a 245927i bk1: 130a 245848i bk2: 170a 244902i bk3: 182a 244472i bk4: 204a 245207i bk5: 216a 245050i bk6: 258a 244531i bk7: 232a 244475i bk8: 200a 244832i bk9: 260a 244237i bk10: 256a 244042i bk11: 218a 244434i bk12: 182a 245076i bk13: 162a 245589i bk14: 216a 244975i bk15: 158a 245545i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.04221
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=246932 n_nop=241699 n_act=778 n_pre=762 n_req=1973 n_rd=3340 n_write=353 bw_util=0.02991
n_activity=39472 dram_eff=0.1871
bk0: 126a 245524i bk1: 138a 245624i bk2: 246a 243815i bk3: 166a 244783i bk4: 210a 244845i bk5: 222a 244916i bk6: 278a 244135i bk7: 206a 245135i bk8: 252a 244287i bk9: 254a 244256i bk10: 280a 243509i bk11: 220a 244137i bk12: 210a 244996i bk13: 182a 244924i bk14: 198a 244810i bk15: 152a 245762i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.072198
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=246932 n_nop=241975 n_act=731 n_pre=715 n_req=1888 n_rd=3144 n_write=367 bw_util=0.02844
n_activity=38367 dram_eff=0.183
bk0: 116a 246017i bk1: 134a 245740i bk2: 214a 244367i bk3: 192a 244459i bk4: 190a 245449i bk5: 194a 245089i bk6: 228a 244945i bk7: 234a 244895i bk8: 220a 244780i bk9: 262a 244189i bk10: 278a 243684i bk11: 254a 244032i bk12: 152a 245420i bk13: 166a 245388i bk14: 176a 245214i bk15: 134a 245775i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0398814

========= L2 cache stats =========
L2_cache_bank[0]: Access = 20522, Miss = 963, Miss_rate = 0.047, Pending_hits = 25, Reservation_fails = 226
L2_cache_bank[1]: Access = 20117, Miss = 791, Miss_rate = 0.039, Pending_hits = 20, Reservation_fails = 139
L2_cache_bank[2]: Access = 20319, Miss = 769, Miss_rate = 0.038, Pending_hits = 27, Reservation_fails = 108
L2_cache_bank[3]: Access = 20696, Miss = 757, Miss_rate = 0.037, Pending_hits = 27, Reservation_fails = 0
L2_cache_bank[4]: Access = 20264, Miss = 728, Miss_rate = 0.036, Pending_hits = 19, Reservation_fails = 230
L2_cache_bank[5]: Access = 22342, Miss = 773, Miss_rate = 0.035, Pending_hits = 19, Reservation_fails = 334
L2_cache_bank[6]: Access = 20455, Miss = 790, Miss_rate = 0.039, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[7]: Access = 20353, Miss = 779, Miss_rate = 0.038, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[8]: Access = 20703, Miss = 900, Miss_rate = 0.043, Pending_hits = 19, Reservation_fails = 29
L2_cache_bank[9]: Access = 20576, Miss = 770, Miss_rate = 0.037, Pending_hits = 19, Reservation_fails = 225
L2_cache_bank[10]: Access = 20854, Miss = 787, Miss_rate = 0.038, Pending_hits = 25, Reservation_fails = 0
L2_cache_bank[11]: Access = 20366, Miss = 785, Miss_rate = 0.039, Pending_hits = 30, Reservation_fails = 0
L2_total_cache_accesses = 247567
L2_total_cache_misses = 9592
L2_total_cache_miss_rate = 0.0387
L2_total_cache_pending_hits = 281
L2_total_cache_reservation_fails = 1291
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 120798
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8309
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 658
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 116813
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 245
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1276
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 104
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 421
L2_cache_data_port_util = 0.268
L2_cache_fill_port_util = 0.017

icnt_total_pkts_mem_to_simt=764469
icnt_total_pkts_simt_to_mem=366008
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 52.4888
	minimum = 6
	maximum = 316
Network latency average = 29.0383
	minimum = 6
	maximum = 182
Slowest packet = 486975
Flit latency average = 33.5764
	minimum = 6
	maximum = 181
Slowest flit = 1119041
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0723569
	minimum = 0.0463636 (at node 10)
	maximum = 0.289091 (at node 20)
Accepted packet rate average = 0.0723569
	minimum = 0.0463636 (at node 10)
	maximum = 0.289091 (at node 20)
Injected flit rate average = 0.116061
	minimum = 0.0836364 (at node 15)
	maximum = 0.310909 (at node 20)
Accepted flit rate average= 0.116061
	minimum = 0.0572727 (at node 10)
	maximum = 0.572727 (at node 20)
Injected packet length average = 1.604
Accepted packet length average = 1.604
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 29.7363 (8 samples)
	minimum = 6 (8 samples)
	maximum = 207 (8 samples)
Network latency average = 18.8926 (8 samples)
	minimum = 6 (8 samples)
	maximum = 148.375 (8 samples)
Flit latency average = 18.4279 (8 samples)
	minimum = 6 (8 samples)
	maximum = 146.5 (8 samples)
Fragmentation average = 0.0134302 (8 samples)
	minimum = 0 (8 samples)
	maximum = 45.5 (8 samples)
Injected packet rate average = 0.0515752 (8 samples)
	minimum = 0.0346961 (8 samples)
	maximum = 0.13264 (8 samples)
Accepted packet rate average = 0.0515752 (8 samples)
	minimum = 0.0346961 (8 samples)
	maximum = 0.13264 (8 samples)
Injected flit rate average = 0.101926 (8 samples)
	minimum = 0.0561692 (8 samples)
	maximum = 0.218237 (8 samples)
Accepted flit rate average = 0.101926 (8 samples)
	minimum = 0.0628698 (8 samples)
	maximum = 0.285944 (8 samples)
Injected packet size average = 1.97626 (8 samples)
Accepted packet size average = 1.97626 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 36 sec (96 sec)
gpgpu_simulation_rate = 56306 (inst/sec)
gpgpu_simulation_rate = 1948 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40158e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,187075)
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,187075)
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,187075)
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,187075)
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,187075)
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,187075)
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,187075)
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,187075)
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,187075)
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,187075)
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,187075)
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,187075)
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,187075)
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,187075)
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,187075)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,187075)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,187075)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,187075)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,187075)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,187075)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,187075)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,187075)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,187075)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,187075)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,187075)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,187075)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,187075)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,187075)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,187075)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,187075)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,187075)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,187075)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,187075)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,187075)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,187075)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,187075)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,187075)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,187075)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,187075)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,187075)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,187075)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,187075)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,187075)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,187075)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,187075)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(6,0,0) tid=(315,0,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(1,0,0) tid=(283,0,0)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(43,0,0) tid=(411,0,0)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(14,0,0) tid=(57,0,0)
GPGPU-Sim uArch: cycles simulated: 187575  inst.: 5727158 (ipc=643.5) sim_rate=59042 (inst/sec) elapsed = 0:0:01:37 / Tue Mar 22 07:02:05 2016
GPGPU-Sim uArch: cycles simulated: 188575  inst.: 5788081 (ipc=255.1) sim_rate=59062 (inst/sec) elapsed = 0:0:01:38 / Tue Mar 22 07:02:06 2016
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(10,0,0) tid=(324,0,0)
GPGPU-Sim uArch: cycles simulated: 190575  inst.: 5817439 (ipc=117.7) sim_rate=58762 (inst/sec) elapsed = 0:0:01:39 / Tue Mar 22 07:02:07 2016
GPGPU-Sim uArch: cycles simulated: 192575  inst.: 5838236 (ipc=78.7) sim_rate=58382 (inst/sec) elapsed = 0:0:01:40 / Tue Mar 22 07:02:08 2016
GPGPU-Sim uArch: cycles simulated: 194075  inst.: 5855973 (ipc=64.4) sim_rate=57979 (inst/sec) elapsed = 0:0:01:41 / Tue Mar 22 07:02:09 2016
GPGPU-Sim uArch: cycles simulated: 196075  inst.: 5877933 (ipc=52.5) sim_rate=57626 (inst/sec) elapsed = 0:0:01:42 / Tue Mar 22 07:02:10 2016
GPGPU-Sim uArch: cycles simulated: 198075  inst.: 5900397 (ipc=45.0) sim_rate=57285 (inst/sec) elapsed = 0:0:01:43 / Tue Mar 22 07:02:11 2016
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(3,0,0) tid=(131,0,0)
GPGPU-Sim uArch: cycles simulated: 200075  inst.: 5920153 (ipc=39.6) sim_rate=56924 (inst/sec) elapsed = 0:0:01:44 / Tue Mar 22 07:02:12 2016
GPGPU-Sim uArch: cycles simulated: 201575  inst.: 5934738 (ipc=36.5) sim_rate=56521 (inst/sec) elapsed = 0:0:01:45 / Tue Mar 22 07:02:13 2016
GPGPU-Sim uArch: cycles simulated: 203575  inst.: 5957110 (ipc=33.4) sim_rate=56199 (inst/sec) elapsed = 0:0:01:46 / Tue Mar 22 07:02:14 2016
GPGPU-Sim uArch: cycles simulated: 205575  inst.: 5976824 (ipc=30.9) sim_rate=55858 (inst/sec) elapsed = 0:0:01:47 / Tue Mar 22 07:02:15 2016
GPGPU-Sim uArch: cycles simulated: 207075  inst.: 5994283 (ipc=29.4) sim_rate=55502 (inst/sec) elapsed = 0:0:01:48 / Tue Mar 22 07:02:16 2016
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(6,0,0) tid=(463,0,0)
GPGPU-Sim uArch: cycles simulated: 209075  inst.: 6013932 (ipc=27.7) sim_rate=55173 (inst/sec) elapsed = 0:0:01:49 / Tue Mar 22 07:02:17 2016
GPGPU-Sim uArch: cycles simulated: 211075  inst.: 6035755 (ipc=26.3) sim_rate=54870 (inst/sec) elapsed = 0:0:01:50 / Tue Mar 22 07:02:18 2016
GPGPU-Sim uArch: cycles simulated: 212575  inst.: 6050025 (ipc=25.3) sim_rate=54504 (inst/sec) elapsed = 0:0:01:51 / Tue Mar 22 07:02:19 2016
GPGPU-Sim uArch: cycles simulated: 214575  inst.: 6069809 (ipc=24.2) sim_rate=54194 (inst/sec) elapsed = 0:0:01:52 / Tue Mar 22 07:02:20 2016
GPGPU-Sim uArch: cycles simulated: 216575  inst.: 6090011 (ipc=23.2) sim_rate=53893 (inst/sec) elapsed = 0:0:01:53 / Tue Mar 22 07:02:21 2016
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(11,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 218075  inst.: 6105851 (ipc=22.6) sim_rate=53560 (inst/sec) elapsed = 0:0:01:54 / Tue Mar 22 07:02:22 2016
GPGPU-Sim uArch: cycles simulated: 220075  inst.: 6126399 (ipc=21.8) sim_rate=53273 (inst/sec) elapsed = 0:0:01:55 / Tue Mar 22 07:02:23 2016
GPGPU-Sim uArch: cycles simulated: 222075  inst.: 6147049 (ipc=21.2) sim_rate=52991 (inst/sec) elapsed = 0:0:01:56 / Tue Mar 22 07:02:24 2016
GPGPU-Sim uArch: cycles simulated: 223575  inst.: 6161153 (ipc=20.7) sim_rate=52659 (inst/sec) elapsed = 0:0:01:57 / Tue Mar 22 07:02:25 2016
GPGPU-Sim uArch: cycles simulated: 225575  inst.: 6183679 (ipc=20.2) sim_rate=52404 (inst/sec) elapsed = 0:0:01:58 / Tue Mar 22 07:02:26 2016
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(10,0,0) tid=(30,0,0)
GPGPU-Sim uArch: cycles simulated: 227575  inst.: 6202719 (ipc=19.7) sim_rate=52123 (inst/sec) elapsed = 0:0:01:59 / Tue Mar 22 07:02:27 2016
GPGPU-Sim uArch: cycles simulated: 229575  inst.: 6224104 (ipc=19.3) sim_rate=51867 (inst/sec) elapsed = 0:0:02:00 / Tue Mar 22 07:02:28 2016
GPGPU-Sim uArch: cycles simulated: 231075  inst.: 6238844 (ipc=18.9) sim_rate=51560 (inst/sec) elapsed = 0:0:02:01 / Tue Mar 22 07:02:29 2016
GPGPU-Sim uArch: cycles simulated: 233075  inst.: 6259785 (ipc=18.6) sim_rate=51309 (inst/sec) elapsed = 0:0:02:02 / Tue Mar 22 07:02:30 2016
GPGPU-Sim uArch: cycles simulated: 235075  inst.: 6281596 (ipc=18.3) sim_rate=51069 (inst/sec) elapsed = 0:0:02:03 / Tue Mar 22 07:02:31 2016
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(11,0,0) tid=(105,0,0)
GPGPU-Sim uArch: cycles simulated: 236575  inst.: 6296100 (ipc=18.0) sim_rate=50775 (inst/sec) elapsed = 0:0:02:04 / Tue Mar 22 07:02:32 2016
GPGPU-Sim uArch: cycles simulated: 238575  inst.: 6316359 (ipc=17.7) sim_rate=50530 (inst/sec) elapsed = 0:0:02:05 / Tue Mar 22 07:02:33 2016
GPGPU-Sim uArch: cycles simulated: 240575  inst.: 6338091 (ipc=17.4) sim_rate=50302 (inst/sec) elapsed = 0:0:02:06 / Tue Mar 22 07:02:34 2016
GPGPU-Sim uArch: cycles simulated: 242075  inst.: 6354472 (ipc=17.3) sim_rate=50035 (inst/sec) elapsed = 0:0:02:07 / Tue Mar 22 07:02:35 2016
GPGPU-Sim uArch: cycles simulated: 244075  inst.: 6375305 (ipc=17.0) sim_rate=49807 (inst/sec) elapsed = 0:0:02:08 / Tue Mar 22 07:02:36 2016
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(1,0,0) tid=(29,0,0)
GPGPU-Sim uArch: cycles simulated: 246075  inst.: 6395623 (ipc=16.8) sim_rate=49578 (inst/sec) elapsed = 0:0:02:09 / Tue Mar 22 07:02:37 2016
GPGPU-Sim uArch: cycles simulated: 247575  inst.: 6410600 (ipc=16.6) sim_rate=49312 (inst/sec) elapsed = 0:0:02:10 / Tue Mar 22 07:02:38 2016
GPGPU-Sim uArch: cycles simulated: 249575  inst.: 6431180 (ipc=16.4) sim_rate=49092 (inst/sec) elapsed = 0:0:02:11 / Tue Mar 22 07:02:39 2016
GPGPU-Sim uArch: cycles simulated: 251575  inst.: 6450596 (ipc=16.2) sim_rate=48868 (inst/sec) elapsed = 0:0:02:12 / Tue Mar 22 07:02:40 2016
GPGPU-Sim uArch: cycles simulated: 253075  inst.: 6466064 (ipc=16.1) sim_rate=48617 (inst/sec) elapsed = 0:0:02:13 / Tue Mar 22 07:02:41 2016
GPGPU-Sim uArch: cycles simulated: 255075  inst.: 6485943 (ipc=15.9) sim_rate=48402 (inst/sec) elapsed = 0:0:02:14 / Tue Mar 22 07:02:42 2016
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(5,0,0) tid=(25,0,0)
GPGPU-Sim uArch: cycles simulated: 257075  inst.: 6508022 (ipc=15.8) sim_rate=48207 (inst/sec) elapsed = 0:0:02:15 / Tue Mar 22 07:02:43 2016
GPGPU-Sim uArch: cycles simulated: 259075  inst.: 6528303 (ipc=15.6) sim_rate=48002 (inst/sec) elapsed = 0:0:02:16 / Tue Mar 22 07:02:44 2016
GPGPU-Sim uArch: cycles simulated: 260575  inst.: 6543881 (ipc=15.5) sim_rate=47765 (inst/sec) elapsed = 0:0:02:17 / Tue Mar 22 07:02:45 2016
GPGPU-Sim uArch: cycles simulated: 262575  inst.: 6564978 (ipc=15.4) sim_rate=47572 (inst/sec) elapsed = 0:0:02:18 / Tue Mar 22 07:02:46 2016
GPGPU-Sim uArch: cycles simulated: 264075  inst.: 6582338 (ipc=15.3) sim_rate=47354 (inst/sec) elapsed = 0:0:02:19 / Tue Mar 22 07:02:47 2016
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(10,0,0) tid=(248,0,0)
GPGPU-Sim uArch: cycles simulated: 266075  inst.: 6602052 (ipc=15.1) sim_rate=47157 (inst/sec) elapsed = 0:0:02:20 / Tue Mar 22 07:02:48 2016
GPGPU-Sim uArch: cycles simulated: 267575  inst.: 6616526 (ipc=15.0) sim_rate=46925 (inst/sec) elapsed = 0:0:02:21 / Tue Mar 22 07:02:49 2016
GPGPU-Sim uArch: cycles simulated: 269575  inst.: 6638899 (ipc=15.0) sim_rate=46752 (inst/sec) elapsed = 0:0:02:22 / Tue Mar 22 07:02:50 2016
GPGPU-Sim uArch: cycles simulated: 271075  inst.: 6654392 (ipc=14.9) sim_rate=46534 (inst/sec) elapsed = 0:0:02:23 / Tue Mar 22 07:02:51 2016
GPGPU-Sim uArch: cycles simulated: 273075  inst.: 6674838 (ipc=14.8) sim_rate=46353 (inst/sec) elapsed = 0:0:02:24 / Tue Mar 22 07:02:52 2016
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(21,0,0) tid=(155,0,0)
GPGPU-Sim uArch: cycles simulated: 274575  inst.: 6690368 (ipc=14.7) sim_rate=46140 (inst/sec) elapsed = 0:0:02:25 / Tue Mar 22 07:02:53 2016
GPGPU-Sim uArch: cycles simulated: 276575  inst.: 6710029 (ipc=14.6) sim_rate=45959 (inst/sec) elapsed = 0:0:02:26 / Tue Mar 22 07:02:54 2016
GPGPU-Sim uArch: cycles simulated: 278575  inst.: 6731023 (ipc=14.5) sim_rate=45789 (inst/sec) elapsed = 0:0:02:27 / Tue Mar 22 07:02:55 2016
GPGPU-Sim uArch: cycles simulated: 280075  inst.: 6747426 (ipc=14.4) sim_rate=45590 (inst/sec) elapsed = 0:0:02:28 / Tue Mar 22 07:02:56 2016
GPGPU-Sim uArch: cycles simulated: 282075  inst.: 6769435 (ipc=14.4) sim_rate=45432 (inst/sec) elapsed = 0:0:02:29 / Tue Mar 22 07:02:57 2016
GPGPU-Sim uArch: cycles simulated: 283575  inst.: 6784912 (ipc=14.3) sim_rate=45232 (inst/sec) elapsed = 0:0:02:30 / Tue Mar 22 07:02:58 2016
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(29,0,0) tid=(257,0,0)
GPGPU-Sim uArch: cycles simulated: 285575  inst.: 6808362 (ipc=14.2) sim_rate=45088 (inst/sec) elapsed = 0:0:02:31 / Tue Mar 22 07:02:59 2016
GPGPU-Sim uArch: cycles simulated: 287575  inst.: 6827858 (ipc=14.2) sim_rate=44920 (inst/sec) elapsed = 0:0:02:32 / Tue Mar 22 07:03:00 2016
GPGPU-Sim uArch: cycles simulated: 289075  inst.: 6846117 (ipc=14.1) sim_rate=44745 (inst/sec) elapsed = 0:0:02:33 / Tue Mar 22 07:03:01 2016
GPGPU-Sim uArch: cycles simulated: 291075  inst.: 6866759 (ipc=14.1) sim_rate=44589 (inst/sec) elapsed = 0:0:02:34 / Tue Mar 22 07:03:02 2016
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(1,0,0) tid=(50,0,0)
GPGPU-Sim uArch: cycles simulated: 293075  inst.: 6887621 (ipc=14.0) sim_rate=44436 (inst/sec) elapsed = 0:0:02:35 / Tue Mar 22 07:03:03 2016
GPGPU-Sim uArch: cycles simulated: 294575  inst.: 6904578 (ipc=13.9) sim_rate=44260 (inst/sec) elapsed = 0:0:02:36 / Tue Mar 22 07:03:04 2016
GPGPU-Sim uArch: cycles simulated: 296575  inst.: 6926670 (ipc=13.9) sim_rate=44118 (inst/sec) elapsed = 0:0:02:37 / Tue Mar 22 07:03:05 2016
GPGPU-Sim uArch: cycles simulated: 298575  inst.: 6948398 (ipc=13.8) sim_rate=43977 (inst/sec) elapsed = 0:0:02:38 / Tue Mar 22 07:03:06 2016
GPGPU-Sim uArch: cycles simulated: 300075  inst.: 6964703 (ipc=13.8) sim_rate=43803 (inst/sec) elapsed = 0:0:02:39 / Tue Mar 22 07:03:07 2016
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(15,0,0) tid=(257,0,0)
GPGPU-Sim uArch: cycles simulated: 302075  inst.: 6985940 (ipc=13.7) sim_rate=43662 (inst/sec) elapsed = 0:0:02:40 / Tue Mar 22 07:03:08 2016
GPGPU-Sim uArch: cycles simulated: 304075  inst.: 7007427 (ipc=13.7) sim_rate=43524 (inst/sec) elapsed = 0:0:02:41 / Tue Mar 22 07:03:09 2016
GPGPU-Sim uArch: cycles simulated: 306075  inst.: 7028344 (ipc=13.6) sim_rate=43384 (inst/sec) elapsed = 0:0:02:42 / Tue Mar 22 07:03:10 2016
GPGPU-Sim uArch: cycles simulated: 307575  inst.: 7044601 (ipc=13.6) sim_rate=43218 (inst/sec) elapsed = 0:0:02:43 / Tue Mar 22 07:03:11 2016
GPGPU-Sim uArch: cycles simulated: 309575  inst.: 7065881 (ipc=13.6) sim_rate=43084 (inst/sec) elapsed = 0:0:02:44 / Tue Mar 22 07:03:12 2016
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(29,0,0) tid=(345,0,0)
GPGPU-Sim uArch: cycles simulated: 311575  inst.: 7087525 (ipc=13.5) sim_rate=42954 (inst/sec) elapsed = 0:0:02:45 / Tue Mar 22 07:03:13 2016
GPGPU-Sim uArch: cycles simulated: 313075  inst.: 7101686 (ipc=13.5) sim_rate=42781 (inst/sec) elapsed = 0:0:02:46 / Tue Mar 22 07:03:14 2016
GPGPU-Sim uArch: cycles simulated: 315075  inst.: 7121731 (ipc=13.4) sim_rate=42645 (inst/sec) elapsed = 0:0:02:47 / Tue Mar 22 07:03:15 2016
GPGPU-Sim uArch: cycles simulated: 317075  inst.: 7143267 (ipc=13.4) sim_rate=42519 (inst/sec) elapsed = 0:0:02:48 / Tue Mar 22 07:03:16 2016
GPGPU-Sim uArch: cycles simulated: 319075  inst.: 7163076 (ipc=13.3) sim_rate=42385 (inst/sec) elapsed = 0:0:02:49 / Tue Mar 22 07:03:17 2016
GPGPU-Sim uArch: cycles simulated: 320575  inst.: 7178936 (ipc=13.3) sim_rate=42229 (inst/sec) elapsed = 0:0:02:50 / Tue Mar 22 07:03:18 2016
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(24,0,0) tid=(141,0,0)
GPGPU-Sim uArch: cycles simulated: 322575  inst.: 7201737 (ipc=13.3) sim_rate=42115 (inst/sec) elapsed = 0:0:02:51 / Tue Mar 22 07:03:19 2016
GPGPU-Sim uArch: cycles simulated: 324075  inst.: 7217265 (ipc=13.2) sim_rate=41960 (inst/sec) elapsed = 0:0:02:52 / Tue Mar 22 07:03:20 2016
GPGPU-Sim uArch: cycles simulated: 326075  inst.: 7239418 (ipc=13.2) sim_rate=41846 (inst/sec) elapsed = 0:0:02:53 / Tue Mar 22 07:03:21 2016
GPGPU-Sim uArch: cycles simulated: 327575  inst.: 7254742 (ipc=13.2) sim_rate=41693 (inst/sec) elapsed = 0:0:02:54 / Tue Mar 22 07:03:22 2016
GPGPU-Sim uArch: cycles simulated: 329575  inst.: 7275892 (ipc=13.1) sim_rate=41576 (inst/sec) elapsed = 0:0:02:55 / Tue Mar 22 07:03:23 2016
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(16,0,0) tid=(270,0,0)
GPGPU-Sim uArch: cycles simulated: 331075  inst.: 7290867 (ipc=13.1) sim_rate=41425 (inst/sec) elapsed = 0:0:02:56 / Tue Mar 22 07:03:24 2016
GPGPU-Sim uArch: cycles simulated: 333075  inst.: 7310561 (ipc=13.0) sim_rate=41302 (inst/sec) elapsed = 0:0:02:57 / Tue Mar 22 07:03:25 2016
GPGPU-Sim uArch: cycles simulated: 335075  inst.: 7333035 (ipc=13.0) sim_rate=41196 (inst/sec) elapsed = 0:0:02:58 / Tue Mar 22 07:03:26 2016
GPGPU-Sim uArch: cycles simulated: 336575  inst.: 7347832 (ipc=13.0) sim_rate=41049 (inst/sec) elapsed = 0:0:02:59 / Tue Mar 22 07:03:27 2016
GPGPU-Sim uArch: cycles simulated: 338575  inst.: 7367967 (ipc=13.0) sim_rate=40933 (inst/sec) elapsed = 0:0:03:00 / Tue Mar 22 07:03:28 2016
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(26,0,0) tid=(346,0,0)
GPGPU-Sim uArch: cycles simulated: 340575  inst.: 7390219 (ipc=12.9) sim_rate=40829 (inst/sec) elapsed = 0:0:03:01 / Tue Mar 22 07:03:29 2016
GPGPU-Sim uArch: cycles simulated: 342075  inst.: 7404454 (ipc=12.9) sim_rate=40683 (inst/sec) elapsed = 0:0:03:02 / Tue Mar 22 07:03:30 2016
GPGPU-Sim uArch: cycles simulated: 344075  inst.: 7425730 (ipc=12.9) sim_rate=40577 (inst/sec) elapsed = 0:0:03:03 / Tue Mar 22 07:03:31 2016
GPGPU-Sim uArch: cycles simulated: 346075  inst.: 7446436 (ipc=12.8) sim_rate=40469 (inst/sec) elapsed = 0:0:03:04 / Tue Mar 22 07:03:32 2016
GPGPU-Sim uArch: cycles simulated: 348075  inst.: 7466012 (ipc=12.8) sim_rate=40356 (inst/sec) elapsed = 0:0:03:05 / Tue Mar 22 07:03:33 2016
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(28,0,0) tid=(461,0,0)
GPGPU-Sim uArch: cycles simulated: 350075  inst.: 7486293 (ipc=12.8) sim_rate=40248 (inst/sec) elapsed = 0:0:03:06 / Tue Mar 22 07:03:34 2016
GPGPU-Sim uArch: cycles simulated: 352075  inst.: 7506452 (ipc=12.7) sim_rate=40141 (inst/sec) elapsed = 0:0:03:07 / Tue Mar 22 07:03:35 2016
GPGPU-Sim uArch: cycles simulated: 354075  inst.: 7527421 (ipc=12.7) sim_rate=40039 (inst/sec) elapsed = 0:0:03:08 / Tue Mar 22 07:03:36 2016
GPGPU-Sim uArch: cycles simulated: 355575  inst.: 7542888 (ipc=12.7) sim_rate=39909 (inst/sec) elapsed = 0:0:03:09 / Tue Mar 22 07:03:37 2016
GPGPU-Sim uArch: cycles simulated: 357575  inst.: 7563043 (ipc=12.7) sim_rate=39805 (inst/sec) elapsed = 0:0:03:10 / Tue Mar 22 07:03:38 2016
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(23,0,0) tid=(50,0,0)
GPGPU-Sim uArch: cycles simulated: 359575  inst.: 7583968 (ipc=12.6) sim_rate=39706 (inst/sec) elapsed = 0:0:03:11 / Tue Mar 22 07:03:39 2016
GPGPU-Sim uArch: cycles simulated: 361575  inst.: 7604440 (ipc=12.6) sim_rate=39606 (inst/sec) elapsed = 0:0:03:12 / Tue Mar 22 07:03:40 2016
GPGPU-Sim uArch: cycles simulated: 363575  inst.: 7625562 (ipc=12.6) sim_rate=39510 (inst/sec) elapsed = 0:0:03:13 / Tue Mar 22 07:03:41 2016
GPGPU-Sim uArch: cycles simulated: 365575  inst.: 7647748 (ipc=12.6) sim_rate=39421 (inst/sec) elapsed = 0:0:03:14 / Tue Mar 22 07:03:42 2016
GPGPU-Sim uArch: cycles simulated: 367575  inst.: 7667995 (ipc=12.5) sim_rate=39323 (inst/sec) elapsed = 0:0:03:15 / Tue Mar 22 07:03:43 2016
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(42,0,0) tid=(29,0,0)
GPGPU-Sim uArch: cycles simulated: 369575  inst.: 7691731 (ipc=12.5) sim_rate=39243 (inst/sec) elapsed = 0:0:03:16 / Tue Mar 22 07:03:44 2016
GPGPU-Sim uArch: cycles simulated: 371575  inst.: 7712592 (ipc=12.5) sim_rate=39150 (inst/sec) elapsed = 0:0:03:17 / Tue Mar 22 07:03:45 2016
GPGPU-Sim uArch: cycles simulated: 373575  inst.: 7734628 (ipc=12.5) sim_rate=39063 (inst/sec) elapsed = 0:0:03:18 / Tue Mar 22 07:03:46 2016
GPGPU-Sim uArch: cycles simulated: 375575  inst.: 7757152 (ipc=12.5) sim_rate=38980 (inst/sec) elapsed = 0:0:03:19 / Tue Mar 22 07:03:47 2016
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(33,0,0) tid=(135,0,0)
GPGPU-Sim uArch: cycles simulated: 377575  inst.: 7779474 (ipc=12.5) sim_rate=38897 (inst/sec) elapsed = 0:0:03:20 / Tue Mar 22 07:03:48 2016
GPGPU-Sim uArch: cycles simulated: 379575  inst.: 7801680 (ipc=12.4) sim_rate=38814 (inst/sec) elapsed = 0:0:03:21 / Tue Mar 22 07:03:49 2016
GPGPU-Sim uArch: cycles simulated: 381575  inst.: 7822947 (ipc=12.4) sim_rate=38727 (inst/sec) elapsed = 0:0:03:22 / Tue Mar 22 07:03:50 2016
GPGPU-Sim uArch: cycles simulated: 383575  inst.: 7845534 (ipc=12.4) sim_rate=38647 (inst/sec) elapsed = 0:0:03:23 / Tue Mar 22 07:03:51 2016
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(27,0,0) tid=(112,0,0)
GPGPU-Sim uArch: cycles simulated: 385575  inst.: 7867348 (ipc=12.4) sim_rate=38565 (inst/sec) elapsed = 0:0:03:24 / Tue Mar 22 07:03:52 2016
GPGPU-Sim uArch: cycles simulated: 387575  inst.: 7890438 (ipc=12.4) sim_rate=38489 (inst/sec) elapsed = 0:0:03:25 / Tue Mar 22 07:03:53 2016
GPGPU-Sim uArch: cycles simulated: 389575  inst.: 7912054 (ipc=12.4) sim_rate=38408 (inst/sec) elapsed = 0:0:03:26 / Tue Mar 22 07:03:54 2016
GPGPU-Sim uArch: cycles simulated: 391575  inst.: 7934917 (ipc=12.4) sim_rate=38332 (inst/sec) elapsed = 0:0:03:27 / Tue Mar 22 07:03:55 2016
GPGPU-Sim uArch: cycles simulated: 393575  inst.: 7956922 (ipc=12.4) sim_rate=38254 (inst/sec) elapsed = 0:0:03:28 / Tue Mar 22 07:03:56 2016
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(20,0,0) tid=(430,0,0)
GPGPU-Sim uArch: cycles simulated: 395575  inst.: 7978622 (ipc=12.3) sim_rate=38175 (inst/sec) elapsed = 0:0:03:29 / Tue Mar 22 07:03:57 2016
GPGPU-Sim uArch: cycles simulated: 397575  inst.: 8004130 (ipc=12.3) sim_rate=38114 (inst/sec) elapsed = 0:0:03:30 / Tue Mar 22 07:03:58 2016
GPGPU-Sim uArch: cycles simulated: 399575  inst.: 8026296 (ipc=12.3) sim_rate=38039 (inst/sec) elapsed = 0:0:03:31 / Tue Mar 22 07:03:59 2016
GPGPU-Sim uArch: cycles simulated: 402075  inst.: 8053945 (ipc=12.3) sim_rate=37990 (inst/sec) elapsed = 0:0:03:32 / Tue Mar 22 07:04:00 2016
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(7,0,0) tid=(442,0,0)
GPGPU-Sim uArch: cycles simulated: 404075  inst.: 8076978 (ipc=12.3) sim_rate=37920 (inst/sec) elapsed = 0:0:03:33 / Tue Mar 22 07:04:01 2016
GPGPU-Sim uArch: cycles simulated: 406075  inst.: 8099312 (ipc=12.3) sim_rate=37847 (inst/sec) elapsed = 0:0:03:34 / Tue Mar 22 07:04:02 2016
GPGPU-Sim uArch: cycles simulated: 408075  inst.: 8121772 (ipc=12.3) sim_rate=37775 (inst/sec) elapsed = 0:0:03:35 / Tue Mar 22 07:04:03 2016
GPGPU-Sim uArch: cycles simulated: 410075  inst.: 8143252 (ipc=12.3) sim_rate=37700 (inst/sec) elapsed = 0:0:03:36 / Tue Mar 22 07:04:04 2016
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(27,0,0) tid=(502,0,0)
GPGPU-Sim uArch: cycles simulated: 412075  inst.: 8166600 (ipc=12.3) sim_rate=37634 (inst/sec) elapsed = 0:0:03:37 / Tue Mar 22 07:04:05 2016
GPGPU-Sim uArch: cycles simulated: 414575  inst.: 8192925 (ipc=12.3) sim_rate=37582 (inst/sec) elapsed = 0:0:03:38 / Tue Mar 22 07:04:06 2016
GPGPU-Sim uArch: cycles simulated: 416575  inst.: 8216617 (ipc=12.2) sim_rate=37518 (inst/sec) elapsed = 0:0:03:39 / Tue Mar 22 07:04:07 2016
GPGPU-Sim uArch: cycles simulated: 418575  inst.: 8236616 (ipc=12.2) sim_rate=37439 (inst/sec) elapsed = 0:0:03:40 / Tue Mar 22 07:04:08 2016
GPGPU-Sim uArch: cycles simulated: 420575  inst.: 8257721 (ipc=12.2) sim_rate=37365 (inst/sec) elapsed = 0:0:03:41 / Tue Mar 22 07:04:09 2016
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(21,0,0) tid=(40,0,0)
GPGPU-Sim uArch: cycles simulated: 423075  inst.: 8283838 (ipc=12.2) sim_rate=37314 (inst/sec) elapsed = 0:0:03:42 / Tue Mar 22 07:04:10 2016
GPGPU-Sim uArch: cycles simulated: 425075  inst.: 8305563 (ipc=12.2) sim_rate=37244 (inst/sec) elapsed = 0:0:03:43 / Tue Mar 22 07:04:11 2016
GPGPU-Sim uArch: cycles simulated: 427075  inst.: 8326711 (ipc=12.2) sim_rate=37172 (inst/sec) elapsed = 0:0:03:44 / Tue Mar 22 07:04:12 2016
GPGPU-Sim uArch: cycles simulated: 429575  inst.: 8353900 (ipc=12.2) sim_rate=37128 (inst/sec) elapsed = 0:0:03:45 / Tue Mar 22 07:04:13 2016
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(26,0,0) tid=(178,0,0)
GPGPU-Sim uArch: cycles simulated: 431575  inst.: 8375911 (ipc=12.1) sim_rate=37061 (inst/sec) elapsed = 0:0:03:46 / Tue Mar 22 07:04:14 2016
GPGPU-Sim uArch: cycles simulated: 434075  inst.: 8403262 (ipc=12.1) sim_rate=37018 (inst/sec) elapsed = 0:0:03:47 / Tue Mar 22 07:04:15 2016
GPGPU-Sim uArch: cycles simulated: 436075  inst.: 8424771 (ipc=12.1) sim_rate=36950 (inst/sec) elapsed = 0:0:03:48 / Tue Mar 22 07:04:16 2016
GPGPU-Sim uArch: cycles simulated: 438075  inst.: 8443754 (ipc=12.1) sim_rate=36872 (inst/sec) elapsed = 0:0:03:49 / Tue Mar 22 07:04:17 2016
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(23,0,0) tid=(42,0,0)
GPGPU-Sim uArch: cycles simulated: 440575  inst.: 8472693 (ipc=12.1) sim_rate=36837 (inst/sec) elapsed = 0:0:03:50 / Tue Mar 22 07:04:18 2016
GPGPU-Sim uArch: cycles simulated: 442575  inst.: 8493987 (ipc=12.1) sim_rate=36770 (inst/sec) elapsed = 0:0:03:51 / Tue Mar 22 07:04:19 2016
GPGPU-Sim uArch: cycles simulated: 445075  inst.: 8520321 (ipc=12.1) sim_rate=36725 (inst/sec) elapsed = 0:0:03:52 / Tue Mar 22 07:04:20 2016
GPGPU-Sim uArch: cycles simulated: 447075  inst.: 8540271 (ipc=12.1) sim_rate=36653 (inst/sec) elapsed = 0:0:03:53 / Tue Mar 22 07:04:21 2016
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(4,0,0) tid=(506,0,0)
GPGPU-Sim uArch: cycles simulated: 449575  inst.: 8567533 (ipc=12.0) sim_rate=36613 (inst/sec) elapsed = 0:0:03:54 / Tue Mar 22 07:04:22 2016
GPGPU-Sim uArch: cycles simulated: 451575  inst.: 8588487 (ipc=12.0) sim_rate=36546 (inst/sec) elapsed = 0:0:03:55 / Tue Mar 22 07:04:23 2016
GPGPU-Sim uArch: cycles simulated: 454075  inst.: 8613603 (ipc=12.0) sim_rate=36498 (inst/sec) elapsed = 0:0:03:56 / Tue Mar 22 07:04:24 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (267588,187075), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(267589,187075)
GPGPU-Sim uArch: cycles simulated: 456075  inst.: 8640188 (ipc=12.0) sim_rate=36456 (inst/sec) elapsed = 0:0:03:57 / Tue Mar 22 07:04:25 2016
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(24,0,0) tid=(309,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (269942,187075), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(269943,187075)
GPGPU-Sim uArch: cycles simulated: 458075  inst.: 8665862 (ipc=12.0) sim_rate=36411 (inst/sec) elapsed = 0:0:03:58 / Tue Mar 22 07:04:26 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (271554,187075), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(271555,187075)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (271843,187075), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(271844,187075)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (272334,187075), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(272335,187075)
GPGPU-Sim uArch: cycles simulated: 460075  inst.: 8701670 (ipc=12.1) sim_rate=36408 (inst/sec) elapsed = 0:0:03:59 / Tue Mar 22 07:04:27 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (274696,187075), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(274697,187075)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (274815,187075), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(274816,187075)
GPGPU-Sim uArch: cycles simulated: 462075  inst.: 8733793 (ipc=12.1) sim_rate=36390 (inst/sec) elapsed = 0:0:04:00 / Tue Mar 22 07:04:28 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (275182,187075), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(275183,187075)
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(44,0,0) tid=(430,0,0)
GPGPU-Sim uArch: cycles simulated: 464075  inst.: 8766175 (ipc=12.1) sim_rate=36374 (inst/sec) elapsed = 0:0:04:01 / Tue Mar 22 07:04:29 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (277681,187075), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(277682,187075)
GPGPU-Sim uArch: cycles simulated: 465575  inst.: 8788819 (ipc=12.1) sim_rate=36317 (inst/sec) elapsed = 0:0:04:02 / Tue Mar 22 07:04:30 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (278579,187075), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(278580,187075)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (278804,187075), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(278805,187075)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (278898,187075), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(278899,187075)
GPGPU-Sim uArch: cycles simulated: 467575  inst.: 8826887 (ipc=12.2) sim_rate=36324 (inst/sec) elapsed = 0:0:04:03 / Tue Mar 22 07:04:31 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (280699,187075), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(280700,187075)
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(18,0,0) tid=(426,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (281537,187075), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(281538,187075)
GPGPU-Sim uArch: cycles simulated: 469075  inst.: 8853534 (ipc=12.2) sim_rate=36284 (inst/sec) elapsed = 0:0:04:04 / Tue Mar 22 07:04:32 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (282024,187075), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(282025,187075)
GPGPU-Sim uArch: cycles simulated: 470575  inst.: 8879020 (ipc=12.3) sim_rate=36240 (inst/sec) elapsed = 0:0:04:05 / Tue Mar 22 07:04:33 2016
GPGPU-Sim uArch: cycles simulated: 472075  inst.: 8896966 (ipc=12.3) sim_rate=36166 (inst/sec) elapsed = 0:0:04:06 / Tue Mar 22 07:04:34 2016
GPGPU-Sim uArch: cycles simulated: 474075  inst.: 8921050 (ipc=12.2) sim_rate=36117 (inst/sec) elapsed = 0:0:04:07 / Tue Mar 22 07:04:35 2016
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(50,0,0) tid=(219,0,0)
GPGPU-Sim uArch: cycles simulated: 476075  inst.: 8940830 (ipc=12.2) sim_rate=36051 (inst/sec) elapsed = 0:0:04:08 / Tue Mar 22 07:04:36 2016
GPGPU-Sim uArch: cycles simulated: 478075  inst.: 8961873 (ipc=12.2) sim_rate=35991 (inst/sec) elapsed = 0:0:04:09 / Tue Mar 22 07:04:37 2016
GPGPU-Sim uArch: cycles simulated: 480075  inst.: 8982986 (ipc=12.2) sim_rate=35931 (inst/sec) elapsed = 0:0:04:10 / Tue Mar 22 07:04:38 2016
GPGPU-Sim uArch: cycles simulated: 481575  inst.: 8999882 (ipc=12.2) sim_rate=35856 (inst/sec) elapsed = 0:0:04:11 / Tue Mar 22 07:04:39 2016
GPGPU-Sim uArch: cycles simulated: 483575  inst.: 9021172 (ipc=12.2) sim_rate=35798 (inst/sec) elapsed = 0:0:04:12 / Tue Mar 22 07:04:40 2016
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(56,0,0) tid=(325,0,0)
GPGPU-Sim uArch: cycles simulated: 485575  inst.: 9043178 (ipc=12.2) sim_rate=35743 (inst/sec) elapsed = 0:0:04:13 / Tue Mar 22 07:04:41 2016
GPGPU-Sim uArch: cycles simulated: 487575  inst.: 9065041 (ipc=12.2) sim_rate=35689 (inst/sec) elapsed = 0:0:04:14 / Tue Mar 22 07:04:42 2016
GPGPU-Sim uArch: cycles simulated: 489575  inst.: 9086842 (ipc=12.2) sim_rate=35634 (inst/sec) elapsed = 0:0:04:15 / Tue Mar 22 07:04:43 2016
GPGPU-Sim uArch: cycles simulated: 491575  inst.: 9107145 (ipc=12.2) sim_rate=35574 (inst/sec) elapsed = 0:0:04:16 / Tue Mar 22 07:04:44 2016
GPGPU-Sim uArch: cycles simulated: 493075  inst.: 9122501 (ipc=12.1) sim_rate=35496 (inst/sec) elapsed = 0:0:04:17 / Tue Mar 22 07:04:45 2016
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(56,0,0) tid=(19,0,0)
GPGPU-Sim uArch: cycles simulated: 495075  inst.: 9144812 (ipc=12.1) sim_rate=35445 (inst/sec) elapsed = 0:0:04:18 / Tue Mar 22 07:04:46 2016
GPGPU-Sim uArch: cycles simulated: 497075  inst.: 9164745 (ipc=12.1) sim_rate=35385 (inst/sec) elapsed = 0:0:04:19 / Tue Mar 22 07:04:47 2016
GPGPU-Sim uArch: cycles simulated: 499075  inst.: 9186472 (ipc=12.1) sim_rate=35332 (inst/sec) elapsed = 0:0:04:20 / Tue Mar 22 07:04:48 2016
GPGPU-Sim uArch: cycles simulated: 501075  inst.: 9208147 (ipc=12.1) sim_rate=35280 (inst/sec) elapsed = 0:0:04:21 / Tue Mar 22 07:04:49 2016
GPGPU-Sim uArch: cycles simulated: 503075  inst.: 9229070 (ipc=12.1) sim_rate=35225 (inst/sec) elapsed = 0:0:04:22 / Tue Mar 22 07:04:50 2016
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(55,0,0) tid=(129,0,0)
GPGPU-Sim uArch: cycles simulated: 505075  inst.: 9249332 (ipc=12.1) sim_rate=35168 (inst/sec) elapsed = 0:0:04:23 / Tue Mar 22 07:04:51 2016
GPGPU-Sim uArch: cycles simulated: 507075  inst.: 9270682 (ipc=12.1) sim_rate=35116 (inst/sec) elapsed = 0:0:04:24 / Tue Mar 22 07:04:52 2016
GPGPU-Sim uArch: cycles simulated: 509075  inst.: 9291485 (ipc=12.1) sim_rate=35062 (inst/sec) elapsed = 0:0:04:25 / Tue Mar 22 07:04:53 2016
GPGPU-Sim uArch: cycles simulated: 511075  inst.: 9313050 (ipc=12.1) sim_rate=35011 (inst/sec) elapsed = 0:0:04:26 / Tue Mar 22 07:04:54 2016
GPGPU-Sim uArch: cycles simulated: 512575  inst.: 9331824 (ipc=12.1) sim_rate=34950 (inst/sec) elapsed = 0:0:04:27 / Tue Mar 22 07:04:55 2016
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(54,0,0) tid=(214,0,0)
GPGPU-Sim uArch: cycles simulated: 514575  inst.: 9351769 (ipc=12.1) sim_rate=34894 (inst/sec) elapsed = 0:0:04:28 / Tue Mar 22 07:04:56 2016
GPGPU-Sim uArch: cycles simulated: 516575  inst.: 9373163 (ipc=12.0) sim_rate=34844 (inst/sec) elapsed = 0:0:04:29 / Tue Mar 22 07:04:57 2016
GPGPU-Sim uArch: cycles simulated: 518575  inst.: 9394373 (ipc=12.0) sim_rate=34793 (inst/sec) elapsed = 0:0:04:30 / Tue Mar 22 07:04:58 2016
GPGPU-Sim uArch: cycles simulated: 520575  inst.: 9414791 (ipc=12.0) sim_rate=34740 (inst/sec) elapsed = 0:0:04:31 / Tue Mar 22 07:04:59 2016
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(49,0,0) tid=(200,0,0)
GPGPU-Sim uArch: cycles simulated: 522575  inst.: 9435769 (ipc=12.0) sim_rate=34690 (inst/sec) elapsed = 0:0:04:32 / Tue Mar 22 07:05:00 2016
GPGPU-Sim uArch: cycles simulated: 524575  inst.: 9456754 (ipc=12.0) sim_rate=34640 (inst/sec) elapsed = 0:0:04:33 / Tue Mar 22 07:05:01 2016
GPGPU-Sim uArch: cycles simulated: 526575  inst.: 9477099 (ipc=12.0) sim_rate=34587 (inst/sec) elapsed = 0:0:04:34 / Tue Mar 22 07:05:02 2016
GPGPU-Sim uArch: cycles simulated: 528575  inst.: 9497514 (ipc=12.0) sim_rate=34536 (inst/sec) elapsed = 0:0:04:35 / Tue Mar 22 07:05:03 2016
GPGPU-Sim uArch: cycles simulated: 530575  inst.: 9518152 (ipc=12.0) sim_rate=34486 (inst/sec) elapsed = 0:0:04:36 / Tue Mar 22 07:05:04 2016
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(57,0,0) tid=(334,0,0)
GPGPU-Sim uArch: cycles simulated: 532575  inst.: 9540745 (ipc=12.0) sim_rate=34443 (inst/sec) elapsed = 0:0:04:37 / Tue Mar 22 07:05:05 2016
GPGPU-Sim uArch: cycles simulated: 534575  inst.: 9561237 (ipc=12.0) sim_rate=34392 (inst/sec) elapsed = 0:0:04:38 / Tue Mar 22 07:05:06 2016
GPGPU-Sim uArch: cycles simulated: 536575  inst.: 9585219 (ipc=12.0) sim_rate=34355 (inst/sec) elapsed = 0:0:04:39 / Tue Mar 22 07:05:07 2016
GPGPU-Sim uArch: cycles simulated: 539075  inst.: 9611595 (ipc=11.9) sim_rate=34327 (inst/sec) elapsed = 0:0:04:40 / Tue Mar 22 07:05:08 2016
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(51,0,0) tid=(396,0,0)
GPGPU-Sim uArch: cycles simulated: 541075  inst.: 9632551 (ipc=11.9) sim_rate=34279 (inst/sec) elapsed = 0:0:04:41 / Tue Mar 22 07:05:09 2016
GPGPU-Sim uArch: cycles simulated: 543075  inst.: 9656996 (ipc=11.9) sim_rate=34244 (inst/sec) elapsed = 0:0:04:42 / Tue Mar 22 07:05:10 2016
GPGPU-Sim uArch: cycles simulated: 545075  inst.: 9682700 (ipc=11.9) sim_rate=34214 (inst/sec) elapsed = 0:0:04:43 / Tue Mar 22 07:05:11 2016
GPGPU-Sim uArch: cycles simulated: 547075  inst.: 9712798 (ipc=12.0) sim_rate=34199 (inst/sec) elapsed = 0:0:04:44 / Tue Mar 22 07:05:12 2016
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(38,0,0) tid=(234,0,0)
GPGPU-Sim uArch: cycles simulated: 549075  inst.: 9732966 (ipc=12.0) sim_rate=34150 (inst/sec) elapsed = 0:0:04:45 / Tue Mar 22 07:05:13 2016
GPGPU-Sim uArch: cycles simulated: 551075  inst.: 9761129 (ipc=12.0) sim_rate=34129 (inst/sec) elapsed = 0:0:04:46 / Tue Mar 22 07:05:14 2016
GPGPU-Sim uArch: cycles simulated: 553075  inst.: 9783700 (ipc=12.0) sim_rate=34089 (inst/sec) elapsed = 0:0:04:47 / Tue Mar 22 07:05:15 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (366632,187075), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(366633,187075)
GPGPU-Sim uArch: cycles simulated: 555075  inst.: 9814724 (ipc=12.0) sim_rate=34078 (inst/sec) elapsed = 0:0:04:48 / Tue Mar 22 07:05:16 2016
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(57,0,0) tid=(98,0,0)
GPGPU-Sim uArch: cycles simulated: 557575  inst.: 9844082 (ipc=12.0) sim_rate=34062 (inst/sec) elapsed = 0:0:04:49 / Tue Mar 22 07:05:17 2016
GPGPU-Sim uArch: cycles simulated: 559575  inst.: 9870430 (ipc=12.0) sim_rate=34035 (inst/sec) elapsed = 0:0:04:50 / Tue Mar 22 07:05:18 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (372858,187075), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(372859,187075)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (373846,187075), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(373847,187075)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (373917,187075), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 561575  inst.: 9900507 (ipc=12.0) sim_rate=34022 (inst/sec) elapsed = 0:0:04:51 / Tue Mar 22 07:05:19 2016
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(47,0,0) tid=(301,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (376029,187075), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 563575  inst.: 9925484 (ipc=12.0) sim_rate=33991 (inst/sec) elapsed = 0:0:04:52 / Tue Mar 22 07:05:20 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (377089,187075), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (377235,187075), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (377729,187075), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (378295,187075), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 565575  inst.: 9951191 (ipc=12.0) sim_rate=33963 (inst/sec) elapsed = 0:0:04:53 / Tue Mar 22 07:05:21 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (379707,187075), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (379893,187075), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 567575  inst.: 9973654 (ipc=12.0) sim_rate=33923 (inst/sec) elapsed = 0:0:04:54 / Tue Mar 22 07:05:22 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (381322,187075), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 569575  inst.: 9995440 (ipc=12.0) sim_rate=33882 (inst/sec) elapsed = 0:0:04:55 / Tue Mar 22 07:05:23 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (383007,187075), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (383181,187075), 2 CTAs running
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(60,0,0) tid=(276,0,0)
GPGPU-Sim uArch: cycles simulated: 572075  inst.: 10023790 (ipc=12.0) sim_rate=33864 (inst/sec) elapsed = 0:0:04:56 / Tue Mar 22 07:05:24 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (386959,187075), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 574075  inst.: 10044487 (ipc=12.0) sim_rate=33819 (inst/sec) elapsed = 0:0:04:57 / Tue Mar 22 07:05:25 2016
GPGPU-Sim uArch: cycles simulated: 576075  inst.: 10063639 (ipc=12.0) sim_rate=33770 (inst/sec) elapsed = 0:0:04:58 / Tue Mar 22 07:05:26 2016
GPGPU-Sim uArch: cycles simulated: 578575  inst.: 10091246 (ipc=12.0) sim_rate=33749 (inst/sec) elapsed = 0:0:04:59 / Tue Mar 22 07:05:27 2016
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(54,0,0) tid=(119,0,0)
GPGPU-Sim uArch: cycles simulated: 580575  inst.: 10113668 (ipc=12.0) sim_rate=33712 (inst/sec) elapsed = 0:0:05:00 / Tue Mar 22 07:05:28 2016
GPGPU-Sim uArch: cycles simulated: 583075  inst.: 10140423 (ipc=12.0) sim_rate=33689 (inst/sec) elapsed = 0:0:05:01 / Tue Mar 22 07:05:29 2016
GPGPU-Sim uArch: cycles simulated: 585075  inst.: 10161436 (ipc=11.9) sim_rate=33647 (inst/sec) elapsed = 0:0:05:02 / Tue Mar 22 07:05:30 2016
GPGPU-Sim uArch: cycles simulated: 587575  inst.: 10186272 (ipc=11.9) sim_rate=33618 (inst/sec) elapsed = 0:0:05:03 / Tue Mar 22 07:05:31 2016
GPGPU-Sim uArch: cycles simulated: 589575  inst.: 10208064 (ipc=11.9) sim_rate=33579 (inst/sec) elapsed = 0:0:05:04 / Tue Mar 22 07:05:32 2016
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(31,0,0) tid=(510,0,0)
GPGPU-Sim uArch: cycles simulated: 592075  inst.: 10234470 (ipc=11.9) sim_rate=33555 (inst/sec) elapsed = 0:0:05:05 / Tue Mar 22 07:05:33 2016
GPGPU-Sim uArch: cycles simulated: 594075  inst.: 10254809 (ipc=11.9) sim_rate=33512 (inst/sec) elapsed = 0:0:05:06 / Tue Mar 22 07:05:34 2016
GPGPU-Sim uArch: cycles simulated: 596075  inst.: 10276824 (ipc=11.9) sim_rate=33474 (inst/sec) elapsed = 0:0:05:07 / Tue Mar 22 07:05:35 2016
GPGPU-Sim uArch: cycles simulated: 598575  inst.: 10303391 (ipc=11.9) sim_rate=33452 (inst/sec) elapsed = 0:0:05:08 / Tue Mar 22 07:05:36 2016
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(55,0,0) tid=(231,0,0)
GPGPU-Sim uArch: cycles simulated: 600575  inst.: 10323151 (ipc=11.9) sim_rate=33408 (inst/sec) elapsed = 0:0:05:09 / Tue Mar 22 07:05:37 2016
GPGPU-Sim uArch: cycles simulated: 603075  inst.: 10349290 (ipc=11.9) sim_rate=33384 (inst/sec) elapsed = 0:0:05:10 / Tue Mar 22 07:05:38 2016
GPGPU-Sim uArch: cycles simulated: 605075  inst.: 10369319 (ipc=11.9) sim_rate=33341 (inst/sec) elapsed = 0:0:05:11 / Tue Mar 22 07:05:39 2016
GPGPU-Sim uArch: cycles simulated: 607575  inst.: 10394656 (ipc=11.9) sim_rate=33316 (inst/sec) elapsed = 0:0:05:12 / Tue Mar 22 07:05:40 2016
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(55,0,0) tid=(249,0,0)
GPGPU-Sim uArch: cycles simulated: 609575  inst.: 10416035 (ipc=11.9) sim_rate=33278 (inst/sec) elapsed = 0:0:05:13 / Tue Mar 22 07:05:41 2016
GPGPU-Sim uArch: cycles simulated: 611575  inst.: 10436222 (ipc=11.9) sim_rate=33236 (inst/sec) elapsed = 0:0:05:14 / Tue Mar 22 07:05:42 2016
GPGPU-Sim uArch: cycles simulated: 614075  inst.: 10461086 (ipc=11.8) sim_rate=33209 (inst/sec) elapsed = 0:0:05:15 / Tue Mar 22 07:05:43 2016
GPGPU-Sim uArch: cycles simulated: 616075  inst.: 10483197 (ipc=11.8) sim_rate=33174 (inst/sec) elapsed = 0:0:05:16 / Tue Mar 22 07:05:44 2016
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(58,0,0) tid=(296,0,0)
GPGPU-Sim uArch: cycles simulated: 618575  inst.: 10509572 (ipc=11.8) sim_rate=33153 (inst/sec) elapsed = 0:0:05:17 / Tue Mar 22 07:05:45 2016
GPGPU-Sim uArch: cycles simulated: 620575  inst.: 10530516 (ipc=11.8) sim_rate=33114 (inst/sec) elapsed = 0:0:05:18 / Tue Mar 22 07:05:46 2016
GPGPU-Sim uArch: cycles simulated: 623075  inst.: 10556519 (ipc=11.8) sim_rate=33092 (inst/sec) elapsed = 0:0:05:19 / Tue Mar 22 07:05:47 2016
GPGPU-Sim uArch: cycles simulated: 625075  inst.: 10577906 (ipc=11.8) sim_rate=33055 (inst/sec) elapsed = 0:0:05:20 / Tue Mar 22 07:05:48 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (438849,187075), 1 CTAs running
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(55,0,0) tid=(496,0,0)
GPGPU-Sim uArch: cycles simulated: 627575  inst.: 10603363 (ipc=11.8) sim_rate=33032 (inst/sec) elapsed = 0:0:05:21 / Tue Mar 22 07:05:49 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (441963,187075), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 629575  inst.: 10624910 (ipc=11.8) sim_rate=32996 (inst/sec) elapsed = 0:0:05:22 / Tue Mar 22 07:05:50 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (442813,187075), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 632075  inst.: 10652987 (ipc=11.8) sim_rate=32981 (inst/sec) elapsed = 0:0:05:23 / Tue Mar 22 07:05:51 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (446205,187075), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (446353,187075), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (446997,187075), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 634075  inst.: 10675563 (ipc=11.8) sim_rate=32949 (inst/sec) elapsed = 0:0:05:24 / Tue Mar 22 07:05:52 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (448014,187075), 1 CTAs running
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(47,0,0) tid=(253,0,0)
GPGPU-Sim uArch: cycles simulated: 636575  inst.: 10702189 (ipc=11.8) sim_rate=32929 (inst/sec) elapsed = 0:0:05:25 / Tue Mar 22 07:05:53 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (450845,187075), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (451360,187075), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 639075  inst.: 10729485 (ipc=11.8) sim_rate=32912 (inst/sec) elapsed = 0:0:05:26 / Tue Mar 22 07:05:54 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (452094,187075), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (452811,187075), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 641575  inst.: 10755956 (ipc=11.8) sim_rate=32892 (inst/sec) elapsed = 0:0:05:27 / Tue Mar 22 07:05:55 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (455443,187075), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 644075  inst.: 10782355 (ipc=11.8) sim_rate=32873 (inst/sec) elapsed = 0:0:05:28 / Tue Mar 22 07:05:56 2016
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(46,0,0) tid=(252,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (458459,187075), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 646575  inst.: 10811873 (ipc=11.8) sim_rate=32862 (inst/sec) elapsed = 0:0:05:29 / Tue Mar 22 07:05:57 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (461377,187075), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 649575  inst.: 10846744 (ipc=11.8) sim_rate=32868 (inst/sec) elapsed = 0:0:05:30 / Tue Mar 22 07:05:58 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (463287,187075), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (465033,187075), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (465046,187075), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (465524,187075), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (465755,187075), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 653075  inst.: 10880807 (ipc=11.7) sim_rate=32872 (inst/sec) elapsed = 0:0:05:31 / Tue Mar 22 07:05:59 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (466051,187075), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (466219,187075), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (466747,187075), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (466907,187075), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (468256,187075), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (468529,187075), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(60,0,0) tid=(367,0,0)
GPGPU-Sim uArch: cycles simulated: 659075  inst.: 10908112 (ipc=11.7) sim_rate=32855 (inst/sec) elapsed = 0:0:05:32 / Tue Mar 22 07:06:00 2016
GPGPU-Sim uArch: cycles simulated: 665575  inst.: 10933092 (ipc=11.6) sim_rate=32832 (inst/sec) elapsed = 0:0:05:33 / Tue Mar 22 07:06:01 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (478839,187075), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (482935,187075), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 672575  inst.: 10960585 (ipc=11.4) sim_rate=32816 (inst/sec) elapsed = 0:0:05:34 / Tue Mar 22 07:06:02 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (491224,187075), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 680075  inst.: 10988104 (ipc=11.3) sim_rate=32800 (inst/sec) elapsed = 0:0:05:35 / Tue Mar 22 07:06:03 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (493064,187075), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(57,0,0) tid=(189,0,0)
GPGPU-Sim uArch: cycles simulated: 689075  inst.: 11012513 (ipc=11.2) sim_rate=32775 (inst/sec) elapsed = 0:0:05:36 / Tue Mar 22 07:06:04 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (510619,187075), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 698075  inst.: 11037410 (ipc=11.0) sim_rate=32751 (inst/sec) elapsed = 0:0:05:37 / Tue Mar 22 07:06:05 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (514461,187075), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (520765,187075), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 708075  inst.: 11061441 (ipc=10.9) sim_rate=32726 (inst/sec) elapsed = 0:0:05:38 / Tue Mar 22 07:06:06 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (525089,187075), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 0.

GPGPU-Sim PTX: cudaLaunch for 0x0x4016ca (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 525090
gpu_sim_insn = 5660327
gpu_ipc =      10.7797
gpu_tot_sim_cycle = 712165
gpu_tot_sim_insn = 11065717
gpu_tot_ipc =      15.5381
gpu_tot_issued_cta = 567
gpu_stall_dramfull = 2531369
gpu_stall_icnt2sh    = 5459781
gpu_total_sim_rate=32738

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 616315
	L1I_total_cache_misses = 2029
	L1I_total_cache_miss_rate = 0.0033
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11212
L1D_cache:
	L1D_cache_core[0]: Access = 86789, Miss = 70637, Miss_rate = 0.814, Pending_hits = 5690, Reservation_fails = 560997
	L1D_cache_core[1]: Access = 79095, Miss = 64023, Miss_rate = 0.809, Pending_hits = 5409, Reservation_fails = 536441
	L1D_cache_core[2]: Access = 71469, Miss = 57846, Miss_rate = 0.809, Pending_hits = 4979, Reservation_fails = 513132
	L1D_cache_core[3]: Access = 73063, Miss = 59008, Miss_rate = 0.808, Pending_hits = 4949, Reservation_fails = 511872
	L1D_cache_core[4]: Access = 77078, Miss = 61669, Miss_rate = 0.800, Pending_hits = 5194, Reservation_fails = 519843
	L1D_cache_core[5]: Access = 73105, Miss = 59060, Miss_rate = 0.808, Pending_hits = 4951, Reservation_fails = 510978
	L1D_cache_core[6]: Access = 72992, Miss = 59134, Miss_rate = 0.810, Pending_hits = 4936, Reservation_fails = 511125
	L1D_cache_core[7]: Access = 72234, Miss = 58559, Miss_rate = 0.811, Pending_hits = 4909, Reservation_fails = 510944
	L1D_cache_core[8]: Access = 73031, Miss = 58811, Miss_rate = 0.805, Pending_hits = 5019, Reservation_fails = 514228
	L1D_cache_core[9]: Access = 73007, Miss = 59184, Miss_rate = 0.811, Pending_hits = 5005, Reservation_fails = 509370
	L1D_cache_core[10]: Access = 75231, Miss = 60969, Miss_rate = 0.810, Pending_hits = 5157, Reservation_fails = 517995
	L1D_cache_core[11]: Access = 71494, Miss = 57867, Miss_rate = 0.809, Pending_hits = 4906, Reservation_fails = 507827
	L1D_cache_core[12]: Access = 72979, Miss = 58722, Miss_rate = 0.805, Pending_hits = 5106, Reservation_fails = 511312
	L1D_cache_core[13]: Access = 89012, Miss = 72112, Miss_rate = 0.810, Pending_hits = 5995, Reservation_fails = 565712
	L1D_cache_core[14]: Access = 73062, Miss = 59189, Miss_rate = 0.810, Pending_hits = 5070, Reservation_fails = 513848
	L1D_total_cache_accesses = 1133641
	L1D_total_cache_misses = 916790
	L1D_total_cache_miss_rate = 0.8087
	L1D_total_cache_pending_hits = 77275
	L1D_total_cache_reservation_fails = 7815624
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.072
L1C_cache:
	L1C_total_cache_accesses = 103219
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0047
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 137051
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 77095
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 689017
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7161736
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 102739
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2525
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 180
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 227773
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 653888
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 614286
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2029
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11212
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2485, 2049, 2107, 2077, 2466, 2094, 2023, 2079, 1986, 2109, 2077, 2068, 2064, 2079, 2068, 2431, 2036, 1932, 2012, 2038, 2066, 1623, 1961, 2053, 1601, 1601, 1534, 1517, 1966, 1573, 2387, 1586, 619, 1049, 1077, 1047, 1468, 1062, 1062, 995, 1077, 1468, 1021, 1090, 1077, 1006, 1535, 1077, 
gpgpu_n_tot_thrd_icount = 36668256
gpgpu_n_tot_w_icount = 1145883
gpgpu_n_stall_shd_mem = 8674221
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 689017
gpgpu_n_mem_write_global = 230478
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1544103
gpgpu_n_store_insn = 356013
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 961565
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 8671064
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:14197252	W0_Idle:1999413	W0_Scoreboard:1870992	W1:185855	W2:157938	W3:159825	W4:126941	W5:90512	W6:44990	W7:23511	W8:9025	W9:3660	W10:1757	W11:1362	W12:1229	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:135576
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5512136 {8:689017,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9227504 {40:230368,72:34,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 93706312 {136:689017,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1843824 {8:230478,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 314 
maxdqlatency = 0 
maxmflatency = 1117 
averagemflatency = 386 
max_icnt2mem_latency = 863 
max_icnt2sh_latency = 712164 
mrq_lat_table:75234 	3183 	2187 	7485 	16764 	2826 	428 	112 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	150134 	616015 	153346 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	181120 	60913 	97095 	216076 	246324 	116805 	1267 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	20304 	354414 	294495 	19212 	605 	2 	0 	1 	6 	22 	485 	9283 	22650 	47686 	54555 	60785 	35005 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	216 	1210 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         9        12        32        31        32        32        28        24        47        27        23        47        12        13        17        16 
dram[1]:        12         9        48        37        31        31        27        33        47        29        32        28        17        24        13        15 
dram[2]:         9        12        22        15        31        29        36        25        40        55        51        33        23        11        14        16 
dram[3]:        15        11        42        52        34        29        24        23        45        55        52        46        17        21        11        10 
dram[4]:        15        10        24        37        33        28        25        28        46        57        53        49        19        16        13        16 
dram[5]:        15        10        43        49        33        28        30        30        45        36        43        41        24        24        13        15 
maximum service time to same row:
dram[0]:     40105     26499     31975     24237     32049     15257     36030     26703     21743     13258     16147     18072     23704     30086     18035     16472 
dram[1]:     34165     44738     59770     24694     30754     28721     21161     15725     16988     29221     16147     27227     15939     15865     45025     21369 
dram[2]:     41346     21269     18310     29045     22386     15308     15000     20185     22614     21421     13530     14856     33810     24394     20677     24392 
dram[3]:     27535     24186     19700     37706     23215     15513     19419     13093     24404     17366     11418     23996     23952     44196     21876     23133 
dram[4]:     24535     23247     26388     38756     26054     14274     14706     21106     29381     10167     23347     30704     20599     40630     14972     32164 
dram[5]:     32270     41786     49190     15589     23276      9494     32899     18522     20847     34028     28533     26460     30063     24874     25885     43646 
average row accesses per activate:
dram[0]:  2.389874  2.108248  2.216279  2.231707  2.130000  2.014493  2.061489  1.913462  2.168342  2.150943  2.100245  2.224036  2.228774  2.158291  2.260753  2.189560 
dram[1]:  2.190722  2.328185  2.365239  2.032787  2.045372  2.019523  2.042088  1.961832  2.168011  2.082555  2.157560  2.057739  2.132530  2.251479  2.212435  1.976019 
dram[2]:  2.121372  2.301170  2.205674  2.059794  2.043726  1.955017  2.031353  2.023988  2.079739  2.166891  2.137434  2.140964  2.126904  2.294118  2.107438  2.163855 
dram[3]:  2.192308  2.201102  2.161644  2.187793  1.971880  2.084615  1.926045  2.155515  2.216495  2.143836  2.049367  2.146438  2.100251  2.209596  1.910798  2.181360 
dram[4]:  2.210938  2.075949  2.129787  2.317016  2.070690  2.043053  2.073323  2.049521  2.115183  2.067445  2.226512  2.205843  2.161215  2.134409  2.256858  2.231156 
dram[5]:  2.274933  2.094395  2.197647  2.240541  2.186180  2.000000  2.132042  1.957813  2.261842  2.075067  2.132147  2.027160  2.129930  2.279883  2.229282  2.227147 
average row locality = 108221/50900 = 2.126149
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       944       818       878       844      1061       911      1096       999      1333      1186      1280      1090       890       796       841       797 
dram[1]:       850       603       865       800       916       769      1039      1090      1212      1034      1295      1276       823       717       854       824 
dram[2]:       804       787       872       939       870       927      1030      1177      1183      1230      1205      1352       778       788       765       898 
dram[3]:       684       799       723       845       906       902      1041      1011      1124      1212      1239      1220       784       844       814       866 
dram[4]:       849       820       931       913       957       884      1135      1097      1226      1225      1304      1234       851       766       905       888 
dram[5]:       844       710       858       750       938       927      1004      1067      1299      1184      1274      1245       857       758       807       804 
total reads: 92661
bank skew: 1352/603 = 2.24
chip skew: 15985/14967 = 1.07
number of total write accesses:
dram[0]:         0         0        75        71       217       201       178       195       393       410       438       409        55        63         0         0 
dram[1]:         0         0        74        68       211       162       174       195       401       303       403       399        62        44         0         0 
dram[2]:         0         0        61        60       205       203       201       173       408       380       428       425        60        31         0         0 
dram[3]:         0         0        66        87       216       182       157       181       381       353       380       407        54        31         0         0 
dram[4]:         0         0        70        81       244       160       194       186       390       369       426       427        74        28         0         0 
dram[5]:         0         0        76        79       201       161       207       186       420       364       404       397        61        24         0         0 
total reads: 15560
min_bank_accesses = 0!
chip skew: 2705/2495 = 1.08
average mf latency per bank:
dram[0]:       1396      1620      1420      1479      5167      6060      7587      8024      1931      1942      1768      2054      1750      1902      1694      1784
dram[1]:       1472      2339      1296      1675      5553      8377      7643      8154      1903      2491      1768      2047      1760      2295      1532      1870
dram[2]:       1577      1783      1425      1470      6136      6886      7766      7806      2026      2144      1860      1852      1871      2949      1729      1686
dram[3]:       1802      1701      1635      1459      5849      7222      7919      8843      2071      2251      1955      2041      1898      1895      1739      1680
dram[4]:       1595      1761      1398      1489      5663      7990      7315      8598      2023      2245      1826      2065      1779      2119      1559      1782
dram[5]:       1574      1971      1450      1666      6141      7326      8103      8270      1922      2228      1999      2106      1826      2068      1774      1784
maximum mf latency per bank:
dram[0]:        883       909       904       934       915       988       977       907      1117       970       871       902       872       943       909       849
dram[1]:        915       927       787       957       825       944       896      1020       889       997       884      1077       833       939       813      1004
dram[2]:        800       979       844       981       929       989      1003      1027       898      1076       935       955       848       886       859       942
dram[3]:        785       942       880       942       850       994      1016      1058       983      1022       885       960       878       986       892      1019
dram[4]:        940      1019       848       945       943      1040       879       995       949      1101       923      1061       834       993       871       934
dram[5]:        842      1030       938       928       939      1075       892       936       928       990      1031      1053       833      1011       966      1018

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=940050 n_nop=887529 n_act=8605 n_pre=8589 n_req=18469 n_rd=31528 n_write=3799 bw_util=0.07516
n_activity=327130 dram_eff=0.216
bk0: 1888a 924470i bk1: 1636a 925544i bk2: 1756a 923200i bk3: 1688a 924174i bk4: 2122a 915806i bk5: 1822a 917752i bk6: 2192a 914512i bk7: 1998a 914815i bk8: 2666a 906486i bk9: 2372a 907747i bk10: 2560a 904215i bk11: 2180a 909536i bk12: 1780a 921470i bk13: 1592a 923335i bk14: 1682a 925320i bk15: 1594a 925744i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.155977
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=940050 n_nop=890095 n_act=8275 n_pre=8259 n_req=17463 n_rd=29934 n_write=3487 bw_util=0.0711
n_activity=321214 dram_eff=0.2081
bk0: 1700a 925305i bk1: 1206a 930386i bk2: 1730a 924425i bk3: 1600a 924428i bk4: 1832a 918476i bk5: 1538a 921957i bk6: 2078a 916641i bk7: 2180a 914789i bk8: 2424a 908805i bk9: 2068a 913386i bk10: 2590a 906421i bk11: 2552a 905446i bk12: 1646a 922473i bk13: 1434a 925688i bk14: 1708a 924757i bk15: 1648a 924581i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.131079
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=940050 n_nop=887894 n_act=8637 n_pre=8621 n_req=18240 n_rd=31210 n_write=3688 bw_util=0.07425
n_activity=327888 dram_eff=0.2129
bk0: 1608a 925947i bk1: 1574a 927207i bk2: 1744a 924131i bk3: 1878a 922293i bk4: 1740a 919304i bk5: 1854a 917106i bk6: 2060a 915313i bk7: 2354a 913615i bk8: 2366a 908261i bk9: 2460a 908117i bk10: 2410a 906051i bk11: 2704a 903345i bk12: 1556a 922574i bk13: 1576a 924469i bk14: 1530a 925639i bk15: 1796a 923701i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.154169
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=940050 n_nop=889937 n_act=8305 n_pre=8289 n_req=17509 n_rd=30028 n_write=3491 bw_util=0.07131
n_activity=318124 dram_eff=0.2107
bk0: 1368a 928408i bk1: 1598a 926545i bk2: 1446a 926589i bk3: 1690a 923894i bk4: 1812a 918256i bk5: 1804a 919181i bk6: 2082a 916194i bk7: 2022a 917416i bk8: 2248a 910976i bk9: 2424a 909323i bk10: 2478a 906849i bk11: 2440a 906310i bk12: 1568a 923079i bk13: 1688a 923817i bk14: 1628a 923985i bk15: 1732a 924533i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.132293
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=940050 n_nop=887004 n_act=8700 n_pre=8684 n_req=18634 n_rd=31970 n_write=3692 bw_util=0.07587
n_activity=332665 dram_eff=0.2144
bk0: 1698a 925508i bk1: 1640a 925602i bk2: 1862a 922472i bk3: 1826a 923067i bk4: 1914a 916819i bk5: 1768a 919436i bk6: 2270a 914166i bk7: 2194a 914274i bk8: 2452a 908064i bk9: 2450a 907664i bk10: 2608a 906212i bk11: 2468a 905671i bk12: 1702a 921631i bk13: 1532a 924380i bk14: 1810a 923957i bk15: 1776a 924272i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.16113
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=940050 n_nop=889042 n_act=8378 n_pre=8362 n_req=17906 n_rd=30652 n_write=3616 bw_util=0.07291
n_activity=323865 dram_eff=0.2116
bk0: 1688a 926026i bk1: 1420a 927696i bk2: 1716a 923907i bk3: 1500a 926080i bk4: 1876a 919251i bk5: 1854a 919248i bk6: 2008a 917136i bk7: 2134a 914706i bk8: 2598a 907539i bk9: 2368a 908728i bk10: 2548a 906335i bk11: 2490a 905697i bk12: 1714a 921367i bk13: 1516a 925543i bk14: 1614a 925721i bk15: 1608a 926073i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.137612

========= L2 cache stats =========
L2_cache_bank[0]: Access = 75802, Miss = 8323, Miss_rate = 0.110, Pending_hits = 49, Reservation_fails = 314
L2_cache_bank[1]: Access = 75639, Miss = 7441, Miss_rate = 0.098, Pending_hits = 40, Reservation_fails = 275
L2_cache_bank[2]: Access = 75044, Miss = 7854, Miss_rate = 0.105, Pending_hits = 46, Reservation_fails = 109
L2_cache_bank[3]: Access = 77071, Miss = 7113, Miss_rate = 0.092, Pending_hits = 44, Reservation_fails = 0
L2_cache_bank[4]: Access = 75834, Miss = 7507, Miss_rate = 0.099, Pending_hits = 54, Reservation_fails = 257
L2_cache_bank[5]: Access = 79008, Miss = 8098, Miss_rate = 0.102, Pending_hits = 49, Reservation_fails = 334
L2_cache_bank[6]: Access = 75777, Miss = 7315, Miss_rate = 0.097, Pending_hits = 47, Reservation_fails = 2
L2_cache_bank[7]: Access = 77289, Miss = 7699, Miss_rate = 0.100, Pending_hits = 45, Reservation_fails = 1
L2_cache_bank[8]: Access = 75966, Miss = 8158, Miss_rate = 0.107, Pending_hits = 52, Reservation_fails = 33
L2_cache_bank[9]: Access = 77772, Miss = 7827, Miss_rate = 0.101, Pending_hits = 42, Reservation_fails = 358
L2_cache_bank[10]: Access = 76498, Miss = 7881, Miss_rate = 0.103, Pending_hits = 48, Reservation_fails = 2
L2_cache_bank[11]: Access = 77900, Miss = 7445, Miss_rate = 0.096, Pending_hits = 49, Reservation_fails = 0
L2_total_cache_accesses = 919600
L2_total_cache_misses = 92661
L2_total_cache_miss_rate = 0.1008
L2_total_cache_pending_hits = 565
L2_total_cache_reservation_fails = 1685
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 605166
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 41
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 83810
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1036
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 221125
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 509
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8844
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 120
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 421
L2_cache_data_port_util = 0.312
L2_cache_fill_port_util = 0.043

icnt_total_pkts_mem_to_simt=3676058
icnt_total_pkts_simt_to_mem=1150340
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 50.4558
	minimum = 6
	maximum = 582
Network latency average = 34.6201
	minimum = 6
	maximum = 551
Slowest packet = 571363
Flit latency average = 23.0144
	minimum = 6
	maximum = 551
Slowest flit = 1341878
Fragmentation average = 0.0772648
	minimum = 0
	maximum = 471
Injected packet rate average = 0.0948032
	minimum = 0.0808719 (at node 7)
	maximum = 0.10957 (at node 26)
Accepted packet rate average = 0.0948032
	minimum = 0.0808719 (at node 7)
	maximum = 0.10957 (at node 26)
Injected flit rate average = 0.26069
	minimum = 0.0943648 (at node 7)
	maximum = 0.476813 (at node 26)
Accepted flit rate average= 0.26069
	minimum = 0.121583 (at node 17)
	maximum = 0.446314 (at node 0)
Injected packet length average = 2.74981
Accepted packet length average = 2.74981
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 32.0384 (9 samples)
	minimum = 6 (9 samples)
	maximum = 248.667 (9 samples)
Network latency average = 20.6401 (9 samples)
	minimum = 6 (9 samples)
	maximum = 193.111 (9 samples)
Flit latency average = 18.9375 (9 samples)
	minimum = 6 (9 samples)
	maximum = 191.444 (9 samples)
Fragmentation average = 0.020523 (9 samples)
	minimum = 0 (9 samples)
	maximum = 92.7778 (9 samples)
Injected packet rate average = 0.0563783 (9 samples)
	minimum = 0.0398268 (9 samples)
	maximum = 0.130077 (9 samples)
Accepted packet rate average = 0.0563783 (9 samples)
	minimum = 0.0398268 (9 samples)
	maximum = 0.130077 (9 samples)
Injected flit rate average = 0.119567 (9 samples)
	minimum = 0.0604132 (9 samples)
	maximum = 0.246968 (9 samples)
Accepted flit rate average = 0.119567 (9 samples)
	minimum = 0.0693935 (9 samples)
	maximum = 0.303763 (9 samples)
Injected packet size average = 2.12079 (9 samples)
Accepted packet size average = 2.12079 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 38 sec (338 sec)
gpgpu_simulation_rate = 32738 (inst/sec)
gpgpu_simulation_rate = 2106 (cycle/sec)
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,712165)
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,712165)
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,712165)
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,712165)
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,712165)
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,712165)
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,712165)
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,712165)
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,712165)
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,712165)
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,712165)
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,712165)
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,712165)
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,712165)
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,712165)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,712165)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,712165)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,712165)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,712165)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,712165)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,712165)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,712165)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,712165)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,712165)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,712165)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,712165)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,712165)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,712165)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,712165)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,712165)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,712165)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,712165)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,712165)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,712165)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,712165)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,712165)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,712165)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,712165)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,712165)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,712165)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,712165)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,712165)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,712165)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,712165)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,712165)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(43,0,0) tid=(76,0,0)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(16,0,0) tid=(108,0,0)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(34,0,0) tid=(460,0,0)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(30,0,0) tid=(242,0,0)
GPGPU-Sim uArch: cycles simulated: 712665  inst.: 11372531 (ipc=613.6) sim_rate=33547 (inst/sec) elapsed = 0:0:05:39 / Tue Mar 22 07:06:07 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1783,712165), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1784,712165)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1887,712165), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1888,712165)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1942,712165), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1943,712165)
GPGPU-Sim uArch: cycles simulated: 714165  inst.: 11418414 (ipc=176.3) sim_rate=33583 (inst/sec) elapsed = 0:0:05:40 / Tue Mar 22 07:06:08 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2060,712165), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(2061,712165)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2074,712165), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(2075,712165)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2077,712165), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(2078,712165)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2140,712165), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(2141,712165)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2251,712165), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(2252,712165)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2322,712165), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(2323,712165)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2349,712165), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(2350,712165)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2415,712165), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2416,712165)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2459,712165), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(2460,712165)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(50,0,0) tid=(291,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2478,712165), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2479,712165)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2484,712165), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2485,712165)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2494,712165), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2495,712165)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2523,712165), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2524,712165)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2528,712165), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(2529,712165)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2576,712165), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(2577,712165)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2749,712165), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2773,712165), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2794,712165), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2818,712165), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2824,712165), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2839,712165), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2842,712165), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2859,712165), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2910,712165), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2928,712165), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2987,712165), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (3141,712165), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (3180,712165), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3330,712165), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (3383,712165), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (3389,712165), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3407,712165), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (3416,712165), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (3482,712165), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3488,712165), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 715665  inst.: 11550113 (ipc=138.4) sim_rate=33871 (inst/sec) elapsed = 0:0:05:41 / Tue Mar 22 07:06:09 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (3545,712165), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3626,712165), 1 CTAs running
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(56,0,0) tid=(228,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3662,712165), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (3821,712165), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (3862,712165), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (3894,712165), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3945,712165), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3948,712165), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3975,712165), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (4023,712165), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4092,712165), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4113,712165), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (4119,712165), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (4128,712165), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4206,712165), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4218,712165), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4251,712165), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4257,712165), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4299,712165), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4305,712165), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4314,712165), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (4380,712165), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4398,712165), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4413,712165), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (4539,712165), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 0.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 4540
gpu_sim_insn = 507084
gpu_ipc =     111.6925
gpu_tot_sim_cycle = 716705
gpu_tot_sim_insn = 11572801
gpu_tot_ipc =      16.1472
gpu_tot_issued_cta = 630
gpu_stall_dramfull = 2531528
gpu_stall_icnt2sh    = 5460070
gpu_total_sim_rate=33937

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 630325
	L1I_total_cache_misses = 2029
	L1I_total_cache_miss_rate = 0.0032
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11212
L1D_cache:
	L1D_cache_core[0]: Access = 87189, Miss = 70949, Miss_rate = 0.814, Pending_hits = 5740, Reservation_fails = 563947
	L1D_cache_core[1]: Access = 79411, Miss = 64267, Miss_rate = 0.809, Pending_hits = 5452, Reservation_fails = 538885
	L1D_cache_core[2]: Access = 71709, Miss = 58033, Miss_rate = 0.809, Pending_hits = 5015, Reservation_fails = 515797
	L1D_cache_core[3]: Access = 73459, Miss = 59320, Miss_rate = 0.808, Pending_hits = 5004, Reservation_fails = 514603
	L1D_cache_core[4]: Access = 77394, Miss = 61914, Miss_rate = 0.800, Pending_hits = 5238, Reservation_fails = 522179
	L1D_cache_core[5]: Access = 73425, Miss = 59311, Miss_rate = 0.808, Pending_hits = 4995, Reservation_fails = 513977
	L1D_cache_core[6]: Access = 73392, Miss = 59451, Miss_rate = 0.810, Pending_hits = 4991, Reservation_fails = 513813
	L1D_cache_core[7]: Access = 72554, Miss = 58810, Miss_rate = 0.811, Pending_hits = 4953, Reservation_fails = 513626
	L1D_cache_core[8]: Access = 73311, Miss = 59031, Miss_rate = 0.805, Pending_hits = 5058, Reservation_fails = 517129
	L1D_cache_core[9]: Access = 73407, Miss = 59497, Miss_rate = 0.811, Pending_hits = 5061, Reservation_fails = 512161
	L1D_cache_core[10]: Access = 75547, Miss = 61217, Miss_rate = 0.810, Pending_hits = 5200, Reservation_fails = 520637
	L1D_cache_core[11]: Access = 71734, Miss = 58056, Miss_rate = 0.809, Pending_hits = 4942, Reservation_fails = 510469
	L1D_cache_core[12]: Access = 73379, Miss = 59035, Miss_rate = 0.805, Pending_hits = 5163, Reservation_fails = 513918
	L1D_cache_core[13]: Access = 89332, Miss = 72360, Miss_rate = 0.810, Pending_hits = 6040, Reservation_fails = 568466
	L1D_cache_core[14]: Access = 73374, Miss = 59428, Miss_rate = 0.810, Pending_hits = 5116, Reservation_fails = 516794
	L1D_total_cache_accesses = 1138617
	L1D_total_cache_misses = 920679
	L1D_total_cache_miss_rate = 0.8086
	L1D_total_cache_pending_hits = 77968
	L1D_total_cache_reservation_fails = 7856401
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.071
L1C_cache:
	L1C_total_cache_accesses = 108209
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0044
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 137073
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 77780
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 689310
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7164541
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 107729
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2897
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 188
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 231369
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 691860
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 628296
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2029
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11212
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2541, 2105, 2163, 2133, 2522, 2150, 2079, 2135, 2042, 2165, 2133, 2124, 2120, 2135, 2124, 2487, 2092, 1988, 2068, 2094, 2122, 1679, 2017, 2109, 1657, 1657, 1590, 1573, 2022, 1629, 2443, 1642, 647, 1077, 1105, 1075, 1496, 1090, 1090, 1023, 1105, 1496, 1049, 1118, 1105, 1034, 1563, 1105, 
gpgpu_n_tot_thrd_icount = 37563808
gpgpu_n_tot_w_icount = 1173869
gpgpu_n_stall_shd_mem = 8714998
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 689310
gpgpu_n_mem_write_global = 234454
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1576103
gpgpu_n_store_insn = 375025
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1040080
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 8711841
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:14265885	W0_Idle:2017382	W0_Scoreboard:1882274	W1:186232	W2:159082	W3:161827	W4:129658	W5:92813	W6:46862	W7:24850	W8:9714	W9:3933	W10:1913	W11:1375	W12:1268	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:150640
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5514480 {8:689310,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9386544 {40:234344,72:34,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 93746160 {136:689310,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1875632 {8:234454,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 314 
maxdqlatency = 0 
maxmflatency = 1117 
averagemflatency = 386 
max_icnt2mem_latency = 863 
max_icnt2sh_latency = 716704 
mrq_lat_table:75544 	3201 	2215 	7564 	16851 	2885 	475 	112 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	150864 	619353 	153547 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	181419 	61044 	97225 	216452 	248448 	117997 	1284 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	20449 	354561 	294496 	19212 	605 	2 	0 	1 	6 	22 	485 	9283 	22650 	47686 	54555 	60785 	38981 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	219 	1217 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         9        12        32        31        32        32        28        24        47        27        23        47        12        13        17        16 
dram[1]:        12         9        48        37        31        31        27        33        47        29        32        28        17        24        13        15 
dram[2]:         9        12        22        15        31        29        36        25        40        55        51        33        23        11        14        16 
dram[3]:        15        11        42        52        34        29        24        23        45        55        52        46        17        21        11        10 
dram[4]:        15        10        24        37        33        28        25        28        46        57        53        49        19        16        13        16 
dram[5]:        15        10        43        49        33        28        30        30        45        36        43        41        24        24        13        15 
maximum service time to same row:
dram[0]:     40105     26499     31975     24237     32049     15257     36030     26703     21743     13258     16147     18072     23704     30086     18035     16472 
dram[1]:     34165     44738     59770     24694     30754     28721     21161     15725     16988     29221     16147     27227     15939     15865     45025     21369 
dram[2]:     41346     21269     18310     29045     22386     15308     15000     20185     22614     21421     13530     14856     33810     24394     20677     24392 
dram[3]:     27535     24186     19700     37706     23215     15513     19419     13093     24404     17366     11418     23996     23952     44196     21876     23133 
dram[4]:     24535     23247     26388     38756     26054     14274     14706     21106     29381     10167     23347     30704     20599     40630     14972     32164 
dram[5]:     32270     41786     49190     15589     23276      9494     32899     18522     20847     34028     28533     26460     30063     24874     25885     43646 
average row accesses per activate:
dram[0]:  2.389874  2.108248  2.320930  2.319512  2.148333  2.021700  2.061489  1.913462  2.168342  2.150943  2.100245  2.224036  2.228774  2.158291  2.260753  2.189560 
dram[1]:  2.190722  2.328185  2.483627  2.140515  2.063406  2.041126  2.042088  1.961832  2.168011  2.082555  2.157560  2.057739  2.132530  2.251479  2.212435  1.976019 
dram[2]:  2.121372  2.301170  2.295508  2.129897  2.055028  1.970639  2.031353  2.023988  2.079739  2.166891  2.137434  2.140964  2.126904  2.301676  2.107438  2.163855 
dram[3]:  2.192308  2.201102  2.282192  2.312207  1.978947  2.115385  1.926045  2.155515  2.216495  2.143836  2.049367  2.146438  2.100251  2.209596  1.910798  2.181360 
dram[4]:  2.210938  2.075949  2.210638  2.405594  2.074138  2.058708  2.073323  2.049521  2.115183  2.067445  2.226512  2.207171  2.161215  2.134409  2.256858  2.231156 
dram[5]:  2.274933  2.094395  2.301177  2.381081  2.199616  2.012868  2.132042  1.957813  2.263158  2.075067  2.132147  2.027160  2.129930  2.279883  2.229282  2.227147 
average row locality = 108849/50907 = 2.138193
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       944       818       892       857      1065       913      1096       999      1333      1186      1280      1090       890       796       841       797 
dram[1]:       850       603       879       814       920       773      1039      1090      1212      1034      1295      1276       823       717       854       824 
dram[2]:       804       787       886       953       873       931      1030      1177      1183      1230      1205      1352       778       789       765       898 
dram[3]:       684       799       737       861       908       906      1041      1011      1124      1212      1239      1220       784       844       814       866 
dram[4]:       849       820       945       928       958       887      1135      1097      1226      1225      1304      1234       851       766       905       888 
dram[5]:       844       710       872       766       940       929      1004      1067      1299      1184      1274      1245       857       758       807       804 
total reads: 92869
bank skew: 1352/603 = 2.24
chip skew: 16018/15003 = 1.07
number of total write accesses:
dram[0]:         0         0       106        94       224       205       178       195       393       410       438       409        55        63         0         0 
dram[1]:         0         0       107       100       219       170       174       195       401       303       403       399        62        44         0         0 
dram[2]:         0         0        85        80       210       210       201       173       408       380       428       425        60        35         0         0 
dram[3]:         0         0        96       124       220       194       157       181       381       353       380       407        54        31         0         0 
dram[4]:         0         0        94       104       245       165       194       186       390       369       426       428        74        28         0         0 
dram[5]:         0         0       106       115       206       166       207       186       421       364       404       397        61        24         0         0 
total reads: 15980
min_bank_accesses = 0!
chip skew: 2770/2577 = 1.07
average mf latency per bank:
dram[0]:       1396      1620      1376      1443      5160      6070      7602      8043      1931      1942      1768      2054      1750      1902      1694      1784
dram[1]:       1472      2339      1256      1613      5540      8319      7661      8169      1903      2491      1768      2047      1760      2295      1532      1870
dram[2]:       1577      1783      1391      1445      6137      6871      7785      7823      2026      2144      1860      1852      1871      3358      1729      1686
dram[3]:       1802      1701      1579      1406      5863      7164      7934      8858      2071      2251      1955      2041      1898      1895      1739      1680
dram[4]:       1595      1761      1373      1458      5692      7972      7328      8612      2023      2245      1826      2063      1779      2119      1559      1782
dram[5]:       1574      1971      1404      1595      6143      7319      8119      8286      1921      2228      1999      2106      1826      2068      1774      1784
maximum mf latency per bank:
dram[0]:        883       909       904       934       915       988       977       907      1117       970       871       902       872       943       909       849
dram[1]:        915       927       787       957       825       944       896      1020       889       997       884      1077       833       939       813      1004
dram[2]:        800       979       844       981       929       989      1003      1027       898      1076       935       955       848       886       859       942
dram[3]:        785       942       880       942       850       994      1016      1058       983      1022       885       960       878       986       892      1019
dram[4]:        940      1019       848       945       943      1040       879       995       949      1101       923      1061       834       993       871       934
dram[5]:        842      1030       938       928       939      1075       892       936       928       990      1031      1053       833      1011       966      1018

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=946042 n_nop=893388 n_act=8606 n_pre=8590 n_req=18567 n_rd=31594 n_write=3864 bw_util=0.07496
n_activity=328140 dram_eff=0.2161
bk0: 1888a 930462i bk1: 1636a 931536i bk2: 1784a 928770i bk3: 1714a 929775i bk4: 2130a 921689i bk5: 1826a 923669i bk6: 2192a 920503i bk7: 1998a 920806i bk8: 2666a 912477i bk9: 2372a 913738i bk10: 2560a 910207i bk11: 2180a 915528i bk12: 1780a 927462i bk13: 1592a 929327i bk14: 1682a 931312i bk15: 1594a 931736i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.156238
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=946042 n_nop=895930 n_act=8277 n_pre=8261 n_req=17580 n_rd=30006 n_write=3568 bw_util=0.07098
n_activity=322307 dram_eff=0.2083
bk0: 1700a 931298i bk1: 1206a 936379i bk2: 1758a 929945i bk3: 1628a 929966i bk4: 1840a 924318i bk5: 1546a 927819i bk6: 2078a 922631i bk7: 2180a 920779i bk8: 2424a 914796i bk9: 2068a 919377i bk10: 2590a 912412i bk11: 2552a 911437i bk12: 1646a 928465i bk13: 1434a 931680i bk14: 1708a 930749i bk15: 1648a 930573i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.133655
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=946042 n_nop=893748 n_act=8640 n_pre=8624 n_req=18336 n_rd=31282 n_write=3748 bw_util=0.07406
n_activity=328992 dram_eff=0.213
bk0: 1608a 931939i bk1: 1574a 933199i bk2: 1772a 929778i bk3: 1906a 927953i bk4: 1746a 925209i bk5: 1862a 923015i bk6: 2060a 921304i bk7: 2354a 919606i bk8: 2366a 914252i bk9: 2460a 914109i bk10: 2410a 912044i bk11: 2704a 909338i bk12: 1556a 928567i bk13: 1578a 930397i bk14: 1530a 931629i bk15: 1796a 929692i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.153871
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=946042 n_nop=895772 n_act=8306 n_pre=8290 n_req=17628 n_rd=30100 n_write=3574 bw_util=0.07119
n_activity=319172 dram_eff=0.211
bk0: 1368a 934401i bk1: 1598a 932538i bk2: 1474a 932152i bk3: 1722a 929332i bk4: 1816a 924154i bk5: 1812a 925036i bk6: 2082a 922185i bk7: 2022a 923407i bk8: 2248a 916967i bk9: 2424a 915314i bk10: 2478a 912841i bk11: 2440a 912302i bk12: 1568a 929071i bk13: 1688a 929809i bk14: 1628a 929977i bk15: 1732a 930525i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.13508
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=946042 n_nop=892875 n_act=8700 n_pre=8684 n_req=18721 n_rd=32036 n_write=3747 bw_util=0.07565
n_activity=333624 dram_eff=0.2145
bk0: 1698a 931500i bk1: 1640a 931594i bk2: 1890a 928134i bk3: 1856a 928722i bk4: 1916a 922796i bk5: 1774a 925383i bk6: 2270a 920158i bk7: 2194a 920266i bk8: 2452a 914056i bk9: 2450a 913656i bk10: 2608a 912204i bk11: 2468a 911638i bk12: 1702a 927623i bk13: 1532a 930372i bk14: 1810a 929949i bk15: 1776a 930264i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.160519
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=946042 n_nop=894888 n_act=8378 n_pre=8362 n_req=18017 n_rd=30720 n_write=3694 bw_util=0.07275
n_activity=324854 dram_eff=0.2119
bk0: 1688a 932018i bk1: 1420a 933688i bk2: 1744a 929500i bk3: 1532a 931541i bk4: 1880a 925179i bk5: 1858a 925186i bk6: 2008a 923128i bk7: 2134a 920698i bk8: 2598a 913527i bk9: 2368a 914720i bk10: 2548a 912327i bk11: 2490a 911689i bk12: 1714a 927359i bk13: 1516a 931535i bk14: 1614a 931713i bk15: 1608a 932065i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.140863

========= L2 cache stats =========
L2_cache_bank[0]: Access = 76072, Miss = 8341, Miss_rate = 0.110, Pending_hits = 69, Reservation_fails = 314
L2_cache_bank[1]: Access = 75911, Miss = 7456, Miss_rate = 0.098, Pending_hits = 52, Reservation_fails = 275
L2_cache_bank[2]: Access = 75314, Miss = 7872, Miss_rate = 0.105, Pending_hits = 69, Reservation_fails = 109
L2_cache_bank[3]: Access = 77340, Miss = 7131, Miss_rate = 0.092, Pending_hits = 66, Reservation_fails = 0
L2_cache_bank[4]: Access = 76106, Miss = 7524, Miss_rate = 0.099, Pending_hits = 66, Reservation_fails = 257
L2_cache_bank[5]: Access = 80270, Miss = 8117, Miss_rate = 0.101, Pending_hits = 61, Reservation_fails = 460
L2_cache_bank[6]: Access = 76047, Miss = 7331, Miss_rate = 0.096, Pending_hits = 65, Reservation_fails = 2
L2_cache_bank[7]: Access = 77569, Miss = 7719, Miss_rate = 0.100, Pending_hits = 74, Reservation_fails = 1
L2_cache_bank[8]: Access = 76239, Miss = 8173, Miss_rate = 0.107, Pending_hits = 62, Reservation_fails = 33
L2_cache_bank[9]: Access = 78050, Miss = 7845, Miss_rate = 0.101, Pending_hits = 52, Reservation_fails = 358
L2_cache_bank[10]: Access = 76772, Miss = 7897, Miss_rate = 0.103, Pending_hits = 67, Reservation_fails = 2
L2_cache_bank[11]: Access = 78179, Miss = 7463, Miss_rate = 0.095, Pending_hits = 72, Reservation_fails = 0
L2_total_cache_accesses = 923869
L2_total_cache_misses = 92869
L2_total_cache_miss_rate = 0.1005
L2_total_cache_pending_hits = 775
L2_total_cache_reservation_fails = 1811
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 605459
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 41
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 83810
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1036
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 224683
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 719
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9052
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 246
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 421
L2_cache_data_port_util = 0.311
L2_cache_fill_port_util = 0.043

icnt_total_pkts_mem_to_simt=3681499
icnt_total_pkts_simt_to_mem=1158585
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 54.4864
	minimum = 6
	maximum = 399
Network latency average = 30.068
	minimum = 6
	maximum = 265
Slowest packet = 1839770
Flit latency average = 34.826
	minimum = 6
	maximum = 264
Slowest flit = 4827828
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0696525
	minimum = 0.0449339 (at node 2)
	maximum = 0.277974 (at node 20)
Accepted packet rate average = 0.0696525
	minimum = 0.0449339 (at node 2)
	maximum = 0.277974 (at node 20)
Injected flit rate average = 0.11165
	minimum = 0.0786344 (at node 18)
	maximum = 0.299119 (at node 20)
Accepted flit rate average= 0.11165
	minimum = 0.0555066 (at node 2)
	maximum = 0.550661 (at node 20)
Injected packet length average = 1.60295
Accepted packet length average = 1.60295
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 34.2832 (10 samples)
	minimum = 6 (10 samples)
	maximum = 263.7 (10 samples)
Network latency average = 21.5829 (10 samples)
	minimum = 6 (10 samples)
	maximum = 200.3 (10 samples)
Flit latency average = 20.5263 (10 samples)
	minimum = 6 (10 samples)
	maximum = 198.7 (10 samples)
Fragmentation average = 0.0184707 (10 samples)
	minimum = 0 (10 samples)
	maximum = 83.5 (10 samples)
Injected packet rate average = 0.0577057 (10 samples)
	minimum = 0.0403375 (10 samples)
	maximum = 0.144866 (10 samples)
Accepted packet rate average = 0.0577057 (10 samples)
	minimum = 0.0403375 (10 samples)
	maximum = 0.144866 (10 samples)
Injected flit rate average = 0.118775 (10 samples)
	minimum = 0.0622353 (10 samples)
	maximum = 0.252183 (10 samples)
Accepted flit rate average = 0.118775 (10 samples)
	minimum = 0.0680048 (10 samples)
	maximum = 0.328453 (10 samples)
Injected packet size average = 2.05829 (10 samples)
Accepted packet size average = 2.05829 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 41 sec (341 sec)
gpgpu_simulation_rate = 33937 (inst/sec)
gpgpu_simulation_rate = 2101 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40158e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,716705)
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,716705)
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,716705)
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,716705)
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,716705)
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,716705)
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,716705)
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,716705)
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,716705)
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,716705)
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,716705)
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,716705)
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,716705)
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,716705)
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,716705)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,716705)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,716705)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,716705)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,716705)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,716705)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,716705)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,716705)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,716705)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,716705)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,716705)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,716705)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,716705)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,716705)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,716705)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,716705)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,716705)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,716705)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,716705)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,716705)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,716705)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,716705)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,716705)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,716705)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,716705)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,716705)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,716705)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,716705)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,716705)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,716705)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,716705)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(0,0,0) tid=(271,0,0)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(15,0,0) tid=(47,0,0)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(12,0,0) tid=(80,0,0)
GPGPU-Sim uArch: cycles simulated: 717205  inst.: 11875088 (ipc=604.6) sim_rate=34722 (inst/sec) elapsed = 0:0:05:42 / Tue Mar 22 07:06:10 2016
GPGPU-Sim uArch: cycles simulated: 718705  inst.: 11897949 (ipc=162.6) sim_rate=34687 (inst/sec) elapsed = 0:0:05:43 / Tue Mar 22 07:06:11 2016
GPGPU-Sim uArch: cycles simulated: 720205  inst.: 11912793 (ipc=97.1) sim_rate=34630 (inst/sec) elapsed = 0:0:05:44 / Tue Mar 22 07:06:12 2016
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(5,0,0) tid=(450,0,0)
GPGPU-Sim uArch: cycles simulated: 722205  inst.: 11933201 (ipc=65.5) sim_rate=34588 (inst/sec) elapsed = 0:0:05:45 / Tue Mar 22 07:06:13 2016
GPGPU-Sim uArch: cycles simulated: 724205  inst.: 11953831 (ipc=50.8) sim_rate=34548 (inst/sec) elapsed = 0:0:05:46 / Tue Mar 22 07:06:14 2016
GPGPU-Sim uArch: cycles simulated: 726205  inst.: 11973645 (ipc=42.2) sim_rate=34506 (inst/sec) elapsed = 0:0:05:47 / Tue Mar 22 07:06:15 2016
GPGPU-Sim uArch: cycles simulated: 727705  inst.: 11988275 (ipc=37.8) sim_rate=34449 (inst/sec) elapsed = 0:0:05:48 / Tue Mar 22 07:06:16 2016
GPGPU-Sim uArch: cycles simulated: 729705  inst.: 12008814 (ipc=33.5) sim_rate=34409 (inst/sec) elapsed = 0:0:05:49 / Tue Mar 22 07:06:17 2016
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(27,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 731705  inst.: 12029373 (ipc=30.4) sim_rate=34369 (inst/sec) elapsed = 0:0:05:50 / Tue Mar 22 07:06:18 2016
GPGPU-Sim uArch: cycles simulated: 733205  inst.: 12044288 (ipc=28.6) sim_rate=34314 (inst/sec) elapsed = 0:0:05:51 / Tue Mar 22 07:06:19 2016
GPGPU-Sim uArch: cycles simulated: 735205  inst.: 12063786 (ipc=26.5) sim_rate=34272 (inst/sec) elapsed = 0:0:05:52 / Tue Mar 22 07:06:20 2016
GPGPU-Sim uArch: cycles simulated: 737205  inst.: 12084336 (ipc=25.0) sim_rate=34233 (inst/sec) elapsed = 0:0:05:53 / Tue Mar 22 07:06:21 2016
GPGPU-Sim uArch: cycles simulated: 738705  inst.: 12099632 (ipc=23.9) sim_rate=34179 (inst/sec) elapsed = 0:0:05:54 / Tue Mar 22 07:06:22 2016
GPGPU-Sim uArch: cycles simulated: 740705  inst.: 12119983 (ipc=22.8) sim_rate=34140 (inst/sec) elapsed = 0:0:05:55 / Tue Mar 22 07:06:23 2016
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(42,0,0) tid=(201,0,0)
GPGPU-Sim uArch: cycles simulated: 742705  inst.: 12140916 (ipc=21.9) sim_rate=34103 (inst/sec) elapsed = 0:0:05:56 / Tue Mar 22 07:06:24 2016
GPGPU-Sim uArch: cycles simulated: 744205  inst.: 12158090 (ipc=21.3) sim_rate=34056 (inst/sec) elapsed = 0:0:05:57 / Tue Mar 22 07:06:25 2016
GPGPU-Sim uArch: cycles simulated: 746205  inst.: 12178640 (ipc=20.5) sim_rate=34018 (inst/sec) elapsed = 0:0:05:58 / Tue Mar 22 07:06:26 2016
GPGPU-Sim uArch: cycles simulated: 748205  inst.: 12199713 (ipc=19.9) sim_rate=33982 (inst/sec) elapsed = 0:0:05:59 / Tue Mar 22 07:06:27 2016
GPGPU-Sim uArch: cycles simulated: 750205  inst.: 12221681 (ipc=19.4) sim_rate=33949 (inst/sec) elapsed = 0:0:06:00 / Tue Mar 22 07:06:28 2016
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(40,0,0) tid=(256,0,0)
GPGPU-Sim uArch: cycles simulated: 752205  inst.: 12244143 (ipc=18.9) sim_rate=33917 (inst/sec) elapsed = 0:0:06:01 / Tue Mar 22 07:06:29 2016
GPGPU-Sim uArch: cycles simulated: 754205  inst.: 12265869 (ipc=18.5) sim_rate=33883 (inst/sec) elapsed = 0:0:06:02 / Tue Mar 22 07:06:30 2016
GPGPU-Sim uArch: cycles simulated: 756205  inst.: 12286454 (ipc=18.1) sim_rate=33846 (inst/sec) elapsed = 0:0:06:03 / Tue Mar 22 07:06:31 2016
GPGPU-Sim uArch: cycles simulated: 758205  inst.: 12307622 (ipc=17.7) sim_rate=33812 (inst/sec) elapsed = 0:0:06:04 / Tue Mar 22 07:06:32 2016
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(43,0,0) tid=(396,0,0)
GPGPU-Sim uArch: cycles simulated: 760205  inst.: 12329411 (ipc=17.4) sim_rate=33779 (inst/sec) elapsed = 0:0:06:05 / Tue Mar 22 07:06:33 2016
GPGPU-Sim uArch: cycles simulated: 762205  inst.: 12350454 (ipc=17.1) sim_rate=33744 (inst/sec) elapsed = 0:0:06:06 / Tue Mar 22 07:06:34 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (45602,716705), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(45603,716705)
GPGPU-Sim uArch: cycles simulated: 764205  inst.: 12378036 (ipc=17.0) sim_rate=33727 (inst/sec) elapsed = 0:0:06:07 / Tue Mar 22 07:06:35 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (48825,716705), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(48826,716705)
GPGPU-Sim uArch: cycles simulated: 766205  inst.: 12403747 (ipc=16.8) sim_rate=33705 (inst/sec) elapsed = 0:0:06:08 / Tue Mar 22 07:06:36 2016
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(40,0,0) tid=(371,0,0)
GPGPU-Sim uArch: cycles simulated: 768205  inst.: 12426915 (ipc=16.6) sim_rate=33677 (inst/sec) elapsed = 0:0:06:09 / Tue Mar 22 07:06:37 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (51626,716705), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(51627,716705)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (52255,716705), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(52256,716705)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (52542,716705), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(52543,716705)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (52632,716705), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(52633,716705)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (53254,716705), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(53255,716705)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (53344,716705), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(53345,716705)
GPGPU-Sim uArch: cycles simulated: 770205  inst.: 12480444 (ipc=17.0) sim_rate=33730 (inst/sec) elapsed = 0:0:06:10 / Tue Mar 22 07:06:38 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (54203,716705), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(54204,716705)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (54930,716705), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(54931,716705)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (55115,716705), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(55116,716705)
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(55,0,0) tid=(206,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (55436,716705), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(55437,716705)
GPGPU-Sim uArch: cycles simulated: 772205  inst.: 12521937 (ipc=17.1) sim_rate=33751 (inst/sec) elapsed = 0:0:06:11 / Tue Mar 22 07:06:39 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (55844,716705), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(55845,716705)
GPGPU-Sim uArch: cycles simulated: 774205  inst.: 12557466 (ipc=17.1) sim_rate=33756 (inst/sec) elapsed = 0:0:06:12 / Tue Mar 22 07:06:40 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (57580,716705), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(57581,716705)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (57786,716705), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(57787,716705)
GPGPU-Sim uArch: cycles simulated: 775705  inst.: 12582909 (ipc=17.1) sim_rate=33734 (inst/sec) elapsed = 0:0:06:13 / Tue Mar 22 07:06:41 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (59077,716705), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(59078,716705)
GPGPU-Sim uArch: cycles simulated: 777705  inst.: 12609149 (ipc=17.0) sim_rate=33714 (inst/sec) elapsed = 0:0:06:14 / Tue Mar 22 07:06:42 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (61323,716705), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(61324,716705)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(61,0,0) tid=(236,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (62037,716705), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(62038,716705)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (62357,716705), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 779705  inst.: 12639034 (ipc=16.9) sim_rate=33704 (inst/sec) elapsed = 0:0:06:15 / Tue Mar 22 07:06:43 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (63467,716705), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (63888,716705), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 781705  inst.: 12664288 (ipc=16.8) sim_rate=33681 (inst/sec) elapsed = 0:0:06:16 / Tue Mar 22 07:06:44 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (65013,716705), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (65619,716705), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (66110,716705), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (66544,716705), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 783705  inst.: 12686410 (ipc=16.6) sim_rate=33650 (inst/sec) elapsed = 0:0:06:17 / Tue Mar 22 07:06:45 2016
GPGPU-Sim uArch: cycles simulated: 785705  inst.: 12709598 (ipc=16.5) sim_rate=33623 (inst/sec) elapsed = 0:0:06:18 / Tue Mar 22 07:06:46 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (69057,716705), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (69086,716705), 2 CTAs running
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(35,0,0) tid=(104,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (70126,716705), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (70291,716705), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (70590,716705), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (70626,716705), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 787705  inst.: 12734148 (ipc=16.4) sim_rate=33599 (inst/sec) elapsed = 0:0:06:19 / Tue Mar 22 07:06:47 2016
GPGPU-Sim uArch: cycles simulated: 789705  inst.: 12758743 (ipc=16.2) sim_rate=33575 (inst/sec) elapsed = 0:0:06:20 / Tue Mar 22 07:06:48 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (73988,716705), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (75183,716705), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 792205  inst.: 12790078 (ipc=16.1) sim_rate=33569 (inst/sec) elapsed = 0:0:06:21 / Tue Mar 22 07:06:49 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (75729,716705), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (76446,716705), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (76757,716705), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (76998,716705), 2 CTAs running
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(57,0,0) tid=(153,0,0)
GPGPU-Sim uArch: cycles simulated: 794205  inst.: 12813716 (ipc=16.0) sim_rate=33543 (inst/sec) elapsed = 0:0:06:22 / Tue Mar 22 07:06:50 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (77732,716705), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (78261,716705), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (79500,716705), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (79533,716705), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (79650,716705), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (79737,716705), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 796705  inst.: 12848643 (ipc=15.9) sim_rate=33547 (inst/sec) elapsed = 0:0:06:23 / Tue Mar 22 07:06:51 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (80514,716705), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (81904,716705), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (82055,716705), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (82385,716705), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (82744,716705), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (82984,716705), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (82996,716705), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (83412,716705), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 800205  inst.: 12884897 (ipc=15.7) sim_rate=33554 (inst/sec) elapsed = 0:0:06:24 / Tue Mar 22 07:06:52 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (83703,716705), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (85130,716705), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (85564,716705), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (87077,716705), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(60,0,0) tid=(251,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (87501,716705), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (87923,716705), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (88034,716705), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (88284,716705), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 805205  inst.: 12914762 (ipc=15.2) sim_rate=33544 (inst/sec) elapsed = 0:0:06:25 / Tue Mar 22 07:06:53 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (89491,716705), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (89776,716705), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (91494,716705), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (91806,716705), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 9.
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 91807
gpu_sim_insn = 1348629
gpu_ipc =      14.6898
gpu_tot_sim_cycle = 808512
gpu_tot_sim_insn = 12921430
gpu_tot_ipc =      15.9817
gpu_tot_issued_cta = 693
gpu_stall_dramfull = 2836966
gpu_stall_icnt2sh    = 6231616
gpu_total_sim_rate=33562

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 762292
	L1I_total_cache_misses = 2029
	L1I_total_cache_miss_rate = 0.0027
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11212
L1D_cache:
	L1D_cache_core[0]: Access = 98187, Miss = 78816, Miss_rate = 0.803, Pending_hits = 6089, Reservation_fails = 636197
	L1D_cache_core[1]: Access = 89224, Miss = 71260, Miss_rate = 0.799, Pending_hits = 5806, Reservation_fails = 605413
	L1D_cache_core[2]: Access = 81465, Miss = 65069, Miss_rate = 0.799, Pending_hits = 5344, Reservation_fails = 583747
	L1D_cache_core[3]: Access = 83079, Miss = 66248, Miss_rate = 0.797, Pending_hits = 5359, Reservation_fails = 582063
	L1D_cache_core[4]: Access = 86983, Miss = 68733, Miss_rate = 0.790, Pending_hits = 5599, Reservation_fails = 586911
	L1D_cache_core[5]: Access = 83418, Miss = 66507, Miss_rate = 0.797, Pending_hits = 5336, Reservation_fails = 582940
	L1D_cache_core[6]: Access = 85160, Miss = 67894, Miss_rate = 0.797, Pending_hits = 5419, Reservation_fails = 588966
	L1D_cache_core[7]: Access = 82910, Miss = 66313, Miss_rate = 0.800, Pending_hits = 5311, Reservation_fails = 583605
	L1D_cache_core[8]: Access = 83492, Miss = 66467, Miss_rate = 0.796, Pending_hits = 5381, Reservation_fails = 587247
	L1D_cache_core[9]: Access = 85378, Miss = 68112, Miss_rate = 0.798, Pending_hits = 5475, Reservation_fails = 587551
	L1D_cache_core[10]: Access = 85378, Miss = 68355, Miss_rate = 0.801, Pending_hits = 5552, Reservation_fails = 588355
	L1D_cache_core[11]: Access = 80837, Miss = 64447, Miss_rate = 0.797, Pending_hits = 5283, Reservation_fails = 570433
	L1D_cache_core[12]: Access = 82781, Miss = 65655, Miss_rate = 0.793, Pending_hits = 5525, Reservation_fails = 578288
	L1D_cache_core[13]: Access = 99788, Miss = 79926, Miss_rate = 0.801, Pending_hits = 6400, Reservation_fails = 639045
	L1D_cache_core[14]: Access = 82846, Miss = 66164, Miss_rate = 0.799, Pending_hits = 5474, Reservation_fails = 580776
	L1D_total_cache_accesses = 1290926
	L1D_total_cache_misses = 1029966
	L1D_total_cache_miss_rate = 0.7979
	L1D_total_cache_pending_hits = 83353
	L1D_total_cache_reservation_fails = 8881537
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.073
L1C_cache:
	L1C_total_cache_accesses = 113199
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0042
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 174425
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 83165
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 797888
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8188642
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 112719
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3182
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 188
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 232078
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 692895
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 760263
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2029
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11212
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2966, 2530, 2599, 2569, 2958, 2586, 2312, 2571, 2467, 2601, 2569, 2560, 2556, 2571, 2560, 2923, 2528, 2424, 2504, 2530, 2558, 2115, 2453, 2534, 1872, 1883, 1816, 1799, 2248, 1855, 2669, 1846, 854, 1284, 1312, 1293, 1714, 1308, 1308, 1241, 1323, 1703, 1267, 1336, 1301, 1252, 1781, 1323, 
gpgpu_n_tot_thrd_icount = 44436352
gpgpu_n_tot_w_icount = 1388636
gpgpu_n_stall_shd_mem = 9855043
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 797888
gpgpu_n_mem_write_global = 235448
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1769753
gpgpu_n_store_insn = 379778
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1118595
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9851886
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:15918346	W0_Idle:2123869	W0_Scoreboard:2471657	W1:196673	W2:180532	W3:193639	W4:170171	W5:126313	W6:73586	W7:43702	W8:19373	W9:7789	W10:4085	W11:1556	W12:1811	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:165704
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6383104 {8:797888,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9426304 {40:235338,72:34,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 108512768 {136:797888,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1883584 {8:235448,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 414 
maxdqlatency = 0 
maxmflatency = 1121 
averagemflatency = 381 
max_icnt2mem_latency = 863 
max_icnt2sh_latency = 800701 
mrq_lat_table:82649 	3461 	2382 	7834 	17704 	3113 	622 	221 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	181595 	685386 	166350 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	227486 	69231 	108025 	234683 	268633 	124056 	1327 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	23571 	419394 	333572 	20755 	609 	2 	0 	1 	6 	22 	485 	9283 	22650 	47686 	54555 	60785 	39975 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	245 	1375 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12        17        52        46        32        32        30        31        47        27        23        47        12        14        17        16 
dram[1]:        16        15        52        54        31        31        30        33        47        29        32        28        17        24        13        15 
dram[2]:        16        14        48        41        31        29        36        27        40        55        51        33        23        12        14        16 
dram[3]:        17        16        54        63        34        29        24        24        45        55        52        46        17        21        11        10 
dram[4]:        17        16        46        45        33        28        29        29        46        57        53        49        19        16        15        16 
dram[5]:        17        15        48        60        33        28        30        30        45        36        43        41        24        24        13        15 
maximum service time to same row:
dram[0]:     40105     26499     31975     24237     32049     15257     36030     26703     21743     13258     16147     18072     23704     30086     18035     16472 
dram[1]:     34165     44738     59770     24694     30754     28721     21161     15725     16988     29221     16147     27227     15939     15865     45025     21369 
dram[2]:     41346     21269     18310     29045     22386     15308     15000     20185     22614     21421     13530     14856     33810     24394     20677     24392 
dram[3]:     27535     24186     19700     37706     23215     15513     19419     13093     24404     17366     11801     23996     23952     44196     21876     23133 
dram[4]:     24535     23247     26388     38756     26054     14274     18532     21106     29381     10167     23347     30704     20599     40630     19253     32164 
dram[5]:     32270     41786     49190     15589     23276     11694     32899     18522     20847     34028     28533     26460     30063     24874     25885     43646 
average row accesses per activate:
dram[0]:  2.336449  2.087264  2.262605  2.262222  2.126543  1.985318  2.078550  1.930781  2.152225  2.134663  2.063830  2.182796  2.247826  2.154018  2.238663  2.213930 
dram[1]:  2.147541  2.248344  2.422274  2.106838  2.036484  2.015385  2.062208  1.987087  2.133252  2.040788  2.128957  2.005593  2.109677  2.232376  2.222488  1.993478 
dram[2]:  2.130435  2.275862  2.255965  2.098113  2.033956  1.954829  2.039574  2.022346  2.083942  2.153750  2.094272  2.128523  2.126728  2.319797  2.087591  2.174779 
dram[3]:  2.187135  2.192500  2.235872  2.264831  1.972669  2.072289  1.925547  2.152570  2.168435  2.106918  2.020882  2.093079  2.050885  2.210884  1.906183  2.165533 
dram[4]:  2.151515  2.094563  2.183071  2.385120  2.029734  2.026882  2.098675  2.065574  2.100973  2.072815  2.168038  2.144231  2.169165  2.168293  2.283721  2.233945 
dram[5]:  2.225490  2.146409  2.262366  2.285047  2.155867  2.022299  2.102848  1.951009  2.235583  2.035452  2.089120  1.992090  2.117895  2.240310  2.193154  2.214815 
average row locality = 118004/55720 = 2.117803
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1000       885       962       918      1135       990      1183      1100      1418      1272      1375      1184       975       898       938       890 
dram[1]:       917       679       929       881       989       857      1137      1178      1314      1121      1385      1369       915       807       929       917 
dram[2]:       882       858       949      1024       961      1022      1123      1261      1274      1316      1298      1433       859       876       858       983 
dram[3]:       748       877       803       934       984       990      1146      1102      1225      1293      1335      1316       869       942       894       955 
dram[4]:       923       886      1012       977      1032       949      1215      1186      1308      1311      1390      1327       935       860       982       974 
dram[5]:       908       777       937       850      1006       994      1106      1155      1375      1271      1372      1335       941       841       897       897 
total reads: 100766
bank skew: 1433/679 = 2.11
chip skew: 17267/16324 = 1.06
number of total write accesses:
dram[0]:         0         0       115       100       243       227       193       211       420       440       468       440        59        67         0         0 
dram[1]:         0         0       115       105       239       191       189       207       431       330       431       424        66        48         0         0 
dram[2]:         0         0        91        88       237       233       217       187       439       407       457       455        64        38         0         0 
dram[3]:         0         0       107       135       243       214       173       196       410       382       407       438        58        33         0         0 
dram[4]:         0         0        97       113       265       182       210       200       419       397       455       457        78        29         0         0 
dram[5]:         0         0       115       128       225       185       223       199       447       394       433       428        65        26         0         0 
total reads: 17238
min_bank_accesses = 0!
chip skew: 2983/2776 = 1.07
average mf latency per bank:
dram[0]:       1450      1734      1456      1545      5149      6003      7894      8374      1911      1932      1752      2041      1766      1935      1703      1795
dram[1]:       1582      2396      1355      1703      5527      8149      8070      8614      1903      2425      1786      2022      1830      2264      1625      1937
dram[2]:       1647      1931      1457      1548      5946      6910      8082      8373      1988      2140      1837      1867      1885      3296      1758      1784
dram[3]:       1858      1908      1658      1578      5771      7221      8192      9455      2029      2225      1922      2057      1872      1997      1760      1759
dram[4]:       1644      1824      1431      1508      5590      7918      7573      8864      1985      2200      1787      2026      1758      2107      1571      1801
dram[5]:       1657      2127      1481      1766      6075      7471      8342      8956      1891      2220      1963      2083      1854      2141      1786      1903
maximum mf latency per bank:
dram[0]:        883       909       904       934       915       988      1003       907      1121      1039       871       902       872      1007       909       850
dram[1]:        915       927       787       957       825       944       896      1020       889       997       884      1077       833       939       813      1004
dram[2]:        800       979       844       981       929       989      1003      1099       898      1076       935       955       848      1056       859      1050
dram[3]:        785       943       880       942       850       994      1016      1058       983      1022       885       960       878       986       892      1019
dram[4]:        940      1019       848       945       943      1040       879       995       949      1101       923      1061       834       993       871       934
dram[5]:        842      1030       938       928       939      1075       892       936       928       990      1031      1053       833      1011       966      1018

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1067226 n_nop=1009906 n_act=9402 n_pre=9386 n_req=20106 n_rd=34246 n_write=4286 bw_util=0.07221
n_activity=359999 dram_eff=0.2141
bk0: 2000a 1050458i bk1: 1770a 1051421i bk2: 1924a 1048318i bk3: 1836a 1049543i bk4: 2270a 1041146i bk5: 1980a 1042511i bk6: 2366a 1039252i bk7: 2200a 1039507i bk8: 2836a 1030784i bk9: 2544a 1032343i bk10: 2750a 1028289i bk11: 2368a 1033643i bk12: 1950a 1046786i bk13: 1796a 1048242i bk14: 1876a 1050292i bk15: 1780a 1051227i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.160893
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1067226 n_nop=1012442 n_act=9093 n_pre=9077 n_req=19100 n_rd=32648 n_write=3966 bw_util=0.06862
n_activity=356573 dram_eff=0.2054
bk0: 1834a 1051065i bk1: 1358a 1056003i bk2: 1858a 1049931i bk3: 1762a 1049776i bk4: 1978a 1043672i bk5: 1714a 1046706i bk6: 2274a 1041731i bk7: 2356a 1039937i bk8: 2628a 1033146i bk9: 2242a 1037707i bk10: 2770a 1030946i bk11: 2738a 1029721i bk12: 1830a 1047814i bk13: 1614a 1051187i bk14: 1858a 1050726i bk15: 1834a 1050151i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.128806
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1067226 n_nop=1010259 n_act=9424 n_pre=9408 n_req=19890 n_rd=33954 n_write=4181 bw_util=0.07147
n_activity=362349 dram_eff=0.2105
bk0: 1764a 1051852i bk1: 1716a 1053060i bk2: 1898a 1049676i bk3: 2048a 1047651i bk4: 1922a 1043952i bk5: 2044a 1041820i bk6: 2246a 1040209i bk7: 2522a 1038333i bk8: 2548a 1033101i bk9: 2632a 1032463i bk10: 2596a 1030433i bk11: 2866a 1027915i bk12: 1718a 1047864i bk13: 1752a 1049921i bk14: 1716a 1050694i bk15: 1966a 1049114i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.153768
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1067226 n_nop=1012080 n_act=9164 n_pre=9148 n_req=19209 n_rd=32826 n_write=4008 bw_util=0.06903
n_activity=355003 dram_eff=0.2075
bk0: 1496a 1054457i bk1: 1754a 1052287i bk2: 1606a 1051810i bk3: 1868a 1048923i bk4: 1968a 1043345i bk5: 1980a 1043994i bk6: 2292a 1040931i bk7: 2204a 1042454i bk8: 2450a 1035313i bk9: 2586a 1034022i bk10: 2670a 1031160i bk11: 2632a 1030482i bk12: 1738a 1048242i bk13: 1884a 1049053i bk14: 1788a 1049625i bk15: 1910a 1050170i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.128597
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1067226 n_nop=1009691 n_act=9436 n_pre=9420 n_req=20169 n_rd=34534 n_write=4145 bw_util=0.07249
n_activity=364232 dram_eff=0.2124
bk0: 1846a 1051144i bk1: 1772a 1051651i bk2: 2024a 1047966i bk3: 1954a 1048876i bk4: 2064a 1041863i bk5: 1898a 1044837i bk6: 2430a 1039610i bk7: 2372a 1039250i bk8: 2616a 1032734i bk9: 2622a 1032278i bk10: 2780a 1030025i bk11: 2654a 1029756i bk12: 1870a 1047056i bk13: 1720a 1049972i bk14: 1964a 1049843i bk15: 1948a 1049931i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.159737
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1067226 n_nop=1011401 n_act=9201 n_pre=9185 n_req=19530 n_rd=33324 n_write=4115 bw_util=0.07016
n_activity=358625 dram_eff=0.2088
bk0: 1816a 1051916i bk1: 1554a 1053925i bk2: 1874a 1049345i bk3: 1700a 1050665i bk4: 2012a 1044454i bk5: 1988a 1044762i bk6: 2212a 1041869i bk7: 2310a 1039498i bk8: 2750a 1032444i bk9: 2542a 1033369i bk10: 2744a 1030737i bk11: 2670a 1029939i bk12: 1882a 1046751i bk13: 1682a 1051122i bk14: 1794a 1051196i bk15: 1794a 1051649i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.133043

========= L2 cache stats =========
L2_cache_bank[0]: Access = 84941, Miss = 8986, Miss_rate = 0.106, Pending_hits = 71, Reservation_fails = 744
L2_cache_bank[1]: Access = 85031, Miss = 8137, Miss_rate = 0.096, Pending_hits = 52, Reservation_fails = 571
L2_cache_bank[2]: Access = 84443, Miss = 8515, Miss_rate = 0.101, Pending_hits = 69, Reservation_fails = 112
L2_cache_bank[3]: Access = 86575, Miss = 7809, Miss_rate = 0.090, Pending_hits = 66, Reservation_fails = 0
L2_cache_bank[4]: Access = 85200, Miss = 8204, Miss_rate = 0.096, Pending_hits = 66, Reservation_fails = 398
L2_cache_bank[5]: Access = 89655, Miss = 8773, Miss_rate = 0.098, Pending_hits = 61, Reservation_fails = 829
L2_cache_bank[6]: Access = 84971, Miss = 8004, Miss_rate = 0.094, Pending_hits = 66, Reservation_fails = 2
L2_cache_bank[7]: Access = 87177, Miss = 8409, Miss_rate = 0.096, Pending_hits = 74, Reservation_fails = 1
L2_cache_bank[8]: Access = 84858, Miss = 8797, Miss_rate = 0.104, Pending_hits = 62, Reservation_fails = 139
L2_cache_bank[9]: Access = 87178, Miss = 8470, Miss_rate = 0.097, Pending_hits = 52, Reservation_fails = 646
L2_cache_bank[10]: Access = 85709, Miss = 8542, Miss_rate = 0.100, Pending_hits = 67, Reservation_fails = 2
L2_cache_bank[11]: Access = 87703, Miss = 8120, Miss_rate = 0.093, Pending_hits = 72, Reservation_fails = 0
L2_total_cache_accesses = 1033441
L2_total_cache_misses = 100766
L2_total_cache_miss_rate = 0.0975
L2_total_cache_pending_hits = 778
L2_total_cache_reservation_fails = 3444
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 706147
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 41
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 91700
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2669
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 225667
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 722
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9059
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 246
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 421
L2_cache_data_port_util = 0.317
L2_cache_fill_port_util = 0.042

icnt_total_pkts_mem_to_simt=4225383
icnt_total_pkts_simt_to_mem=1269151
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 36.3306
	minimum = 6
	maximum = 554
Network latency average = 27.7924
	minimum = 6
	maximum = 485
Slowest packet = 1889318
Flit latency average = 18.636
	minimum = 6
	maximum = 485
Slowest flit = 5137500
Fragmentation average = 0.00180247
	minimum = 0
	maximum = 247
Injected packet rate average = 0.0884077
	minimum = 0.0697768 (at node 11)
	maximum = 0.104654 (at node 22)
Accepted packet rate average = 0.0884077
	minimum = 0.0697768 (at node 11)
	maximum = 0.104654 (at node 22)
Injected flit rate average = 0.26402
	minimum = 0.070463 (at node 11)
	maximum = 0.519438 (at node 22)
Accepted flit rate average= 0.26402
	minimum = 0.0947531 (at node 23)
	maximum = 0.467448 (at node 9)
Injected packet length average = 2.98639
Accepted packet length average = 2.98639
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 34.4693 (11 samples)
	minimum = 6 (11 samples)
	maximum = 290.091 (11 samples)
Network latency average = 22.1474 (11 samples)
	minimum = 6 (11 samples)
	maximum = 226.182 (11 samples)
Flit latency average = 20.3545 (11 samples)
	minimum = 6 (11 samples)
	maximum = 224.727 (11 samples)
Fragmentation average = 0.0169554 (11 samples)
	minimum = 0 (11 samples)
	maximum = 98.3636 (11 samples)
Injected packet rate average = 0.0604968 (11 samples)
	minimum = 0.0430138 (11 samples)
	maximum = 0.141211 (11 samples)
Accepted packet rate average = 0.0604968 (11 samples)
	minimum = 0.0430138 (11 samples)
	maximum = 0.141211 (11 samples)
Injected flit rate average = 0.131979 (11 samples)
	minimum = 0.0629833 (11 samples)
	maximum = 0.276479 (11 samples)
Accepted flit rate average = 0.131979 (11 samples)
	minimum = 0.0704365 (11 samples)
	maximum = 0.341089 (11 samples)
Injected packet size average = 2.18159 (11 samples)
Accepted packet size average = 2.18159 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 25 sec (385 sec)
gpgpu_simulation_rate = 33562 (inst/sec)
gpgpu_simulation_rate = 2100 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4016ca (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,808512)
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,808512)
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,808512)
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,808512)
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,808512)
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,808512)
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,808512)
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,808512)
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,808512)
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,808512)
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,808512)
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,808512)
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,808512)
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,808512)
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,808512)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,808512)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,808512)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,808512)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,808512)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,808512)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,808512)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,808512)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,808512)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,808512)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,808512)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,808512)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,808512)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,808512)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,808512)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,808512)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,808512)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,808512)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,808512)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,808512)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,808512)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,808512)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,808512)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,808512)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,808512)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,808512)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,808512)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,808512)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,808512)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,808512)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,808512)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(18,0,0) tid=(39,0,0)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(29,0,0) tid=(199,0,0)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(22,0,0) tid=(103,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (491,808512), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(492,808512)
GPGPU-Sim uArch: cycles simulated: 809012  inst.: 13178454 (ipc=514.0) sim_rate=34141 (inst/sec) elapsed = 0:0:06:26 / Tue Mar 22 07:06:54 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (512,808512), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(513,808512)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (514,808512), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(515,808512)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (520,808512), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(521,808512)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (524,808512), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(525,808512)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (528,808512), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(529,808512)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (552,808512), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(553,808512)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (553,808512), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(554,808512)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (554,808512), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(555,808512)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (556,808512), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (556,808512), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(557,808512)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(557,808512)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (561,808512), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(562,808512)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (563,808512), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(564,808512)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (566,808512), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(567,808512)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (569,808512), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(570,808512)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (571,808512), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(572,808512)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (572,808512), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(573,808512)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (573,808512), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(574,808512)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (578,808512), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (580,808512), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (584,808512), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (589,808512), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (590,808512), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (596,808512), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (600,808512), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (608,808512), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (609,808512), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (614,808512), 2 CTAs running
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(48,0,0) tid=(135,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (632,808512), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (635,808512), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (647,808512), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (652,808512), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (658,808512), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (661,808512), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (665,808512), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (671,808512), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (673,808512), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (675,808512), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (676,808512), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (685,808512), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (691,808512), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (697,808512), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (701,808512), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (702,808512), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (715,808512), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (926,808512), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (943,808512), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (972,808512), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (972,808512), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (973,808512), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (976,808512), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (977,808512), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (985,808512), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (990,808512), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (995,808512), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (998,808512), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1026,808512), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1049,808512), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1051,808512), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1058,808512), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1067,808512), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1071,808512), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1084,808512), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 9.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 1085
gpu_sim_insn = 450048
gpu_ipc =     414.7908
gpu_tot_sim_cycle = 809597
gpu_tot_sim_insn = 13371478
gpu_tot_ipc =      16.5162
gpu_tot_issued_cta = 756
gpu_stall_dramfull = 2836966
gpu_stall_icnt2sh    = 6231721
gpu_total_sim_rate=34641

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 771332
	L1I_total_cache_misses = 2029
	L1I_total_cache_miss_rate = 0.0026
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11212
L1D_cache:
	L1D_cache_core[0]: Access = 98251, Miss = 78832, Miss_rate = 0.802, Pending_hits = 6137, Reservation_fails = 636197
	L1D_cache_core[1]: Access = 89272, Miss = 71272, Miss_rate = 0.798, Pending_hits = 5842, Reservation_fails = 605413
	L1D_cache_core[2]: Access = 81537, Miss = 65087, Miss_rate = 0.798, Pending_hits = 5398, Reservation_fails = 583747
	L1D_cache_core[3]: Access = 83143, Miss = 66264, Miss_rate = 0.797, Pending_hits = 5407, Reservation_fails = 582063
	L1D_cache_core[4]: Access = 87063, Miss = 68753, Miss_rate = 0.790, Pending_hits = 5659, Reservation_fails = 586911
	L1D_cache_core[5]: Access = 83482, Miss = 66523, Miss_rate = 0.797, Pending_hits = 5384, Reservation_fails = 582940
	L1D_cache_core[6]: Access = 85224, Miss = 67910, Miss_rate = 0.797, Pending_hits = 5467, Reservation_fails = 588966
	L1D_cache_core[7]: Access = 82974, Miss = 66329, Miss_rate = 0.799, Pending_hits = 5359, Reservation_fails = 583605
	L1D_cache_core[8]: Access = 83556, Miss = 66483, Miss_rate = 0.796, Pending_hits = 5429, Reservation_fails = 587247
	L1D_cache_core[9]: Access = 85458, Miss = 68132, Miss_rate = 0.797, Pending_hits = 5535, Reservation_fails = 587551
	L1D_cache_core[10]: Access = 85442, Miss = 68371, Miss_rate = 0.800, Pending_hits = 5600, Reservation_fails = 588355
	L1D_cache_core[11]: Access = 80917, Miss = 64467, Miss_rate = 0.797, Pending_hits = 5343, Reservation_fails = 570433
	L1D_cache_core[12]: Access = 82845, Miss = 65671, Miss_rate = 0.793, Pending_hits = 5573, Reservation_fails = 578288
	L1D_cache_core[13]: Access = 99852, Miss = 79942, Miss_rate = 0.801, Pending_hits = 6448, Reservation_fails = 639045
	L1D_cache_core[14]: Access = 82910, Miss = 66180, Miss_rate = 0.798, Pending_hits = 5522, Reservation_fails = 580776
	L1D_total_cache_accesses = 1291926
	L1D_total_cache_misses = 1030216
	L1D_total_cache_miss_rate = 0.7974
	L1D_total_cache_pending_hits = 84103
	L1D_total_cache_reservation_fails = 8881537
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.073
L1C_cache:
	L1C_total_cache_accesses = 115207
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0042
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 174425
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 83915
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 798138
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8188642
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 114727
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3182
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 188
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 232078
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 692895
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 769303
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2029
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11212
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2996, 2560, 2629, 2599, 2988, 2616, 2342, 2601, 2497, 2631, 2599, 2590, 2586, 2601, 2590, 2953, 2543, 2439, 2519, 2545, 2573, 2130, 2468, 2549, 1887, 1898, 1831, 1814, 2263, 1870, 2684, 1861, 869, 1299, 1327, 1308, 1729, 1323, 1323, 1256, 1338, 1718, 1282, 1351, 1316, 1267, 1796, 1338, 
gpgpu_n_tot_thrd_icount = 44918400
gpgpu_n_tot_w_icount = 1403700
gpgpu_n_stall_shd_mem = 9855043
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 798138
gpgpu_n_mem_write_global = 235448
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1801753
gpgpu_n_store_insn = 379778
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1182851
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9851886
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:15918854	W0_Idle:2124355	W0_Scoreboard:2484859	W1:196673	W2:180532	W3:193639	W4:170171	W5:126313	W6:73586	W7:43702	W8:19373	W9:7789	W10:4085	W11:1556	W12:1811	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:180768
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6385104 {8:798138,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9426304 {40:235338,72:34,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 108546768 {136:798138,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1883584 {8:235448,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 414 
maxdqlatency = 0 
maxmflatency = 1121 
averagemflatency = 381 
max_icnt2mem_latency = 863 
max_icnt2sh_latency = 800701 
mrq_lat_table:82756 	3473 	2393 	7855 	17741 	3138 	622 	221 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	181632 	685599 	166350 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	227736 	69231 	108025 	234683 	268633 	124056 	1327 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	23733 	419479 	333575 	20755 	609 	2 	0 	1 	6 	22 	485 	9283 	22650 	47686 	54555 	60785 	39975 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	247 	1376 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12        17        52        46        32        32        30        31        47        27        23        47        12        14        17        16 
dram[1]:        16        15        52        54        31        31        30        33        47        29        32        28        17        24        13        15 
dram[2]:        16        14        48        41        31        29        36        27        40        55        51        33        23        12        14        16 
dram[3]:        17        16        54        63        34        29        24        24        45        55        52        46        17        21        11        10 
dram[4]:        17        16        46        45        33        28        29        29        46        57        53        49        19        16        15        16 
dram[5]:        17        15        48        60        33        28        30        30        45        36        43        41        24        24        13        15 
maximum service time to same row:
dram[0]:     40105     26499     31975     24237     32049     15257     36030     26703     21743     13258     16147     18072     23704     30086     18035     16472 
dram[1]:     34165     44738     59770     24694     30754     28721     21161     15725     16988     29221     16147     27227     15939     15865     45025     21369 
dram[2]:     41346     21269     18310     29045     22386     15308     15000     20185     22614     21421     13530     14856     33810     24394     20677     24392 
dram[3]:     27535     24186     19700     37706     23215     15513     19419     13093     24404     17366     11801     23996     23952     44196     21876     23133 
dram[4]:     24535     23247     26388     38756     26054     14274     18532     21106     29381     10167     23347     30704     20599     40630     19253     32164 
dram[5]:     32270     41786     49190     15589     23276     11694     32899     18522     20847     34028     28533     26460     30063     24874     25885     43646 
average row accesses per activate:
dram[0]:  2.336449  2.087264  2.262605  2.262222  2.144838  2.013029  2.078550  1.930781  2.152225  2.134663  2.063830  2.182796  2.247826  2.154018  2.238663  2.213930 
dram[1]:  2.147541  2.248344  2.422274  2.106838  2.062914  2.051923  2.062208  1.987087  2.133252  2.040788  2.128957  2.005593  2.109677  2.232376  2.222488  1.993478 
dram[2]:  2.130435  2.275862  2.255965  2.098113  2.066102  1.982866  2.039574  2.022346  2.083942  2.153750  2.094272  2.128523  2.126728  2.319797  2.087591  2.174779 
dram[3]:  2.187135  2.192500  2.235872  2.264831  2.000000  2.104991  1.925547  2.152570  2.168435  2.106918  2.020882  2.093079  2.050885  2.210884  1.906183  2.165533 
dram[4]:  2.151515  2.094563  2.183071  2.385120  2.057903  2.053763  2.098675  2.065574  2.100973  2.072815  2.168038  2.144231  2.169165  2.168293  2.283721  2.233945 
dram[5]:  2.225490  2.146409  2.262366  2.285047  2.181818  2.049743  2.102848  1.951009  2.235583  2.035452  2.089120  1.992090  2.117895  2.240310  2.193154  2.214815 
average row locality = 118217/55726 = 2.121397
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1000       885       962       918      1149      1009      1183      1100      1418      1272      1375      1184       975       898       938       890 
dram[1]:       917       679       929       881      1007       876      1137      1178      1314      1121      1385      1369       915       807       929       917 
dram[2]:       882       858       949      1024       982      1040      1123      1261      1274      1316      1298      1433       859       876       858       983 
dram[3]:       748       877       803       934      1003      1009      1146      1102      1225      1293      1335      1316       869       942       894       955 
dram[4]:       923       886      1012       977      1050       964      1215      1186      1308      1311      1390      1327       935       860       982       974 
dram[5]:       908       777       937       850      1023      1010      1106      1155      1375      1271      1372      1335       941       841       897       897 
total reads: 100979
bank skew: 1433/679 = 2.11
chip skew: 17300/16361 = 1.06
number of total write accesses:
dram[0]:         0         0       115       100       243       227       193       211       420       440       468       440        59        67         0         0 
dram[1]:         0         0       115       105       239       191       189       207       431       330       431       424        66        48         0         0 
dram[2]:         0         0        91        88       237       233       217       187       439       407       457       455        64        38         0         0 
dram[3]:         0         0       107       135       243       214       173       196       410       382       407       438        58        33         0         0 
dram[4]:         0         0        97       113       265       182       210       200       419       397       455       457        78        29         0         0 
dram[5]:         0         0       115       128       225       185       223       199       447       394       433       428        65        26         0         0 
total reads: 17238
min_bank_accesses = 0!
chip skew: 2983/2776 = 1.07
average mf latency per bank:
dram[0]:       1450      1734      1456      1545      5101      5916      7894      8374      1911      1932      1752      2041      1766      1935      1703      1795
dram[1]:       1582      2396      1355      1703      5451      8009      8070      8614      1903      2425      1786      2022      1830      2264      1625      1937
dram[2]:       1647      1931      1457      1548      5849      6816      8082      8373      1988      2140      1837      1867      1885      3296      1758      1784
dram[3]:       1858      1908      1658      1578      5687      7113      8192      9455      2029      2225      1922      2057      1872      1997      1760      1759
dram[4]:       1644      1824      1431      1508      5518      7818      7573      8864      1985      2200      1787      2026      1758      2107      1571      1801
dram[5]:       1657      2127      1481      1766      5996      7375      8342      8956      1891      2220      1963      2083      1854      2141      1786      1903
maximum mf latency per bank:
dram[0]:        883       909       904       934       915       988      1003       907      1121      1039       871       902       872      1007       909       850
dram[1]:        915       927       787       957       825       944       896      1020       889       997       884      1077       833       939       813      1004
dram[2]:        800       979       844       981       929       989      1003      1099       898      1076       935       955       848      1056       859      1050
dram[3]:        785       943       880       942       850       994      1016      1058       983      1022       885       960       878       986       892      1019
dram[4]:        940      1019       848       945       943      1040       879       995       949      1101       923      1061       834       993       871       934
dram[5]:        842      1030       938       928       939      1075       892       936       928       990      1031      1053       833      1011       966      1018

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1068657 n_nop=1011267 n_act=9404 n_pre=9388 n_req=20139 n_rd=34312 n_write=4286 bw_util=0.07224
n_activity=360277 dram_eff=0.2143
bk0: 2000a 1051889i bk1: 1770a 1052852i bk2: 1924a 1049749i bk3: 1836a 1050975i bk4: 2298a 1042476i bk5: 2018a 1043750i bk6: 2366a 1040680i bk7: 2200a 1040937i bk8: 2836a 1032215i bk9: 2544a 1033774i bk10: 2750a 1029720i bk11: 2368a 1035074i bk12: 1950a 1048217i bk13: 1796a 1049673i bk14: 1876a 1051723i bk15: 1780a 1052658i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.16148
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1068657 n_nop=1013797 n_act=9094 n_pre=9078 n_req=19137 n_rd=32722 n_write=3966 bw_util=0.06866
n_activity=356865 dram_eff=0.2056
bk0: 1834a 1052497i bk1: 1358a 1057435i bk2: 1858a 1051363i bk3: 1762a 1051209i bk4: 2014a 1044977i bk5: 1752a 1047962i bk6: 2274a 1043160i bk7: 2356a 1041367i bk8: 2628a 1034576i bk9: 2242a 1039137i bk10: 2770a 1032377i bk11: 2738a 1031152i bk12: 1830a 1049245i bk13: 1614a 1052618i bk14: 1858a 1052157i bk15: 1834a 1051582i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.129201
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1068657 n_nop=1011610 n_act=9425 n_pre=9409 n_req=19929 n_rd=34032 n_write=4181 bw_util=0.07152
n_activity=362657 dram_eff=0.2107
bk0: 1764a 1053284i bk1: 1716a 1054492i bk2: 1898a 1051108i bk3: 2048a 1049083i bk4: 1964a 1045243i bk5: 2080a 1043079i bk6: 2246a 1041639i bk7: 2522a 1039763i bk8: 2548a 1034531i bk9: 2632a 1033893i bk10: 2596a 1031863i bk11: 2866a 1029345i bk12: 1718a 1049295i bk13: 1752a 1051352i bk14: 1716a 1052126i bk15: 1966a 1050546i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.153977
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1068657 n_nop=1013433 n_act=9165 n_pre=9149 n_req=19247 n_rd=32902 n_write=4008 bw_util=0.06908
n_activity=355334 dram_eff=0.2077
bk0: 1496a 1055888i bk1: 1754a 1053718i bk2: 1606a 1053241i bk3: 1868a 1050354i bk4: 2006a 1044650i bk5: 2018a 1045243i bk6: 2292a 1042362i bk7: 2204a 1043885i bk8: 2450a 1036744i bk9: 2586a 1035453i bk10: 2670a 1032591i bk11: 2632a 1031913i bk12: 1738a 1049673i bk13: 1884a 1050484i bk14: 1788a 1051056i bk15: 1910a 1051601i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.129064
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1068657 n_nop=1011056 n_act=9436 n_pre=9420 n_req=20202 n_rd=34600 n_write=4145 bw_util=0.07251
n_activity=364488 dram_eff=0.2126
bk0: 1846a 1052575i bk1: 1772a 1053082i bk2: 2024a 1049397i bk3: 1954a 1050307i bk4: 2100a 1043204i bk5: 1928a 1046133i bk6: 2430a 1041041i bk7: 2372a 1040681i bk8: 2616a 1034165i bk9: 2622a 1033709i bk10: 2780a 1031456i bk11: 2654a 1031187i bk12: 1870a 1048487i bk13: 1720a 1051403i bk14: 1964a 1051274i bk15: 1948a 1051362i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.159769
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1068657 n_nop=1012764 n_act=9202 n_pre=9186 n_req=19563 n_rd=33390 n_write=4115 bw_util=0.07019
n_activity=358893 dram_eff=0.209
bk0: 1816a 1053348i bk1: 1554a 1055357i bk2: 1874a 1050777i bk3: 1700a 1052098i bk4: 2046a 1045763i bk5: 2020a 1046049i bk6: 2212a 1043298i bk7: 2310a 1040928i bk8: 2750a 1033874i bk9: 2542a 1034799i bk10: 2744a 1032167i bk11: 2670a 1031369i bk12: 1882a 1048182i bk13: 1682a 1052553i bk14: 1794a 1052628i bk15: 1794a 1053081i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.13308

========= L2 cache stats =========
L2_cache_bank[0]: Access = 84961, Miss = 9000, Miss_rate = 0.106, Pending_hits = 71, Reservation_fails = 744
L2_cache_bank[1]: Access = 85053, Miss = 8156, Miss_rate = 0.096, Pending_hits = 52, Reservation_fails = 571
L2_cache_bank[2]: Access = 84463, Miss = 8533, Miss_rate = 0.101, Pending_hits = 69, Reservation_fails = 112
L2_cache_bank[3]: Access = 86595, Miss = 7828, Miss_rate = 0.090, Pending_hits = 66, Reservation_fails = 0
L2_cache_bank[4]: Access = 85222, Miss = 8225, Miss_rate = 0.097, Pending_hits = 66, Reservation_fails = 398
L2_cache_bank[5]: Access = 89675, Miss = 8791, Miss_rate = 0.098, Pending_hits = 61, Reservation_fails = 829
L2_cache_bank[6]: Access = 84993, Miss = 8023, Miss_rate = 0.094, Pending_hits = 66, Reservation_fails = 2
L2_cache_bank[7]: Access = 87197, Miss = 8428, Miss_rate = 0.097, Pending_hits = 74, Reservation_fails = 1
L2_cache_bank[8]: Access = 84880, Miss = 8815, Miss_rate = 0.104, Pending_hits = 62, Reservation_fails = 139
L2_cache_bank[9]: Access = 87198, Miss = 8485, Miss_rate = 0.097, Pending_hits = 52, Reservation_fails = 646
L2_cache_bank[10]: Access = 85731, Miss = 8559, Miss_rate = 0.100, Pending_hits = 67, Reservation_fails = 2
L2_cache_bank[11]: Access = 87723, Miss = 8136, Miss_rate = 0.093, Pending_hits = 72, Reservation_fails = 0
L2_total_cache_accesses = 1033691
L2_total_cache_misses = 100979
L2_total_cache_miss_rate = 0.0977
L2_total_cache_pending_hits = 778
L2_total_cache_reservation_fails = 3444
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 706184
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 41
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 91913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2669
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 225667
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 722
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9059
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 246
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 421
L2_cache_data_port_util = 0.317
L2_cache_fill_port_util = 0.042

icnt_total_pkts_mem_to_simt=4226633
icnt_total_pkts_simt_to_mem=1269401
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.286
	minimum = 6
	maximum = 36
Network latency average = 9.7
	minimum = 6
	maximum = 29
Slowest packet = 2067109
Flit latency average = 8.224
	minimum = 6
	maximum = 25
Slowest flit = 5494949
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0170678
	minimum = 0.0110599 (at node 1)
	maximum = 0.0202765 (at node 16)
Accepted packet rate average = 0.0170678
	minimum = 0.0110599 (at node 1)
	maximum = 0.0202765 (at node 16)
Injected flit rate average = 0.0512033
	minimum = 0.0110599 (at node 1)
	maximum = 0.101382 (at node 16)
Accepted flit rate average= 0.0512033
	minimum = 0.0184332 (at node 15)
	maximum = 0.0921659 (at node 4)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 32.4541 (12 samples)
	minimum = 6 (12 samples)
	maximum = 268.917 (12 samples)
Network latency average = 21.1101 (12 samples)
	minimum = 6 (12 samples)
	maximum = 209.75 (12 samples)
Flit latency average = 19.3436 (12 samples)
	minimum = 6 (12 samples)
	maximum = 208.083 (12 samples)
Fragmentation average = 0.0155424 (12 samples)
	minimum = 0 (12 samples)
	maximum = 90.1667 (12 samples)
Injected packet rate average = 0.0568777 (12 samples)
	minimum = 0.040351 (12 samples)
	maximum = 0.131133 (12 samples)
Accepted packet rate average = 0.0568777 (12 samples)
	minimum = 0.040351 (12 samples)
	maximum = 0.131133 (12 samples)
Injected flit rate average = 0.125248 (12 samples)
	minimum = 0.0586563 (12 samples)
	maximum = 0.261888 (12 samples)
Accepted flit rate average = 0.125248 (12 samples)
	minimum = 0.0661029 (12 samples)
	maximum = 0.320345 (12 samples)
Injected packet size average = 2.20205 (12 samples)
Accepted packet size average = 2.20205 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 26 sec (386 sec)
gpgpu_simulation_rate = 34641 (inst/sec)
gpgpu_simulation_rate = 2097 (cycle/sec)
Kernel Executed 6 times
Result stored in result.txt
