Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Jan 27 11:19:41 2020
| Host         : Kouzui running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.813        0.000                      0                 2422        0.122        0.000                      0                 2422        4.500        0.000                       0                  1388  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.813        0.000                      0                 2422        0.122        0.000                      0                 2422        4.500        0.000                       0                  1388  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.813ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.813ns  (required time - arrival time)
  Source:                 DATAMEM/BLOCKMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM_WB/wb_loaddata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.541ns  (logic 2.826ns (62.239%)  route 1.715ns (37.761%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 14.818 - 10.000 ) 
    Source Clock Delay      (SCD):    4.530ns = ( 9.530 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           3.041     9.530    DATAMEM/BLOCKMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  DATAMEM/BLOCKMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[15])
                                                      2.454    11.984 r  DATAMEM/BLOCKMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[15]
                         net (fo=5, routed)           1.026    13.010    DATAMEM/douta[15]
    SLICE_X8Y34          LUT6 (Prop_lut6_I1_O)        0.124    13.134 r  DATAMEM/wb_loaddata[15]_i_3/O
                         net (fo=10, routed)          0.219    13.353    DATAMEM/data0[7]
    SLICE_X8Y34          LUT6 (Prop_lut6_I0_O)        0.124    13.477 r  DATAMEM/wb_loaddata[31]_i_2/O
                         net (fo=16, routed)          0.469    13.947    DATAMEM/wb_loaddata[31]_i_2_n_0
    SLICE_X9Y33          LUT3 (Prop_lut3_I2_O)        0.124    14.071 r  DATAMEM/wb_loaddata[19]_i_1/O
                         net (fo=1, routed)           0.000    14.071    MEM_WB/wb_loaddata_reg[31]_0[19]
    SLICE_X9Y33          FDRE                                         r  MEM_WB/wb_loaddata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1385, routed)        1.446    14.818    MEM_WB/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y33          FDRE                                         r  MEM_WB/wb_loaddata_reg[19]/C
                         clock pessimism              0.071    14.888    
                         clock uncertainty           -0.035    14.853    
    SLICE_X9Y33          FDRE (Setup_fdre_C_D)        0.031    14.884    MEM_WB/wb_loaddata_reg[19]
  -------------------------------------------------------------------
                         required time                         14.884    
                         arrival time                         -14.071    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.815ns  (required time - arrival time)
  Source:                 DATAMEM/BLOCKMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM_WB/wb_loaddata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.540ns  (logic 2.826ns (62.252%)  route 1.714ns (37.747%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 14.818 - 10.000 ) 
    Source Clock Delay      (SCD):    4.530ns = ( 9.530 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           3.041     9.530    DATAMEM/BLOCKMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  DATAMEM/BLOCKMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[15])
                                                      2.454    11.984 r  DATAMEM/BLOCKMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[15]
                         net (fo=5, routed)           1.026    13.010    DATAMEM/douta[15]
    SLICE_X8Y34          LUT6 (Prop_lut6_I1_O)        0.124    13.134 r  DATAMEM/wb_loaddata[15]_i_3/O
                         net (fo=10, routed)          0.219    13.353    DATAMEM/data0[7]
    SLICE_X8Y34          LUT6 (Prop_lut6_I0_O)        0.124    13.477 r  DATAMEM/wb_loaddata[31]_i_2/O
                         net (fo=16, routed)          0.468    13.946    DATAMEM/wb_loaddata[31]_i_2_n_0
    SLICE_X9Y33          LUT3 (Prop_lut3_I2_O)        0.124    14.070 r  DATAMEM/wb_loaddata[22]_i_1/O
                         net (fo=1, routed)           0.000    14.070    MEM_WB/wb_loaddata_reg[31]_0[22]
    SLICE_X9Y33          FDRE                                         r  MEM_WB/wb_loaddata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1385, routed)        1.446    14.818    MEM_WB/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y33          FDRE                                         r  MEM_WB/wb_loaddata_reg[22]/C
                         clock pessimism              0.071    14.888    
                         clock uncertainty           -0.035    14.853    
    SLICE_X9Y33          FDRE (Setup_fdre_C_D)        0.032    14.885    MEM_WB/wb_loaddata_reg[22]
  -------------------------------------------------------------------
                         required time                         14.885    
                         arrival time                         -14.070    
  -------------------------------------------------------------------
                         slack                                  0.815    

Slack (MET) :             0.820ns  (required time - arrival time)
  Source:                 DATAMEM/BLOCKMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM_WB/wb_loaddata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.535ns  (logic 2.826ns (62.322%)  route 1.709ns (37.678%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    4.530ns = ( 9.530 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           3.041     9.530    DATAMEM/BLOCKMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  DATAMEM/BLOCKMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[15])
                                                      2.454    11.984 r  DATAMEM/BLOCKMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[15]
                         net (fo=5, routed)           1.026    13.010    DATAMEM/douta[15]
    SLICE_X8Y34          LUT6 (Prop_lut6_I1_O)        0.124    13.134 r  DATAMEM/wb_loaddata[15]_i_3/O
                         net (fo=10, routed)          0.219    13.353    DATAMEM/data0[7]
    SLICE_X8Y34          LUT6 (Prop_lut6_I0_O)        0.124    13.477 r  DATAMEM/wb_loaddata[31]_i_2/O
                         net (fo=16, routed)          0.463    13.940    DATAMEM/wb_loaddata[31]_i_2_n_0
    SLICE_X9Y34          LUT3 (Prop_lut3_I2_O)        0.124    14.064 r  DATAMEM/wb_loaddata[20]_i_1/O
                         net (fo=1, routed)           0.000    14.064    MEM_WB/wb_loaddata_reg[31]_0[20]
    SLICE_X9Y34          FDRE                                         r  MEM_WB/wb_loaddata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1385, routed)        1.447    14.819    MEM_WB/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y34          FDRE                                         r  MEM_WB/wb_loaddata_reg[20]/C
                         clock pessimism              0.071    14.889    
                         clock uncertainty           -0.035    14.854    
    SLICE_X9Y34          FDRE (Setup_fdre_C_D)        0.031    14.885    MEM_WB/wb_loaddata_reg[20]
  -------------------------------------------------------------------
                         required time                         14.885    
                         arrival time                         -14.064    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.822ns  (required time - arrival time)
  Source:                 DATAMEM/BLOCKMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM_WB/wb_loaddata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.531ns  (logic 2.826ns (62.377%)  route 1.705ns (37.623%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    4.530ns = ( 9.530 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           3.041     9.530    DATAMEM/BLOCKMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  DATAMEM/BLOCKMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[15])
                                                      2.454    11.984 r  DATAMEM/BLOCKMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[15]
                         net (fo=5, routed)           1.026    13.010    DATAMEM/douta[15]
    SLICE_X8Y34          LUT6 (Prop_lut6_I1_O)        0.124    13.134 r  DATAMEM/wb_loaddata[15]_i_3/O
                         net (fo=10, routed)          0.219    13.353    DATAMEM/data0[7]
    SLICE_X8Y34          LUT6 (Prop_lut6_I0_O)        0.124    13.477 r  DATAMEM/wb_loaddata[31]_i_2/O
                         net (fo=16, routed)          0.459    13.936    DATAMEM/wb_loaddata[31]_i_2_n_0
    SLICE_X9Y34          LUT3 (Prop_lut3_I2_O)        0.124    14.060 r  DATAMEM/wb_loaddata[18]_i_1/O
                         net (fo=1, routed)           0.000    14.060    MEM_WB/wb_loaddata_reg[31]_0[18]
    SLICE_X9Y34          FDRE                                         r  MEM_WB/wb_loaddata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1385, routed)        1.447    14.819    MEM_WB/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y34          FDRE                                         r  MEM_WB/wb_loaddata_reg[18]/C
                         clock pessimism              0.071    14.889    
                         clock uncertainty           -0.035    14.854    
    SLICE_X9Y34          FDRE (Setup_fdre_C_D)        0.029    14.883    MEM_WB/wb_loaddata_reg[18]
  -------------------------------------------------------------------
                         required time                         14.883    
                         arrival time                         -14.060    
  -------------------------------------------------------------------
                         slack                                  0.822    

Slack (MET) :             0.838ns  (required time - arrival time)
  Source:                 DATAMEM/BLOCKMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM_WB/wb_loaddata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.564ns  (logic 2.826ns (61.925%)  route 1.738ns (38.075%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 14.818 - 10.000 ) 
    Source Clock Delay      (SCD):    4.530ns = ( 9.530 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           3.041     9.530    DATAMEM/BLOCKMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  DATAMEM/BLOCKMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[15])
                                                      2.454    11.984 r  DATAMEM/BLOCKMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[15]
                         net (fo=5, routed)           1.026    13.010    DATAMEM/douta[15]
    SLICE_X8Y34          LUT6 (Prop_lut6_I1_O)        0.124    13.134 r  DATAMEM/wb_loaddata[15]_i_3/O
                         net (fo=10, routed)          0.219    13.353    DATAMEM/data0[7]
    SLICE_X8Y34          LUT6 (Prop_lut6_I0_O)        0.124    13.477 r  DATAMEM/wb_loaddata[31]_i_2/O
                         net (fo=16, routed)          0.492    13.970    DATAMEM/wb_loaddata[31]_i_2_n_0
    SLICE_X8Y33          LUT3 (Prop_lut3_I2_O)        0.124    14.094 r  DATAMEM/wb_loaddata[24]_i_1/O
                         net (fo=1, routed)           0.000    14.094    MEM_WB/wb_loaddata_reg[31]_0[24]
    SLICE_X8Y33          FDRE                                         r  MEM_WB/wb_loaddata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1385, routed)        1.446    14.818    MEM_WB/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y33          FDRE                                         r  MEM_WB/wb_loaddata_reg[24]/C
                         clock pessimism              0.071    14.888    
                         clock uncertainty           -0.035    14.853    
    SLICE_X8Y33          FDRE (Setup_fdre_C_D)        0.079    14.932    MEM_WB/wb_loaddata_reg[24]
  -------------------------------------------------------------------
                         required time                         14.932    
                         arrival time                         -14.094    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.854ns  (required time - arrival time)
  Source:                 DATAMEM/BLOCKMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM_WB/wb_loaddata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.553ns  (logic 2.826ns (62.064%)  route 1.727ns (37.936%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 14.821 - 10.000 ) 
    Source Clock Delay      (SCD):    4.530ns = ( 9.530 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           3.041     9.530    DATAMEM/BLOCKMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  DATAMEM/BLOCKMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[15])
                                                      2.454    11.984 r  DATAMEM/BLOCKMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[15]
                         net (fo=5, routed)           1.026    13.010    DATAMEM/douta[15]
    SLICE_X8Y34          LUT6 (Prop_lut6_I1_O)        0.124    13.134 r  DATAMEM/wb_loaddata[15]_i_3/O
                         net (fo=10, routed)          0.219    13.353    DATAMEM/data0[7]
    SLICE_X8Y34          LUT6 (Prop_lut6_I0_O)        0.124    13.477 r  DATAMEM/wb_loaddata[31]_i_2/O
                         net (fo=16, routed)          0.482    13.959    DATAMEM/wb_loaddata[31]_i_2_n_0
    SLICE_X10Y35         LUT3 (Prop_lut3_I2_O)        0.124    14.083 r  DATAMEM/wb_loaddata[23]_i_1/O
                         net (fo=1, routed)           0.000    14.083    MEM_WB/wb_loaddata_reg[31]_0[23]
    SLICE_X10Y35         FDRE                                         r  MEM_WB/wb_loaddata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1385, routed)        1.449    14.821    MEM_WB/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y35         FDRE                                         r  MEM_WB/wb_loaddata_reg[23]/C
                         clock pessimism              0.071    14.891    
                         clock uncertainty           -0.035    14.856    
    SLICE_X10Y35         FDRE (Setup_fdre_C_D)        0.081    14.937    MEM_WB/wb_loaddata_reg[23]
  -------------------------------------------------------------------
                         required time                         14.937    
                         arrival time                         -14.083    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.861ns  (required time - arrival time)
  Source:                 DATAMEM/BLOCKMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM_WB/wb_loaddata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.537ns  (logic 2.822ns (62.205%)  route 1.715ns (37.794%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 14.818 - 10.000 ) 
    Source Clock Delay      (SCD):    4.530ns = ( 9.530 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           3.041     9.530    DATAMEM/BLOCKMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  DATAMEM/BLOCKMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[15])
                                                      2.454    11.984 r  DATAMEM/BLOCKMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[15]
                         net (fo=5, routed)           1.026    13.010    DATAMEM/douta[15]
    SLICE_X8Y34          LUT6 (Prop_lut6_I1_O)        0.124    13.134 r  DATAMEM/wb_loaddata[15]_i_3/O
                         net (fo=10, routed)          0.219    13.353    DATAMEM/data0[7]
    SLICE_X8Y34          LUT6 (Prop_lut6_I0_O)        0.124    13.477 r  DATAMEM/wb_loaddata[31]_i_2/O
                         net (fo=16, routed)          0.469    13.947    DATAMEM/wb_loaddata[31]_i_2_n_0
    SLICE_X9Y33          LUT3 (Prop_lut3_I2_O)        0.120    14.067 r  DATAMEM/wb_loaddata[30]_i_1/O
                         net (fo=1, routed)           0.000    14.067    MEM_WB/wb_loaddata_reg[31]_0[30]
    SLICE_X9Y33          FDRE                                         r  MEM_WB/wb_loaddata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1385, routed)        1.446    14.818    MEM_WB/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y33          FDRE                                         r  MEM_WB/wb_loaddata_reg[30]/C
                         clock pessimism              0.071    14.888    
                         clock uncertainty           -0.035    14.853    
    SLICE_X9Y33          FDRE (Setup_fdre_C_D)        0.075    14.928    MEM_WB/wb_loaddata_reg[30]
  -------------------------------------------------------------------
                         required time                         14.928    
                         arrival time                         -14.067    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.865ns  (required time - arrival time)
  Source:                 DATAMEM/BLOCKMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM_WB/wb_loaddata_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.535ns  (logic 2.826ns (62.320%)  route 1.709ns (37.680%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 14.818 - 10.000 ) 
    Source Clock Delay      (SCD):    4.530ns = ( 9.530 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           3.041     9.530    DATAMEM/BLOCKMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  DATAMEM/BLOCKMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[15])
                                                      2.454    11.984 r  DATAMEM/BLOCKMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[15]
                         net (fo=5, routed)           1.026    13.010    DATAMEM/douta[15]
    SLICE_X8Y34          LUT6 (Prop_lut6_I1_O)        0.124    13.134 r  DATAMEM/wb_loaddata[15]_i_3/O
                         net (fo=10, routed)          0.219    13.353    DATAMEM/data0[7]
    SLICE_X8Y34          LUT6 (Prop_lut6_I0_O)        0.124    13.477 r  DATAMEM/wb_loaddata[31]_i_2/O
                         net (fo=16, routed)          0.463    13.941    DATAMEM/wb_loaddata[31]_i_2_n_0
    SLICE_X8Y33          LUT3 (Prop_lut3_I2_O)        0.124    14.065 r  DATAMEM/wb_loaddata[16]_i_1/O
                         net (fo=1, routed)           0.000    14.065    MEM_WB/wb_loaddata_reg[31]_0[16]
    SLICE_X8Y33          FDRE                                         r  MEM_WB/wb_loaddata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1385, routed)        1.446    14.818    MEM_WB/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y33          FDRE                                         r  MEM_WB/wb_loaddata_reg[16]/C
                         clock pessimism              0.071    14.888    
                         clock uncertainty           -0.035    14.853    
    SLICE_X8Y33          FDRE (Setup_fdre_C_D)        0.077    14.930    MEM_WB/wb_loaddata_reg[16]
  -------------------------------------------------------------------
                         required time                         14.930    
                         arrival time                         -14.065    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             0.865ns  (required time - arrival time)
  Source:                 DATAMEM/BLOCKMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM_WB/wb_loaddata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.533ns  (logic 2.819ns (62.194%)  route 1.714ns (37.806%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 14.818 - 10.000 ) 
    Source Clock Delay      (SCD):    4.530ns = ( 9.530 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           3.041     9.530    DATAMEM/BLOCKMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  DATAMEM/BLOCKMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[15])
                                                      2.454    11.984 r  DATAMEM/BLOCKMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[15]
                         net (fo=5, routed)           1.026    13.010    DATAMEM/douta[15]
    SLICE_X8Y34          LUT6 (Prop_lut6_I1_O)        0.124    13.134 r  DATAMEM/wb_loaddata[15]_i_3/O
                         net (fo=10, routed)          0.219    13.353    DATAMEM/data0[7]
    SLICE_X8Y34          LUT6 (Prop_lut6_I0_O)        0.124    13.477 r  DATAMEM/wb_loaddata[31]_i_2/O
                         net (fo=16, routed)          0.468    13.946    DATAMEM/wb_loaddata[31]_i_2_n_0
    SLICE_X9Y33          LUT3 (Prop_lut3_I2_O)        0.117    14.063 r  DATAMEM/wb_loaddata[27]_i_1/O
                         net (fo=1, routed)           0.000    14.063    MEM_WB/wb_loaddata_reg[31]_0[27]
    SLICE_X9Y33          FDRE                                         r  MEM_WB/wb_loaddata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1385, routed)        1.446    14.818    MEM_WB/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y33          FDRE                                         r  MEM_WB/wb_loaddata_reg[27]/C
                         clock pessimism              0.071    14.888    
                         clock uncertainty           -0.035    14.853    
    SLICE_X9Y33          FDRE (Setup_fdre_C_D)        0.075    14.928    MEM_WB/wb_loaddata_reg[27]
  -------------------------------------------------------------------
                         required time                         14.928    
                         arrival time                         -14.063    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             0.869ns  (required time - arrival time)
  Source:                 DATAMEM/BLOCKMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM_WB/wb_loaddata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.530ns  (logic 2.821ns (62.280%)  route 1.709ns (37.720%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    4.530ns = ( 9.530 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           3.041     9.530    DATAMEM/BLOCKMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  DATAMEM/BLOCKMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[15])
                                                      2.454    11.984 r  DATAMEM/BLOCKMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[15]
                         net (fo=5, routed)           1.026    13.010    DATAMEM/douta[15]
    SLICE_X8Y34          LUT6 (Prop_lut6_I1_O)        0.124    13.134 r  DATAMEM/wb_loaddata[15]_i_3/O
                         net (fo=10, routed)          0.219    13.353    DATAMEM/data0[7]
    SLICE_X8Y34          LUT6 (Prop_lut6_I0_O)        0.124    13.477 r  DATAMEM/wb_loaddata[31]_i_2/O
                         net (fo=16, routed)          0.463    13.940    DATAMEM/wb_loaddata[31]_i_2_n_0
    SLICE_X9Y34          LUT3 (Prop_lut3_I2_O)        0.119    14.059 r  DATAMEM/wb_loaddata[29]_i_1/O
                         net (fo=1, routed)           0.000    14.059    MEM_WB/wb_loaddata_reg[31]_0[29]
    SLICE_X9Y34          FDRE                                         r  MEM_WB/wb_loaddata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1385, routed)        1.447    14.819    MEM_WB/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y34          FDRE                                         r  MEM_WB/wb_loaddata_reg[29]/C
                         clock pessimism              0.071    14.889    
                         clock uncertainty           -0.035    14.854    
    SLICE_X9Y34          FDRE (Setup_fdre_C_D)        0.075    14.929    MEM_WB/wb_loaddata_reg[29]
  -------------------------------------------------------------------
                         required time                         14.929    
                         arrival time                         -14.059    
  -------------------------------------------------------------------
                         slack                                  0.869    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 EXE_MEM/mem_rd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM_WB/wb_rd_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1385, routed)        0.560     1.473    EXE_MEM/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y30          FDRE                                         r  EXE_MEM/mem_rd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  EXE_MEM/mem_rd_reg[4]/Q
                         net (fo=1, routed)           0.056     1.670    MEM_WB/wb_rd_reg[4]_0[4]
    SLICE_X9Y30          FDRE                                         r  MEM_WB/wb_rd_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1385, routed)        0.828     1.986    MEM_WB/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y30          FDRE                                         r  MEM_WB/wb_rd_reg[4]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X9Y30          FDRE (Hold_fdre_C_D)         0.075     1.548    MEM_WB/wb_rd_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 EXE_MEM/mem_ALUout_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM_WB/wb_ALUout_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1385, routed)        0.594     1.507    EXE_MEM/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y42          FDRE                                         r  EXE_MEM/mem_ALUout_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  EXE_MEM/mem_ALUout_reg[17]/Q
                         net (fo=1, routed)           0.065     1.714    MEM_WB/wb_ALUout_reg[31]_0[17]
    SLICE_X4Y42          FDRE                                         r  MEM_WB/wb_ALUout_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1385, routed)        0.865     2.023    MEM_WB/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y42          FDRE                                         r  MEM_WB/wb_ALUout_reg[17]/C
                         clock pessimism             -0.516     1.507    
    SLICE_X4Y42          FDRE (Hold_fdre_C_D)         0.075     1.582    MEM_WB/wb_ALUout_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 EXE_MEM/mem_imm_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM_WB/wb_imm_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1385, routed)        0.567     1.480    EXE_MEM/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y41         FDRE                                         r  EXE_MEM/mem_imm_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         FDRE (Prop_fdre_C_Q)         0.164     1.644 r  EXE_MEM/mem_imm_reg[14]/Q
                         net (fo=1, routed)           0.056     1.700    MEM_WB/wb_imm_reg[30]_0[12]
    SLICE_X12Y41         FDRE                                         r  MEM_WB/wb_imm_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1385, routed)        0.837     1.995    MEM_WB/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y41         FDRE                                         r  MEM_WB/wb_imm_reg[14]/C
                         clock pessimism             -0.515     1.480    
    SLICE_X12Y41         FDRE (Hold_fdre_C_D)         0.060     1.540    MEM_WB/wb_imm_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 EXE_MEM/mem_ALUout_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM_WB/wb_ALUout_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1385, routed)        0.595     1.508    EXE_MEM/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y43          FDRE                                         r  EXE_MEM/mem_ALUout_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          FDRE (Prop_fdre_C_Q)         0.164     1.672 r  EXE_MEM/mem_ALUout_reg[24]/Q
                         net (fo=1, routed)           0.056     1.728    MEM_WB/wb_ALUout_reg[31]_0[24]
    SLICE_X6Y43          FDRE                                         r  MEM_WB/wb_ALUout_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1385, routed)        0.866     2.024    MEM_WB/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y43          FDRE                                         r  MEM_WB/wb_ALUout_reg[24]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X6Y43          FDRE (Hold_fdre_C_D)         0.060     1.568    MEM_WB/wb_ALUout_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 EXE_MEM/mem_ALUout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM_WB/wb_ALUout_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1385, routed)        0.596     1.509    EXE_MEM/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y40          FDRE                                         r  EXE_MEM/mem_ALUout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.164     1.673 r  EXE_MEM/mem_ALUout_reg[12]/Q
                         net (fo=1, routed)           0.056     1.729    MEM_WB/wb_ALUout_reg[31]_0[12]
    SLICE_X2Y40          FDRE                                         r  MEM_WB/wb_ALUout_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1385, routed)        0.867     2.025    MEM_WB/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y40          FDRE                                         r  MEM_WB/wb_ALUout_reg[12]/C
                         clock pessimism             -0.516     1.509    
    SLICE_X2Y40          FDRE (Hold_fdre_C_D)         0.060     1.569    MEM_WB/wb_ALUout_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 EXE_MEM/mem_ALUout_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM_WB/wb_ALUout_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1385, routed)        0.597     1.510    EXE_MEM/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y43          FDRE                                         r  EXE_MEM/mem_ALUout_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.164     1.674 r  EXE_MEM/mem_ALUout_reg[31]/Q
                         net (fo=1, routed)           0.056     1.730    MEM_WB/wb_ALUout_reg[31]_0[31]
    SLICE_X2Y43          FDRE                                         r  MEM_WB/wb_ALUout_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1385, routed)        0.868     2.026    MEM_WB/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y43          FDRE                                         r  MEM_WB/wb_ALUout_reg[31]/C
                         clock pessimism             -0.516     1.510    
    SLICE_X2Y43          FDRE (Hold_fdre_C_D)         0.060     1.570    MEM_WB/wb_ALUout_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 EXE_MEM/mem_imm_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM_WB/wb_imm_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1385, routed)        0.567     1.480    EXE_MEM/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y41         FDRE                                         r  EXE_MEM/mem_imm_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         FDRE (Prop_fdre_C_Q)         0.164     1.644 r  EXE_MEM/mem_imm_reg[19]/Q
                         net (fo=1, routed)           0.056     1.700    MEM_WB/wb_imm_reg[30]_0[17]
    SLICE_X12Y41         FDRE                                         r  MEM_WB/wb_imm_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1385, routed)        0.837     1.995    MEM_WB/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y41         FDRE                                         r  MEM_WB/wb_imm_reg[19]/C
                         clock pessimism             -0.515     1.480    
    SLICE_X12Y41         FDRE (Hold_fdre_C_D)         0.053     1.533    MEM_WB/wb_imm_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 EXE_MEM/mem_ALUout_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM_WB/wb_ALUout_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1385, routed)        0.568     1.481    EXE_MEM/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y43          FDRE                                         r  EXE_MEM/mem_ALUout_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.141     1.622 r  EXE_MEM/mem_ALUout_reg[27]/Q
                         net (fo=1, routed)           0.112     1.734    MEM_WB/wb_ALUout_reg[31]_0[27]
    SLICE_X9Y44          FDRE                                         r  MEM_WB/wb_ALUout_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1385, routed)        0.838     1.996    MEM_WB/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y44          FDRE                                         r  MEM_WB/wb_ALUout_reg[27]/C
                         clock pessimism             -0.499     1.497    
    SLICE_X9Y44          FDRE (Hold_fdre_C_D)         0.066     1.563    MEM_WB/wb_ALUout_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 EXE_MEM/mem_ALUout_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM_WB/wb_ALUout_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.727%)  route 0.121ns (46.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1385, routed)        0.595     1.508    EXE_MEM/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y44          FDRE                                         r  EXE_MEM/mem_ALUout_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y44          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  EXE_MEM/mem_ALUout_reg[23]/Q
                         net (fo=1, routed)           0.121     1.771    MEM_WB/wb_ALUout_reg[31]_0[23]
    SLICE_X4Y45          FDRE                                         r  MEM_WB/wb_ALUout_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1385, routed)        0.866     2.024    MEM_WB/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y45          FDRE                                         r  MEM_WB/wb_ALUout_reg[23]/C
                         clock pessimism             -0.500     1.524    
    SLICE_X4Y45          FDRE (Hold_fdre_C_D)         0.075     1.599    MEM_WB/wb_ALUout_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 EXE_MEM/mem_ALUout_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM_WB/wb_ALUout_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.120%)  route 0.100ns (37.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1385, routed)        0.594     1.507    EXE_MEM/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y42          FDRE                                         r  EXE_MEM/mem_ALUout_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.164     1.671 r  EXE_MEM/mem_ALUout_reg[21]/Q
                         net (fo=1, routed)           0.100     1.771    MEM_WB/wb_ALUout_reg[31]_0[21]
    SLICE_X5Y42          FDRE                                         r  MEM_WB/wb_ALUout_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1385, routed)        0.865     2.023    MEM_WB/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y42          FDRE                                         r  MEM_WB/wb_ALUout_reg[21]/C
                         clock pessimism             -0.500     1.523    
    SLICE_X5Y42          FDRE (Hold_fdre_C_D)         0.075     1.598    MEM_WB/wb_ALUout_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.173    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6     DATAMEM/BLOCKMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6     DATAMEM/BLOCKMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X14Y31    ID_EXE/exe_rfoutA_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y28     ID_EXE/exe_rfoutA_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X14Y36    ID_EXE/exe_rfoutA_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y45     ID_EXE/exe_rfoutA_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X14Y44    ID_EXE/exe_rfoutA_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X14Y44    ID_EXE/exe_rfoutA_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X13Y48    ID_EXE/exe_rfoutA_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y52     ID_EXE/exe_rfoutA_reg[23]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y52     ID_EXE/exe_rfoutA_reg[24]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y52     ID_EXE/exe_rfoutA_reg[28]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y52    RF/regfile_reg[16][22]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y52    RF/regfile_reg[16][27]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y29    RF/regfile_reg[16][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y48     RF/regfile_reg[16][31]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y29    RF/regfile_reg[16][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y29    RF/regfile_reg[16][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y29    RF/regfile_reg[16][7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y45     ID_EXE/exe_rfoutA_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y46     ID_EXE/exe_rfoutA_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y45     ID_EXE/exe_rfoutA_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y48     ID_EXE/exe_rfoutA_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y54     ID_EXE/exe_rfoutA_reg[25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y53    ID_EXE/exe_rfoutA_reg[26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y53    ID_EXE/exe_rfoutA_reg[27]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y31     PC/inst_addr_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y31     PC/inst_addr_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y31     PC/inst_addr_reg[9]/C



