// k7800 (c) by Jamie Blanks

// k7800 is licensed under a
// Creative Commons Attribution-NonCommercial 4.0 International License.

// You should have received a copy of the license along with this
// work. If not, see http://creativecommons.org/licenses/by-nc/4.0/.
module cart2600
(

	output logic [7:0]  d_out,
	input    [7:0]  d_in,
	input    [12:0] a_in,

	input           clk,
	input           reset,
	input           ce,
	input           phi1,
	output   [7:0]  oe,
	input    [7:0]  open_bus,

	input           sc,
	input    [4:0]  mapper,
	input    [1:0]  cdf_family,
	input           arm_enable,
	input           rwn,
	input           clk_vid,
	input           cart_download,
	input    [18:0] ioctl_addr,
	input    [7:0]  ioctl_dout,
	input           ioctl_wr,
	input           vblank_sw,

	input           e_sel,
	input   [16:0]  e_addr,
	input    [7:0]  e_data,
	input           e_wren,
	output   [7:0]  e_q,

	input    [7:0]  rom_do,
	input   [18:0]  rom_size,
	output  [18:0]  rom_a,
	output          rom_read,

	output   [17:0] cartram_addr,
	output          cartram_wr,
	output          cartram_rd,
	output   [7:0]  cartram_wrdata,
	input    [7:0]  cartram_data,

	output          tape_audio,
	input    [1:0]  tape_in,
	input           fix_sc_cs,

	output          arm_cpu_stall,
	output          ds_wait,
	output          cmd_hold,
	output          dpcp_arm_stall
);
	`define NUM_MAPPERS BANKEND

	logic [18:0] rom_addr[`NUM_MAPPERS];
	logic [7:0] direct_do[`NUM_MAPPERS];
	logic [15:0] flags_out[`NUM_MAPPERS];
	logic [7:0]  out_en[`NUM_MAPPERS];
	logic        ram_rw[`NUM_MAPPERS];
	logic        ram_sel[`NUM_MAPPERS];
	logic [17:0] ram_a[`NUM_MAPPERS];
	logic [12:0] old_ain;
	logic [7:0]  bg_data;
	logic        ar_read;
	logic [7:0]  cr_do;

	logic [18:0] sel_rom_addr;
	logic [7:0] sel_direct_do;
	logic [15:0] sel_flags_out;
	logic [7:0]  sel_out_en;
	logic        sel_ram_rw;
	logic        sel_ram_sel;
	logic [17:0] sel_ram_a;
	logic [18:0] rom_mask;

	assign rom_mask = rom_size - 1'd1;
	assign rom_read = (mapper == BANKAR) ? ar_read :
	                  ((mapper == BANKCDF) && arm_enable) ? arm_rom_read :
	                  ~address_change;
	wire is_bad_game = (~arm_enable & (mapper == BANKCDF))
	                 | (~arm_enable & (mapper == BANKDPCP));

	spram #(
		.addr_width(11),
		.mem_init_file("ooo.mif"),
		.sim_init_file("rtl/ooo.hex")
	) badgame_ram
	(
		.clock      (clk),
		.address    (a_in[10:0]),
		.data       (8'd0),
		.wren       (1'b0),
		.cs         (1'b1),
		.q          (bg_data)
	);

	assign sel_flags_out = flags_out[mapper];
	assign sel_direct_do = direct_do[mapper];
	assign sel_out_en = out_en[mapper];
	assign sel_ram_rw = ram_rw[mapper];
	assign sel_ram_sel = ram_sel[mapper];
	assign sel_ram_a = ram_a[mapper];
	assign rom_a = rom_addr[mapper] & ((mapper == BANKE7 || mapper == BANK3F || mapper == BANKSB) ? rom_mask : {19{1'b1}});
	assign oe = out_en[mapper];

	always_comb begin
		d_out = open_bus;
		if (is_bad_game)
			d_out = bg_data;
		else if (|sel_out_en) begin
			if (sel_flags_out[0])
				d_out = sel_direct_do;
			else if (sel_flags_out[1])
				d_out = (sel_direct_do & rom_do);
			else if (sel_ram_sel) begin
				if (sel_ram_rw)
					d_out = cr_do;
			end else
				d_out = rom_do;
		end
	end

	wire address_change = old_ain != a_in;

	always @(posedge clk) begin :reset_2600_cart
		old_ain <= a_in;
	end

	assign direct_do[BANKCTY]     = direct_do[BANKF4];
	assign flags_out[BANKCTY]     = flags_out[BANKF4];
	assign out_en[BANKCTY]        = out_en[BANKF4];
	assign ram_sel[BANKCTY]       = ram_sel[BANKF4];
	assign ram_rw[BANKCTY]        = ram_rw[BANKF4];
	assign ram_a[BANKCTY]         = ram_a[BANKF4];
	assign rom_addr[BANKCTY]      = rom_addr[BANKF4];

	logic [7:0]  arm_dout;
	logic        arm_busy;
	logic        arm_done;
	logic [18:0] arm_rom_a;
	logic        arm_rom_read;
	wire         subsys_ds_wait, subsys_cmd_hold;

	wire        arm_rst_vid;
	wire [31:0] arm_bus_addr, arm_bus_wdata, arm_bus_rdata_dpcp;
	wire  [3:0] arm_bus_be;
	wire        arm_bus_we, arm_bus_req_dpcp, arm_bus_ack_dpcp;
	wire [31:0] arm_bus_addr_pre;
	wire        arm_bus_req_pre;
	wire        dpcp_callfn;
	wire  [7:0] dpcp_callfn_val;

	wire [12:0] dpcrom_addr_a;
	wire [14:0] dpcrom_addr_b;
	wire [31:0] dpcrom_q_a;
	wire  [7:0] dpcrom_q_b;

	atari2600_arm_subsystem u_arm_subsystem (
		.clk           (clk),
		.clk_vid       (clk_vid),
		.reset         (reset | (~arm_enable)),
		.arm_enable    (arm_enable),
		.mapper        (mapper),
		.cdf_family    (cdf_family),
		.a_in          (a_in),
		.d_in          (d_in),
		.rwn           (rwn),
		.cart_download (cart_download),
		.ioctl_addr    (ioctl_addr),
		.ioctl_dout    (ioctl_dout),
		.ioctl_wr      (ioctl_wr),
		.e_sel         (e_sel),
		.e_addr        (e_addr),
		.e_data        (e_data),
		.e_wren        (e_wren),
		.e_q           (e_q),
		.rom_do        (rom_do),
		.rom_size      (rom_size),
		.rom_a         (arm_rom_a),
		.rom_read      (arm_rom_read),
		.d_out         (arm_dout),
		.busy          (arm_busy),
		.done          (arm_done),
		.vblank_sw     (vblank_sw),
		.ds_wait       (subsys_ds_wait),
		.dpcrom_addr_a (dpcrom_addr_a),
		.dpcrom_q_a    (dpcrom_q_a),
		.dpcrom_addr_b (dpcrom_addr_b),
		.dpcrom_q_b    (dpcrom_q_b),
		.cmd_hold      (subsys_cmd_hold),
		.audio_mix_out (),
		.arm_rst_vid        (arm_rst_vid),
		.arm_bus_addr       (arm_bus_addr),
		.arm_bus_wdata      (arm_bus_wdata),
		.arm_bus_be         (arm_bus_be),
		.arm_bus_we         (arm_bus_we),
		.arm_bus_req_dpcp   (arm_bus_req_dpcp),
		.arm_bus_addr_pre   (arm_bus_addr_pre),
		.arm_bus_req_pre    (arm_bus_req_pre),
		.arm_bus_rdata_dpcp (arm_bus_rdata_dpcp),
		.arm_bus_ack_dpcp   (arm_bus_ack_dpcp),
		.dpcp_callfn        (dpcp_callfn),
		.dpcp_callfn_val    (dpcp_callfn_val),
		.dbg_pc        (),
		.dbg_r0        (),
		.dbg_pp        ()
	);

	wire  [7:0] dpcp_dout;
	wire [14:0] dpcp_rom_a;
	wire        dpcp_active = arm_enable && (mapper == BANKDPCP);

	dpcplus_bridge u_dpcplus (
		.clk           (clk),
		.clk_vid       (clk_vid),
		.rst           (reset | ~dpcp_active),
		.m6502_addr    ({3'b000, a_in[12:0]}),
		.m6502_din     (d_in),
		.m6502_rwn     (rwn),
		.m6502_dout    (dpcp_dout),
		.rom_a         (dpcp_rom_a),
		.callfn        (dpcp_callfn),
		.callfn_val    (dpcp_callfn_val),
		.rom_load_we   (cart_download & ioctl_wr & (ioctl_addr < 19'd32768)),
		.rom_load_addr (ioctl_addr[14:0]),
		.rom_load_data (ioctl_dout),
		.rom_addr_a_o  (dpcrom_addr_a),
		.rom_q_a_i     (dpcrom_q_a),
		.rom_addr_b_o  (dpcrom_addr_b),
		.rom_q_b_i     (dpcrom_q_b),
		.rst_vid       (arm_rst_vid),
		.bus_addr      (arm_bus_addr),
		.bus_wdata     (arm_bus_wdata),
		.bus_rdata     (arm_bus_rdata_dpcp),
		.bus_be        (arm_bus_be),
		.bus_we        (arm_bus_we),
		.bus_req       (arm_bus_req_dpcp),
		.bus_ack       (arm_bus_ack_dpcp),
		.bus_addr_pre  (arm_bus_addr_pre),
		.bus_req_pre   (arm_bus_req_pre),
		.dbg_bank      (),
		.dbg_ff        ()
	);

	assign arm_cpu_stall = arm_busy && (mapper == BANKCDF) && arm_enable;

	reg [15:0] stall_wd;
	reg        stall_giveup;
	(* preserve *) reg dpcp_stall_r;
	always_ff @(posedge clk) begin
		if (reset || !arm_busy) begin
			stall_wd     <= 16'd0;
			stall_giveup <= 1'b0;
		end else begin
			if (stall_wd != 16'hFFFF) stall_wd <= stall_wd + 16'd1;
			else                      stall_giveup <= 1'b1;
		end
		dpcp_stall_r <= !reset && arm_busy && !stall_giveup && arm_enable &&
		                (mapper == BANKDPCP);
	end
	assign dpcp_arm_stall = dpcp_stall_r;

	assign ds_wait  = subsys_ds_wait  && (mapper == BANKCDF) && arm_enable;
	assign cmd_hold = subsys_cmd_hold && (mapper == BANKCDF) && arm_enable;

	assign direct_do[BANKCDF]     = arm_enable ? arm_dout : bg_data;
	assign flags_out[BANKCDF]     = 16'd1;
	assign out_en[BANKCDF]        = a_in[12] ? 8'hFF : 8'h00;
	assign ram_sel[BANKCDF]       = 0;
	assign ram_rw[BANKCDF]        = 1;
	assign ram_a[BANKCDF]         = '0;
	assign rom_addr[BANKCDF]      = arm_enable ? arm_rom_a : '0;

	assign direct_do[BANKDPCP]    = arm_enable ? dpcp_dout : bg_data;
	assign flags_out[BANKDPCP]    = 16'd1;
	assign out_en[BANKDPCP]       = a_in[12] ? 8'hFF : 8'h00;
	assign ram_sel[BANKDPCP]      = 0;
	assign ram_rw[BANKDPCP]       = 1;
	assign ram_a[BANKDPCP]        = '0;
	assign rom_addr[BANKDPCP]     = '0;

	assign cartram_addr = sel_ram_a;
	assign cartram_wr = sel_ram_sel && ~sel_ram_rw && ~phi1 && ~address_change;
	assign cartram_rd = sel_ram_sel &&  sel_ram_rw && ~phi1 && ~address_change;
	assign cartram_wrdata = d_in;
	assign cr_do = cartram_data;

	mapper_none mapper_none
	(
		.clk        (clk),
		.reset      (reset),
		.a_change   (address_change),
		.sc         (sc),
		.a_in       (a_in),
		.d_in       (d_in),
		.d_out      (direct_do[BANK00]),
		.flags_out  (flags_out[BANK00]),
		.oe         (out_en[BANK00]),
		.ram_sel    (ram_sel[BANK00]),
		.ram_rw     (ram_rw[BANK00]),
		.ram_a      (ram_a[BANK00]),
		.rom_a      (rom_addr[BANK00])
	);

	mapper_F8 mapper_F8
	(
		.clk        (clk),
		.reset      (reset),
		.a_change   (address_change),
		.sc         (sc),
		.a_in       (a_in),
		.d_in       (d_in),
		.d_out      (direct_do[BANKF8]),
		.flags_out  (flags_out[BANKF8]),
		.oe         (out_en[BANKF8]),
		.ram_sel    (ram_sel[BANKF8]),
		.ram_rw     (ram_rw[BANKF8]),
		.ram_a      (ram_a[BANKF8]),
		.rom_a      (rom_addr[BANKF8])
	);

	mapper_F6 mapper_F6
	(
		.clk        (clk),
		.reset      (reset),
		.a_change   (address_change),
		.sc         (sc),
		.a_in       (a_in),
		.d_in       (d_in),
		.d_out      (direct_do[BANKF6]),
		.flags_out  (flags_out[BANKF6]),
		.oe         (out_en[BANKF6]),
		.ram_sel    (ram_sel[BANKF6]),
		.ram_rw     (ram_rw[BANKF6]),
		.ram_a      (ram_a[BANKF6]),
		.rom_a      (rom_addr[BANKF6])
	);

	mapper_FE mapper_FE
	(
		.clk        (clk),
		.reset      (reset),
		.a_change   (address_change),
		.sc         (sc),
		.a_in       (a_in),
		.d_in       (d_in),
		.d_out      (direct_do[BANKFE]),
		.flags_out  (flags_out[BANKFE]),
		.oe         (out_en[BANKFE]),
		.ram_sel    (ram_sel[BANKFE]),
		.ram_rw     (ram_rw[BANKFE]),
		.ram_a      (ram_a[BANKFE]),
		.rom_a      (rom_addr[BANKFE]),
		.ce         (phi1)
	);

	mapper_E0 mapper_E0
	(
		.clk        (clk),
		.reset      (reset),
		.a_change   (address_change),
		.sc         (sc),
		.a_in       (a_in),
		.d_in       (d_in),
		.d_out      (direct_do[BANKE0]),
		.flags_out  (flags_out[BANKE0]),
		.oe         (out_en[BANKE0]),
		.ram_sel    (ram_sel[BANKE0]),
		.ram_rw     (ram_rw[BANKE0]),
		.ram_a      (ram_a[BANKE0]),
		.rom_a      (rom_addr[BANKE0])
	);

	mapper_3F mapper_3F
	(
		.clk        (clk),
		.reset      (reset),
		.a_change   (address_change),
		.sc         (sc),
		.a_in       (a_in),
		.d_in       (d_in),
		.d_out      (direct_do[BANK3F]),
		.flags_out  (flags_out[BANK3F]),
		.oe         (out_en[BANK3F]),
		.ram_sel    (ram_sel[BANK3F]),
		.ram_rw     (ram_rw[BANK3F]),
		.ram_a      (ram_a[BANK3F]),
		.rom_a      (rom_addr[BANK3F])
	);

	mapper_F4 mapper_F4
	(
		.clk        (clk),
		.reset      (reset),
		.a_change   (address_change),
		.sc         (sc),
		.a_in       (a_in),
		.d_in       (d_in),
		.d_out      (direct_do[BANKF4]),
		.flags_out  (flags_out[BANKF4]),
		.oe         (out_en[BANKF4]),
		.ram_sel    (ram_sel[BANKF4]),
		.ram_rw     (ram_rw[BANKF4]),
		.ram_a      (ram_a[BANKF4]),
		.rom_a      (rom_addr[BANKF4])
	);

	mapper_P2 mapper_P2
	(
		.clk        (clk),
		.reset      (reset),
		.a_change   (address_change),
		.sc         (sc),
		.a_in       (a_in),
		.d_in       (d_in),
		.d_out      (direct_do[BANKP2]),
		.flags_out  (flags_out[BANKP2]),
		.oe         (out_en[BANKP2]),
		.ram_sel    (ram_sel[BANKP2]),
		.ram_rw     (ram_rw[BANKP2]),
		.ram_a      (ram_a[BANKP2]),
		.rom_a      (rom_addr[BANKP2]),
		.ce         (ce)
	);

	mapper_FA2 mapper_FA2
	(
		.clk        (clk),
		.reset      (reset),
		.a_change   (address_change),
		.sc         (sc),
		.a_in       (a_in),
		.d_in       (d_in),
		.arm_hdr    (rom_size >= 19'd29696),
		.d_out      (direct_do[BANKFA2]),
		.flags_out  (flags_out[BANKFA2]),
		.oe         (out_en[BANKFA2]),
		.ram_sel    (ram_sel[BANKFA2]),
		.ram_rw     (ram_rw[BANKFA2]),
		.ram_a      (ram_a[BANKFA2]),
		.rom_a      (rom_addr[BANKFA2])
	);

	mapper_FA mapper_FA
	(
		.clk        (clk),
		.reset      (reset),
		.a_change   (address_change),
		.sc         (sc),
		.a_in       (a_in),
		.d_in       (d_in),
		.d_out      (direct_do[BANKFA]),
		.flags_out  (flags_out[BANKFA]),
		.oe         (out_en[BANKFA]),
		.ram_sel    (ram_sel[BANKFA]),
		.ram_rw     (ram_rw[BANKFA]),
		.ram_a      (ram_a[BANKFA]),
		.rom_a      (rom_addr[BANKFA])
	);

	mapper_CV mapper_CV
	(
		.clk        (clk),
		.reset      (reset),
		.a_change   (address_change),
		.sc         (sc),
		.a_in       (a_in),
		.d_in       (d_in),
		.d_out      (direct_do[BANKCV]),
		.flags_out  (flags_out[BANKCV]),
		.oe         (out_en[BANKCV]),
		.ram_sel    (ram_sel[BANKCV]),
		.ram_rw     (ram_rw[BANKCV]),
		.ram_a      (ram_a[BANKCV]),
		.rom_a      (rom_addr[BANKCV])
	);

	mapper_2K mapper_2K
	(
		.clk        (clk),
		.reset      (reset),
		.a_change   (address_change),
		.sc         (sc),
		.a_in       (a_in),
		.d_in       (d_in),
		.d_out      (direct_do[BANK2K]),
		.flags_out  (flags_out[BANK2K]),
		.oe         (out_en[BANK2K]),
		.ram_sel    (ram_sel[BANK2K]),
		.ram_rw     (ram_rw[BANK2K]),
		.ram_a      (ram_a[BANK2K]),
		.rom_a      (rom_addr[BANK2K])
	);

	mapper_UA mapper_UA
	(
		.clk        (clk),
		.reset      (reset),
		.a_change   (address_change),
		.sc         (sc),
		.a_in       (a_in),
		.d_in       (d_in),
		.d_out      (direct_do[BANKUA]),
		.flags_out  (flags_out[BANKUA]),
		.oe         (out_en[BANKUA]),
		.ram_sel    (ram_sel[BANKUA]),
		.ram_rw     (ram_rw[BANKUA]),
		.ram_a      (ram_a[BANKUA]),
		.rom_a      (rom_addr[BANKUA])
	);

	mapper_E7 mapper_E7
	(
		.clk        (clk),
		.reset      (reset),
		.a_change   (address_change),
		.sc         (sc),
		.a_in       (a_in),
		.d_in       (d_in),
		.d_out      (direct_do[BANKE7]),
		.flags_out  (flags_out[BANKE7]),
		.oe         (out_en[BANKE7]),
		.ram_sel    (ram_sel[BANKE7]),
		.ram_rw     (ram_rw[BANKE7]),
		.ram_a      (ram_a[BANKE7]),
		.rom_a      (rom_addr[BANKE7])
	);

	mapper_F0 mapper_F0
	(
		.clk        (clk),
		.reset      (reset),
		.a_change   (address_change),
		.sc         (sc),
		.a_in       (a_in),
		.d_in       (d_in),
		.d_out      (direct_do[BANKF0]),
		.flags_out  (flags_out[BANKF0]),
		.oe         (out_en[BANKF0]),
		.ram_sel    (ram_sel[BANKF0]),
		.ram_rw     (ram_rw[BANKF0]),
		.ram_a      (ram_a[BANKF0]),
		.rom_a      (rom_addr[BANKF0])
	);

	mapper_32 mapper_32
	(
		.clk        (clk),
		.reset      (reset),
		.a_change   (address_change),
		.sc         (sc),
		.a_in       (a_in),
		.d_in       (d_in),
		.d_out      (direct_do[BANK32]),
		.flags_out  (flags_out[BANK32]),
		.oe         (out_en[BANK32]),
		.ram_sel    (ram_sel[BANK32]),
		.ram_rw     (ram_rw[BANK32]),
		.ram_a      (ram_a[BANK32]),
		.rom_a      (rom_addr[BANK32]),
		.cold_reset (mapper != BANK32)
	);

	mapper_AR mapper_AR
	(
		.clk        (clk),
		.reset      (reset || mapper != BANKAR),
		.a_change   (address_change),
		.sc         (sc),
		.a_in       (a_in),
		.d_in       (d_in),
		.d_out      (direct_do[BANKAR]),
		.flags_out  (flags_out[BANKAR]),
		.oe         (out_en[BANKAR]),
		.ram_sel    (ram_sel[BANKAR]),
		.ram_rw     (ram_rw[BANKAR]),
		.ram_a      (ram_a[BANKAR]),
		.rom_a      (rom_addr[BANKAR]),
		.ce         (ce),
		.ar_read    (ar_read),
		.rom_do     (rom_do),
		.rom_size   (rom_size),
		.audio_data (tape_audio),
		.tape_in    (tape_in),
		.fix_sc_cs  (fix_sc_cs)
	);

	mapper_WD mapper_WD
	(
		.clk        (clk),
		.reset      (reset),
		.a_change   (address_change),
		.sc         (sc),
		.a_in       (a_in),
		.d_in       (d_in),
		.d_out      (direct_do[BANKWD]),
		.flags_out  (flags_out[BANKWD]),
		.oe         (out_en[BANKWD]),
		.ram_sel    (ram_sel[BANKWD]),
		.ram_rw     (ram_rw[BANKWD]),
		.ram_a      (ram_a[BANKWD]),
		.rom_a      (rom_addr[BANKWD])
	);

	mapper_3E mapper_3E
	(
		.clk        (clk),
		.reset      (reset),
		.a_change   (address_change),
		.sc         (sc),
		.a_in       (a_in),
		.d_in       (d_in),
		.d_out      (direct_do[BANK3E]),
		.flags_out  (flags_out[BANK3E]),
		.oe         (out_en[BANK3E]),
		.ram_sel    (ram_sel[BANK3E]),
		.ram_rw     (ram_rw[BANK3E]),
		.ram_a      (ram_a[BANK3E]),
		.rom_a      (rom_addr[BANK3E]),
		.rom_size   (rom_size)
	);

	mapper_SB mapper_SB
	(
		.clk        (clk),
		.reset      (reset),
		.a_change   (address_change),
		.sc         (sc),
		.a_in       (a_in),
		.d_in       (d_in),
		.d_out      (direct_do[BANKSB]),
		.flags_out  (flags_out[BANKSB]),
		.oe         (out_en[BANKSB]),
		.ram_sel    (ram_sel[BANKSB]),
		.ram_rw     (ram_rw[BANKSB]),
		.ram_a      (ram_a[BANKSB]),
		.rom_a      (rom_addr[BANKSB])
	);

	mapper_EF mapper_EF
	(
		.clk        (clk),
		.reset      (reset),
		.a_change   (address_change),
		.sc         (sc),
		.a_in       (a_in),
		.d_in       (d_in),
		.d_out      (direct_do[BANKEF]),
		.flags_out  (flags_out[BANKEF]),
		.oe         (out_en[BANKEF]),
		.ram_sel    (ram_sel[BANKEF]),
		.ram_rw     (ram_rw[BANKEF]),
		.ram_a      (ram_a[BANKEF]),
		.rom_a      (rom_addr[BANKEF])
	);

	mapper_JANE mapper_JANE
	(
		.clk        (clk),
		.reset      (reset),
		.a_change   (address_change),
		.sc         (sc),
		.a_in       (a_in),
		.d_in       (d_in),
		.d_out      (direct_do[BANKJANE]),
		.flags_out  (flags_out[BANKJANE]),
		.oe         (out_en[BANKJANE]),
		.ram_sel    (ram_sel[BANKJANE]),
		.ram_rw     (ram_rw[BANKJANE]),
		.ram_a      (ram_a[BANKJANE]),
		.rom_a      (rom_addr[BANKJANE])
	);

endmodule

