
PCB Flight Software.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000fef0  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000009a8  080100c0  080100c0  000110c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010a68  08010a68  0001221c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08010a68  08010a68  00011a68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010a70  08010a70  0001221c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010a70  08010a70  00011a70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08010a74  08010a74  00011a74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000021c  20000000  08010a78  00012000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000a08  2000021c  08010c94  0001221c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000c24  08010c94  00012c24  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001221c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000170b1  00000000  00000000  0001224c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003677  00000000  00000000  000292fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001340  00000000  00000000  0002c978  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f01  00000000  00000000  0002dcb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002416f  00000000  00000000  0002ebb9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001b6bd  00000000  00000000  00052d28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d3be3  00000000  00000000  0006e3e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00141fc8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006df4  00000000  00000000  0014200c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  00148e00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000021c 	.word	0x2000021c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080100a8 	.word	0x080100a8

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000220 	.word	0x20000220
 800020c:	080100a8 	.word	0x080100a8

08000210 <strcmp>:
 8000210:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000214:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000218:	2a01      	cmp	r2, #1
 800021a:	bf28      	it	cs
 800021c:	429a      	cmpcs	r2, r3
 800021e:	d0f7      	beq.n	8000210 <strcmp>
 8000220:	1ad0      	subs	r0, r2, r3
 8000222:	4770      	bx	lr
	...

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <strlen>:
 80002d0:	4603      	mov	r3, r0
 80002d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002d6:	2a00      	cmp	r2, #0
 80002d8:	d1fb      	bne.n	80002d2 <strlen+0x2>
 80002da:	1a18      	subs	r0, r3, r0
 80002dc:	3801      	subs	r0, #1
 80002de:	4770      	bx	lr

080002e0 <__aeabi_drsub>:
 80002e0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002e4:	e002      	b.n	80002ec <__adddf3>
 80002e6:	bf00      	nop

080002e8 <__aeabi_dsub>:
 80002e8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ec <__adddf3>:
 80002ec:	b530      	push	{r4, r5, lr}
 80002ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002f6:	ea94 0f05 	teq	r4, r5
 80002fa:	bf08      	it	eq
 80002fc:	ea90 0f02 	teqeq	r0, r2
 8000300:	bf1f      	itttt	ne
 8000302:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000306:	ea55 0c02 	orrsne.w	ip, r5, r2
 800030a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800030e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000312:	f000 80e2 	beq.w	80004da <__adddf3+0x1ee>
 8000316:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800031a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800031e:	bfb8      	it	lt
 8000320:	426d      	neglt	r5, r5
 8000322:	dd0c      	ble.n	800033e <__adddf3+0x52>
 8000324:	442c      	add	r4, r5
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	ea82 0000 	eor.w	r0, r2, r0
 8000332:	ea83 0101 	eor.w	r1, r3, r1
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	2d36      	cmp	r5, #54	@ 0x36
 8000340:	bf88      	it	hi
 8000342:	bd30      	pophi	{r4, r5, pc}
 8000344:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000348:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800034c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000350:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000354:	d002      	beq.n	800035c <__adddf3+0x70>
 8000356:	4240      	negs	r0, r0
 8000358:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800035c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000360:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000364:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000368:	d002      	beq.n	8000370 <__adddf3+0x84>
 800036a:	4252      	negs	r2, r2
 800036c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000370:	ea94 0f05 	teq	r4, r5
 8000374:	f000 80a7 	beq.w	80004c6 <__adddf3+0x1da>
 8000378:	f1a4 0401 	sub.w	r4, r4, #1
 800037c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000380:	db0d      	blt.n	800039e <__adddf3+0xb2>
 8000382:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000386:	fa22 f205 	lsr.w	r2, r2, r5
 800038a:	1880      	adds	r0, r0, r2
 800038c:	f141 0100 	adc.w	r1, r1, #0
 8000390:	fa03 f20e 	lsl.w	r2, r3, lr
 8000394:	1880      	adds	r0, r0, r2
 8000396:	fa43 f305 	asr.w	r3, r3, r5
 800039a:	4159      	adcs	r1, r3
 800039c:	e00e      	b.n	80003bc <__adddf3+0xd0>
 800039e:	f1a5 0520 	sub.w	r5, r5, #32
 80003a2:	f10e 0e20 	add.w	lr, lr, #32
 80003a6:	2a01      	cmp	r2, #1
 80003a8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003ac:	bf28      	it	cs
 80003ae:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003b2:	fa43 f305 	asr.w	r3, r3, r5
 80003b6:	18c0      	adds	r0, r0, r3
 80003b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003c0:	d507      	bpl.n	80003d2 <__adddf3+0xe6>
 80003c2:	f04f 0e00 	mov.w	lr, #0
 80003c6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ca:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ce:	eb6e 0101 	sbc.w	r1, lr, r1
 80003d2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003d6:	d31b      	bcc.n	8000410 <__adddf3+0x124>
 80003d8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003dc:	d30c      	bcc.n	80003f8 <__adddf3+0x10c>
 80003de:	0849      	lsrs	r1, r1, #1
 80003e0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003e8:	f104 0401 	add.w	r4, r4, #1
 80003ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003f0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003f4:	f080 809a 	bcs.w	800052c <__adddf3+0x240>
 80003f8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003fc:	bf08      	it	eq
 80003fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000402:	f150 0000 	adcs.w	r0, r0, #0
 8000406:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800040a:	ea41 0105 	orr.w	r1, r1, r5
 800040e:	bd30      	pop	{r4, r5, pc}
 8000410:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000414:	4140      	adcs	r0, r0
 8000416:	eb41 0101 	adc.w	r1, r1, r1
 800041a:	3c01      	subs	r4, #1
 800041c:	bf28      	it	cs
 800041e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000422:	d2e9      	bcs.n	80003f8 <__adddf3+0x10c>
 8000424:	f091 0f00 	teq	r1, #0
 8000428:	bf04      	itt	eq
 800042a:	4601      	moveq	r1, r0
 800042c:	2000      	moveq	r0, #0
 800042e:	fab1 f381 	clz	r3, r1
 8000432:	bf08      	it	eq
 8000434:	3320      	addeq	r3, #32
 8000436:	f1a3 030b 	sub.w	r3, r3, #11
 800043a:	f1b3 0220 	subs.w	r2, r3, #32
 800043e:	da0c      	bge.n	800045a <__adddf3+0x16e>
 8000440:	320c      	adds	r2, #12
 8000442:	dd08      	ble.n	8000456 <__adddf3+0x16a>
 8000444:	f102 0c14 	add.w	ip, r2, #20
 8000448:	f1c2 020c 	rsb	r2, r2, #12
 800044c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000450:	fa21 f102 	lsr.w	r1, r1, r2
 8000454:	e00c      	b.n	8000470 <__adddf3+0x184>
 8000456:	f102 0214 	add.w	r2, r2, #20
 800045a:	bfd8      	it	le
 800045c:	f1c2 0c20 	rsble	ip, r2, #32
 8000460:	fa01 f102 	lsl.w	r1, r1, r2
 8000464:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000468:	bfdc      	itt	le
 800046a:	ea41 010c 	orrle.w	r1, r1, ip
 800046e:	4090      	lslle	r0, r2
 8000470:	1ae4      	subs	r4, r4, r3
 8000472:	bfa2      	ittt	ge
 8000474:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000478:	4329      	orrge	r1, r5
 800047a:	bd30      	popge	{r4, r5, pc}
 800047c:	ea6f 0404 	mvn.w	r4, r4
 8000480:	3c1f      	subs	r4, #31
 8000482:	da1c      	bge.n	80004be <__adddf3+0x1d2>
 8000484:	340c      	adds	r4, #12
 8000486:	dc0e      	bgt.n	80004a6 <__adddf3+0x1ba>
 8000488:	f104 0414 	add.w	r4, r4, #20
 800048c:	f1c4 0220 	rsb	r2, r4, #32
 8000490:	fa20 f004 	lsr.w	r0, r0, r4
 8000494:	fa01 f302 	lsl.w	r3, r1, r2
 8000498:	ea40 0003 	orr.w	r0, r0, r3
 800049c:	fa21 f304 	lsr.w	r3, r1, r4
 80004a0:	ea45 0103 	orr.w	r1, r5, r3
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f1c4 040c 	rsb	r4, r4, #12
 80004aa:	f1c4 0220 	rsb	r2, r4, #32
 80004ae:	fa20 f002 	lsr.w	r0, r0, r2
 80004b2:	fa01 f304 	lsl.w	r3, r1, r4
 80004b6:	ea40 0003 	orr.w	r0, r0, r3
 80004ba:	4629      	mov	r1, r5
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	fa21 f004 	lsr.w	r0, r1, r4
 80004c2:	4629      	mov	r1, r5
 80004c4:	bd30      	pop	{r4, r5, pc}
 80004c6:	f094 0f00 	teq	r4, #0
 80004ca:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ce:	bf06      	itte	eq
 80004d0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004d4:	3401      	addeq	r4, #1
 80004d6:	3d01      	subne	r5, #1
 80004d8:	e74e      	b.n	8000378 <__adddf3+0x8c>
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf18      	it	ne
 80004e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004e4:	d029      	beq.n	800053a <__adddf3+0x24e>
 80004e6:	ea94 0f05 	teq	r4, r5
 80004ea:	bf08      	it	eq
 80004ec:	ea90 0f02 	teqeq	r0, r2
 80004f0:	d005      	beq.n	80004fe <__adddf3+0x212>
 80004f2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004f6:	bf04      	itt	eq
 80004f8:	4619      	moveq	r1, r3
 80004fa:	4610      	moveq	r0, r2
 80004fc:	bd30      	pop	{r4, r5, pc}
 80004fe:	ea91 0f03 	teq	r1, r3
 8000502:	bf1e      	ittt	ne
 8000504:	2100      	movne	r1, #0
 8000506:	2000      	movne	r0, #0
 8000508:	bd30      	popne	{r4, r5, pc}
 800050a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800050e:	d105      	bne.n	800051c <__adddf3+0x230>
 8000510:	0040      	lsls	r0, r0, #1
 8000512:	4149      	adcs	r1, r1
 8000514:	bf28      	it	cs
 8000516:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800051a:	bd30      	pop	{r4, r5, pc}
 800051c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000520:	bf3c      	itt	cc
 8000522:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000526:	bd30      	popcc	{r4, r5, pc}
 8000528:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800052c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000530:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000534:	f04f 0000 	mov.w	r0, #0
 8000538:	bd30      	pop	{r4, r5, pc}
 800053a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800053e:	bf1a      	itte	ne
 8000540:	4619      	movne	r1, r3
 8000542:	4610      	movne	r0, r2
 8000544:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000548:	bf1c      	itt	ne
 800054a:	460b      	movne	r3, r1
 800054c:	4602      	movne	r2, r0
 800054e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000552:	bf06      	itte	eq
 8000554:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000558:	ea91 0f03 	teqeq	r1, r3
 800055c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000560:	bd30      	pop	{r4, r5, pc}
 8000562:	bf00      	nop

08000564 <__aeabi_ui2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f04f 0500 	mov.w	r5, #0
 800057c:	f04f 0100 	mov.w	r1, #0
 8000580:	e750      	b.n	8000424 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_i2d>:
 8000584:	f090 0f00 	teq	r0, #0
 8000588:	bf04      	itt	eq
 800058a:	2100      	moveq	r1, #0
 800058c:	4770      	bxeq	lr
 800058e:	b530      	push	{r4, r5, lr}
 8000590:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000594:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000598:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800059c:	bf48      	it	mi
 800059e:	4240      	negmi	r0, r0
 80005a0:	f04f 0100 	mov.w	r1, #0
 80005a4:	e73e      	b.n	8000424 <__adddf3+0x138>
 80005a6:	bf00      	nop

080005a8 <__aeabi_f2d>:
 80005a8:	0042      	lsls	r2, r0, #1
 80005aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80005b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005b6:	bf1f      	itttt	ne
 80005b8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005bc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005c0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005c4:	4770      	bxne	lr
 80005c6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ca:	bf08      	it	eq
 80005cc:	4770      	bxeq	lr
 80005ce:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005d2:	bf04      	itt	eq
 80005d4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005d8:	4770      	bxeq	lr
 80005da:	b530      	push	{r4, r5, lr}
 80005dc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005e0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005e4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005e8:	e71c      	b.n	8000424 <__adddf3+0x138>
 80005ea:	bf00      	nop

080005ec <__aeabi_ul2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	e00a      	b.n	8000612 <__aeabi_l2d+0x16>

080005fc <__aeabi_l2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800060a:	d502      	bpl.n	8000612 <__aeabi_l2d+0x16>
 800060c:	4240      	negs	r0, r0
 800060e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000612:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000616:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800061a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800061e:	f43f aed8 	beq.w	80003d2 <__adddf3+0xe6>
 8000622:	f04f 0203 	mov.w	r2, #3
 8000626:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800062a:	bf18      	it	ne
 800062c:	3203      	addne	r2, #3
 800062e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000632:	bf18      	it	ne
 8000634:	3203      	addne	r2, #3
 8000636:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800063a:	f1c2 0320 	rsb	r3, r2, #32
 800063e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000642:	fa20 f002 	lsr.w	r0, r0, r2
 8000646:	fa01 fe03 	lsl.w	lr, r1, r3
 800064a:	ea40 000e 	orr.w	r0, r0, lr
 800064e:	fa21 f102 	lsr.w	r1, r1, r2
 8000652:	4414      	add	r4, r2
 8000654:	e6bd      	b.n	80003d2 <__adddf3+0xe6>
 8000656:	bf00      	nop

08000658 <__aeabi_dmul>:
 8000658:	b570      	push	{r4, r5, r6, lr}
 800065a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800065e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000662:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000666:	bf1d      	ittte	ne
 8000668:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800066c:	ea94 0f0c 	teqne	r4, ip
 8000670:	ea95 0f0c 	teqne	r5, ip
 8000674:	f000 f8de 	bleq	8000834 <__aeabi_dmul+0x1dc>
 8000678:	442c      	add	r4, r5
 800067a:	ea81 0603 	eor.w	r6, r1, r3
 800067e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000682:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000686:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800068a:	bf18      	it	ne
 800068c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000690:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000694:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000698:	d038      	beq.n	800070c <__aeabi_dmul+0xb4>
 800069a:	fba0 ce02 	umull	ip, lr, r0, r2
 800069e:	f04f 0500 	mov.w	r5, #0
 80006a2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006a6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80006aa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006ae:	f04f 0600 	mov.w	r6, #0
 80006b2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006b6:	f09c 0f00 	teq	ip, #0
 80006ba:	bf18      	it	ne
 80006bc:	f04e 0e01 	orrne.w	lr, lr, #1
 80006c0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006c4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006c8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006cc:	d204      	bcs.n	80006d8 <__aeabi_dmul+0x80>
 80006ce:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006d2:	416d      	adcs	r5, r5
 80006d4:	eb46 0606 	adc.w	r6, r6, r6
 80006d8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006dc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006e0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006e4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006e8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ec:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006f0:	bf88      	it	hi
 80006f2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006f6:	d81e      	bhi.n	8000736 <__aeabi_dmul+0xde>
 80006f8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006fc:	bf08      	it	eq
 80006fe:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000702:	f150 0000 	adcs.w	r0, r0, #0
 8000706:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000710:	ea46 0101 	orr.w	r1, r6, r1
 8000714:	ea40 0002 	orr.w	r0, r0, r2
 8000718:	ea81 0103 	eor.w	r1, r1, r3
 800071c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000720:	bfc2      	ittt	gt
 8000722:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000726:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800072a:	bd70      	popgt	{r4, r5, r6, pc}
 800072c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000730:	f04f 0e00 	mov.w	lr, #0
 8000734:	3c01      	subs	r4, #1
 8000736:	f300 80ab 	bgt.w	8000890 <__aeabi_dmul+0x238>
 800073a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800073e:	bfde      	ittt	le
 8000740:	2000      	movle	r0, #0
 8000742:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000746:	bd70      	pople	{r4, r5, r6, pc}
 8000748:	f1c4 0400 	rsb	r4, r4, #0
 800074c:	3c20      	subs	r4, #32
 800074e:	da35      	bge.n	80007bc <__aeabi_dmul+0x164>
 8000750:	340c      	adds	r4, #12
 8000752:	dc1b      	bgt.n	800078c <__aeabi_dmul+0x134>
 8000754:	f104 0414 	add.w	r4, r4, #20
 8000758:	f1c4 0520 	rsb	r5, r4, #32
 800075c:	fa00 f305 	lsl.w	r3, r0, r5
 8000760:	fa20 f004 	lsr.w	r0, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea40 0002 	orr.w	r0, r0, r2
 800076c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000770:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000774:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000778:	fa21 f604 	lsr.w	r6, r1, r4
 800077c:	eb42 0106 	adc.w	r1, r2, r6
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 040c 	rsb	r4, r4, #12
 8000790:	f1c4 0520 	rsb	r5, r4, #32
 8000794:	fa00 f304 	lsl.w	r3, r0, r4
 8000798:	fa20 f005 	lsr.w	r0, r0, r5
 800079c:	fa01 f204 	lsl.w	r2, r1, r4
 80007a0:	ea40 0002 	orr.w	r0, r0, r2
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007ac:	f141 0100 	adc.w	r1, r1, #0
 80007b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007b4:	bf08      	it	eq
 80007b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ba:	bd70      	pop	{r4, r5, r6, pc}
 80007bc:	f1c4 0520 	rsb	r5, r4, #32
 80007c0:	fa00 f205 	lsl.w	r2, r0, r5
 80007c4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007c8:	fa20 f304 	lsr.w	r3, r0, r4
 80007cc:	fa01 f205 	lsl.w	r2, r1, r5
 80007d0:	ea43 0302 	orr.w	r3, r3, r2
 80007d4:	fa21 f004 	lsr.w	r0, r1, r4
 80007d8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007dc:	fa21 f204 	lsr.w	r2, r1, r4
 80007e0:	ea20 0002 	bic.w	r0, r0, r2
 80007e4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ec:	bf08      	it	eq
 80007ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007f2:	bd70      	pop	{r4, r5, r6, pc}
 80007f4:	f094 0f00 	teq	r4, #0
 80007f8:	d10f      	bne.n	800081a <__aeabi_dmul+0x1c2>
 80007fa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007fe:	0040      	lsls	r0, r0, #1
 8000800:	eb41 0101 	adc.w	r1, r1, r1
 8000804:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3c01      	subeq	r4, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1a6>
 800080e:	ea41 0106 	orr.w	r1, r1, r6
 8000812:	f095 0f00 	teq	r5, #0
 8000816:	bf18      	it	ne
 8000818:	4770      	bxne	lr
 800081a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800081e:	0052      	lsls	r2, r2, #1
 8000820:	eb43 0303 	adc.w	r3, r3, r3
 8000824:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000828:	bf08      	it	eq
 800082a:	3d01      	subeq	r5, #1
 800082c:	d0f7      	beq.n	800081e <__aeabi_dmul+0x1c6>
 800082e:	ea43 0306 	orr.w	r3, r3, r6
 8000832:	4770      	bx	lr
 8000834:	ea94 0f0c 	teq	r4, ip
 8000838:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800083c:	bf18      	it	ne
 800083e:	ea95 0f0c 	teqne	r5, ip
 8000842:	d00c      	beq.n	800085e <__aeabi_dmul+0x206>
 8000844:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000848:	bf18      	it	ne
 800084a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084e:	d1d1      	bne.n	80007f4 <__aeabi_dmul+0x19c>
 8000850:	ea81 0103 	eor.w	r1, r1, r3
 8000854:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000858:	f04f 0000 	mov.w	r0, #0
 800085c:	bd70      	pop	{r4, r5, r6, pc}
 800085e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000862:	bf06      	itte	eq
 8000864:	4610      	moveq	r0, r2
 8000866:	4619      	moveq	r1, r3
 8000868:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800086c:	d019      	beq.n	80008a2 <__aeabi_dmul+0x24a>
 800086e:	ea94 0f0c 	teq	r4, ip
 8000872:	d102      	bne.n	800087a <__aeabi_dmul+0x222>
 8000874:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000878:	d113      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800087a:	ea95 0f0c 	teq	r5, ip
 800087e:	d105      	bne.n	800088c <__aeabi_dmul+0x234>
 8000880:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000884:	bf1c      	itt	ne
 8000886:	4610      	movne	r0, r2
 8000888:	4619      	movne	r1, r3
 800088a:	d10a      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800088c:	ea81 0103 	eor.w	r1, r1, r3
 8000890:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000894:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000898:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800089c:	f04f 0000 	mov.w	r0, #0
 80008a0:	bd70      	pop	{r4, r5, r6, pc}
 80008a2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008a6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80008aa:	bd70      	pop	{r4, r5, r6, pc}

080008ac <__aeabi_ddiv>:
 80008ac:	b570      	push	{r4, r5, r6, lr}
 80008ae:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008b2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008b6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008ba:	bf1d      	ittte	ne
 80008bc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008c0:	ea94 0f0c 	teqne	r4, ip
 80008c4:	ea95 0f0c 	teqne	r5, ip
 80008c8:	f000 f8a7 	bleq	8000a1a <__aeabi_ddiv+0x16e>
 80008cc:	eba4 0405 	sub.w	r4, r4, r5
 80008d0:	ea81 0e03 	eor.w	lr, r1, r3
 80008d4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008dc:	f000 8088 	beq.w	80009f0 <__aeabi_ddiv+0x144>
 80008e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008e4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008e8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ec:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008f0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008f4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008f8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008fc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000900:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000904:	429d      	cmp	r5, r3
 8000906:	bf08      	it	eq
 8000908:	4296      	cmpeq	r6, r2
 800090a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800090e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000912:	d202      	bcs.n	800091a <__aeabi_ddiv+0x6e>
 8000914:	085b      	lsrs	r3, r3, #1
 8000916:	ea4f 0232 	mov.w	r2, r2, rrx
 800091a:	1ab6      	subs	r6, r6, r2
 800091c:	eb65 0503 	sbc.w	r5, r5, r3
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800092a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000958:	085b      	lsrs	r3, r3, #1
 800095a:	ea4f 0232 	mov.w	r2, r2, rrx
 800095e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000962:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000966:	bf22      	ittt	cs
 8000968:	1ab6      	subcs	r6, r6, r2
 800096a:	4675      	movcs	r5, lr
 800096c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000970:	085b      	lsrs	r3, r3, #1
 8000972:	ea4f 0232 	mov.w	r2, r2, rrx
 8000976:	ebb6 0e02 	subs.w	lr, r6, r2
 800097a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800097e:	bf22      	ittt	cs
 8000980:	1ab6      	subcs	r6, r6, r2
 8000982:	4675      	movcs	r5, lr
 8000984:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000988:	ea55 0e06 	orrs.w	lr, r5, r6
 800098c:	d018      	beq.n	80009c0 <__aeabi_ddiv+0x114>
 800098e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000992:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000996:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800099a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800099e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009a2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009a6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009aa:	d1c0      	bne.n	800092e <__aeabi_ddiv+0x82>
 80009ac:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b0:	d10b      	bne.n	80009ca <__aeabi_ddiv+0x11e>
 80009b2:	ea41 0100 	orr.w	r1, r1, r0
 80009b6:	f04f 0000 	mov.w	r0, #0
 80009ba:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009be:	e7b6      	b.n	800092e <__aeabi_ddiv+0x82>
 80009c0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009c4:	bf04      	itt	eq
 80009c6:	4301      	orreq	r1, r0
 80009c8:	2000      	moveq	r0, #0
 80009ca:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ce:	bf88      	it	hi
 80009d0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009d4:	f63f aeaf 	bhi.w	8000736 <__aeabi_dmul+0xde>
 80009d8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009dc:	bf04      	itt	eq
 80009de:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009e6:	f150 0000 	adcs.w	r0, r0, #0
 80009ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ee:	bd70      	pop	{r4, r5, r6, pc}
 80009f0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009f4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009f8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009fc:	bfc2      	ittt	gt
 80009fe:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a02:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a06:	bd70      	popgt	{r4, r5, r6, pc}
 8000a08:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a0c:	f04f 0e00 	mov.w	lr, #0
 8000a10:	3c01      	subs	r4, #1
 8000a12:	e690      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a14:	ea45 0e06 	orr.w	lr, r5, r6
 8000a18:	e68d      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a1a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a1e:	ea94 0f0c 	teq	r4, ip
 8000a22:	bf08      	it	eq
 8000a24:	ea95 0f0c 	teqeq	r5, ip
 8000a28:	f43f af3b 	beq.w	80008a2 <__aeabi_dmul+0x24a>
 8000a2c:	ea94 0f0c 	teq	r4, ip
 8000a30:	d10a      	bne.n	8000a48 <__aeabi_ddiv+0x19c>
 8000a32:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a36:	f47f af34 	bne.w	80008a2 <__aeabi_dmul+0x24a>
 8000a3a:	ea95 0f0c 	teq	r5, ip
 8000a3e:	f47f af25 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a42:	4610      	mov	r0, r2
 8000a44:	4619      	mov	r1, r3
 8000a46:	e72c      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a48:	ea95 0f0c 	teq	r5, ip
 8000a4c:	d106      	bne.n	8000a5c <__aeabi_ddiv+0x1b0>
 8000a4e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a52:	f43f aefd 	beq.w	8000850 <__aeabi_dmul+0x1f8>
 8000a56:	4610      	mov	r0, r2
 8000a58:	4619      	mov	r1, r3
 8000a5a:	e722      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a5c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a66:	f47f aec5 	bne.w	80007f4 <__aeabi_dmul+0x19c>
 8000a6a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a6e:	f47f af0d 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a72:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a76:	f47f aeeb 	bne.w	8000850 <__aeabi_dmul+0x1f8>
 8000a7a:	e712      	b.n	80008a2 <__aeabi_dmul+0x24a>

08000a7c <__gedf2>:
 8000a7c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a80:	e006      	b.n	8000a90 <__cmpdf2+0x4>
 8000a82:	bf00      	nop

08000a84 <__ledf2>:
 8000a84:	f04f 0c01 	mov.w	ip, #1
 8000a88:	e002      	b.n	8000a90 <__cmpdf2+0x4>
 8000a8a:	bf00      	nop

08000a8c <__cmpdf2>:
 8000a8c:	f04f 0c01 	mov.w	ip, #1
 8000a90:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a94:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa0:	bf18      	it	ne
 8000aa2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000aa6:	d01b      	beq.n	8000ae0 <__cmpdf2+0x54>
 8000aa8:	b001      	add	sp, #4
 8000aaa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000aae:	bf0c      	ite	eq
 8000ab0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000ab4:	ea91 0f03 	teqne	r1, r3
 8000ab8:	bf02      	ittt	eq
 8000aba:	ea90 0f02 	teqeq	r0, r2
 8000abe:	2000      	moveq	r0, #0
 8000ac0:	4770      	bxeq	lr
 8000ac2:	f110 0f00 	cmn.w	r0, #0
 8000ac6:	ea91 0f03 	teq	r1, r3
 8000aca:	bf58      	it	pl
 8000acc:	4299      	cmppl	r1, r3
 8000ace:	bf08      	it	eq
 8000ad0:	4290      	cmpeq	r0, r2
 8000ad2:	bf2c      	ite	cs
 8000ad4:	17d8      	asrcs	r0, r3, #31
 8000ad6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ada:	f040 0001 	orr.w	r0, r0, #1
 8000ade:	4770      	bx	lr
 8000ae0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d102      	bne.n	8000af0 <__cmpdf2+0x64>
 8000aea:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aee:	d107      	bne.n	8000b00 <__cmpdf2+0x74>
 8000af0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af8:	d1d6      	bne.n	8000aa8 <__cmpdf2+0x1c>
 8000afa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afe:	d0d3      	beq.n	8000aa8 <__cmpdf2+0x1c>
 8000b00:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b04:	4770      	bx	lr
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdrcmple>:
 8000b08:	4684      	mov	ip, r0
 8000b0a:	4610      	mov	r0, r2
 8000b0c:	4662      	mov	r2, ip
 8000b0e:	468c      	mov	ip, r1
 8000b10:	4619      	mov	r1, r3
 8000b12:	4663      	mov	r3, ip
 8000b14:	e000      	b.n	8000b18 <__aeabi_cdcmpeq>
 8000b16:	bf00      	nop

08000b18 <__aeabi_cdcmpeq>:
 8000b18:	b501      	push	{r0, lr}
 8000b1a:	f7ff ffb7 	bl	8000a8c <__cmpdf2>
 8000b1e:	2800      	cmp	r0, #0
 8000b20:	bf48      	it	mi
 8000b22:	f110 0f00 	cmnmi.w	r0, #0
 8000b26:	bd01      	pop	{r0, pc}

08000b28 <__aeabi_dcmpeq>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff fff4 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b30:	bf0c      	ite	eq
 8000b32:	2001      	moveq	r0, #1
 8000b34:	2000      	movne	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmplt>:
 8000b3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b40:	f7ff ffea 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b44:	bf34      	ite	cc
 8000b46:	2001      	movcc	r0, #1
 8000b48:	2000      	movcs	r0, #0
 8000b4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4e:	bf00      	nop

08000b50 <__aeabi_dcmple>:
 8000b50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b54:	f7ff ffe0 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b58:	bf94      	ite	ls
 8000b5a:	2001      	movls	r0, #1
 8000b5c:	2000      	movhi	r0, #0
 8000b5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b62:	bf00      	nop

08000b64 <__aeabi_dcmpge>:
 8000b64:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b68:	f7ff ffce 	bl	8000b08 <__aeabi_cdrcmple>
 8000b6c:	bf94      	ite	ls
 8000b6e:	2001      	movls	r0, #1
 8000b70:	2000      	movhi	r0, #0
 8000b72:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b76:	bf00      	nop

08000b78 <__aeabi_dcmpgt>:
 8000b78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b7c:	f7ff ffc4 	bl	8000b08 <__aeabi_cdrcmple>
 8000b80:	bf34      	ite	cc
 8000b82:	2001      	movcc	r0, #1
 8000b84:	2000      	movcs	r0, #0
 8000b86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b8a:	bf00      	nop

08000b8c <__aeabi_dcmpun>:
 8000b8c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x10>
 8000b96:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b9a:	d10a      	bne.n	8000bb2 <__aeabi_dcmpun+0x26>
 8000b9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ba0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ba4:	d102      	bne.n	8000bac <__aeabi_dcmpun+0x20>
 8000ba6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000baa:	d102      	bne.n	8000bb2 <__aeabi_dcmpun+0x26>
 8000bac:	f04f 0000 	mov.w	r0, #0
 8000bb0:	4770      	bx	lr
 8000bb2:	f04f 0001 	mov.w	r0, #1
 8000bb6:	4770      	bx	lr

08000bb8 <__aeabi_d2iz>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d215      	bcs.n	8000bee <__aeabi_d2iz+0x36>
 8000bc2:	d511      	bpl.n	8000be8 <__aeabi_d2iz+0x30>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d912      	bls.n	8000bf4 <__aeabi_d2iz+0x3c>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bde:	fa23 f002 	lsr.w	r0, r3, r2
 8000be2:	bf18      	it	ne
 8000be4:	4240      	negne	r0, r0
 8000be6:	4770      	bx	lr
 8000be8:	f04f 0000 	mov.w	r0, #0
 8000bec:	4770      	bx	lr
 8000bee:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bf2:	d105      	bne.n	8000c00 <__aeabi_d2iz+0x48>
 8000bf4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bf8:	bf08      	it	eq
 8000bfa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	bf00      	nop

08000c08 <__aeabi_d2uiz>:
 8000c08:	004a      	lsls	r2, r1, #1
 8000c0a:	d211      	bcs.n	8000c30 <__aeabi_d2uiz+0x28>
 8000c0c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c10:	d211      	bcs.n	8000c36 <__aeabi_d2uiz+0x2e>
 8000c12:	d50d      	bpl.n	8000c30 <__aeabi_d2uiz+0x28>
 8000c14:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c18:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c1c:	d40e      	bmi.n	8000c3c <__aeabi_d2uiz+0x34>
 8000c1e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c22:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c26:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c2a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c2e:	4770      	bx	lr
 8000c30:	f04f 0000 	mov.w	r0, #0
 8000c34:	4770      	bx	lr
 8000c36:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c3a:	d102      	bne.n	8000c42 <__aeabi_d2uiz+0x3a>
 8000c3c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c40:	4770      	bx	lr
 8000c42:	f04f 0000 	mov.w	r0, #0
 8000c46:	4770      	bx	lr

08000c48 <__aeabi_d2f>:
 8000c48:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c4c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c50:	bf24      	itt	cs
 8000c52:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c56:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c5a:	d90d      	bls.n	8000c78 <__aeabi_d2f+0x30>
 8000c5c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c60:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c64:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c68:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c6c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c70:	bf08      	it	eq
 8000c72:	f020 0001 	biceq.w	r0, r0, #1
 8000c76:	4770      	bx	lr
 8000c78:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c7c:	d121      	bne.n	8000cc2 <__aeabi_d2f+0x7a>
 8000c7e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c82:	bfbc      	itt	lt
 8000c84:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c88:	4770      	bxlt	lr
 8000c8a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c8e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c92:	f1c2 0218 	rsb	r2, r2, #24
 8000c96:	f1c2 0c20 	rsb	ip, r2, #32
 8000c9a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c9e:	fa20 f002 	lsr.w	r0, r0, r2
 8000ca2:	bf18      	it	ne
 8000ca4:	f040 0001 	orrne.w	r0, r0, #1
 8000ca8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000cac:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000cb0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000cb4:	ea40 000c 	orr.w	r0, r0, ip
 8000cb8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cbc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cc0:	e7cc      	b.n	8000c5c <__aeabi_d2f+0x14>
 8000cc2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cc6:	d107      	bne.n	8000cd8 <__aeabi_d2f+0x90>
 8000cc8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ccc:	bf1e      	ittt	ne
 8000cce:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cd2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cd6:	4770      	bxne	lr
 8000cd8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cdc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ce0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ce4:	4770      	bx	lr
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_frsub>:
 8000ce8:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000cec:	e002      	b.n	8000cf4 <__addsf3>
 8000cee:	bf00      	nop

08000cf0 <__aeabi_fsub>:
 8000cf0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000cf4 <__addsf3>:
 8000cf4:	0042      	lsls	r2, r0, #1
 8000cf6:	bf1f      	itttt	ne
 8000cf8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000cfc:	ea92 0f03 	teqne	r2, r3
 8000d00:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000d04:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d08:	d06a      	beq.n	8000de0 <__addsf3+0xec>
 8000d0a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000d0e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000d12:	bfc1      	itttt	gt
 8000d14:	18d2      	addgt	r2, r2, r3
 8000d16:	4041      	eorgt	r1, r0
 8000d18:	4048      	eorgt	r0, r1
 8000d1a:	4041      	eorgt	r1, r0
 8000d1c:	bfb8      	it	lt
 8000d1e:	425b      	neglt	r3, r3
 8000d20:	2b19      	cmp	r3, #25
 8000d22:	bf88      	it	hi
 8000d24:	4770      	bxhi	lr
 8000d26:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000d2a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d2e:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000d32:	bf18      	it	ne
 8000d34:	4240      	negne	r0, r0
 8000d36:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000d3a:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000d3e:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000d42:	bf18      	it	ne
 8000d44:	4249      	negne	r1, r1
 8000d46:	ea92 0f03 	teq	r2, r3
 8000d4a:	d03f      	beq.n	8000dcc <__addsf3+0xd8>
 8000d4c:	f1a2 0201 	sub.w	r2, r2, #1
 8000d50:	fa41 fc03 	asr.w	ip, r1, r3
 8000d54:	eb10 000c 	adds.w	r0, r0, ip
 8000d58:	f1c3 0320 	rsb	r3, r3, #32
 8000d5c:	fa01 f103 	lsl.w	r1, r1, r3
 8000d60:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000d64:	d502      	bpl.n	8000d6c <__addsf3+0x78>
 8000d66:	4249      	negs	r1, r1
 8000d68:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000d6c:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000d70:	d313      	bcc.n	8000d9a <__addsf3+0xa6>
 8000d72:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000d76:	d306      	bcc.n	8000d86 <__addsf3+0x92>
 8000d78:	0840      	lsrs	r0, r0, #1
 8000d7a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000d7e:	f102 0201 	add.w	r2, r2, #1
 8000d82:	2afe      	cmp	r2, #254	@ 0xfe
 8000d84:	d251      	bcs.n	8000e2a <__addsf3+0x136>
 8000d86:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000d8a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d8e:	bf08      	it	eq
 8000d90:	f020 0001 	biceq.w	r0, r0, #1
 8000d94:	ea40 0003 	orr.w	r0, r0, r3
 8000d98:	4770      	bx	lr
 8000d9a:	0049      	lsls	r1, r1, #1
 8000d9c:	eb40 0000 	adc.w	r0, r0, r0
 8000da0:	3a01      	subs	r2, #1
 8000da2:	bf28      	it	cs
 8000da4:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000da8:	d2ed      	bcs.n	8000d86 <__addsf3+0x92>
 8000daa:	fab0 fc80 	clz	ip, r0
 8000dae:	f1ac 0c08 	sub.w	ip, ip, #8
 8000db2:	ebb2 020c 	subs.w	r2, r2, ip
 8000db6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000dba:	bfaa      	itet	ge
 8000dbc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000dc0:	4252      	neglt	r2, r2
 8000dc2:	4318      	orrge	r0, r3
 8000dc4:	bfbc      	itt	lt
 8000dc6:	40d0      	lsrlt	r0, r2
 8000dc8:	4318      	orrlt	r0, r3
 8000dca:	4770      	bx	lr
 8000dcc:	f092 0f00 	teq	r2, #0
 8000dd0:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000dd4:	bf06      	itte	eq
 8000dd6:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000dda:	3201      	addeq	r2, #1
 8000ddc:	3b01      	subne	r3, #1
 8000dde:	e7b5      	b.n	8000d4c <__addsf3+0x58>
 8000de0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000de4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000de8:	bf18      	it	ne
 8000dea:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000dee:	d021      	beq.n	8000e34 <__addsf3+0x140>
 8000df0:	ea92 0f03 	teq	r2, r3
 8000df4:	d004      	beq.n	8000e00 <__addsf3+0x10c>
 8000df6:	f092 0f00 	teq	r2, #0
 8000dfa:	bf08      	it	eq
 8000dfc:	4608      	moveq	r0, r1
 8000dfe:	4770      	bx	lr
 8000e00:	ea90 0f01 	teq	r0, r1
 8000e04:	bf1c      	itt	ne
 8000e06:	2000      	movne	r0, #0
 8000e08:	4770      	bxne	lr
 8000e0a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000e0e:	d104      	bne.n	8000e1a <__addsf3+0x126>
 8000e10:	0040      	lsls	r0, r0, #1
 8000e12:	bf28      	it	cs
 8000e14:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000e18:	4770      	bx	lr
 8000e1a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000e1e:	bf3c      	itt	cc
 8000e20:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000e24:	4770      	bxcc	lr
 8000e26:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000e2a:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000e2e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e32:	4770      	bx	lr
 8000e34:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000e38:	bf16      	itet	ne
 8000e3a:	4608      	movne	r0, r1
 8000e3c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000e40:	4601      	movne	r1, r0
 8000e42:	0242      	lsls	r2, r0, #9
 8000e44:	bf06      	itte	eq
 8000e46:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000e4a:	ea90 0f01 	teqeq	r0, r1
 8000e4e:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000e52:	4770      	bx	lr

08000e54 <__aeabi_ui2f>:
 8000e54:	f04f 0300 	mov.w	r3, #0
 8000e58:	e004      	b.n	8000e64 <__aeabi_i2f+0x8>
 8000e5a:	bf00      	nop

08000e5c <__aeabi_i2f>:
 8000e5c:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000e60:	bf48      	it	mi
 8000e62:	4240      	negmi	r0, r0
 8000e64:	ea5f 0c00 	movs.w	ip, r0
 8000e68:	bf08      	it	eq
 8000e6a:	4770      	bxeq	lr
 8000e6c:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000e70:	4601      	mov	r1, r0
 8000e72:	f04f 0000 	mov.w	r0, #0
 8000e76:	e01c      	b.n	8000eb2 <__aeabi_l2f+0x2a>

08000e78 <__aeabi_ul2f>:
 8000e78:	ea50 0201 	orrs.w	r2, r0, r1
 8000e7c:	bf08      	it	eq
 8000e7e:	4770      	bxeq	lr
 8000e80:	f04f 0300 	mov.w	r3, #0
 8000e84:	e00a      	b.n	8000e9c <__aeabi_l2f+0x14>
 8000e86:	bf00      	nop

08000e88 <__aeabi_l2f>:
 8000e88:	ea50 0201 	orrs.w	r2, r0, r1
 8000e8c:	bf08      	it	eq
 8000e8e:	4770      	bxeq	lr
 8000e90:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000e94:	d502      	bpl.n	8000e9c <__aeabi_l2f+0x14>
 8000e96:	4240      	negs	r0, r0
 8000e98:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e9c:	ea5f 0c01 	movs.w	ip, r1
 8000ea0:	bf02      	ittt	eq
 8000ea2:	4684      	moveq	ip, r0
 8000ea4:	4601      	moveq	r1, r0
 8000ea6:	2000      	moveq	r0, #0
 8000ea8:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000eac:	bf08      	it	eq
 8000eae:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000eb2:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000eb6:	fabc f28c 	clz	r2, ip
 8000eba:	3a08      	subs	r2, #8
 8000ebc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000ec0:	db10      	blt.n	8000ee4 <__aeabi_l2f+0x5c>
 8000ec2:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ec6:	4463      	add	r3, ip
 8000ec8:	fa00 fc02 	lsl.w	ip, r0, r2
 8000ecc:	f1c2 0220 	rsb	r2, r2, #32
 8000ed0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000ed4:	fa20 f202 	lsr.w	r2, r0, r2
 8000ed8:	eb43 0002 	adc.w	r0, r3, r2
 8000edc:	bf08      	it	eq
 8000ede:	f020 0001 	biceq.w	r0, r0, #1
 8000ee2:	4770      	bx	lr
 8000ee4:	f102 0220 	add.w	r2, r2, #32
 8000ee8:	fa01 fc02 	lsl.w	ip, r1, r2
 8000eec:	f1c2 0220 	rsb	r2, r2, #32
 8000ef0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000ef4:	fa21 f202 	lsr.w	r2, r1, r2
 8000ef8:	eb43 0002 	adc.w	r0, r3, r2
 8000efc:	bf08      	it	eq
 8000efe:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000f02:	4770      	bx	lr

08000f04 <__aeabi_ldivmod>:
 8000f04:	b97b      	cbnz	r3, 8000f26 <__aeabi_ldivmod+0x22>
 8000f06:	b972      	cbnz	r2, 8000f26 <__aeabi_ldivmod+0x22>
 8000f08:	2900      	cmp	r1, #0
 8000f0a:	bfbe      	ittt	lt
 8000f0c:	2000      	movlt	r0, #0
 8000f0e:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000f12:	e006      	blt.n	8000f22 <__aeabi_ldivmod+0x1e>
 8000f14:	bf08      	it	eq
 8000f16:	2800      	cmpeq	r0, #0
 8000f18:	bf1c      	itt	ne
 8000f1a:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000f1e:	f04f 30ff 	movne.w	r0, #4294967295
 8000f22:	f000 ba09 	b.w	8001338 <__aeabi_idiv0>
 8000f26:	f1ad 0c08 	sub.w	ip, sp, #8
 8000f2a:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000f2e:	2900      	cmp	r1, #0
 8000f30:	db09      	blt.n	8000f46 <__aeabi_ldivmod+0x42>
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	db1a      	blt.n	8000f6c <__aeabi_ldivmod+0x68>
 8000f36:	f000 f883 	bl	8001040 <__udivmoddi4>
 8000f3a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000f3e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000f42:	b004      	add	sp, #16
 8000f44:	4770      	bx	lr
 8000f46:	4240      	negs	r0, r0
 8000f48:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	db1b      	blt.n	8000f88 <__aeabi_ldivmod+0x84>
 8000f50:	f000 f876 	bl	8001040 <__udivmoddi4>
 8000f54:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000f58:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000f5c:	b004      	add	sp, #16
 8000f5e:	4240      	negs	r0, r0
 8000f60:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000f64:	4252      	negs	r2, r2
 8000f66:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000f6a:	4770      	bx	lr
 8000f6c:	4252      	negs	r2, r2
 8000f6e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000f72:	f000 f865 	bl	8001040 <__udivmoddi4>
 8000f76:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000f7a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000f7e:	b004      	add	sp, #16
 8000f80:	4240      	negs	r0, r0
 8000f82:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000f86:	4770      	bx	lr
 8000f88:	4252      	negs	r2, r2
 8000f8a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000f8e:	f000 f857 	bl	8001040 <__udivmoddi4>
 8000f92:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000f96:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000f9a:	b004      	add	sp, #16
 8000f9c:	4252      	negs	r2, r2
 8000f9e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000fa2:	4770      	bx	lr

08000fa4 <__aeabi_uldivmod>:
 8000fa4:	b953      	cbnz	r3, 8000fbc <__aeabi_uldivmod+0x18>
 8000fa6:	b94a      	cbnz	r2, 8000fbc <__aeabi_uldivmod+0x18>
 8000fa8:	2900      	cmp	r1, #0
 8000faa:	bf08      	it	eq
 8000fac:	2800      	cmpeq	r0, #0
 8000fae:	bf1c      	itt	ne
 8000fb0:	f04f 31ff 	movne.w	r1, #4294967295
 8000fb4:	f04f 30ff 	movne.w	r0, #4294967295
 8000fb8:	f000 b9be 	b.w	8001338 <__aeabi_idiv0>
 8000fbc:	f1ad 0c08 	sub.w	ip, sp, #8
 8000fc0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000fc4:	f000 f83c 	bl	8001040 <__udivmoddi4>
 8000fc8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000fcc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000fd0:	b004      	add	sp, #16
 8000fd2:	4770      	bx	lr

08000fd4 <__aeabi_d2lz>:
 8000fd4:	b538      	push	{r3, r4, r5, lr}
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	2300      	movs	r3, #0
 8000fda:	4604      	mov	r4, r0
 8000fdc:	460d      	mov	r5, r1
 8000fde:	f7ff fdad 	bl	8000b3c <__aeabi_dcmplt>
 8000fe2:	b928      	cbnz	r0, 8000ff0 <__aeabi_d2lz+0x1c>
 8000fe4:	4620      	mov	r0, r4
 8000fe6:	4629      	mov	r1, r5
 8000fe8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000fec:	f000 b80a 	b.w	8001004 <__aeabi_d2ulz>
 8000ff0:	4620      	mov	r0, r4
 8000ff2:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000ff6:	f000 f805 	bl	8001004 <__aeabi_d2ulz>
 8000ffa:	4240      	negs	r0, r0
 8000ffc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001000:	bd38      	pop	{r3, r4, r5, pc}
 8001002:	bf00      	nop

08001004 <__aeabi_d2ulz>:
 8001004:	b5d0      	push	{r4, r6, r7, lr}
 8001006:	4b0c      	ldr	r3, [pc, #48]	@ (8001038 <__aeabi_d2ulz+0x34>)
 8001008:	2200      	movs	r2, #0
 800100a:	4606      	mov	r6, r0
 800100c:	460f      	mov	r7, r1
 800100e:	f7ff fb23 	bl	8000658 <__aeabi_dmul>
 8001012:	f7ff fdf9 	bl	8000c08 <__aeabi_d2uiz>
 8001016:	4604      	mov	r4, r0
 8001018:	f7ff faa4 	bl	8000564 <__aeabi_ui2d>
 800101c:	4b07      	ldr	r3, [pc, #28]	@ (800103c <__aeabi_d2ulz+0x38>)
 800101e:	2200      	movs	r2, #0
 8001020:	f7ff fb1a 	bl	8000658 <__aeabi_dmul>
 8001024:	4602      	mov	r2, r0
 8001026:	460b      	mov	r3, r1
 8001028:	4630      	mov	r0, r6
 800102a:	4639      	mov	r1, r7
 800102c:	f7ff f95c 	bl	80002e8 <__aeabi_dsub>
 8001030:	f7ff fdea 	bl	8000c08 <__aeabi_d2uiz>
 8001034:	4621      	mov	r1, r4
 8001036:	bdd0      	pop	{r4, r6, r7, pc}
 8001038:	3df00000 	.word	0x3df00000
 800103c:	41f00000 	.word	0x41f00000

08001040 <__udivmoddi4>:
 8001040:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001044:	9d08      	ldr	r5, [sp, #32]
 8001046:	468e      	mov	lr, r1
 8001048:	4604      	mov	r4, r0
 800104a:	4688      	mov	r8, r1
 800104c:	2b00      	cmp	r3, #0
 800104e:	d14a      	bne.n	80010e6 <__udivmoddi4+0xa6>
 8001050:	428a      	cmp	r2, r1
 8001052:	4617      	mov	r7, r2
 8001054:	d962      	bls.n	800111c <__udivmoddi4+0xdc>
 8001056:	fab2 f682 	clz	r6, r2
 800105a:	b14e      	cbz	r6, 8001070 <__udivmoddi4+0x30>
 800105c:	f1c6 0320 	rsb	r3, r6, #32
 8001060:	fa01 f806 	lsl.w	r8, r1, r6
 8001064:	fa20 f303 	lsr.w	r3, r0, r3
 8001068:	40b7      	lsls	r7, r6
 800106a:	ea43 0808 	orr.w	r8, r3, r8
 800106e:	40b4      	lsls	r4, r6
 8001070:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001074:	fa1f fc87 	uxth.w	ip, r7
 8001078:	fbb8 f1fe 	udiv	r1, r8, lr
 800107c:	0c23      	lsrs	r3, r4, #16
 800107e:	fb0e 8811 	mls	r8, lr, r1, r8
 8001082:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8001086:	fb01 f20c 	mul.w	r2, r1, ip
 800108a:	429a      	cmp	r2, r3
 800108c:	d909      	bls.n	80010a2 <__udivmoddi4+0x62>
 800108e:	18fb      	adds	r3, r7, r3
 8001090:	f101 30ff 	add.w	r0, r1, #4294967295
 8001094:	f080 80ea 	bcs.w	800126c <__udivmoddi4+0x22c>
 8001098:	429a      	cmp	r2, r3
 800109a:	f240 80e7 	bls.w	800126c <__udivmoddi4+0x22c>
 800109e:	3902      	subs	r1, #2
 80010a0:	443b      	add	r3, r7
 80010a2:	1a9a      	subs	r2, r3, r2
 80010a4:	b2a3      	uxth	r3, r4
 80010a6:	fbb2 f0fe 	udiv	r0, r2, lr
 80010aa:	fb0e 2210 	mls	r2, lr, r0, r2
 80010ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80010b2:	fb00 fc0c 	mul.w	ip, r0, ip
 80010b6:	459c      	cmp	ip, r3
 80010b8:	d909      	bls.n	80010ce <__udivmoddi4+0x8e>
 80010ba:	18fb      	adds	r3, r7, r3
 80010bc:	f100 32ff 	add.w	r2, r0, #4294967295
 80010c0:	f080 80d6 	bcs.w	8001270 <__udivmoddi4+0x230>
 80010c4:	459c      	cmp	ip, r3
 80010c6:	f240 80d3 	bls.w	8001270 <__udivmoddi4+0x230>
 80010ca:	443b      	add	r3, r7
 80010cc:	3802      	subs	r0, #2
 80010ce:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80010d2:	eba3 030c 	sub.w	r3, r3, ip
 80010d6:	2100      	movs	r1, #0
 80010d8:	b11d      	cbz	r5, 80010e2 <__udivmoddi4+0xa2>
 80010da:	40f3      	lsrs	r3, r6
 80010dc:	2200      	movs	r2, #0
 80010de:	e9c5 3200 	strd	r3, r2, [r5]
 80010e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80010e6:	428b      	cmp	r3, r1
 80010e8:	d905      	bls.n	80010f6 <__udivmoddi4+0xb6>
 80010ea:	b10d      	cbz	r5, 80010f0 <__udivmoddi4+0xb0>
 80010ec:	e9c5 0100 	strd	r0, r1, [r5]
 80010f0:	2100      	movs	r1, #0
 80010f2:	4608      	mov	r0, r1
 80010f4:	e7f5      	b.n	80010e2 <__udivmoddi4+0xa2>
 80010f6:	fab3 f183 	clz	r1, r3
 80010fa:	2900      	cmp	r1, #0
 80010fc:	d146      	bne.n	800118c <__udivmoddi4+0x14c>
 80010fe:	4573      	cmp	r3, lr
 8001100:	d302      	bcc.n	8001108 <__udivmoddi4+0xc8>
 8001102:	4282      	cmp	r2, r0
 8001104:	f200 8105 	bhi.w	8001312 <__udivmoddi4+0x2d2>
 8001108:	1a84      	subs	r4, r0, r2
 800110a:	eb6e 0203 	sbc.w	r2, lr, r3
 800110e:	2001      	movs	r0, #1
 8001110:	4690      	mov	r8, r2
 8001112:	2d00      	cmp	r5, #0
 8001114:	d0e5      	beq.n	80010e2 <__udivmoddi4+0xa2>
 8001116:	e9c5 4800 	strd	r4, r8, [r5]
 800111a:	e7e2      	b.n	80010e2 <__udivmoddi4+0xa2>
 800111c:	2a00      	cmp	r2, #0
 800111e:	f000 8090 	beq.w	8001242 <__udivmoddi4+0x202>
 8001122:	fab2 f682 	clz	r6, r2
 8001126:	2e00      	cmp	r6, #0
 8001128:	f040 80a4 	bne.w	8001274 <__udivmoddi4+0x234>
 800112c:	1a8a      	subs	r2, r1, r2
 800112e:	0c03      	lsrs	r3, r0, #16
 8001130:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001134:	b280      	uxth	r0, r0
 8001136:	b2bc      	uxth	r4, r7
 8001138:	2101      	movs	r1, #1
 800113a:	fbb2 fcfe 	udiv	ip, r2, lr
 800113e:	fb0e 221c 	mls	r2, lr, ip, r2
 8001142:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001146:	fb04 f20c 	mul.w	r2, r4, ip
 800114a:	429a      	cmp	r2, r3
 800114c:	d907      	bls.n	800115e <__udivmoddi4+0x11e>
 800114e:	18fb      	adds	r3, r7, r3
 8001150:	f10c 38ff 	add.w	r8, ip, #4294967295
 8001154:	d202      	bcs.n	800115c <__udivmoddi4+0x11c>
 8001156:	429a      	cmp	r2, r3
 8001158:	f200 80e0 	bhi.w	800131c <__udivmoddi4+0x2dc>
 800115c:	46c4      	mov	ip, r8
 800115e:	1a9b      	subs	r3, r3, r2
 8001160:	fbb3 f2fe 	udiv	r2, r3, lr
 8001164:	fb0e 3312 	mls	r3, lr, r2, r3
 8001168:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800116c:	fb02 f404 	mul.w	r4, r2, r4
 8001170:	429c      	cmp	r4, r3
 8001172:	d907      	bls.n	8001184 <__udivmoddi4+0x144>
 8001174:	18fb      	adds	r3, r7, r3
 8001176:	f102 30ff 	add.w	r0, r2, #4294967295
 800117a:	d202      	bcs.n	8001182 <__udivmoddi4+0x142>
 800117c:	429c      	cmp	r4, r3
 800117e:	f200 80ca 	bhi.w	8001316 <__udivmoddi4+0x2d6>
 8001182:	4602      	mov	r2, r0
 8001184:	1b1b      	subs	r3, r3, r4
 8001186:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800118a:	e7a5      	b.n	80010d8 <__udivmoddi4+0x98>
 800118c:	f1c1 0620 	rsb	r6, r1, #32
 8001190:	408b      	lsls	r3, r1
 8001192:	fa22 f706 	lsr.w	r7, r2, r6
 8001196:	431f      	orrs	r7, r3
 8001198:	fa0e f401 	lsl.w	r4, lr, r1
 800119c:	fa20 f306 	lsr.w	r3, r0, r6
 80011a0:	fa2e fe06 	lsr.w	lr, lr, r6
 80011a4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80011a8:	4323      	orrs	r3, r4
 80011aa:	fa00 f801 	lsl.w	r8, r0, r1
 80011ae:	fa1f fc87 	uxth.w	ip, r7
 80011b2:	fbbe f0f9 	udiv	r0, lr, r9
 80011b6:	0c1c      	lsrs	r4, r3, #16
 80011b8:	fb09 ee10 	mls	lr, r9, r0, lr
 80011bc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80011c0:	fb00 fe0c 	mul.w	lr, r0, ip
 80011c4:	45a6      	cmp	lr, r4
 80011c6:	fa02 f201 	lsl.w	r2, r2, r1
 80011ca:	d909      	bls.n	80011e0 <__udivmoddi4+0x1a0>
 80011cc:	193c      	adds	r4, r7, r4
 80011ce:	f100 3aff 	add.w	sl, r0, #4294967295
 80011d2:	f080 809c 	bcs.w	800130e <__udivmoddi4+0x2ce>
 80011d6:	45a6      	cmp	lr, r4
 80011d8:	f240 8099 	bls.w	800130e <__udivmoddi4+0x2ce>
 80011dc:	3802      	subs	r0, #2
 80011de:	443c      	add	r4, r7
 80011e0:	eba4 040e 	sub.w	r4, r4, lr
 80011e4:	fa1f fe83 	uxth.w	lr, r3
 80011e8:	fbb4 f3f9 	udiv	r3, r4, r9
 80011ec:	fb09 4413 	mls	r4, r9, r3, r4
 80011f0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80011f4:	fb03 fc0c 	mul.w	ip, r3, ip
 80011f8:	45a4      	cmp	ip, r4
 80011fa:	d908      	bls.n	800120e <__udivmoddi4+0x1ce>
 80011fc:	193c      	adds	r4, r7, r4
 80011fe:	f103 3eff 	add.w	lr, r3, #4294967295
 8001202:	f080 8082 	bcs.w	800130a <__udivmoddi4+0x2ca>
 8001206:	45a4      	cmp	ip, r4
 8001208:	d97f      	bls.n	800130a <__udivmoddi4+0x2ca>
 800120a:	3b02      	subs	r3, #2
 800120c:	443c      	add	r4, r7
 800120e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8001212:	eba4 040c 	sub.w	r4, r4, ip
 8001216:	fba0 ec02 	umull	lr, ip, r0, r2
 800121a:	4564      	cmp	r4, ip
 800121c:	4673      	mov	r3, lr
 800121e:	46e1      	mov	r9, ip
 8001220:	d362      	bcc.n	80012e8 <__udivmoddi4+0x2a8>
 8001222:	d05f      	beq.n	80012e4 <__udivmoddi4+0x2a4>
 8001224:	b15d      	cbz	r5, 800123e <__udivmoddi4+0x1fe>
 8001226:	ebb8 0203 	subs.w	r2, r8, r3
 800122a:	eb64 0409 	sbc.w	r4, r4, r9
 800122e:	fa04 f606 	lsl.w	r6, r4, r6
 8001232:	fa22 f301 	lsr.w	r3, r2, r1
 8001236:	431e      	orrs	r6, r3
 8001238:	40cc      	lsrs	r4, r1
 800123a:	e9c5 6400 	strd	r6, r4, [r5]
 800123e:	2100      	movs	r1, #0
 8001240:	e74f      	b.n	80010e2 <__udivmoddi4+0xa2>
 8001242:	fbb1 fcf2 	udiv	ip, r1, r2
 8001246:	0c01      	lsrs	r1, r0, #16
 8001248:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800124c:	b280      	uxth	r0, r0
 800124e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8001252:	463b      	mov	r3, r7
 8001254:	4638      	mov	r0, r7
 8001256:	463c      	mov	r4, r7
 8001258:	46b8      	mov	r8, r7
 800125a:	46be      	mov	lr, r7
 800125c:	2620      	movs	r6, #32
 800125e:	fbb1 f1f7 	udiv	r1, r1, r7
 8001262:	eba2 0208 	sub.w	r2, r2, r8
 8001266:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800126a:	e766      	b.n	800113a <__udivmoddi4+0xfa>
 800126c:	4601      	mov	r1, r0
 800126e:	e718      	b.n	80010a2 <__udivmoddi4+0x62>
 8001270:	4610      	mov	r0, r2
 8001272:	e72c      	b.n	80010ce <__udivmoddi4+0x8e>
 8001274:	f1c6 0220 	rsb	r2, r6, #32
 8001278:	fa2e f302 	lsr.w	r3, lr, r2
 800127c:	40b7      	lsls	r7, r6
 800127e:	40b1      	lsls	r1, r6
 8001280:	fa20 f202 	lsr.w	r2, r0, r2
 8001284:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001288:	430a      	orrs	r2, r1
 800128a:	fbb3 f8fe 	udiv	r8, r3, lr
 800128e:	b2bc      	uxth	r4, r7
 8001290:	fb0e 3318 	mls	r3, lr, r8, r3
 8001294:	0c11      	lsrs	r1, r2, #16
 8001296:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800129a:	fb08 f904 	mul.w	r9, r8, r4
 800129e:	40b0      	lsls	r0, r6
 80012a0:	4589      	cmp	r9, r1
 80012a2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80012a6:	b280      	uxth	r0, r0
 80012a8:	d93e      	bls.n	8001328 <__udivmoddi4+0x2e8>
 80012aa:	1879      	adds	r1, r7, r1
 80012ac:	f108 3cff 	add.w	ip, r8, #4294967295
 80012b0:	d201      	bcs.n	80012b6 <__udivmoddi4+0x276>
 80012b2:	4589      	cmp	r9, r1
 80012b4:	d81f      	bhi.n	80012f6 <__udivmoddi4+0x2b6>
 80012b6:	eba1 0109 	sub.w	r1, r1, r9
 80012ba:	fbb1 f9fe 	udiv	r9, r1, lr
 80012be:	fb09 f804 	mul.w	r8, r9, r4
 80012c2:	fb0e 1119 	mls	r1, lr, r9, r1
 80012c6:	b292      	uxth	r2, r2
 80012c8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80012cc:	4542      	cmp	r2, r8
 80012ce:	d229      	bcs.n	8001324 <__udivmoddi4+0x2e4>
 80012d0:	18ba      	adds	r2, r7, r2
 80012d2:	f109 31ff 	add.w	r1, r9, #4294967295
 80012d6:	d2c4      	bcs.n	8001262 <__udivmoddi4+0x222>
 80012d8:	4542      	cmp	r2, r8
 80012da:	d2c2      	bcs.n	8001262 <__udivmoddi4+0x222>
 80012dc:	f1a9 0102 	sub.w	r1, r9, #2
 80012e0:	443a      	add	r2, r7
 80012e2:	e7be      	b.n	8001262 <__udivmoddi4+0x222>
 80012e4:	45f0      	cmp	r8, lr
 80012e6:	d29d      	bcs.n	8001224 <__udivmoddi4+0x1e4>
 80012e8:	ebbe 0302 	subs.w	r3, lr, r2
 80012ec:	eb6c 0c07 	sbc.w	ip, ip, r7
 80012f0:	3801      	subs	r0, #1
 80012f2:	46e1      	mov	r9, ip
 80012f4:	e796      	b.n	8001224 <__udivmoddi4+0x1e4>
 80012f6:	eba7 0909 	sub.w	r9, r7, r9
 80012fa:	4449      	add	r1, r9
 80012fc:	f1a8 0c02 	sub.w	ip, r8, #2
 8001300:	fbb1 f9fe 	udiv	r9, r1, lr
 8001304:	fb09 f804 	mul.w	r8, r9, r4
 8001308:	e7db      	b.n	80012c2 <__udivmoddi4+0x282>
 800130a:	4673      	mov	r3, lr
 800130c:	e77f      	b.n	800120e <__udivmoddi4+0x1ce>
 800130e:	4650      	mov	r0, sl
 8001310:	e766      	b.n	80011e0 <__udivmoddi4+0x1a0>
 8001312:	4608      	mov	r0, r1
 8001314:	e6fd      	b.n	8001112 <__udivmoddi4+0xd2>
 8001316:	443b      	add	r3, r7
 8001318:	3a02      	subs	r2, #2
 800131a:	e733      	b.n	8001184 <__udivmoddi4+0x144>
 800131c:	f1ac 0c02 	sub.w	ip, ip, #2
 8001320:	443b      	add	r3, r7
 8001322:	e71c      	b.n	800115e <__udivmoddi4+0x11e>
 8001324:	4649      	mov	r1, r9
 8001326:	e79c      	b.n	8001262 <__udivmoddi4+0x222>
 8001328:	eba1 0109 	sub.w	r1, r1, r9
 800132c:	46c4      	mov	ip, r8
 800132e:	fbb1 f9fe 	udiv	r9, r1, lr
 8001332:	fb09 f804 	mul.w	r8, r9, r4
 8001336:	e7c4      	b.n	80012c2 <__udivmoddi4+0x282>

08001338 <__aeabi_idiv0>:
 8001338:	4770      	bx	lr
 800133a:	bf00      	nop
 800133c:	0000      	movs	r0, r0
	...

08001340 <calculate_altitude>:
#include "baro.h"

static BMP280_CalibData calib;

float calculate_altitude(Telemetry_t *telemetry) {
 8001340:	b5b0      	push	{r4, r5, r7, lr}
 8001342:	b082      	sub	sp, #8
 8001344:	af00      	add	r7, sp, #0
 8001346:	6078      	str	r0, [r7, #4]
	return 44330.77 * (1 - powf(telemetry->pressure / 101.326, 0.1902632)) + telemetry->altitude_offset;
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	6a1b      	ldr	r3, [r3, #32]
 800134c:	4618      	mov	r0, r3
 800134e:	f7ff f92b 	bl	80005a8 <__aeabi_f2d>
 8001352:	a322      	add	r3, pc, #136	@ (adr r3, 80013dc <calculate_altitude+0x9c>)
 8001354:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001358:	f7ff faa8 	bl	80008ac <__aeabi_ddiv>
 800135c:	4602      	mov	r2, r0
 800135e:	460b      	mov	r3, r1
 8001360:	4610      	mov	r0, r2
 8001362:	4619      	mov	r1, r3
 8001364:	f7ff fc70 	bl	8000c48 <__aeabi_d2f>
 8001368:	4603      	mov	r3, r0
 800136a:	eddf 0a1b 	vldr	s1, [pc, #108]	@ 80013d8 <calculate_altitude+0x98>
 800136e:	ee00 3a10 	vmov	s0, r3
 8001372:	f00c ffd1 	bl	800e318 <powf>
 8001376:	eef0 7a40 	vmov.f32	s15, s0
 800137a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800137e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001382:	ee17 0a90 	vmov	r0, s15
 8001386:	f7ff f90f 	bl	80005a8 <__aeabi_f2d>
 800138a:	a311      	add	r3, pc, #68	@ (adr r3, 80013d0 <calculate_altitude+0x90>)
 800138c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001390:	f7ff f962 	bl	8000658 <__aeabi_dmul>
 8001394:	4602      	mov	r2, r0
 8001396:	460b      	mov	r3, r1
 8001398:	4614      	mov	r4, r2
 800139a:	461d      	mov	r5, r3
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80013a2:	4618      	mov	r0, r3
 80013a4:	f7ff f900 	bl	80005a8 <__aeabi_f2d>
 80013a8:	4602      	mov	r2, r0
 80013aa:	460b      	mov	r3, r1
 80013ac:	4620      	mov	r0, r4
 80013ae:	4629      	mov	r1, r5
 80013b0:	f7fe ff9c 	bl	80002ec <__adddf3>
 80013b4:	4602      	mov	r2, r0
 80013b6:	460b      	mov	r3, r1
 80013b8:	4610      	mov	r0, r2
 80013ba:	4619      	mov	r1, r3
 80013bc:	f7ff fc44 	bl	8000c48 <__aeabi_d2f>
 80013c0:	4603      	mov	r3, r0
 80013c2:	ee07 3a90 	vmov	s15, r3
}
 80013c6:	eeb0 0a67 	vmov.f32	s0, s15
 80013ca:	3708      	adds	r7, #8
 80013cc:	46bd      	mov	sp, r7
 80013ce:	bdb0      	pop	{r4, r5, r7, pc}
 80013d0:	a3d70a3d 	.word	0xa3d70a3d
 80013d4:	40e5a558 	.word	0x40e5a558
 80013d8:	3e42d45b 	.word	0x3e42d45b
 80013dc:	2f1a9fbe 	.word	0x2f1a9fbe
 80013e0:	405954dd 	.word	0x405954dd

080013e4 <bmp280_read>:

static void bmp280_read(I2C_HandleTypeDef *hi2c, uint8_t reg, uint8_t *buf, uint16_t len)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b088      	sub	sp, #32
 80013e8:	af04      	add	r7, sp, #16
 80013ea:	60f8      	str	r0, [r7, #12]
 80013ec:	607a      	str	r2, [r7, #4]
 80013ee:	461a      	mov	r2, r3
 80013f0:	460b      	mov	r3, r1
 80013f2:	72fb      	strb	r3, [r7, #11]
 80013f4:	4613      	mov	r3, r2
 80013f6:	813b      	strh	r3, [r7, #8]
    HAL_I2C_Mem_Read(hi2c, BMP280_ADDR, reg, 1, buf, len, HAL_MAX_DELAY);
 80013f8:	7afb      	ldrb	r3, [r7, #11]
 80013fa:	b29a      	uxth	r2, r3
 80013fc:	f04f 33ff 	mov.w	r3, #4294967295
 8001400:	9302      	str	r3, [sp, #8]
 8001402:	893b      	ldrh	r3, [r7, #8]
 8001404:	9301      	str	r3, [sp, #4]
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	9300      	str	r3, [sp, #0]
 800140a:	2301      	movs	r3, #1
 800140c:	21ee      	movs	r1, #238	@ 0xee
 800140e:	68f8      	ldr	r0, [r7, #12]
 8001410:	f004 fc98 	bl	8005d44 <HAL_I2C_Mem_Read>
}
 8001414:	bf00      	nop
 8001416:	3710      	adds	r7, #16
 8001418:	46bd      	mov	sp, r7
 800141a:	bd80      	pop	{r7, pc}

0800141c <bmp280_write>:

static void bmp280_write(I2C_HandleTypeDef *hi2c, uint8_t reg, uint8_t val)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	b086      	sub	sp, #24
 8001420:	af04      	add	r7, sp, #16
 8001422:	6078      	str	r0, [r7, #4]
 8001424:	460b      	mov	r3, r1
 8001426:	70fb      	strb	r3, [r7, #3]
 8001428:	4613      	mov	r3, r2
 800142a:	70bb      	strb	r3, [r7, #2]
    HAL_I2C_Mem_Write(hi2c, BMP280_ADDR, reg, 1, &val, 1, HAL_MAX_DELAY);
 800142c:	78fb      	ldrb	r3, [r7, #3]
 800142e:	b29a      	uxth	r2, r3
 8001430:	f04f 33ff 	mov.w	r3, #4294967295
 8001434:	9302      	str	r3, [sp, #8]
 8001436:	2301      	movs	r3, #1
 8001438:	9301      	str	r3, [sp, #4]
 800143a:	1cbb      	adds	r3, r7, #2
 800143c:	9300      	str	r3, [sp, #0]
 800143e:	2301      	movs	r3, #1
 8001440:	21ee      	movs	r1, #238	@ 0xee
 8001442:	6878      	ldr	r0, [r7, #4]
 8001444:	f004 fb84 	bl	8005b50 <HAL_I2C_Mem_Write>
}
 8001448:	bf00      	nop
 800144a:	3708      	adds	r7, #8
 800144c:	46bd      	mov	sp, r7
 800144e:	bd80      	pop	{r7, pc}

08001450 <bmp280_read_calibration>:

static void bmp280_read_calibration(I2C_HandleTypeDef *hi2c)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b088      	sub	sp, #32
 8001454:	af00      	add	r7, sp, #0
 8001456:	6078      	str	r0, [r7, #4]
    uint8_t buf[24];
    bmp280_read(hi2c, BMP280_REG_CALIB, buf, 24);
 8001458:	f107 0208 	add.w	r2, r7, #8
 800145c:	2318      	movs	r3, #24
 800145e:	2188      	movs	r1, #136	@ 0x88
 8001460:	6878      	ldr	r0, [r7, #4]
 8001462:	f7ff ffbf 	bl	80013e4 <bmp280_read>

    calib.dig_T1 = (buf[1] << 8) | buf[0];
 8001466:	7a7b      	ldrb	r3, [r7, #9]
 8001468:	b21b      	sxth	r3, r3
 800146a:	021b      	lsls	r3, r3, #8
 800146c:	b21a      	sxth	r2, r3
 800146e:	7a3b      	ldrb	r3, [r7, #8]
 8001470:	b21b      	sxth	r3, r3
 8001472:	4313      	orrs	r3, r2
 8001474:	b21b      	sxth	r3, r3
 8001476:	b29a      	uxth	r2, r3
 8001478:	4b3a      	ldr	r3, [pc, #232]	@ (8001564 <bmp280_read_calibration+0x114>)
 800147a:	801a      	strh	r2, [r3, #0]
    calib.dig_T2 = (buf[3] << 8) | buf[2];
 800147c:	7afb      	ldrb	r3, [r7, #11]
 800147e:	b21b      	sxth	r3, r3
 8001480:	021b      	lsls	r3, r3, #8
 8001482:	b21a      	sxth	r2, r3
 8001484:	7abb      	ldrb	r3, [r7, #10]
 8001486:	b21b      	sxth	r3, r3
 8001488:	4313      	orrs	r3, r2
 800148a:	b21a      	sxth	r2, r3
 800148c:	4b35      	ldr	r3, [pc, #212]	@ (8001564 <bmp280_read_calibration+0x114>)
 800148e:	805a      	strh	r2, [r3, #2]
    calib.dig_T3 = (buf[5] << 8) | buf[4];
 8001490:	7b7b      	ldrb	r3, [r7, #13]
 8001492:	b21b      	sxth	r3, r3
 8001494:	021b      	lsls	r3, r3, #8
 8001496:	b21a      	sxth	r2, r3
 8001498:	7b3b      	ldrb	r3, [r7, #12]
 800149a:	b21b      	sxth	r3, r3
 800149c:	4313      	orrs	r3, r2
 800149e:	b21a      	sxth	r2, r3
 80014a0:	4b30      	ldr	r3, [pc, #192]	@ (8001564 <bmp280_read_calibration+0x114>)
 80014a2:	809a      	strh	r2, [r3, #4]

    calib.dig_P1 = (buf[7] << 8) | buf[6];
 80014a4:	7bfb      	ldrb	r3, [r7, #15]
 80014a6:	b21b      	sxth	r3, r3
 80014a8:	021b      	lsls	r3, r3, #8
 80014aa:	b21a      	sxth	r2, r3
 80014ac:	7bbb      	ldrb	r3, [r7, #14]
 80014ae:	b21b      	sxth	r3, r3
 80014b0:	4313      	orrs	r3, r2
 80014b2:	b21b      	sxth	r3, r3
 80014b4:	b29a      	uxth	r2, r3
 80014b6:	4b2b      	ldr	r3, [pc, #172]	@ (8001564 <bmp280_read_calibration+0x114>)
 80014b8:	80da      	strh	r2, [r3, #6]
    calib.dig_P2 = (buf[9] << 8) | buf[8];
 80014ba:	7c7b      	ldrb	r3, [r7, #17]
 80014bc:	b21b      	sxth	r3, r3
 80014be:	021b      	lsls	r3, r3, #8
 80014c0:	b21a      	sxth	r2, r3
 80014c2:	7c3b      	ldrb	r3, [r7, #16]
 80014c4:	b21b      	sxth	r3, r3
 80014c6:	4313      	orrs	r3, r2
 80014c8:	b21a      	sxth	r2, r3
 80014ca:	4b26      	ldr	r3, [pc, #152]	@ (8001564 <bmp280_read_calibration+0x114>)
 80014cc:	811a      	strh	r2, [r3, #8]
    calib.dig_P3 = (buf[11] << 8) | buf[10];
 80014ce:	7cfb      	ldrb	r3, [r7, #19]
 80014d0:	b21b      	sxth	r3, r3
 80014d2:	021b      	lsls	r3, r3, #8
 80014d4:	b21a      	sxth	r2, r3
 80014d6:	7cbb      	ldrb	r3, [r7, #18]
 80014d8:	b21b      	sxth	r3, r3
 80014da:	4313      	orrs	r3, r2
 80014dc:	b21a      	sxth	r2, r3
 80014de:	4b21      	ldr	r3, [pc, #132]	@ (8001564 <bmp280_read_calibration+0x114>)
 80014e0:	815a      	strh	r2, [r3, #10]
    calib.dig_P4 = (buf[13] << 8) | buf[12];
 80014e2:	7d7b      	ldrb	r3, [r7, #21]
 80014e4:	b21b      	sxth	r3, r3
 80014e6:	021b      	lsls	r3, r3, #8
 80014e8:	b21a      	sxth	r2, r3
 80014ea:	7d3b      	ldrb	r3, [r7, #20]
 80014ec:	b21b      	sxth	r3, r3
 80014ee:	4313      	orrs	r3, r2
 80014f0:	b21a      	sxth	r2, r3
 80014f2:	4b1c      	ldr	r3, [pc, #112]	@ (8001564 <bmp280_read_calibration+0x114>)
 80014f4:	819a      	strh	r2, [r3, #12]
    calib.dig_P5 = (buf[15] << 8) | buf[14];
 80014f6:	7dfb      	ldrb	r3, [r7, #23]
 80014f8:	b21b      	sxth	r3, r3
 80014fa:	021b      	lsls	r3, r3, #8
 80014fc:	b21a      	sxth	r2, r3
 80014fe:	7dbb      	ldrb	r3, [r7, #22]
 8001500:	b21b      	sxth	r3, r3
 8001502:	4313      	orrs	r3, r2
 8001504:	b21a      	sxth	r2, r3
 8001506:	4b17      	ldr	r3, [pc, #92]	@ (8001564 <bmp280_read_calibration+0x114>)
 8001508:	81da      	strh	r2, [r3, #14]
    calib.dig_P6 = (buf[17] << 8) | buf[16];
 800150a:	7e7b      	ldrb	r3, [r7, #25]
 800150c:	b21b      	sxth	r3, r3
 800150e:	021b      	lsls	r3, r3, #8
 8001510:	b21a      	sxth	r2, r3
 8001512:	7e3b      	ldrb	r3, [r7, #24]
 8001514:	b21b      	sxth	r3, r3
 8001516:	4313      	orrs	r3, r2
 8001518:	b21a      	sxth	r2, r3
 800151a:	4b12      	ldr	r3, [pc, #72]	@ (8001564 <bmp280_read_calibration+0x114>)
 800151c:	821a      	strh	r2, [r3, #16]
    calib.dig_P7 = (buf[19] << 8) | buf[18];
 800151e:	7efb      	ldrb	r3, [r7, #27]
 8001520:	b21b      	sxth	r3, r3
 8001522:	021b      	lsls	r3, r3, #8
 8001524:	b21a      	sxth	r2, r3
 8001526:	7ebb      	ldrb	r3, [r7, #26]
 8001528:	b21b      	sxth	r3, r3
 800152a:	4313      	orrs	r3, r2
 800152c:	b21a      	sxth	r2, r3
 800152e:	4b0d      	ldr	r3, [pc, #52]	@ (8001564 <bmp280_read_calibration+0x114>)
 8001530:	825a      	strh	r2, [r3, #18]
    calib.dig_P8 = (buf[21] << 8) | buf[20];
 8001532:	7f7b      	ldrb	r3, [r7, #29]
 8001534:	b21b      	sxth	r3, r3
 8001536:	021b      	lsls	r3, r3, #8
 8001538:	b21a      	sxth	r2, r3
 800153a:	7f3b      	ldrb	r3, [r7, #28]
 800153c:	b21b      	sxth	r3, r3
 800153e:	4313      	orrs	r3, r2
 8001540:	b21a      	sxth	r2, r3
 8001542:	4b08      	ldr	r3, [pc, #32]	@ (8001564 <bmp280_read_calibration+0x114>)
 8001544:	829a      	strh	r2, [r3, #20]
    calib.dig_P9 = (buf[23] << 8) | buf[22];
 8001546:	7ffb      	ldrb	r3, [r7, #31]
 8001548:	b21b      	sxth	r3, r3
 800154a:	021b      	lsls	r3, r3, #8
 800154c:	b21a      	sxth	r2, r3
 800154e:	7fbb      	ldrb	r3, [r7, #30]
 8001550:	b21b      	sxth	r3, r3
 8001552:	4313      	orrs	r3, r2
 8001554:	b21a      	sxth	r2, r3
 8001556:	4b03      	ldr	r3, [pc, #12]	@ (8001564 <bmp280_read_calibration+0x114>)
 8001558:	82da      	strh	r2, [r3, #22]
}
 800155a:	bf00      	nop
 800155c:	3720      	adds	r7, #32
 800155e:	46bd      	mov	sp, r7
 8001560:	bd80      	pop	{r7, pc}
 8001562:	bf00      	nop
 8001564:	20000238 	.word	0x20000238

08001568 <init_baro>:

HAL_StatusTypeDef init_baro(I2C_HandleTypeDef *hi2c)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b084      	sub	sp, #16
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
    uint8_t id;
    bmp280_read(hi2c, BMP280_REG_ID, &id, 1);
 8001570:	f107 020f 	add.w	r2, r7, #15
 8001574:	2301      	movs	r3, #1
 8001576:	21d0      	movs	r1, #208	@ 0xd0
 8001578:	6878      	ldr	r0, [r7, #4]
 800157a:	f7ff ff33 	bl	80013e4 <bmp280_read>
    if (id != 0x58)
 800157e:	7bfb      	ldrb	r3, [r7, #15]
 8001580:	2b58      	cmp	r3, #88	@ 0x58
 8001582:	d001      	beq.n	8001588 <init_baro+0x20>
        return HAL_ERROR;
 8001584:	2301      	movs	r3, #1
 8001586:	e00d      	b.n	80015a4 <init_baro+0x3c>

    bmp280_read_calibration(hi2c);
 8001588:	6878      	ldr	r0, [r7, #4]
 800158a:	f7ff ff61 	bl	8001450 <bmp280_read_calibration>
    /* Config:
     * temp oversampling x1
     * pressure oversampling x4
     * normal mode
     */
    bmp280_write(hi2c, BMP280_REG_CTRL_MEAS, 0x27);
 800158e:	2227      	movs	r2, #39	@ 0x27
 8001590:	21f4      	movs	r1, #244	@ 0xf4
 8001592:	6878      	ldr	r0, [r7, #4]
 8001594:	f7ff ff42 	bl	800141c <bmp280_write>

    /* Standby 1000 ms, IIR filter off */
    bmp280_write(hi2c, BMP280_REG_CONFIG, 0xA0);
 8001598:	22a0      	movs	r2, #160	@ 0xa0
 800159a:	21f5      	movs	r1, #245	@ 0xf5
 800159c:	6878      	ldr	r0, [r7, #4]
 800159e:	f7ff ff3d 	bl	800141c <bmp280_write>

    return HAL_OK;
 80015a2:	2300      	movs	r3, #0
}
 80015a4:	4618      	mov	r0, r3
 80015a6:	3710      	adds	r7, #16
 80015a8:	46bd      	mov	sp, r7
 80015aa:	bd80      	pop	{r7, pc}

080015ac <read_baro>:

void read_baro(I2C_HandleTypeDef *hi2c, Telemetry_t *telemetry)
{
 80015ac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80015b0:	b0d0      	sub	sp, #320	@ 0x140
 80015b2:	af00      	add	r7, sp, #0
 80015b4:	f8c7 010c 	str.w	r0, [r7, #268]	@ 0x10c
 80015b8:	f8c7 1108 	str.w	r1, [r7, #264]	@ 0x108
    uint8_t buf[6];
    bmp280_read(hi2c, BMP280_REG_PRESS_MSB, buf, 6);
 80015bc:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 80015c0:	2306      	movs	r3, #6
 80015c2:	21f7      	movs	r1, #247	@ 0xf7
 80015c4:	f8d7 010c 	ldr.w	r0, [r7, #268]	@ 0x10c
 80015c8:	f7ff ff0c 	bl	80013e4 <bmp280_read>

    /* Raw ADC values */
    int32_t adc_P = (buf[0] << 12) | (buf[1] << 4) | (buf[2] >> 4);
 80015cc:	f897 3110 	ldrb.w	r3, [r7, #272]	@ 0x110
 80015d0:	031a      	lsls	r2, r3, #12
 80015d2:	f897 3111 	ldrb.w	r3, [r7, #273]	@ 0x111
 80015d6:	011b      	lsls	r3, r3, #4
 80015d8:	431a      	orrs	r2, r3
 80015da:	f897 3112 	ldrb.w	r3, [r7, #274]	@ 0x112
 80015de:	091b      	lsrs	r3, r3, #4
 80015e0:	b2db      	uxtb	r3, r3
 80015e2:	4313      	orrs	r3, r2
 80015e4:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
    int32_t adc_T = (buf[3] << 12) | (buf[4] << 4) | (buf[5] >> 4);
 80015e8:	f897 3113 	ldrb.w	r3, [r7, #275]	@ 0x113
 80015ec:	031a      	lsls	r2, r3, #12
 80015ee:	f897 3114 	ldrb.w	r3, [r7, #276]	@ 0x114
 80015f2:	011b      	lsls	r3, r3, #4
 80015f4:	431a      	orrs	r2, r3
 80015f6:	f897 3115 	ldrb.w	r3, [r7, #277]	@ 0x115
 80015fa:	091b      	lsrs	r3, r3, #4
 80015fc:	b2db      	uxtb	r3, r3
 80015fe:	4313      	orrs	r3, r2
 8001600:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138

    /* -------- Temperature compensation -------- */
    int32_t var1 = ((((adc_T >> 3) - ((int32_t)calib.dig_T1 << 1)))
 8001604:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8001608:	10da      	asrs	r2, r3, #3
 800160a:	4bc9      	ldr	r3, [pc, #804]	@ (8001930 <read_baro+0x384>)
 800160c:	881b      	ldrh	r3, [r3, #0]
 800160e:	005b      	lsls	r3, r3, #1
 8001610:	1ad2      	subs	r2, r2, r3
                   * ((int32_t)calib.dig_T2)) >> 11;
 8001612:	4bc7      	ldr	r3, [pc, #796]	@ (8001930 <read_baro+0x384>)
 8001614:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001618:	fb02 f303 	mul.w	r3, r2, r3
    int32_t var1 = ((((adc_T >> 3) - ((int32_t)calib.dig_T1 << 1)))
 800161c:	12db      	asrs	r3, r3, #11
 800161e:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134

    int32_t var2 = (((((adc_T >> 4) - ((int32_t)calib.dig_T1))
 8001622:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8001626:	111a      	asrs	r2, r3, #4
 8001628:	4bc1      	ldr	r3, [pc, #772]	@ (8001930 <read_baro+0x384>)
 800162a:	881b      	ldrh	r3, [r3, #0]
 800162c:	1ad1      	subs	r1, r2, r3
                     * ((adc_T >> 4) - ((int32_t)calib.dig_T1))) >> 12)
 800162e:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8001632:	111a      	asrs	r2, r3, #4
 8001634:	4bbe      	ldr	r3, [pc, #760]	@ (8001930 <read_baro+0x384>)
 8001636:	881b      	ldrh	r3, [r3, #0]
 8001638:	1ad3      	subs	r3, r2, r3
 800163a:	fb01 f303 	mul.w	r3, r1, r3
 800163e:	131a      	asrs	r2, r3, #12
                     * ((int32_t)calib.dig_T3)) >> 14;
 8001640:	4bbb      	ldr	r3, [pc, #748]	@ (8001930 <read_baro+0x384>)
 8001642:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001646:	fb02 f303 	mul.w	r3, r2, r3
    int32_t var2 = (((((adc_T >> 4) - ((int32_t)calib.dig_T1))
 800164a:	139b      	asrs	r3, r3, #14
 800164c:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130

    calib.t_fine = var1 + var2;
 8001650:	f8d7 2134 	ldr.w	r2, [r7, #308]	@ 0x134
 8001654:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8001658:	441a      	add	r2, r3
 800165a:	4bb5      	ldr	r3, [pc, #724]	@ (8001930 <read_baro+0x384>)
 800165c:	619a      	str	r2, [r3, #24]

    telemetry->temperature = (calib.t_fine * 5 + 128) / 256.0f / 100.0f;
 800165e:	4bb4      	ldr	r3, [pc, #720]	@ (8001930 <read_baro+0x384>)
 8001660:	699a      	ldr	r2, [r3, #24]
 8001662:	4613      	mov	r3, r2
 8001664:	009b      	lsls	r3, r3, #2
 8001666:	4413      	add	r3, r2
 8001668:	3380      	adds	r3, #128	@ 0x80
 800166a:	ee07 3a90 	vmov	s15, r3
 800166e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001672:	eddf 6ab0 	vldr	s13, [pc, #704]	@ 8001934 <read_baro+0x388>
 8001676:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800167a:	eddf 6aaf 	vldr	s13, [pc, #700]	@ 8001938 <read_baro+0x38c>
 800167e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001682:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8001686:	edc3 7a07 	vstr	s15, [r3, #28]

    /* -------- Pressure compensation -------- */
    int64_t p;
    int64_t v1 = ((int64_t)calib.t_fine) - 128000;
 800168a:	4ba9      	ldr	r3, [pc, #676]	@ (8001930 <read_baro+0x384>)
 800168c:	699b      	ldr	r3, [r3, #24]
 800168e:	17da      	asrs	r2, r3, #31
 8001690:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8001694:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 8001698:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800169c:	460b      	mov	r3, r1
 800169e:	f5b3 33fa 	subs.w	r3, r3, #128000	@ 0x1f400
 80016a2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80016a4:	4613      	mov	r3, r2
 80016a6:	f143 33ff 	adc.w	r3, r3, #4294967295
 80016aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80016ac:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80016b0:	e9c7 234a 	strd	r2, r3, [r7, #296]	@ 0x128
    int64_t v2 = v1 * v1 * calib.dig_P6;
 80016b4:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 80016b8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80016bc:	fb03 f102 	mul.w	r1, r3, r2
 80016c0:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 80016c4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80016c8:	fb02 f303 	mul.w	r3, r2, r3
 80016cc:	18ca      	adds	r2, r1, r3
 80016ce:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80016d2:	fba3 4503 	umull	r4, r5, r3, r3
 80016d6:	1953      	adds	r3, r2, r5
 80016d8:	461d      	mov	r5, r3
 80016da:	4b95      	ldr	r3, [pc, #596]	@ (8001930 <read_baro+0x384>)
 80016dc:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 80016e0:	b21b      	sxth	r3, r3
 80016e2:	17da      	asrs	r2, r3, #31
 80016e4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80016e8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80016ec:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	@ 0xc0
 80016f0:	4603      	mov	r3, r0
 80016f2:	fb03 f205 	mul.w	r2, r3, r5
 80016f6:	460b      	mov	r3, r1
 80016f8:	fb04 f303 	mul.w	r3, r4, r3
 80016fc:	4413      	add	r3, r2
 80016fe:	4602      	mov	r2, r0
 8001700:	fba4 1202 	umull	r1, r2, r4, r2
 8001704:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8001708:	460a      	mov	r2, r1
 800170a:	f8c7 20d0 	str.w	r2, [r7, #208]	@ 0xd0
 800170e:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 8001712:	4413      	add	r3, r2
 8001714:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8001718:	e9d7 3434 	ldrd	r3, r4, [r7, #208]	@ 0xd0
 800171c:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
 8001720:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
    v2 += (v1 * calib.dig_P5) << 17;
 8001724:	4b82      	ldr	r3, [pc, #520]	@ (8001930 <read_baro+0x384>)
 8001726:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 800172a:	b21b      	sxth	r3, r3
 800172c:	17da      	asrs	r2, r3, #31
 800172e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8001732:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8001736:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800173a:	e9d7 452e 	ldrd	r4, r5, [r7, #184]	@ 0xb8
 800173e:	462a      	mov	r2, r5
 8001740:	fb02 f203 	mul.w	r2, r2, r3
 8001744:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8001748:	4621      	mov	r1, r4
 800174a:	fb01 f303 	mul.w	r3, r1, r3
 800174e:	441a      	add	r2, r3
 8001750:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001754:	4621      	mov	r1, r4
 8001756:	fba3 ab01 	umull	sl, fp, r3, r1
 800175a:	eb02 030b 	add.w	r3, r2, fp
 800175e:	469b      	mov	fp, r3
 8001760:	f04f 0000 	mov.w	r0, #0
 8001764:	f04f 0100 	mov.w	r1, #0
 8001768:	ea4f 414b 	mov.w	r1, fp, lsl #17
 800176c:	ea41 31da 	orr.w	r1, r1, sl, lsr #15
 8001770:	ea4f 404a 	mov.w	r0, sl, lsl #17
 8001774:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8001778:	1814      	adds	r4, r2, r0
 800177a:	643c      	str	r4, [r7, #64]	@ 0x40
 800177c:	414b      	adcs	r3, r1
 800177e:	647b      	str	r3, [r7, #68]	@ 0x44
 8001780:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	@ 0x40
 8001784:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
    v2 += ((int64_t)calib.dig_P4) << 35;
 8001788:	4b69      	ldr	r3, [pc, #420]	@ (8001930 <read_baro+0x384>)
 800178a:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 800178e:	b21b      	sxth	r3, r3
 8001790:	17da      	asrs	r2, r3, #31
 8001792:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8001796:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 800179a:	f04f 0000 	mov.w	r0, #0
 800179e:	f04f 0100 	mov.w	r1, #0
 80017a2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80017a6:	00d9      	lsls	r1, r3, #3
 80017a8:	2000      	movs	r0, #0
 80017aa:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 80017ae:	1814      	adds	r4, r2, r0
 80017b0:	63bc      	str	r4, [r7, #56]	@ 0x38
 80017b2:	414b      	adcs	r3, r1
 80017b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80017b6:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	@ 0x38
 80017ba:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
    v1 = ((v1 * v1 * calib.dig_P3) >> 8) + ((v1 * calib.dig_P2) << 12);
 80017be:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 80017c2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80017c6:	fb03 f102 	mul.w	r1, r3, r2
 80017ca:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 80017ce:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80017d2:	fb02 f303 	mul.w	r3, r2, r3
 80017d6:	18ca      	adds	r2, r1, r3
 80017d8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80017dc:	fba3 8903 	umull	r8, r9, r3, r3
 80017e0:	eb02 0309 	add.w	r3, r2, r9
 80017e4:	4699      	mov	r9, r3
 80017e6:	4b52      	ldr	r3, [pc, #328]	@ (8001930 <read_baro+0x384>)
 80017e8:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 80017ec:	b21b      	sxth	r3, r3
 80017ee:	17da      	asrs	r2, r3, #31
 80017f0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80017f4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80017f8:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	@ 0xa8
 80017fc:	4603      	mov	r3, r0
 80017fe:	fb03 f209 	mul.w	r2, r3, r9
 8001802:	460b      	mov	r3, r1
 8001804:	fb08 f303 	mul.w	r3, r8, r3
 8001808:	4413      	add	r3, r2
 800180a:	4602      	mov	r2, r0
 800180c:	fba8 1202 	umull	r1, r2, r8, r2
 8001810:	f8c7 2104 	str.w	r2, [r7, #260]	@ 0x104
 8001814:	460a      	mov	r2, r1
 8001816:	f8c7 2100 	str.w	r2, [r7, #256]	@ 0x100
 800181a:	f8d7 2104 	ldr.w	r2, [r7, #260]	@ 0x104
 800181e:	4413      	add	r3, r2
 8001820:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8001824:	f04f 0000 	mov.w	r0, #0
 8001828:	f04f 0100 	mov.w	r1, #0
 800182c:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	@ 0x100
 8001830:	4623      	mov	r3, r4
 8001832:	0a18      	lsrs	r0, r3, #8
 8001834:	462b      	mov	r3, r5
 8001836:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 800183a:	462b      	mov	r3, r5
 800183c:	1219      	asrs	r1, r3, #8
 800183e:	4b3c      	ldr	r3, [pc, #240]	@ (8001930 <read_baro+0x384>)
 8001840:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001844:	b21b      	sxth	r3, r3
 8001846:	17da      	asrs	r2, r3, #31
 8001848:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800184c:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8001850:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001854:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8001858:	464a      	mov	r2, r9
 800185a:	fb02 f203 	mul.w	r2, r2, r3
 800185e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8001862:	4644      	mov	r4, r8
 8001864:	fb04 f303 	mul.w	r3, r4, r3
 8001868:	441a      	add	r2, r3
 800186a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800186e:	4644      	mov	r4, r8
 8001870:	fba3 4304 	umull	r4, r3, r3, r4
 8001874:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8001878:	4623      	mov	r3, r4
 800187a:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800187e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8001882:	18d3      	adds	r3, r2, r3
 8001884:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8001888:	f04f 0200 	mov.w	r2, #0
 800188c:	f04f 0300 	mov.w	r3, #0
 8001890:	e9d7 893e 	ldrd	r8, r9, [r7, #248]	@ 0xf8
 8001894:	464c      	mov	r4, r9
 8001896:	0323      	lsls	r3, r4, #12
 8001898:	4644      	mov	r4, r8
 800189a:	ea43 5314 	orr.w	r3, r3, r4, lsr #20
 800189e:	4644      	mov	r4, r8
 80018a0:	0322      	lsls	r2, r4, #12
 80018a2:	1884      	adds	r4, r0, r2
 80018a4:	633c      	str	r4, [r7, #48]	@ 0x30
 80018a6:	eb41 0303 	adc.w	r3, r1, r3
 80018aa:	637b      	str	r3, [r7, #52]	@ 0x34
 80018ac:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	@ 0x30
 80018b0:	e9c7 344a 	strd	r3, r4, [r7, #296]	@ 0x128
    v1 = (((((int64_t)1) << 47) + v1) * calib.dig_P1) >> 33;
 80018b4:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 80018b8:	f503 4100 	add.w	r1, r3, #32768	@ 0x8000
 80018bc:	f8c7 109c 	str.w	r1, [r7, #156]	@ 0x9c
 80018c0:	f8c7 2098 	str.w	r2, [r7, #152]	@ 0x98
 80018c4:	4b1a      	ldr	r3, [pc, #104]	@ (8001930 <read_baro+0x384>)
 80018c6:	88db      	ldrh	r3, [r3, #6]
 80018c8:	b29b      	uxth	r3, r3
 80018ca:	2200      	movs	r2, #0
 80018cc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80018d0:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80018d4:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	@ 0x98
 80018d8:	462b      	mov	r3, r5
 80018da:	e9d7 8924 	ldrd	r8, r9, [r7, #144]	@ 0x90
 80018de:	4642      	mov	r2, r8
 80018e0:	fb02 f203 	mul.w	r2, r2, r3
 80018e4:	464b      	mov	r3, r9
 80018e6:	4621      	mov	r1, r4
 80018e8:	fb01 f303 	mul.w	r3, r1, r3
 80018ec:	4413      	add	r3, r2
 80018ee:	4622      	mov	r2, r4
 80018f0:	4641      	mov	r1, r8
 80018f2:	fba2 1201 	umull	r1, r2, r2, r1
 80018f6:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 80018fa:	460a      	mov	r2, r1
 80018fc:	f8c7 20f0 	str.w	r2, [r7, #240]	@ 0xf0
 8001900:	f8d7 20f4 	ldr.w	r2, [r7, #244]	@ 0xf4
 8001904:	4413      	add	r3, r2
 8001906:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800190a:	f04f 0200 	mov.w	r2, #0
 800190e:	f04f 0300 	mov.w	r3, #0
 8001912:	e9d7 453c 	ldrd	r4, r5, [r7, #240]	@ 0xf0
 8001916:	4629      	mov	r1, r5
 8001918:	104a      	asrs	r2, r1, #1
 800191a:	4629      	mov	r1, r5
 800191c:	17cb      	asrs	r3, r1, #31
 800191e:	e9c7 234a 	strd	r2, r3, [r7, #296]	@ 0x128

    if (v1 == 0)
 8001922:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 8001926:	4313      	orrs	r3, r2
 8001928:	f000 816b 	beq.w	8001c02 <read_baro+0x656>
 800192c:	e006      	b.n	800193c <read_baro+0x390>
 800192e:	bf00      	nop
 8001930:	20000238 	.word	0x20000238
 8001934:	43800000 	.word	0x43800000
 8001938:	42c80000 	.word	0x42c80000
        return;

    p = 1048576 - adc_P;
 800193c:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8001940:	f5c3 1380 	rsb	r3, r3, #1048576	@ 0x100000
 8001944:	17da      	asrs	r2, r3, #31
 8001946:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001948:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800194a:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	@ 0x28
 800194e:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
    p = (((p << 31) - v2) * 3125) / v1;
 8001952:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8001956:	105b      	asrs	r3, r3, #1
 8001958:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800195c:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8001960:	07db      	lsls	r3, r3, #31
 8001962:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8001966:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 800196a:	e9d7 4522 	ldrd	r4, r5, [r7, #136]	@ 0x88
 800196e:	4621      	mov	r1, r4
 8001970:	1a89      	subs	r1, r1, r2
 8001972:	f8c7 1080 	str.w	r1, [r7, #128]	@ 0x80
 8001976:	4629      	mov	r1, r5
 8001978:	eb61 0303 	sbc.w	r3, r1, r3
 800197c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8001980:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	@ 0x80
 8001984:	4622      	mov	r2, r4
 8001986:	462b      	mov	r3, r5
 8001988:	1891      	adds	r1, r2, r2
 800198a:	6239      	str	r1, [r7, #32]
 800198c:	415b      	adcs	r3, r3
 800198e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001990:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001994:	4621      	mov	r1, r4
 8001996:	1851      	adds	r1, r2, r1
 8001998:	61b9      	str	r1, [r7, #24]
 800199a:	4629      	mov	r1, r5
 800199c:	414b      	adcs	r3, r1
 800199e:	61fb      	str	r3, [r7, #28]
 80019a0:	f04f 0200 	mov.w	r2, #0
 80019a4:	f04f 0300 	mov.w	r3, #0
 80019a8:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 80019ac:	4649      	mov	r1, r9
 80019ae:	018b      	lsls	r3, r1, #6
 80019b0:	4641      	mov	r1, r8
 80019b2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80019b6:	4641      	mov	r1, r8
 80019b8:	018a      	lsls	r2, r1, #6
 80019ba:	4641      	mov	r1, r8
 80019bc:	1889      	adds	r1, r1, r2
 80019be:	6139      	str	r1, [r7, #16]
 80019c0:	4649      	mov	r1, r9
 80019c2:	eb43 0101 	adc.w	r1, r3, r1
 80019c6:	6179      	str	r1, [r7, #20]
 80019c8:	f04f 0200 	mov.w	r2, #0
 80019cc:	f04f 0300 	mov.w	r3, #0
 80019d0:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 80019d4:	4649      	mov	r1, r9
 80019d6:	008b      	lsls	r3, r1, #2
 80019d8:	4641      	mov	r1, r8
 80019da:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80019de:	4641      	mov	r1, r8
 80019e0:	008a      	lsls	r2, r1, #2
 80019e2:	4610      	mov	r0, r2
 80019e4:	4619      	mov	r1, r3
 80019e6:	4603      	mov	r3, r0
 80019e8:	4622      	mov	r2, r4
 80019ea:	189b      	adds	r3, r3, r2
 80019ec:	60bb      	str	r3, [r7, #8]
 80019ee:	460b      	mov	r3, r1
 80019f0:	462a      	mov	r2, r5
 80019f2:	eb42 0303 	adc.w	r3, r2, r3
 80019f6:	60fb      	str	r3, [r7, #12]
 80019f8:	f04f 0200 	mov.w	r2, #0
 80019fc:	f04f 0300 	mov.w	r3, #0
 8001a00:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 8001a04:	4649      	mov	r1, r9
 8001a06:	008b      	lsls	r3, r1, #2
 8001a08:	4641      	mov	r1, r8
 8001a0a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001a0e:	4641      	mov	r1, r8
 8001a10:	008a      	lsls	r2, r1, #2
 8001a12:	4610      	mov	r0, r2
 8001a14:	4619      	mov	r1, r3
 8001a16:	4603      	mov	r3, r0
 8001a18:	4622      	mov	r2, r4
 8001a1a:	189b      	adds	r3, r3, r2
 8001a1c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8001a1e:	462b      	mov	r3, r5
 8001a20:	460a      	mov	r2, r1
 8001a22:	eb42 0303 	adc.w	r3, r2, r3
 8001a26:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8001a28:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 8001a2c:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 8001a30:	f7ff fa68 	bl	8000f04 <__aeabi_ldivmod>
 8001a34:	4602      	mov	r2, r0
 8001a36:	460b      	mov	r3, r1
 8001a38:	e9c7 2346 	strd	r2, r3, [r7, #280]	@ 0x118
    v1 = (calib.dig_P9 * (p >> 13) * (p >> 13)) >> 25;
 8001a3c:	4b74      	ldr	r3, [pc, #464]	@ (8001c10 <read_baro+0x664>)
 8001a3e:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8001a42:	b21b      	sxth	r3, r3
 8001a44:	17da      	asrs	r2, r3, #31
 8001a46:	673b      	str	r3, [r7, #112]	@ 0x70
 8001a48:	677a      	str	r2, [r7, #116]	@ 0x74
 8001a4a:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8001a4e:	f04f 0000 	mov.w	r0, #0
 8001a52:	f04f 0100 	mov.w	r1, #0
 8001a56:	0b50      	lsrs	r0, r2, #13
 8001a58:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8001a5c:	1359      	asrs	r1, r3, #13
 8001a5e:	e9d7 451c 	ldrd	r4, r5, [r7, #112]	@ 0x70
 8001a62:	462b      	mov	r3, r5
 8001a64:	fb00 f203 	mul.w	r2, r0, r3
 8001a68:	4623      	mov	r3, r4
 8001a6a:	fb03 f301 	mul.w	r3, r3, r1
 8001a6e:	4413      	add	r3, r2
 8001a70:	4622      	mov	r2, r4
 8001a72:	fba2 1200 	umull	r1, r2, r2, r0
 8001a76:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8001a7a:	460a      	mov	r2, r1
 8001a7c:	f8c7 20e8 	str.w	r2, [r7, #232]	@ 0xe8
 8001a80:	f8d7 20ec 	ldr.w	r2, [r7, #236]	@ 0xec
 8001a84:	4413      	add	r3, r2
 8001a86:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8001a8a:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8001a8e:	f04f 0000 	mov.w	r0, #0
 8001a92:	f04f 0100 	mov.w	r1, #0
 8001a96:	0b50      	lsrs	r0, r2, #13
 8001a98:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8001a9c:	1359      	asrs	r1, r3, #13
 8001a9e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8001aa2:	462b      	mov	r3, r5
 8001aa4:	fb00 f203 	mul.w	r2, r0, r3
 8001aa8:	4623      	mov	r3, r4
 8001aaa:	fb03 f301 	mul.w	r3, r3, r1
 8001aae:	4413      	add	r3, r2
 8001ab0:	4622      	mov	r2, r4
 8001ab2:	fba2 1200 	umull	r1, r2, r2, r0
 8001ab6:	f8c7 20e4 	str.w	r2, [r7, #228]	@ 0xe4
 8001aba:	460a      	mov	r2, r1
 8001abc:	f8c7 20e0 	str.w	r2, [r7, #224]	@ 0xe0
 8001ac0:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8001ac4:	4413      	add	r3, r2
 8001ac6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8001aca:	f04f 0200 	mov.w	r2, #0
 8001ace:	f04f 0300 	mov.w	r3, #0
 8001ad2:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	@ 0xe0
 8001ad6:	4621      	mov	r1, r4
 8001ad8:	0e4a      	lsrs	r2, r1, #25
 8001ada:	4629      	mov	r1, r5
 8001adc:	ea42 12c1 	orr.w	r2, r2, r1, lsl #7
 8001ae0:	4629      	mov	r1, r5
 8001ae2:	164b      	asrs	r3, r1, #25
 8001ae4:	e9c7 234a 	strd	r2, r3, [r7, #296]	@ 0x128
    v2 = (calib.dig_P8 * p) >> 19;
 8001ae8:	4b49      	ldr	r3, [pc, #292]	@ (8001c10 <read_baro+0x664>)
 8001aea:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8001aee:	b21b      	sxth	r3, r3
 8001af0:	17da      	asrs	r2, r3, #31
 8001af2:	66bb      	str	r3, [r7, #104]	@ 0x68
 8001af4:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8001af6:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8001afa:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	@ 0x68
 8001afe:	462a      	mov	r2, r5
 8001b00:	fb02 f203 	mul.w	r2, r2, r3
 8001b04:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8001b08:	4621      	mov	r1, r4
 8001b0a:	fb01 f303 	mul.w	r3, r1, r3
 8001b0e:	4413      	add	r3, r2
 8001b10:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8001b14:	4621      	mov	r1, r4
 8001b16:	fba2 1201 	umull	r1, r2, r2, r1
 8001b1a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8001b1e:	460a      	mov	r2, r1
 8001b20:	f8c7 20d8 	str.w	r2, [r7, #216]	@ 0xd8
 8001b24:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8001b28:	4413      	add	r3, r2
 8001b2a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8001b2e:	f04f 0200 	mov.w	r2, #0
 8001b32:	f04f 0300 	mov.w	r3, #0
 8001b36:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	@ 0xd8
 8001b3a:	4621      	mov	r1, r4
 8001b3c:	0cca      	lsrs	r2, r1, #19
 8001b3e:	4629      	mov	r1, r5
 8001b40:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 8001b44:	4629      	mov	r1, r5
 8001b46:	14cb      	asrs	r3, r1, #19
 8001b48:	e9c7 2348 	strd	r2, r3, [r7, #288]	@ 0x120
    p = ((p + v1 + v2) >> 8) + (((int64_t)calib.dig_P7) << 4);
 8001b4c:	e9d7 0146 	ldrd	r0, r1, [r7, #280]	@ 0x118
 8001b50:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 8001b54:	1884      	adds	r4, r0, r2
 8001b56:	663c      	str	r4, [r7, #96]	@ 0x60
 8001b58:	eb41 0303 	adc.w	r3, r1, r3
 8001b5c:	667b      	str	r3, [r7, #100]	@ 0x64
 8001b5e:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8001b62:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8001b66:	4621      	mov	r1, r4
 8001b68:	1889      	adds	r1, r1, r2
 8001b6a:	65b9      	str	r1, [r7, #88]	@ 0x58
 8001b6c:	4629      	mov	r1, r5
 8001b6e:	eb43 0101 	adc.w	r1, r3, r1
 8001b72:	65f9      	str	r1, [r7, #92]	@ 0x5c
 8001b74:	f04f 0000 	mov.w	r0, #0
 8001b78:	f04f 0100 	mov.w	r1, #0
 8001b7c:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	@ 0x58
 8001b80:	4623      	mov	r3, r4
 8001b82:	0a18      	lsrs	r0, r3, #8
 8001b84:	462b      	mov	r3, r5
 8001b86:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8001b8a:	462b      	mov	r3, r5
 8001b8c:	1219      	asrs	r1, r3, #8
 8001b8e:	4b20      	ldr	r3, [pc, #128]	@ (8001c10 <read_baro+0x664>)
 8001b90:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8001b94:	b21b      	sxth	r3, r3
 8001b96:	17da      	asrs	r2, r3, #31
 8001b98:	653b      	str	r3, [r7, #80]	@ 0x50
 8001b9a:	657a      	str	r2, [r7, #84]	@ 0x54
 8001b9c:	f04f 0200 	mov.w	r2, #0
 8001ba0:	f04f 0300 	mov.w	r3, #0
 8001ba4:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8001ba8:	464c      	mov	r4, r9
 8001baa:	0123      	lsls	r3, r4, #4
 8001bac:	4644      	mov	r4, r8
 8001bae:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 8001bb2:	4644      	mov	r4, r8
 8001bb4:	0122      	lsls	r2, r4, #4
 8001bb6:	1884      	adds	r4, r0, r2
 8001bb8:	603c      	str	r4, [r7, #0]
 8001bba:	eb41 0303 	adc.w	r3, r1, r3
 8001bbe:	607b      	str	r3, [r7, #4]
 8001bc0:	e9d7 3400 	ldrd	r3, r4, [r7]
 8001bc4:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118

    telemetry->pressure = (float)p / 256.0f / 1000.0f; // kPa
 8001bc8:	e9d7 0146 	ldrd	r0, r1, [r7, #280]	@ 0x118
 8001bcc:	f7ff f95c 	bl	8000e88 <__aeabi_l2f>
 8001bd0:	ee06 0a90 	vmov	s13, r0
 8001bd4:	eddf 7a0f 	vldr	s15, [pc, #60]	@ 8001c14 <read_baro+0x668>
 8001bd8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001bdc:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8001c18 <read_baro+0x66c>
 8001be0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001be4:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8001be8:	edc3 7a08 	vstr	s15, [r3, #32]

    /* -------- Altitude -------- */
    telemetry->altitude = calculate_altitude(telemetry);
 8001bec:	f8d7 0108 	ldr.w	r0, [r7, #264]	@ 0x108
 8001bf0:	f7ff fba6 	bl	8001340 <calculate_altitude>
 8001bf4:	eef0 7a40 	vmov.f32	s15, s0
 8001bf8:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8001bfc:	edc3 7a06 	vstr	s15, [r3, #24]
 8001c00:	e000      	b.n	8001c04 <read_baro+0x658>
        return;
 8001c02:	bf00      	nop
}
 8001c04:	f507 77a0 	add.w	r7, r7, #320	@ 0x140
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001c0e:	bf00      	nop
 8001c10:	20000238 	.word	0x20000238
 8001c14:	43800000 	.word	0x43800000
 8001c18:	447a0000 	.word	0x447a0000

08001c1c <init_commands>:
char glider_off_command[25];
char reset_state_command[14];
char set_coords_command[14];

void init_commands(void)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	af00      	add	r7, sp, #0
	snprintf(sim_command, sizeof(sim_command), "CMD,%s,SIM,", TEAM_ID);
 8001c20:	4b2a      	ldr	r3, [pc, #168]	@ (8001ccc <init_commands+0xb0>)
 8001c22:	4a2b      	ldr	r2, [pc, #172]	@ (8001cd0 <init_commands+0xb4>)
 8001c24:	210e      	movs	r1, #14
 8001c26:	482b      	ldr	r0, [pc, #172]	@ (8001cd4 <init_commands+0xb8>)
 8001c28:	f009 f8a8 	bl	800ad7c <sniprintf>
	snprintf(simp_command, sizeof(simp_command), "CMD,%s,SIMP,", TEAM_ID);
 8001c2c:	4b27      	ldr	r3, [pc, #156]	@ (8001ccc <init_commands+0xb0>)
 8001c2e:	4a2a      	ldr	r2, [pc, #168]	@ (8001cd8 <init_commands+0xbc>)
 8001c30:	210f      	movs	r1, #15
 8001c32:	482a      	ldr	r0, [pc, #168]	@ (8001cdc <init_commands+0xc0>)
 8001c34:	f009 f8a2 	bl	800ad7c <sniprintf>
	snprintf(set_time_command, sizeof(set_time_command), "CMD,%s,ST,", TEAM_ID);
 8001c38:	4b24      	ldr	r3, [pc, #144]	@ (8001ccc <init_commands+0xb0>)
 8001c3a:	4a29      	ldr	r2, [pc, #164]	@ (8001ce0 <init_commands+0xc4>)
 8001c3c:	210d      	movs	r1, #13
 8001c3e:	4829      	ldr	r0, [pc, #164]	@ (8001ce4 <init_commands+0xc8>)
 8001c40:	f009 f89c 	bl	800ad7c <sniprintf>
	snprintf(cal_alt_command, sizeof(cal_alt_command), "CMD,%s,CAL", TEAM_ID);
 8001c44:	4b21      	ldr	r3, [pc, #132]	@ (8001ccc <init_commands+0xb0>)
 8001c46:	4a28      	ldr	r2, [pc, #160]	@ (8001ce8 <init_commands+0xcc>)
 8001c48:	210e      	movs	r1, #14
 8001c4a:	4828      	ldr	r0, [pc, #160]	@ (8001cec <init_commands+0xd0>)
 8001c4c:	f009 f896 	bl	800ad7c <sniprintf>
	snprintf(tel_on_command, sizeof(tel_on_command), "CMD,%s,CX,ON", TEAM_ID);\
 8001c50:	4b1e      	ldr	r3, [pc, #120]	@ (8001ccc <init_commands+0xb0>)
 8001c52:	4a27      	ldr	r2, [pc, #156]	@ (8001cf0 <init_commands+0xd4>)
 8001c54:	210f      	movs	r1, #15
 8001c56:	4827      	ldr	r0, [pc, #156]	@ (8001cf4 <init_commands+0xd8>)
 8001c58:	f009 f890 	bl	800ad7c <sniprintf>
	snprintf(tel_off_command, sizeof(tel_off_command), "CMD,%s,CX,OFF", TEAM_ID);
 8001c5c:	4b1b      	ldr	r3, [pc, #108]	@ (8001ccc <init_commands+0xb0>)
 8001c5e:	4a26      	ldr	r2, [pc, #152]	@ (8001cf8 <init_commands+0xdc>)
 8001c60:	2110      	movs	r1, #16
 8001c62:	4826      	ldr	r0, [pc, #152]	@ (8001cfc <init_commands+0xe0>)
 8001c64:	f009 f88a 	bl	800ad7c <sniprintf>
	snprintf(release_payload_command, sizeof(release_payload_command), "CMD,%s,MEC,PAYLOAD,ON", TEAM_ID);
 8001c68:	4b18      	ldr	r3, [pc, #96]	@ (8001ccc <init_commands+0xb0>)
 8001c6a:	4a25      	ldr	r2, [pc, #148]	@ (8001d00 <init_commands+0xe4>)
 8001c6c:	2119      	movs	r1, #25
 8001c6e:	4825      	ldr	r0, [pc, #148]	@ (8001d04 <init_commands+0xe8>)
 8001c70:	f009 f884 	bl	800ad7c <sniprintf>
	snprintf(reset_release_payload_command, sizeof(reset_release_payload_command), "CMD,%s,MEC,PAYLOAD,OFF", TEAM_ID);
 8001c74:	4b15      	ldr	r3, [pc, #84]	@ (8001ccc <init_commands+0xb0>)
 8001c76:	4a24      	ldr	r2, [pc, #144]	@ (8001d08 <init_commands+0xec>)
 8001c78:	211a      	movs	r1, #26
 8001c7a:	4824      	ldr	r0, [pc, #144]	@ (8001d0c <init_commands+0xf0>)
 8001c7c:	f009 f87e 	bl	800ad7c <sniprintf>
	snprintf(release_container_command, sizeof(release_container_command), "CMD,%s,MEC,CONTAINER,ON", TEAM_ID);
 8001c80:	4b12      	ldr	r3, [pc, #72]	@ (8001ccc <init_commands+0xb0>)
 8001c82:	4a23      	ldr	r2, [pc, #140]	@ (8001d10 <init_commands+0xf4>)
 8001c84:	211b      	movs	r1, #27
 8001c86:	4823      	ldr	r0, [pc, #140]	@ (8001d14 <init_commands+0xf8>)
 8001c88:	f009 f878 	bl	800ad7c <sniprintf>
	snprintf(reset_release_container_command, sizeof(reset_release_container_command), "CMD,%s,MEC,CONTAINER,OFF", TEAM_ID);
 8001c8c:	4b0f      	ldr	r3, [pc, #60]	@ (8001ccc <init_commands+0xb0>)
 8001c8e:	4a22      	ldr	r2, [pc, #136]	@ (8001d18 <init_commands+0xfc>)
 8001c90:	211c      	movs	r1, #28
 8001c92:	4822      	ldr	r0, [pc, #136]	@ (8001d1c <init_commands+0x100>)
 8001c94:	f009 f872 	bl	800ad7c <sniprintf>
	snprintf(glider_on_command, sizeof(glider_on_command), "CMD,%s,MEC,GLIDER,ON", TEAM_ID);
 8001c98:	4b0c      	ldr	r3, [pc, #48]	@ (8001ccc <init_commands+0xb0>)
 8001c9a:	4a21      	ldr	r2, [pc, #132]	@ (8001d20 <init_commands+0x104>)
 8001c9c:	2118      	movs	r1, #24
 8001c9e:	4821      	ldr	r0, [pc, #132]	@ (8001d24 <init_commands+0x108>)
 8001ca0:	f009 f86c 	bl	800ad7c <sniprintf>
	snprintf(glider_off_command, sizeof(glider_off_command), "CMD,%s,MEC,GLIDER,OFF", TEAM_ID);
 8001ca4:	4b09      	ldr	r3, [pc, #36]	@ (8001ccc <init_commands+0xb0>)
 8001ca6:	4a20      	ldr	r2, [pc, #128]	@ (8001d28 <init_commands+0x10c>)
 8001ca8:	2119      	movs	r1, #25
 8001caa:	4820      	ldr	r0, [pc, #128]	@ (8001d2c <init_commands+0x110>)
 8001cac:	f009 f866 	bl	800ad7c <sniprintf>
	snprintf(reset_state_command, sizeof(reset_state_command), "CMD,%s,RST", TEAM_ID);
 8001cb0:	4b06      	ldr	r3, [pc, #24]	@ (8001ccc <init_commands+0xb0>)
 8001cb2:	4a1f      	ldr	r2, [pc, #124]	@ (8001d30 <init_commands+0x114>)
 8001cb4:	210e      	movs	r1, #14
 8001cb6:	481f      	ldr	r0, [pc, #124]	@ (8001d34 <init_commands+0x118>)
 8001cb8:	f009 f860 	bl	800ad7c <sniprintf>
	snprintf(set_coords_command, sizeof(set_coords_command), "CMD,%s,SC,", TEAM_ID);
 8001cbc:	4b03      	ldr	r3, [pc, #12]	@ (8001ccc <init_commands+0xb0>)
 8001cbe:	4a1e      	ldr	r2, [pc, #120]	@ (8001d38 <init_commands+0x11c>)
 8001cc0:	210e      	movs	r1, #14
 8001cc2:	481e      	ldr	r0, [pc, #120]	@ (8001d3c <init_commands+0x120>)
 8001cc4:	f009 f85a 	bl	800ad7c <sniprintf>
}
 8001cc8:	bf00      	nop
 8001cca:	bd80      	pop	{r7, pc}
 8001ccc:	080100c0 	.word	0x080100c0
 8001cd0:	080100c8 	.word	0x080100c8
 8001cd4:	20000254 	.word	0x20000254
 8001cd8:	080100d4 	.word	0x080100d4
 8001cdc:	20000264 	.word	0x20000264
 8001ce0:	080100e4 	.word	0x080100e4
 8001ce4:	20000274 	.word	0x20000274
 8001ce8:	080100f0 	.word	0x080100f0
 8001cec:	20000284 	.word	0x20000284
 8001cf0:	080100fc 	.word	0x080100fc
 8001cf4:	20000294 	.word	0x20000294
 8001cf8:	0801010c 	.word	0x0801010c
 8001cfc:	200002a4 	.word	0x200002a4
 8001d00:	0801011c 	.word	0x0801011c
 8001d04:	200002b4 	.word	0x200002b4
 8001d08:	08010134 	.word	0x08010134
 8001d0c:	200002d0 	.word	0x200002d0
 8001d10:	0801014c 	.word	0x0801014c
 8001d14:	200002ec 	.word	0x200002ec
 8001d18:	08010164 	.word	0x08010164
 8001d1c:	20000308 	.word	0x20000308
 8001d20:	08010180 	.word	0x08010180
 8001d24:	20000324 	.word	0x20000324
 8001d28:	08010198 	.word	0x08010198
 8001d2c:	2000033c 	.word	0x2000033c
 8001d30:	080101b0 	.word	0x080101b0
 8001d34:	20000358 	.word	0x20000358
 8001d38:	080101bc 	.word	0x080101bc
 8001d3c:	20000368 	.word	0x20000368

08001d40 <handle_command>:

char pressure_str[7];

void handle_command(const char *cmd) {
 8001d40:	b580      	push	{r7, lr}
 8001d42:	b088      	sub	sp, #32
 8001d44:	af02      	add	r7, sp, #8
 8001d46:	6078      	str	r0, [r7, #4]

	// SIM command
	if (strncmp(cmd, sim_command, strlen(sim_command)) == 0) {
 8001d48:	48b7      	ldr	r0, [pc, #732]	@ (8002028 <handle_command+0x2e8>)
 8001d4a:	f7fe fac1 	bl	80002d0 <strlen>
 8001d4e:	4603      	mov	r3, r0
 8001d50:	461a      	mov	r2, r3
 8001d52:	49b5      	ldr	r1, [pc, #724]	@ (8002028 <handle_command+0x2e8>)
 8001d54:	6878      	ldr	r0, [r7, #4]
 8001d56:	f009 f8cf 	bl	800aef8 <strncmp>
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d138      	bne.n	8001dd2 <handle_command+0x92>

		// disable
		if (cmd[13] == 'D'){
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	330d      	adds	r3, #13
 8001d64:	781b      	ldrb	r3, [r3, #0]
 8001d66:	2b44      	cmp	r3, #68	@ 0x44
 8001d68:	d110      	bne.n	8001d8c <handle_command+0x4c>
			set_cmd_echo("SIMDISABLE", &telemetry);
 8001d6a:	49b0      	ldr	r1, [pc, #704]	@ (800202c <handle_command+0x2ec>)
 8001d6c:	48b0      	ldr	r0, [pc, #704]	@ (8002030 <handle_command+0x2f0>)
 8001d6e:	f002 f8f1 	bl	8003f54 <set_cmd_echo>
			// Reset the altitude buffer if changing from sim to flight mode
			if (telemetry.mode == 'S'){
 8001d72:	4bae      	ldr	r3, [pc, #696]	@ (800202c <handle_command+0x2ec>)
 8001d74:	799b      	ldrb	r3, [r3, #6]
 8001d76:	2b53      	cmp	r3, #83	@ 0x53
 8001d78:	d101      	bne.n	8001d7e <handle_command+0x3e>
				reset_alt_dif_buf();
 8001d7a:	f000 fb2b 	bl	80023d4 <reset_alt_dif_buf>
			}
			telemetry.mode = 'F';
 8001d7e:	4bab      	ldr	r3, [pc, #684]	@ (800202c <handle_command+0x2ec>)
 8001d80:	2246      	movs	r2, #70	@ 0x46
 8001d82:	719a      	strb	r2, [r3, #6]
			telemetry.sim_enabled = 0;
 8001d84:	4ba9      	ldr	r3, [pc, #676]	@ (800202c <handle_command+0x2ec>)
 8001d86:	2200      	movs	r2, #0
 8001d88:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
		}

		// enable
		if (cmd[13] == 'E'){
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	330d      	adds	r3, #13
 8001d90:	781b      	ldrb	r3, [r3, #0]
 8001d92:	2b45      	cmp	r3, #69	@ 0x45
 8001d94:	d107      	bne.n	8001da6 <handle_command+0x66>
			set_cmd_echo("SIMENABLE", &telemetry);
 8001d96:	49a5      	ldr	r1, [pc, #660]	@ (800202c <handle_command+0x2ec>)
 8001d98:	48a6      	ldr	r0, [pc, #664]	@ (8002034 <handle_command+0x2f4>)
 8001d9a:	f002 f8db 	bl	8003f54 <set_cmd_echo>
			telemetry.sim_enabled = 1;
 8001d9e:	4ba3      	ldr	r3, [pc, #652]	@ (800202c <handle_command+0x2ec>)
 8001da0:	2201      	movs	r2, #1
 8001da2:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
		}

		// activate
		if (cmd[13] == 'A' && telemetry.sim_enabled == 1){
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	330d      	adds	r3, #13
 8001daa:	781b      	ldrb	r3, [r3, #0]
 8001dac:	2b41      	cmp	r3, #65	@ 0x41
 8001dae:	f040 824a 	bne.w	8002246 <handle_command+0x506>
 8001db2:	4b9e      	ldr	r3, [pc, #632]	@ (800202c <handle_command+0x2ec>)
 8001db4:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8001db8:	2b01      	cmp	r3, #1
 8001dba:	f040 8244 	bne.w	8002246 <handle_command+0x506>
			telemetry.mode = 'S';
 8001dbe:	4b9b      	ldr	r3, [pc, #620]	@ (800202c <handle_command+0x2ec>)
 8001dc0:	2253      	movs	r2, #83	@ 0x53
 8001dc2:	719a      	strb	r2, [r3, #6]
			set_cmd_echo("SIMACTIVATE", &telemetry);
 8001dc4:	4999      	ldr	r1, [pc, #612]	@ (800202c <handle_command+0x2ec>)
 8001dc6:	489c      	ldr	r0, [pc, #624]	@ (8002038 <handle_command+0x2f8>)
 8001dc8:	f002 f8c4 	bl	8003f54 <set_cmd_echo>
			reset_alt_dif_buf();
 8001dcc:	f000 fb02 	bl	80023d4 <reset_alt_dif_buf>
		// Update variable
		set_cmd_echo("SC", &telemetry);
		sscanf(&cmd[12], "%f,%f", &telemetry.target_latitude, &telemetry.target_longitude);
		telemetry.sim_enabled = 0;
	}
}
 8001dd0:	e239      	b.n	8002246 <handle_command+0x506>
	else if (strncmp(cmd, simp_command, strlen(simp_command)) == 0) {
 8001dd2:	489a      	ldr	r0, [pc, #616]	@ (800203c <handle_command+0x2fc>)
 8001dd4:	f7fe fa7c 	bl	80002d0 <strlen>
 8001dd8:	4603      	mov	r3, r0
 8001dda:	461a      	mov	r2, r3
 8001ddc:	4997      	ldr	r1, [pc, #604]	@ (800203c <handle_command+0x2fc>)
 8001dde:	6878      	ldr	r0, [r7, #4]
 8001de0:	f009 f88a 	bl	800aef8 <strncmp>
 8001de4:	4603      	mov	r3, r0
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d156      	bne.n	8001e98 <handle_command+0x158>
		if (telemetry.mode == 'S') {
 8001dea:	4b90      	ldr	r3, [pc, #576]	@ (800202c <handle_command+0x2ec>)
 8001dec:	799b      	ldrb	r3, [r3, #6]
 8001dee:	2b53      	cmp	r3, #83	@ 0x53
 8001df0:	f040 8229 	bne.w	8002246 <handle_command+0x506>
			strncpy(pressure_str, &cmd[14], 6);
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	330e      	adds	r3, #14
 8001df8:	2206      	movs	r2, #6
 8001dfa:	4619      	mov	r1, r3
 8001dfc:	4890      	ldr	r0, [pc, #576]	@ (8002040 <handle_command+0x300>)
 8001dfe:	f009 f88d 	bl	800af1c <strncpy>
			pressure_str[6] = '\0';
 8001e02:	4b8f      	ldr	r3, [pc, #572]	@ (8002040 <handle_command+0x300>)
 8001e04:	2200      	movs	r2, #0
 8001e06:	719a      	strb	r2, [r3, #6]
			telemetry.pressure = atof(pressure_str)/1000;
 8001e08:	488d      	ldr	r0, [pc, #564]	@ (8002040 <handle_command+0x300>)
 8001e0a:	f007 fc03 	bl	8009614 <atof>
 8001e0e:	ec51 0b10 	vmov	r0, r1, d0
 8001e12:	f04f 0200 	mov.w	r2, #0
 8001e16:	4b8b      	ldr	r3, [pc, #556]	@ (8002044 <handle_command+0x304>)
 8001e18:	f7fe fd48 	bl	80008ac <__aeabi_ddiv>
 8001e1c:	4602      	mov	r2, r0
 8001e1e:	460b      	mov	r3, r1
 8001e20:	4610      	mov	r0, r2
 8001e22:	4619      	mov	r1, r3
 8001e24:	f7fe ff10 	bl	8000c48 <__aeabi_d2f>
 8001e28:	4603      	mov	r3, r0
 8001e2a:	4a80      	ldr	r2, [pc, #512]	@ (800202c <handle_command+0x2ec>)
 8001e2c:	6213      	str	r3, [r2, #32]
			telemetry.altitude = calculate_altitude(&telemetry);
 8001e2e:	487f      	ldr	r0, [pc, #508]	@ (800202c <handle_command+0x2ec>)
 8001e30:	f7ff fa86 	bl	8001340 <calculate_altitude>
 8001e34:	eef0 7a40 	vmov.f32	s15, s0
 8001e38:	4b7c      	ldr	r3, [pc, #496]	@ (800202c <handle_command+0x2ec>)
 8001e3a:	edc3 7a06 	vstr	s15, [r3, #24]
			update_alt_dif_buf(&telemetry);
 8001e3e:	487b      	ldr	r0, [pc, #492]	@ (800202c <handle_command+0x2ec>)
 8001e40:	f000 fb62 	bl	8002508 <update_alt_dif_buf>
			telemetry.max_altitude = fmaxf(telemetry.max_altitude, telemetry.altitude);
 8001e44:	4b79      	ldr	r3, [pc, #484]	@ (800202c <handle_command+0x2ec>)
 8001e46:	edd3 7a2b 	vldr	s15, [r3, #172]	@ 0xac
 8001e4a:	4b78      	ldr	r3, [pc, #480]	@ (800202c <handle_command+0x2ec>)
 8001e4c:	ed93 7a06 	vldr	s14, [r3, #24]
 8001e50:	eef0 0a47 	vmov.f32	s1, s14
 8001e54:	eeb0 0a67 	vmov.f32	s0, s15
 8001e58:	f00c fb38 	bl	800e4cc <fmaxf>
 8001e5c:	eef0 7a40 	vmov.f32	s15, s0
 8001e60:	4b72      	ldr	r3, [pc, #456]	@ (800202c <handle_command+0x2ec>)
 8001e62:	edc3 7a2b 	vstr	s15, [r3, #172]	@ 0xac
			char temp[12] = "SIMP";
 8001e66:	4b78      	ldr	r3, [pc, #480]	@ (8002048 <handle_command+0x308>)
 8001e68:	60fb      	str	r3, [r7, #12]
 8001e6a:	f107 0310 	add.w	r3, r7, #16
 8001e6e:	2200      	movs	r2, #0
 8001e70:	601a      	str	r2, [r3, #0]
 8001e72:	605a      	str	r2, [r3, #4]
			strcat(temp, pressure_str);
 8001e74:	f107 030c 	add.w	r3, r7, #12
 8001e78:	4971      	ldr	r1, [pc, #452]	@ (8002040 <handle_command+0x300>)
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	f009 f82d 	bl	800aeda <strcat>
			set_cmd_echo(temp, &telemetry);
 8001e80:	f107 030c 	add.w	r3, r7, #12
 8001e84:	4969      	ldr	r1, [pc, #420]	@ (800202c <handle_command+0x2ec>)
 8001e86:	4618      	mov	r0, r3
 8001e88:	f002 f864 	bl	8003f54 <set_cmd_echo>
			memset(pressure_str, '\0', sizeof(pressure_str));
 8001e8c:	2207      	movs	r2, #7
 8001e8e:	2100      	movs	r1, #0
 8001e90:	486b      	ldr	r0, [pc, #428]	@ (8002040 <handle_command+0x300>)
 8001e92:	f009 f81a 	bl	800aeca <memset>
}
 8001e96:	e1d6      	b.n	8002246 <handle_command+0x506>
	else if (strncmp(cmd, set_time_command, strlen(set_time_command)) == 0) {
 8001e98:	486c      	ldr	r0, [pc, #432]	@ (800204c <handle_command+0x30c>)
 8001e9a:	f7fe fa19 	bl	80002d0 <strlen>
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	461a      	mov	r2, r3
 8001ea2:	496a      	ldr	r1, [pc, #424]	@ (800204c <handle_command+0x30c>)
 8001ea4:	6878      	ldr	r0, [r7, #4]
 8001ea6:	f009 f827 	bl	800aef8 <strncmp>
 8001eaa:	4603      	mov	r3, r0
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d17c      	bne.n	8001faa <handle_command+0x26a>
		if (cmd[12]=='G') {
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	330c      	adds	r3, #12
 8001eb4:	781b      	ldrb	r3, [r3, #0]
 8001eb6:	2b47      	cmp	r3, #71	@ 0x47
 8001eb8:	d116      	bne.n	8001ee8 <handle_command+0x1a8>
			telemetry.mission_time_hr = telemetry.gps_time_hr;
 8001eba:	4b5c      	ldr	r3, [pc, #368]	@ (800202c <handle_command+0x2ec>)
 8001ebc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8001ec0:	b25a      	sxtb	r2, r3
 8001ec2:	4b5a      	ldr	r3, [pc, #360]	@ (800202c <handle_command+0x2ec>)
 8001ec4:	701a      	strb	r2, [r3, #0]
			telemetry.mission_time_min = telemetry.gps_time_min;
 8001ec6:	4b59      	ldr	r3, [pc, #356]	@ (800202c <handle_command+0x2ec>)
 8001ec8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8001ecc:	b25a      	sxtb	r2, r3
 8001ece:	4b57      	ldr	r3, [pc, #348]	@ (800202c <handle_command+0x2ec>)
 8001ed0:	705a      	strb	r2, [r3, #1]
			telemetry.mission_time_sec = telemetry.gps_time_sec;
 8001ed2:	4b56      	ldr	r3, [pc, #344]	@ (800202c <handle_command+0x2ec>)
 8001ed4:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8001ed8:	b25a      	sxtb	r2, r3
 8001eda:	4b54      	ldr	r3, [pc, #336]	@ (800202c <handle_command+0x2ec>)
 8001edc:	709a      	strb	r2, [r3, #2]
			set_cmd_echo("STGPS", &telemetry);
 8001ede:	4953      	ldr	r1, [pc, #332]	@ (800202c <handle_command+0x2ec>)
 8001ee0:	485b      	ldr	r0, [pc, #364]	@ (8002050 <handle_command+0x310>)
 8001ee2:	f002 f837 	bl	8003f54 <set_cmd_echo>
}
 8001ee6:	e1ae      	b.n	8002246 <handle_command+0x506>
			memset(temp, 0, sizeof(temp));
 8001ee8:	f107 0308 	add.w	r3, r7, #8
 8001eec:	2203      	movs	r2, #3
 8001eee:	2100      	movs	r1, #0
 8001ef0:	4618      	mov	r0, r3
 8001ef2:	f008 ffea 	bl	800aeca <memset>
			temp[0] = cmd[12];
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	330c      	adds	r3, #12
 8001efa:	781b      	ldrb	r3, [r3, #0]
 8001efc:	723b      	strb	r3, [r7, #8]
			temp[1] = cmd[13];
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	330d      	adds	r3, #13
 8001f02:	781b      	ldrb	r3, [r3, #0]
 8001f04:	727b      	strb	r3, [r7, #9]
			telemetry.mission_time_hr = atoi(temp);
 8001f06:	f107 0308 	add.w	r3, r7, #8
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	f007 fb85 	bl	800961a <atoi>
 8001f10:	4603      	mov	r3, r0
 8001f12:	b25a      	sxtb	r2, r3
 8001f14:	4b45      	ldr	r3, [pc, #276]	@ (800202c <handle_command+0x2ec>)
 8001f16:	701a      	strb	r2, [r3, #0]
			memset(temp, 0, sizeof(temp));
 8001f18:	f107 0308 	add.w	r3, r7, #8
 8001f1c:	2203      	movs	r2, #3
 8001f1e:	2100      	movs	r1, #0
 8001f20:	4618      	mov	r0, r3
 8001f22:	f008 ffd2 	bl	800aeca <memset>
			temp[0] = cmd[15];
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	330f      	adds	r3, #15
 8001f2a:	781b      	ldrb	r3, [r3, #0]
 8001f2c:	723b      	strb	r3, [r7, #8]
			temp[1] = cmd[16];
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	3310      	adds	r3, #16
 8001f32:	781b      	ldrb	r3, [r3, #0]
 8001f34:	727b      	strb	r3, [r7, #9]
			telemetry.mission_time_min = atoi(temp);
 8001f36:	f107 0308 	add.w	r3, r7, #8
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	f007 fb6d 	bl	800961a <atoi>
 8001f40:	4603      	mov	r3, r0
 8001f42:	b25a      	sxtb	r2, r3
 8001f44:	4b39      	ldr	r3, [pc, #228]	@ (800202c <handle_command+0x2ec>)
 8001f46:	705a      	strb	r2, [r3, #1]
			memset(temp, 0, sizeof(temp));
 8001f48:	f107 0308 	add.w	r3, r7, #8
 8001f4c:	2203      	movs	r2, #3
 8001f4e:	2100      	movs	r1, #0
 8001f50:	4618      	mov	r0, r3
 8001f52:	f008 ffba 	bl	800aeca <memset>
			temp[0] = cmd[18];
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	3312      	adds	r3, #18
 8001f5a:	781b      	ldrb	r3, [r3, #0]
 8001f5c:	723b      	strb	r3, [r7, #8]
			temp[1] = cmd[19];
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	3313      	adds	r3, #19
 8001f62:	781b      	ldrb	r3, [r3, #0]
 8001f64:	727b      	strb	r3, [r7, #9]
			telemetry.mission_time_sec = atoi(temp);
 8001f66:	f107 0308 	add.w	r3, r7, #8
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	f007 fb55 	bl	800961a <atoi>
 8001f70:	4603      	mov	r3, r0
 8001f72:	b25a      	sxtb	r2, r3
 8001f74:	4b2d      	ldr	r3, [pc, #180]	@ (800202c <handle_command+0x2ec>)
 8001f76:	709a      	strb	r2, [r3, #2]
			memset(telemetry.cmd_echo, '\0', sizeof(telemetry.cmd_echo));
 8001f78:	2240      	movs	r2, #64	@ 0x40
 8001f7a:	2100      	movs	r1, #0
 8001f7c:	4835      	ldr	r0, [pc, #212]	@ (8002054 <handle_command+0x314>)
 8001f7e:	f008 ffa4 	bl	800aeca <memset>
			snprintf(telemetry.cmd_echo, 11, "ST%02d:%02d:%02d", telemetry.mission_time_hr, telemetry.mission_time_min, telemetry.mission_time_sec);
 8001f82:	4b2a      	ldr	r3, [pc, #168]	@ (800202c <handle_command+0x2ec>)
 8001f84:	f993 3000 	ldrsb.w	r3, [r3]
 8001f88:	4619      	mov	r1, r3
 8001f8a:	4b28      	ldr	r3, [pc, #160]	@ (800202c <handle_command+0x2ec>)
 8001f8c:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8001f90:	461a      	mov	r2, r3
 8001f92:	4b26      	ldr	r3, [pc, #152]	@ (800202c <handle_command+0x2ec>)
 8001f94:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8001f98:	9301      	str	r3, [sp, #4]
 8001f9a:	9200      	str	r2, [sp, #0]
 8001f9c:	460b      	mov	r3, r1
 8001f9e:	4a2e      	ldr	r2, [pc, #184]	@ (8002058 <handle_command+0x318>)
 8001fa0:	210b      	movs	r1, #11
 8001fa2:	482c      	ldr	r0, [pc, #176]	@ (8002054 <handle_command+0x314>)
 8001fa4:	f008 feea 	bl	800ad7c <sniprintf>
}
 8001fa8:	e14d      	b.n	8002246 <handle_command+0x506>
	else if (strncmp(cmd, cal_alt_command, strlen(cal_alt_command)) == 0) {
 8001faa:	482c      	ldr	r0, [pc, #176]	@ (800205c <handle_command+0x31c>)
 8001fac:	f7fe f990 	bl	80002d0 <strlen>
 8001fb0:	4603      	mov	r3, r0
 8001fb2:	461a      	mov	r2, r3
 8001fb4:	4929      	ldr	r1, [pc, #164]	@ (800205c <handle_command+0x31c>)
 8001fb6:	6878      	ldr	r0, [r7, #4]
 8001fb8:	f008 ff9e 	bl	800aef8 <strncmp>
 8001fbc:	4603      	mov	r3, r0
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d115      	bne.n	8001fee <handle_command+0x2ae>
		telemetry.altitude_offset -= telemetry.altitude;
 8001fc2:	4b1a      	ldr	r3, [pc, #104]	@ (800202c <handle_command+0x2ec>)
 8001fc4:	ed93 7a2a 	vldr	s14, [r3, #168]	@ 0xa8
 8001fc8:	4b18      	ldr	r3, [pc, #96]	@ (800202c <handle_command+0x2ec>)
 8001fca:	edd3 7a06 	vldr	s15, [r3, #24]
 8001fce:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001fd2:	4b16      	ldr	r3, [pc, #88]	@ (800202c <handle_command+0x2ec>)
 8001fd4:	edc3 7a2a 	vstr	s15, [r3, #168]	@ 0xa8
		set_cmd_echo("CAL", &telemetry);
 8001fd8:	4914      	ldr	r1, [pc, #80]	@ (800202c <handle_command+0x2ec>)
 8001fda:	4821      	ldr	r0, [pc, #132]	@ (8002060 <handle_command+0x320>)
 8001fdc:	f001 ffba 	bl	8003f54 <set_cmd_echo>
		reset_alt_dif_buf();
 8001fe0:	f000 f9f8 	bl	80023d4 <reset_alt_dif_buf>
		telemetry.sim_enabled = 0;
 8001fe4:	4b11      	ldr	r3, [pc, #68]	@ (800202c <handle_command+0x2ec>)
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
}
 8001fec:	e12b      	b.n	8002246 <handle_command+0x506>
	else if (strncmp(cmd, tel_on_command, strlen(tel_on_command)) == 0) {
 8001fee:	481d      	ldr	r0, [pc, #116]	@ (8002064 <handle_command+0x324>)
 8001ff0:	f7fe f96e 	bl	80002d0 <strlen>
 8001ff4:	4603      	mov	r3, r0
 8001ff6:	461a      	mov	r2, r3
 8001ff8:	491a      	ldr	r1, [pc, #104]	@ (8002064 <handle_command+0x324>)
 8001ffa:	6878      	ldr	r0, [r7, #4]
 8001ffc:	f008 ff7c 	bl	800aef8 <strncmp>
 8002000:	4603      	mov	r3, r0
 8002002:	2b00      	cmp	r3, #0
 8002004:	d134      	bne.n	8002070 <handle_command+0x330>
		telemetry.telemetry_status = 1;
 8002006:	4b09      	ldr	r3, [pc, #36]	@ (800202c <handle_command+0x2ec>)
 8002008:	2201      	movs	r2, #1
 800200a:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
		set_cmd_echo("CXON", &telemetry);
 800200e:	4907      	ldr	r1, [pc, #28]	@ (800202c <handle_command+0x2ec>)
 8002010:	4815      	ldr	r0, [pc, #84]	@ (8002068 <handle_command+0x328>)
 8002012:	f001 ff9f 	bl	8003f54 <set_cmd_echo>
		telemetry.sim_enabled = 0;
 8002016:	4b05      	ldr	r3, [pc, #20]	@ (800202c <handle_command+0x2ec>)
 8002018:	2200      	movs	r2, #0
 800201a:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
		flush_gps(&hi2c1, &telemetry);
 800201e:	4903      	ldr	r1, [pc, #12]	@ (800202c <handle_command+0x2ec>)
 8002020:	4812      	ldr	r0, [pc, #72]	@ (800206c <handle_command+0x32c>)
 8002022:	f000 fdc5 	bl	8002bb0 <flush_gps>
}
 8002026:	e10e      	b.n	8002246 <handle_command+0x506>
 8002028:	20000254 	.word	0x20000254
 800202c:	20000718 	.word	0x20000718
 8002030:	080101c8 	.word	0x080101c8
 8002034:	080101d4 	.word	0x080101d4
 8002038:	080101e0 	.word	0x080101e0
 800203c:	20000264 	.word	0x20000264
 8002040:	20000378 	.word	0x20000378
 8002044:	408f4000 	.word	0x408f4000
 8002048:	504d4953 	.word	0x504d4953
 800204c:	20000274 	.word	0x20000274
 8002050:	080101ec 	.word	0x080101ec
 8002054:	20000771 	.word	0x20000771
 8002058:	080101f4 	.word	0x080101f4
 800205c:	20000284 	.word	0x20000284
 8002060:	08010208 	.word	0x08010208
 8002064:	20000294 	.word	0x20000294
 8002068:	0801020c 	.word	0x0801020c
 800206c:	200005ec 	.word	0x200005ec
	else if (strncmp(cmd, tel_off_command, strlen(tel_off_command)) == 0) {
 8002070:	4877      	ldr	r0, [pc, #476]	@ (8002250 <handle_command+0x510>)
 8002072:	f7fe f92d 	bl	80002d0 <strlen>
 8002076:	4603      	mov	r3, r0
 8002078:	461a      	mov	r2, r3
 800207a:	4975      	ldr	r1, [pc, #468]	@ (8002250 <handle_command+0x510>)
 800207c:	6878      	ldr	r0, [r7, #4]
 800207e:	f008 ff3b 	bl	800aef8 <strncmp>
 8002082:	4603      	mov	r3, r0
 8002084:	2b00      	cmp	r3, #0
 8002086:	d10c      	bne.n	80020a2 <handle_command+0x362>
		telemetry.telemetry_status = 0;
 8002088:	4b72      	ldr	r3, [pc, #456]	@ (8002254 <handle_command+0x514>)
 800208a:	2200      	movs	r2, #0
 800208c:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
		set_cmd_echo("CXOFF", &telemetry);
 8002090:	4970      	ldr	r1, [pc, #448]	@ (8002254 <handle_command+0x514>)
 8002092:	4871      	ldr	r0, [pc, #452]	@ (8002258 <handle_command+0x518>)
 8002094:	f001 ff5e 	bl	8003f54 <set_cmd_echo>
		telemetry.sim_enabled = 0;
 8002098:	4b6e      	ldr	r3, [pc, #440]	@ (8002254 <handle_command+0x514>)
 800209a:	2200      	movs	r2, #0
 800209c:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
}
 80020a0:	e0d1      	b.n	8002246 <handle_command+0x506>
	else if (strncmp(cmd, release_payload_command, strlen(release_payload_command)) == 0) {
 80020a2:	486e      	ldr	r0, [pc, #440]	@ (800225c <handle_command+0x51c>)
 80020a4:	f7fe f914 	bl	80002d0 <strlen>
 80020a8:	4603      	mov	r3, r0
 80020aa:	461a      	mov	r2, r3
 80020ac:	496b      	ldr	r1, [pc, #428]	@ (800225c <handle_command+0x51c>)
 80020ae:	6878      	ldr	r0, [r7, #4]
 80020b0:	f008 ff22 	bl	800aef8 <strncmp>
 80020b4:	4603      	mov	r3, r0
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d10e      	bne.n	80020d8 <handle_command+0x398>
		set_cmd_echo("MECPAYLOADON", &telemetry);
 80020ba:	4966      	ldr	r1, [pc, #408]	@ (8002254 <handle_command+0x514>)
 80020bc:	4868      	ldr	r0, [pc, #416]	@ (8002260 <handle_command+0x520>)
 80020be:	f001 ff49 	bl	8003f54 <set_cmd_echo>
		Release_Payload();
 80020c2:	f001 fb95 	bl	80037f0 <Release_Payload>
		telemetry.payload_released = 1;
 80020c6:	4b63      	ldr	r3, [pc, #396]	@ (8002254 <handle_command+0x514>)
 80020c8:	2201      	movs	r2, #1
 80020ca:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
		telemetry.sim_enabled = 0;
 80020ce:	4b61      	ldr	r3, [pc, #388]	@ (8002254 <handle_command+0x514>)
 80020d0:	2200      	movs	r2, #0
 80020d2:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
}
 80020d6:	e0b6      	b.n	8002246 <handle_command+0x506>
	else if (strncmp(cmd, reset_release_payload_command, strlen(reset_release_payload_command)) == 0) {
 80020d8:	4862      	ldr	r0, [pc, #392]	@ (8002264 <handle_command+0x524>)
 80020da:	f7fe f8f9 	bl	80002d0 <strlen>
 80020de:	4603      	mov	r3, r0
 80020e0:	461a      	mov	r2, r3
 80020e2:	4960      	ldr	r1, [pc, #384]	@ (8002264 <handle_command+0x524>)
 80020e4:	6878      	ldr	r0, [r7, #4]
 80020e6:	f008 ff07 	bl	800aef8 <strncmp>
 80020ea:	4603      	mov	r3, r0
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d10e      	bne.n	800210e <handle_command+0x3ce>
		set_cmd_echo("MECPAYLOADOFF", &telemetry);
 80020f0:	4958      	ldr	r1, [pc, #352]	@ (8002254 <handle_command+0x514>)
 80020f2:	485d      	ldr	r0, [pc, #372]	@ (8002268 <handle_command+0x528>)
 80020f4:	f001 ff2e 	bl	8003f54 <set_cmd_echo>
		Reset_Payload();
 80020f8:	f001 fba0 	bl	800383c <Reset_Payload>
		telemetry.payload_released = 0;
 80020fc:	4b55      	ldr	r3, [pc, #340]	@ (8002254 <handle_command+0x514>)
 80020fe:	2200      	movs	r2, #0
 8002100:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
		telemetry.sim_enabled = 0;
 8002104:	4b53      	ldr	r3, [pc, #332]	@ (8002254 <handle_command+0x514>)
 8002106:	2200      	movs	r2, #0
 8002108:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
}
 800210c:	e09b      	b.n	8002246 <handle_command+0x506>
	else if (strncmp(cmd, release_container_command, strlen(release_container_command)) == 0) {
 800210e:	4857      	ldr	r0, [pc, #348]	@ (800226c <handle_command+0x52c>)
 8002110:	f7fe f8de 	bl	80002d0 <strlen>
 8002114:	4603      	mov	r3, r0
 8002116:	461a      	mov	r2, r3
 8002118:	4954      	ldr	r1, [pc, #336]	@ (800226c <handle_command+0x52c>)
 800211a:	6878      	ldr	r0, [r7, #4]
 800211c:	f008 feec 	bl	800aef8 <strncmp>
 8002120:	4603      	mov	r3, r0
 8002122:	2b00      	cmp	r3, #0
 8002124:	d10e      	bne.n	8002144 <handle_command+0x404>
		set_cmd_echo("MECCONTON", &telemetry);
 8002126:	494b      	ldr	r1, [pc, #300]	@ (8002254 <handle_command+0x514>)
 8002128:	4851      	ldr	r0, [pc, #324]	@ (8002270 <handle_command+0x530>)
 800212a:	f001 ff13 	bl	8003f54 <set_cmd_echo>
		Release_Container();
 800212e:	f001 fbaf 	bl	8003890 <Release_Container>
		telemetry.container_released = 1;
 8002132:	4b48      	ldr	r3, [pc, #288]	@ (8002254 <handle_command+0x514>)
 8002134:	2201      	movs	r2, #1
 8002136:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
		telemetry.sim_enabled = 0;
 800213a:	4b46      	ldr	r3, [pc, #280]	@ (8002254 <handle_command+0x514>)
 800213c:	2200      	movs	r2, #0
 800213e:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
}
 8002142:	e080      	b.n	8002246 <handle_command+0x506>
	else if (strncmp(cmd, reset_release_container_command, strlen(reset_release_container_command)) == 0) {
 8002144:	484b      	ldr	r0, [pc, #300]	@ (8002274 <handle_command+0x534>)
 8002146:	f7fe f8c3 	bl	80002d0 <strlen>
 800214a:	4603      	mov	r3, r0
 800214c:	461a      	mov	r2, r3
 800214e:	4949      	ldr	r1, [pc, #292]	@ (8002274 <handle_command+0x534>)
 8002150:	6878      	ldr	r0, [r7, #4]
 8002152:	f008 fed1 	bl	800aef8 <strncmp>
 8002156:	4603      	mov	r3, r0
 8002158:	2b00      	cmp	r3, #0
 800215a:	d10e      	bne.n	800217a <handle_command+0x43a>
		set_cmd_echo("MECCONTOFF", &telemetry);
 800215c:	493d      	ldr	r1, [pc, #244]	@ (8002254 <handle_command+0x514>)
 800215e:	4846      	ldr	r0, [pc, #280]	@ (8002278 <handle_command+0x538>)
 8002160:	f001 fef8 	bl	8003f54 <set_cmd_echo>
		Reset_Container();
 8002164:	f001 fbba 	bl	80038dc <Reset_Container>
		telemetry.container_released = 0;
 8002168:	4b3a      	ldr	r3, [pc, #232]	@ (8002254 <handle_command+0x514>)
 800216a:	2200      	movs	r2, #0
 800216c:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
		telemetry.sim_enabled = 0;
 8002170:	4b38      	ldr	r3, [pc, #224]	@ (8002254 <handle_command+0x514>)
 8002172:	2200      	movs	r2, #0
 8002174:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
}
 8002178:	e065      	b.n	8002246 <handle_command+0x506>
	else if (strncmp(cmd, glider_on_command, strlen(glider_on_command)) == 0) {
 800217a:	4840      	ldr	r0, [pc, #256]	@ (800227c <handle_command+0x53c>)
 800217c:	f7fe f8a8 	bl	80002d0 <strlen>
 8002180:	4603      	mov	r3, r0
 8002182:	461a      	mov	r2, r3
 8002184:	493d      	ldr	r1, [pc, #244]	@ (800227c <handle_command+0x53c>)
 8002186:	6878      	ldr	r0, [r7, #4]
 8002188:	f008 feb6 	bl	800aef8 <strncmp>
 800218c:	4603      	mov	r3, r0
 800218e:	2b00      	cmp	r3, #0
 8002190:	d10c      	bne.n	80021ac <handle_command+0x46c>
		set_cmd_echo("MECGLIDERON", &telemetry);
 8002192:	4930      	ldr	r1, [pc, #192]	@ (8002254 <handle_command+0x514>)
 8002194:	483a      	ldr	r0, [pc, #232]	@ (8002280 <handle_command+0x540>)
 8002196:	f001 fedd 	bl	8003f54 <set_cmd_echo>
		telemetry.paraglider_active = 1;
 800219a:	4b2e      	ldr	r3, [pc, #184]	@ (8002254 <handle_command+0x514>)
 800219c:	2201      	movs	r2, #1
 800219e:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
		telemetry.sim_enabled = 0;
 80021a2:	4b2c      	ldr	r3, [pc, #176]	@ (8002254 <handle_command+0x514>)
 80021a4:	2200      	movs	r2, #0
 80021a6:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
}
 80021aa:	e04c      	b.n	8002246 <handle_command+0x506>
	else if (strncmp(cmd, glider_off_command, strlen(glider_off_command)) == 0) {
 80021ac:	4835      	ldr	r0, [pc, #212]	@ (8002284 <handle_command+0x544>)
 80021ae:	f7fe f88f 	bl	80002d0 <strlen>
 80021b2:	4603      	mov	r3, r0
 80021b4:	461a      	mov	r2, r3
 80021b6:	4933      	ldr	r1, [pc, #204]	@ (8002284 <handle_command+0x544>)
 80021b8:	6878      	ldr	r0, [r7, #4]
 80021ba:	f008 fe9d 	bl	800aef8 <strncmp>
 80021be:	4603      	mov	r3, r0
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d10c      	bne.n	80021de <handle_command+0x49e>
		set_cmd_echo("MECGLIDEROFF", &telemetry);
 80021c4:	4923      	ldr	r1, [pc, #140]	@ (8002254 <handle_command+0x514>)
 80021c6:	4830      	ldr	r0, [pc, #192]	@ (8002288 <handle_command+0x548>)
 80021c8:	f001 fec4 	bl	8003f54 <set_cmd_echo>
		telemetry.paraglider_active = 0;
 80021cc:	4b21      	ldr	r3, [pc, #132]	@ (8002254 <handle_command+0x514>)
 80021ce:	2200      	movs	r2, #0
 80021d0:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
		telemetry.sim_enabled = 0;
 80021d4:	4b1f      	ldr	r3, [pc, #124]	@ (8002254 <handle_command+0x514>)
 80021d6:	2200      	movs	r2, #0
 80021d8:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
}
 80021dc:	e033      	b.n	8002246 <handle_command+0x506>
	else if (strncmp(cmd, reset_state_command, strlen(reset_state_command)) == 0) {
 80021de:	482b      	ldr	r0, [pc, #172]	@ (800228c <handle_command+0x54c>)
 80021e0:	f7fe f876 	bl	80002d0 <strlen>
 80021e4:	4603      	mov	r3, r0
 80021e6:	461a      	mov	r2, r3
 80021e8:	4928      	ldr	r1, [pc, #160]	@ (800228c <handle_command+0x54c>)
 80021ea:	6878      	ldr	r0, [r7, #4]
 80021ec:	f008 fe84 	bl	800aef8 <strncmp>
 80021f0:	4603      	mov	r3, r0
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d10b      	bne.n	800220e <handle_command+0x4ce>
		set_cmd_echo("RST", &telemetry);
 80021f6:	4917      	ldr	r1, [pc, #92]	@ (8002254 <handle_command+0x514>)
 80021f8:	4825      	ldr	r0, [pc, #148]	@ (8002290 <handle_command+0x550>)
 80021fa:	f001 feab 	bl	8003f54 <set_cmd_echo>
		reset_state(&telemetry);
 80021fe:	4815      	ldr	r0, [pc, #84]	@ (8002254 <handle_command+0x514>)
 8002200:	f001 fe74 	bl	8003eec <reset_state>
		telemetry.sim_enabled = 0;
 8002204:	4b13      	ldr	r3, [pc, #76]	@ (8002254 <handle_command+0x514>)
 8002206:	2200      	movs	r2, #0
 8002208:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
}
 800220c:	e01b      	b.n	8002246 <handle_command+0x506>
	else if (strncmp(cmd, set_coords_command, strlen(set_coords_command)) == 0) {
 800220e:	4821      	ldr	r0, [pc, #132]	@ (8002294 <handle_command+0x554>)
 8002210:	f7fe f85e 	bl	80002d0 <strlen>
 8002214:	4603      	mov	r3, r0
 8002216:	461a      	mov	r2, r3
 8002218:	491e      	ldr	r1, [pc, #120]	@ (8002294 <handle_command+0x554>)
 800221a:	6878      	ldr	r0, [r7, #4]
 800221c:	f008 fe6c 	bl	800aef8 <strncmp>
 8002220:	4603      	mov	r3, r0
 8002222:	2b00      	cmp	r3, #0
 8002224:	d10f      	bne.n	8002246 <handle_command+0x506>
		set_cmd_echo("SC", &telemetry);
 8002226:	490b      	ldr	r1, [pc, #44]	@ (8002254 <handle_command+0x514>)
 8002228:	481b      	ldr	r0, [pc, #108]	@ (8002298 <handle_command+0x558>)
 800222a:	f001 fe93 	bl	8003f54 <set_cmd_echo>
		sscanf(&cmd[12], "%f,%f", &telemetry.target_latitude, &telemetry.target_longitude);
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	f103 000c 	add.w	r0, r3, #12
 8002234:	4b19      	ldr	r3, [pc, #100]	@ (800229c <handle_command+0x55c>)
 8002236:	4a1a      	ldr	r2, [pc, #104]	@ (80022a0 <handle_command+0x560>)
 8002238:	491a      	ldr	r1, [pc, #104]	@ (80022a4 <handle_command+0x564>)
 800223a:	f008 fdd5 	bl	800ade8 <siscanf>
		telemetry.sim_enabled = 0;
 800223e:	4b05      	ldr	r3, [pc, #20]	@ (8002254 <handle_command+0x514>)
 8002240:	2200      	movs	r2, #0
 8002242:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
}
 8002246:	bf00      	nop
 8002248:	3718      	adds	r7, #24
 800224a:	46bd      	mov	sp, r7
 800224c:	bd80      	pop	{r7, pc}
 800224e:	bf00      	nop
 8002250:	200002a4 	.word	0x200002a4
 8002254:	20000718 	.word	0x20000718
 8002258:	08010214 	.word	0x08010214
 800225c:	200002b4 	.word	0x200002b4
 8002260:	0801021c 	.word	0x0801021c
 8002264:	200002d0 	.word	0x200002d0
 8002268:	0801022c 	.word	0x0801022c
 800226c:	200002ec 	.word	0x200002ec
 8002270:	0801023c 	.word	0x0801023c
 8002274:	20000308 	.word	0x20000308
 8002278:	08010248 	.word	0x08010248
 800227c:	20000324 	.word	0x20000324
 8002280:	08010254 	.word	0x08010254
 8002284:	2000033c 	.word	0x2000033c
 8002288:	08010260 	.word	0x08010260
 800228c:	20000358 	.word	0x20000358
 8002290:	08010270 	.word	0x08010270
 8002294:	20000368 	.word	0x20000368
 8002298:	08010274 	.word	0x08010274
 800229c:	200007b8 	.word	0x200007b8
 80022a0:	200007b4 	.word	0x200007b4
 80022a4:	08010278 	.word	0x08010278

080022a8 <init_current>:
#define INA219_REG_POWER        0x03
#define INA219_REG_CURRENT      0x04
#define INA219_REG_CALIBRATION  0x05

void init_current(I2C_HandleTypeDef *hi2c)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	b08a      	sub	sp, #40	@ 0x28
 80022ac:	af04      	add	r7, sp, #16
 80022ae:	6078      	str	r0, [r7, #4]
//	uint8_t ina_config[2] = {0x01, 0x9F};  // Example: 32V, 2A, 12-bit ADCs
//	HAL_I2C_Mem_Write(&hi2c1, INA219_ADDRESS, 0x00, 1, ina_config, 2, 1000);

	// NEW CODE --------------------------------------------------------------------------
	// Calibration for 0.1 shunt, 2A max
	uint16_t calib = 0x1A36;  // 6710 decimal
 80022b0:	f641 2336 	movw	r3, #6710	@ 0x1a36
 80022b4:	82fb      	strh	r3, [r7, #22]
	uint8_t calib_buf[2] = { calib >> 8, calib & 0xFF };
 80022b6:	8afb      	ldrh	r3, [r7, #22]
 80022b8:	0a1b      	lsrs	r3, r3, #8
 80022ba:	b29b      	uxth	r3, r3
 80022bc:	b2db      	uxtb	r3, r3
 80022be:	743b      	strb	r3, [r7, #16]
 80022c0:	8afb      	ldrh	r3, [r7, #22]
 80022c2:	b2db      	uxtb	r3, r3
 80022c4:	747b      	strb	r3, [r7, #17]

	HAL_I2C_Mem_Write(hi2c, INA219_ADDRESS,
 80022c6:	f04f 33ff 	mov.w	r3, #4294967295
 80022ca:	9302      	str	r3, [sp, #8]
 80022cc:	2302      	movs	r3, #2
 80022ce:	9301      	str	r3, [sp, #4]
 80022d0:	f107 0310 	add.w	r3, r7, #16
 80022d4:	9300      	str	r3, [sp, #0]
 80022d6:	2301      	movs	r3, #1
 80022d8:	2205      	movs	r2, #5
 80022da:	2180      	movs	r1, #128	@ 0x80
 80022dc:	6878      	ldr	r0, [r7, #4]
 80022de:	f003 fc37 	bl	8005b50 <HAL_I2C_Mem_Write>
					  INA219_REG_CALIBRATION,
					  I2C_MEMADD_SIZE_8BIT,
					  calib_buf, 2, HAL_MAX_DELAY);

	// Config: 32V range, 320mV shunt, 12-bit ADCs, continuous
	uint16_t config = 0x019F;
 80022e2:	f240 139f 	movw	r3, #415	@ 0x19f
 80022e6:	82bb      	strh	r3, [r7, #20]
	uint8_t config_buf[2] = { config >> 8, config & 0xFF };
 80022e8:	8abb      	ldrh	r3, [r7, #20]
 80022ea:	0a1b      	lsrs	r3, r3, #8
 80022ec:	b29b      	uxth	r3, r3
 80022ee:	b2db      	uxtb	r3, r3
 80022f0:	733b      	strb	r3, [r7, #12]
 80022f2:	8abb      	ldrh	r3, [r7, #20]
 80022f4:	b2db      	uxtb	r3, r3
 80022f6:	737b      	strb	r3, [r7, #13]

	HAL_I2C_Mem_Write(hi2c, INA219_ADDRESS,
 80022f8:	f04f 33ff 	mov.w	r3, #4294967295
 80022fc:	9302      	str	r3, [sp, #8]
 80022fe:	2302      	movs	r3, #2
 8002300:	9301      	str	r3, [sp, #4]
 8002302:	f107 030c 	add.w	r3, r7, #12
 8002306:	9300      	str	r3, [sp, #0]
 8002308:	2301      	movs	r3, #1
 800230a:	2200      	movs	r2, #0
 800230c:	2180      	movs	r1, #128	@ 0x80
 800230e:	6878      	ldr	r0, [r7, #4]
 8002310:	f003 fc1e 	bl	8005b50 <HAL_I2C_Mem_Write>
					  INA219_REG_CONFIG,
					  I2C_MEMADD_SIZE_8BIT,
					  config_buf, 2, HAL_MAX_DELAY);
}
 8002314:	bf00      	nop
 8002316:	3718      	adds	r7, #24
 8002318:	46bd      	mov	sp, r7
 800231a:	bd80      	pop	{r7, pc}

0800231c <read_current>:

void read_current(I2C_HandleTypeDef *hi2c, Telemetry_t *telemetry) {
 800231c:	b580      	push	{r7, lr}
 800231e:	b088      	sub	sp, #32
 8002320:	af04      	add	r7, sp, #16
 8002322:	6078      	str	r0, [r7, #4]
 8002324:	6039      	str	r1, [r7, #0]

	// NEW CODE ----------------------------------------------------------------------------
	uint8_t buf[2];

	// ---------------- Bus Voltage ----------------
	if (HAL_I2C_Mem_Read(hi2c, INA219_ADDRESS,
 8002326:	f04f 33ff 	mov.w	r3, #4294967295
 800232a:	9302      	str	r3, [sp, #8]
 800232c:	2302      	movs	r3, #2
 800232e:	9301      	str	r3, [sp, #4]
 8002330:	f107 0308 	add.w	r3, r7, #8
 8002334:	9300      	str	r3, [sp, #0]
 8002336:	2301      	movs	r3, #1
 8002338:	2202      	movs	r2, #2
 800233a:	2180      	movs	r1, #128	@ 0x80
 800233c:	6878      	ldr	r0, [r7, #4]
 800233e:	f003 fd01 	bl	8005d44 <HAL_I2C_Mem_Read>
 8002342:	4603      	mov	r3, r0
 8002344:	2b00      	cmp	r3, #0
 8002346:	d117      	bne.n	8002378 <read_current+0x5c>
						 INA219_REG_BUS_VOLT,
						 I2C_MEMADD_SIZE_8BIT,
						 buf, 2, HAL_MAX_DELAY) == HAL_OK)
	{
		uint16_t raw_bus = (buf[0] << 8) | buf[1];
 8002348:	7a3b      	ldrb	r3, [r7, #8]
 800234a:	b21b      	sxth	r3, r3
 800234c:	021b      	lsls	r3, r3, #8
 800234e:	b21a      	sxth	r2, r3
 8002350:	7a7b      	ldrb	r3, [r7, #9]
 8002352:	b21b      	sxth	r3, r3
 8002354:	4313      	orrs	r3, r2
 8002356:	b21b      	sxth	r3, r3
 8002358:	81fb      	strh	r3, [r7, #14]
		raw_bus >>= 3; // remove CNVR + OVF bits
 800235a:	89fb      	ldrh	r3, [r7, #14]
 800235c:	08db      	lsrs	r3, r3, #3
 800235e:	81fb      	strh	r3, [r7, #14]

		telemetry->voltage = raw_bus * 0.004f; // 4 mV per bit
 8002360:	89fb      	ldrh	r3, [r7, #14]
 8002362:	ee07 3a90 	vmov	s15, r3
 8002366:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800236a:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 80023cc <read_current+0xb0>
 800236e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002372:	683b      	ldr	r3, [r7, #0]
 8002374:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
	}

	// ---------------- Current ----------------
	if (HAL_I2C_Mem_Read(hi2c, INA219_ADDRESS,
 8002378:	f04f 33ff 	mov.w	r3, #4294967295
 800237c:	9302      	str	r3, [sp, #8]
 800237e:	2302      	movs	r3, #2
 8002380:	9301      	str	r3, [sp, #4]
 8002382:	f107 0308 	add.w	r3, r7, #8
 8002386:	9300      	str	r3, [sp, #0]
 8002388:	2301      	movs	r3, #1
 800238a:	2204      	movs	r2, #4
 800238c:	2180      	movs	r1, #128	@ 0x80
 800238e:	6878      	ldr	r0, [r7, #4]
 8002390:	f003 fcd8 	bl	8005d44 <HAL_I2C_Mem_Read>
 8002394:	4603      	mov	r3, r0
 8002396:	2b00      	cmp	r3, #0
 8002398:	d114      	bne.n	80023c4 <read_current+0xa8>
						 INA219_REG_CURRENT,
						 I2C_MEMADD_SIZE_8BIT,
						 buf, 2, HAL_MAX_DELAY) == HAL_OK)
	{
		int16_t raw_current = (int16_t)((buf[0] << 8) | buf[1]);
 800239a:	7a3b      	ldrb	r3, [r7, #8]
 800239c:	b21b      	sxth	r3, r3
 800239e:	021b      	lsls	r3, r3, #8
 80023a0:	b21a      	sxth	r2, r3
 80023a2:	7a7b      	ldrb	r3, [r7, #9]
 80023a4:	b21b      	sxth	r3, r3
 80023a6:	4313      	orrs	r3, r2
 80023a8:	81bb      	strh	r3, [r7, #12]

		// Current LSB = 61 A
		telemetry->current = raw_current * 0.000061f; // Amps
 80023aa:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80023ae:	ee07 3a90 	vmov	s15, r3
 80023b2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80023b6:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 80023d0 <read_current+0xb4>
 80023ba:	ee67 7a87 	vmul.f32	s15, s15, s14
 80023be:	683b      	ldr	r3, [r7, #0]
 80023c0:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
	}
}
 80023c4:	bf00      	nop
 80023c6:	3710      	adds	r7, #16
 80023c8:	46bd      	mov	sp, r7
 80023ca:	bd80      	pop	{r7, pc}
 80023cc:	3b83126f 	.word	0x3b83126f
 80023d0:	387fda40 	.word	0x387fda40

080023d4 <reset_alt_dif_buf>:
float alt_dif_buffer[ALT_DIF_BUF_SIZE];
int alt_dif_buffer_idx = 0;
int prev_alt_time = 0;
float prev_alt;

void reset_alt_dif_buf(Telemetry_t *telemetry){
 80023d4:	b580      	push	{r7, lr}
 80023d6:	b084      	sub	sp, #16
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]
	prev_alt_time = HAL_GetTick();
 80023dc:	f002 f992 	bl	8004704 <HAL_GetTick>
 80023e0:	4603      	mov	r3, r0
 80023e2:	461a      	mov	r2, r3
 80023e4:	4b0c      	ldr	r3, [pc, #48]	@ (8002418 <reset_alt_dif_buf+0x44>)
 80023e6:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < ALT_DIF_BUF_SIZE; ++i){
 80023e8:	2300      	movs	r3, #0
 80023ea:	60fb      	str	r3, [r7, #12]
 80023ec:	e009      	b.n	8002402 <reset_alt_dif_buf+0x2e>
		alt_dif_buffer[i] = 0;
 80023ee:	4a0b      	ldr	r2, [pc, #44]	@ (800241c <reset_alt_dif_buf+0x48>)
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	009b      	lsls	r3, r3, #2
 80023f4:	4413      	add	r3, r2
 80023f6:	f04f 0200 	mov.w	r2, #0
 80023fa:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < ALT_DIF_BUF_SIZE; ++i){
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	3301      	adds	r3, #1
 8002400:	60fb      	str	r3, [r7, #12]
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	2b04      	cmp	r3, #4
 8002406:	ddf2      	ble.n	80023ee <reset_alt_dif_buf+0x1a>
	}
	prev_alt = telemetry->altitude;
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	699b      	ldr	r3, [r3, #24]
 800240c:	4a04      	ldr	r2, [pc, #16]	@ (8002420 <reset_alt_dif_buf+0x4c>)
 800240e:	6013      	str	r3, [r2, #0]
}
 8002410:	bf00      	nop
 8002412:	3710      	adds	r7, #16
 8002414:	46bd      	mov	sp, r7
 8002416:	bd80      	pop	{r7, pc}
 8002418:	20000398 	.word	0x20000398
 800241c:	20000380 	.word	0x20000380
 8002420:	2000039c 	.word	0x2000039c

08002424 <get_avg_alt_dif>:

float get_avg_alt_dif() {
 8002424:	b5b0      	push	{r4, r5, r7, lr}
 8002426:	b084      	sub	sp, #16
 8002428:	af00      	add	r7, sp, #0
	float sum = 0;
 800242a:	f04f 0300 	mov.w	r3, #0
 800242e:	60fb      	str	r3, [r7, #12]
    float largest = alt_dif_buffer[0];
 8002430:	4b34      	ldr	r3, [pc, #208]	@ (8002504 <get_avg_alt_dif+0xe0>)
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	60bb      	str	r3, [r7, #8]
    float smallest = alt_dif_buffer[0];
 8002436:	4b33      	ldr	r3, [pc, #204]	@ (8002504 <get_avg_alt_dif+0xe0>)
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	607b      	str	r3, [r7, #4]
    for (int i = 0; i < ALT_DIF_BUF_SIZE; ++i){
 800243c:	2300      	movs	r3, #0
 800243e:	603b      	str	r3, [r7, #0]
 8002440:	e048      	b.n	80024d4 <get_avg_alt_dif+0xb0>
    	sum += alt_dif_buffer[i];
 8002442:	4a30      	ldr	r2, [pc, #192]	@ (8002504 <get_avg_alt_dif+0xe0>)
 8002444:	683b      	ldr	r3, [r7, #0]
 8002446:	009b      	lsls	r3, r3, #2
 8002448:	4413      	add	r3, r2
 800244a:	edd3 7a00 	vldr	s15, [r3]
 800244e:	ed97 7a03 	vldr	s14, [r7, #12]
 8002452:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002456:	edc7 7a03 	vstr	s15, [r7, #12]
    	largest = fmax(largest, alt_dif_buffer[i]);
 800245a:	68b8      	ldr	r0, [r7, #8]
 800245c:	f7fe f8a4 	bl	80005a8 <__aeabi_f2d>
 8002460:	4604      	mov	r4, r0
 8002462:	460d      	mov	r5, r1
 8002464:	4a27      	ldr	r2, [pc, #156]	@ (8002504 <get_avg_alt_dif+0xe0>)
 8002466:	683b      	ldr	r3, [r7, #0]
 8002468:	009b      	lsls	r3, r3, #2
 800246a:	4413      	add	r3, r2
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	4618      	mov	r0, r3
 8002470:	f7fe f89a 	bl	80005a8 <__aeabi_f2d>
 8002474:	4602      	mov	r2, r0
 8002476:	460b      	mov	r3, r1
 8002478:	ec43 2b11 	vmov	d1, r2, r3
 800247c:	ec45 4b10 	vmov	d0, r4, r5
 8002480:	f00b ffa1 	bl	800e3c6 <fmax>
 8002484:	ec53 2b10 	vmov	r2, r3, d0
 8002488:	4610      	mov	r0, r2
 800248a:	4619      	mov	r1, r3
 800248c:	f7fe fbdc 	bl	8000c48 <__aeabi_d2f>
 8002490:	4603      	mov	r3, r0
 8002492:	60bb      	str	r3, [r7, #8]
    	smallest = fmin (smallest, alt_dif_buffer[i]);
 8002494:	6878      	ldr	r0, [r7, #4]
 8002496:	f7fe f887 	bl	80005a8 <__aeabi_f2d>
 800249a:	4604      	mov	r4, r0
 800249c:	460d      	mov	r5, r1
 800249e:	4a19      	ldr	r2, [pc, #100]	@ (8002504 <get_avg_alt_dif+0xe0>)
 80024a0:	683b      	ldr	r3, [r7, #0]
 80024a2:	009b      	lsls	r3, r3, #2
 80024a4:	4413      	add	r3, r2
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	4618      	mov	r0, r3
 80024aa:	f7fe f87d 	bl	80005a8 <__aeabi_f2d>
 80024ae:	4602      	mov	r2, r0
 80024b0:	460b      	mov	r3, r1
 80024b2:	ec43 2b11 	vmov	d1, r2, r3
 80024b6:	ec45 4b10 	vmov	d0, r4, r5
 80024ba:	f00b ffae 	bl	800e41a <fmin>
 80024be:	ec53 2b10 	vmov	r2, r3, d0
 80024c2:	4610      	mov	r0, r2
 80024c4:	4619      	mov	r1, r3
 80024c6:	f7fe fbbf 	bl	8000c48 <__aeabi_d2f>
 80024ca:	4603      	mov	r3, r0
 80024cc:	607b      	str	r3, [r7, #4]
    for (int i = 0; i < ALT_DIF_BUF_SIZE; ++i){
 80024ce:	683b      	ldr	r3, [r7, #0]
 80024d0:	3301      	adds	r3, #1
 80024d2:	603b      	str	r3, [r7, #0]
 80024d4:	683b      	ldr	r3, [r7, #0]
 80024d6:	2b04      	cmp	r3, #4
 80024d8:	ddb3      	ble.n	8002442 <get_avg_alt_dif+0x1e>
    }
    return (sum - largest - smallest) / (ALT_DIF_BUF_SIZE - 2);
 80024da:	ed97 7a03 	vldr	s14, [r7, #12]
 80024de:	edd7 7a02 	vldr	s15, [r7, #8]
 80024e2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80024e6:	edd7 7a01 	vldr	s15, [r7, #4]
 80024ea:	ee77 7a67 	vsub.f32	s15, s14, s15
 80024ee:	eeb0 7a08 	vmov.f32	s14, #8	@ 0x40400000  3.0
 80024f2:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80024f6:	eef0 7a66 	vmov.f32	s15, s13
}
 80024fa:	eeb0 0a67 	vmov.f32	s0, s15
 80024fe:	3710      	adds	r7, #16
 8002500:	46bd      	mov	sp, r7
 8002502:	bdb0      	pop	{r4, r5, r7, pc}
 8002504:	20000380 	.word	0x20000380

08002508 <update_alt_dif_buf>:

void update_alt_dif_buf(Telemetry_t *telemetry) {
 8002508:	b580      	push	{r7, lr}
 800250a:	b084      	sub	sp, #16
 800250c:	af00      	add	r7, sp, #0
 800250e:	6078      	str	r0, [r7, #4]
    float cur_time = HAL_GetTick();
 8002510:	f002 f8f8 	bl	8004704 <HAL_GetTick>
 8002514:	ee07 0a90 	vmov	s15, r0
 8002518:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800251c:	edc7 7a03 	vstr	s15, [r7, #12]
    if (cur_time == prev_alt_time){
 8002520:	4b25      	ldr	r3, [pc, #148]	@ (80025b8 <update_alt_dif_buf+0xb0>)
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	ee07 3a90 	vmov	s15, r3
 8002528:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800252c:	ed97 7a03 	vldr	s14, [r7, #12]
 8002530:	eeb4 7a67 	vcmp.f32	s14, s15
 8002534:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002538:	d03a      	beq.n	80025b0 <update_alt_dif_buf+0xa8>
    	return;
    }
    alt_dif_buffer[alt_dif_buffer_idx] = (telemetry->altitude - prev_alt) / (cur_time - prev_alt_time) * 1000;
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	ed93 7a06 	vldr	s14, [r3, #24]
 8002540:	4b1e      	ldr	r3, [pc, #120]	@ (80025bc <update_alt_dif_buf+0xb4>)
 8002542:	edd3 7a00 	vldr	s15, [r3]
 8002546:	ee77 6a67 	vsub.f32	s13, s14, s15
 800254a:	4b1b      	ldr	r3, [pc, #108]	@ (80025b8 <update_alt_dif_buf+0xb0>)
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	ee07 3a90 	vmov	s15, r3
 8002552:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002556:	ed97 7a03 	vldr	s14, [r7, #12]
 800255a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800255e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002562:	4b17      	ldr	r3, [pc, #92]	@ (80025c0 <update_alt_dif_buf+0xb8>)
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 80025c4 <update_alt_dif_buf+0xbc>
 800256a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800256e:	4a16      	ldr	r2, [pc, #88]	@ (80025c8 <update_alt_dif_buf+0xc0>)
 8002570:	009b      	lsls	r3, r3, #2
 8002572:	4413      	add	r3, r2
 8002574:	edc3 7a00 	vstr	s15, [r3]
	alt_dif_buffer_idx = (alt_dif_buffer_idx + 1) % ALT_DIF_BUF_SIZE;
 8002578:	4b11      	ldr	r3, [pc, #68]	@ (80025c0 <update_alt_dif_buf+0xb8>)
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	1c59      	adds	r1, r3, #1
 800257e:	4b13      	ldr	r3, [pc, #76]	@ (80025cc <update_alt_dif_buf+0xc4>)
 8002580:	fb83 2301 	smull	r2, r3, r3, r1
 8002584:	105a      	asrs	r2, r3, #1
 8002586:	17cb      	asrs	r3, r1, #31
 8002588:	1ad2      	subs	r2, r2, r3
 800258a:	4613      	mov	r3, r2
 800258c:	009b      	lsls	r3, r3, #2
 800258e:	4413      	add	r3, r2
 8002590:	1aca      	subs	r2, r1, r3
 8002592:	4b0b      	ldr	r3, [pc, #44]	@ (80025c0 <update_alt_dif_buf+0xb8>)
 8002594:	601a      	str	r2, [r3, #0]
	prev_alt_time = cur_time;
 8002596:	edd7 7a03 	vldr	s15, [r7, #12]
 800259a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800259e:	ee17 2a90 	vmov	r2, s15
 80025a2:	4b05      	ldr	r3, [pc, #20]	@ (80025b8 <update_alt_dif_buf+0xb0>)
 80025a4:	601a      	str	r2, [r3, #0]
	prev_alt = telemetry->altitude;
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	699b      	ldr	r3, [r3, #24]
 80025aa:	4a04      	ldr	r2, [pc, #16]	@ (80025bc <update_alt_dif_buf+0xb4>)
 80025ac:	6013      	str	r3, [r2, #0]
 80025ae:	e000      	b.n	80025b2 <update_alt_dif_buf+0xaa>
    	return;
 80025b0:	bf00      	nop
}
 80025b2:	3710      	adds	r7, #16
 80025b4:	46bd      	mov	sp, r7
 80025b6:	bd80      	pop	{r7, pc}
 80025b8:	20000398 	.word	0x20000398
 80025bc:	2000039c 	.word	0x2000039c
 80025c0:	20000394 	.word	0x20000394
 80025c4:	447a0000 	.word	0x447a0000
 80025c8:	20000380 	.word	0x20000380
 80025cc:	66666667 	.word	0x66666667

080025d0 <update_fsm>:

void update_fsm(Telemetry_t *telemetry){
 80025d0:	b5b0      	push	{r4, r5, r7, lr}
 80025d2:	b082      	sub	sp, #8
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	6078      	str	r0, [r7, #4]
	if (strcmp(telemetry->state, "LAUNCH_PAD") == 0){
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	3307      	adds	r3, #7
 80025dc:	497c      	ldr	r1, [pc, #496]	@ (80027d0 <update_fsm+0x200>)
 80025de:	4618      	mov	r0, r3
 80025e0:	f7fd fe16 	bl	8000210 <strcmp>
 80025e4:	4603      	mov	r3, r0
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d115      	bne.n	8002616 <update_fsm+0x46>
		if (get_avg_alt_dif() > LAUNCH_THRESHOLD){
 80025ea:	f7ff ff1b 	bl	8002424 <get_avg_alt_dif>
 80025ee:	eef0 7a40 	vmov.f32	s15, s0
 80025f2:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 80025f6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80025fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025fe:	dc00      	bgt.n	8002602 <update_fsm+0x32>
		if (get_avg_alt_dif() > LANDED_THRESHOLD && telemetry->sent_payload_release == 1){
			strcpy(telemetry->state, "LANDED");
			telemetry->paraglider_active = 0;
		}
	}
}
 8002600:	e0da      	b.n	80027b8 <update_fsm+0x1e8>
			strcpy(telemetry->state, "ASCENT");
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	3307      	adds	r3, #7
 8002606:	4a73      	ldr	r2, [pc, #460]	@ (80027d4 <update_fsm+0x204>)
 8002608:	6810      	ldr	r0, [r2, #0]
 800260a:	6018      	str	r0, [r3, #0]
 800260c:	8891      	ldrh	r1, [r2, #4]
 800260e:	7992      	ldrb	r2, [r2, #6]
 8002610:	8099      	strh	r1, [r3, #4]
 8002612:	719a      	strb	r2, [r3, #6]
}
 8002614:	e0d0      	b.n	80027b8 <update_fsm+0x1e8>
	else if (strcmp(telemetry->state, "ASCENT") == 0){
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	3307      	adds	r3, #7
 800261a:	496e      	ldr	r1, [pc, #440]	@ (80027d4 <update_fsm+0x204>)
 800261c:	4618      	mov	r0, r3
 800261e:	f7fd fdf7 	bl	8000210 <strcmp>
 8002622:	4603      	mov	r3, r0
 8002624:	2b00      	cmp	r3, #0
 8002626:	d115      	bne.n	8002654 <update_fsm+0x84>
		if (get_avg_alt_dif() < APOGEE_THRESHOLD){
 8002628:	f7ff fefc 	bl	8002424 <get_avg_alt_dif>
 800262c:	eef0 7a40 	vmov.f32	s15, s0
 8002630:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 8002634:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002638:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800263c:	d400      	bmi.n	8002640 <update_fsm+0x70>
}
 800263e:	e0bb      	b.n	80027b8 <update_fsm+0x1e8>
			strcpy(telemetry->state, "APOGEE");
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	3307      	adds	r3, #7
 8002644:	4a64      	ldr	r2, [pc, #400]	@ (80027d8 <update_fsm+0x208>)
 8002646:	6810      	ldr	r0, [r2, #0]
 8002648:	6018      	str	r0, [r3, #0]
 800264a:	8891      	ldrh	r1, [r2, #4]
 800264c:	7992      	ldrb	r2, [r2, #6]
 800264e:	8099      	strh	r1, [r3, #4]
 8002650:	719a      	strb	r2, [r3, #6]
}
 8002652:	e0b1      	b.n	80027b8 <update_fsm+0x1e8>
	else if (strcmp(telemetry->state, "APOGEE") == 0){
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	3307      	adds	r3, #7
 8002658:	495f      	ldr	r1, [pc, #380]	@ (80027d8 <update_fsm+0x208>)
 800265a:	4618      	mov	r0, r3
 800265c:	f7fd fdd8 	bl	8000210 <strcmp>
 8002660:	4603      	mov	r3, r0
 8002662:	2b00      	cmp	r3, #0
 8002664:	d10e      	bne.n	8002684 <update_fsm+0xb4>
		if (telemetry->sent_apogee == 1){
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	f893 30b0 	ldrb.w	r3, [r3, #176]	@ 0xb0
 800266c:	2b01      	cmp	r3, #1
 800266e:	f040 80a3 	bne.w	80027b8 <update_fsm+0x1e8>
			strcpy(telemetry->state, "DESCENT");
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	3307      	adds	r3, #7
 8002676:	4959      	ldr	r1, [pc, #356]	@ (80027dc <update_fsm+0x20c>)
 8002678:	461a      	mov	r2, r3
 800267a:	460b      	mov	r3, r1
 800267c:	cb03      	ldmia	r3!, {r0, r1}
 800267e:	6010      	str	r0, [r2, #0]
 8002680:	6051      	str	r1, [r2, #4]
}
 8002682:	e099      	b.n	80027b8 <update_fsm+0x1e8>
	else if (strcmp(telemetry->state, "DESCENT") == 0){
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	3307      	adds	r3, #7
 8002688:	4954      	ldr	r1, [pc, #336]	@ (80027dc <update_fsm+0x20c>)
 800268a:	4618      	mov	r0, r3
 800268c:	f7fd fdc0 	bl	8000210 <strcmp>
 8002690:	4603      	mov	r3, r0
 8002692:	2b00      	cmp	r3, #0
 8002694:	d131      	bne.n	80026fa <update_fsm+0x12a>
		if (telemetry->altitude <= CONTAINER_RELEASE_ALT_PERCENTAGE * telemetry->max_altitude){
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	699b      	ldr	r3, [r3, #24]
 800269a:	4618      	mov	r0, r3
 800269c:	f7fd ff84 	bl	80005a8 <__aeabi_f2d>
 80026a0:	4604      	mov	r4, r0
 80026a2:	460d      	mov	r5, r1
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80026aa:	4618      	mov	r0, r3
 80026ac:	f7fd ff7c 	bl	80005a8 <__aeabi_f2d>
 80026b0:	a343      	add	r3, pc, #268	@ (adr r3, 80027c0 <update_fsm+0x1f0>)
 80026b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026b6:	f7fd ffcf 	bl	8000658 <__aeabi_dmul>
 80026ba:	4602      	mov	r2, r0
 80026bc:	460b      	mov	r3, r1
 80026be:	4620      	mov	r0, r4
 80026c0:	4629      	mov	r1, r5
 80026c2:	f7fe fa45 	bl	8000b50 <__aeabi_dcmple>
 80026c6:	4603      	mov	r3, r0
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d100      	bne.n	80026ce <update_fsm+0xfe>
}
 80026cc:	e074      	b.n	80027b8 <update_fsm+0x1e8>
			strcpy(telemetry->state, "PROBE_RELEASE");
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	3307      	adds	r3, #7
 80026d2:	4a43      	ldr	r2, [pc, #268]	@ (80027e0 <update_fsm+0x210>)
 80026d4:	461c      	mov	r4, r3
 80026d6:	4613      	mov	r3, r2
 80026d8:	cb07      	ldmia	r3!, {r0, r1, r2}
 80026da:	6020      	str	r0, [r4, #0]
 80026dc:	6061      	str	r1, [r4, #4]
 80026de:	60a2      	str	r2, [r4, #8]
 80026e0:	881b      	ldrh	r3, [r3, #0]
 80026e2:	81a3      	strh	r3, [r4, #12]
			Release_Container();
 80026e4:	f001 f8d4 	bl	8003890 <Release_Container>
			telemetry->container_released = 1;
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	2201      	movs	r2, #1
 80026ec:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
			telemetry->paraglider_active = 1;
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	2201      	movs	r2, #1
 80026f4:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
}
 80026f8:	e05e      	b.n	80027b8 <update_fsm+0x1e8>
	else if (strcmp(telemetry->state, "PROBE_RELEASE") == 0){
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	3307      	adds	r3, #7
 80026fe:	4938      	ldr	r1, [pc, #224]	@ (80027e0 <update_fsm+0x210>)
 8002700:	4618      	mov	r0, r3
 8002702:	f7fd fd85 	bl	8000210 <strcmp>
 8002706:	4603      	mov	r3, r0
 8002708:	2b00      	cmp	r3, #0
 800270a:	d12a      	bne.n	8002762 <update_fsm+0x192>
		if (telemetry->altitude <= PAYLOAD_RELEASE_ALT || get_avg_alt_dif() > LANDED_THRESHOLD){
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	edd3 7a06 	vldr	s15, [r3, #24]
 8002712:	eeb0 7a08 	vmov.f32	s14, #8	@ 0x40400000  3.0
 8002716:	eef4 7ac7 	vcmpe.f32	s15, s14
 800271a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800271e:	d90f      	bls.n	8002740 <update_fsm+0x170>
 8002720:	f7ff fe80 	bl	8002424 <get_avg_alt_dif>
 8002724:	ee10 3a10 	vmov	r3, s0
 8002728:	4618      	mov	r0, r3
 800272a:	f7fd ff3d 	bl	80005a8 <__aeabi_f2d>
 800272e:	a326      	add	r3, pc, #152	@ (adr r3, 80027c8 <update_fsm+0x1f8>)
 8002730:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002734:	f7fe fa20 	bl	8000b78 <__aeabi_dcmpgt>
 8002738:	4603      	mov	r3, r0
 800273a:	2b00      	cmp	r3, #0
 800273c:	d100      	bne.n	8002740 <update_fsm+0x170>
}
 800273e:	e03b      	b.n	80027b8 <update_fsm+0x1e8>
			strcpy(telemetry->state, "PAYLOAD_RELEASE");
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	3307      	adds	r3, #7
 8002744:	4a27      	ldr	r2, [pc, #156]	@ (80027e4 <update_fsm+0x214>)
 8002746:	461c      	mov	r4, r3
 8002748:	4615      	mov	r5, r2
 800274a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800274c:	6020      	str	r0, [r4, #0]
 800274e:	6061      	str	r1, [r4, #4]
 8002750:	60a2      	str	r2, [r4, #8]
 8002752:	60e3      	str	r3, [r4, #12]
			Release_Payload();
 8002754:	f001 f84c 	bl	80037f0 <Release_Payload>
			telemetry->payload_released = 1;
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	2201      	movs	r2, #1
 800275c:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
}
 8002760:	e02a      	b.n	80027b8 <update_fsm+0x1e8>
	else if (strcmp(telemetry->state, "PAYLOAD_RELEASE") == 0){
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	3307      	adds	r3, #7
 8002766:	491f      	ldr	r1, [pc, #124]	@ (80027e4 <update_fsm+0x214>)
 8002768:	4618      	mov	r0, r3
 800276a:	f7fd fd51 	bl	8000210 <strcmp>
 800276e:	4603      	mov	r3, r0
 8002770:	2b00      	cmp	r3, #0
 8002772:	d121      	bne.n	80027b8 <update_fsm+0x1e8>
		if (get_avg_alt_dif() > LANDED_THRESHOLD && telemetry->sent_payload_release == 1){
 8002774:	f7ff fe56 	bl	8002424 <get_avg_alt_dif>
 8002778:	ee10 3a10 	vmov	r3, s0
 800277c:	4618      	mov	r0, r3
 800277e:	f7fd ff13 	bl	80005a8 <__aeabi_f2d>
 8002782:	a311      	add	r3, pc, #68	@ (adr r3, 80027c8 <update_fsm+0x1f8>)
 8002784:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002788:	f7fe f9f6 	bl	8000b78 <__aeabi_dcmpgt>
 800278c:	4603      	mov	r3, r0
 800278e:	2b00      	cmp	r3, #0
 8002790:	d100      	bne.n	8002794 <update_fsm+0x1c4>
}
 8002792:	e011      	b.n	80027b8 <update_fsm+0x1e8>
		if (get_avg_alt_dif() > LANDED_THRESHOLD && telemetry->sent_payload_release == 1){
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	f893 30b1 	ldrb.w	r3, [r3, #177]	@ 0xb1
 800279a:	2b01      	cmp	r3, #1
 800279c:	d10c      	bne.n	80027b8 <update_fsm+0x1e8>
			strcpy(telemetry->state, "LANDED");
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	3307      	adds	r3, #7
 80027a2:	4a11      	ldr	r2, [pc, #68]	@ (80027e8 <update_fsm+0x218>)
 80027a4:	6810      	ldr	r0, [r2, #0]
 80027a6:	6018      	str	r0, [r3, #0]
 80027a8:	8891      	ldrh	r1, [r2, #4]
 80027aa:	7992      	ldrb	r2, [r2, #6]
 80027ac:	8099      	strh	r1, [r3, #4]
 80027ae:	719a      	strb	r2, [r3, #6]
			telemetry->paraglider_active = 0;
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	2200      	movs	r2, #0
 80027b4:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
}
 80027b8:	bf00      	nop
 80027ba:	3708      	adds	r7, #8
 80027bc:	46bd      	mov	sp, r7
 80027be:	bdb0      	pop	{r4, r5, r7, pc}
 80027c0:	9999999a 	.word	0x9999999a
 80027c4:	3fe99999 	.word	0x3fe99999
 80027c8:	9999999a 	.word	0x9999999a
 80027cc:	bfc99999 	.word	0xbfc99999
 80027d0:	08010280 	.word	0x08010280
 80027d4:	0801028c 	.word	0x0801028c
 80027d8:	08010294 	.word	0x08010294
 80027dc:	0801029c 	.word	0x0801029c
 80027e0:	080102a4 	.word	0x080102a4
 80027e4:	080102b4 	.word	0x080102b4
 80027e8:	080102c4 	.word	0x080102c4

080027ec <set_gps>:
char parse_buf[255];
char gps_lat_dir;
char gps_long_dir;
uint32_t time_dif;

uint8_t set_gps(char* buf, uint8_t order, Telemetry_t *telemetry){
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b086      	sub	sp, #24
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	60f8      	str	r0, [r7, #12]
 80027f4:	460b      	mov	r3, r1
 80027f6:	607a      	str	r2, [r7, #4]
 80027f8:	72fb      	strb	r3, [r7, #11]
	char tmp[2];

	if(strlen(buf)==0)
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	781b      	ldrb	r3, [r3, #0]
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d101      	bne.n	8002806 <set_gps+0x1a>
		return 0;
 8002802:	2300      	movs	r3, #0
 8002804:	e0cb      	b.n	800299e <set_gps+0x1b2>

	switch(order) {
 8002806:	7afb      	ldrb	r3, [r7, #11]
 8002808:	2b09      	cmp	r3, #9
 800280a:	f200 80c0 	bhi.w	800298e <set_gps+0x1a2>
 800280e:	a201      	add	r2, pc, #4	@ (adr r2, 8002814 <set_gps+0x28>)
 8002810:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002814:	0800283d 	.word	0x0800283d
 8002818:	08002875 	.word	0x08002875
 800281c:	080028cf 	.word	0x080028cf
 8002820:	080028f7 	.word	0x080028f7
 8002824:	08002919 	.word	0x08002919
 8002828:	08002941 	.word	0x08002941
 800282c:	0800298f 	.word	0x0800298f
 8002830:	08002963 	.word	0x08002963
 8002834:	0800298f 	.word	0x0800298f
 8002838:	08002975 	.word	0x08002975
	case 0: //STATUS
		if (strlen(buf)<5 || buf[0] != 'G' || buf[2] != 'G' || buf[3] != 'G' || buf[4] != 'A'){
 800283c:	68f8      	ldr	r0, [r7, #12]
 800283e:	f7fd fd47 	bl	80002d0 <strlen>
 8002842:	4603      	mov	r3, r0
 8002844:	2b04      	cmp	r3, #4
 8002846:	d913      	bls.n	8002870 <set_gps+0x84>
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	781b      	ldrb	r3, [r3, #0]
 800284c:	2b47      	cmp	r3, #71	@ 0x47
 800284e:	d10f      	bne.n	8002870 <set_gps+0x84>
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	3302      	adds	r3, #2
 8002854:	781b      	ldrb	r3, [r3, #0]
 8002856:	2b47      	cmp	r3, #71	@ 0x47
 8002858:	d10a      	bne.n	8002870 <set_gps+0x84>
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	3303      	adds	r3, #3
 800285e:	781b      	ldrb	r3, [r3, #0]
 8002860:	2b47      	cmp	r3, #71	@ 0x47
 8002862:	d105      	bne.n	8002870 <set_gps+0x84>
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	3304      	adds	r3, #4
 8002868:	781b      	ldrb	r3, [r3, #0]
 800286a:	2b41      	cmp	r3, #65	@ 0x41
 800286c:	f000 8091 	beq.w	8002992 <set_gps+0x1a6>
			return 1;
 8002870:	2301      	movs	r3, #1
 8002872:	e094      	b.n	800299e <set_gps+0x1b2>
		}
		break;
	case 1: //TIME
		memcpy(tmp, &buf[0], 2);
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	881b      	ldrh	r3, [r3, #0]
 8002878:	b29b      	uxth	r3, r3
 800287a:	82bb      	strh	r3, [r7, #20]
		telemetry->gps_time_hr = atoi(tmp);
 800287c:	f107 0314 	add.w	r3, r7, #20
 8002880:	4618      	mov	r0, r3
 8002882:	f006 feca 	bl	800961a <atoi>
 8002886:	4603      	mov	r3, r0
 8002888:	b2da      	uxtb	r2, r3
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		memcpy(tmp, &buf[2], 2);
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	3302      	adds	r3, #2
 8002894:	881b      	ldrh	r3, [r3, #0]
 8002896:	b29b      	uxth	r3, r3
 8002898:	82bb      	strh	r3, [r7, #20]
		telemetry->gps_time_min = atoi(tmp);
 800289a:	f107 0314 	add.w	r3, r7, #20
 800289e:	4618      	mov	r0, r3
 80028a0:	f006 febb 	bl	800961a <atoi>
 80028a4:	4603      	mov	r3, r0
 80028a6:	b2da      	uxtb	r2, r3
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
		memcpy(tmp, &buf[4], 2);
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	3304      	adds	r3, #4
 80028b2:	881b      	ldrh	r3, [r3, #0]
 80028b4:	b29b      	uxth	r3, r3
 80028b6:	82bb      	strh	r3, [r7, #20]
		telemetry->gps_time_sec = atoi(tmp);
 80028b8:	f107 0314 	add.w	r3, r7, #20
 80028bc:	4618      	mov	r0, r3
 80028be:	f006 feac 	bl	800961a <atoi>
 80028c2:	4603      	mov	r3, r0
 80028c4:	b2da      	uxtb	r2, r3
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

		break;
 80028cc:	e066      	b.n	800299c <set_gps+0x1b0>
	case 2: //LATITUDE
		telemetry->gps_latitude = atof(buf) / 100;
 80028ce:	68f8      	ldr	r0, [r7, #12]
 80028d0:	f006 fea0 	bl	8009614 <atof>
 80028d4:	ec51 0b10 	vmov	r0, r1, d0
 80028d8:	f04f 0200 	mov.w	r2, #0
 80028dc:	4b32      	ldr	r3, [pc, #200]	@ (80029a8 <set_gps+0x1bc>)
 80028de:	f7fd ffe5 	bl	80008ac <__aeabi_ddiv>
 80028e2:	4602      	mov	r2, r0
 80028e4:	460b      	mov	r3, r1
 80028e6:	4610      	mov	r0, r2
 80028e8:	4619      	mov	r1, r3
 80028ea:	f7fe f9ad 	bl	8000c48 <__aeabi_d2f>
 80028ee:	4602      	mov	r2, r0
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	64da      	str	r2, [r3, #76]	@ 0x4c
		break;
 80028f4:	e052      	b.n	800299c <set_gps+0x1b0>
	case 3: //LATITUDE_DIR
		gps_lat_dir = *buf;
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	781a      	ldrb	r2, [r3, #0]
 80028fa:	4b2c      	ldr	r3, [pc, #176]	@ (80029ac <set_gps+0x1c0>)
 80028fc:	701a      	strb	r2, [r3, #0]
		if (gps_lat_dir == 'S') {
 80028fe:	4b2b      	ldr	r3, [pc, #172]	@ (80029ac <set_gps+0x1c0>)
 8002900:	781b      	ldrb	r3, [r3, #0]
 8002902:	2b53      	cmp	r3, #83	@ 0x53
 8002904:	d147      	bne.n	8002996 <set_gps+0x1aa>
			telemetry->gps_latitude*= -1;
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 800290c:	eef1 7a67 	vneg.f32	s15, s15
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	edc3 7a13 	vstr	s15, [r3, #76]	@ 0x4c
		}
		break;
 8002916:	e03e      	b.n	8002996 <set_gps+0x1aa>
	case 4: //LONGITUDE
		telemetry->gps_longitude = atof(buf) / 100;
 8002918:	68f8      	ldr	r0, [r7, #12]
 800291a:	f006 fe7b 	bl	8009614 <atof>
 800291e:	ec51 0b10 	vmov	r0, r1, d0
 8002922:	f04f 0200 	mov.w	r2, #0
 8002926:	4b20      	ldr	r3, [pc, #128]	@ (80029a8 <set_gps+0x1bc>)
 8002928:	f7fd ffc0 	bl	80008ac <__aeabi_ddiv>
 800292c:	4602      	mov	r2, r0
 800292e:	460b      	mov	r3, r1
 8002930:	4610      	mov	r0, r2
 8002932:	4619      	mov	r1, r3
 8002934:	f7fe f988 	bl	8000c48 <__aeabi_d2f>
 8002938:	4602      	mov	r2, r0
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	651a      	str	r2, [r3, #80]	@ 0x50
		break;
 800293e:	e02d      	b.n	800299c <set_gps+0x1b0>
	case 5: //LONGITUDE DIR
		gps_long_dir = *buf;
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	781a      	ldrb	r2, [r3, #0]
 8002944:	4b1a      	ldr	r3, [pc, #104]	@ (80029b0 <set_gps+0x1c4>)
 8002946:	701a      	strb	r2, [r3, #0]
		if (gps_long_dir == 'W') {
 8002948:	4b19      	ldr	r3, [pc, #100]	@ (80029b0 <set_gps+0x1c4>)
 800294a:	781b      	ldrb	r3, [r3, #0]
 800294c:	2b57      	cmp	r3, #87	@ 0x57
 800294e:	d124      	bne.n	800299a <set_gps+0x1ae>
			telemetry->gps_longitude*= -1;
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 8002956:	eef1 7a67 	vneg.f32	s15, s15
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	edc3 7a14 	vstr	s15, [r3, #80]	@ 0x50
		}
		break;
 8002960:	e01b      	b.n	800299a <set_gps+0x1ae>
	case 7: //SATS
		telemetry->gps_sats = atoi(buf);
 8002962:	68f8      	ldr	r0, [r7, #12]
 8002964:	f006 fe59 	bl	800961a <atoi>
 8002968:	4603      	mov	r3, r0
 800296a:	b2da      	uxtb	r2, r3
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
		break;
 8002972:	e013      	b.n	800299c <set_gps+0x1b0>
	case 9: //ALTITUDE
		telemetry->gps_altitude = atof(buf);
 8002974:	68f8      	ldr	r0, [r7, #12]
 8002976:	f006 fe4d 	bl	8009614 <atof>
 800297a:	ec53 2b10 	vmov	r2, r3, d0
 800297e:	4610      	mov	r0, r2
 8002980:	4619      	mov	r1, r3
 8002982:	f7fe f961 	bl	8000c48 <__aeabi_d2f>
 8002986:	4602      	mov	r2, r0
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	649a      	str	r2, [r3, #72]	@ 0x48
		break;
 800298c:	e006      	b.n	800299c <set_gps+0x1b0>
	default:
		break;
 800298e:	bf00      	nop
 8002990:	e004      	b.n	800299c <set_gps+0x1b0>
		break;
 8002992:	bf00      	nop
 8002994:	e002      	b.n	800299c <set_gps+0x1b0>
		break;
 8002996:	bf00      	nop
 8002998:	e000      	b.n	800299c <set_gps+0x1b0>
		break;
 800299a:	bf00      	nop
	}

	return 0;
 800299c:	2300      	movs	r3, #0
}
 800299e:	4618      	mov	r0, r3
 80029a0:	3718      	adds	r7, #24
 80029a2:	46bd      	mov	sp, r7
 80029a4:	bd80      	pop	{r7, pc}
 80029a6:	bf00      	nop
 80029a8:	40590000 	.word	0x40590000
 80029ac:	2000059f 	.word	0x2000059f
 80029b0:	200005a0 	.word	0x200005a0

080029b4 <parse_nmea>:

bool parse_nmea(char *buf, Telemetry_t *telemetry){
 80029b4:	b580      	push	{r7, lr}
 80029b6:	b084      	sub	sp, #16
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	6078      	str	r0, [r7, #4]
 80029bc:	6039      	str	r1, [r7, #0]
	uint8_t i;
	uint8_t last = 0;
 80029be:	2300      	movs	r3, #0
 80029c0:	73bb      	strb	r3, [r7, #14]
	uint8_t order = 0;
 80029c2:	2300      	movs	r3, #0
 80029c4:	737b      	strb	r3, [r7, #13]

	for(i=0; i<255;i++){
 80029c6:	2300      	movs	r3, #0
 80029c8:	73fb      	strb	r3, [r7, #15]
 80029ca:	e033      	b.n	8002a34 <parse_nmea+0x80>
		if ( buf[i] == 44 ){
 80029cc:	7bfb      	ldrb	r3, [r7, #15]
 80029ce:	687a      	ldr	r2, [r7, #4]
 80029d0:	4413      	add	r3, r2
 80029d2:	781b      	ldrb	r3, [r3, #0]
 80029d4:	2b2c      	cmp	r3, #44	@ 0x2c
 80029d6:	d124      	bne.n	8002a22 <parse_nmea+0x6e>
			if (last != i){
 80029d8:	7bba      	ldrb	r2, [r7, #14]
 80029da:	7bfb      	ldrb	r3, [r7, #15]
 80029dc:	429a      	cmp	r2, r3
 80029de:	d019      	beq.n	8002a14 <parse_nmea+0x60>
				memset(parse_buf, '\000', sizeof parse_buf);
 80029e0:	22ff      	movs	r2, #255	@ 0xff
 80029e2:	2100      	movs	r1, #0
 80029e4:	4818      	ldr	r0, [pc, #96]	@ (8002a48 <parse_nmea+0x94>)
 80029e6:	f008 fa70 	bl	800aeca <memset>
				memcpy(parse_buf, &buf[last], i-last);
 80029ea:	7bbb      	ldrb	r3, [r7, #14]
 80029ec:	687a      	ldr	r2, [r7, #4]
 80029ee:	18d1      	adds	r1, r2, r3
 80029f0:	7bfa      	ldrb	r2, [r7, #15]
 80029f2:	7bbb      	ldrb	r3, [r7, #14]
 80029f4:	1ad3      	subs	r3, r2, r3
 80029f6:	461a      	mov	r2, r3
 80029f8:	4813      	ldr	r0, [pc, #76]	@ (8002a48 <parse_nmea+0x94>)
 80029fa:	f008 fb22 	bl	800b042 <memcpy>
				if(set_gps(parse_buf, order, telemetry)){
 80029fe:	7b7b      	ldrb	r3, [r7, #13]
 8002a00:	683a      	ldr	r2, [r7, #0]
 8002a02:	4619      	mov	r1, r3
 8002a04:	4810      	ldr	r0, [pc, #64]	@ (8002a48 <parse_nmea+0x94>)
 8002a06:	f7ff fef1 	bl	80027ec <set_gps>
 8002a0a:	4603      	mov	r3, r0
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d001      	beq.n	8002a14 <parse_nmea+0x60>
					return false;
 8002a10:	2300      	movs	r3, #0
 8002a12:	e015      	b.n	8002a40 <parse_nmea+0x8c>
				}
			}
			last = i + 1;
 8002a14:	7bfb      	ldrb	r3, [r7, #15]
 8002a16:	3301      	adds	r3, #1
 8002a18:	73bb      	strb	r3, [r7, #14]
			order = order + 1;
 8002a1a:	7b7b      	ldrb	r3, [r7, #13]
 8002a1c:	3301      	adds	r3, #1
 8002a1e:	737b      	strb	r3, [r7, #13]
 8002a20:	e005      	b.n	8002a2e <parse_nmea+0x7a>
		} else if (buf[i] == 42) {
 8002a22:	7bfb      	ldrb	r3, [r7, #15]
 8002a24:	687a      	ldr	r2, [r7, #4]
 8002a26:	4413      	add	r3, r2
 8002a28:	781b      	ldrb	r3, [r3, #0]
 8002a2a:	2b2a      	cmp	r3, #42	@ 0x2a
 8002a2c:	d006      	beq.n	8002a3c <parse_nmea+0x88>
	for(i=0; i<255;i++){
 8002a2e:	7bfb      	ldrb	r3, [r7, #15]
 8002a30:	3301      	adds	r3, #1
 8002a32:	73fb      	strb	r3, [r7, #15]
 8002a34:	7bfb      	ldrb	r3, [r7, #15]
 8002a36:	2bff      	cmp	r3, #255	@ 0xff
 8002a38:	d1c8      	bne.n	80029cc <parse_nmea+0x18>
 8002a3a:	e000      	b.n	8002a3e <parse_nmea+0x8a>
			break;
 8002a3c:	bf00      	nop
		}
	}

	return true;
 8002a3e:	2301      	movs	r3, #1
}
 8002a40:	4618      	mov	r0, r3
 8002a42:	3710      	adds	r7, #16
 8002a44:	46bd      	mov	sp, r7
 8002a46:	bd80      	pop	{r7, pc}
 8002a48:	200004a0 	.word	0x200004a0

08002a4c <init_gps>:

void init_gps(I2C_HandleTypeDef *hi2c, Telemetry_t *telemetry)
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	b088      	sub	sp, #32
 8002a50:	af02      	add	r7, sp, #8
 8002a52:	6078      	str	r0, [r7, #4]
 8002a54:	6039      	str	r1, [r7, #0]
	if (HAL_I2C_IsDeviceReady(hi2c, PA1010D_ADDRESS, 3, 5) != HAL_OK) return;
 8002a56:	2305      	movs	r3, #5
 8002a58:	2203      	movs	r2, #3
 8002a5a:	2120      	movs	r1, #32
 8002a5c:	6878      	ldr	r0, [r7, #4]
 8002a5e:	f003 fba3 	bl	80061a8 <HAL_I2C_IsDeviceReady>
 8002a62:	4603      	mov	r3, r0
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d150      	bne.n	8002b0a <init_gps+0xbe>
	uint8_t pa1010d_bytebuf;

	HAL_I2C_Master_Transmit(hi2c, PA1010D_ADDRESS, PA1010D_MODE, strlen( (char *)PA1010D_MODE), 1000);
 8002a68:	482a      	ldr	r0, [pc, #168]	@ (8002b14 <init_gps+0xc8>)
 8002a6a:	f7fd fc31 	bl	80002d0 <strlen>
 8002a6e:	4603      	mov	r3, r0
 8002a70:	b29b      	uxth	r3, r3
 8002a72:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002a76:	9200      	str	r2, [sp, #0]
 8002a78:	4a26      	ldr	r2, [pc, #152]	@ (8002b14 <init_gps+0xc8>)
 8002a7a:	2120      	movs	r1, #32
 8002a7c:	6878      	ldr	r0, [r7, #4]
 8002a7e:	f002 fd37 	bl	80054f0 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Transmit(hi2c, PA1010D_ADDRESS, PA1010D_RATE, strlen( (char *)PA1010D_RATE), 1000);
 8002a82:	4825      	ldr	r0, [pc, #148]	@ (8002b18 <init_gps+0xcc>)
 8002a84:	f7fd fc24 	bl	80002d0 <strlen>
 8002a88:	4603      	mov	r3, r0
 8002a8a:	b29b      	uxth	r3, r3
 8002a8c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002a90:	9200      	str	r2, [sp, #0]
 8002a92:	4a21      	ldr	r2, [pc, #132]	@ (8002b18 <init_gps+0xcc>)
 8002a94:	2120      	movs	r1, #32
 8002a96:	6878      	ldr	r0, [r7, #4]
 8002a98:	f002 fd2a 	bl	80054f0 <HAL_I2C_Master_Transmit>
//	pa_init_ret[2] = HAL_I2C_Master_Transmit(hi2c, PA1010D_ADDRESS, PA1010D_SAT, strlen( (char *)PA1010D_SAT), 1000);
//	pa_init_ret[3] = HAL_I2C_Master_Transmit(hi2c, PA1010D_ADDRESS, PA1010D_CFG, strlen( (char *)PA1010D_CFG), 1000);

//	HAL_Delay(10000);
	//Wait for stabilization
	for(int j=0; j<10; j++){
 8002a9c:	2300      	movs	r3, #0
 8002a9e:	617b      	str	r3, [r7, #20]
 8002aa0:	e02b      	b.n	8002afa <init_gps+0xae>
		for(int i=0; i<255; i++){
 8002aa2:	2300      	movs	r3, #0
 8002aa4:	613b      	str	r3, [r7, #16]
 8002aa6:	e015      	b.n	8002ad4 <init_gps+0x88>
			HAL_I2C_Master_Receive(hi2c, PA1010D_ADDRESS, &pa1010d_bytebuf, 1, HAL_MAX_DELAY);
 8002aa8:	f107 020f 	add.w	r2, r7, #15
 8002aac:	f04f 33ff 	mov.w	r3, #4294967295
 8002ab0:	9300      	str	r3, [sp, #0]
 8002ab2:	2301      	movs	r3, #1
 8002ab4:	2120      	movs	r1, #32
 8002ab6:	6878      	ldr	r0, [r7, #4]
 8002ab8:	f002 fe18 	bl	80056ec <HAL_I2C_Master_Receive>
			if (pa1010d_bytebuf == '$'){
 8002abc:	7bfb      	ldrb	r3, [r7, #15]
 8002abe:	2b24      	cmp	r3, #36	@ 0x24
 8002ac0:	d00c      	beq.n	8002adc <init_gps+0x90>
				break;
			}
			pa_buf[i] = pa1010d_bytebuf;
 8002ac2:	7bf9      	ldrb	r1, [r7, #15]
 8002ac4:	4a15      	ldr	r2, [pc, #84]	@ (8002b1c <init_gps+0xd0>)
 8002ac6:	693b      	ldr	r3, [r7, #16]
 8002ac8:	4413      	add	r3, r2
 8002aca:	460a      	mov	r2, r1
 8002acc:	701a      	strb	r2, [r3, #0]
		for(int i=0; i<255; i++){
 8002ace:	693b      	ldr	r3, [r7, #16]
 8002ad0:	3301      	adds	r3, #1
 8002ad2:	613b      	str	r3, [r7, #16]
 8002ad4:	693b      	ldr	r3, [r7, #16]
 8002ad6:	2bfe      	cmp	r3, #254	@ 0xfe
 8002ad8:	dde6      	ble.n	8002aa8 <init_gps+0x5c>
 8002ada:	e000      	b.n	8002ade <init_gps+0x92>
				break;
 8002adc:	bf00      	nop
		}
		if (j>5){
 8002ade:	697b      	ldr	r3, [r7, #20]
 8002ae0:	2b05      	cmp	r3, #5
 8002ae2:	dd03      	ble.n	8002aec <init_gps+0xa0>
			parse_nmea(pa_buf, telemetry);
 8002ae4:	6839      	ldr	r1, [r7, #0]
 8002ae6:	480d      	ldr	r0, [pc, #52]	@ (8002b1c <init_gps+0xd0>)
 8002ae8:	f7ff ff64 	bl	80029b4 <parse_nmea>
		}
		HAL_Delay(500);
 8002aec:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002af0:	f001 fe14 	bl	800471c <HAL_Delay>
	for(int j=0; j<10; j++){
 8002af4:	697b      	ldr	r3, [r7, #20]
 8002af6:	3301      	adds	r3, #1
 8002af8:	617b      	str	r3, [r7, #20]
 8002afa:	697b      	ldr	r3, [r7, #20]
 8002afc:	2b09      	cmp	r3, #9
 8002afe:	ddd0      	ble.n	8002aa2 <init_gps+0x56>
	}

	flush_gps(hi2c, telemetry);
 8002b00:	6839      	ldr	r1, [r7, #0]
 8002b02:	6878      	ldr	r0, [r7, #4]
 8002b04:	f000 f854 	bl	8002bb0 <flush_gps>
 8002b08:	e000      	b.n	8002b0c <init_gps+0xc0>
	if (HAL_I2C_IsDeviceReady(hi2c, PA1010D_ADDRESS, 3, 5) != HAL_OK) return;
 8002b0a:	bf00      	nop
}
 8002b0c:	3718      	adds	r7, #24
 8002b0e:	46bd      	mov	sp, r7
 8002b10:	bd80      	pop	{r7, pc}
 8002b12:	bf00      	nop
 8002b14:	20000014 	.word	0x20000014
 8002b18:	20000000 	.word	0x20000000
 8002b1c:	200003a0 	.word	0x200003a0

08002b20 <read_gps>:

bool read_gps(I2C_HandleTypeDef *hi2c, Telemetry_t *telemetry)
{
 8002b20:	b580      	push	{r7, lr}
 8002b22:	b086      	sub	sp, #24
 8002b24:	af02      	add	r7, sp, #8
 8002b26:	6078      	str	r0, [r7, #4]
 8002b28:	6039      	str	r1, [r7, #0]
	if (HAL_I2C_IsDeviceReady(hi2c, PA1010D_ADDRESS, 3, 5) != HAL_OK) return false;
 8002b2a:	2305      	movs	r3, #5
 8002b2c:	2203      	movs	r2, #3
 8002b2e:	2120      	movs	r1, #32
 8002b30:	6878      	ldr	r0, [r7, #4]
 8002b32:	f003 fb39 	bl	80061a8 <HAL_I2C_IsDeviceReady>
 8002b36:	4603      	mov	r3, r0
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d001      	beq.n	8002b40 <read_gps+0x20>
 8002b3c:	2300      	movs	r3, #0
 8002b3e:	e031      	b.n	8002ba4 <read_gps+0x84>

	uint8_t pa_buf_index = 0;
 8002b40:	2300      	movs	r3, #0
 8002b42:	73fb      	strb	r3, [r7, #15]
	uint8_t pa_bytebuf = 0;
 8002b44:	2300      	movs	r3, #0
 8002b46:	737b      	strb	r3, [r7, #13]
    bool ret = false;
 8002b48:	2300      	movs	r3, #0
 8002b4a:	73bb      	strb	r3, [r7, #14]

	/* PA1010D (GPS) */
	if (HAL_I2C_IsDeviceReady(hi2c, PA1010D_ADDRESS, 3, HAL_MAX_DELAY) == HAL_OK){
 8002b4c:	f04f 33ff 	mov.w	r3, #4294967295
 8002b50:	2203      	movs	r2, #3
 8002b52:	2120      	movs	r1, #32
 8002b54:	6878      	ldr	r0, [r7, #4]
 8002b56:	f003 fb27 	bl	80061a8 <HAL_I2C_IsDeviceReady>
 8002b5a:	4603      	mov	r3, r0
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d120      	bne.n	8002ba2 <read_gps+0x82>
		for(pa_buf_index=0; pa_buf_index<255; pa_buf_index++){
 8002b60:	2300      	movs	r3, #0
 8002b62:	73fb      	strb	r3, [r7, #15]
 8002b64:	e016      	b.n	8002b94 <read_gps+0x74>
			HAL_I2C_Master_Receive(hi2c, PA1010D_ADDRESS, &pa_bytebuf, 1, HAL_MAX_DELAY);
 8002b66:	f107 020d 	add.w	r2, r7, #13
 8002b6a:	f04f 33ff 	mov.w	r3, #4294967295
 8002b6e:	9300      	str	r3, [sp, #0]
 8002b70:	2301      	movs	r3, #1
 8002b72:	2120      	movs	r1, #32
 8002b74:	6878      	ldr	r0, [r7, #4]
 8002b76:	f002 fdb9 	bl	80056ec <HAL_I2C_Master_Receive>
			if (pa_bytebuf == '$'){
 8002b7a:	7b7b      	ldrb	r3, [r7, #13]
 8002b7c:	2b24      	cmp	r3, #36	@ 0x24
 8002b7e:	d102      	bne.n	8002b86 <read_gps+0x66>
				ret = true;
 8002b80:	2301      	movs	r3, #1
 8002b82:	73bb      	strb	r3, [r7, #14]
				break; // Idea: take away break statement and see what the whole sentence looks like
 8002b84:	e009      	b.n	8002b9a <read_gps+0x7a>
			}
			pa_buf[pa_buf_index] = pa_bytebuf;
 8002b86:	7bfb      	ldrb	r3, [r7, #15]
 8002b88:	7b79      	ldrb	r1, [r7, #13]
 8002b8a:	4a08      	ldr	r2, [pc, #32]	@ (8002bac <read_gps+0x8c>)
 8002b8c:	54d1      	strb	r1, [r2, r3]
		for(pa_buf_index=0; pa_buf_index<255; pa_buf_index++){
 8002b8e:	7bfb      	ldrb	r3, [r7, #15]
 8002b90:	3301      	adds	r3, #1
 8002b92:	73fb      	strb	r3, [r7, #15]
 8002b94:	7bfb      	ldrb	r3, [r7, #15]
 8002b96:	2bff      	cmp	r3, #255	@ 0xff
 8002b98:	d1e5      	bne.n	8002b66 <read_gps+0x46>
		}
		parse_nmea(pa_buf, telemetry);
 8002b9a:	6839      	ldr	r1, [r7, #0]
 8002b9c:	4803      	ldr	r0, [pc, #12]	@ (8002bac <read_gps+0x8c>)
 8002b9e:	f7ff ff09 	bl	80029b4 <parse_nmea>
	}
	return ret;
 8002ba2:	7bbb      	ldrb	r3, [r7, #14]
}
 8002ba4:	4618      	mov	r0, r3
 8002ba6:	3710      	adds	r7, #16
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	bd80      	pop	{r7, pc}
 8002bac:	200003a0 	.word	0x200003a0

08002bb0 <flush_gps>:

void flush_gps(I2C_HandleTypeDef *hi2c, Telemetry_t *telemetry){
 8002bb0:	b580      	push	{r7, lr}
 8002bb2:	b082      	sub	sp, #8
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	6078      	str	r0, [r7, #4]
 8002bb8:	6039      	str	r1, [r7, #0]
	while(read_gps(hi2c, telemetry));
 8002bba:	bf00      	nop
 8002bbc:	6839      	ldr	r1, [r7, #0]
 8002bbe:	6878      	ldr	r0, [r7, #4]
 8002bc0:	f7ff ffae 	bl	8002b20 <read_gps>
 8002bc4:	4603      	mov	r3, r0
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d1f8      	bne.n	8002bbc <flush_gps+0xc>
}
 8002bca:	bf00      	nop
 8002bcc:	bf00      	nop
 8002bce:	3708      	adds	r7, #8
 8002bd0:	46bd      	mov	sp, r7
 8002bd2:	bd80      	pop	{r7, pc}

08002bd4 <BNO055_WriteReg>:
#include "imu.h"

HAL_StatusTypeDef BNO055_WriteReg(I2C_HandleTypeDef *hi2c, uint8_t reg, uint8_t value)
{
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	b086      	sub	sp, #24
 8002bd8:	af04      	add	r7, sp, #16
 8002bda:	6078      	str	r0, [r7, #4]
 8002bdc:	460b      	mov	r3, r1
 8002bde:	70fb      	strb	r3, [r7, #3]
 8002be0:	4613      	mov	r3, r2
 8002be2:	70bb      	strb	r3, [r7, #2]
    return HAL_I2C_Mem_Write(hi2c, BNO055_ADDR, reg, I2C_MEMADD_SIZE_8BIT, &value, 1, HAL_MAX_DELAY);
 8002be4:	78fb      	ldrb	r3, [r7, #3]
 8002be6:	b29a      	uxth	r2, r3
 8002be8:	f04f 33ff 	mov.w	r3, #4294967295
 8002bec:	9302      	str	r3, [sp, #8]
 8002bee:	2301      	movs	r3, #1
 8002bf0:	9301      	str	r3, [sp, #4]
 8002bf2:	1cbb      	adds	r3, r7, #2
 8002bf4:	9300      	str	r3, [sp, #0]
 8002bf6:	2301      	movs	r3, #1
 8002bf8:	2150      	movs	r1, #80	@ 0x50
 8002bfa:	6878      	ldr	r0, [r7, #4]
 8002bfc:	f002 ffa8 	bl	8005b50 <HAL_I2C_Mem_Write>
 8002c00:	4603      	mov	r3, r0
}
 8002c02:	4618      	mov	r0, r3
 8002c04:	3708      	adds	r7, #8
 8002c06:	46bd      	mov	sp, r7
 8002c08:	bd80      	pop	{r7, pc}

08002c0a <BNO055_ReadRegs>:

HAL_StatusTypeDef BNO055_ReadRegs(I2C_HandleTypeDef *hi2c, uint8_t reg, uint8_t *buffer, uint8_t length)
{
 8002c0a:	b580      	push	{r7, lr}
 8002c0c:	b088      	sub	sp, #32
 8002c0e:	af04      	add	r7, sp, #16
 8002c10:	60f8      	str	r0, [r7, #12]
 8002c12:	607a      	str	r2, [r7, #4]
 8002c14:	461a      	mov	r2, r3
 8002c16:	460b      	mov	r3, r1
 8002c18:	72fb      	strb	r3, [r7, #11]
 8002c1a:	4613      	mov	r3, r2
 8002c1c:	72bb      	strb	r3, [r7, #10]
    return HAL_I2C_Mem_Read(hi2c, BNO055_ADDR, reg, I2C_MEMADD_SIZE_8BIT, buffer, length, HAL_MAX_DELAY);
 8002c1e:	7afb      	ldrb	r3, [r7, #11]
 8002c20:	b29a      	uxth	r2, r3
 8002c22:	7abb      	ldrb	r3, [r7, #10]
 8002c24:	b29b      	uxth	r3, r3
 8002c26:	f04f 31ff 	mov.w	r1, #4294967295
 8002c2a:	9102      	str	r1, [sp, #8]
 8002c2c:	9301      	str	r3, [sp, #4]
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	9300      	str	r3, [sp, #0]
 8002c32:	2301      	movs	r3, #1
 8002c34:	2150      	movs	r1, #80	@ 0x50
 8002c36:	68f8      	ldr	r0, [r7, #12]
 8002c38:	f003 f884 	bl	8005d44 <HAL_I2C_Mem_Read>
 8002c3c:	4603      	mov	r3, r0
}
 8002c3e:	4618      	mov	r0, r3
 8002c40:	3710      	adds	r7, #16
 8002c42:	46bd      	mov	sp, r7
 8002c44:	bd80      	pop	{r7, pc}

08002c46 <init_imu>:

HAL_StatusTypeDef init_imu(I2C_HandleTypeDef *hi2c)
{
 8002c46:	b580      	push	{r7, lr}
 8002c48:	b084      	sub	sp, #16
 8002c4a:	af00      	add	r7, sp, #0
 8002c4c:	6078      	str	r0, [r7, #4]
    uint8_t id = 0;
 8002c4e:	2300      	movs	r3, #0
 8002c50:	73fb      	strb	r3, [r7, #15]
    if (BNO055_ReadRegs(hi2c, BNO055_CHIP_ID_ADDR, &id, 1) != HAL_OK) return HAL_ERROR;
 8002c52:	f107 020f 	add.w	r2, r7, #15
 8002c56:	2301      	movs	r3, #1
 8002c58:	2100      	movs	r1, #0
 8002c5a:	6878      	ldr	r0, [r7, #4]
 8002c5c:	f7ff ffd5 	bl	8002c0a <BNO055_ReadRegs>
 8002c60:	4603      	mov	r3, r0
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d001      	beq.n	8002c6a <init_imu+0x24>
 8002c66:	2301      	movs	r3, #1
 8002c68:	e022      	b.n	8002cb0 <init_imu+0x6a>
    if (id != BNO055_CHIP_ID) return HAL_ERROR;
 8002c6a:	7bfb      	ldrb	r3, [r7, #15]
 8002c6c:	2ba0      	cmp	r3, #160	@ 0xa0
 8002c6e:	d001      	beq.n	8002c74 <init_imu+0x2e>
 8002c70:	2301      	movs	r3, #1
 8002c72:	e01d      	b.n	8002cb0 <init_imu+0x6a>

    // Config mode
    BNO055_WriteReg(hi2c, BNO055_OPR_MODE_ADDR, BNO055_OPR_MODE_CONFIG);
 8002c74:	2200      	movs	r2, #0
 8002c76:	213d      	movs	r1, #61	@ 0x3d
 8002c78:	6878      	ldr	r0, [r7, #4]
 8002c7a:	f7ff ffab 	bl	8002bd4 <BNO055_WriteReg>
    HAL_Delay(25);
 8002c7e:	2019      	movs	r0, #25
 8002c80:	f001 fd4c 	bl	800471c <HAL_Delay>

    // Units: degrees, m/s
    BNO055_WriteReg(hi2c, BNO055_UNIT_SEL_ADDR, BNO055_UNIT_SEL_DEFAULT);
 8002c84:	2200      	movs	r2, #0
 8002c86:	213b      	movs	r1, #59	@ 0x3b
 8002c88:	6878      	ldr	r0, [r7, #4]
 8002c8a:	f7ff ffa3 	bl	8002bd4 <BNO055_WriteReg>

    // Normal power mode
    BNO055_WriteReg(hi2c, BNO055_PWR_MODE_ADDR, BNO055_PWR_MODE_NORMAL);
 8002c8e:	2200      	movs	r2, #0
 8002c90:	213e      	movs	r1, #62	@ 0x3e
 8002c92:	6878      	ldr	r0, [r7, #4]
 8002c94:	f7ff ff9e 	bl	8002bd4 <BNO055_WriteReg>
    HAL_Delay(10);
 8002c98:	200a      	movs	r0, #10
 8002c9a:	f001 fd3f 	bl	800471c <HAL_Delay>

    // NDOF mode
    BNO055_WriteReg(hi2c, BNO055_OPR_MODE_ADDR, BNO055_OPR_MODE_NDOF);
 8002c9e:	220c      	movs	r2, #12
 8002ca0:	213d      	movs	r1, #61	@ 0x3d
 8002ca2:	6878      	ldr	r0, [r7, #4]
 8002ca4:	f7ff ff96 	bl	8002bd4 <BNO055_WriteReg>
    HAL_Delay(20);
 8002ca8:	2014      	movs	r0, #20
 8002caa:	f001 fd37 	bl	800471c <HAL_Delay>

    return HAL_OK;
 8002cae:	2300      	movs	r3, #0
}
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	3710      	adds	r7, #16
 8002cb4:	46bd      	mov	sp, r7
 8002cb6:	bd80      	pop	{r7, pc}

08002cb8 <read_imu>:

HAL_StatusTypeDef read_imu(I2C_HandleTypeDef *hi2c, Telemetry_t *telemetry)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b084      	sub	sp, #16
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]
 8002cc0:	6039      	str	r1, [r7, #0]
    uint8_t buf[6];

    // Accelerometer
    if (BNO055_ReadRegs(hi2c, BNO055_ACC_DATA_X_LSB, buf, 6) != HAL_OK) return HAL_ERROR;
 8002cc2:	f107 0208 	add.w	r2, r7, #8
 8002cc6:	2306      	movs	r3, #6
 8002cc8:	2108      	movs	r1, #8
 8002cca:	6878      	ldr	r0, [r7, #4]
 8002ccc:	f7ff ff9d 	bl	8002c0a <BNO055_ReadRegs>
 8002cd0:	4603      	mov	r3, r0
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d001      	beq.n	8002cda <read_imu+0x22>
 8002cd6:	2301      	movs	r3, #1
 8002cd8:	e09d      	b.n	8002e16 <read_imu+0x15e>
    telemetry->accel_x = (int16_t)(buf[1] << 8 | buf[0]) / 100.0f; // m/s
 8002cda:	7a7b      	ldrb	r3, [r7, #9]
 8002cdc:	b21b      	sxth	r3, r3
 8002cde:	021b      	lsls	r3, r3, #8
 8002ce0:	b21a      	sxth	r2, r3
 8002ce2:	7a3b      	ldrb	r3, [r7, #8]
 8002ce4:	b21b      	sxth	r3, r3
 8002ce6:	4313      	orrs	r3, r2
 8002ce8:	b21b      	sxth	r3, r3
 8002cea:	ee07 3a90 	vmov	s15, r3
 8002cee:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002cf2:	eddf 6a4b 	vldr	s13, [pc, #300]	@ 8002e20 <read_imu+0x168>
 8002cf6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002cfa:	683b      	ldr	r3, [r7, #0]
 8002cfc:	edc3 7a0e 	vstr	s15, [r3, #56]	@ 0x38
    telemetry->accel_y = (int16_t)(buf[3] << 8 | buf[2]) / 100.0f;
 8002d00:	7afb      	ldrb	r3, [r7, #11]
 8002d02:	b21b      	sxth	r3, r3
 8002d04:	021b      	lsls	r3, r3, #8
 8002d06:	b21a      	sxth	r2, r3
 8002d08:	7abb      	ldrb	r3, [r7, #10]
 8002d0a:	b21b      	sxth	r3, r3
 8002d0c:	4313      	orrs	r3, r2
 8002d0e:	b21b      	sxth	r3, r3
 8002d10:	ee07 3a90 	vmov	s15, r3
 8002d14:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002d18:	eddf 6a41 	vldr	s13, [pc, #260]	@ 8002e20 <read_imu+0x168>
 8002d1c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002d20:	683b      	ldr	r3, [r7, #0]
 8002d22:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
    telemetry->accel_z = (int16_t)(buf[5] << 8 | buf[4]) / 100.0f;
 8002d26:	7b7b      	ldrb	r3, [r7, #13]
 8002d28:	b21b      	sxth	r3, r3
 8002d2a:	021b      	lsls	r3, r3, #8
 8002d2c:	b21a      	sxth	r2, r3
 8002d2e:	7b3b      	ldrb	r3, [r7, #12]
 8002d30:	b21b      	sxth	r3, r3
 8002d32:	4313      	orrs	r3, r2
 8002d34:	b21b      	sxth	r3, r3
 8002d36:	ee07 3a90 	vmov	s15, r3
 8002d3a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002d3e:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8002e20 <read_imu+0x168>
 8002d42:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002d46:	683b      	ldr	r3, [r7, #0]
 8002d48:	edc3 7a10 	vstr	s15, [r3, #64]	@ 0x40

    // Gyroscope
    if (BNO055_ReadRegs(hi2c, BNO055_GYR_DATA_X_LSB, buf, 6) != HAL_OK) return HAL_ERROR;
 8002d4c:	f107 0208 	add.w	r2, r7, #8
 8002d50:	2306      	movs	r3, #6
 8002d52:	2114      	movs	r1, #20
 8002d54:	6878      	ldr	r0, [r7, #4]
 8002d56:	f7ff ff58 	bl	8002c0a <BNO055_ReadRegs>
 8002d5a:	4603      	mov	r3, r0
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d001      	beq.n	8002d64 <read_imu+0xac>
 8002d60:	2301      	movs	r3, #1
 8002d62:	e058      	b.n	8002e16 <read_imu+0x15e>
    telemetry->gyro_x = (int16_t)(buf[1] << 8 | buf[0]) / 16.0f; // /s
 8002d64:	7a7b      	ldrb	r3, [r7, #9]
 8002d66:	b21b      	sxth	r3, r3
 8002d68:	021b      	lsls	r3, r3, #8
 8002d6a:	b21a      	sxth	r2, r3
 8002d6c:	7a3b      	ldrb	r3, [r7, #8]
 8002d6e:	b21b      	sxth	r3, r3
 8002d70:	4313      	orrs	r3, r2
 8002d72:	b21b      	sxth	r3, r3
 8002d74:	ee07 3a90 	vmov	s15, r3
 8002d78:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002d7c:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 8002d80:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002d84:	683b      	ldr	r3, [r7, #0]
 8002d86:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
    telemetry->gyro_y = (int16_t)(buf[3] << 8 | buf[2]) / 16.0f;
 8002d8a:	7afb      	ldrb	r3, [r7, #11]
 8002d8c:	b21b      	sxth	r3, r3
 8002d8e:	021b      	lsls	r3, r3, #8
 8002d90:	b21a      	sxth	r2, r3
 8002d92:	7abb      	ldrb	r3, [r7, #10]
 8002d94:	b21b      	sxth	r3, r3
 8002d96:	4313      	orrs	r3, r2
 8002d98:	b21b      	sxth	r3, r3
 8002d9a:	ee07 3a90 	vmov	s15, r3
 8002d9e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002da2:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 8002da6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002daa:	683b      	ldr	r3, [r7, #0]
 8002dac:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
    telemetry->gyro_z = (int16_t)(buf[5] << 8 | buf[4]) / 16.0f;
 8002db0:	7b7b      	ldrb	r3, [r7, #13]
 8002db2:	b21b      	sxth	r3, r3
 8002db4:	021b      	lsls	r3, r3, #8
 8002db6:	b21a      	sxth	r2, r3
 8002db8:	7b3b      	ldrb	r3, [r7, #12]
 8002dba:	b21b      	sxth	r3, r3
 8002dbc:	4313      	orrs	r3, r2
 8002dbe:	b21b      	sxth	r3, r3
 8002dc0:	ee07 3a90 	vmov	s15, r3
 8002dc4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002dc8:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 8002dcc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002dd0:	683b      	ldr	r3, [r7, #0]
 8002dd2:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34
//    data->linear_accel.x = (int16_t)(buf[1] << 8 | buf[0]) / 100.0f; // m/s
//    data->linear_accel.y = (int16_t)(buf[3] << 8 | buf[2]) / 100.0f;
//    data->linear_accel.z = (int16_t)(buf[5] << 8 | buf[4]) / 100.0f;

    // Heading (Euler yaw)
    if (BNO055_ReadRegs(hi2c, BNO055_EULER_H_LSB, buf, 2) != HAL_OK)
 8002dd6:	f107 0208 	add.w	r2, r7, #8
 8002dda:	2302      	movs	r3, #2
 8002ddc:	211a      	movs	r1, #26
 8002dde:	6878      	ldr	r0, [r7, #4]
 8002de0:	f7ff ff13 	bl	8002c0a <BNO055_ReadRegs>
 8002de4:	4603      	mov	r3, r0
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d001      	beq.n	8002dee <read_imu+0x136>
        return HAL_ERROR;
 8002dea:	2301      	movs	r3, #1
 8002dec:	e013      	b.n	8002e16 <read_imu+0x15e>

    telemetry->heading = (int16_t)(buf[1] << 8 | buf[0]) / 16.0f; // degrees
 8002dee:	7a7b      	ldrb	r3, [r7, #9]
 8002df0:	b21b      	sxth	r3, r3
 8002df2:	021b      	lsls	r3, r3, #8
 8002df4:	b21a      	sxth	r2, r3
 8002df6:	7a3b      	ldrb	r3, [r7, #8]
 8002df8:	b21b      	sxth	r3, r3
 8002dfa:	4313      	orrs	r3, r2
 8002dfc:	b21b      	sxth	r3, r3
 8002dfe:	ee07 3a90 	vmov	s15, r3
 8002e02:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002e06:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 8002e0a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002e0e:	683b      	ldr	r3, [r7, #0]
 8002e10:	edc3 7a15 	vstr	s15, [r3, #84]	@ 0x54

    return HAL_OK;
 8002e14:	2300      	movs	r3, #0
}
 8002e16:	4618      	mov	r0, r3
 8002e18:	3710      	adds	r7, #16
 8002e1a:	46bd      	mov	sp, r7
 8002e1c:	bd80      	pop	{r7, pc}
 8002e1e:	bf00      	nop
 8002e20:	42c80000 	.word	0x42c80000

08002e24 <USART2_IRQHandler>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
//Set up Interrupt handler to invoke data transmit from xbee to the board.
void USART2_IRQHandler(void) {
 8002e24:	b580      	push	{r7, lr}
 8002e26:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&huart2);
 8002e28:	4802      	ldr	r0, [pc, #8]	@ (8002e34 <USART2_IRQHandler+0x10>)
 8002e2a:	f005 fc89 	bl	8008740 <HAL_UART_IRQHandler>
}
 8002e2e:	bf00      	nop
 8002e30:	bd80      	pop	{r7, pc}
 8002e32:	bf00      	nop
 8002e34:	200006d0 	.word	0x200006d0

08002e38 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002e3c:	f001 fbfc 	bl	8004638 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002e40:	f000 f88e 	bl	8002f60 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002e44:	f000 fa40 	bl	80032c8 <MX_GPIO_Init>
  MX_ADC1_Init();
 8002e48:	f000 f8e8 	bl	800301c <MX_ADC1_Init>
  MX_I2C1_Init();
 8002e4c:	f000 f938 	bl	80030c0 <MX_I2C1_Init>
  MX_TIM3_Init();
 8002e50:	f000 f964 	bl	800311c <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8002e54:	f000 f9e4 	bl	8003220 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8002e58:	f000 fa0c 	bl	8003274 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  init_xbee(&huart2, USART2_IRQn);
 8002e5c:	2126      	movs	r1, #38	@ 0x26
 8002e5e:	4839      	ldr	r0, [pc, #228]	@ (8002f44 <main+0x10c>)
 8002e60:	f001 f894 	bl	8003f8c <init_xbee>
  Init_Servos();
 8002e64:	f000 fca4 	bl	80037b0 <Init_Servos>
  init_baro(&hi2c1);
 8002e68:	4837      	ldr	r0, [pc, #220]	@ (8002f48 <main+0x110>)
 8002e6a:	f7fe fb7d 	bl	8001568 <init_baro>
  init_gps(&hi2c1, &telemetry);
 8002e6e:	4937      	ldr	r1, [pc, #220]	@ (8002f4c <main+0x114>)
 8002e70:	4835      	ldr	r0, [pc, #212]	@ (8002f48 <main+0x110>)
 8002e72:	f7ff fdeb 	bl	8002a4c <init_gps>
  init_imu(&hi2c1);
 8002e76:	4834      	ldr	r0, [pc, #208]	@ (8002f48 <main+0x110>)
 8002e78:	f7ff fee5 	bl	8002c46 <init_imu>
  init_current(&hi2c1);
 8002e7c:	4832      	ldr	r0, [pc, #200]	@ (8002f48 <main+0x110>)
 8002e7e:	f7ff fa13 	bl	80022a8 <init_current>
  init_telemetry(&telemetry);
 8002e82:	4832      	ldr	r0, [pc, #200]	@ (8002f4c <main+0x114>)
 8002e84:	f001 f80c 	bl	8003ea0 <init_telemetry>

  read_baro(&hi2c1, &telemetry);
 8002e88:	4930      	ldr	r1, [pc, #192]	@ (8002f4c <main+0x114>)
 8002e8a:	482f      	ldr	r0, [pc, #188]	@ (8002f48 <main+0x110>)
 8002e8c:	f7fe fb8e 	bl	80015ac <read_baro>
  reset_alt_dif_buf(&telemetry);
 8002e90:	482e      	ldr	r0, [pc, #184]	@ (8002f4c <main+0x114>)
 8002e92:	f7ff fa9f 	bl	80023d4 <reset_alt_dif_buf>

  HAL_Delay(10);
 8002e96:	200a      	movs	r0, #10
 8002e98:	f001 fc40 	bl	800471c <HAL_Delay>

  // Start 1 Hz interrupt
  HAL_TIM_Base_Start_IT(&htim3);
 8002e9c:	482c      	ldr	r0, [pc, #176]	@ (8002f50 <main+0x118>)
 8002e9e:	f004 fc69 	bl	8007774 <HAL_TIM_Base_Start_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  // Read sensors
	  read_gps(&hi2c1, &telemetry);
 8002ea2:	492a      	ldr	r1, [pc, #168]	@ (8002f4c <main+0x114>)
 8002ea4:	4828      	ldr	r0, [pc, #160]	@ (8002f48 <main+0x110>)
 8002ea6:	f7ff fe3b 	bl	8002b20 <read_gps>
	  read_imu(&hi2c1, &telemetry);
 8002eaa:	4928      	ldr	r1, [pc, #160]	@ (8002f4c <main+0x114>)
 8002eac:	4826      	ldr	r0, [pc, #152]	@ (8002f48 <main+0x110>)
 8002eae:	f7ff ff03 	bl	8002cb8 <read_imu>
	  read_current(&hi2c1, &telemetry);
 8002eb2:	4926      	ldr	r1, [pc, #152]	@ (8002f4c <main+0x114>)
 8002eb4:	4824      	ldr	r0, [pc, #144]	@ (8002f48 <main+0x110>)
 8002eb6:	f7ff fa31 	bl	800231c <read_current>
	  if (telemetry.mode == 'F'){
 8002eba:	4b24      	ldr	r3, [pc, #144]	@ (8002f4c <main+0x114>)
 8002ebc:	799b      	ldrb	r3, [r3, #6]
 8002ebe:	2b46      	cmp	r3, #70	@ 0x46
 8002ec0:	d117      	bne.n	8002ef2 <main+0xba>
		  read_baro(&hi2c1, &telemetry);
 8002ec2:	4922      	ldr	r1, [pc, #136]	@ (8002f4c <main+0x114>)
 8002ec4:	4820      	ldr	r0, [pc, #128]	@ (8002f48 <main+0x110>)
 8002ec6:	f7fe fb71 	bl	80015ac <read_baro>
		  update_alt_dif_buf(&telemetry);
 8002eca:	4820      	ldr	r0, [pc, #128]	@ (8002f4c <main+0x114>)
 8002ecc:	f7ff fb1c 	bl	8002508 <update_alt_dif_buf>
		  telemetry.max_altitude = fmaxf(telemetry.max_altitude, telemetry.altitude);
 8002ed0:	4b1e      	ldr	r3, [pc, #120]	@ (8002f4c <main+0x114>)
 8002ed2:	edd3 7a2b 	vldr	s15, [r3, #172]	@ 0xac
 8002ed6:	4b1d      	ldr	r3, [pc, #116]	@ (8002f4c <main+0x114>)
 8002ed8:	ed93 7a06 	vldr	s14, [r3, #24]
 8002edc:	eef0 0a47 	vmov.f32	s1, s14
 8002ee0:	eeb0 0a67 	vmov.f32	s0, s15
 8002ee4:	f00b faf2 	bl	800e4cc <fmaxf>
 8002ee8:	eef0 7a40 	vmov.f32	s15, s0
 8002eec:	4b17      	ldr	r3, [pc, #92]	@ (8002f4c <main+0x114>)
 8002eee:	edc3 7a2b 	vstr	s15, [r3, #172]	@ 0xac
	  }

	  // Updated FSM
	  update_fsm(&telemetry);
 8002ef2:	4816      	ldr	r0, [pc, #88]	@ (8002f4c <main+0x114>)
 8002ef4:	f7ff fb6c 	bl	80025d0 <update_fsm>

	  // Perform Paraglider control alg if it's on
	  if (telemetry.paraglider_active){
 8002ef8:	4b14      	ldr	r3, [pc, #80]	@ (8002f4c <main+0x114>)
 8002efa:	f893 309b 	ldrb.w	r3, [r3, #155]	@ 0x9b
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d002      	beq.n	8002f08 <main+0xd0>
		  control_paraglider(&telemetry);
 8002f02:	4812      	ldr	r0, [pc, #72]	@ (8002f4c <main+0x114>)
 8002f04:	f000 fb34 	bl	8003570 <control_paraglider>
	  }

	  if (command_ready == 1){
 8002f08:	4b12      	ldr	r3, [pc, #72]	@ (8002f54 <main+0x11c>)
 8002f0a:	781b      	ldrb	r3, [r3, #0]
 8002f0c:	2b01      	cmp	r3, #1
 8002f0e:	d105      	bne.n	8002f1c <main+0xe4>
		  handle_command(command_buffer);
 8002f10:	4811      	ldr	r0, [pc, #68]	@ (8002f58 <main+0x120>)
 8002f12:	f7fe ff15 	bl	8001d40 <handle_command>
		  command_ready = 0;
 8002f16:	4b0f      	ldr	r3, [pc, #60]	@ (8002f54 <main+0x11c>)
 8002f18:	2200      	movs	r2, #0
 8002f1a:	701a      	strb	r2, [r3, #0]
	  }

	  // Send data at 1 Hz
	  if (packet_ready == 1 && telemetry.telemetry_status == 1){
 8002f1c:	4b0f      	ldr	r3, [pc, #60]	@ (8002f5c <main+0x124>)
 8002f1e:	781b      	ldrb	r3, [r3, #0]
 8002f20:	2b01      	cmp	r3, #1
 8002f22:	d10b      	bne.n	8002f3c <main+0x104>
 8002f24:	4b09      	ldr	r3, [pc, #36]	@ (8002f4c <main+0x114>)
 8002f26:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8002f2a:	2b01      	cmp	r3, #1
 8002f2c:	d106      	bne.n	8002f3c <main+0x104>
		  send_packet(&huart2, &telemetry);
 8002f2e:	4907      	ldr	r1, [pc, #28]	@ (8002f4c <main+0x114>)
 8002f30:	4804      	ldr	r0, [pc, #16]	@ (8002f44 <main+0x10c>)
 8002f32:	f001 f85d 	bl	8003ff0 <send_packet>
		  packet_ready = 0;
 8002f36:	4b09      	ldr	r3, [pc, #36]	@ (8002f5c <main+0x124>)
 8002f38:	2200      	movs	r2, #0
 8002f3a:	701a      	strb	r2, [r3, #0]
	  }
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    /* small delay so we aren't hammering I2C too hard */
	HAL_Delay(10);
 8002f3c:	200a      	movs	r0, #10
 8002f3e:	f001 fbed 	bl	800471c <HAL_Delay>
	  read_gps(&hi2c1, &telemetry);
 8002f42:	e7ae      	b.n	8002ea2 <main+0x6a>
 8002f44:	200006d0 	.word	0x200006d0
 8002f48:	200005ec 	.word	0x200005ec
 8002f4c:	20000718 	.word	0x20000718
 8002f50:	20000640 	.word	0x20000640
 8002f54:	200007cd 	.word	0x200007cd
 8002f58:	200007d0 	.word	0x200007d0
 8002f5c:	200007cc 	.word	0x200007cc

08002f60 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002f60:	b580      	push	{r7, lr}
 8002f62:	b094      	sub	sp, #80	@ 0x50
 8002f64:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002f66:	f107 031c 	add.w	r3, r7, #28
 8002f6a:	2234      	movs	r2, #52	@ 0x34
 8002f6c:	2100      	movs	r1, #0
 8002f6e:	4618      	mov	r0, r3
 8002f70:	f007 ffab 	bl	800aeca <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002f74:	f107 0308 	add.w	r3, r7, #8
 8002f78:	2200      	movs	r2, #0
 8002f7a:	601a      	str	r2, [r3, #0]
 8002f7c:	605a      	str	r2, [r3, #4]
 8002f7e:	609a      	str	r2, [r3, #8]
 8002f80:	60da      	str	r2, [r3, #12]
 8002f82:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002f84:	2300      	movs	r3, #0
 8002f86:	607b      	str	r3, [r7, #4]
 8002f88:	4b22      	ldr	r3, [pc, #136]	@ (8003014 <SystemClock_Config+0xb4>)
 8002f8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f8c:	4a21      	ldr	r2, [pc, #132]	@ (8003014 <SystemClock_Config+0xb4>)
 8002f8e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002f92:	6413      	str	r3, [r2, #64]	@ 0x40
 8002f94:	4b1f      	ldr	r3, [pc, #124]	@ (8003014 <SystemClock_Config+0xb4>)
 8002f96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f98:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f9c:	607b      	str	r3, [r7, #4]
 8002f9e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002fa0:	2300      	movs	r3, #0
 8002fa2:	603b      	str	r3, [r7, #0]
 8002fa4:	4b1c      	ldr	r3, [pc, #112]	@ (8003018 <SystemClock_Config+0xb8>)
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	4a1b      	ldr	r2, [pc, #108]	@ (8003018 <SystemClock_Config+0xb8>)
 8002faa:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002fae:	6013      	str	r3, [r2, #0]
 8002fb0:	4b19      	ldr	r3, [pc, #100]	@ (8003018 <SystemClock_Config+0xb8>)
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002fb8:	603b      	str	r3, [r7, #0]
 8002fba:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002fbc:	2302      	movs	r3, #2
 8002fbe:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002fc0:	2301      	movs	r3, #1
 8002fc2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002fc4:	2310      	movs	r3, #16
 8002fc6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002fc8:	2300      	movs	r3, #0
 8002fca:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002fcc:	f107 031c 	add.w	r3, r7, #28
 8002fd0:	4618      	mov	r0, r3
 8002fd2:	f004 f8fb 	bl	80071cc <HAL_RCC_OscConfig>
 8002fd6:	4603      	mov	r3, r0
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d001      	beq.n	8002fe0 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8002fdc:	f000 f99c 	bl	8003318 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002fe0:	230f      	movs	r3, #15
 8002fe2:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8002fe4:	2300      	movs	r3, #0
 8002fe6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002fe8:	2300      	movs	r3, #0
 8002fea:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002fec:	2300      	movs	r3, #0
 8002fee:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002ff0:	2300      	movs	r3, #0
 8002ff2:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002ff4:	f107 0308 	add.w	r3, r7, #8
 8002ff8:	2100      	movs	r1, #0
 8002ffa:	4618      	mov	r0, r3
 8002ffc:	f003 ff06 	bl	8006e0c <HAL_RCC_ClockConfig>
 8003000:	4603      	mov	r3, r0
 8003002:	2b00      	cmp	r3, #0
 8003004:	d001      	beq.n	800300a <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8003006:	f000 f987 	bl	8003318 <Error_Handler>
  }
}
 800300a:	bf00      	nop
 800300c:	3750      	adds	r7, #80	@ 0x50
 800300e:	46bd      	mov	sp, r7
 8003010:	bd80      	pop	{r7, pc}
 8003012:	bf00      	nop
 8003014:	40023800 	.word	0x40023800
 8003018:	40007000 	.word	0x40007000

0800301c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800301c:	b580      	push	{r7, lr}
 800301e:	b084      	sub	sp, #16
 8003020:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8003022:	463b      	mov	r3, r7
 8003024:	2200      	movs	r2, #0
 8003026:	601a      	str	r2, [r3, #0]
 8003028:	605a      	str	r2, [r3, #4]
 800302a:	609a      	str	r2, [r3, #8]
 800302c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800302e:	4b21      	ldr	r3, [pc, #132]	@ (80030b4 <MX_ADC1_Init+0x98>)
 8003030:	4a21      	ldr	r2, [pc, #132]	@ (80030b8 <MX_ADC1_Init+0x9c>)
 8003032:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8003034:	4b1f      	ldr	r3, [pc, #124]	@ (80030b4 <MX_ADC1_Init+0x98>)
 8003036:	2200      	movs	r2, #0
 8003038:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800303a:	4b1e      	ldr	r3, [pc, #120]	@ (80030b4 <MX_ADC1_Init+0x98>)
 800303c:	2200      	movs	r2, #0
 800303e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8003040:	4b1c      	ldr	r3, [pc, #112]	@ (80030b4 <MX_ADC1_Init+0x98>)
 8003042:	2200      	movs	r2, #0
 8003044:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8003046:	4b1b      	ldr	r3, [pc, #108]	@ (80030b4 <MX_ADC1_Init+0x98>)
 8003048:	2201      	movs	r2, #1
 800304a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800304c:	4b19      	ldr	r3, [pc, #100]	@ (80030b4 <MX_ADC1_Init+0x98>)
 800304e:	2200      	movs	r2, #0
 8003050:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003054:	4b17      	ldr	r3, [pc, #92]	@ (80030b4 <MX_ADC1_Init+0x98>)
 8003056:	2200      	movs	r2, #0
 8003058:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800305a:	4b16      	ldr	r3, [pc, #88]	@ (80030b4 <MX_ADC1_Init+0x98>)
 800305c:	4a17      	ldr	r2, [pc, #92]	@ (80030bc <MX_ADC1_Init+0xa0>)
 800305e:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003060:	4b14      	ldr	r3, [pc, #80]	@ (80030b4 <MX_ADC1_Init+0x98>)
 8003062:	2200      	movs	r2, #0
 8003064:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8003066:	4b13      	ldr	r3, [pc, #76]	@ (80030b4 <MX_ADC1_Init+0x98>)
 8003068:	2201      	movs	r2, #1
 800306a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800306c:	4b11      	ldr	r3, [pc, #68]	@ (80030b4 <MX_ADC1_Init+0x98>)
 800306e:	2200      	movs	r2, #0
 8003070:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003074:	4b0f      	ldr	r3, [pc, #60]	@ (80030b4 <MX_ADC1_Init+0x98>)
 8003076:	2201      	movs	r2, #1
 8003078:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800307a:	480e      	ldr	r0, [pc, #56]	@ (80030b4 <MX_ADC1_Init+0x98>)
 800307c:	f001 fb72 	bl	8004764 <HAL_ADC_Init>
 8003080:	4603      	mov	r3, r0
 8003082:	2b00      	cmp	r3, #0
 8003084:	d001      	beq.n	800308a <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8003086:	f000 f947 	bl	8003318 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800308a:	2300      	movs	r3, #0
 800308c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800308e:	2301      	movs	r3, #1
 8003090:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8003092:	2300      	movs	r3, #0
 8003094:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003096:	463b      	mov	r3, r7
 8003098:	4619      	mov	r1, r3
 800309a:	4806      	ldr	r0, [pc, #24]	@ (80030b4 <MX_ADC1_Init+0x98>)
 800309c:	f001 fba6 	bl	80047ec <HAL_ADC_ConfigChannel>
 80030a0:	4603      	mov	r3, r0
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d001      	beq.n	80030aa <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 80030a6:	f000 f937 	bl	8003318 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80030aa:	bf00      	nop
 80030ac:	3710      	adds	r7, #16
 80030ae:	46bd      	mov	sp, r7
 80030b0:	bd80      	pop	{r7, pc}
 80030b2:	bf00      	nop
 80030b4:	200005a4 	.word	0x200005a4
 80030b8:	40012000 	.word	0x40012000
 80030bc:	0f000001 	.word	0x0f000001

080030c0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80030c0:	b580      	push	{r7, lr}
 80030c2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80030c4:	4b12      	ldr	r3, [pc, #72]	@ (8003110 <MX_I2C1_Init+0x50>)
 80030c6:	4a13      	ldr	r2, [pc, #76]	@ (8003114 <MX_I2C1_Init+0x54>)
 80030c8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80030ca:	4b11      	ldr	r3, [pc, #68]	@ (8003110 <MX_I2C1_Init+0x50>)
 80030cc:	4a12      	ldr	r2, [pc, #72]	@ (8003118 <MX_I2C1_Init+0x58>)
 80030ce:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80030d0:	4b0f      	ldr	r3, [pc, #60]	@ (8003110 <MX_I2C1_Init+0x50>)
 80030d2:	2200      	movs	r2, #0
 80030d4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80030d6:	4b0e      	ldr	r3, [pc, #56]	@ (8003110 <MX_I2C1_Init+0x50>)
 80030d8:	2200      	movs	r2, #0
 80030da:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80030dc:	4b0c      	ldr	r3, [pc, #48]	@ (8003110 <MX_I2C1_Init+0x50>)
 80030de:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80030e2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80030e4:	4b0a      	ldr	r3, [pc, #40]	@ (8003110 <MX_I2C1_Init+0x50>)
 80030e6:	2200      	movs	r2, #0
 80030e8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80030ea:	4b09      	ldr	r3, [pc, #36]	@ (8003110 <MX_I2C1_Init+0x50>)
 80030ec:	2200      	movs	r2, #0
 80030ee:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80030f0:	4b07      	ldr	r3, [pc, #28]	@ (8003110 <MX_I2C1_Init+0x50>)
 80030f2:	2200      	movs	r2, #0
 80030f4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80030f6:	4b06      	ldr	r3, [pc, #24]	@ (8003110 <MX_I2C1_Init+0x50>)
 80030f8:	2200      	movs	r2, #0
 80030fa:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80030fc:	4804      	ldr	r0, [pc, #16]	@ (8003110 <MX_I2C1_Init+0x50>)
 80030fe:	f002 f8b3 	bl	8005268 <HAL_I2C_Init>
 8003102:	4603      	mov	r3, r0
 8003104:	2b00      	cmp	r3, #0
 8003106:	d001      	beq.n	800310c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8003108:	f000 f906 	bl	8003318 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800310c:	bf00      	nop
 800310e:	bd80      	pop	{r7, pc}
 8003110:	200005ec 	.word	0x200005ec
 8003114:	40005400 	.word	0x40005400
 8003118:	000186a0 	.word	0x000186a0

0800311c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800311c:	b580      	push	{r7, lr}
 800311e:	b08e      	sub	sp, #56	@ 0x38
 8003120:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003122:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003126:	2200      	movs	r2, #0
 8003128:	601a      	str	r2, [r3, #0]
 800312a:	605a      	str	r2, [r3, #4]
 800312c:	609a      	str	r2, [r3, #8]
 800312e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003130:	f107 0320 	add.w	r3, r7, #32
 8003134:	2200      	movs	r2, #0
 8003136:	601a      	str	r2, [r3, #0]
 8003138:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800313a:	1d3b      	adds	r3, r7, #4
 800313c:	2200      	movs	r2, #0
 800313e:	601a      	str	r2, [r3, #0]
 8003140:	605a      	str	r2, [r3, #4]
 8003142:	609a      	str	r2, [r3, #8]
 8003144:	60da      	str	r2, [r3, #12]
 8003146:	611a      	str	r2, [r3, #16]
 8003148:	615a      	str	r2, [r3, #20]
 800314a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800314c:	4b32      	ldr	r3, [pc, #200]	@ (8003218 <MX_TIM3_Init+0xfc>)
 800314e:	4a33      	ldr	r2, [pc, #204]	@ (800321c <MX_TIM3_Init+0x100>)
 8003150:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 84;
 8003152:	4b31      	ldr	r3, [pc, #196]	@ (8003218 <MX_TIM3_Init+0xfc>)
 8003154:	2254      	movs	r2, #84	@ 0x54
 8003156:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003158:	4b2f      	ldr	r3, [pc, #188]	@ (8003218 <MX_TIM3_Init+0xfc>)
 800315a:	2200      	movs	r2, #0
 800315c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 20000;
 800315e:	4b2e      	ldr	r3, [pc, #184]	@ (8003218 <MX_TIM3_Init+0xfc>)
 8003160:	f644 6220 	movw	r2, #20000	@ 0x4e20
 8003164:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003166:	4b2c      	ldr	r3, [pc, #176]	@ (8003218 <MX_TIM3_Init+0xfc>)
 8003168:	2200      	movs	r2, #0
 800316a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800316c:	4b2a      	ldr	r3, [pc, #168]	@ (8003218 <MX_TIM3_Init+0xfc>)
 800316e:	2200      	movs	r2, #0
 8003170:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003172:	4829      	ldr	r0, [pc, #164]	@ (8003218 <MX_TIM3_Init+0xfc>)
 8003174:	f004 faae 	bl	80076d4 <HAL_TIM_Base_Init>
 8003178:	4603      	mov	r3, r0
 800317a:	2b00      	cmp	r3, #0
 800317c:	d001      	beq.n	8003182 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 800317e:	f000 f8cb 	bl	8003318 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003182:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003186:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003188:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800318c:	4619      	mov	r1, r3
 800318e:	4822      	ldr	r0, [pc, #136]	@ (8003218 <MX_TIM3_Init+0xfc>)
 8003190:	f004 fd44 	bl	8007c1c <HAL_TIM_ConfigClockSource>
 8003194:	4603      	mov	r3, r0
 8003196:	2b00      	cmp	r3, #0
 8003198:	d001      	beq.n	800319e <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 800319a:	f000 f8bd 	bl	8003318 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800319e:	481e      	ldr	r0, [pc, #120]	@ (8003218 <MX_TIM3_Init+0xfc>)
 80031a0:	f004 fb58 	bl	8007854 <HAL_TIM_PWM_Init>
 80031a4:	4603      	mov	r3, r0
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d001      	beq.n	80031ae <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 80031aa:	f000 f8b5 	bl	8003318 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80031ae:	2300      	movs	r3, #0
 80031b0:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80031b2:	2300      	movs	r3, #0
 80031b4:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80031b6:	f107 0320 	add.w	r3, r7, #32
 80031ba:	4619      	mov	r1, r3
 80031bc:	4816      	ldr	r0, [pc, #88]	@ (8003218 <MX_TIM3_Init+0xfc>)
 80031be:	f005 f90b 	bl	80083d8 <HAL_TIMEx_MasterConfigSynchronization>
 80031c2:	4603      	mov	r3, r0
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d001      	beq.n	80031cc <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 80031c8:	f000 f8a6 	bl	8003318 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80031cc:	2360      	movs	r3, #96	@ 0x60
 80031ce:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80031d0:	2300      	movs	r3, #0
 80031d2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80031d4:	2300      	movs	r3, #0
 80031d6:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80031d8:	2300      	movs	r3, #0
 80031da:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80031dc:	1d3b      	adds	r3, r7, #4
 80031de:	2200      	movs	r2, #0
 80031e0:	4619      	mov	r1, r3
 80031e2:	480d      	ldr	r0, [pc, #52]	@ (8003218 <MX_TIM3_Init+0xfc>)
 80031e4:	f004 fc58 	bl	8007a98 <HAL_TIM_PWM_ConfigChannel>
 80031e8:	4603      	mov	r3, r0
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d001      	beq.n	80031f2 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 80031ee:	f000 f893 	bl	8003318 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80031f2:	1d3b      	adds	r3, r7, #4
 80031f4:	2204      	movs	r2, #4
 80031f6:	4619      	mov	r1, r3
 80031f8:	4807      	ldr	r0, [pc, #28]	@ (8003218 <MX_TIM3_Init+0xfc>)
 80031fa:	f004 fc4d 	bl	8007a98 <HAL_TIM_PWM_ConfigChannel>
 80031fe:	4603      	mov	r3, r0
 8003200:	2b00      	cmp	r3, #0
 8003202:	d001      	beq.n	8003208 <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 8003204:	f000 f888 	bl	8003318 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8003208:	4803      	ldr	r0, [pc, #12]	@ (8003218 <MX_TIM3_Init+0xfc>)
 800320a:	f000 fc8b 	bl	8003b24 <HAL_TIM_MspPostInit>

}
 800320e:	bf00      	nop
 8003210:	3738      	adds	r7, #56	@ 0x38
 8003212:	46bd      	mov	sp, r7
 8003214:	bd80      	pop	{r7, pc}
 8003216:	bf00      	nop
 8003218:	20000640 	.word	0x20000640
 800321c:	40000400 	.word	0x40000400

08003220 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8003220:	b580      	push	{r7, lr}
 8003222:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003224:	4b11      	ldr	r3, [pc, #68]	@ (800326c <MX_USART1_UART_Init+0x4c>)
 8003226:	4a12      	ldr	r2, [pc, #72]	@ (8003270 <MX_USART1_UART_Init+0x50>)
 8003228:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800322a:	4b10      	ldr	r3, [pc, #64]	@ (800326c <MX_USART1_UART_Init+0x4c>)
 800322c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003230:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003232:	4b0e      	ldr	r3, [pc, #56]	@ (800326c <MX_USART1_UART_Init+0x4c>)
 8003234:	2200      	movs	r2, #0
 8003236:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003238:	4b0c      	ldr	r3, [pc, #48]	@ (800326c <MX_USART1_UART_Init+0x4c>)
 800323a:	2200      	movs	r2, #0
 800323c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800323e:	4b0b      	ldr	r3, [pc, #44]	@ (800326c <MX_USART1_UART_Init+0x4c>)
 8003240:	2200      	movs	r2, #0
 8003242:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003244:	4b09      	ldr	r3, [pc, #36]	@ (800326c <MX_USART1_UART_Init+0x4c>)
 8003246:	220c      	movs	r2, #12
 8003248:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800324a:	4b08      	ldr	r3, [pc, #32]	@ (800326c <MX_USART1_UART_Init+0x4c>)
 800324c:	2200      	movs	r2, #0
 800324e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003250:	4b06      	ldr	r3, [pc, #24]	@ (800326c <MX_USART1_UART_Init+0x4c>)
 8003252:	2200      	movs	r2, #0
 8003254:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003256:	4805      	ldr	r0, [pc, #20]	@ (800326c <MX_USART1_UART_Init+0x4c>)
 8003258:	f005 f93a 	bl	80084d0 <HAL_UART_Init>
 800325c:	4603      	mov	r3, r0
 800325e:	2b00      	cmp	r3, #0
 8003260:	d001      	beq.n	8003266 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8003262:	f000 f859 	bl	8003318 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003266:	bf00      	nop
 8003268:	bd80      	pop	{r7, pc}
 800326a:	bf00      	nop
 800326c:	20000688 	.word	0x20000688
 8003270:	40011000 	.word	0x40011000

08003274 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8003274:	b580      	push	{r7, lr}
 8003276:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003278:	4b11      	ldr	r3, [pc, #68]	@ (80032c0 <MX_USART2_UART_Init+0x4c>)
 800327a:	4a12      	ldr	r2, [pc, #72]	@ (80032c4 <MX_USART2_UART_Init+0x50>)
 800327c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800327e:	4b10      	ldr	r3, [pc, #64]	@ (80032c0 <MX_USART2_UART_Init+0x4c>)
 8003280:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003284:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003286:	4b0e      	ldr	r3, [pc, #56]	@ (80032c0 <MX_USART2_UART_Init+0x4c>)
 8003288:	2200      	movs	r2, #0
 800328a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800328c:	4b0c      	ldr	r3, [pc, #48]	@ (80032c0 <MX_USART2_UART_Init+0x4c>)
 800328e:	2200      	movs	r2, #0
 8003290:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003292:	4b0b      	ldr	r3, [pc, #44]	@ (80032c0 <MX_USART2_UART_Init+0x4c>)
 8003294:	2200      	movs	r2, #0
 8003296:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003298:	4b09      	ldr	r3, [pc, #36]	@ (80032c0 <MX_USART2_UART_Init+0x4c>)
 800329a:	220c      	movs	r2, #12
 800329c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800329e:	4b08      	ldr	r3, [pc, #32]	@ (80032c0 <MX_USART2_UART_Init+0x4c>)
 80032a0:	2200      	movs	r2, #0
 80032a2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80032a4:	4b06      	ldr	r3, [pc, #24]	@ (80032c0 <MX_USART2_UART_Init+0x4c>)
 80032a6:	2200      	movs	r2, #0
 80032a8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80032aa:	4805      	ldr	r0, [pc, #20]	@ (80032c0 <MX_USART2_UART_Init+0x4c>)
 80032ac:	f005 f910 	bl	80084d0 <HAL_UART_Init>
 80032b0:	4603      	mov	r3, r0
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d001      	beq.n	80032ba <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80032b6:	f000 f82f 	bl	8003318 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80032ba:	bf00      	nop
 80032bc:	bd80      	pop	{r7, pc}
 80032be:	bf00      	nop
 80032c0:	200006d0 	.word	0x200006d0
 80032c4:	40004400 	.word	0x40004400

080032c8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80032c8:	b480      	push	{r7}
 80032ca:	b083      	sub	sp, #12
 80032cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80032ce:	2300      	movs	r3, #0
 80032d0:	607b      	str	r3, [r7, #4]
 80032d2:	4b10      	ldr	r3, [pc, #64]	@ (8003314 <MX_GPIO_Init+0x4c>)
 80032d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032d6:	4a0f      	ldr	r2, [pc, #60]	@ (8003314 <MX_GPIO_Init+0x4c>)
 80032d8:	f043 0301 	orr.w	r3, r3, #1
 80032dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80032de:	4b0d      	ldr	r3, [pc, #52]	@ (8003314 <MX_GPIO_Init+0x4c>)
 80032e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032e2:	f003 0301 	and.w	r3, r3, #1
 80032e6:	607b      	str	r3, [r7, #4]
 80032e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80032ea:	2300      	movs	r3, #0
 80032ec:	603b      	str	r3, [r7, #0]
 80032ee:	4b09      	ldr	r3, [pc, #36]	@ (8003314 <MX_GPIO_Init+0x4c>)
 80032f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032f2:	4a08      	ldr	r2, [pc, #32]	@ (8003314 <MX_GPIO_Init+0x4c>)
 80032f4:	f043 0302 	orr.w	r3, r3, #2
 80032f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80032fa:	4b06      	ldr	r3, [pc, #24]	@ (8003314 <MX_GPIO_Init+0x4c>)
 80032fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032fe:	f003 0302 	and.w	r3, r3, #2
 8003302:	603b      	str	r3, [r7, #0]
 8003304:	683b      	ldr	r3, [r7, #0]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8003306:	bf00      	nop
 8003308:	370c      	adds	r7, #12
 800330a:	46bd      	mov	sp, r7
 800330c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003310:	4770      	bx	lr
 8003312:	bf00      	nop
 8003314:	40023800 	.word	0x40023800

08003318 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003318:	b480      	push	{r7}
 800331a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800331c:	b672      	cpsid	i
}
 800331e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003320:	bf00      	nop
 8003322:	e7fd      	b.n	8003320 <Error_Handler+0x8>
 8003324:	0000      	movs	r0, r0
	...

08003328 <bearing_to_target>:
#include "servos.h"
#include <math.h>

float bearing_to_target(float lat1_deg, float lon1_deg,
                        float lat2_deg, float lon2_deg)
{
 8003328:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800332c:	b08a      	sub	sp, #40	@ 0x28
 800332e:	af00      	add	r7, sp, #0
 8003330:	ed87 0a03 	vstr	s0, [r7, #12]
 8003334:	edc7 0a02 	vstr	s1, [r7, #8]
 8003338:	ed87 1a01 	vstr	s2, [r7, #4]
 800333c:	edc7 1a00 	vstr	s3, [r7]
    float lat1 = lat1_deg * M_PI / 180.0f;
 8003340:	68f8      	ldr	r0, [r7, #12]
 8003342:	f7fd f931 	bl	80005a8 <__aeabi_f2d>
 8003346:	a386      	add	r3, pc, #536	@ (adr r3, 8003560 <bearing_to_target+0x238>)
 8003348:	e9d3 2300 	ldrd	r2, r3, [r3]
 800334c:	f7fd f984 	bl	8000658 <__aeabi_dmul>
 8003350:	4602      	mov	r2, r0
 8003352:	460b      	mov	r3, r1
 8003354:	4610      	mov	r0, r2
 8003356:	4619      	mov	r1, r3
 8003358:	f04f 0200 	mov.w	r2, #0
 800335c:	4b82      	ldr	r3, [pc, #520]	@ (8003568 <bearing_to_target+0x240>)
 800335e:	f7fd faa5 	bl	80008ac <__aeabi_ddiv>
 8003362:	4602      	mov	r2, r0
 8003364:	460b      	mov	r3, r1
 8003366:	4610      	mov	r0, r2
 8003368:	4619      	mov	r1, r3
 800336a:	f7fd fc6d 	bl	8000c48 <__aeabi_d2f>
 800336e:	4603      	mov	r3, r0
 8003370:	623b      	str	r3, [r7, #32]
    float lat2 = lat2_deg * M_PI / 180.0f;
 8003372:	6878      	ldr	r0, [r7, #4]
 8003374:	f7fd f918 	bl	80005a8 <__aeabi_f2d>
 8003378:	a379      	add	r3, pc, #484	@ (adr r3, 8003560 <bearing_to_target+0x238>)
 800337a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800337e:	f7fd f96b 	bl	8000658 <__aeabi_dmul>
 8003382:	4602      	mov	r2, r0
 8003384:	460b      	mov	r3, r1
 8003386:	4610      	mov	r0, r2
 8003388:	4619      	mov	r1, r3
 800338a:	f04f 0200 	mov.w	r2, #0
 800338e:	4b76      	ldr	r3, [pc, #472]	@ (8003568 <bearing_to_target+0x240>)
 8003390:	f7fd fa8c 	bl	80008ac <__aeabi_ddiv>
 8003394:	4602      	mov	r2, r0
 8003396:	460b      	mov	r3, r1
 8003398:	4610      	mov	r0, r2
 800339a:	4619      	mov	r1, r3
 800339c:	f7fd fc54 	bl	8000c48 <__aeabi_d2f>
 80033a0:	4603      	mov	r3, r0
 80033a2:	61fb      	str	r3, [r7, #28]
    float dLon = (lon2_deg - lon1_deg) * M_PI / 180.0f;
 80033a4:	ed97 7a00 	vldr	s14, [r7]
 80033a8:	edd7 7a02 	vldr	s15, [r7, #8]
 80033ac:	ee77 7a67 	vsub.f32	s15, s14, s15
 80033b0:	ee17 0a90 	vmov	r0, s15
 80033b4:	f7fd f8f8 	bl	80005a8 <__aeabi_f2d>
 80033b8:	a369      	add	r3, pc, #420	@ (adr r3, 8003560 <bearing_to_target+0x238>)
 80033ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033be:	f7fd f94b 	bl	8000658 <__aeabi_dmul>
 80033c2:	4602      	mov	r2, r0
 80033c4:	460b      	mov	r3, r1
 80033c6:	4610      	mov	r0, r2
 80033c8:	4619      	mov	r1, r3
 80033ca:	f04f 0200 	mov.w	r2, #0
 80033ce:	4b66      	ldr	r3, [pc, #408]	@ (8003568 <bearing_to_target+0x240>)
 80033d0:	f7fd fa6c 	bl	80008ac <__aeabi_ddiv>
 80033d4:	4602      	mov	r2, r0
 80033d6:	460b      	mov	r3, r1
 80033d8:	4610      	mov	r0, r2
 80033da:	4619      	mov	r1, r3
 80033dc:	f7fd fc34 	bl	8000c48 <__aeabi_d2f>
 80033e0:	4603      	mov	r3, r0
 80033e2:	61bb      	str	r3, [r7, #24]

    float y = sin(dLon) * cos(lat2);
 80033e4:	69b8      	ldr	r0, [r7, #24]
 80033e6:	f7fd f8df 	bl	80005a8 <__aeabi_f2d>
 80033ea:	4602      	mov	r2, r0
 80033ec:	460b      	mov	r3, r1
 80033ee:	ec43 2b10 	vmov	d0, r2, r3
 80033f2:	f00a ff3d 	bl	800e270 <sin>
 80033f6:	ec55 4b10 	vmov	r4, r5, d0
 80033fa:	69f8      	ldr	r0, [r7, #28]
 80033fc:	f7fd f8d4 	bl	80005a8 <__aeabi_f2d>
 8003400:	4602      	mov	r2, r0
 8003402:	460b      	mov	r3, r1
 8003404:	ec43 2b10 	vmov	d0, r2, r3
 8003408:	f00a fede 	bl	800e1c8 <cos>
 800340c:	ec53 2b10 	vmov	r2, r3, d0
 8003410:	4620      	mov	r0, r4
 8003412:	4629      	mov	r1, r5
 8003414:	f7fd f920 	bl	8000658 <__aeabi_dmul>
 8003418:	4602      	mov	r2, r0
 800341a:	460b      	mov	r3, r1
 800341c:	4610      	mov	r0, r2
 800341e:	4619      	mov	r1, r3
 8003420:	f7fd fc12 	bl	8000c48 <__aeabi_d2f>
 8003424:	4603      	mov	r3, r0
 8003426:	617b      	str	r3, [r7, #20]
    float x = cos(lat1) * sin(lat2)
 8003428:	6a38      	ldr	r0, [r7, #32]
 800342a:	f7fd f8bd 	bl	80005a8 <__aeabi_f2d>
 800342e:	4602      	mov	r2, r0
 8003430:	460b      	mov	r3, r1
 8003432:	ec43 2b10 	vmov	d0, r2, r3
 8003436:	f00a fec7 	bl	800e1c8 <cos>
 800343a:	ec55 4b10 	vmov	r4, r5, d0
 800343e:	69f8      	ldr	r0, [r7, #28]
 8003440:	f7fd f8b2 	bl	80005a8 <__aeabi_f2d>
 8003444:	4602      	mov	r2, r0
 8003446:	460b      	mov	r3, r1
 8003448:	ec43 2b10 	vmov	d0, r2, r3
 800344c:	f00a ff10 	bl	800e270 <sin>
 8003450:	ec53 2b10 	vmov	r2, r3, d0
 8003454:	4620      	mov	r0, r4
 8003456:	4629      	mov	r1, r5
 8003458:	f7fd f8fe 	bl	8000658 <__aeabi_dmul>
 800345c:	4602      	mov	r2, r0
 800345e:	460b      	mov	r3, r1
 8003460:	4614      	mov	r4, r2
 8003462:	461d      	mov	r5, r3
            - sin(lat1) * cos(lat2) * cos(dLon);
 8003464:	6a38      	ldr	r0, [r7, #32]
 8003466:	f7fd f89f 	bl	80005a8 <__aeabi_f2d>
 800346a:	4602      	mov	r2, r0
 800346c:	460b      	mov	r3, r1
 800346e:	ec43 2b10 	vmov	d0, r2, r3
 8003472:	f00a fefd 	bl	800e270 <sin>
 8003476:	ec59 8b10 	vmov	r8, r9, d0
 800347a:	69f8      	ldr	r0, [r7, #28]
 800347c:	f7fd f894 	bl	80005a8 <__aeabi_f2d>
 8003480:	4602      	mov	r2, r0
 8003482:	460b      	mov	r3, r1
 8003484:	ec43 2b10 	vmov	d0, r2, r3
 8003488:	f00a fe9e 	bl	800e1c8 <cos>
 800348c:	ec53 2b10 	vmov	r2, r3, d0
 8003490:	4640      	mov	r0, r8
 8003492:	4649      	mov	r1, r9
 8003494:	f7fd f8e0 	bl	8000658 <__aeabi_dmul>
 8003498:	4602      	mov	r2, r0
 800349a:	460b      	mov	r3, r1
 800349c:	4690      	mov	r8, r2
 800349e:	4699      	mov	r9, r3
 80034a0:	69b8      	ldr	r0, [r7, #24]
 80034a2:	f7fd f881 	bl	80005a8 <__aeabi_f2d>
 80034a6:	4602      	mov	r2, r0
 80034a8:	460b      	mov	r3, r1
 80034aa:	ec43 2b10 	vmov	d0, r2, r3
 80034ae:	f00a fe8b 	bl	800e1c8 <cos>
 80034b2:	ec53 2b10 	vmov	r2, r3, d0
 80034b6:	4640      	mov	r0, r8
 80034b8:	4649      	mov	r1, r9
 80034ba:	f7fd f8cd 	bl	8000658 <__aeabi_dmul>
 80034be:	4602      	mov	r2, r0
 80034c0:	460b      	mov	r3, r1
 80034c2:	4620      	mov	r0, r4
 80034c4:	4629      	mov	r1, r5
 80034c6:	f7fc ff0f 	bl	80002e8 <__aeabi_dsub>
 80034ca:	4602      	mov	r2, r0
 80034cc:	460b      	mov	r3, r1
    float x = cos(lat1) * sin(lat2)
 80034ce:	4610      	mov	r0, r2
 80034d0:	4619      	mov	r1, r3
 80034d2:	f7fd fbb9 	bl	8000c48 <__aeabi_d2f>
 80034d6:	4603      	mov	r3, r0
 80034d8:	613b      	str	r3, [r7, #16]

    float bearing = atan2(y, x) * 180.0f / M_PI;
 80034da:	6978      	ldr	r0, [r7, #20]
 80034dc:	f7fd f864 	bl	80005a8 <__aeabi_f2d>
 80034e0:	4604      	mov	r4, r0
 80034e2:	460d      	mov	r5, r1
 80034e4:	6938      	ldr	r0, [r7, #16]
 80034e6:	f7fd f85f 	bl	80005a8 <__aeabi_f2d>
 80034ea:	4602      	mov	r2, r0
 80034ec:	460b      	mov	r3, r1
 80034ee:	ec43 2b11 	vmov	d1, r2, r3
 80034f2:	ec45 4b10 	vmov	d0, r4, r5
 80034f6:	f00a fe63 	bl	800e1c0 <atan2>
 80034fa:	ec51 0b10 	vmov	r0, r1, d0
 80034fe:	f04f 0200 	mov.w	r2, #0
 8003502:	4b19      	ldr	r3, [pc, #100]	@ (8003568 <bearing_to_target+0x240>)
 8003504:	f7fd f8a8 	bl	8000658 <__aeabi_dmul>
 8003508:	4602      	mov	r2, r0
 800350a:	460b      	mov	r3, r1
 800350c:	4610      	mov	r0, r2
 800350e:	4619      	mov	r1, r3
 8003510:	a313      	add	r3, pc, #76	@ (adr r3, 8003560 <bearing_to_target+0x238>)
 8003512:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003516:	f7fd f9c9 	bl	80008ac <__aeabi_ddiv>
 800351a:	4602      	mov	r2, r0
 800351c:	460b      	mov	r3, r1
 800351e:	4610      	mov	r0, r2
 8003520:	4619      	mov	r1, r3
 8003522:	f7fd fb91 	bl	8000c48 <__aeabi_d2f>
 8003526:	4603      	mov	r3, r0
 8003528:	627b      	str	r3, [r7, #36]	@ 0x24

    if (bearing < 0)
 800352a:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800352e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003532:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003536:	d507      	bpl.n	8003548 <bearing_to_target+0x220>
        bearing += 360.0f;
 8003538:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800353c:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 800356c <bearing_to_target+0x244>
 8003540:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003544:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

    return bearing;   // degrees, compass heading
 8003548:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800354a:	ee07 3a90 	vmov	s15, r3
}
 800354e:	eeb0 0a67 	vmov.f32	s0, s15
 8003552:	3728      	adds	r7, #40	@ 0x28
 8003554:	46bd      	mov	sp, r7
 8003556:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800355a:	bf00      	nop
 800355c:	f3af 8000 	nop.w
 8003560:	54442d18 	.word	0x54442d18
 8003564:	400921fb 	.word	0x400921fb
 8003568:	40668000 	.word	0x40668000
 800356c:	43b40000 	.word	0x43b40000

08003570 <control_paraglider>:


void control_paraglider(Telemetry_t *telemetry){
 8003570:	b580      	push	{r7, lr}
 8003572:	b088      	sub	sp, #32
 8003574:	af00      	add	r7, sp, #0
 8003576:	6078      	str	r0, [r7, #4]
    // Find target bearing
    float target_bearing = bearing_to_target(telemetry->gps_latitude,
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	ed93 7a14 	vldr	s14, [r3, #80]	@ 0x50
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	edd3 6a27 	vldr	s13, [r3, #156]	@ 0x9c
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	ed93 6a28 	vldr	s12, [r3, #160]	@ 0xa0
 8003590:	eef0 1a46 	vmov.f32	s3, s12
 8003594:	eeb0 1a66 	vmov.f32	s2, s13
 8003598:	eef0 0a47 	vmov.f32	s1, s14
 800359c:	eeb0 0a67 	vmov.f32	s0, s15
 80035a0:	f7ff fec2 	bl	8003328 <bearing_to_target>
 80035a4:	ed87 0a06 	vstr	s0, [r7, #24]
    		telemetry->gps_longitude, telemetry->target_latitude, telemetry->target_longitude);

    float angle_dif = target_bearing - telemetry->heading;
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	edd3 7a15 	vldr	s15, [r3, #84]	@ 0x54
 80035ae:	ed97 7a06 	vldr	s14, [r7, #24]
 80035b2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80035b6:	edc7 7a07 	vstr	s15, [r7, #28]
    // Normalize to [-180, 180]
    while (angle_dif > 180) angle_dif -= 360;
 80035ba:	e007      	b.n	80035cc <control_paraglider+0x5c>
 80035bc:	edd7 7a07 	vldr	s15, [r7, #28]
 80035c0:	ed9f 7a46 	vldr	s14, [pc, #280]	@ 80036dc <control_paraglider+0x16c>
 80035c4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80035c8:	edc7 7a07 	vstr	s15, [r7, #28]
 80035cc:	edd7 7a07 	vldr	s15, [r7, #28]
 80035d0:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 80036e0 <control_paraglider+0x170>
 80035d4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80035d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80035dc:	dcee      	bgt.n	80035bc <control_paraglider+0x4c>
    while (angle_dif < -180) angle_dif += 360;
 80035de:	e007      	b.n	80035f0 <control_paraglider+0x80>
 80035e0:	edd7 7a07 	vldr	s15, [r7, #28]
 80035e4:	ed9f 7a3d 	vldr	s14, [pc, #244]	@ 80036dc <control_paraglider+0x16c>
 80035e8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80035ec:	edc7 7a07 	vstr	s15, [r7, #28]
 80035f0:	edd7 7a07 	vldr	s15, [r7, #28]
 80035f4:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 80036e4 <control_paraglider+0x174>
 80035f8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80035fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003600:	d4ee      	bmi.n	80035e0 <control_paraglider+0x70>

    // if absolute value of angle dif < 3 deg, no turning
    if (fabsf(angle_dif) < 3.0f) angle_dif = 0;
 8003602:	edd7 7a07 	vldr	s15, [r7, #28]
 8003606:	eef0 7ae7 	vabs.f32	s15, s15
 800360a:	eeb0 7a08 	vmov.f32	s14, #8	@ 0x40400000  3.0
 800360e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003612:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003616:	d502      	bpl.n	800361e <control_paraglider+0xae>
 8003618:	f04f 0300 	mov.w	r3, #0
 800361c:	61fb      	str	r3, [r7, #28]

    // Currently a proportional (P) controller. Later: make PID?
    float Kp = 0.4f;    // tune this
 800361e:	4b32      	ldr	r3, [pc, #200]	@ (80036e8 <control_paraglider+0x178>)
 8003620:	617b      	str	r3, [r7, #20]
    float turn = Kp * angle_dif;
 8003622:	ed97 7a05 	vldr	s14, [r7, #20]
 8003626:	edd7 7a07 	vldr	s15, [r7, #28]
 800362a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800362e:	edc7 7a04 	vstr	s15, [r7, #16]

    // Clamp to a maximum turn amount
    turn = fmaxf(fminf(turn, TURN_MAX), -TURN_MAX);
 8003632:	eddf 0a2e 	vldr	s1, [pc, #184]	@ 80036ec <control_paraglider+0x17c>
 8003636:	ed97 0a04 	vldr	s0, [r7, #16]
 800363a:	f00a ff64 	bl	800e506 <fminf>
 800363e:	eef0 7a40 	vmov.f32	s15, s0
 8003642:	eddf 0a2b 	vldr	s1, [pc, #172]	@ 80036f0 <control_paraglider+0x180>
 8003646:	eeb0 0a67 	vmov.f32	s0, s15
 800364a:	f00a ff3f 	bl	800e4cc <fmaxf>
 800364e:	ed87 0a04 	vstr	s0, [r7, #16]

    // Turn servos based on angle difference
    float servo_center = (SERVO_MAX + SERVO_MIN) * 0.5f;
 8003652:	4b28      	ldr	r3, [pc, #160]	@ (80036f4 <control_paraglider+0x184>)
 8003654:	60fb      	str	r3, [r7, #12]
    Set_Left_Servo_Angle(fmaxf(fminf(servo_center - turn, SERVO_MAX), SERVO_MIN));
 8003656:	ed97 7a03 	vldr	s14, [r7, #12]
 800365a:	edd7 7a04 	vldr	s15, [r7, #16]
 800365e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003662:	eddf 0a1f 	vldr	s1, [pc, #124]	@ 80036e0 <control_paraglider+0x170>
 8003666:	eeb0 0a67 	vmov.f32	s0, s15
 800366a:	f00a ff4c 	bl	800e506 <fminf>
 800366e:	eef0 7a40 	vmov.f32	s15, s0
 8003672:	eddf 0a21 	vldr	s1, [pc, #132]	@ 80036f8 <control_paraglider+0x188>
 8003676:	eeb0 0a67 	vmov.f32	s0, s15
 800367a:	f00a ff27 	bl	800e4cc <fmaxf>
 800367e:	eef0 7a40 	vmov.f32	s15, s0
 8003682:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003686:	edc7 7a00 	vstr	s15, [r7]
 800368a:	783b      	ldrb	r3, [r7, #0]
 800368c:	b2db      	uxtb	r3, r3
 800368e:	4618      	mov	r0, r3
 8003690:	f000 f94e 	bl	8003930 <Set_Left_Servo_Angle>
    Set_Right_Servo_Angle(fmaxf(fminf(servo_center + turn, SERVO_MAX), SERVO_MIN));
 8003694:	ed97 7a03 	vldr	s14, [r7, #12]
 8003698:	edd7 7a04 	vldr	s15, [r7, #16]
 800369c:	ee77 7a27 	vadd.f32	s15, s14, s15
 80036a0:	eddf 0a0f 	vldr	s1, [pc, #60]	@ 80036e0 <control_paraglider+0x170>
 80036a4:	eeb0 0a67 	vmov.f32	s0, s15
 80036a8:	f00a ff2d 	bl	800e506 <fminf>
 80036ac:	eef0 7a40 	vmov.f32	s15, s0
 80036b0:	eddf 0a11 	vldr	s1, [pc, #68]	@ 80036f8 <control_paraglider+0x188>
 80036b4:	eeb0 0a67 	vmov.f32	s0, s15
 80036b8:	f00a ff08 	bl	800e4cc <fmaxf>
 80036bc:	eef0 7a40 	vmov.f32	s15, s0
 80036c0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80036c4:	edc7 7a00 	vstr	s15, [r7]
 80036c8:	783b      	ldrb	r3, [r7, #0]
 80036ca:	b2db      	uxtb	r3, r3
 80036cc:	4618      	mov	r0, r3
 80036ce:	f000 f941 	bl	8003954 <Set_Right_Servo_Angle>
}
 80036d2:	bf00      	nop
 80036d4:	3720      	adds	r7, #32
 80036d6:	46bd      	mov	sp, r7
 80036d8:	bd80      	pop	{r7, pc}
 80036da:	bf00      	nop
 80036dc:	43b40000 	.word	0x43b40000
 80036e0:	43340000 	.word	0x43340000
 80036e4:	c3340000 	.word	0xc3340000
 80036e8:	3ecccccd 	.word	0x3ecccccd
 80036ec:	42b40000 	.word	0x42b40000
 80036f0:	c2b40000 	.word	0xc2b40000
 80036f4:	42b40000 	.word	0x42b40000
 80036f8:	00000000 	.word	0x00000000

080036fc <Set_Servo_Angle>:
#include "servos.h"

void Set_Servo_Angle(TIM_HandleTypeDef *htim, uint32_t channel, uint8_t angle) {
 80036fc:	b480      	push	{r7}
 80036fe:	b089      	sub	sp, #36	@ 0x24
 8003700:	af00      	add	r7, sp, #0
 8003702:	60f8      	str	r0, [r7, #12]
 8003704:	60b9      	str	r1, [r7, #8]
 8003706:	4613      	mov	r3, r2
 8003708:	71fb      	strb	r3, [r7, #7]
    // Limit the angle between 0 and 180
    if (angle > 180) {
 800370a:	79fb      	ldrb	r3, [r7, #7]
 800370c:	2bb4      	cmp	r3, #180	@ 0xb4
 800370e:	d901      	bls.n	8003714 <Set_Servo_Angle+0x18>
        angle = 180;
 8003710:	23b4      	movs	r3, #180	@ 0xb4
 8003712:	71fb      	strb	r3, [r7, #7]
    // Map the angle to the pulse width
//    uint32_t pulse_width = SERVO_MIN_PULSE_WIDTH +
//                           ((SERVO_MAX_PULSE_WIDTH - SERVO_MIN_PULSE_WIDTH) * angle) / 180;

    // Calculate the duty cycle for the given pulse width
    uint32_t tim_period = __HAL_TIM_GET_AUTORELOAD(htim) + 1;   // Get the timer period
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800371a:	3301      	adds	r3, #1
 800371c:	61fb      	str	r3, [r7, #28]
    uint32_t minPulse = (tim_period * SERVO_MIN_PULSE_WIDTH) / (1000000 / SERVO_FREQUENCY);
 800371e:	69fb      	ldr	r3, [r7, #28]
 8003720:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003724:	fb02 f303 	mul.w	r3, r2, r3
 8003728:	4a1f      	ldr	r2, [pc, #124]	@ (80037a8 <Set_Servo_Angle+0xac>)
 800372a:	fba2 2303 	umull	r2, r3, r2, r3
 800372e:	0b9b      	lsrs	r3, r3, #14
 8003730:	61bb      	str	r3, [r7, #24]
    uint32_t maxPulse = (tim_period * SERVO_MAX_PULSE_WIDTH) / (1000000 / SERVO_FREQUENCY);
 8003732:	69fb      	ldr	r3, [r7, #28]
 8003734:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8003738:	fb02 f303 	mul.w	r3, r2, r3
 800373c:	4a1a      	ldr	r2, [pc, #104]	@ (80037a8 <Set_Servo_Angle+0xac>)
 800373e:	fba2 2303 	umull	r2, r3, r2, r3
 8003742:	0b9b      	lsrs	r3, r3, #14
 8003744:	617b      	str	r3, [r7, #20]
    uint32_t pulse = minPulse + (angle * (maxPulse - minPulse)) / 180;
 8003746:	79fb      	ldrb	r3, [r7, #7]
 8003748:	6979      	ldr	r1, [r7, #20]
 800374a:	69ba      	ldr	r2, [r7, #24]
 800374c:	1a8a      	subs	r2, r1, r2
 800374e:	fb02 f303 	mul.w	r3, r2, r3
 8003752:	089b      	lsrs	r3, r3, #2
 8003754:	4a15      	ldr	r2, [pc, #84]	@ (80037ac <Set_Servo_Angle+0xb0>)
 8003756:	fba2 2303 	umull	r2, r3, r2, r3
 800375a:	089b      	lsrs	r3, r3, #2
 800375c:	69ba      	ldr	r2, [r7, #24]
 800375e:	4413      	add	r3, r2
 8003760:	613b      	str	r3, [r7, #16]

    // Set the pulse width to TIM3 Channel 3
    __HAL_TIM_SET_COMPARE(htim, channel, pulse);
 8003762:	68bb      	ldr	r3, [r7, #8]
 8003764:	2b00      	cmp	r3, #0
 8003766:	d104      	bne.n	8003772 <Set_Servo_Angle+0x76>
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	693a      	ldr	r2, [r7, #16]
 800376e:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8003770:	e013      	b.n	800379a <Set_Servo_Angle+0x9e>
    __HAL_TIM_SET_COMPARE(htim, channel, pulse);
 8003772:	68bb      	ldr	r3, [r7, #8]
 8003774:	2b04      	cmp	r3, #4
 8003776:	d104      	bne.n	8003782 <Set_Servo_Angle+0x86>
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	681a      	ldr	r2, [r3, #0]
 800377c:	693b      	ldr	r3, [r7, #16]
 800377e:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8003780:	e00b      	b.n	800379a <Set_Servo_Angle+0x9e>
    __HAL_TIM_SET_COMPARE(htim, channel, pulse);
 8003782:	68bb      	ldr	r3, [r7, #8]
 8003784:	2b08      	cmp	r3, #8
 8003786:	d104      	bne.n	8003792 <Set_Servo_Angle+0x96>
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	681a      	ldr	r2, [r3, #0]
 800378c:	693b      	ldr	r3, [r7, #16]
 800378e:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8003790:	e003      	b.n	800379a <Set_Servo_Angle+0x9e>
    __HAL_TIM_SET_COMPARE(htim, channel, pulse);
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	681a      	ldr	r2, [r3, #0]
 8003796:	693b      	ldr	r3, [r7, #16]
 8003798:	6413      	str	r3, [r2, #64]	@ 0x40
}
 800379a:	bf00      	nop
 800379c:	3724      	adds	r7, #36	@ 0x24
 800379e:	46bd      	mov	sp, r7
 80037a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a4:	4770      	bx	lr
 80037a6:	bf00      	nop
 80037a8:	d1b71759 	.word	0xd1b71759
 80037ac:	16c16c17 	.word	0x16c16c17

080037b0 <Init_Servos>:

void Init_Servos() {
 80037b0:	b580      	push	{r7, lr}
 80037b2:	af00      	add	r7, sp, #0
    HAL_TIM_PWM_Start(&PAYLOAD_TIM, PAYLOAD_CHANNEL);
 80037b4:	2100      	movs	r1, #0
 80037b6:	480d      	ldr	r0, [pc, #52]	@ (80037ec <Init_Servos+0x3c>)
 80037b8:	f004 f8a6 	bl	8007908 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&CONTAINER_TIM, CONTAINER_CHANNEL);
 80037bc:	2104      	movs	r1, #4
 80037be:	480b      	ldr	r0, [pc, #44]	@ (80037ec <Init_Servos+0x3c>)
 80037c0:	f004 f8a2 	bl	8007908 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&LEFT_SERVO_TIM, LEFT_SERVO_CHANNEL);
 80037c4:	2100      	movs	r1, #0
 80037c6:	4809      	ldr	r0, [pc, #36]	@ (80037ec <Init_Servos+0x3c>)
 80037c8:	f004 f89e 	bl	8007908 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&RIGHT_SERVO_TIM, RIGHT_SERVO_CHANNEL);
 80037cc:	2104      	movs	r1, #4
 80037ce:	4807      	ldr	r0, [pc, #28]	@ (80037ec <Init_Servos+0x3c>)
 80037d0:	f004 f89a 	bl	8007908 <HAL_TIM_PWM_Start>

    Set_Servo_Angle(&PAYLOAD_TIM, PAYLOAD_CHANNEL, PAYLOAD_ANGLE_CLOSED);
 80037d4:	2200      	movs	r2, #0
 80037d6:	2100      	movs	r1, #0
 80037d8:	4804      	ldr	r0, [pc, #16]	@ (80037ec <Init_Servos+0x3c>)
 80037da:	f7ff ff8f 	bl	80036fc <Set_Servo_Angle>
    Set_Servo_Angle(&CONTAINER_TIM, CONTAINER_CHANNEL, CONTAINER_ANGLE_CLOSED);
 80037de:	2200      	movs	r2, #0
 80037e0:	2104      	movs	r1, #4
 80037e2:	4802      	ldr	r0, [pc, #8]	@ (80037ec <Init_Servos+0x3c>)
 80037e4:	f7ff ff8a 	bl	80036fc <Set_Servo_Angle>
}
 80037e8:	bf00      	nop
 80037ea:	bd80      	pop	{r7, pc}
 80037ec:	20000640 	.word	0x20000640

080037f0 <Release_Payload>:

void Release_Payload(){
 80037f0:	b580      	push	{r7, lr}
 80037f2:	b082      	sub	sp, #8
 80037f4:	af00      	add	r7, sp, #0
//	Set_Servo_Angle(&PAYLOAD_TIM, PAYLOAD_CHANNEL, PAYLOAD_ANGLE_OPEN);
	unsigned char num_partitions = 20;
 80037f6:	2314      	movs	r3, #20
 80037f8:	70fb      	strb	r3, [r7, #3]
	for (int i = 1; i <= num_partitions; ++i){
 80037fa:	2301      	movs	r3, #1
 80037fc:	607b      	str	r3, [r7, #4]
 80037fe:	e012      	b.n	8003826 <Release_Payload+0x36>
		Set_Servo_Angle(&PAYLOAD_TIM, PAYLOAD_CHANNEL, PAYLOAD_ANGLE_CLOSED + i * (PAYLOAD_ANGLE_OPEN - PAYLOAD_ANGLE_CLOSED) / num_partitions);
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	225a      	movs	r2, #90	@ 0x5a
 8003804:	fb03 f202 	mul.w	r2, r3, r2
 8003808:	78fb      	ldrb	r3, [r7, #3]
 800380a:	fb92 f3f3 	sdiv	r3, r2, r3
 800380e:	b2db      	uxtb	r3, r3
 8003810:	461a      	mov	r2, r3
 8003812:	2100      	movs	r1, #0
 8003814:	4808      	ldr	r0, [pc, #32]	@ (8003838 <Release_Payload+0x48>)
 8003816:	f7ff ff71 	bl	80036fc <Set_Servo_Angle>
		HAL_Delay(25);
 800381a:	2019      	movs	r0, #25
 800381c:	f000 ff7e 	bl	800471c <HAL_Delay>
	for (int i = 1; i <= num_partitions; ++i){
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	3301      	adds	r3, #1
 8003824:	607b      	str	r3, [r7, #4]
 8003826:	78fb      	ldrb	r3, [r7, #3]
 8003828:	687a      	ldr	r2, [r7, #4]
 800382a:	429a      	cmp	r2, r3
 800382c:	dde8      	ble.n	8003800 <Release_Payload+0x10>
	}
}
 800382e:	bf00      	nop
 8003830:	bf00      	nop
 8003832:	3708      	adds	r7, #8
 8003834:	46bd      	mov	sp, r7
 8003836:	bd80      	pop	{r7, pc}
 8003838:	20000640 	.word	0x20000640

0800383c <Reset_Payload>:

void Reset_Payload(){
 800383c:	b580      	push	{r7, lr}
 800383e:	b082      	sub	sp, #8
 8003840:	af00      	add	r7, sp, #0
//	Set_Servo_Angle(&PAYLOAD_TIM, PAYLOAD_CHANNEL, SERVO_ANGLE_CLOSED);
	unsigned char num_partitions = 20;
 8003842:	2314      	movs	r3, #20
 8003844:	70fb      	strb	r3, [r7, #3]
	for (int i = 1; i <= num_partitions; ++i){
 8003846:	2301      	movs	r3, #1
 8003848:	607b      	str	r3, [r7, #4]
 800384a:	e015      	b.n	8003878 <Reset_Payload+0x3c>
		Set_Servo_Angle(&PAYLOAD_TIM, PAYLOAD_CHANNEL, PAYLOAD_ANGLE_OPEN + i * (PAYLOAD_ANGLE_CLOSED - PAYLOAD_ANGLE_OPEN) / num_partitions);
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	f06f 0259 	mvn.w	r2, #89	@ 0x59
 8003852:	fb03 f202 	mul.w	r2, r3, r2
 8003856:	78fb      	ldrb	r3, [r7, #3]
 8003858:	fb92 f3f3 	sdiv	r3, r2, r3
 800385c:	b2db      	uxtb	r3, r3
 800385e:	335a      	adds	r3, #90	@ 0x5a
 8003860:	b2db      	uxtb	r3, r3
 8003862:	461a      	mov	r2, r3
 8003864:	2100      	movs	r1, #0
 8003866:	4809      	ldr	r0, [pc, #36]	@ (800388c <Reset_Payload+0x50>)
 8003868:	f7ff ff48 	bl	80036fc <Set_Servo_Angle>
		HAL_Delay(25);
 800386c:	2019      	movs	r0, #25
 800386e:	f000 ff55 	bl	800471c <HAL_Delay>
	for (int i = 1; i <= num_partitions; ++i){
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	3301      	adds	r3, #1
 8003876:	607b      	str	r3, [r7, #4]
 8003878:	78fb      	ldrb	r3, [r7, #3]
 800387a:	687a      	ldr	r2, [r7, #4]
 800387c:	429a      	cmp	r2, r3
 800387e:	dde5      	ble.n	800384c <Reset_Payload+0x10>
	}
}
 8003880:	bf00      	nop
 8003882:	bf00      	nop
 8003884:	3708      	adds	r7, #8
 8003886:	46bd      	mov	sp, r7
 8003888:	bd80      	pop	{r7, pc}
 800388a:	bf00      	nop
 800388c:	20000640 	.word	0x20000640

08003890 <Release_Container>:

void Release_Container(){
 8003890:	b580      	push	{r7, lr}
 8003892:	b082      	sub	sp, #8
 8003894:	af00      	add	r7, sp, #0
//	Set_Servo_Angle(&CONTAINER_TIM, CONTAINER_CHANNEL, CONTAINER_ANGLE_OPEN);
	unsigned char num_partitions = 20;
 8003896:	2314      	movs	r3, #20
 8003898:	70fb      	strb	r3, [r7, #3]
	for (int i = 1; i <= num_partitions; ++i){
 800389a:	2301      	movs	r3, #1
 800389c:	607b      	str	r3, [r7, #4]
 800389e:	e012      	b.n	80038c6 <Release_Container+0x36>
		Set_Servo_Angle(&CONTAINER_TIM, CONTAINER_CHANNEL, CONTAINER_ANGLE_CLOSED + i * (CONTAINER_ANGLE_OPEN - CONTAINER_ANGLE_CLOSED) / num_partitions);
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	225a      	movs	r2, #90	@ 0x5a
 80038a4:	fb03 f202 	mul.w	r2, r3, r2
 80038a8:	78fb      	ldrb	r3, [r7, #3]
 80038aa:	fb92 f3f3 	sdiv	r3, r2, r3
 80038ae:	b2db      	uxtb	r3, r3
 80038b0:	461a      	mov	r2, r3
 80038b2:	2104      	movs	r1, #4
 80038b4:	4808      	ldr	r0, [pc, #32]	@ (80038d8 <Release_Container+0x48>)
 80038b6:	f7ff ff21 	bl	80036fc <Set_Servo_Angle>
		HAL_Delay(25);
 80038ba:	2019      	movs	r0, #25
 80038bc:	f000 ff2e 	bl	800471c <HAL_Delay>
	for (int i = 1; i <= num_partitions; ++i){
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	3301      	adds	r3, #1
 80038c4:	607b      	str	r3, [r7, #4]
 80038c6:	78fb      	ldrb	r3, [r7, #3]
 80038c8:	687a      	ldr	r2, [r7, #4]
 80038ca:	429a      	cmp	r2, r3
 80038cc:	dde8      	ble.n	80038a0 <Release_Container+0x10>
	}
}
 80038ce:	bf00      	nop
 80038d0:	bf00      	nop
 80038d2:	3708      	adds	r7, #8
 80038d4:	46bd      	mov	sp, r7
 80038d6:	bd80      	pop	{r7, pc}
 80038d8:	20000640 	.word	0x20000640

080038dc <Reset_Container>:

void Reset_Container(){
 80038dc:	b580      	push	{r7, lr}
 80038de:	b082      	sub	sp, #8
 80038e0:	af00      	add	r7, sp, #0
//	Set_Servo_Angle(&CONTAINER_TIM, CONTAINER_CHANNEL, CONTAINER_ANGLE_CLOSED);
	unsigned char num_partitions = 20;
 80038e2:	2314      	movs	r3, #20
 80038e4:	70fb      	strb	r3, [r7, #3]
	for (int i = 1; i <= num_partitions; ++i){
 80038e6:	2301      	movs	r3, #1
 80038e8:	607b      	str	r3, [r7, #4]
 80038ea:	e015      	b.n	8003918 <Reset_Container+0x3c>
		Set_Servo_Angle(&CONTAINER_TIM, CONTAINER_CHANNEL, CONTAINER_ANGLE_OPEN + i * (CONTAINER_ANGLE_CLOSED - CONTAINER_ANGLE_OPEN) / num_partitions);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	f06f 0259 	mvn.w	r2, #89	@ 0x59
 80038f2:	fb03 f202 	mul.w	r2, r3, r2
 80038f6:	78fb      	ldrb	r3, [r7, #3]
 80038f8:	fb92 f3f3 	sdiv	r3, r2, r3
 80038fc:	b2db      	uxtb	r3, r3
 80038fe:	335a      	adds	r3, #90	@ 0x5a
 8003900:	b2db      	uxtb	r3, r3
 8003902:	461a      	mov	r2, r3
 8003904:	2104      	movs	r1, #4
 8003906:	4809      	ldr	r0, [pc, #36]	@ (800392c <Reset_Container+0x50>)
 8003908:	f7ff fef8 	bl	80036fc <Set_Servo_Angle>
		HAL_Delay(25);
 800390c:	2019      	movs	r0, #25
 800390e:	f000 ff05 	bl	800471c <HAL_Delay>
	for (int i = 1; i <= num_partitions; ++i){
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	3301      	adds	r3, #1
 8003916:	607b      	str	r3, [r7, #4]
 8003918:	78fb      	ldrb	r3, [r7, #3]
 800391a:	687a      	ldr	r2, [r7, #4]
 800391c:	429a      	cmp	r2, r3
 800391e:	dde5      	ble.n	80038ec <Reset_Container+0x10>
	}
}
 8003920:	bf00      	nop
 8003922:	bf00      	nop
 8003924:	3708      	adds	r7, #8
 8003926:	46bd      	mov	sp, r7
 8003928:	bd80      	pop	{r7, pc}
 800392a:	bf00      	nop
 800392c:	20000640 	.word	0x20000640

08003930 <Set_Left_Servo_Angle>:

void Set_Left_Servo_Angle(uint8_t angle){
 8003930:	b580      	push	{r7, lr}
 8003932:	b082      	sub	sp, #8
 8003934:	af00      	add	r7, sp, #0
 8003936:	4603      	mov	r3, r0
 8003938:	71fb      	strb	r3, [r7, #7]
	Set_Servo_Angle(&LEFT_SERVO_TIM, LEFT_SERVO_CHANNEL, angle);
 800393a:	79fb      	ldrb	r3, [r7, #7]
 800393c:	461a      	mov	r2, r3
 800393e:	2100      	movs	r1, #0
 8003940:	4803      	ldr	r0, [pc, #12]	@ (8003950 <Set_Left_Servo_Angle+0x20>)
 8003942:	f7ff fedb 	bl	80036fc <Set_Servo_Angle>
}
 8003946:	bf00      	nop
 8003948:	3708      	adds	r7, #8
 800394a:	46bd      	mov	sp, r7
 800394c:	bd80      	pop	{r7, pc}
 800394e:	bf00      	nop
 8003950:	20000640 	.word	0x20000640

08003954 <Set_Right_Servo_Angle>:

void Set_Right_Servo_Angle(uint8_t angle){
 8003954:	b580      	push	{r7, lr}
 8003956:	b082      	sub	sp, #8
 8003958:	af00      	add	r7, sp, #0
 800395a:	4603      	mov	r3, r0
 800395c:	71fb      	strb	r3, [r7, #7]
	Set_Servo_Angle(&RIGHT_SERVO_TIM, RIGHT_SERVO_CHANNEL, angle);
 800395e:	79fb      	ldrb	r3, [r7, #7]
 8003960:	461a      	mov	r2, r3
 8003962:	2104      	movs	r1, #4
 8003964:	4803      	ldr	r0, [pc, #12]	@ (8003974 <Set_Right_Servo_Angle+0x20>)
 8003966:	f7ff fec9 	bl	80036fc <Set_Servo_Angle>
}
 800396a:	bf00      	nop
 800396c:	3708      	adds	r7, #8
 800396e:	46bd      	mov	sp, r7
 8003970:	bd80      	pop	{r7, pc}
 8003972:	bf00      	nop
 8003974:	20000640 	.word	0x20000640

08003978 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003978:	b480      	push	{r7}
 800397a:	b083      	sub	sp, #12
 800397c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800397e:	2300      	movs	r3, #0
 8003980:	607b      	str	r3, [r7, #4]
 8003982:	4b10      	ldr	r3, [pc, #64]	@ (80039c4 <HAL_MspInit+0x4c>)
 8003984:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003986:	4a0f      	ldr	r2, [pc, #60]	@ (80039c4 <HAL_MspInit+0x4c>)
 8003988:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800398c:	6453      	str	r3, [r2, #68]	@ 0x44
 800398e:	4b0d      	ldr	r3, [pc, #52]	@ (80039c4 <HAL_MspInit+0x4c>)
 8003990:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003992:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003996:	607b      	str	r3, [r7, #4]
 8003998:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800399a:	2300      	movs	r3, #0
 800399c:	603b      	str	r3, [r7, #0]
 800399e:	4b09      	ldr	r3, [pc, #36]	@ (80039c4 <HAL_MspInit+0x4c>)
 80039a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039a2:	4a08      	ldr	r2, [pc, #32]	@ (80039c4 <HAL_MspInit+0x4c>)
 80039a4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80039a8:	6413      	str	r3, [r2, #64]	@ 0x40
 80039aa:	4b06      	ldr	r3, [pc, #24]	@ (80039c4 <HAL_MspInit+0x4c>)
 80039ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80039b2:	603b      	str	r3, [r7, #0]
 80039b4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80039b6:	bf00      	nop
 80039b8:	370c      	adds	r7, #12
 80039ba:	46bd      	mov	sp, r7
 80039bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c0:	4770      	bx	lr
 80039c2:	bf00      	nop
 80039c4:	40023800 	.word	0x40023800

080039c8 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80039c8:	b580      	push	{r7, lr}
 80039ca:	b08a      	sub	sp, #40	@ 0x28
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80039d0:	f107 0314 	add.w	r3, r7, #20
 80039d4:	2200      	movs	r2, #0
 80039d6:	601a      	str	r2, [r3, #0]
 80039d8:	605a      	str	r2, [r3, #4]
 80039da:	609a      	str	r2, [r3, #8]
 80039dc:	60da      	str	r2, [r3, #12]
 80039de:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	4a17      	ldr	r2, [pc, #92]	@ (8003a44 <HAL_ADC_MspInit+0x7c>)
 80039e6:	4293      	cmp	r3, r2
 80039e8:	d127      	bne.n	8003a3a <HAL_ADC_MspInit+0x72>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80039ea:	2300      	movs	r3, #0
 80039ec:	613b      	str	r3, [r7, #16]
 80039ee:	4b16      	ldr	r3, [pc, #88]	@ (8003a48 <HAL_ADC_MspInit+0x80>)
 80039f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039f2:	4a15      	ldr	r2, [pc, #84]	@ (8003a48 <HAL_ADC_MspInit+0x80>)
 80039f4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80039f8:	6453      	str	r3, [r2, #68]	@ 0x44
 80039fa:	4b13      	ldr	r3, [pc, #76]	@ (8003a48 <HAL_ADC_MspInit+0x80>)
 80039fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a02:	613b      	str	r3, [r7, #16]
 8003a04:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a06:	2300      	movs	r3, #0
 8003a08:	60fb      	str	r3, [r7, #12]
 8003a0a:	4b0f      	ldr	r3, [pc, #60]	@ (8003a48 <HAL_ADC_MspInit+0x80>)
 8003a0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a0e:	4a0e      	ldr	r2, [pc, #56]	@ (8003a48 <HAL_ADC_MspInit+0x80>)
 8003a10:	f043 0301 	orr.w	r3, r3, #1
 8003a14:	6313      	str	r3, [r2, #48]	@ 0x30
 8003a16:	4b0c      	ldr	r3, [pc, #48]	@ (8003a48 <HAL_ADC_MspInit+0x80>)
 8003a18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a1a:	f003 0301 	and.w	r3, r3, #1
 8003a1e:	60fb      	str	r3, [r7, #12]
 8003a20:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8003a22:	2301      	movs	r3, #1
 8003a24:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003a26:	2303      	movs	r3, #3
 8003a28:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a2a:	2300      	movs	r3, #0
 8003a2c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a2e:	f107 0314 	add.w	r3, r7, #20
 8003a32:	4619      	mov	r1, r3
 8003a34:	4805      	ldr	r0, [pc, #20]	@ (8003a4c <HAL_ADC_MspInit+0x84>)
 8003a36:	f001 fa9b 	bl	8004f70 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8003a3a:	bf00      	nop
 8003a3c:	3728      	adds	r7, #40	@ 0x28
 8003a3e:	46bd      	mov	sp, r7
 8003a40:	bd80      	pop	{r7, pc}
 8003a42:	bf00      	nop
 8003a44:	40012000 	.word	0x40012000
 8003a48:	40023800 	.word	0x40023800
 8003a4c:	40020000 	.word	0x40020000

08003a50 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003a50:	b580      	push	{r7, lr}
 8003a52:	b08a      	sub	sp, #40	@ 0x28
 8003a54:	af00      	add	r7, sp, #0
 8003a56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a58:	f107 0314 	add.w	r3, r7, #20
 8003a5c:	2200      	movs	r2, #0
 8003a5e:	601a      	str	r2, [r3, #0]
 8003a60:	605a      	str	r2, [r3, #4]
 8003a62:	609a      	str	r2, [r3, #8]
 8003a64:	60da      	str	r2, [r3, #12]
 8003a66:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	4a19      	ldr	r2, [pc, #100]	@ (8003ad4 <HAL_I2C_MspInit+0x84>)
 8003a6e:	4293      	cmp	r3, r2
 8003a70:	d12b      	bne.n	8003aca <HAL_I2C_MspInit+0x7a>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a72:	2300      	movs	r3, #0
 8003a74:	613b      	str	r3, [r7, #16]
 8003a76:	4b18      	ldr	r3, [pc, #96]	@ (8003ad8 <HAL_I2C_MspInit+0x88>)
 8003a78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a7a:	4a17      	ldr	r2, [pc, #92]	@ (8003ad8 <HAL_I2C_MspInit+0x88>)
 8003a7c:	f043 0302 	orr.w	r3, r3, #2
 8003a80:	6313      	str	r3, [r2, #48]	@ 0x30
 8003a82:	4b15      	ldr	r3, [pc, #84]	@ (8003ad8 <HAL_I2C_MspInit+0x88>)
 8003a84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a86:	f003 0302 	and.w	r3, r3, #2
 8003a8a:	613b      	str	r3, [r7, #16]
 8003a8c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003a8e:	23c0      	movs	r3, #192	@ 0xc0
 8003a90:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003a92:	2312      	movs	r3, #18
 8003a94:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a96:	2300      	movs	r3, #0
 8003a98:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003a9a:	2303      	movs	r3, #3
 8003a9c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003a9e:	2304      	movs	r3, #4
 8003aa0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003aa2:	f107 0314 	add.w	r3, r7, #20
 8003aa6:	4619      	mov	r1, r3
 8003aa8:	480c      	ldr	r0, [pc, #48]	@ (8003adc <HAL_I2C_MspInit+0x8c>)
 8003aaa:	f001 fa61 	bl	8004f70 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003aae:	2300      	movs	r3, #0
 8003ab0:	60fb      	str	r3, [r7, #12]
 8003ab2:	4b09      	ldr	r3, [pc, #36]	@ (8003ad8 <HAL_I2C_MspInit+0x88>)
 8003ab4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ab6:	4a08      	ldr	r2, [pc, #32]	@ (8003ad8 <HAL_I2C_MspInit+0x88>)
 8003ab8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8003abc:	6413      	str	r3, [r2, #64]	@ 0x40
 8003abe:	4b06      	ldr	r3, [pc, #24]	@ (8003ad8 <HAL_I2C_MspInit+0x88>)
 8003ac0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ac2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003ac6:	60fb      	str	r3, [r7, #12]
 8003ac8:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8003aca:	bf00      	nop
 8003acc:	3728      	adds	r7, #40	@ 0x28
 8003ace:	46bd      	mov	sp, r7
 8003ad0:	bd80      	pop	{r7, pc}
 8003ad2:	bf00      	nop
 8003ad4:	40005400 	.word	0x40005400
 8003ad8:	40023800 	.word	0x40023800
 8003adc:	40020400 	.word	0x40020400

08003ae0 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003ae0:	b480      	push	{r7}
 8003ae2:	b085      	sub	sp, #20
 8003ae4:	af00      	add	r7, sp, #0
 8003ae6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	4a0b      	ldr	r2, [pc, #44]	@ (8003b1c <HAL_TIM_Base_MspInit+0x3c>)
 8003aee:	4293      	cmp	r3, r2
 8003af0:	d10d      	bne.n	8003b0e <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003af2:	2300      	movs	r3, #0
 8003af4:	60fb      	str	r3, [r7, #12]
 8003af6:	4b0a      	ldr	r3, [pc, #40]	@ (8003b20 <HAL_TIM_Base_MspInit+0x40>)
 8003af8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003afa:	4a09      	ldr	r2, [pc, #36]	@ (8003b20 <HAL_TIM_Base_MspInit+0x40>)
 8003afc:	f043 0302 	orr.w	r3, r3, #2
 8003b00:	6413      	str	r3, [r2, #64]	@ 0x40
 8003b02:	4b07      	ldr	r3, [pc, #28]	@ (8003b20 <HAL_TIM_Base_MspInit+0x40>)
 8003b04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b06:	f003 0302 	and.w	r3, r3, #2
 8003b0a:	60fb      	str	r3, [r7, #12]
 8003b0c:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8003b0e:	bf00      	nop
 8003b10:	3714      	adds	r7, #20
 8003b12:	46bd      	mov	sp, r7
 8003b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b18:	4770      	bx	lr
 8003b1a:	bf00      	nop
 8003b1c:	40000400 	.word	0x40000400
 8003b20:	40023800 	.word	0x40023800

08003b24 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003b24:	b580      	push	{r7, lr}
 8003b26:	b088      	sub	sp, #32
 8003b28:	af00      	add	r7, sp, #0
 8003b2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b2c:	f107 030c 	add.w	r3, r7, #12
 8003b30:	2200      	movs	r2, #0
 8003b32:	601a      	str	r2, [r3, #0]
 8003b34:	605a      	str	r2, [r3, #4]
 8003b36:	609a      	str	r2, [r3, #8]
 8003b38:	60da      	str	r2, [r3, #12]
 8003b3a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	4a12      	ldr	r2, [pc, #72]	@ (8003b8c <HAL_TIM_MspPostInit+0x68>)
 8003b42:	4293      	cmp	r3, r2
 8003b44:	d11d      	bne.n	8003b82 <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b46:	2300      	movs	r3, #0
 8003b48:	60bb      	str	r3, [r7, #8]
 8003b4a:	4b11      	ldr	r3, [pc, #68]	@ (8003b90 <HAL_TIM_MspPostInit+0x6c>)
 8003b4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b4e:	4a10      	ldr	r2, [pc, #64]	@ (8003b90 <HAL_TIM_MspPostInit+0x6c>)
 8003b50:	f043 0301 	orr.w	r3, r3, #1
 8003b54:	6313      	str	r3, [r2, #48]	@ 0x30
 8003b56:	4b0e      	ldr	r3, [pc, #56]	@ (8003b90 <HAL_TIM_MspPostInit+0x6c>)
 8003b58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b5a:	f003 0301 	and.w	r3, r3, #1
 8003b5e:	60bb      	str	r3, [r7, #8]
 8003b60:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003b62:	23c0      	movs	r3, #192	@ 0xc0
 8003b64:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b66:	2302      	movs	r3, #2
 8003b68:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b6a:	2300      	movs	r3, #0
 8003b6c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b6e:	2300      	movs	r3, #0
 8003b70:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003b72:	2302      	movs	r3, #2
 8003b74:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b76:	f107 030c 	add.w	r3, r7, #12
 8003b7a:	4619      	mov	r1, r3
 8003b7c:	4805      	ldr	r0, [pc, #20]	@ (8003b94 <HAL_TIM_MspPostInit+0x70>)
 8003b7e:	f001 f9f7 	bl	8004f70 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8003b82:	bf00      	nop
 8003b84:	3720      	adds	r7, #32
 8003b86:	46bd      	mov	sp, r7
 8003b88:	bd80      	pop	{r7, pc}
 8003b8a:	bf00      	nop
 8003b8c:	40000400 	.word	0x40000400
 8003b90:	40023800 	.word	0x40023800
 8003b94:	40020000 	.word	0x40020000

08003b98 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003b98:	b580      	push	{r7, lr}
 8003b9a:	b08c      	sub	sp, #48	@ 0x30
 8003b9c:	af00      	add	r7, sp, #0
 8003b9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ba0:	f107 031c 	add.w	r3, r7, #28
 8003ba4:	2200      	movs	r2, #0
 8003ba6:	601a      	str	r2, [r3, #0]
 8003ba8:	605a      	str	r2, [r3, #4]
 8003baa:	609a      	str	r2, [r3, #8]
 8003bac:	60da      	str	r2, [r3, #12]
 8003bae:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	4a32      	ldr	r2, [pc, #200]	@ (8003c80 <HAL_UART_MspInit+0xe8>)
 8003bb6:	4293      	cmp	r3, r2
 8003bb8:	d12d      	bne.n	8003c16 <HAL_UART_MspInit+0x7e>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003bba:	2300      	movs	r3, #0
 8003bbc:	61bb      	str	r3, [r7, #24]
 8003bbe:	4b31      	ldr	r3, [pc, #196]	@ (8003c84 <HAL_UART_MspInit+0xec>)
 8003bc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bc2:	4a30      	ldr	r2, [pc, #192]	@ (8003c84 <HAL_UART_MspInit+0xec>)
 8003bc4:	f043 0310 	orr.w	r3, r3, #16
 8003bc8:	6453      	str	r3, [r2, #68]	@ 0x44
 8003bca:	4b2e      	ldr	r3, [pc, #184]	@ (8003c84 <HAL_UART_MspInit+0xec>)
 8003bcc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bce:	f003 0310 	and.w	r3, r3, #16
 8003bd2:	61bb      	str	r3, [r7, #24]
 8003bd4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003bd6:	2300      	movs	r3, #0
 8003bd8:	617b      	str	r3, [r7, #20]
 8003bda:	4b2a      	ldr	r3, [pc, #168]	@ (8003c84 <HAL_UART_MspInit+0xec>)
 8003bdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bde:	4a29      	ldr	r2, [pc, #164]	@ (8003c84 <HAL_UART_MspInit+0xec>)
 8003be0:	f043 0301 	orr.w	r3, r3, #1
 8003be4:	6313      	str	r3, [r2, #48]	@ 0x30
 8003be6:	4b27      	ldr	r3, [pc, #156]	@ (8003c84 <HAL_UART_MspInit+0xec>)
 8003be8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bea:	f003 0301 	and.w	r3, r3, #1
 8003bee:	617b      	str	r3, [r7, #20]
 8003bf0:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8003bf2:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8003bf6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003bf8:	2302      	movs	r3, #2
 8003bfa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bfc:	2300      	movs	r3, #0
 8003bfe:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003c00:	2303      	movs	r3, #3
 8003c02:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003c04:	2307      	movs	r3, #7
 8003c06:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c08:	f107 031c 	add.w	r3, r7, #28
 8003c0c:	4619      	mov	r1, r3
 8003c0e:	481e      	ldr	r0, [pc, #120]	@ (8003c88 <HAL_UART_MspInit+0xf0>)
 8003c10:	f001 f9ae 	bl	8004f70 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 8003c14:	e030      	b.n	8003c78 <HAL_UART_MspInit+0xe0>
  else if(huart->Instance==USART2)
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	4a1c      	ldr	r2, [pc, #112]	@ (8003c8c <HAL_UART_MspInit+0xf4>)
 8003c1c:	4293      	cmp	r3, r2
 8003c1e:	d12b      	bne.n	8003c78 <HAL_UART_MspInit+0xe0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8003c20:	2300      	movs	r3, #0
 8003c22:	613b      	str	r3, [r7, #16]
 8003c24:	4b17      	ldr	r3, [pc, #92]	@ (8003c84 <HAL_UART_MspInit+0xec>)
 8003c26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c28:	4a16      	ldr	r2, [pc, #88]	@ (8003c84 <HAL_UART_MspInit+0xec>)
 8003c2a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003c2e:	6413      	str	r3, [r2, #64]	@ 0x40
 8003c30:	4b14      	ldr	r3, [pc, #80]	@ (8003c84 <HAL_UART_MspInit+0xec>)
 8003c32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c34:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c38:	613b      	str	r3, [r7, #16]
 8003c3a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c3c:	2300      	movs	r3, #0
 8003c3e:	60fb      	str	r3, [r7, #12]
 8003c40:	4b10      	ldr	r3, [pc, #64]	@ (8003c84 <HAL_UART_MspInit+0xec>)
 8003c42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c44:	4a0f      	ldr	r2, [pc, #60]	@ (8003c84 <HAL_UART_MspInit+0xec>)
 8003c46:	f043 0301 	orr.w	r3, r3, #1
 8003c4a:	6313      	str	r3, [r2, #48]	@ 0x30
 8003c4c:	4b0d      	ldr	r3, [pc, #52]	@ (8003c84 <HAL_UART_MspInit+0xec>)
 8003c4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c50:	f003 0301 	and.w	r3, r3, #1
 8003c54:	60fb      	str	r3, [r7, #12]
 8003c56:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003c58:	230c      	movs	r3, #12
 8003c5a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c5c:	2302      	movs	r3, #2
 8003c5e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c60:	2300      	movs	r3, #0
 8003c62:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003c64:	2303      	movs	r3, #3
 8003c66:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003c68:	2307      	movs	r3, #7
 8003c6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c6c:	f107 031c 	add.w	r3, r7, #28
 8003c70:	4619      	mov	r1, r3
 8003c72:	4805      	ldr	r0, [pc, #20]	@ (8003c88 <HAL_UART_MspInit+0xf0>)
 8003c74:	f001 f97c 	bl	8004f70 <HAL_GPIO_Init>
}
 8003c78:	bf00      	nop
 8003c7a:	3730      	adds	r7, #48	@ 0x30
 8003c7c:	46bd      	mov	sp, r7
 8003c7e:	bd80      	pop	{r7, pc}
 8003c80:	40011000 	.word	0x40011000
 8003c84:	40023800 	.word	0x40023800
 8003c88:	40020000 	.word	0x40020000
 8003c8c:	40004400 	.word	0x40004400

08003c90 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003c90:	b480      	push	{r7}
 8003c92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003c94:	bf00      	nop
 8003c96:	e7fd      	b.n	8003c94 <NMI_Handler+0x4>

08003c98 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003c98:	b480      	push	{r7}
 8003c9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003c9c:	bf00      	nop
 8003c9e:	e7fd      	b.n	8003c9c <HardFault_Handler+0x4>

08003ca0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003ca0:	b480      	push	{r7}
 8003ca2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003ca4:	bf00      	nop
 8003ca6:	e7fd      	b.n	8003ca4 <MemManage_Handler+0x4>

08003ca8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003ca8:	b480      	push	{r7}
 8003caa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003cac:	bf00      	nop
 8003cae:	e7fd      	b.n	8003cac <BusFault_Handler+0x4>

08003cb0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003cb0:	b480      	push	{r7}
 8003cb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003cb4:	bf00      	nop
 8003cb6:	e7fd      	b.n	8003cb4 <UsageFault_Handler+0x4>

08003cb8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003cb8:	b480      	push	{r7}
 8003cba:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003cbc:	bf00      	nop
 8003cbe:	46bd      	mov	sp, r7
 8003cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc4:	4770      	bx	lr

08003cc6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003cc6:	b480      	push	{r7}
 8003cc8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003cca:	bf00      	nop
 8003ccc:	46bd      	mov	sp, r7
 8003cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd2:	4770      	bx	lr

08003cd4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003cd4:	b480      	push	{r7}
 8003cd6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003cd8:	bf00      	nop
 8003cda:	46bd      	mov	sp, r7
 8003cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce0:	4770      	bx	lr

08003ce2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003ce2:	b580      	push	{r7, lr}
 8003ce4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003ce6:	f000 fcf9 	bl	80046dc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003cea:	bf00      	nop
 8003cec:	bd80      	pop	{r7, pc}

08003cee <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003cee:	b480      	push	{r7}
 8003cf0:	af00      	add	r7, sp, #0
  return 1;
 8003cf2:	2301      	movs	r3, #1
}
 8003cf4:	4618      	mov	r0, r3
 8003cf6:	46bd      	mov	sp, r7
 8003cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cfc:	4770      	bx	lr

08003cfe <_kill>:

int _kill(int pid, int sig)
{
 8003cfe:	b580      	push	{r7, lr}
 8003d00:	b082      	sub	sp, #8
 8003d02:	af00      	add	r7, sp, #0
 8003d04:	6078      	str	r0, [r7, #4]
 8003d06:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003d08:	f007 f966 	bl	800afd8 <__errno>
 8003d0c:	4603      	mov	r3, r0
 8003d0e:	2216      	movs	r2, #22
 8003d10:	601a      	str	r2, [r3, #0]
  return -1;
 8003d12:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003d16:	4618      	mov	r0, r3
 8003d18:	3708      	adds	r7, #8
 8003d1a:	46bd      	mov	sp, r7
 8003d1c:	bd80      	pop	{r7, pc}

08003d1e <_exit>:

void _exit (int status)
{
 8003d1e:	b580      	push	{r7, lr}
 8003d20:	b082      	sub	sp, #8
 8003d22:	af00      	add	r7, sp, #0
 8003d24:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003d26:	f04f 31ff 	mov.w	r1, #4294967295
 8003d2a:	6878      	ldr	r0, [r7, #4]
 8003d2c:	f7ff ffe7 	bl	8003cfe <_kill>
  while (1) {}    /* Make sure we hang here */
 8003d30:	bf00      	nop
 8003d32:	e7fd      	b.n	8003d30 <_exit+0x12>

08003d34 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003d34:	b580      	push	{r7, lr}
 8003d36:	b086      	sub	sp, #24
 8003d38:	af00      	add	r7, sp, #0
 8003d3a:	60f8      	str	r0, [r7, #12]
 8003d3c:	60b9      	str	r1, [r7, #8]
 8003d3e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003d40:	2300      	movs	r3, #0
 8003d42:	617b      	str	r3, [r7, #20]
 8003d44:	e00a      	b.n	8003d5c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003d46:	f3af 8000 	nop.w
 8003d4a:	4601      	mov	r1, r0
 8003d4c:	68bb      	ldr	r3, [r7, #8]
 8003d4e:	1c5a      	adds	r2, r3, #1
 8003d50:	60ba      	str	r2, [r7, #8]
 8003d52:	b2ca      	uxtb	r2, r1
 8003d54:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003d56:	697b      	ldr	r3, [r7, #20]
 8003d58:	3301      	adds	r3, #1
 8003d5a:	617b      	str	r3, [r7, #20]
 8003d5c:	697a      	ldr	r2, [r7, #20]
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	429a      	cmp	r2, r3
 8003d62:	dbf0      	blt.n	8003d46 <_read+0x12>
  }

  return len;
 8003d64:	687b      	ldr	r3, [r7, #4]
}
 8003d66:	4618      	mov	r0, r3
 8003d68:	3718      	adds	r7, #24
 8003d6a:	46bd      	mov	sp, r7
 8003d6c:	bd80      	pop	{r7, pc}

08003d6e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003d6e:	b580      	push	{r7, lr}
 8003d70:	b086      	sub	sp, #24
 8003d72:	af00      	add	r7, sp, #0
 8003d74:	60f8      	str	r0, [r7, #12]
 8003d76:	60b9      	str	r1, [r7, #8]
 8003d78:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003d7a:	2300      	movs	r3, #0
 8003d7c:	617b      	str	r3, [r7, #20]
 8003d7e:	e009      	b.n	8003d94 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003d80:	68bb      	ldr	r3, [r7, #8]
 8003d82:	1c5a      	adds	r2, r3, #1
 8003d84:	60ba      	str	r2, [r7, #8]
 8003d86:	781b      	ldrb	r3, [r3, #0]
 8003d88:	4618      	mov	r0, r3
 8003d8a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003d8e:	697b      	ldr	r3, [r7, #20]
 8003d90:	3301      	adds	r3, #1
 8003d92:	617b      	str	r3, [r7, #20]
 8003d94:	697a      	ldr	r2, [r7, #20]
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	429a      	cmp	r2, r3
 8003d9a:	dbf1      	blt.n	8003d80 <_write+0x12>
  }
  return len;
 8003d9c:	687b      	ldr	r3, [r7, #4]
}
 8003d9e:	4618      	mov	r0, r3
 8003da0:	3718      	adds	r7, #24
 8003da2:	46bd      	mov	sp, r7
 8003da4:	bd80      	pop	{r7, pc}

08003da6 <_close>:

int _close(int file)
{
 8003da6:	b480      	push	{r7}
 8003da8:	b083      	sub	sp, #12
 8003daa:	af00      	add	r7, sp, #0
 8003dac:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003dae:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003db2:	4618      	mov	r0, r3
 8003db4:	370c      	adds	r7, #12
 8003db6:	46bd      	mov	sp, r7
 8003db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dbc:	4770      	bx	lr

08003dbe <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003dbe:	b480      	push	{r7}
 8003dc0:	b083      	sub	sp, #12
 8003dc2:	af00      	add	r7, sp, #0
 8003dc4:	6078      	str	r0, [r7, #4]
 8003dc6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003dc8:	683b      	ldr	r3, [r7, #0]
 8003dca:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003dce:	605a      	str	r2, [r3, #4]
  return 0;
 8003dd0:	2300      	movs	r3, #0
}
 8003dd2:	4618      	mov	r0, r3
 8003dd4:	370c      	adds	r7, #12
 8003dd6:	46bd      	mov	sp, r7
 8003dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ddc:	4770      	bx	lr

08003dde <_isatty>:

int _isatty(int file)
{
 8003dde:	b480      	push	{r7}
 8003de0:	b083      	sub	sp, #12
 8003de2:	af00      	add	r7, sp, #0
 8003de4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003de6:	2301      	movs	r3, #1
}
 8003de8:	4618      	mov	r0, r3
 8003dea:	370c      	adds	r7, #12
 8003dec:	46bd      	mov	sp, r7
 8003dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df2:	4770      	bx	lr

08003df4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003df4:	b480      	push	{r7}
 8003df6:	b085      	sub	sp, #20
 8003df8:	af00      	add	r7, sp, #0
 8003dfa:	60f8      	str	r0, [r7, #12]
 8003dfc:	60b9      	str	r1, [r7, #8]
 8003dfe:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003e00:	2300      	movs	r3, #0
}
 8003e02:	4618      	mov	r0, r3
 8003e04:	3714      	adds	r7, #20
 8003e06:	46bd      	mov	sp, r7
 8003e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e0c:	4770      	bx	lr
	...

08003e10 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003e10:	b580      	push	{r7, lr}
 8003e12:	b086      	sub	sp, #24
 8003e14:	af00      	add	r7, sp, #0
 8003e16:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003e18:	4a14      	ldr	r2, [pc, #80]	@ (8003e6c <_sbrk+0x5c>)
 8003e1a:	4b15      	ldr	r3, [pc, #84]	@ (8003e70 <_sbrk+0x60>)
 8003e1c:	1ad3      	subs	r3, r2, r3
 8003e1e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003e20:	697b      	ldr	r3, [r7, #20]
 8003e22:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003e24:	4b13      	ldr	r3, [pc, #76]	@ (8003e74 <_sbrk+0x64>)
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d102      	bne.n	8003e32 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003e2c:	4b11      	ldr	r3, [pc, #68]	@ (8003e74 <_sbrk+0x64>)
 8003e2e:	4a12      	ldr	r2, [pc, #72]	@ (8003e78 <_sbrk+0x68>)
 8003e30:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003e32:	4b10      	ldr	r3, [pc, #64]	@ (8003e74 <_sbrk+0x64>)
 8003e34:	681a      	ldr	r2, [r3, #0]
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	4413      	add	r3, r2
 8003e3a:	693a      	ldr	r2, [r7, #16]
 8003e3c:	429a      	cmp	r2, r3
 8003e3e:	d207      	bcs.n	8003e50 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003e40:	f007 f8ca 	bl	800afd8 <__errno>
 8003e44:	4603      	mov	r3, r0
 8003e46:	220c      	movs	r2, #12
 8003e48:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003e4a:	f04f 33ff 	mov.w	r3, #4294967295
 8003e4e:	e009      	b.n	8003e64 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003e50:	4b08      	ldr	r3, [pc, #32]	@ (8003e74 <_sbrk+0x64>)
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003e56:	4b07      	ldr	r3, [pc, #28]	@ (8003e74 <_sbrk+0x64>)
 8003e58:	681a      	ldr	r2, [r3, #0]
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	4413      	add	r3, r2
 8003e5e:	4a05      	ldr	r2, [pc, #20]	@ (8003e74 <_sbrk+0x64>)
 8003e60:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003e62:	68fb      	ldr	r3, [r7, #12]
}
 8003e64:	4618      	mov	r0, r3
 8003e66:	3718      	adds	r7, #24
 8003e68:	46bd      	mov	sp, r7
 8003e6a:	bd80      	pop	{r7, pc}
 8003e6c:	20040000 	.word	0x20040000
 8003e70:	00000400 	.word	0x00000400
 8003e74:	200008d0 	.word	0x200008d0
 8003e78:	20000c28 	.word	0x20000c28

08003e7c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003e7c:	b480      	push	{r7}
 8003e7e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003e80:	4b06      	ldr	r3, [pc, #24]	@ (8003e9c <SystemInit+0x20>)
 8003e82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e86:	4a05      	ldr	r2, [pc, #20]	@ (8003e9c <SystemInit+0x20>)
 8003e88:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003e8c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003e90:	bf00      	nop
 8003e92:	46bd      	mov	sp, r7
 8003e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e98:	4770      	bx	lr
 8003e9a:	bf00      	nop
 8003e9c:	e000ed00 	.word	0xe000ed00

08003ea0 <init_telemetry>:
#include "telemetry.h"
#include <string.h>

void init_telemetry(Telemetry_t *telemetry){
 8003ea0:	b480      	push	{r7}
 8003ea2:	b083      	sub	sp, #12
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	6078      	str	r0, [r7, #4]
	// Initialize telemtry values if they should not start as 0
	telemetry->mode = 'F';
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	2246      	movs	r2, #70	@ 0x46
 8003eac:	719a      	strb	r2, [r3, #6]
	strcpy(telemetry->state, "LAUNCH_PAD");
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	3307      	adds	r3, #7
 8003eb2:	490c      	ldr	r1, [pc, #48]	@ (8003ee4 <init_telemetry+0x44>)
 8003eb4:	461a      	mov	r2, r3
 8003eb6:	460b      	mov	r3, r1
 8003eb8:	cb03      	ldmia	r3!, {r0, r1}
 8003eba:	6010      	str	r0, [r2, #0]
 8003ebc:	6051      	str	r1, [r2, #4]
 8003ebe:	8819      	ldrh	r1, [r3, #0]
 8003ec0:	789b      	ldrb	r3, [r3, #2]
 8003ec2:	8111      	strh	r1, [r2, #8]
 8003ec4:	7293      	strb	r3, [r2, #10]
	telemetry->telemetry_status = 1;
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	2201      	movs	r2, #1
 8003eca:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
	strcpy(telemetry->cmd_echo, "N/A");
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	3359      	adds	r3, #89	@ 0x59
 8003ed2:	4a05      	ldr	r2, [pc, #20]	@ (8003ee8 <init_telemetry+0x48>)
 8003ed4:	6810      	ldr	r0, [r2, #0]
 8003ed6:	6018      	str	r0, [r3, #0]
}
 8003ed8:	bf00      	nop
 8003eda:	370c      	adds	r7, #12
 8003edc:	46bd      	mov	sp, r7
 8003ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee2:	4770      	bx	lr
 8003ee4:	080102cc 	.word	0x080102cc
 8003ee8:	080102d8 	.word	0x080102d8

08003eec <reset_state>:

void reset_state(Telemetry_t *telemetry){
 8003eec:	b480      	push	{r7}
 8003eee:	b083      	sub	sp, #12
 8003ef0:	af00      	add	r7, sp, #0
 8003ef2:	6078      	str	r0, [r7, #4]
	strcpy(telemetry->state, "LAUNCH_PAD");
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	3307      	adds	r3, #7
 8003ef8:	4915      	ldr	r1, [pc, #84]	@ (8003f50 <reset_state+0x64>)
 8003efa:	461a      	mov	r2, r3
 8003efc:	460b      	mov	r3, r1
 8003efe:	cb03      	ldmia	r3!, {r0, r1}
 8003f00:	6010      	str	r0, [r2, #0]
 8003f02:	6051      	str	r1, [r2, #4]
 8003f04:	8819      	ldrh	r1, [r3, #0]
 8003f06:	789b      	ldrb	r3, [r3, #2]
 8003f08:	8111      	strh	r1, [r2, #8]
 8003f0a:	7293      	strb	r3, [r2, #10]
	telemetry->max_altitude = 0;
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	f04f 0200 	mov.w	r2, #0
 8003f12:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
	telemetry->sent_apogee = 0;
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	2200      	movs	r2, #0
 8003f1a:	f883 20b0 	strb.w	r2, [r3, #176]	@ 0xb0
	telemetry->sent_payload_release = 0;
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	2200      	movs	r2, #0
 8003f22:	f883 20b1 	strb.w	r2, [r3, #177]	@ 0xb1
	telemetry->container_released = 0;
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	2200      	movs	r2, #0
 8003f2a:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
	telemetry->payload_released = 0;
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	2200      	movs	r2, #0
 8003f32:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
	telemetry->paraglider_active = 0;
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	2200      	movs	r2, #0
 8003f3a:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
	telemetry->packet_count = 0;
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	2200      	movs	r2, #0
 8003f42:	809a      	strh	r2, [r3, #4]
}
 8003f44:	bf00      	nop
 8003f46:	370c      	adds	r7, #12
 8003f48:	46bd      	mov	sp, r7
 8003f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f4e:	4770      	bx	lr
 8003f50:	080102cc 	.word	0x080102cc

08003f54 <set_cmd_echo>:

void set_cmd_echo(const char *cmd, Telemetry_t *telemetry)
{
 8003f54:	b590      	push	{r4, r7, lr}
 8003f56:	b083      	sub	sp, #12
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	6078      	str	r0, [r7, #4]
 8003f5c:	6039      	str	r1, [r7, #0]
	memset(telemetry->cmd_echo, '\0', sizeof(telemetry->cmd_echo));
 8003f5e:	683b      	ldr	r3, [r7, #0]
 8003f60:	3359      	adds	r3, #89	@ 0x59
 8003f62:	2240      	movs	r2, #64	@ 0x40
 8003f64:	2100      	movs	r1, #0
 8003f66:	4618      	mov	r0, r3
 8003f68:	f006 ffaf 	bl	800aeca <memset>
	strncpy(telemetry->cmd_echo, cmd, strlen(cmd));
 8003f6c:	683b      	ldr	r3, [r7, #0]
 8003f6e:	f103 0459 	add.w	r4, r3, #89	@ 0x59
 8003f72:	6878      	ldr	r0, [r7, #4]
 8003f74:	f7fc f9ac 	bl	80002d0 <strlen>
 8003f78:	4603      	mov	r3, r0
 8003f7a:	461a      	mov	r2, r3
 8003f7c:	6879      	ldr	r1, [r7, #4]
 8003f7e:	4620      	mov	r0, r4
 8003f80:	f006 ffcc 	bl	800af1c <strncpy>
}
 8003f84:	bf00      	nop
 8003f86:	370c      	adds	r7, #12
 8003f88:	46bd      	mov	sp, r7
 8003f8a:	bd90      	pop	{r4, r7, pc}

08003f8c <init_xbee>:
volatile int32_t last_command_count = -1;

extern uint8_t command_ready;
extern char command_buffer[RX_BFR_SIZE-1];

void init_xbee(UART_HandleTypeDef *huart, IRQn_Type IRQn){
 8003f8c:	b580      	push	{r7, lr}
 8003f8e:	b082      	sub	sp, #8
 8003f90:	af00      	add	r7, sp, #0
 8003f92:	6078      	str	r0, [r7, #4]
 8003f94:	460b      	mov	r3, r1
 8003f96:	70fb      	strb	r3, [r7, #3]
	init_commands();
 8003f98:	f7fd fe40 	bl	8001c1c <init_commands>

	HAL_NVIC_EnableIRQ(IRQn);
 8003f9c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003fa0:	4618      	mov	r0, r3
 8003fa2:	f000 ff38 	bl	8004e16 <HAL_NVIC_EnableIRQ>
	HAL_UARTEx_ReceiveToIdle_IT(huart, rx_data, RX_BFR_SIZE);
 8003fa6:	22ff      	movs	r2, #255	@ 0xff
 8003fa8:	4903      	ldr	r1, [pc, #12]	@ (8003fb8 <init_xbee+0x2c>)
 8003faa:	6878      	ldr	r0, [r7, #4]
 8003fac:	f004 fb6b 	bl	8008686 <HAL_UARTEx_ReceiveToIdle_IT>
}
 8003fb0:	bf00      	nop
 8003fb2:	3708      	adds	r7, #8
 8003fb4:	46bd      	mov	sp, r7
 8003fb6:	bd80      	pop	{r7, pc}
 8003fb8:	200009d4 	.word	0x200009d4

08003fbc <calculate_checksum>:

uint8_t calculate_checksum(const char *data) {
 8003fbc:	b480      	push	{r7}
 8003fbe:	b085      	sub	sp, #20
 8003fc0:	af00      	add	r7, sp, #0
 8003fc2:	6078      	str	r0, [r7, #4]
	uint8_t checksum = 0;
 8003fc4:	2300      	movs	r3, #0
 8003fc6:	73fb      	strb	r3, [r7, #15]
	while (*data) {
 8003fc8:	e006      	b.n	8003fd8 <calculate_checksum+0x1c>
		checksum += *data++;
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	1c5a      	adds	r2, r3, #1
 8003fce:	607a      	str	r2, [r7, #4]
 8003fd0:	781a      	ldrb	r2, [r3, #0]
 8003fd2:	7bfb      	ldrb	r3, [r7, #15]
 8003fd4:	4413      	add	r3, r2
 8003fd6:	73fb      	strb	r3, [r7, #15]
	while (*data) {
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	781b      	ldrb	r3, [r3, #0]
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d1f4      	bne.n	8003fca <calculate_checksum+0xe>
	}
	return checksum % 256;
 8003fe0:	7bfb      	ldrb	r3, [r7, #15]
}
 8003fe2:	4618      	mov	r0, r3
 8003fe4:	3714      	adds	r7, #20
 8003fe6:	46bd      	mov	sp, r7
 8003fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fec:	4770      	bx	lr
	...

08003ff0 <send_packet>:

void send_packet(UART_HandleTypeDef *huart, Telemetry_t *telemetry){
 8003ff0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003ff4:	f2ad 5d7c 	subw	sp, sp, #1404	@ 0x57c
 8003ff8:	af34      	add	r7, sp, #208	@ 0xd0
 8003ffa:	f507 6395 	add.w	r3, r7, #1192	@ 0x4a8
 8003ffe:	f5a3 737f 	sub.w	r3, r3, #1020	@ 0x3fc
 8004002:	6018      	str	r0, [r3, #0]
 8004004:	f507 6395 	add.w	r3, r7, #1192	@ 0x4a8
 8004008:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 800400c:	6019      	str	r1, [r3, #0]

	char packet[512];  // Buffer for packet
	char data[480];    // Buffer for data without checksum

	telemetry->packet_count += 1;
 800400e:	f507 6395 	add.w	r3, r7, #1192	@ 0x4a8
 8004012:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800401c:	b29b      	uxth	r3, r3
 800401e:	3301      	adds	r3, #1
 8004020:	b29b      	uxth	r3, r3
 8004022:	b21a      	sxth	r2, r3
 8004024:	f507 6395 	add.w	r3, r7, #1192	@ 0x4a8
 8004028:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	809a      	strh	r2, [r3, #4]

	snprintf(data, sizeof(data),
		"%s,%02d:%02d:%02d,%d,%c,%s,%.1f,%.1f,%.1f,%.1f,%.1f,%.1f,%.1f,%.1f,%.1f,%.1f,%.1f,%.1f,%02d:%02d:%02d,%.6f,%.6f,%.6f,%u,%s,%.1f,%s,%s,%s,%.1f,%.1f",
		 TEAM_ID, telemetry->mission_time_hr, telemetry->mission_time_min, telemetry->mission_time_sec, telemetry->packet_count,
 8004030:	f507 6395 	add.w	r3, r7, #1192	@ 0x4a8
 8004034:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	f993 3000 	ldrsb.w	r3, [r3]
	snprintf(data, sizeof(data),
 800403e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
		 TEAM_ID, telemetry->mission_time_hr, telemetry->mission_time_min, telemetry->mission_time_sec, telemetry->packet_count,
 8004042:	f507 6395 	add.w	r3, r7, #1192	@ 0x4a8
 8004046:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	f993 3001 	ldrsb.w	r3, [r3, #1]
	snprintf(data, sizeof(data),
 8004050:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
		 TEAM_ID, telemetry->mission_time_hr, telemetry->mission_time_min, telemetry->mission_time_sec, telemetry->packet_count,
 8004054:	f507 6395 	add.w	r3, r7, #1192	@ 0x4a8
 8004058:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	f993 3002 	ldrsb.w	r3, [r3, #2]
	snprintf(data, sizeof(data),
 8004062:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
		 TEAM_ID, telemetry->mission_time_hr, telemetry->mission_time_min, telemetry->mission_time_sec, telemetry->packet_count,
 8004066:	f507 6395 	add.w	r3, r7, #1192	@ 0x4a8
 800406a:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
	snprintf(data, sizeof(data),
 8004074:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
		 telemetry->mode, telemetry->state, telemetry->altitude, telemetry->temperature, telemetry->pressure, telemetry->voltage,
 8004078:	f507 6395 	add.w	r3, r7, #1192	@ 0x4a8
 800407c:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	799b      	ldrb	r3, [r3, #6]
	snprintf(data, sizeof(data),
 8004084:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
		 telemetry->mode, telemetry->state, telemetry->altitude, telemetry->temperature, telemetry->pressure, telemetry->voltage,
 8004088:	f507 6395 	add.w	r3, r7, #1192	@ 0x4a8
 800408c:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	3307      	adds	r3, #7
 8004094:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004098:	f507 6395 	add.w	r3, r7, #1192	@ 0x4a8
 800409c:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	699b      	ldr	r3, [r3, #24]
	snprintf(data, sizeof(data),
 80040a4:	4618      	mov	r0, r3
 80040a6:	f7fc fa7f 	bl	80005a8 <__aeabi_f2d>
 80040aa:	e9c7 0120 	strd	r0, r1, [r7, #128]	@ 0x80
		 telemetry->mode, telemetry->state, telemetry->altitude, telemetry->temperature, telemetry->pressure, telemetry->voltage,
 80040ae:	f507 6395 	add.w	r3, r7, #1192	@ 0x4a8
 80040b2:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	69db      	ldr	r3, [r3, #28]
	snprintf(data, sizeof(data),
 80040ba:	4618      	mov	r0, r3
 80040bc:	f7fc fa74 	bl	80005a8 <__aeabi_f2d>
 80040c0:	e9c7 011e 	strd	r0, r1, [r7, #120]	@ 0x78
		 telemetry->mode, telemetry->state, telemetry->altitude, telemetry->temperature, telemetry->pressure, telemetry->voltage,
 80040c4:	f507 6395 	add.w	r3, r7, #1192	@ 0x4a8
 80040c8:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	6a1b      	ldr	r3, [r3, #32]
	snprintf(data, sizeof(data),
 80040d0:	4618      	mov	r0, r3
 80040d2:	f7fc fa69 	bl	80005a8 <__aeabi_f2d>
 80040d6:	e9c7 011c 	strd	r0, r1, [r7, #112]	@ 0x70
		 telemetry->mode, telemetry->state, telemetry->altitude, telemetry->temperature, telemetry->pressure, telemetry->voltage,
 80040da:	f507 6395 	add.w	r3, r7, #1192	@ 0x4a8
 80040de:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
	snprintf(data, sizeof(data),
 80040e6:	4618      	mov	r0, r3
 80040e8:	f7fc fa5e 	bl	80005a8 <__aeabi_f2d>
 80040ec:	e9c7 011a 	strd	r0, r1, [r7, #104]	@ 0x68
		 telemetry->current, -telemetry->gyro_z, telemetry->gyro_x, -telemetry->gyro_y, -telemetry->accel_z, telemetry->accel_x, -telemetry->accel_y,
 80040f0:	f507 6395 	add.w	r3, r7, #1192	@ 0x4a8
 80040f4:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
	snprintf(data, sizeof(data),
 80040fc:	4618      	mov	r0, r3
 80040fe:	f7fc fa53 	bl	80005a8 <__aeabi_f2d>
 8004102:	e9c7 0118 	strd	r0, r1, [r7, #96]	@ 0x60
		 telemetry->current, -telemetry->gyro_z, telemetry->gyro_x, -telemetry->gyro_y, -telemetry->accel_z, telemetry->accel_x, -telemetry->accel_y,
 8004106:	f507 6395 	add.w	r3, r7, #1192	@ 0x4a8
 800410a:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8004114:	eef1 7a67 	vneg.f32	s15, s15
 8004118:	ee17 3a90 	vmov	r3, s15
	snprintf(data, sizeof(data),
 800411c:	4618      	mov	r0, r3
 800411e:	f7fc fa43 	bl	80005a8 <__aeabi_f2d>
 8004122:	e9c7 0116 	strd	r0, r1, [r7, #88]	@ 0x58
		 telemetry->current, -telemetry->gyro_z, telemetry->gyro_x, -telemetry->gyro_y, -telemetry->accel_z, telemetry->accel_x, -telemetry->accel_y,
 8004126:	f507 6395 	add.w	r3, r7, #1192	@ 0x4a8
 800412a:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
	snprintf(data, sizeof(data),
 8004132:	4618      	mov	r0, r3
 8004134:	f7fc fa38 	bl	80005a8 <__aeabi_f2d>
 8004138:	e9c7 0114 	strd	r0, r1, [r7, #80]	@ 0x50
		 telemetry->current, -telemetry->gyro_z, telemetry->gyro_x, -telemetry->gyro_y, -telemetry->accel_z, telemetry->accel_x, -telemetry->accel_y,
 800413c:	f507 6395 	add.w	r3, r7, #1192	@ 0x4a8
 8004140:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 800414a:	eef1 7a67 	vneg.f32	s15, s15
 800414e:	ee17 3a90 	vmov	r3, s15
	snprintf(data, sizeof(data),
 8004152:	4618      	mov	r0, r3
 8004154:	f7fc fa28 	bl	80005a8 <__aeabi_f2d>
 8004158:	e9c7 0112 	strd	r0, r1, [r7, #72]	@ 0x48
		 telemetry->current, -telemetry->gyro_z, telemetry->gyro_x, -telemetry->gyro_y, -telemetry->accel_z, telemetry->accel_x, -telemetry->accel_y,
 800415c:	f507 6395 	add.w	r3, r7, #1192	@ 0x4a8
 8004160:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 800416a:	eef1 7a67 	vneg.f32	s15, s15
 800416e:	ee17 3a90 	vmov	r3, s15
	snprintf(data, sizeof(data),
 8004172:	4618      	mov	r0, r3
 8004174:	f7fc fa18 	bl	80005a8 <__aeabi_f2d>
 8004178:	e9c7 0110 	strd	r0, r1, [r7, #64]	@ 0x40
		 telemetry->current, -telemetry->gyro_z, telemetry->gyro_x, -telemetry->gyro_y, -telemetry->accel_z, telemetry->accel_x, -telemetry->accel_y,
 800417c:	f507 6395 	add.w	r3, r7, #1192	@ 0x4a8
 8004180:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
	snprintf(data, sizeof(data),
 8004188:	4618      	mov	r0, r3
 800418a:	f7fc fa0d 	bl	80005a8 <__aeabi_f2d>
 800418e:	e9c7 010e 	strd	r0, r1, [r7, #56]	@ 0x38
		 telemetry->current, -telemetry->gyro_z, telemetry->gyro_x, -telemetry->gyro_y, -telemetry->accel_z, telemetry->accel_x, -telemetry->accel_y,
 8004192:	f507 6395 	add.w	r3, r7, #1192	@ 0x4a8
 8004196:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 80041a0:	eef1 7a67 	vneg.f32	s15, s15
 80041a4:	ee17 3a90 	vmov	r3, s15
	snprintf(data, sizeof(data),
 80041a8:	4618      	mov	r0, r3
 80041aa:	f7fc f9fd 	bl	80005a8 <__aeabi_f2d>
 80041ae:	e9c7 010c 	strd	r0, r1, [r7, #48]	@ 0x30
		 telemetry->heading, telemetry->gps_time_hr, telemetry->gps_time_min, telemetry->gps_time_sec,
 80041b2:	f507 6395 	add.w	r3, r7, #1192	@ 0x4a8
 80041b6:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
	snprintf(data, sizeof(data),
 80041be:	4618      	mov	r0, r3
 80041c0:	f7fc f9f2 	bl	80005a8 <__aeabi_f2d>
 80041c4:	e9c7 010a 	strd	r0, r1, [r7, #40]	@ 0x28
		 telemetry->heading, telemetry->gps_time_hr, telemetry->gps_time_min, telemetry->gps_time_sec,
 80041c8:	f507 6395 	add.w	r3, r7, #1192	@ 0x4a8
 80041cc:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
	snprintf(data, sizeof(data),
 80041d6:	627b      	str	r3, [r7, #36]	@ 0x24
		 telemetry->heading, telemetry->gps_time_hr, telemetry->gps_time_min, telemetry->gps_time_sec,
 80041d8:	f507 6395 	add.w	r3, r7, #1192	@ 0x4a8
 80041dc:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
	snprintf(data, sizeof(data),
 80041e6:	623b      	str	r3, [r7, #32]
		 telemetry->heading, telemetry->gps_time_hr, telemetry->gps_time_min, telemetry->gps_time_sec,
 80041e8:	f507 6395 	add.w	r3, r7, #1192	@ 0x4a8
 80041ec:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
	snprintf(data, sizeof(data),
 80041f6:	61fb      	str	r3, [r7, #28]
		 telemetry->gps_altitude, telemetry->gps_latitude, telemetry->gps_longitude, telemetry->gps_sats, telemetry->cmd_echo,
 80041f8:	f507 6395 	add.w	r3, r7, #1192	@ 0x4a8
 80041fc:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
	snprintf(data, sizeof(data),
 8004204:	4618      	mov	r0, r3
 8004206:	f7fc f9cf 	bl	80005a8 <__aeabi_f2d>
 800420a:	e9c7 0104 	strd	r0, r1, [r7, #16]
		 telemetry->gps_altitude, telemetry->gps_latitude, telemetry->gps_longitude, telemetry->gps_sats, telemetry->cmd_echo,
 800420e:	f507 6395 	add.w	r3, r7, #1192	@ 0x4a8
 8004212:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
	snprintf(data, sizeof(data),
 800421a:	4618      	mov	r0, r3
 800421c:	f7fc f9c4 	bl	80005a8 <__aeabi_f2d>
 8004220:	e9c7 0102 	strd	r0, r1, [r7, #8]
		 telemetry->gps_altitude, telemetry->gps_latitude, telemetry->gps_longitude, telemetry->gps_sats, telemetry->cmd_echo,
 8004224:	f507 6395 	add.w	r3, r7, #1192	@ 0x4a8
 8004228:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
	snprintf(data, sizeof(data),
 8004230:	4618      	mov	r0, r3
 8004232:	f7fc f9b9 	bl	80005a8 <__aeabi_f2d>
 8004236:	4682      	mov	sl, r0
 8004238:	468b      	mov	fp, r1
		 telemetry->gps_altitude, telemetry->gps_latitude, telemetry->gps_longitude, telemetry->gps_sats, telemetry->cmd_echo,
 800423a:	f507 6395 	add.w	r3, r7, #1192	@ 0x4a8
 800423e:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
	snprintf(data, sizeof(data),
 8004248:	61bb      	str	r3, [r7, #24]
		 telemetry->gps_altitude, telemetry->gps_latitude, telemetry->gps_longitude, telemetry->gps_sats, telemetry->cmd_echo,
 800424a:	f507 6395 	add.w	r3, r7, #1192	@ 0x4a8
 800424e:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	3359      	adds	r3, #89	@ 0x59
 8004256:	607b      	str	r3, [r7, #4]
		 telemetry->max_altitude, (telemetry->container_released == 1) ? "TRUE" : "FALSE", (telemetry->payload_released == 1) ? "TRUE" : "FALSE",
 8004258:	f507 6395 	add.w	r3, r7, #1192	@ 0x4a8
 800425c:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
	snprintf(data, sizeof(data),
 8004266:	4618      	mov	r0, r3
 8004268:	f7fc f99e 	bl	80005a8 <__aeabi_f2d>
 800426c:	4680      	mov	r8, r0
 800426e:	4689      	mov	r9, r1
		 telemetry->max_altitude, (telemetry->container_released == 1) ? "TRUE" : "FALSE", (telemetry->payload_released == 1) ? "TRUE" : "FALSE",
 8004270:	f507 6395 	add.w	r3, r7, #1192	@ 0x4a8
 8004274:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
	snprintf(data, sizeof(data),
 800427e:	2b01      	cmp	r3, #1
 8004280:	d103      	bne.n	800428a <send_packet+0x29a>
 8004282:	4ba5      	ldr	r3, [pc, #660]	@ (8004518 <send_packet+0x528>)
 8004284:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8004288:	e002      	b.n	8004290 <send_packet+0x2a0>
 800428a:	4ba4      	ldr	r3, [pc, #656]	@ (800451c <send_packet+0x52c>)
 800428c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
		 telemetry->max_altitude, (telemetry->container_released == 1) ? "TRUE" : "FALSE", (telemetry->payload_released == 1) ? "TRUE" : "FALSE",
 8004290:	f507 6395 	add.w	r3, r7, #1192	@ 0x4a8
 8004294:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
	snprintf(data, sizeof(data),
 800429e:	2b01      	cmp	r3, #1
 80042a0:	d103      	bne.n	80042aa <send_packet+0x2ba>
 80042a2:	4b9d      	ldr	r3, [pc, #628]	@ (8004518 <send_packet+0x528>)
 80042a4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80042a8:	e002      	b.n	80042b0 <send_packet+0x2c0>
 80042aa:	4b9c      	ldr	r3, [pc, #624]	@ (800451c <send_packet+0x52c>)
 80042ac:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
		 (telemetry->paraglider_active == 1) ? "TRUE" : "FALSE", telemetry->target_latitude, telemetry->target_longitude);
 80042b0:	f507 6395 	add.w	r3, r7, #1192	@ 0x4a8
 80042b4:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	f893 309b 	ldrb.w	r3, [r3, #155]	@ 0x9b
	snprintf(data, sizeof(data),
 80042be:	2b01      	cmp	r3, #1
 80042c0:	d101      	bne.n	80042c6 <send_packet+0x2d6>
 80042c2:	4e95      	ldr	r6, [pc, #596]	@ (8004518 <send_packet+0x528>)
 80042c4:	e000      	b.n	80042c8 <send_packet+0x2d8>
 80042c6:	4e95      	ldr	r6, [pc, #596]	@ (800451c <send_packet+0x52c>)
		 (telemetry->paraglider_active == 1) ? "TRUE" : "FALSE", telemetry->target_latitude, telemetry->target_longitude);
 80042c8:	f507 6395 	add.w	r3, r7, #1192	@ 0x4a8
 80042cc:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
	snprintf(data, sizeof(data),
 80042d6:	4618      	mov	r0, r3
 80042d8:	f7fc f966 	bl	80005a8 <__aeabi_f2d>
 80042dc:	4604      	mov	r4, r0
 80042de:	460d      	mov	r5, r1
		 (telemetry->paraglider_active == 1) ? "TRUE" : "FALSE", telemetry->target_latitude, telemetry->target_longitude);
 80042e0:	f507 6395 	add.w	r3, r7, #1192	@ 0x4a8
 80042e4:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
	snprintf(data, sizeof(data),
 80042ee:	4618      	mov	r0, r3
 80042f0:	f7fc f95a 	bl	80005a8 <__aeabi_f2d>
 80042f4:	4602      	mov	r2, r0
 80042f6:	460b      	mov	r3, r1
 80042f8:	f107 00b0 	add.w	r0, r7, #176	@ 0xb0
 80042fc:	e9cd 2332 	strd	r2, r3, [sp, #200]	@ 0xc8
 8004300:	e9cd 4530 	strd	r4, r5, [sp, #192]	@ 0xc0
 8004304:	962e      	str	r6, [sp, #184]	@ 0xb8
 8004306:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800430a:	932d      	str	r3, [sp, #180]	@ 0xb4
 800430c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004310:	932c      	str	r3, [sp, #176]	@ 0xb0
 8004312:	e9cd 892a 	strd	r8, r9, [sp, #168]	@ 0xa8
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	9329      	str	r3, [sp, #164]	@ 0xa4
 800431a:	69bb      	ldr	r3, [r7, #24]
 800431c:	9328      	str	r3, [sp, #160]	@ 0xa0
 800431e:	e9cd ab26 	strd	sl, fp, [sp, #152]	@ 0x98
 8004322:	ed97 7b02 	vldr	d7, [r7, #8]
 8004326:	ed8d 7b24 	vstr	d7, [sp, #144]	@ 0x90
 800432a:	ed97 7b04 	vldr	d7, [r7, #16]
 800432e:	ed8d 7b22 	vstr	d7, [sp, #136]	@ 0x88
 8004332:	69fb      	ldr	r3, [r7, #28]
 8004334:	9320      	str	r3, [sp, #128]	@ 0x80
 8004336:	6a3b      	ldr	r3, [r7, #32]
 8004338:	931f      	str	r3, [sp, #124]	@ 0x7c
 800433a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800433c:	931e      	str	r3, [sp, #120]	@ 0x78
 800433e:	ed97 7b0a 	vldr	d7, [r7, #40]	@ 0x28
 8004342:	ed8d 7b1c 	vstr	d7, [sp, #112]	@ 0x70
 8004346:	ed97 7b0c 	vldr	d7, [r7, #48]	@ 0x30
 800434a:	ed8d 7b1a 	vstr	d7, [sp, #104]	@ 0x68
 800434e:	ed97 7b0e 	vldr	d7, [r7, #56]	@ 0x38
 8004352:	ed8d 7b18 	vstr	d7, [sp, #96]	@ 0x60
 8004356:	ed97 7b10 	vldr	d7, [r7, #64]	@ 0x40
 800435a:	ed8d 7b16 	vstr	d7, [sp, #88]	@ 0x58
 800435e:	ed97 7b12 	vldr	d7, [r7, #72]	@ 0x48
 8004362:	ed8d 7b14 	vstr	d7, [sp, #80]	@ 0x50
 8004366:	ed97 7b14 	vldr	d7, [r7, #80]	@ 0x50
 800436a:	ed8d 7b12 	vstr	d7, [sp, #72]	@ 0x48
 800436e:	ed97 7b16 	vldr	d7, [r7, #88]	@ 0x58
 8004372:	ed8d 7b10 	vstr	d7, [sp, #64]	@ 0x40
 8004376:	ed97 7b18 	vldr	d7, [r7, #96]	@ 0x60
 800437a:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800437e:	ed97 7b1a 	vldr	d7, [r7, #104]	@ 0x68
 8004382:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8004386:	ed97 7b1c 	vldr	d7, [r7, #112]	@ 0x70
 800438a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800438e:	ed97 7b1e 	vldr	d7, [r7, #120]	@ 0x78
 8004392:	ed8d 7b08 	vstr	d7, [sp, #32]
 8004396:	ed97 7b20 	vldr	d7, [r7, #128]	@ 0x80
 800439a:	ed8d 7b06 	vstr	d7, [sp, #24]
 800439e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80043a2:	9305      	str	r3, [sp, #20]
 80043a4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80043a8:	9304      	str	r3, [sp, #16]
 80043aa:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80043ae:	9303      	str	r3, [sp, #12]
 80043b0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80043b4:	9302      	str	r3, [sp, #8]
 80043b6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80043ba:	9301      	str	r3, [sp, #4]
 80043bc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80043c0:	9300      	str	r3, [sp, #0]
 80043c2:	4b57      	ldr	r3, [pc, #348]	@ (8004520 <send_packet+0x530>)
 80043c4:	4a57      	ldr	r2, [pc, #348]	@ (8004524 <send_packet+0x534>)
 80043c6:	f44f 71f0 	mov.w	r1, #480	@ 0x1e0
 80043ca:	f006 fcd7 	bl	800ad7c <sniprintf>

	uint8_t checksum = calculate_checksum(data);
 80043ce:	f107 03b0 	add.w	r3, r7, #176	@ 0xb0
 80043d2:	4618      	mov	r0, r3
 80043d4:	f7ff fdf2 	bl	8003fbc <calculate_checksum>
 80043d8:	4603      	mov	r3, r0
 80043da:	f887 34a3 	strb.w	r3, [r7, #1187]	@ 0x4a3
	snprintf(packet, sizeof(packet), "~%s,%u\n", data, checksum);
 80043de:	f897 34a3 	ldrb.w	r3, [r7, #1187]	@ 0x4a3
 80043e2:	f107 02b0 	add.w	r2, r7, #176	@ 0xb0
 80043e6:	f507 7024 	add.w	r0, r7, #656	@ 0x290
 80043ea:	9300      	str	r3, [sp, #0]
 80043ec:	4613      	mov	r3, r2
 80043ee:	4a4e      	ldr	r2, [pc, #312]	@ (8004528 <send_packet+0x538>)
 80043f0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80043f4:	f006 fcc2 	bl	800ad7c <sniprintf>

	// Send the packet using HAL_UART_Transmit
//	HAL_UART_Transmit(huart, (uint8_t*)packet, strlen(packet), HAL_MAX_DELAY);

	int packet_len = strlen(packet);
 80043f8:	f507 7324 	add.w	r3, r7, #656	@ 0x290
 80043fc:	4618      	mov	r0, r3
 80043fe:	f7fb ff67 	bl	80002d0 <strlen>
 8004402:	4603      	mov	r3, r0
 8004404:	f8c7 349c 	str.w	r3, [r7, #1180]	@ 0x49c
	int chunk_size = 73;
 8004408:	2349      	movs	r3, #73	@ 0x49
 800440a:	f8c7 3498 	str.w	r3, [r7, #1176]	@ 0x498

	for (int i = 0; i < packet_len; i += chunk_size) {
 800440e:	2300      	movs	r3, #0
 8004410:	f8c7 34a4 	str.w	r3, [r7, #1188]	@ 0x4a4
 8004414:	e033      	b.n	800447e <send_packet+0x48e>
	    int remaining = packet_len - i;
 8004416:	f8d7 249c 	ldr.w	r2, [r7, #1180]	@ 0x49c
 800441a:	f8d7 34a4 	ldr.w	r3, [r7, #1188]	@ 0x4a4
 800441e:	1ad3      	subs	r3, r2, r3
 8004420:	f8c7 3494 	str.w	r3, [r7, #1172]	@ 0x494
	    int send_len = remaining < chunk_size ? remaining : chunk_size;
 8004424:	f8d7 2498 	ldr.w	r2, [r7, #1176]	@ 0x498
 8004428:	f8d7 3494 	ldr.w	r3, [r7, #1172]	@ 0x494
 800442c:	4293      	cmp	r3, r2
 800442e:	bfa8      	it	ge
 8004430:	4613      	movge	r3, r2
 8004432:	f8c7 3490 	str.w	r3, [r7, #1168]	@ 0x490

	    HAL_UART_Transmit(huart, (uint8_t*)&packet[i], send_len, HAL_MAX_DELAY);
 8004436:	f507 7224 	add.w	r2, r7, #656	@ 0x290
 800443a:	f8d7 34a4 	ldr.w	r3, [r7, #1188]	@ 0x4a4
 800443e:	18d1      	adds	r1, r2, r3
 8004440:	f8d7 3490 	ldr.w	r3, [r7, #1168]	@ 0x490
 8004444:	b29a      	uxth	r2, r3
 8004446:	f507 6395 	add.w	r3, r7, #1192	@ 0x4a8
 800444a:	f5a3 707f 	sub.w	r0, r3, #1020	@ 0x3fc
 800444e:	f04f 33ff 	mov.w	r3, #4294967295
 8004452:	6800      	ldr	r0, [r0, #0]
 8004454:	f004 f88c 	bl	8008570 <HAL_UART_Transmit>

	    if (i + chunk_size < packet_len) {
 8004458:	f8d7 24a4 	ldr.w	r2, [r7, #1188]	@ 0x4a4
 800445c:	f8d7 3498 	ldr.w	r3, [r7, #1176]	@ 0x498
 8004460:	4413      	add	r3, r2
 8004462:	f8d7 249c 	ldr.w	r2, [r7, #1180]	@ 0x49c
 8004466:	429a      	cmp	r2, r3
 8004468:	dd02      	ble.n	8004470 <send_packet+0x480>
	        HAL_Delay(40);  // Wait 40ms only if more data remains
 800446a:	2028      	movs	r0, #40	@ 0x28
 800446c:	f000 f956 	bl	800471c <HAL_Delay>
	for (int i = 0; i < packet_len; i += chunk_size) {
 8004470:	f8d7 24a4 	ldr.w	r2, [r7, #1188]	@ 0x4a4
 8004474:	f8d7 3498 	ldr.w	r3, [r7, #1176]	@ 0x498
 8004478:	4413      	add	r3, r2
 800447a:	f8c7 34a4 	str.w	r3, [r7, #1188]	@ 0x4a4
 800447e:	f8d7 24a4 	ldr.w	r2, [r7, #1188]	@ 0x4a4
 8004482:	f8d7 349c 	ldr.w	r3, [r7, #1180]	@ 0x49c
 8004486:	429a      	cmp	r2, r3
 8004488:	dbc5      	blt.n	8004416 <send_packet+0x426>
	    }
	}

	if (strncmp(telemetry->state, "APOGEE", strlen(telemetry->state)) == 0){
 800448a:	f507 6395 	add.w	r3, r7, #1192	@ 0x4a8
 800448e:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	1ddc      	adds	r4, r3, #7
 8004496:	f507 6395 	add.w	r3, r7, #1192	@ 0x4a8
 800449a:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	3307      	adds	r3, #7
 80044a2:	4618      	mov	r0, r3
 80044a4:	f7fb ff14 	bl	80002d0 <strlen>
 80044a8:	4603      	mov	r3, r0
 80044aa:	461a      	mov	r2, r3
 80044ac:	491f      	ldr	r1, [pc, #124]	@ (800452c <send_packet+0x53c>)
 80044ae:	4620      	mov	r0, r4
 80044b0:	f006 fd22 	bl	800aef8 <strncmp>
 80044b4:	4603      	mov	r3, r0
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d108      	bne.n	80044cc <send_packet+0x4dc>
		telemetry->sent_apogee = 1;
 80044ba:	f507 6395 	add.w	r3, r7, #1192	@ 0x4a8
 80044be:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	2201      	movs	r2, #1
 80044c6:	f883 20b0 	strb.w	r2, [r3, #176]	@ 0xb0
	}
	else if (strncmp(telemetry->state, "PAYLOAD_RELEASE", strlen(telemetry->state)) == 0){
		telemetry->sent_payload_release = 1;
	}
}
 80044ca:	e01f      	b.n	800450c <send_packet+0x51c>
	else if (strncmp(telemetry->state, "PAYLOAD_RELEASE", strlen(telemetry->state)) == 0){
 80044cc:	f507 6395 	add.w	r3, r7, #1192	@ 0x4a8
 80044d0:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	1ddc      	adds	r4, r3, #7
 80044d8:	f507 6395 	add.w	r3, r7, #1192	@ 0x4a8
 80044dc:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	3307      	adds	r3, #7
 80044e4:	4618      	mov	r0, r3
 80044e6:	f7fb fef3 	bl	80002d0 <strlen>
 80044ea:	4603      	mov	r3, r0
 80044ec:	461a      	mov	r2, r3
 80044ee:	4910      	ldr	r1, [pc, #64]	@ (8004530 <send_packet+0x540>)
 80044f0:	4620      	mov	r0, r4
 80044f2:	f006 fd01 	bl	800aef8 <strncmp>
 80044f6:	4603      	mov	r3, r0
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d107      	bne.n	800450c <send_packet+0x51c>
		telemetry->sent_payload_release = 1;
 80044fc:	f507 6395 	add.w	r3, r7, #1192	@ 0x4a8
 8004500:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	2201      	movs	r2, #1
 8004508:	f883 20b1 	strb.w	r2, [r3, #177]	@ 0xb1
}
 800450c:	bf00      	nop
 800450e:	f207 47ac 	addw	r7, r7, #1196	@ 0x4ac
 8004512:	46bd      	mov	sp, r7
 8004514:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004518:	080102dc 	.word	0x080102dc
 800451c:	080102e4 	.word	0x080102e4
 8004520:	080102ec 	.word	0x080102ec
 8004524:	080102f4 	.word	0x080102f4
 8004528:	08010388 	.word	0x08010388
 800452c:	08010390 	.word	0x08010390
 8004530:	08010398 	.word	0x08010398

08004534 <HAL_UARTEx_RxEventCallback>:


void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size){
 8004534:	b580      	push	{r7, lr}
 8004536:	b084      	sub	sp, #16
 8004538:	af00      	add	r7, sp, #0
 800453a:	6078      	str	r0, [r7, #4]
 800453c:	460b      	mov	r3, r1
 800453e:	807b      	strh	r3, [r7, #2]
	memcpy(rx_packet, rx_data, Size);
 8004540:	887b      	ldrh	r3, [r7, #2]
 8004542:	461a      	mov	r2, r3
 8004544:	4922      	ldr	r1, [pc, #136]	@ (80045d0 <HAL_UARTEx_RxEventCallback+0x9c>)
 8004546:	4823      	ldr	r0, [pc, #140]	@ (80045d4 <HAL_UARTEx_RxEventCallback+0xa0>)
 8004548:	f006 fd7b 	bl	800b042 <memcpy>
	rx_packet[Size] = '\0';
 800454c:	887b      	ldrh	r3, [r7, #2]
 800454e:	4a21      	ldr	r2, [pc, #132]	@ (80045d4 <HAL_UARTEx_RxEventCallback+0xa0>)
 8004550:	2100      	movs	r1, #0
 8004552:	54d1      	strb	r1, [r2, r3]
	memset(rx_data, 0, sizeof(rx_data));
 8004554:	22ff      	movs	r2, #255	@ 0xff
 8004556:	2100      	movs	r1, #0
 8004558:	481d      	ldr	r0, [pc, #116]	@ (80045d0 <HAL_UARTEx_RxEventCallback+0x9c>)
 800455a:	f006 fcb6 	bl	800aeca <memset>

	if (rx_packet[0] == '~') {
 800455e:	4b1d      	ldr	r3, [pc, #116]	@ (80045d4 <HAL_UARTEx_RxEventCallback+0xa0>)
 8004560:	781b      	ldrb	r3, [r3, #0]
 8004562:	2b7e      	cmp	r3, #126	@ 0x7e
 8004564:	d12a      	bne.n	80045bc <HAL_UARTEx_RxEventCallback+0x88>
		// Calculate where the comma and checksum should be
		char *last_comma = &rx_packet[Size - 3];  // Comma is 3 characters from the end (2 for checksum, 1 for comma)
 8004566:	887b      	ldrh	r3, [r7, #2]
 8004568:	3b03      	subs	r3, #3
 800456a:	4a1a      	ldr	r2, [pc, #104]	@ (80045d4 <HAL_UARTEx_RxEventCallback+0xa0>)
 800456c:	4413      	add	r3, r2
 800456e:	60fb      	str	r3, [r7, #12]

		// Ensure the expected comma is at the right position
		if (*last_comma == ',') {
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	781b      	ldrb	r3, [r3, #0]
 8004574:	2b2c      	cmp	r3, #44	@ 0x2c
 8004576:	d121      	bne.n	80045bc <HAL_UARTEx_RxEventCallback+0x88>
			*last_comma = '\0'; // Null-terminate before checksum
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	2200      	movs	r2, #0
 800457c:	701a      	strb	r2, [r3, #0]

			// Extract and convert the received checksum (2 characters after the comma)
			uint8_t received_checksum = (uint8_t)strtol(&rx_packet[Size - 2], NULL, 16);  // Convert checksum to integer
 800457e:	887b      	ldrh	r3, [r7, #2]
 8004580:	3b02      	subs	r3, #2
 8004582:	4a14      	ldr	r2, [pc, #80]	@ (80045d4 <HAL_UARTEx_RxEventCallback+0xa0>)
 8004584:	4413      	add	r3, r2
 8004586:	2210      	movs	r2, #16
 8004588:	2100      	movs	r1, #0
 800458a:	4618      	mov	r0, r3
 800458c:	f005 fed4 	bl	800a338 <strtol>
 8004590:	4603      	mov	r3, r0
 8004592:	72fb      	strb	r3, [r7, #11]
			// Calculate checksum of the data part (after '~' and before comma)
			uint8_t calculated_checksum = calculate_checksum(&rx_packet[1]);
 8004594:	4810      	ldr	r0, [pc, #64]	@ (80045d8 <HAL_UARTEx_RxEventCallback+0xa4>)
 8004596:	f7ff fd11 	bl	8003fbc <calculate_checksum>
 800459a:	4603      	mov	r3, r0
 800459c:	72bb      	strb	r3, [r7, #10]

			// Compare calculated checksum with the received one
			if (calculated_checksum == received_checksum && command_ready == 0) {
 800459e:	7aba      	ldrb	r2, [r7, #10]
 80045a0:	7afb      	ldrb	r3, [r7, #11]
 80045a2:	429a      	cmp	r2, r3
 80045a4:	d10a      	bne.n	80045bc <HAL_UARTEx_RxEventCallback+0x88>
 80045a6:	4b0d      	ldr	r3, [pc, #52]	@ (80045dc <HAL_UARTEx_RxEventCallback+0xa8>)
 80045a8:	781b      	ldrb	r3, [r3, #0]
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d106      	bne.n	80045bc <HAL_UARTEx_RxEventCallback+0x88>
				// Checksum is valid, and this is new command. Process the command
				strcpy(command_buffer, &rx_packet[1]);
 80045ae:	490a      	ldr	r1, [pc, #40]	@ (80045d8 <HAL_UARTEx_RxEventCallback+0xa4>)
 80045b0:	480b      	ldr	r0, [pc, #44]	@ (80045e0 <HAL_UARTEx_RxEventCallback+0xac>)
 80045b2:	f006 fd3e 	bl	800b032 <strcpy>
				command_ready = 1;
 80045b6:	4b09      	ldr	r3, [pc, #36]	@ (80045dc <HAL_UARTEx_RxEventCallback+0xa8>)
 80045b8:	2201      	movs	r2, #1
 80045ba:	701a      	strb	r2, [r3, #0]
			}
		}
	}

	HAL_UARTEx_ReceiveToIdle_IT(huart, rx_data, RX_BFR_SIZE);
 80045bc:	22ff      	movs	r2, #255	@ 0xff
 80045be:	4904      	ldr	r1, [pc, #16]	@ (80045d0 <HAL_UARTEx_RxEventCallback+0x9c>)
 80045c0:	6878      	ldr	r0, [r7, #4]
 80045c2:	f004 f860 	bl	8008686 <HAL_UARTEx_ReceiveToIdle_IT>
}
 80045c6:	bf00      	nop
 80045c8:	3710      	adds	r7, #16
 80045ca:	46bd      	mov	sp, r7
 80045cc:	bd80      	pop	{r7, pc}
 80045ce:	bf00      	nop
 80045d0:	200009d4 	.word	0x200009d4
 80045d4:	200008d4 	.word	0x200008d4
 80045d8:	200008d5 	.word	0x200008d5
 80045dc:	200007cd 	.word	0x200007cd
 80045e0:	200007d0 	.word	0x200007d0

080045e4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack       /* set stack pointer */
 80045e4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800461c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80045e8:	f7ff fc48 	bl	8003e7c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80045ec:	480c      	ldr	r0, [pc, #48]	@ (8004620 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80045ee:	490d      	ldr	r1, [pc, #52]	@ (8004624 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80045f0:	4a0d      	ldr	r2, [pc, #52]	@ (8004628 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80045f2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80045f4:	e002      	b.n	80045fc <LoopCopyDataInit>

080045f6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80045f6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80045f8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80045fa:	3304      	adds	r3, #4

080045fc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80045fc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80045fe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004600:	d3f9      	bcc.n	80045f6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004602:	4a0a      	ldr	r2, [pc, #40]	@ (800462c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8004604:	4c0a      	ldr	r4, [pc, #40]	@ (8004630 <LoopFillZerobss+0x22>)
  movs r3, #0
 8004606:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004608:	e001      	b.n	800460e <LoopFillZerobss>

0800460a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800460a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800460c:	3204      	adds	r2, #4

0800460e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800460e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004610:	d3fb      	bcc.n	800460a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8004612:	f006 fce7 	bl	800afe4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004616:	f7fe fc0f 	bl	8002e38 <main>
  bx  lr    
 800461a:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 800461c:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 8004620:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004624:	2000021c 	.word	0x2000021c
  ldr r2, =_sidata
 8004628:	08010a78 	.word	0x08010a78
  ldr r2, =_sbss
 800462c:	2000021c 	.word	0x2000021c
  ldr r4, =_ebss
 8004630:	20000c24 	.word	0x20000c24

08004634 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004634:	e7fe      	b.n	8004634 <ADC_IRQHandler>
	...

08004638 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004638:	b580      	push	{r7, lr}
 800463a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800463c:	4b0e      	ldr	r3, [pc, #56]	@ (8004678 <HAL_Init+0x40>)
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	4a0d      	ldr	r2, [pc, #52]	@ (8004678 <HAL_Init+0x40>)
 8004642:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004646:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004648:	4b0b      	ldr	r3, [pc, #44]	@ (8004678 <HAL_Init+0x40>)
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	4a0a      	ldr	r2, [pc, #40]	@ (8004678 <HAL_Init+0x40>)
 800464e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004652:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004654:	4b08      	ldr	r3, [pc, #32]	@ (8004678 <HAL_Init+0x40>)
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	4a07      	ldr	r2, [pc, #28]	@ (8004678 <HAL_Init+0x40>)
 800465a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800465e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004660:	2003      	movs	r0, #3
 8004662:	f000 fbb1 	bl	8004dc8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004666:	200f      	movs	r0, #15
 8004668:	f000 f808 	bl	800467c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800466c:	f7ff f984 	bl	8003978 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004670:	2300      	movs	r3, #0
}
 8004672:	4618      	mov	r0, r3
 8004674:	bd80      	pop	{r7, pc}
 8004676:	bf00      	nop
 8004678:	40023c00 	.word	0x40023c00

0800467c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800467c:	b580      	push	{r7, lr}
 800467e:	b082      	sub	sp, #8
 8004680:	af00      	add	r7, sp, #0
 8004682:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004684:	4b12      	ldr	r3, [pc, #72]	@ (80046d0 <HAL_InitTick+0x54>)
 8004686:	681a      	ldr	r2, [r3, #0]
 8004688:	4b12      	ldr	r3, [pc, #72]	@ (80046d4 <HAL_InitTick+0x58>)
 800468a:	781b      	ldrb	r3, [r3, #0]
 800468c:	4619      	mov	r1, r3
 800468e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004692:	fbb3 f3f1 	udiv	r3, r3, r1
 8004696:	fbb2 f3f3 	udiv	r3, r2, r3
 800469a:	4618      	mov	r0, r3
 800469c:	f000 fbc9 	bl	8004e32 <HAL_SYSTICK_Config>
 80046a0:	4603      	mov	r3, r0
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d001      	beq.n	80046aa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80046a6:	2301      	movs	r3, #1
 80046a8:	e00e      	b.n	80046c8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	2b0f      	cmp	r3, #15
 80046ae:	d80a      	bhi.n	80046c6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80046b0:	2200      	movs	r2, #0
 80046b2:	6879      	ldr	r1, [r7, #4]
 80046b4:	f04f 30ff 	mov.w	r0, #4294967295
 80046b8:	f000 fb91 	bl	8004dde <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80046bc:	4a06      	ldr	r2, [pc, #24]	@ (80046d8 <HAL_InitTick+0x5c>)
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80046c2:	2300      	movs	r3, #0
 80046c4:	e000      	b.n	80046c8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80046c6:	2301      	movs	r3, #1
}
 80046c8:	4618      	mov	r0, r3
 80046ca:	3708      	adds	r7, #8
 80046cc:	46bd      	mov	sp, r7
 80046ce:	bd80      	pop	{r7, pc}
 80046d0:	20000048 	.word	0x20000048
 80046d4:	20000050 	.word	0x20000050
 80046d8:	2000004c 	.word	0x2000004c

080046dc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80046dc:	b480      	push	{r7}
 80046de:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80046e0:	4b06      	ldr	r3, [pc, #24]	@ (80046fc <HAL_IncTick+0x20>)
 80046e2:	781b      	ldrb	r3, [r3, #0]
 80046e4:	461a      	mov	r2, r3
 80046e6:	4b06      	ldr	r3, [pc, #24]	@ (8004700 <HAL_IncTick+0x24>)
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	4413      	add	r3, r2
 80046ec:	4a04      	ldr	r2, [pc, #16]	@ (8004700 <HAL_IncTick+0x24>)
 80046ee:	6013      	str	r3, [r2, #0]
}
 80046f0:	bf00      	nop
 80046f2:	46bd      	mov	sp, r7
 80046f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f8:	4770      	bx	lr
 80046fa:	bf00      	nop
 80046fc:	20000050 	.word	0x20000050
 8004700:	20000ad4 	.word	0x20000ad4

08004704 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004704:	b480      	push	{r7}
 8004706:	af00      	add	r7, sp, #0
  return uwTick;
 8004708:	4b03      	ldr	r3, [pc, #12]	@ (8004718 <HAL_GetTick+0x14>)
 800470a:	681b      	ldr	r3, [r3, #0]
}
 800470c:	4618      	mov	r0, r3
 800470e:	46bd      	mov	sp, r7
 8004710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004714:	4770      	bx	lr
 8004716:	bf00      	nop
 8004718:	20000ad4 	.word	0x20000ad4

0800471c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800471c:	b580      	push	{r7, lr}
 800471e:	b084      	sub	sp, #16
 8004720:	af00      	add	r7, sp, #0
 8004722:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004724:	f7ff ffee 	bl	8004704 <HAL_GetTick>
 8004728:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004734:	d005      	beq.n	8004742 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004736:	4b0a      	ldr	r3, [pc, #40]	@ (8004760 <HAL_Delay+0x44>)
 8004738:	781b      	ldrb	r3, [r3, #0]
 800473a:	461a      	mov	r2, r3
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	4413      	add	r3, r2
 8004740:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004742:	bf00      	nop
 8004744:	f7ff ffde 	bl	8004704 <HAL_GetTick>
 8004748:	4602      	mov	r2, r0
 800474a:	68bb      	ldr	r3, [r7, #8]
 800474c:	1ad3      	subs	r3, r2, r3
 800474e:	68fa      	ldr	r2, [r7, #12]
 8004750:	429a      	cmp	r2, r3
 8004752:	d8f7      	bhi.n	8004744 <HAL_Delay+0x28>
  {
  }
}
 8004754:	bf00      	nop
 8004756:	bf00      	nop
 8004758:	3710      	adds	r7, #16
 800475a:	46bd      	mov	sp, r7
 800475c:	bd80      	pop	{r7, pc}
 800475e:	bf00      	nop
 8004760:	20000050 	.word	0x20000050

08004764 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004764:	b580      	push	{r7, lr}
 8004766:	b084      	sub	sp, #16
 8004768:	af00      	add	r7, sp, #0
 800476a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800476c:	2300      	movs	r3, #0
 800476e:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	2b00      	cmp	r3, #0
 8004774:	d101      	bne.n	800477a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8004776:	2301      	movs	r3, #1
 8004778:	e033      	b.n	80047e2 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800477e:	2b00      	cmp	r3, #0
 8004780:	d109      	bne.n	8004796 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004782:	6878      	ldr	r0, [r7, #4]
 8004784:	f7ff f920 	bl	80039c8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	2200      	movs	r2, #0
 800478c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	2200      	movs	r2, #0
 8004792:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800479a:	f003 0310 	and.w	r3, r3, #16
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d118      	bne.n	80047d4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047a6:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80047aa:	f023 0302 	bic.w	r3, r3, #2
 80047ae:	f043 0202 	orr.w	r2, r3, #2
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 80047b6:	6878      	ldr	r0, [r7, #4]
 80047b8:	f000 f93a 	bl	8004a30 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	2200      	movs	r2, #0
 80047c0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047c6:	f023 0303 	bic.w	r3, r3, #3
 80047ca:	f043 0201 	orr.w	r2, r3, #1
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	641a      	str	r2, [r3, #64]	@ 0x40
 80047d2:	e001      	b.n	80047d8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80047d4:	2301      	movs	r3, #1
 80047d6:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	2200      	movs	r2, #0
 80047dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80047e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80047e2:	4618      	mov	r0, r3
 80047e4:	3710      	adds	r7, #16
 80047e6:	46bd      	mov	sp, r7
 80047e8:	bd80      	pop	{r7, pc}
	...

080047ec <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80047ec:	b480      	push	{r7}
 80047ee:	b085      	sub	sp, #20
 80047f0:	af00      	add	r7, sp, #0
 80047f2:	6078      	str	r0, [r7, #4]
 80047f4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80047f6:	2300      	movs	r3, #0
 80047f8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004800:	2b01      	cmp	r3, #1
 8004802:	d101      	bne.n	8004808 <HAL_ADC_ConfigChannel+0x1c>
 8004804:	2302      	movs	r3, #2
 8004806:	e105      	b.n	8004a14 <HAL_ADC_ConfigChannel+0x228>
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	2201      	movs	r2, #1
 800480c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8004810:	683b      	ldr	r3, [r7, #0]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	2b09      	cmp	r3, #9
 8004816:	d925      	bls.n	8004864 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	68d9      	ldr	r1, [r3, #12]
 800481e:	683b      	ldr	r3, [r7, #0]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	b29b      	uxth	r3, r3
 8004824:	461a      	mov	r2, r3
 8004826:	4613      	mov	r3, r2
 8004828:	005b      	lsls	r3, r3, #1
 800482a:	4413      	add	r3, r2
 800482c:	3b1e      	subs	r3, #30
 800482e:	2207      	movs	r2, #7
 8004830:	fa02 f303 	lsl.w	r3, r2, r3
 8004834:	43da      	mvns	r2, r3
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	400a      	ands	r2, r1
 800483c:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	68d9      	ldr	r1, [r3, #12]
 8004844:	683b      	ldr	r3, [r7, #0]
 8004846:	689a      	ldr	r2, [r3, #8]
 8004848:	683b      	ldr	r3, [r7, #0]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	b29b      	uxth	r3, r3
 800484e:	4618      	mov	r0, r3
 8004850:	4603      	mov	r3, r0
 8004852:	005b      	lsls	r3, r3, #1
 8004854:	4403      	add	r3, r0
 8004856:	3b1e      	subs	r3, #30
 8004858:	409a      	lsls	r2, r3
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	430a      	orrs	r2, r1
 8004860:	60da      	str	r2, [r3, #12]
 8004862:	e022      	b.n	80048aa <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	6919      	ldr	r1, [r3, #16]
 800486a:	683b      	ldr	r3, [r7, #0]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	b29b      	uxth	r3, r3
 8004870:	461a      	mov	r2, r3
 8004872:	4613      	mov	r3, r2
 8004874:	005b      	lsls	r3, r3, #1
 8004876:	4413      	add	r3, r2
 8004878:	2207      	movs	r2, #7
 800487a:	fa02 f303 	lsl.w	r3, r2, r3
 800487e:	43da      	mvns	r2, r3
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	400a      	ands	r2, r1
 8004886:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	6919      	ldr	r1, [r3, #16]
 800488e:	683b      	ldr	r3, [r7, #0]
 8004890:	689a      	ldr	r2, [r3, #8]
 8004892:	683b      	ldr	r3, [r7, #0]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	b29b      	uxth	r3, r3
 8004898:	4618      	mov	r0, r3
 800489a:	4603      	mov	r3, r0
 800489c:	005b      	lsls	r3, r3, #1
 800489e:	4403      	add	r3, r0
 80048a0:	409a      	lsls	r2, r3
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	430a      	orrs	r2, r1
 80048a8:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80048aa:	683b      	ldr	r3, [r7, #0]
 80048ac:	685b      	ldr	r3, [r3, #4]
 80048ae:	2b06      	cmp	r3, #6
 80048b0:	d824      	bhi.n	80048fc <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80048b8:	683b      	ldr	r3, [r7, #0]
 80048ba:	685a      	ldr	r2, [r3, #4]
 80048bc:	4613      	mov	r3, r2
 80048be:	009b      	lsls	r3, r3, #2
 80048c0:	4413      	add	r3, r2
 80048c2:	3b05      	subs	r3, #5
 80048c4:	221f      	movs	r2, #31
 80048c6:	fa02 f303 	lsl.w	r3, r2, r3
 80048ca:	43da      	mvns	r2, r3
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	400a      	ands	r2, r1
 80048d2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80048da:	683b      	ldr	r3, [r7, #0]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	b29b      	uxth	r3, r3
 80048e0:	4618      	mov	r0, r3
 80048e2:	683b      	ldr	r3, [r7, #0]
 80048e4:	685a      	ldr	r2, [r3, #4]
 80048e6:	4613      	mov	r3, r2
 80048e8:	009b      	lsls	r3, r3, #2
 80048ea:	4413      	add	r3, r2
 80048ec:	3b05      	subs	r3, #5
 80048ee:	fa00 f203 	lsl.w	r2, r0, r3
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	430a      	orrs	r2, r1
 80048f8:	635a      	str	r2, [r3, #52]	@ 0x34
 80048fa:	e04c      	b.n	8004996 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80048fc:	683b      	ldr	r3, [r7, #0]
 80048fe:	685b      	ldr	r3, [r3, #4]
 8004900:	2b0c      	cmp	r3, #12
 8004902:	d824      	bhi.n	800494e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800490a:	683b      	ldr	r3, [r7, #0]
 800490c:	685a      	ldr	r2, [r3, #4]
 800490e:	4613      	mov	r3, r2
 8004910:	009b      	lsls	r3, r3, #2
 8004912:	4413      	add	r3, r2
 8004914:	3b23      	subs	r3, #35	@ 0x23
 8004916:	221f      	movs	r2, #31
 8004918:	fa02 f303 	lsl.w	r3, r2, r3
 800491c:	43da      	mvns	r2, r3
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	400a      	ands	r2, r1
 8004924:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800492c:	683b      	ldr	r3, [r7, #0]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	b29b      	uxth	r3, r3
 8004932:	4618      	mov	r0, r3
 8004934:	683b      	ldr	r3, [r7, #0]
 8004936:	685a      	ldr	r2, [r3, #4]
 8004938:	4613      	mov	r3, r2
 800493a:	009b      	lsls	r3, r3, #2
 800493c:	4413      	add	r3, r2
 800493e:	3b23      	subs	r3, #35	@ 0x23
 8004940:	fa00 f203 	lsl.w	r2, r0, r3
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	430a      	orrs	r2, r1
 800494a:	631a      	str	r2, [r3, #48]	@ 0x30
 800494c:	e023      	b.n	8004996 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8004954:	683b      	ldr	r3, [r7, #0]
 8004956:	685a      	ldr	r2, [r3, #4]
 8004958:	4613      	mov	r3, r2
 800495a:	009b      	lsls	r3, r3, #2
 800495c:	4413      	add	r3, r2
 800495e:	3b41      	subs	r3, #65	@ 0x41
 8004960:	221f      	movs	r2, #31
 8004962:	fa02 f303 	lsl.w	r3, r2, r3
 8004966:	43da      	mvns	r2, r3
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	400a      	ands	r2, r1
 800496e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8004976:	683b      	ldr	r3, [r7, #0]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	b29b      	uxth	r3, r3
 800497c:	4618      	mov	r0, r3
 800497e:	683b      	ldr	r3, [r7, #0]
 8004980:	685a      	ldr	r2, [r3, #4]
 8004982:	4613      	mov	r3, r2
 8004984:	009b      	lsls	r3, r3, #2
 8004986:	4413      	add	r3, r2
 8004988:	3b41      	subs	r3, #65	@ 0x41
 800498a:	fa00 f203 	lsl.w	r2, r0, r3
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	430a      	orrs	r2, r1
 8004994:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004996:	4b22      	ldr	r3, [pc, #136]	@ (8004a20 <HAL_ADC_ConfigChannel+0x234>)
 8004998:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	4a21      	ldr	r2, [pc, #132]	@ (8004a24 <HAL_ADC_ConfigChannel+0x238>)
 80049a0:	4293      	cmp	r3, r2
 80049a2:	d109      	bne.n	80049b8 <HAL_ADC_ConfigChannel+0x1cc>
 80049a4:	683b      	ldr	r3, [r7, #0]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	2b12      	cmp	r3, #18
 80049aa:	d105      	bne.n	80049b8 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	685b      	ldr	r3, [r3, #4]
 80049b0:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	4a19      	ldr	r2, [pc, #100]	@ (8004a24 <HAL_ADC_ConfigChannel+0x238>)
 80049be:	4293      	cmp	r3, r2
 80049c0:	d123      	bne.n	8004a0a <HAL_ADC_ConfigChannel+0x21e>
 80049c2:	683b      	ldr	r3, [r7, #0]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	2b10      	cmp	r3, #16
 80049c8:	d003      	beq.n	80049d2 <HAL_ADC_ConfigChannel+0x1e6>
 80049ca:	683b      	ldr	r3, [r7, #0]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	2b11      	cmp	r3, #17
 80049d0:	d11b      	bne.n	8004a0a <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	685b      	ldr	r3, [r3, #4]
 80049d6:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80049de:	683b      	ldr	r3, [r7, #0]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	2b10      	cmp	r3, #16
 80049e4:	d111      	bne.n	8004a0a <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80049e6:	4b10      	ldr	r3, [pc, #64]	@ (8004a28 <HAL_ADC_ConfigChannel+0x23c>)
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	4a10      	ldr	r2, [pc, #64]	@ (8004a2c <HAL_ADC_ConfigChannel+0x240>)
 80049ec:	fba2 2303 	umull	r2, r3, r2, r3
 80049f0:	0c9a      	lsrs	r2, r3, #18
 80049f2:	4613      	mov	r3, r2
 80049f4:	009b      	lsls	r3, r3, #2
 80049f6:	4413      	add	r3, r2
 80049f8:	005b      	lsls	r3, r3, #1
 80049fa:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80049fc:	e002      	b.n	8004a04 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80049fe:	68bb      	ldr	r3, [r7, #8]
 8004a00:	3b01      	subs	r3, #1
 8004a02:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8004a04:	68bb      	ldr	r3, [r7, #8]
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d1f9      	bne.n	80049fe <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	2200      	movs	r2, #0
 8004a0e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8004a12:	2300      	movs	r3, #0
}
 8004a14:	4618      	mov	r0, r3
 8004a16:	3714      	adds	r7, #20
 8004a18:	46bd      	mov	sp, r7
 8004a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a1e:	4770      	bx	lr
 8004a20:	40012300 	.word	0x40012300
 8004a24:	40012000 	.word	0x40012000
 8004a28:	20000048 	.word	0x20000048
 8004a2c:	431bde83 	.word	0x431bde83

08004a30 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004a30:	b480      	push	{r7}
 8004a32:	b085      	sub	sp, #20
 8004a34:	af00      	add	r7, sp, #0
 8004a36:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004a38:	4b79      	ldr	r3, [pc, #484]	@ (8004c20 <ADC_Init+0x1f0>)
 8004a3a:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	685b      	ldr	r3, [r3, #4]
 8004a40:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	685a      	ldr	r2, [r3, #4]
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	685b      	ldr	r3, [r3, #4]
 8004a50:	431a      	orrs	r2, r3
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	685a      	ldr	r2, [r3, #4]
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004a64:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	6859      	ldr	r1, [r3, #4]
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	691b      	ldr	r3, [r3, #16]
 8004a70:	021a      	lsls	r2, r3, #8
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	430a      	orrs	r2, r1
 8004a78:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	685a      	ldr	r2, [r3, #4]
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8004a88:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	6859      	ldr	r1, [r3, #4]
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	689a      	ldr	r2, [r3, #8]
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	430a      	orrs	r2, r1
 8004a9a:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	689a      	ldr	r2, [r3, #8]
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004aaa:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	6899      	ldr	r1, [r3, #8]
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	68da      	ldr	r2, [r3, #12]
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	430a      	orrs	r2, r1
 8004abc:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ac2:	4a58      	ldr	r2, [pc, #352]	@ (8004c24 <ADC_Init+0x1f4>)
 8004ac4:	4293      	cmp	r3, r2
 8004ac6:	d022      	beq.n	8004b0e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	689a      	ldr	r2, [r3, #8]
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004ad6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	6899      	ldr	r1, [r3, #8]
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	430a      	orrs	r2, r1
 8004ae8:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	689a      	ldr	r2, [r3, #8]
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8004af8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	6899      	ldr	r1, [r3, #8]
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	430a      	orrs	r2, r1
 8004b0a:	609a      	str	r2, [r3, #8]
 8004b0c:	e00f      	b.n	8004b2e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	689a      	ldr	r2, [r3, #8]
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004b1c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	689a      	ldr	r2, [r3, #8]
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8004b2c:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	689a      	ldr	r2, [r3, #8]
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	f022 0202 	bic.w	r2, r2, #2
 8004b3c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	6899      	ldr	r1, [r3, #8]
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	7e1b      	ldrb	r3, [r3, #24]
 8004b48:	005a      	lsls	r2, r3, #1
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	430a      	orrs	r2, r1
 8004b50:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d01b      	beq.n	8004b94 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	685a      	ldr	r2, [r3, #4]
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004b6a:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	685a      	ldr	r2, [r3, #4]
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8004b7a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	6859      	ldr	r1, [r3, #4]
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b86:	3b01      	subs	r3, #1
 8004b88:	035a      	lsls	r2, r3, #13
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	430a      	orrs	r2, r1
 8004b90:	605a      	str	r2, [r3, #4]
 8004b92:	e007      	b.n	8004ba4 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	685a      	ldr	r2, [r3, #4]
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004ba2:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8004bb2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	69db      	ldr	r3, [r3, #28]
 8004bbe:	3b01      	subs	r3, #1
 8004bc0:	051a      	lsls	r2, r3, #20
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	430a      	orrs	r2, r1
 8004bc8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	689a      	ldr	r2, [r3, #8]
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8004bd8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	6899      	ldr	r1, [r3, #8]
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8004be6:	025a      	lsls	r2, r3, #9
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	430a      	orrs	r2, r1
 8004bee:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	689a      	ldr	r2, [r3, #8]
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004bfe:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	6899      	ldr	r1, [r3, #8]
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	695b      	ldr	r3, [r3, #20]
 8004c0a:	029a      	lsls	r2, r3, #10
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	430a      	orrs	r2, r1
 8004c12:	609a      	str	r2, [r3, #8]
}
 8004c14:	bf00      	nop
 8004c16:	3714      	adds	r7, #20
 8004c18:	46bd      	mov	sp, r7
 8004c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c1e:	4770      	bx	lr
 8004c20:	40012300 	.word	0x40012300
 8004c24:	0f000001 	.word	0x0f000001

08004c28 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004c28:	b480      	push	{r7}
 8004c2a:	b085      	sub	sp, #20
 8004c2c:	af00      	add	r7, sp, #0
 8004c2e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	f003 0307 	and.w	r3, r3, #7
 8004c36:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004c38:	4b0c      	ldr	r3, [pc, #48]	@ (8004c6c <__NVIC_SetPriorityGrouping+0x44>)
 8004c3a:	68db      	ldr	r3, [r3, #12]
 8004c3c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004c3e:	68ba      	ldr	r2, [r7, #8]
 8004c40:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004c44:	4013      	ands	r3, r2
 8004c46:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004c4c:	68bb      	ldr	r3, [r7, #8]
 8004c4e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004c50:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004c54:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004c58:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004c5a:	4a04      	ldr	r2, [pc, #16]	@ (8004c6c <__NVIC_SetPriorityGrouping+0x44>)
 8004c5c:	68bb      	ldr	r3, [r7, #8]
 8004c5e:	60d3      	str	r3, [r2, #12]
}
 8004c60:	bf00      	nop
 8004c62:	3714      	adds	r7, #20
 8004c64:	46bd      	mov	sp, r7
 8004c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c6a:	4770      	bx	lr
 8004c6c:	e000ed00 	.word	0xe000ed00

08004c70 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004c70:	b480      	push	{r7}
 8004c72:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004c74:	4b04      	ldr	r3, [pc, #16]	@ (8004c88 <__NVIC_GetPriorityGrouping+0x18>)
 8004c76:	68db      	ldr	r3, [r3, #12]
 8004c78:	0a1b      	lsrs	r3, r3, #8
 8004c7a:	f003 0307 	and.w	r3, r3, #7
}
 8004c7e:	4618      	mov	r0, r3
 8004c80:	46bd      	mov	sp, r7
 8004c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c86:	4770      	bx	lr
 8004c88:	e000ed00 	.word	0xe000ed00

08004c8c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004c8c:	b480      	push	{r7}
 8004c8e:	b083      	sub	sp, #12
 8004c90:	af00      	add	r7, sp, #0
 8004c92:	4603      	mov	r3, r0
 8004c94:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004c96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	db0b      	blt.n	8004cb6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004c9e:	79fb      	ldrb	r3, [r7, #7]
 8004ca0:	f003 021f 	and.w	r2, r3, #31
 8004ca4:	4907      	ldr	r1, [pc, #28]	@ (8004cc4 <__NVIC_EnableIRQ+0x38>)
 8004ca6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004caa:	095b      	lsrs	r3, r3, #5
 8004cac:	2001      	movs	r0, #1
 8004cae:	fa00 f202 	lsl.w	r2, r0, r2
 8004cb2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004cb6:	bf00      	nop
 8004cb8:	370c      	adds	r7, #12
 8004cba:	46bd      	mov	sp, r7
 8004cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cc0:	4770      	bx	lr
 8004cc2:	bf00      	nop
 8004cc4:	e000e100 	.word	0xe000e100

08004cc8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004cc8:	b480      	push	{r7}
 8004cca:	b083      	sub	sp, #12
 8004ccc:	af00      	add	r7, sp, #0
 8004cce:	4603      	mov	r3, r0
 8004cd0:	6039      	str	r1, [r7, #0]
 8004cd2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004cd4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	db0a      	blt.n	8004cf2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004cdc:	683b      	ldr	r3, [r7, #0]
 8004cde:	b2da      	uxtb	r2, r3
 8004ce0:	490c      	ldr	r1, [pc, #48]	@ (8004d14 <__NVIC_SetPriority+0x4c>)
 8004ce2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ce6:	0112      	lsls	r2, r2, #4
 8004ce8:	b2d2      	uxtb	r2, r2
 8004cea:	440b      	add	r3, r1
 8004cec:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004cf0:	e00a      	b.n	8004d08 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004cf2:	683b      	ldr	r3, [r7, #0]
 8004cf4:	b2da      	uxtb	r2, r3
 8004cf6:	4908      	ldr	r1, [pc, #32]	@ (8004d18 <__NVIC_SetPriority+0x50>)
 8004cf8:	79fb      	ldrb	r3, [r7, #7]
 8004cfa:	f003 030f 	and.w	r3, r3, #15
 8004cfe:	3b04      	subs	r3, #4
 8004d00:	0112      	lsls	r2, r2, #4
 8004d02:	b2d2      	uxtb	r2, r2
 8004d04:	440b      	add	r3, r1
 8004d06:	761a      	strb	r2, [r3, #24]
}
 8004d08:	bf00      	nop
 8004d0a:	370c      	adds	r7, #12
 8004d0c:	46bd      	mov	sp, r7
 8004d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d12:	4770      	bx	lr
 8004d14:	e000e100 	.word	0xe000e100
 8004d18:	e000ed00 	.word	0xe000ed00

08004d1c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004d1c:	b480      	push	{r7}
 8004d1e:	b089      	sub	sp, #36	@ 0x24
 8004d20:	af00      	add	r7, sp, #0
 8004d22:	60f8      	str	r0, [r7, #12]
 8004d24:	60b9      	str	r1, [r7, #8]
 8004d26:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	f003 0307 	and.w	r3, r3, #7
 8004d2e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004d30:	69fb      	ldr	r3, [r7, #28]
 8004d32:	f1c3 0307 	rsb	r3, r3, #7
 8004d36:	2b04      	cmp	r3, #4
 8004d38:	bf28      	it	cs
 8004d3a:	2304      	movcs	r3, #4
 8004d3c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004d3e:	69fb      	ldr	r3, [r7, #28]
 8004d40:	3304      	adds	r3, #4
 8004d42:	2b06      	cmp	r3, #6
 8004d44:	d902      	bls.n	8004d4c <NVIC_EncodePriority+0x30>
 8004d46:	69fb      	ldr	r3, [r7, #28]
 8004d48:	3b03      	subs	r3, #3
 8004d4a:	e000      	b.n	8004d4e <NVIC_EncodePriority+0x32>
 8004d4c:	2300      	movs	r3, #0
 8004d4e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004d50:	f04f 32ff 	mov.w	r2, #4294967295
 8004d54:	69bb      	ldr	r3, [r7, #24]
 8004d56:	fa02 f303 	lsl.w	r3, r2, r3
 8004d5a:	43da      	mvns	r2, r3
 8004d5c:	68bb      	ldr	r3, [r7, #8]
 8004d5e:	401a      	ands	r2, r3
 8004d60:	697b      	ldr	r3, [r7, #20]
 8004d62:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004d64:	f04f 31ff 	mov.w	r1, #4294967295
 8004d68:	697b      	ldr	r3, [r7, #20]
 8004d6a:	fa01 f303 	lsl.w	r3, r1, r3
 8004d6e:	43d9      	mvns	r1, r3
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004d74:	4313      	orrs	r3, r2
         );
}
 8004d76:	4618      	mov	r0, r3
 8004d78:	3724      	adds	r7, #36	@ 0x24
 8004d7a:	46bd      	mov	sp, r7
 8004d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d80:	4770      	bx	lr
	...

08004d84 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004d84:	b580      	push	{r7, lr}
 8004d86:	b082      	sub	sp, #8
 8004d88:	af00      	add	r7, sp, #0
 8004d8a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	3b01      	subs	r3, #1
 8004d90:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004d94:	d301      	bcc.n	8004d9a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004d96:	2301      	movs	r3, #1
 8004d98:	e00f      	b.n	8004dba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004d9a:	4a0a      	ldr	r2, [pc, #40]	@ (8004dc4 <SysTick_Config+0x40>)
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	3b01      	subs	r3, #1
 8004da0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004da2:	210f      	movs	r1, #15
 8004da4:	f04f 30ff 	mov.w	r0, #4294967295
 8004da8:	f7ff ff8e 	bl	8004cc8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004dac:	4b05      	ldr	r3, [pc, #20]	@ (8004dc4 <SysTick_Config+0x40>)
 8004dae:	2200      	movs	r2, #0
 8004db0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004db2:	4b04      	ldr	r3, [pc, #16]	@ (8004dc4 <SysTick_Config+0x40>)
 8004db4:	2207      	movs	r2, #7
 8004db6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004db8:	2300      	movs	r3, #0
}
 8004dba:	4618      	mov	r0, r3
 8004dbc:	3708      	adds	r7, #8
 8004dbe:	46bd      	mov	sp, r7
 8004dc0:	bd80      	pop	{r7, pc}
 8004dc2:	bf00      	nop
 8004dc4:	e000e010 	.word	0xe000e010

08004dc8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004dc8:	b580      	push	{r7, lr}
 8004dca:	b082      	sub	sp, #8
 8004dcc:	af00      	add	r7, sp, #0
 8004dce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004dd0:	6878      	ldr	r0, [r7, #4]
 8004dd2:	f7ff ff29 	bl	8004c28 <__NVIC_SetPriorityGrouping>
}
 8004dd6:	bf00      	nop
 8004dd8:	3708      	adds	r7, #8
 8004dda:	46bd      	mov	sp, r7
 8004ddc:	bd80      	pop	{r7, pc}

08004dde <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004dde:	b580      	push	{r7, lr}
 8004de0:	b086      	sub	sp, #24
 8004de2:	af00      	add	r7, sp, #0
 8004de4:	4603      	mov	r3, r0
 8004de6:	60b9      	str	r1, [r7, #8]
 8004de8:	607a      	str	r2, [r7, #4]
 8004dea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004dec:	2300      	movs	r3, #0
 8004dee:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004df0:	f7ff ff3e 	bl	8004c70 <__NVIC_GetPriorityGrouping>
 8004df4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004df6:	687a      	ldr	r2, [r7, #4]
 8004df8:	68b9      	ldr	r1, [r7, #8]
 8004dfa:	6978      	ldr	r0, [r7, #20]
 8004dfc:	f7ff ff8e 	bl	8004d1c <NVIC_EncodePriority>
 8004e00:	4602      	mov	r2, r0
 8004e02:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004e06:	4611      	mov	r1, r2
 8004e08:	4618      	mov	r0, r3
 8004e0a:	f7ff ff5d 	bl	8004cc8 <__NVIC_SetPriority>
}
 8004e0e:	bf00      	nop
 8004e10:	3718      	adds	r7, #24
 8004e12:	46bd      	mov	sp, r7
 8004e14:	bd80      	pop	{r7, pc}

08004e16 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004e16:	b580      	push	{r7, lr}
 8004e18:	b082      	sub	sp, #8
 8004e1a:	af00      	add	r7, sp, #0
 8004e1c:	4603      	mov	r3, r0
 8004e1e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004e20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e24:	4618      	mov	r0, r3
 8004e26:	f7ff ff31 	bl	8004c8c <__NVIC_EnableIRQ>
}
 8004e2a:	bf00      	nop
 8004e2c:	3708      	adds	r7, #8
 8004e2e:	46bd      	mov	sp, r7
 8004e30:	bd80      	pop	{r7, pc}

08004e32 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004e32:	b580      	push	{r7, lr}
 8004e34:	b082      	sub	sp, #8
 8004e36:	af00      	add	r7, sp, #0
 8004e38:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004e3a:	6878      	ldr	r0, [r7, #4]
 8004e3c:	f7ff ffa2 	bl	8004d84 <SysTick_Config>
 8004e40:	4603      	mov	r3, r0
}
 8004e42:	4618      	mov	r0, r3
 8004e44:	3708      	adds	r7, #8
 8004e46:	46bd      	mov	sp, r7
 8004e48:	bd80      	pop	{r7, pc}

08004e4a <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004e4a:	b580      	push	{r7, lr}
 8004e4c:	b084      	sub	sp, #16
 8004e4e:	af00      	add	r7, sp, #0
 8004e50:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e56:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004e58:	f7ff fc54 	bl	8004704 <HAL_GetTick>
 8004e5c:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004e64:	b2db      	uxtb	r3, r3
 8004e66:	2b02      	cmp	r3, #2
 8004e68:	d008      	beq.n	8004e7c <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	2280      	movs	r2, #128	@ 0x80
 8004e6e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	2200      	movs	r2, #0
 8004e74:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8004e78:	2301      	movs	r3, #1
 8004e7a:	e052      	b.n	8004f22 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	681a      	ldr	r2, [r3, #0]
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	f022 0216 	bic.w	r2, r2, #22
 8004e8a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	695a      	ldr	r2, [r3, #20]
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004e9a:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d103      	bne.n	8004eac <HAL_DMA_Abort+0x62>
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d007      	beq.n	8004ebc <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	681a      	ldr	r2, [r3, #0]
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	f022 0208 	bic.w	r2, r2, #8
 8004eba:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	681a      	ldr	r2, [r3, #0]
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	f022 0201 	bic.w	r2, r2, #1
 8004eca:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004ecc:	e013      	b.n	8004ef6 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004ece:	f7ff fc19 	bl	8004704 <HAL_GetTick>
 8004ed2:	4602      	mov	r2, r0
 8004ed4:	68bb      	ldr	r3, [r7, #8]
 8004ed6:	1ad3      	subs	r3, r2, r3
 8004ed8:	2b05      	cmp	r3, #5
 8004eda:	d90c      	bls.n	8004ef6 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	2220      	movs	r2, #32
 8004ee0:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	2203      	movs	r2, #3
 8004ee6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	2200      	movs	r2, #0
 8004eee:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8004ef2:	2303      	movs	r3, #3
 8004ef4:	e015      	b.n	8004f22 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	f003 0301 	and.w	r3, r3, #1
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d1e4      	bne.n	8004ece <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004f08:	223f      	movs	r2, #63	@ 0x3f
 8004f0a:	409a      	lsls	r2, r3
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	2201      	movs	r2, #1
 8004f14:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	2200      	movs	r2, #0
 8004f1c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8004f20:	2300      	movs	r3, #0
}
 8004f22:	4618      	mov	r0, r3
 8004f24:	3710      	adds	r7, #16
 8004f26:	46bd      	mov	sp, r7
 8004f28:	bd80      	pop	{r7, pc}

08004f2a <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004f2a:	b480      	push	{r7}
 8004f2c:	b083      	sub	sp, #12
 8004f2e:	af00      	add	r7, sp, #0
 8004f30:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004f38:	b2db      	uxtb	r3, r3
 8004f3a:	2b02      	cmp	r3, #2
 8004f3c:	d004      	beq.n	8004f48 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	2280      	movs	r2, #128	@ 0x80
 8004f42:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8004f44:	2301      	movs	r3, #1
 8004f46:	e00c      	b.n	8004f62 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	2205      	movs	r2, #5
 8004f4c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	681a      	ldr	r2, [r3, #0]
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	f022 0201 	bic.w	r2, r2, #1
 8004f5e:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004f60:	2300      	movs	r3, #0
}
 8004f62:	4618      	mov	r0, r3
 8004f64:	370c      	adds	r7, #12
 8004f66:	46bd      	mov	sp, r7
 8004f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f6c:	4770      	bx	lr
	...

08004f70 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004f70:	b480      	push	{r7}
 8004f72:	b089      	sub	sp, #36	@ 0x24
 8004f74:	af00      	add	r7, sp, #0
 8004f76:	6078      	str	r0, [r7, #4]
 8004f78:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004f7a:	2300      	movs	r3, #0
 8004f7c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004f7e:	2300      	movs	r3, #0
 8004f80:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004f82:	2300      	movs	r3, #0
 8004f84:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004f86:	2300      	movs	r3, #0
 8004f88:	61fb      	str	r3, [r7, #28]
 8004f8a:	e153      	b.n	8005234 <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004f8c:	2201      	movs	r2, #1
 8004f8e:	69fb      	ldr	r3, [r7, #28]
 8004f90:	fa02 f303 	lsl.w	r3, r2, r3
 8004f94:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004f96:	683b      	ldr	r3, [r7, #0]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	697a      	ldr	r2, [r7, #20]
 8004f9c:	4013      	ands	r3, r2
 8004f9e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004fa0:	693a      	ldr	r2, [r7, #16]
 8004fa2:	697b      	ldr	r3, [r7, #20]
 8004fa4:	429a      	cmp	r2, r3
 8004fa6:	f040 8142 	bne.w	800522e <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004faa:	683b      	ldr	r3, [r7, #0]
 8004fac:	685b      	ldr	r3, [r3, #4]
 8004fae:	f003 0303 	and.w	r3, r3, #3
 8004fb2:	2b01      	cmp	r3, #1
 8004fb4:	d005      	beq.n	8004fc2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004fb6:	683b      	ldr	r3, [r7, #0]
 8004fb8:	685b      	ldr	r3, [r3, #4]
 8004fba:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004fbe:	2b02      	cmp	r3, #2
 8004fc0:	d130      	bne.n	8005024 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	689b      	ldr	r3, [r3, #8]
 8004fc6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004fc8:	69fb      	ldr	r3, [r7, #28]
 8004fca:	005b      	lsls	r3, r3, #1
 8004fcc:	2203      	movs	r2, #3
 8004fce:	fa02 f303 	lsl.w	r3, r2, r3
 8004fd2:	43db      	mvns	r3, r3
 8004fd4:	69ba      	ldr	r2, [r7, #24]
 8004fd6:	4013      	ands	r3, r2
 8004fd8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004fda:	683b      	ldr	r3, [r7, #0]
 8004fdc:	68da      	ldr	r2, [r3, #12]
 8004fde:	69fb      	ldr	r3, [r7, #28]
 8004fe0:	005b      	lsls	r3, r3, #1
 8004fe2:	fa02 f303 	lsl.w	r3, r2, r3
 8004fe6:	69ba      	ldr	r2, [r7, #24]
 8004fe8:	4313      	orrs	r3, r2
 8004fea:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	69ba      	ldr	r2, [r7, #24]
 8004ff0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	685b      	ldr	r3, [r3, #4]
 8004ff6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004ff8:	2201      	movs	r2, #1
 8004ffa:	69fb      	ldr	r3, [r7, #28]
 8004ffc:	fa02 f303 	lsl.w	r3, r2, r3
 8005000:	43db      	mvns	r3, r3
 8005002:	69ba      	ldr	r2, [r7, #24]
 8005004:	4013      	ands	r3, r2
 8005006:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005008:	683b      	ldr	r3, [r7, #0]
 800500a:	685b      	ldr	r3, [r3, #4]
 800500c:	091b      	lsrs	r3, r3, #4
 800500e:	f003 0201 	and.w	r2, r3, #1
 8005012:	69fb      	ldr	r3, [r7, #28]
 8005014:	fa02 f303 	lsl.w	r3, r2, r3
 8005018:	69ba      	ldr	r2, [r7, #24]
 800501a:	4313      	orrs	r3, r2
 800501c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	69ba      	ldr	r2, [r7, #24]
 8005022:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005024:	683b      	ldr	r3, [r7, #0]
 8005026:	685b      	ldr	r3, [r3, #4]
 8005028:	f003 0303 	and.w	r3, r3, #3
 800502c:	2b03      	cmp	r3, #3
 800502e:	d017      	beq.n	8005060 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	68db      	ldr	r3, [r3, #12]
 8005034:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005036:	69fb      	ldr	r3, [r7, #28]
 8005038:	005b      	lsls	r3, r3, #1
 800503a:	2203      	movs	r2, #3
 800503c:	fa02 f303 	lsl.w	r3, r2, r3
 8005040:	43db      	mvns	r3, r3
 8005042:	69ba      	ldr	r2, [r7, #24]
 8005044:	4013      	ands	r3, r2
 8005046:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005048:	683b      	ldr	r3, [r7, #0]
 800504a:	689a      	ldr	r2, [r3, #8]
 800504c:	69fb      	ldr	r3, [r7, #28]
 800504e:	005b      	lsls	r3, r3, #1
 8005050:	fa02 f303 	lsl.w	r3, r2, r3
 8005054:	69ba      	ldr	r2, [r7, #24]
 8005056:	4313      	orrs	r3, r2
 8005058:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	69ba      	ldr	r2, [r7, #24]
 800505e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005060:	683b      	ldr	r3, [r7, #0]
 8005062:	685b      	ldr	r3, [r3, #4]
 8005064:	f003 0303 	and.w	r3, r3, #3
 8005068:	2b02      	cmp	r3, #2
 800506a:	d123      	bne.n	80050b4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800506c:	69fb      	ldr	r3, [r7, #28]
 800506e:	08da      	lsrs	r2, r3, #3
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	3208      	adds	r2, #8
 8005074:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005078:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800507a:	69fb      	ldr	r3, [r7, #28]
 800507c:	f003 0307 	and.w	r3, r3, #7
 8005080:	009b      	lsls	r3, r3, #2
 8005082:	220f      	movs	r2, #15
 8005084:	fa02 f303 	lsl.w	r3, r2, r3
 8005088:	43db      	mvns	r3, r3
 800508a:	69ba      	ldr	r2, [r7, #24]
 800508c:	4013      	ands	r3, r2
 800508e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005090:	683b      	ldr	r3, [r7, #0]
 8005092:	691a      	ldr	r2, [r3, #16]
 8005094:	69fb      	ldr	r3, [r7, #28]
 8005096:	f003 0307 	and.w	r3, r3, #7
 800509a:	009b      	lsls	r3, r3, #2
 800509c:	fa02 f303 	lsl.w	r3, r2, r3
 80050a0:	69ba      	ldr	r2, [r7, #24]
 80050a2:	4313      	orrs	r3, r2
 80050a4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80050a6:	69fb      	ldr	r3, [r7, #28]
 80050a8:	08da      	lsrs	r2, r3, #3
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	3208      	adds	r2, #8
 80050ae:	69b9      	ldr	r1, [r7, #24]
 80050b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80050ba:	69fb      	ldr	r3, [r7, #28]
 80050bc:	005b      	lsls	r3, r3, #1
 80050be:	2203      	movs	r2, #3
 80050c0:	fa02 f303 	lsl.w	r3, r2, r3
 80050c4:	43db      	mvns	r3, r3
 80050c6:	69ba      	ldr	r2, [r7, #24]
 80050c8:	4013      	ands	r3, r2
 80050ca:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80050cc:	683b      	ldr	r3, [r7, #0]
 80050ce:	685b      	ldr	r3, [r3, #4]
 80050d0:	f003 0203 	and.w	r2, r3, #3
 80050d4:	69fb      	ldr	r3, [r7, #28]
 80050d6:	005b      	lsls	r3, r3, #1
 80050d8:	fa02 f303 	lsl.w	r3, r2, r3
 80050dc:	69ba      	ldr	r2, [r7, #24]
 80050de:	4313      	orrs	r3, r2
 80050e0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	69ba      	ldr	r2, [r7, #24]
 80050e6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80050e8:	683b      	ldr	r3, [r7, #0]
 80050ea:	685b      	ldr	r3, [r3, #4]
 80050ec:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	f000 809c 	beq.w	800522e <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80050f6:	2300      	movs	r3, #0
 80050f8:	60fb      	str	r3, [r7, #12]
 80050fa:	4b54      	ldr	r3, [pc, #336]	@ (800524c <HAL_GPIO_Init+0x2dc>)
 80050fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050fe:	4a53      	ldr	r2, [pc, #332]	@ (800524c <HAL_GPIO_Init+0x2dc>)
 8005100:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005104:	6453      	str	r3, [r2, #68]	@ 0x44
 8005106:	4b51      	ldr	r3, [pc, #324]	@ (800524c <HAL_GPIO_Init+0x2dc>)
 8005108:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800510a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800510e:	60fb      	str	r3, [r7, #12]
 8005110:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005112:	4a4f      	ldr	r2, [pc, #316]	@ (8005250 <HAL_GPIO_Init+0x2e0>)
 8005114:	69fb      	ldr	r3, [r7, #28]
 8005116:	089b      	lsrs	r3, r3, #2
 8005118:	3302      	adds	r3, #2
 800511a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800511e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005120:	69fb      	ldr	r3, [r7, #28]
 8005122:	f003 0303 	and.w	r3, r3, #3
 8005126:	009b      	lsls	r3, r3, #2
 8005128:	220f      	movs	r2, #15
 800512a:	fa02 f303 	lsl.w	r3, r2, r3
 800512e:	43db      	mvns	r3, r3
 8005130:	69ba      	ldr	r2, [r7, #24]
 8005132:	4013      	ands	r3, r2
 8005134:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	4a46      	ldr	r2, [pc, #280]	@ (8005254 <HAL_GPIO_Init+0x2e4>)
 800513a:	4293      	cmp	r3, r2
 800513c:	d013      	beq.n	8005166 <HAL_GPIO_Init+0x1f6>
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	4a45      	ldr	r2, [pc, #276]	@ (8005258 <HAL_GPIO_Init+0x2e8>)
 8005142:	4293      	cmp	r3, r2
 8005144:	d00d      	beq.n	8005162 <HAL_GPIO_Init+0x1f2>
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	4a44      	ldr	r2, [pc, #272]	@ (800525c <HAL_GPIO_Init+0x2ec>)
 800514a:	4293      	cmp	r3, r2
 800514c:	d007      	beq.n	800515e <HAL_GPIO_Init+0x1ee>
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	4a43      	ldr	r2, [pc, #268]	@ (8005260 <HAL_GPIO_Init+0x2f0>)
 8005152:	4293      	cmp	r3, r2
 8005154:	d101      	bne.n	800515a <HAL_GPIO_Init+0x1ea>
 8005156:	2303      	movs	r3, #3
 8005158:	e006      	b.n	8005168 <HAL_GPIO_Init+0x1f8>
 800515a:	2307      	movs	r3, #7
 800515c:	e004      	b.n	8005168 <HAL_GPIO_Init+0x1f8>
 800515e:	2302      	movs	r3, #2
 8005160:	e002      	b.n	8005168 <HAL_GPIO_Init+0x1f8>
 8005162:	2301      	movs	r3, #1
 8005164:	e000      	b.n	8005168 <HAL_GPIO_Init+0x1f8>
 8005166:	2300      	movs	r3, #0
 8005168:	69fa      	ldr	r2, [r7, #28]
 800516a:	f002 0203 	and.w	r2, r2, #3
 800516e:	0092      	lsls	r2, r2, #2
 8005170:	4093      	lsls	r3, r2
 8005172:	69ba      	ldr	r2, [r7, #24]
 8005174:	4313      	orrs	r3, r2
 8005176:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005178:	4935      	ldr	r1, [pc, #212]	@ (8005250 <HAL_GPIO_Init+0x2e0>)
 800517a:	69fb      	ldr	r3, [r7, #28]
 800517c:	089b      	lsrs	r3, r3, #2
 800517e:	3302      	adds	r3, #2
 8005180:	69ba      	ldr	r2, [r7, #24]
 8005182:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005186:	4b37      	ldr	r3, [pc, #220]	@ (8005264 <HAL_GPIO_Init+0x2f4>)
 8005188:	689b      	ldr	r3, [r3, #8]
 800518a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800518c:	693b      	ldr	r3, [r7, #16]
 800518e:	43db      	mvns	r3, r3
 8005190:	69ba      	ldr	r2, [r7, #24]
 8005192:	4013      	ands	r3, r2
 8005194:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005196:	683b      	ldr	r3, [r7, #0]
 8005198:	685b      	ldr	r3, [r3, #4]
 800519a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d003      	beq.n	80051aa <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 80051a2:	69ba      	ldr	r2, [r7, #24]
 80051a4:	693b      	ldr	r3, [r7, #16]
 80051a6:	4313      	orrs	r3, r2
 80051a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80051aa:	4a2e      	ldr	r2, [pc, #184]	@ (8005264 <HAL_GPIO_Init+0x2f4>)
 80051ac:	69bb      	ldr	r3, [r7, #24]
 80051ae:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80051b0:	4b2c      	ldr	r3, [pc, #176]	@ (8005264 <HAL_GPIO_Init+0x2f4>)
 80051b2:	68db      	ldr	r3, [r3, #12]
 80051b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80051b6:	693b      	ldr	r3, [r7, #16]
 80051b8:	43db      	mvns	r3, r3
 80051ba:	69ba      	ldr	r2, [r7, #24]
 80051bc:	4013      	ands	r3, r2
 80051be:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80051c0:	683b      	ldr	r3, [r7, #0]
 80051c2:	685b      	ldr	r3, [r3, #4]
 80051c4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d003      	beq.n	80051d4 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80051cc:	69ba      	ldr	r2, [r7, #24]
 80051ce:	693b      	ldr	r3, [r7, #16]
 80051d0:	4313      	orrs	r3, r2
 80051d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80051d4:	4a23      	ldr	r2, [pc, #140]	@ (8005264 <HAL_GPIO_Init+0x2f4>)
 80051d6:	69bb      	ldr	r3, [r7, #24]
 80051d8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80051da:	4b22      	ldr	r3, [pc, #136]	@ (8005264 <HAL_GPIO_Init+0x2f4>)
 80051dc:	685b      	ldr	r3, [r3, #4]
 80051de:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80051e0:	693b      	ldr	r3, [r7, #16]
 80051e2:	43db      	mvns	r3, r3
 80051e4:	69ba      	ldr	r2, [r7, #24]
 80051e6:	4013      	ands	r3, r2
 80051e8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80051ea:	683b      	ldr	r3, [r7, #0]
 80051ec:	685b      	ldr	r3, [r3, #4]
 80051ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d003      	beq.n	80051fe <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 80051f6:	69ba      	ldr	r2, [r7, #24]
 80051f8:	693b      	ldr	r3, [r7, #16]
 80051fa:	4313      	orrs	r3, r2
 80051fc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80051fe:	4a19      	ldr	r2, [pc, #100]	@ (8005264 <HAL_GPIO_Init+0x2f4>)
 8005200:	69bb      	ldr	r3, [r7, #24]
 8005202:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005204:	4b17      	ldr	r3, [pc, #92]	@ (8005264 <HAL_GPIO_Init+0x2f4>)
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800520a:	693b      	ldr	r3, [r7, #16]
 800520c:	43db      	mvns	r3, r3
 800520e:	69ba      	ldr	r2, [r7, #24]
 8005210:	4013      	ands	r3, r2
 8005212:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005214:	683b      	ldr	r3, [r7, #0]
 8005216:	685b      	ldr	r3, [r3, #4]
 8005218:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800521c:	2b00      	cmp	r3, #0
 800521e:	d003      	beq.n	8005228 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 8005220:	69ba      	ldr	r2, [r7, #24]
 8005222:	693b      	ldr	r3, [r7, #16]
 8005224:	4313      	orrs	r3, r2
 8005226:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005228:	4a0e      	ldr	r2, [pc, #56]	@ (8005264 <HAL_GPIO_Init+0x2f4>)
 800522a:	69bb      	ldr	r3, [r7, #24]
 800522c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800522e:	69fb      	ldr	r3, [r7, #28]
 8005230:	3301      	adds	r3, #1
 8005232:	61fb      	str	r3, [r7, #28]
 8005234:	69fb      	ldr	r3, [r7, #28]
 8005236:	2b0f      	cmp	r3, #15
 8005238:	f67f aea8 	bls.w	8004f8c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800523c:	bf00      	nop
 800523e:	bf00      	nop
 8005240:	3724      	adds	r7, #36	@ 0x24
 8005242:	46bd      	mov	sp, r7
 8005244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005248:	4770      	bx	lr
 800524a:	bf00      	nop
 800524c:	40023800 	.word	0x40023800
 8005250:	40013800 	.word	0x40013800
 8005254:	40020000 	.word	0x40020000
 8005258:	40020400 	.word	0x40020400
 800525c:	40020800 	.word	0x40020800
 8005260:	40020c00 	.word	0x40020c00
 8005264:	40013c00 	.word	0x40013c00

08005268 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005268:	b580      	push	{r7, lr}
 800526a:	b084      	sub	sp, #16
 800526c:	af00      	add	r7, sp, #0
 800526e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	2b00      	cmp	r3, #0
 8005274:	d101      	bne.n	800527a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005276:	2301      	movs	r3, #1
 8005278:	e12b      	b.n	80054d2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005280:	b2db      	uxtb	r3, r3
 8005282:	2b00      	cmp	r3, #0
 8005284:	d106      	bne.n	8005294 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	2200      	movs	r2, #0
 800528a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800528e:	6878      	ldr	r0, [r7, #4]
 8005290:	f7fe fbde 	bl	8003a50 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	2224      	movs	r2, #36	@ 0x24
 8005298:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	681a      	ldr	r2, [r3, #0]
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	f022 0201 	bic.w	r2, r2, #1
 80052aa:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	681a      	ldr	r2, [r3, #0]
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80052ba:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	681a      	ldr	r2, [r3, #0]
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80052ca:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80052cc:	f001 ff56 	bl	800717c <HAL_RCC_GetPCLK1Freq>
 80052d0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	685b      	ldr	r3, [r3, #4]
 80052d6:	4a81      	ldr	r2, [pc, #516]	@ (80054dc <HAL_I2C_Init+0x274>)
 80052d8:	4293      	cmp	r3, r2
 80052da:	d807      	bhi.n	80052ec <HAL_I2C_Init+0x84>
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	4a80      	ldr	r2, [pc, #512]	@ (80054e0 <HAL_I2C_Init+0x278>)
 80052e0:	4293      	cmp	r3, r2
 80052e2:	bf94      	ite	ls
 80052e4:	2301      	movls	r3, #1
 80052e6:	2300      	movhi	r3, #0
 80052e8:	b2db      	uxtb	r3, r3
 80052ea:	e006      	b.n	80052fa <HAL_I2C_Init+0x92>
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	4a7d      	ldr	r2, [pc, #500]	@ (80054e4 <HAL_I2C_Init+0x27c>)
 80052f0:	4293      	cmp	r3, r2
 80052f2:	bf94      	ite	ls
 80052f4:	2301      	movls	r3, #1
 80052f6:	2300      	movhi	r3, #0
 80052f8:	b2db      	uxtb	r3, r3
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d001      	beq.n	8005302 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80052fe:	2301      	movs	r3, #1
 8005300:	e0e7      	b.n	80054d2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	4a78      	ldr	r2, [pc, #480]	@ (80054e8 <HAL_I2C_Init+0x280>)
 8005306:	fba2 2303 	umull	r2, r3, r2, r3
 800530a:	0c9b      	lsrs	r3, r3, #18
 800530c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	685b      	ldr	r3, [r3, #4]
 8005314:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	68ba      	ldr	r2, [r7, #8]
 800531e:	430a      	orrs	r2, r1
 8005320:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	6a1b      	ldr	r3, [r3, #32]
 8005328:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	685b      	ldr	r3, [r3, #4]
 8005330:	4a6a      	ldr	r2, [pc, #424]	@ (80054dc <HAL_I2C_Init+0x274>)
 8005332:	4293      	cmp	r3, r2
 8005334:	d802      	bhi.n	800533c <HAL_I2C_Init+0xd4>
 8005336:	68bb      	ldr	r3, [r7, #8]
 8005338:	3301      	adds	r3, #1
 800533a:	e009      	b.n	8005350 <HAL_I2C_Init+0xe8>
 800533c:	68bb      	ldr	r3, [r7, #8]
 800533e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8005342:	fb02 f303 	mul.w	r3, r2, r3
 8005346:	4a69      	ldr	r2, [pc, #420]	@ (80054ec <HAL_I2C_Init+0x284>)
 8005348:	fba2 2303 	umull	r2, r3, r2, r3
 800534c:	099b      	lsrs	r3, r3, #6
 800534e:	3301      	adds	r3, #1
 8005350:	687a      	ldr	r2, [r7, #4]
 8005352:	6812      	ldr	r2, [r2, #0]
 8005354:	430b      	orrs	r3, r1
 8005356:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	69db      	ldr	r3, [r3, #28]
 800535e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8005362:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	685b      	ldr	r3, [r3, #4]
 800536a:	495c      	ldr	r1, [pc, #368]	@ (80054dc <HAL_I2C_Init+0x274>)
 800536c:	428b      	cmp	r3, r1
 800536e:	d819      	bhi.n	80053a4 <HAL_I2C_Init+0x13c>
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	1e59      	subs	r1, r3, #1
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	685b      	ldr	r3, [r3, #4]
 8005378:	005b      	lsls	r3, r3, #1
 800537a:	fbb1 f3f3 	udiv	r3, r1, r3
 800537e:	1c59      	adds	r1, r3, #1
 8005380:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8005384:	400b      	ands	r3, r1
 8005386:	2b00      	cmp	r3, #0
 8005388:	d00a      	beq.n	80053a0 <HAL_I2C_Init+0x138>
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	1e59      	subs	r1, r3, #1
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	685b      	ldr	r3, [r3, #4]
 8005392:	005b      	lsls	r3, r3, #1
 8005394:	fbb1 f3f3 	udiv	r3, r1, r3
 8005398:	3301      	adds	r3, #1
 800539a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800539e:	e051      	b.n	8005444 <HAL_I2C_Init+0x1dc>
 80053a0:	2304      	movs	r3, #4
 80053a2:	e04f      	b.n	8005444 <HAL_I2C_Init+0x1dc>
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	689b      	ldr	r3, [r3, #8]
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d111      	bne.n	80053d0 <HAL_I2C_Init+0x168>
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	1e58      	subs	r0, r3, #1
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	6859      	ldr	r1, [r3, #4]
 80053b4:	460b      	mov	r3, r1
 80053b6:	005b      	lsls	r3, r3, #1
 80053b8:	440b      	add	r3, r1
 80053ba:	fbb0 f3f3 	udiv	r3, r0, r3
 80053be:	3301      	adds	r3, #1
 80053c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	bf0c      	ite	eq
 80053c8:	2301      	moveq	r3, #1
 80053ca:	2300      	movne	r3, #0
 80053cc:	b2db      	uxtb	r3, r3
 80053ce:	e012      	b.n	80053f6 <HAL_I2C_Init+0x18e>
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	1e58      	subs	r0, r3, #1
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	6859      	ldr	r1, [r3, #4]
 80053d8:	460b      	mov	r3, r1
 80053da:	009b      	lsls	r3, r3, #2
 80053dc:	440b      	add	r3, r1
 80053de:	0099      	lsls	r1, r3, #2
 80053e0:	440b      	add	r3, r1
 80053e2:	fbb0 f3f3 	udiv	r3, r0, r3
 80053e6:	3301      	adds	r3, #1
 80053e8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	bf0c      	ite	eq
 80053f0:	2301      	moveq	r3, #1
 80053f2:	2300      	movne	r3, #0
 80053f4:	b2db      	uxtb	r3, r3
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d001      	beq.n	80053fe <HAL_I2C_Init+0x196>
 80053fa:	2301      	movs	r3, #1
 80053fc:	e022      	b.n	8005444 <HAL_I2C_Init+0x1dc>
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	689b      	ldr	r3, [r3, #8]
 8005402:	2b00      	cmp	r3, #0
 8005404:	d10e      	bne.n	8005424 <HAL_I2C_Init+0x1bc>
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	1e58      	subs	r0, r3, #1
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	6859      	ldr	r1, [r3, #4]
 800540e:	460b      	mov	r3, r1
 8005410:	005b      	lsls	r3, r3, #1
 8005412:	440b      	add	r3, r1
 8005414:	fbb0 f3f3 	udiv	r3, r0, r3
 8005418:	3301      	adds	r3, #1
 800541a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800541e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005422:	e00f      	b.n	8005444 <HAL_I2C_Init+0x1dc>
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	1e58      	subs	r0, r3, #1
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	6859      	ldr	r1, [r3, #4]
 800542c:	460b      	mov	r3, r1
 800542e:	009b      	lsls	r3, r3, #2
 8005430:	440b      	add	r3, r1
 8005432:	0099      	lsls	r1, r3, #2
 8005434:	440b      	add	r3, r1
 8005436:	fbb0 f3f3 	udiv	r3, r0, r3
 800543a:	3301      	adds	r3, #1
 800543c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005440:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005444:	6879      	ldr	r1, [r7, #4]
 8005446:	6809      	ldr	r1, [r1, #0]
 8005448:	4313      	orrs	r3, r2
 800544a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	69da      	ldr	r2, [r3, #28]
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	6a1b      	ldr	r3, [r3, #32]
 800545e:	431a      	orrs	r2, r3
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	430a      	orrs	r2, r1
 8005466:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	689b      	ldr	r3, [r3, #8]
 800546e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8005472:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8005476:	687a      	ldr	r2, [r7, #4]
 8005478:	6911      	ldr	r1, [r2, #16]
 800547a:	687a      	ldr	r2, [r7, #4]
 800547c:	68d2      	ldr	r2, [r2, #12]
 800547e:	4311      	orrs	r1, r2
 8005480:	687a      	ldr	r2, [r7, #4]
 8005482:	6812      	ldr	r2, [r2, #0]
 8005484:	430b      	orrs	r3, r1
 8005486:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	68db      	ldr	r3, [r3, #12]
 800548e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	695a      	ldr	r2, [r3, #20]
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	699b      	ldr	r3, [r3, #24]
 800549a:	431a      	orrs	r2, r3
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	430a      	orrs	r2, r1
 80054a2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	681a      	ldr	r2, [r3, #0]
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	f042 0201 	orr.w	r2, r2, #1
 80054b2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	2200      	movs	r2, #0
 80054b8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	2220      	movs	r2, #32
 80054be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	2200      	movs	r2, #0
 80054c6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	2200      	movs	r2, #0
 80054cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80054d0:	2300      	movs	r3, #0
}
 80054d2:	4618      	mov	r0, r3
 80054d4:	3710      	adds	r7, #16
 80054d6:	46bd      	mov	sp, r7
 80054d8:	bd80      	pop	{r7, pc}
 80054da:	bf00      	nop
 80054dc:	000186a0 	.word	0x000186a0
 80054e0:	001e847f 	.word	0x001e847f
 80054e4:	003d08ff 	.word	0x003d08ff
 80054e8:	431bde83 	.word	0x431bde83
 80054ec:	10624dd3 	.word	0x10624dd3

080054f0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80054f0:	b580      	push	{r7, lr}
 80054f2:	b088      	sub	sp, #32
 80054f4:	af02      	add	r7, sp, #8
 80054f6:	60f8      	str	r0, [r7, #12]
 80054f8:	607a      	str	r2, [r7, #4]
 80054fa:	461a      	mov	r2, r3
 80054fc:	460b      	mov	r3, r1
 80054fe:	817b      	strh	r3, [r7, #10]
 8005500:	4613      	mov	r3, r2
 8005502:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005504:	f7ff f8fe 	bl	8004704 <HAL_GetTick>
 8005508:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005510:	b2db      	uxtb	r3, r3
 8005512:	2b20      	cmp	r3, #32
 8005514:	f040 80e0 	bne.w	80056d8 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005518:	697b      	ldr	r3, [r7, #20]
 800551a:	9300      	str	r3, [sp, #0]
 800551c:	2319      	movs	r3, #25
 800551e:	2201      	movs	r2, #1
 8005520:	4970      	ldr	r1, [pc, #448]	@ (80056e4 <HAL_I2C_Master_Transmit+0x1f4>)
 8005522:	68f8      	ldr	r0, [r7, #12]
 8005524:	f001 fa3c 	bl	80069a0 <I2C_WaitOnFlagUntilTimeout>
 8005528:	4603      	mov	r3, r0
 800552a:	2b00      	cmp	r3, #0
 800552c:	d001      	beq.n	8005532 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800552e:	2302      	movs	r3, #2
 8005530:	e0d3      	b.n	80056da <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005538:	2b01      	cmp	r3, #1
 800553a:	d101      	bne.n	8005540 <HAL_I2C_Master_Transmit+0x50>
 800553c:	2302      	movs	r3, #2
 800553e:	e0cc      	b.n	80056da <HAL_I2C_Master_Transmit+0x1ea>
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	2201      	movs	r2, #1
 8005544:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	f003 0301 	and.w	r3, r3, #1
 8005552:	2b01      	cmp	r3, #1
 8005554:	d007      	beq.n	8005566 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	681a      	ldr	r2, [r3, #0]
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	f042 0201 	orr.w	r2, r2, #1
 8005564:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	681a      	ldr	r2, [r3, #0]
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005574:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	2221      	movs	r2, #33	@ 0x21
 800557a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	2210      	movs	r2, #16
 8005582:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	2200      	movs	r2, #0
 800558a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	687a      	ldr	r2, [r7, #4]
 8005590:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	893a      	ldrh	r2, [r7, #8]
 8005596:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800559c:	b29a      	uxth	r2, r3
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	4a50      	ldr	r2, [pc, #320]	@ (80056e8 <HAL_I2C_Master_Transmit+0x1f8>)
 80055a6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80055a8:	8979      	ldrh	r1, [r7, #10]
 80055aa:	697b      	ldr	r3, [r7, #20]
 80055ac:	6a3a      	ldr	r2, [r7, #32]
 80055ae:	68f8      	ldr	r0, [r7, #12]
 80055b0:	f000 ff28 	bl	8006404 <I2C_MasterRequestWrite>
 80055b4:	4603      	mov	r3, r0
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d001      	beq.n	80055be <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80055ba:	2301      	movs	r3, #1
 80055bc:	e08d      	b.n	80056da <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80055be:	2300      	movs	r3, #0
 80055c0:	613b      	str	r3, [r7, #16]
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	695b      	ldr	r3, [r3, #20]
 80055c8:	613b      	str	r3, [r7, #16]
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	699b      	ldr	r3, [r3, #24]
 80055d0:	613b      	str	r3, [r7, #16]
 80055d2:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80055d4:	e066      	b.n	80056a4 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80055d6:	697a      	ldr	r2, [r7, #20]
 80055d8:	6a39      	ldr	r1, [r7, #32]
 80055da:	68f8      	ldr	r0, [r7, #12]
 80055dc:	f001 fafa 	bl	8006bd4 <I2C_WaitOnTXEFlagUntilTimeout>
 80055e0:	4603      	mov	r3, r0
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d00d      	beq.n	8005602 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055ea:	2b04      	cmp	r3, #4
 80055ec:	d107      	bne.n	80055fe <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	681a      	ldr	r2, [r3, #0]
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80055fc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80055fe:	2301      	movs	r3, #1
 8005600:	e06b      	b.n	80056da <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005606:	781a      	ldrb	r2, [r3, #0]
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005612:	1c5a      	adds	r2, r3, #1
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800561c:	b29b      	uxth	r3, r3
 800561e:	3b01      	subs	r3, #1
 8005620:	b29a      	uxth	r2, r3
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800562a:	3b01      	subs	r3, #1
 800562c:	b29a      	uxth	r2, r3
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	695b      	ldr	r3, [r3, #20]
 8005638:	f003 0304 	and.w	r3, r3, #4
 800563c:	2b04      	cmp	r3, #4
 800563e:	d11b      	bne.n	8005678 <HAL_I2C_Master_Transmit+0x188>
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005644:	2b00      	cmp	r3, #0
 8005646:	d017      	beq.n	8005678 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800564c:	781a      	ldrb	r2, [r3, #0]
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005658:	1c5a      	adds	r2, r3, #1
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005662:	b29b      	uxth	r3, r3
 8005664:	3b01      	subs	r3, #1
 8005666:	b29a      	uxth	r2, r3
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005670:	3b01      	subs	r3, #1
 8005672:	b29a      	uxth	r2, r3
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005678:	697a      	ldr	r2, [r7, #20]
 800567a:	6a39      	ldr	r1, [r7, #32]
 800567c:	68f8      	ldr	r0, [r7, #12]
 800567e:	f001 faf1 	bl	8006c64 <I2C_WaitOnBTFFlagUntilTimeout>
 8005682:	4603      	mov	r3, r0
 8005684:	2b00      	cmp	r3, #0
 8005686:	d00d      	beq.n	80056a4 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800568c:	2b04      	cmp	r3, #4
 800568e:	d107      	bne.n	80056a0 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	681a      	ldr	r2, [r3, #0]
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800569e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80056a0:	2301      	movs	r3, #1
 80056a2:	e01a      	b.n	80056da <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d194      	bne.n	80055d6 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	681a      	ldr	r2, [r3, #0]
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80056ba:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	2220      	movs	r2, #32
 80056c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	2200      	movs	r2, #0
 80056c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	2200      	movs	r2, #0
 80056d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80056d4:	2300      	movs	r3, #0
 80056d6:	e000      	b.n	80056da <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80056d8:	2302      	movs	r3, #2
  }
}
 80056da:	4618      	mov	r0, r3
 80056dc:	3718      	adds	r7, #24
 80056de:	46bd      	mov	sp, r7
 80056e0:	bd80      	pop	{r7, pc}
 80056e2:	bf00      	nop
 80056e4:	00100002 	.word	0x00100002
 80056e8:	ffff0000 	.word	0xffff0000

080056ec <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80056ec:	b580      	push	{r7, lr}
 80056ee:	b08c      	sub	sp, #48	@ 0x30
 80056f0:	af02      	add	r7, sp, #8
 80056f2:	60f8      	str	r0, [r7, #12]
 80056f4:	607a      	str	r2, [r7, #4]
 80056f6:	461a      	mov	r2, r3
 80056f8:	460b      	mov	r3, r1
 80056fa:	817b      	strh	r3, [r7, #10]
 80056fc:	4613      	mov	r3, r2
 80056fe:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005700:	f7ff f800 	bl	8004704 <HAL_GetTick>
 8005704:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800570c:	b2db      	uxtb	r3, r3
 800570e:	2b20      	cmp	r3, #32
 8005710:	f040 8217 	bne.w	8005b42 <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005714:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005716:	9300      	str	r3, [sp, #0]
 8005718:	2319      	movs	r3, #25
 800571a:	2201      	movs	r2, #1
 800571c:	497c      	ldr	r1, [pc, #496]	@ (8005910 <HAL_I2C_Master_Receive+0x224>)
 800571e:	68f8      	ldr	r0, [r7, #12]
 8005720:	f001 f93e 	bl	80069a0 <I2C_WaitOnFlagUntilTimeout>
 8005724:	4603      	mov	r3, r0
 8005726:	2b00      	cmp	r3, #0
 8005728:	d001      	beq.n	800572e <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 800572a:	2302      	movs	r3, #2
 800572c:	e20a      	b.n	8005b44 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005734:	2b01      	cmp	r3, #1
 8005736:	d101      	bne.n	800573c <HAL_I2C_Master_Receive+0x50>
 8005738:	2302      	movs	r3, #2
 800573a:	e203      	b.n	8005b44 <HAL_I2C_Master_Receive+0x458>
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	2201      	movs	r2, #1
 8005740:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	f003 0301 	and.w	r3, r3, #1
 800574e:	2b01      	cmp	r3, #1
 8005750:	d007      	beq.n	8005762 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	681a      	ldr	r2, [r3, #0]
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	f042 0201 	orr.w	r2, r2, #1
 8005760:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	681a      	ldr	r2, [r3, #0]
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005770:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	2222      	movs	r2, #34	@ 0x22
 8005776:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	2210      	movs	r2, #16
 800577e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	2200      	movs	r2, #0
 8005786:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	687a      	ldr	r2, [r7, #4]
 800578c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	893a      	ldrh	r2, [r7, #8]
 8005792:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005798:	b29a      	uxth	r2, r3
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	4a5c      	ldr	r2, [pc, #368]	@ (8005914 <HAL_I2C_Master_Receive+0x228>)
 80057a2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80057a4:	8979      	ldrh	r1, [r7, #10]
 80057a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057a8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80057aa:	68f8      	ldr	r0, [r7, #12]
 80057ac:	f000 feac 	bl	8006508 <I2C_MasterRequestRead>
 80057b0:	4603      	mov	r3, r0
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d001      	beq.n	80057ba <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 80057b6:	2301      	movs	r3, #1
 80057b8:	e1c4      	b.n	8005b44 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d113      	bne.n	80057ea <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80057c2:	2300      	movs	r3, #0
 80057c4:	623b      	str	r3, [r7, #32]
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	695b      	ldr	r3, [r3, #20]
 80057cc:	623b      	str	r3, [r7, #32]
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	699b      	ldr	r3, [r3, #24]
 80057d4:	623b      	str	r3, [r7, #32]
 80057d6:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	681a      	ldr	r2, [r3, #0]
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80057e6:	601a      	str	r2, [r3, #0]
 80057e8:	e198      	b.n	8005b1c <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80057ee:	2b01      	cmp	r3, #1
 80057f0:	d11b      	bne.n	800582a <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	681a      	ldr	r2, [r3, #0]
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005800:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005802:	2300      	movs	r3, #0
 8005804:	61fb      	str	r3, [r7, #28]
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	695b      	ldr	r3, [r3, #20]
 800580c:	61fb      	str	r3, [r7, #28]
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	699b      	ldr	r3, [r3, #24]
 8005814:	61fb      	str	r3, [r7, #28]
 8005816:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	681a      	ldr	r2, [r3, #0]
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005826:	601a      	str	r2, [r3, #0]
 8005828:	e178      	b.n	8005b1c <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800582e:	2b02      	cmp	r3, #2
 8005830:	d11b      	bne.n	800586a <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	681a      	ldr	r2, [r3, #0]
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005840:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	681a      	ldr	r2, [r3, #0]
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005850:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005852:	2300      	movs	r3, #0
 8005854:	61bb      	str	r3, [r7, #24]
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	695b      	ldr	r3, [r3, #20]
 800585c:	61bb      	str	r3, [r7, #24]
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	699b      	ldr	r3, [r3, #24]
 8005864:	61bb      	str	r3, [r7, #24]
 8005866:	69bb      	ldr	r3, [r7, #24]
 8005868:	e158      	b.n	8005b1c <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	681a      	ldr	r2, [r3, #0]
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005878:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800587a:	2300      	movs	r3, #0
 800587c:	617b      	str	r3, [r7, #20]
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	695b      	ldr	r3, [r3, #20]
 8005884:	617b      	str	r3, [r7, #20]
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	699b      	ldr	r3, [r3, #24]
 800588c:	617b      	str	r3, [r7, #20]
 800588e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8005890:	e144      	b.n	8005b1c <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005896:	2b03      	cmp	r3, #3
 8005898:	f200 80f1 	bhi.w	8005a7e <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80058a0:	2b01      	cmp	r3, #1
 80058a2:	d123      	bne.n	80058ec <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80058a4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80058a6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80058a8:	68f8      	ldr	r0, [r7, #12]
 80058aa:	f001 fa23 	bl	8006cf4 <I2C_WaitOnRXNEFlagUntilTimeout>
 80058ae:	4603      	mov	r3, r0
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d001      	beq.n	80058b8 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 80058b4:	2301      	movs	r3, #1
 80058b6:	e145      	b.n	8005b44 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	691a      	ldr	r2, [r3, #16]
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058c2:	b2d2      	uxtb	r2, r2
 80058c4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058ca:	1c5a      	adds	r2, r3, #1
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80058d4:	3b01      	subs	r3, #1
 80058d6:	b29a      	uxth	r2, r3
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80058e0:	b29b      	uxth	r3, r3
 80058e2:	3b01      	subs	r3, #1
 80058e4:	b29a      	uxth	r2, r3
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80058ea:	e117      	b.n	8005b1c <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80058f0:	2b02      	cmp	r3, #2
 80058f2:	d14e      	bne.n	8005992 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80058f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058f6:	9300      	str	r3, [sp, #0]
 80058f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058fa:	2200      	movs	r2, #0
 80058fc:	4906      	ldr	r1, [pc, #24]	@ (8005918 <HAL_I2C_Master_Receive+0x22c>)
 80058fe:	68f8      	ldr	r0, [r7, #12]
 8005900:	f001 f84e 	bl	80069a0 <I2C_WaitOnFlagUntilTimeout>
 8005904:	4603      	mov	r3, r0
 8005906:	2b00      	cmp	r3, #0
 8005908:	d008      	beq.n	800591c <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 800590a:	2301      	movs	r3, #1
 800590c:	e11a      	b.n	8005b44 <HAL_I2C_Master_Receive+0x458>
 800590e:	bf00      	nop
 8005910:	00100002 	.word	0x00100002
 8005914:	ffff0000 	.word	0xffff0000
 8005918:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	681a      	ldr	r2, [r3, #0]
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800592a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	691a      	ldr	r2, [r3, #16]
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005936:	b2d2      	uxtb	r2, r2
 8005938:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800593e:	1c5a      	adds	r2, r3, #1
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005948:	3b01      	subs	r3, #1
 800594a:	b29a      	uxth	r2, r3
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005954:	b29b      	uxth	r3, r3
 8005956:	3b01      	subs	r3, #1
 8005958:	b29a      	uxth	r2, r3
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	691a      	ldr	r2, [r3, #16]
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005968:	b2d2      	uxtb	r2, r2
 800596a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005970:	1c5a      	adds	r2, r3, #1
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800597a:	3b01      	subs	r3, #1
 800597c:	b29a      	uxth	r2, r3
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005986:	b29b      	uxth	r3, r3
 8005988:	3b01      	subs	r3, #1
 800598a:	b29a      	uxth	r2, r3
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005990:	e0c4      	b.n	8005b1c <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005992:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005994:	9300      	str	r3, [sp, #0]
 8005996:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005998:	2200      	movs	r2, #0
 800599a:	496c      	ldr	r1, [pc, #432]	@ (8005b4c <HAL_I2C_Master_Receive+0x460>)
 800599c:	68f8      	ldr	r0, [r7, #12]
 800599e:	f000 ffff 	bl	80069a0 <I2C_WaitOnFlagUntilTimeout>
 80059a2:	4603      	mov	r3, r0
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d001      	beq.n	80059ac <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 80059a8:	2301      	movs	r3, #1
 80059aa:	e0cb      	b.n	8005b44 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	681a      	ldr	r2, [r3, #0]
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80059ba:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	691a      	ldr	r2, [r3, #16]
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059c6:	b2d2      	uxtb	r2, r2
 80059c8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059ce:	1c5a      	adds	r2, r3, #1
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80059d8:	3b01      	subs	r3, #1
 80059da:	b29a      	uxth	r2, r3
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80059e4:	b29b      	uxth	r3, r3
 80059e6:	3b01      	subs	r3, #1
 80059e8:	b29a      	uxth	r2, r3
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80059ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059f0:	9300      	str	r3, [sp, #0]
 80059f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059f4:	2200      	movs	r2, #0
 80059f6:	4955      	ldr	r1, [pc, #340]	@ (8005b4c <HAL_I2C_Master_Receive+0x460>)
 80059f8:	68f8      	ldr	r0, [r7, #12]
 80059fa:	f000 ffd1 	bl	80069a0 <I2C_WaitOnFlagUntilTimeout>
 80059fe:	4603      	mov	r3, r0
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d001      	beq.n	8005a08 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8005a04:	2301      	movs	r3, #1
 8005a06:	e09d      	b.n	8005b44 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	681a      	ldr	r2, [r3, #0]
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005a16:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	691a      	ldr	r2, [r3, #16]
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a22:	b2d2      	uxtb	r2, r2
 8005a24:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a2a:	1c5a      	adds	r2, r3, #1
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005a34:	3b01      	subs	r3, #1
 8005a36:	b29a      	uxth	r2, r3
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005a40:	b29b      	uxth	r3, r3
 8005a42:	3b01      	subs	r3, #1
 8005a44:	b29a      	uxth	r2, r3
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	691a      	ldr	r2, [r3, #16]
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a54:	b2d2      	uxtb	r2, r2
 8005a56:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a5c:	1c5a      	adds	r2, r3, #1
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005a66:	3b01      	subs	r3, #1
 8005a68:	b29a      	uxth	r2, r3
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005a72:	b29b      	uxth	r3, r3
 8005a74:	3b01      	subs	r3, #1
 8005a76:	b29a      	uxth	r2, r3
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005a7c:	e04e      	b.n	8005b1c <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005a7e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005a80:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005a82:	68f8      	ldr	r0, [r7, #12]
 8005a84:	f001 f936 	bl	8006cf4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005a88:	4603      	mov	r3, r0
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d001      	beq.n	8005a92 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8005a8e:	2301      	movs	r3, #1
 8005a90:	e058      	b.n	8005b44 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	691a      	ldr	r2, [r3, #16]
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a9c:	b2d2      	uxtb	r2, r2
 8005a9e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005aa4:	1c5a      	adds	r2, r3, #1
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005aae:	3b01      	subs	r3, #1
 8005ab0:	b29a      	uxth	r2, r3
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005aba:	b29b      	uxth	r3, r3
 8005abc:	3b01      	subs	r3, #1
 8005abe:	b29a      	uxth	r2, r3
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	695b      	ldr	r3, [r3, #20]
 8005aca:	f003 0304 	and.w	r3, r3, #4
 8005ace:	2b04      	cmp	r3, #4
 8005ad0:	d124      	bne.n	8005b1c <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005ad6:	2b03      	cmp	r3, #3
 8005ad8:	d107      	bne.n	8005aea <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	681a      	ldr	r2, [r3, #0]
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005ae8:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	691a      	ldr	r2, [r3, #16]
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005af4:	b2d2      	uxtb	r2, r2
 8005af6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005afc:	1c5a      	adds	r2, r3, #1
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005b06:	3b01      	subs	r3, #1
 8005b08:	b29a      	uxth	r2, r3
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b12:	b29b      	uxth	r3, r3
 8005b14:	3b01      	subs	r3, #1
 8005b16:	b29a      	uxth	r2, r3
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	f47f aeb6 	bne.w	8005892 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	2220      	movs	r2, #32
 8005b2a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	2200      	movs	r2, #0
 8005b32:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	2200      	movs	r2, #0
 8005b3a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005b3e:	2300      	movs	r3, #0
 8005b40:	e000      	b.n	8005b44 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 8005b42:	2302      	movs	r3, #2
  }
}
 8005b44:	4618      	mov	r0, r3
 8005b46:	3728      	adds	r7, #40	@ 0x28
 8005b48:	46bd      	mov	sp, r7
 8005b4a:	bd80      	pop	{r7, pc}
 8005b4c:	00010004 	.word	0x00010004

08005b50 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005b50:	b580      	push	{r7, lr}
 8005b52:	b088      	sub	sp, #32
 8005b54:	af02      	add	r7, sp, #8
 8005b56:	60f8      	str	r0, [r7, #12]
 8005b58:	4608      	mov	r0, r1
 8005b5a:	4611      	mov	r1, r2
 8005b5c:	461a      	mov	r2, r3
 8005b5e:	4603      	mov	r3, r0
 8005b60:	817b      	strh	r3, [r7, #10]
 8005b62:	460b      	mov	r3, r1
 8005b64:	813b      	strh	r3, [r7, #8]
 8005b66:	4613      	mov	r3, r2
 8005b68:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005b6a:	f7fe fdcb 	bl	8004704 <HAL_GetTick>
 8005b6e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005b76:	b2db      	uxtb	r3, r3
 8005b78:	2b20      	cmp	r3, #32
 8005b7a:	f040 80d9 	bne.w	8005d30 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005b7e:	697b      	ldr	r3, [r7, #20]
 8005b80:	9300      	str	r3, [sp, #0]
 8005b82:	2319      	movs	r3, #25
 8005b84:	2201      	movs	r2, #1
 8005b86:	496d      	ldr	r1, [pc, #436]	@ (8005d3c <HAL_I2C_Mem_Write+0x1ec>)
 8005b88:	68f8      	ldr	r0, [r7, #12]
 8005b8a:	f000 ff09 	bl	80069a0 <I2C_WaitOnFlagUntilTimeout>
 8005b8e:	4603      	mov	r3, r0
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d001      	beq.n	8005b98 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8005b94:	2302      	movs	r3, #2
 8005b96:	e0cc      	b.n	8005d32 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005b9e:	2b01      	cmp	r3, #1
 8005ba0:	d101      	bne.n	8005ba6 <HAL_I2C_Mem_Write+0x56>
 8005ba2:	2302      	movs	r3, #2
 8005ba4:	e0c5      	b.n	8005d32 <HAL_I2C_Mem_Write+0x1e2>
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	2201      	movs	r2, #1
 8005baa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	f003 0301 	and.w	r3, r3, #1
 8005bb8:	2b01      	cmp	r3, #1
 8005bba:	d007      	beq.n	8005bcc <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	681a      	ldr	r2, [r3, #0]
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	f042 0201 	orr.w	r2, r2, #1
 8005bca:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	681a      	ldr	r2, [r3, #0]
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005bda:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	2221      	movs	r2, #33	@ 0x21
 8005be0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	2240      	movs	r2, #64	@ 0x40
 8005be8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	2200      	movs	r2, #0
 8005bf0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	6a3a      	ldr	r2, [r7, #32]
 8005bf6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005bfc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c02:	b29a      	uxth	r2, r3
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	4a4d      	ldr	r2, [pc, #308]	@ (8005d40 <HAL_I2C_Mem_Write+0x1f0>)
 8005c0c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005c0e:	88f8      	ldrh	r0, [r7, #6]
 8005c10:	893a      	ldrh	r2, [r7, #8]
 8005c12:	8979      	ldrh	r1, [r7, #10]
 8005c14:	697b      	ldr	r3, [r7, #20]
 8005c16:	9301      	str	r3, [sp, #4]
 8005c18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c1a:	9300      	str	r3, [sp, #0]
 8005c1c:	4603      	mov	r3, r0
 8005c1e:	68f8      	ldr	r0, [r7, #12]
 8005c20:	f000 fd40 	bl	80066a4 <I2C_RequestMemoryWrite>
 8005c24:	4603      	mov	r3, r0
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d052      	beq.n	8005cd0 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8005c2a:	2301      	movs	r3, #1
 8005c2c:	e081      	b.n	8005d32 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005c2e:	697a      	ldr	r2, [r7, #20]
 8005c30:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005c32:	68f8      	ldr	r0, [r7, #12]
 8005c34:	f000 ffce 	bl	8006bd4 <I2C_WaitOnTXEFlagUntilTimeout>
 8005c38:	4603      	mov	r3, r0
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d00d      	beq.n	8005c5a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c42:	2b04      	cmp	r3, #4
 8005c44:	d107      	bne.n	8005c56 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	681a      	ldr	r2, [r3, #0]
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005c54:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005c56:	2301      	movs	r3, #1
 8005c58:	e06b      	b.n	8005d32 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c5e:	781a      	ldrb	r2, [r3, #0]
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c6a:	1c5a      	adds	r2, r3, #1
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005c74:	3b01      	subs	r3, #1
 8005c76:	b29a      	uxth	r2, r3
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c80:	b29b      	uxth	r3, r3
 8005c82:	3b01      	subs	r3, #1
 8005c84:	b29a      	uxth	r2, r3
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	695b      	ldr	r3, [r3, #20]
 8005c90:	f003 0304 	and.w	r3, r3, #4
 8005c94:	2b04      	cmp	r3, #4
 8005c96:	d11b      	bne.n	8005cd0 <HAL_I2C_Mem_Write+0x180>
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d017      	beq.n	8005cd0 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ca4:	781a      	ldrb	r2, [r3, #0]
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cb0:	1c5a      	adds	r2, r3, #1
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005cba:	3b01      	subs	r3, #1
 8005cbc:	b29a      	uxth	r2, r3
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005cc6:	b29b      	uxth	r3, r3
 8005cc8:	3b01      	subs	r3, #1
 8005cca:	b29a      	uxth	r2, r3
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d1aa      	bne.n	8005c2e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005cd8:	697a      	ldr	r2, [r7, #20]
 8005cda:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005cdc:	68f8      	ldr	r0, [r7, #12]
 8005cde:	f000 ffc1 	bl	8006c64 <I2C_WaitOnBTFFlagUntilTimeout>
 8005ce2:	4603      	mov	r3, r0
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d00d      	beq.n	8005d04 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cec:	2b04      	cmp	r3, #4
 8005cee:	d107      	bne.n	8005d00 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	681a      	ldr	r2, [r3, #0]
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005cfe:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005d00:	2301      	movs	r3, #1
 8005d02:	e016      	b.n	8005d32 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	681a      	ldr	r2, [r3, #0]
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005d12:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	2220      	movs	r2, #32
 8005d18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	2200      	movs	r2, #0
 8005d20:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	2200      	movs	r2, #0
 8005d28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005d2c:	2300      	movs	r3, #0
 8005d2e:	e000      	b.n	8005d32 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8005d30:	2302      	movs	r3, #2
  }
}
 8005d32:	4618      	mov	r0, r3
 8005d34:	3718      	adds	r7, #24
 8005d36:	46bd      	mov	sp, r7
 8005d38:	bd80      	pop	{r7, pc}
 8005d3a:	bf00      	nop
 8005d3c:	00100002 	.word	0x00100002
 8005d40:	ffff0000 	.word	0xffff0000

08005d44 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005d44:	b580      	push	{r7, lr}
 8005d46:	b08c      	sub	sp, #48	@ 0x30
 8005d48:	af02      	add	r7, sp, #8
 8005d4a:	60f8      	str	r0, [r7, #12]
 8005d4c:	4608      	mov	r0, r1
 8005d4e:	4611      	mov	r1, r2
 8005d50:	461a      	mov	r2, r3
 8005d52:	4603      	mov	r3, r0
 8005d54:	817b      	strh	r3, [r7, #10]
 8005d56:	460b      	mov	r3, r1
 8005d58:	813b      	strh	r3, [r7, #8]
 8005d5a:	4613      	mov	r3, r2
 8005d5c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005d5e:	f7fe fcd1 	bl	8004704 <HAL_GetTick>
 8005d62:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005d6a:	b2db      	uxtb	r3, r3
 8005d6c:	2b20      	cmp	r3, #32
 8005d6e:	f040 8214 	bne.w	800619a <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005d72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d74:	9300      	str	r3, [sp, #0]
 8005d76:	2319      	movs	r3, #25
 8005d78:	2201      	movs	r2, #1
 8005d7a:	497b      	ldr	r1, [pc, #492]	@ (8005f68 <HAL_I2C_Mem_Read+0x224>)
 8005d7c:	68f8      	ldr	r0, [r7, #12]
 8005d7e:	f000 fe0f 	bl	80069a0 <I2C_WaitOnFlagUntilTimeout>
 8005d82:	4603      	mov	r3, r0
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d001      	beq.n	8005d8c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8005d88:	2302      	movs	r3, #2
 8005d8a:	e207      	b.n	800619c <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005d92:	2b01      	cmp	r3, #1
 8005d94:	d101      	bne.n	8005d9a <HAL_I2C_Mem_Read+0x56>
 8005d96:	2302      	movs	r3, #2
 8005d98:	e200      	b.n	800619c <HAL_I2C_Mem_Read+0x458>
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	2201      	movs	r2, #1
 8005d9e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	f003 0301 	and.w	r3, r3, #1
 8005dac:	2b01      	cmp	r3, #1
 8005dae:	d007      	beq.n	8005dc0 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	681a      	ldr	r2, [r3, #0]
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	f042 0201 	orr.w	r2, r2, #1
 8005dbe:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	681a      	ldr	r2, [r3, #0]
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005dce:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	2222      	movs	r2, #34	@ 0x22
 8005dd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	2240      	movs	r2, #64	@ 0x40
 8005ddc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	2200      	movs	r2, #0
 8005de4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005dea:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8005df0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005df6:	b29a      	uxth	r2, r3
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	4a5b      	ldr	r2, [pc, #364]	@ (8005f6c <HAL_I2C_Mem_Read+0x228>)
 8005e00:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005e02:	88f8      	ldrh	r0, [r7, #6]
 8005e04:	893a      	ldrh	r2, [r7, #8]
 8005e06:	8979      	ldrh	r1, [r7, #10]
 8005e08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e0a:	9301      	str	r3, [sp, #4]
 8005e0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e0e:	9300      	str	r3, [sp, #0]
 8005e10:	4603      	mov	r3, r0
 8005e12:	68f8      	ldr	r0, [r7, #12]
 8005e14:	f000 fcdc 	bl	80067d0 <I2C_RequestMemoryRead>
 8005e18:	4603      	mov	r3, r0
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d001      	beq.n	8005e22 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8005e1e:	2301      	movs	r3, #1
 8005e20:	e1bc      	b.n	800619c <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d113      	bne.n	8005e52 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005e2a:	2300      	movs	r3, #0
 8005e2c:	623b      	str	r3, [r7, #32]
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	695b      	ldr	r3, [r3, #20]
 8005e34:	623b      	str	r3, [r7, #32]
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	699b      	ldr	r3, [r3, #24]
 8005e3c:	623b      	str	r3, [r7, #32]
 8005e3e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	681a      	ldr	r2, [r3, #0]
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005e4e:	601a      	str	r2, [r3, #0]
 8005e50:	e190      	b.n	8006174 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e56:	2b01      	cmp	r3, #1
 8005e58:	d11b      	bne.n	8005e92 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	681a      	ldr	r2, [r3, #0]
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005e68:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005e6a:	2300      	movs	r3, #0
 8005e6c:	61fb      	str	r3, [r7, #28]
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	695b      	ldr	r3, [r3, #20]
 8005e74:	61fb      	str	r3, [r7, #28]
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	699b      	ldr	r3, [r3, #24]
 8005e7c:	61fb      	str	r3, [r7, #28]
 8005e7e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	681a      	ldr	r2, [r3, #0]
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005e8e:	601a      	str	r2, [r3, #0]
 8005e90:	e170      	b.n	8006174 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e96:	2b02      	cmp	r3, #2
 8005e98:	d11b      	bne.n	8005ed2 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	681a      	ldr	r2, [r3, #0]
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005ea8:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	681a      	ldr	r2, [r3, #0]
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005eb8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005eba:	2300      	movs	r3, #0
 8005ebc:	61bb      	str	r3, [r7, #24]
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	695b      	ldr	r3, [r3, #20]
 8005ec4:	61bb      	str	r3, [r7, #24]
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	699b      	ldr	r3, [r3, #24]
 8005ecc:	61bb      	str	r3, [r7, #24]
 8005ece:	69bb      	ldr	r3, [r7, #24]
 8005ed0:	e150      	b.n	8006174 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005ed2:	2300      	movs	r3, #0
 8005ed4:	617b      	str	r3, [r7, #20]
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	695b      	ldr	r3, [r3, #20]
 8005edc:	617b      	str	r3, [r7, #20]
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	699b      	ldr	r3, [r3, #24]
 8005ee4:	617b      	str	r3, [r7, #20]
 8005ee6:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8005ee8:	e144      	b.n	8006174 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005eee:	2b03      	cmp	r3, #3
 8005ef0:	f200 80f1 	bhi.w	80060d6 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005ef8:	2b01      	cmp	r3, #1
 8005efa:	d123      	bne.n	8005f44 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005efc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005efe:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005f00:	68f8      	ldr	r0, [r7, #12]
 8005f02:	f000 fef7 	bl	8006cf4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005f06:	4603      	mov	r3, r0
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d001      	beq.n	8005f10 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8005f0c:	2301      	movs	r3, #1
 8005f0e:	e145      	b.n	800619c <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	691a      	ldr	r2, [r3, #16]
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f1a:	b2d2      	uxtb	r2, r2
 8005f1c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f22:	1c5a      	adds	r2, r3, #1
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f2c:	3b01      	subs	r3, #1
 8005f2e:	b29a      	uxth	r2, r3
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f38:	b29b      	uxth	r3, r3
 8005f3a:	3b01      	subs	r3, #1
 8005f3c:	b29a      	uxth	r2, r3
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005f42:	e117      	b.n	8006174 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f48:	2b02      	cmp	r3, #2
 8005f4a:	d14e      	bne.n	8005fea <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005f4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f4e:	9300      	str	r3, [sp, #0]
 8005f50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f52:	2200      	movs	r2, #0
 8005f54:	4906      	ldr	r1, [pc, #24]	@ (8005f70 <HAL_I2C_Mem_Read+0x22c>)
 8005f56:	68f8      	ldr	r0, [r7, #12]
 8005f58:	f000 fd22 	bl	80069a0 <I2C_WaitOnFlagUntilTimeout>
 8005f5c:	4603      	mov	r3, r0
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d008      	beq.n	8005f74 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8005f62:	2301      	movs	r3, #1
 8005f64:	e11a      	b.n	800619c <HAL_I2C_Mem_Read+0x458>
 8005f66:	bf00      	nop
 8005f68:	00100002 	.word	0x00100002
 8005f6c:	ffff0000 	.word	0xffff0000
 8005f70:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	681a      	ldr	r2, [r3, #0]
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005f82:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	691a      	ldr	r2, [r3, #16]
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f8e:	b2d2      	uxtb	r2, r2
 8005f90:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f96:	1c5a      	adds	r2, r3, #1
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005fa0:	3b01      	subs	r3, #1
 8005fa2:	b29a      	uxth	r2, r3
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005fac:	b29b      	uxth	r3, r3
 8005fae:	3b01      	subs	r3, #1
 8005fb0:	b29a      	uxth	r2, r3
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	691a      	ldr	r2, [r3, #16]
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fc0:	b2d2      	uxtb	r2, r2
 8005fc2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fc8:	1c5a      	adds	r2, r3, #1
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005fd2:	3b01      	subs	r3, #1
 8005fd4:	b29a      	uxth	r2, r3
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005fde:	b29b      	uxth	r3, r3
 8005fe0:	3b01      	subs	r3, #1
 8005fe2:	b29a      	uxth	r2, r3
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005fe8:	e0c4      	b.n	8006174 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005fea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fec:	9300      	str	r3, [sp, #0]
 8005fee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ff0:	2200      	movs	r2, #0
 8005ff2:	496c      	ldr	r1, [pc, #432]	@ (80061a4 <HAL_I2C_Mem_Read+0x460>)
 8005ff4:	68f8      	ldr	r0, [r7, #12]
 8005ff6:	f000 fcd3 	bl	80069a0 <I2C_WaitOnFlagUntilTimeout>
 8005ffa:	4603      	mov	r3, r0
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d001      	beq.n	8006004 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8006000:	2301      	movs	r3, #1
 8006002:	e0cb      	b.n	800619c <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	681a      	ldr	r2, [r3, #0]
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006012:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	691a      	ldr	r2, [r3, #16]
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800601e:	b2d2      	uxtb	r2, r2
 8006020:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006026:	1c5a      	adds	r2, r3, #1
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006030:	3b01      	subs	r3, #1
 8006032:	b29a      	uxth	r2, r3
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800603c:	b29b      	uxth	r3, r3
 800603e:	3b01      	subs	r3, #1
 8006040:	b29a      	uxth	r2, r3
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006046:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006048:	9300      	str	r3, [sp, #0]
 800604a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800604c:	2200      	movs	r2, #0
 800604e:	4955      	ldr	r1, [pc, #340]	@ (80061a4 <HAL_I2C_Mem_Read+0x460>)
 8006050:	68f8      	ldr	r0, [r7, #12]
 8006052:	f000 fca5 	bl	80069a0 <I2C_WaitOnFlagUntilTimeout>
 8006056:	4603      	mov	r3, r0
 8006058:	2b00      	cmp	r3, #0
 800605a:	d001      	beq.n	8006060 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 800605c:	2301      	movs	r3, #1
 800605e:	e09d      	b.n	800619c <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	681a      	ldr	r2, [r3, #0]
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800606e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	691a      	ldr	r2, [r3, #16]
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800607a:	b2d2      	uxtb	r2, r2
 800607c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006082:	1c5a      	adds	r2, r3, #1
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800608c:	3b01      	subs	r3, #1
 800608e:	b29a      	uxth	r2, r3
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006098:	b29b      	uxth	r3, r3
 800609a:	3b01      	subs	r3, #1
 800609c:	b29a      	uxth	r2, r3
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	691a      	ldr	r2, [r3, #16]
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060ac:	b2d2      	uxtb	r2, r2
 80060ae:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060b4:	1c5a      	adds	r2, r3, #1
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80060be:	3b01      	subs	r3, #1
 80060c0:	b29a      	uxth	r2, r3
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80060ca:	b29b      	uxth	r3, r3
 80060cc:	3b01      	subs	r3, #1
 80060ce:	b29a      	uxth	r2, r3
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80060d4:	e04e      	b.n	8006174 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80060d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80060d8:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80060da:	68f8      	ldr	r0, [r7, #12]
 80060dc:	f000 fe0a 	bl	8006cf4 <I2C_WaitOnRXNEFlagUntilTimeout>
 80060e0:	4603      	mov	r3, r0
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d001      	beq.n	80060ea <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80060e6:	2301      	movs	r3, #1
 80060e8:	e058      	b.n	800619c <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	691a      	ldr	r2, [r3, #16]
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060f4:	b2d2      	uxtb	r2, r2
 80060f6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060fc:	1c5a      	adds	r2, r3, #1
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006106:	3b01      	subs	r3, #1
 8006108:	b29a      	uxth	r2, r3
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006112:	b29b      	uxth	r3, r3
 8006114:	3b01      	subs	r3, #1
 8006116:	b29a      	uxth	r2, r3
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	695b      	ldr	r3, [r3, #20]
 8006122:	f003 0304 	and.w	r3, r3, #4
 8006126:	2b04      	cmp	r3, #4
 8006128:	d124      	bne.n	8006174 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800612e:	2b03      	cmp	r3, #3
 8006130:	d107      	bne.n	8006142 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	681a      	ldr	r2, [r3, #0]
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006140:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	691a      	ldr	r2, [r3, #16]
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800614c:	b2d2      	uxtb	r2, r2
 800614e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006154:	1c5a      	adds	r2, r3, #1
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800615e:	3b01      	subs	r3, #1
 8006160:	b29a      	uxth	r2, r3
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800616a:	b29b      	uxth	r3, r3
 800616c:	3b01      	subs	r3, #1
 800616e:	b29a      	uxth	r2, r3
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006178:	2b00      	cmp	r3, #0
 800617a:	f47f aeb6 	bne.w	8005eea <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	2220      	movs	r2, #32
 8006182:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	2200      	movs	r2, #0
 800618a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	2200      	movs	r2, #0
 8006192:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8006196:	2300      	movs	r3, #0
 8006198:	e000      	b.n	800619c <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 800619a:	2302      	movs	r3, #2
  }
}
 800619c:	4618      	mov	r0, r3
 800619e:	3728      	adds	r7, #40	@ 0x28
 80061a0:	46bd      	mov	sp, r7
 80061a2:	bd80      	pop	{r7, pc}
 80061a4:	00010004 	.word	0x00010004

080061a8 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 80061a8:	b580      	push	{r7, lr}
 80061aa:	b08a      	sub	sp, #40	@ 0x28
 80061ac:	af02      	add	r7, sp, #8
 80061ae:	60f8      	str	r0, [r7, #12]
 80061b0:	607a      	str	r2, [r7, #4]
 80061b2:	603b      	str	r3, [r7, #0]
 80061b4:	460b      	mov	r3, r1
 80061b6:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 80061b8:	f7fe faa4 	bl	8004704 <HAL_GetTick>
 80061bc:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 80061be:	2300      	movs	r3, #0
 80061c0:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80061c8:	b2db      	uxtb	r3, r3
 80061ca:	2b20      	cmp	r3, #32
 80061cc:	f040 8111 	bne.w	80063f2 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80061d0:	69fb      	ldr	r3, [r7, #28]
 80061d2:	9300      	str	r3, [sp, #0]
 80061d4:	2319      	movs	r3, #25
 80061d6:	2201      	movs	r2, #1
 80061d8:	4988      	ldr	r1, [pc, #544]	@ (80063fc <HAL_I2C_IsDeviceReady+0x254>)
 80061da:	68f8      	ldr	r0, [r7, #12]
 80061dc:	f000 fbe0 	bl	80069a0 <I2C_WaitOnFlagUntilTimeout>
 80061e0:	4603      	mov	r3, r0
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d001      	beq.n	80061ea <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 80061e6:	2302      	movs	r3, #2
 80061e8:	e104      	b.n	80063f4 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80061f0:	2b01      	cmp	r3, #1
 80061f2:	d101      	bne.n	80061f8 <HAL_I2C_IsDeviceReady+0x50>
 80061f4:	2302      	movs	r3, #2
 80061f6:	e0fd      	b.n	80063f4 <HAL_I2C_IsDeviceReady+0x24c>
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	2201      	movs	r2, #1
 80061fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	f003 0301 	and.w	r3, r3, #1
 800620a:	2b01      	cmp	r3, #1
 800620c:	d007      	beq.n	800621e <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	681a      	ldr	r2, [r3, #0]
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	f042 0201 	orr.w	r2, r2, #1
 800621c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	681a      	ldr	r2, [r3, #0]
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800622c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	2224      	movs	r2, #36	@ 0x24
 8006232:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	2200      	movs	r2, #0
 800623a:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	4a70      	ldr	r2, [pc, #448]	@ (8006400 <HAL_I2C_IsDeviceReady+0x258>)
 8006240:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	681a      	ldr	r2, [r3, #0]
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006250:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8006252:	69fb      	ldr	r3, [r7, #28]
 8006254:	9300      	str	r3, [sp, #0]
 8006256:	683b      	ldr	r3, [r7, #0]
 8006258:	2200      	movs	r2, #0
 800625a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800625e:	68f8      	ldr	r0, [r7, #12]
 8006260:	f000 fb9e 	bl	80069a0 <I2C_WaitOnFlagUntilTimeout>
 8006264:	4603      	mov	r3, r0
 8006266:	2b00      	cmp	r3, #0
 8006268:	d00d      	beq.n	8006286 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006274:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006278:	d103      	bne.n	8006282 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006280:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8006282:	2303      	movs	r3, #3
 8006284:	e0b6      	b.n	80063f4 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006286:	897b      	ldrh	r3, [r7, #10]
 8006288:	b2db      	uxtb	r3, r3
 800628a:	461a      	mov	r2, r3
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006294:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8006296:	f7fe fa35 	bl	8004704 <HAL_GetTick>
 800629a:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	695b      	ldr	r3, [r3, #20]
 80062a2:	f003 0302 	and.w	r3, r3, #2
 80062a6:	2b02      	cmp	r3, #2
 80062a8:	bf0c      	ite	eq
 80062aa:	2301      	moveq	r3, #1
 80062ac:	2300      	movne	r3, #0
 80062ae:	b2db      	uxtb	r3, r3
 80062b0:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	695b      	ldr	r3, [r3, #20]
 80062b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80062bc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80062c0:	bf0c      	ite	eq
 80062c2:	2301      	moveq	r3, #1
 80062c4:	2300      	movne	r3, #0
 80062c6:	b2db      	uxtb	r3, r3
 80062c8:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80062ca:	e025      	b.n	8006318 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80062cc:	f7fe fa1a 	bl	8004704 <HAL_GetTick>
 80062d0:	4602      	mov	r2, r0
 80062d2:	69fb      	ldr	r3, [r7, #28]
 80062d4:	1ad3      	subs	r3, r2, r3
 80062d6:	683a      	ldr	r2, [r7, #0]
 80062d8:	429a      	cmp	r2, r3
 80062da:	d302      	bcc.n	80062e2 <HAL_I2C_IsDeviceReady+0x13a>
 80062dc:	683b      	ldr	r3, [r7, #0]
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d103      	bne.n	80062ea <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	22a0      	movs	r2, #160	@ 0xa0
 80062e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	695b      	ldr	r3, [r3, #20]
 80062f0:	f003 0302 	and.w	r3, r3, #2
 80062f4:	2b02      	cmp	r3, #2
 80062f6:	bf0c      	ite	eq
 80062f8:	2301      	moveq	r3, #1
 80062fa:	2300      	movne	r3, #0
 80062fc:	b2db      	uxtb	r3, r3
 80062fe:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	695b      	ldr	r3, [r3, #20]
 8006306:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800630a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800630e:	bf0c      	ite	eq
 8006310:	2301      	moveq	r3, #1
 8006312:	2300      	movne	r3, #0
 8006314:	b2db      	uxtb	r3, r3
 8006316:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800631e:	b2db      	uxtb	r3, r3
 8006320:	2ba0      	cmp	r3, #160	@ 0xa0
 8006322:	d005      	beq.n	8006330 <HAL_I2C_IsDeviceReady+0x188>
 8006324:	7dfb      	ldrb	r3, [r7, #23]
 8006326:	2b00      	cmp	r3, #0
 8006328:	d102      	bne.n	8006330 <HAL_I2C_IsDeviceReady+0x188>
 800632a:	7dbb      	ldrb	r3, [r7, #22]
 800632c:	2b00      	cmp	r3, #0
 800632e:	d0cd      	beq.n	80062cc <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	2220      	movs	r2, #32
 8006334:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	695b      	ldr	r3, [r3, #20]
 800633e:	f003 0302 	and.w	r3, r3, #2
 8006342:	2b02      	cmp	r3, #2
 8006344:	d129      	bne.n	800639a <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	681a      	ldr	r2, [r3, #0]
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006354:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006356:	2300      	movs	r3, #0
 8006358:	613b      	str	r3, [r7, #16]
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	695b      	ldr	r3, [r3, #20]
 8006360:	613b      	str	r3, [r7, #16]
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	699b      	ldr	r3, [r3, #24]
 8006368:	613b      	str	r3, [r7, #16]
 800636a:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800636c:	69fb      	ldr	r3, [r7, #28]
 800636e:	9300      	str	r3, [sp, #0]
 8006370:	2319      	movs	r3, #25
 8006372:	2201      	movs	r2, #1
 8006374:	4921      	ldr	r1, [pc, #132]	@ (80063fc <HAL_I2C_IsDeviceReady+0x254>)
 8006376:	68f8      	ldr	r0, [r7, #12]
 8006378:	f000 fb12 	bl	80069a0 <I2C_WaitOnFlagUntilTimeout>
 800637c:	4603      	mov	r3, r0
 800637e:	2b00      	cmp	r3, #0
 8006380:	d001      	beq.n	8006386 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8006382:	2301      	movs	r3, #1
 8006384:	e036      	b.n	80063f4 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	2220      	movs	r2, #32
 800638a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	2200      	movs	r2, #0
 8006392:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 8006396:	2300      	movs	r3, #0
 8006398:	e02c      	b.n	80063f4 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	681a      	ldr	r2, [r3, #0]
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80063a8:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80063b2:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80063b4:	69fb      	ldr	r3, [r7, #28]
 80063b6:	9300      	str	r3, [sp, #0]
 80063b8:	2319      	movs	r3, #25
 80063ba:	2201      	movs	r2, #1
 80063bc:	490f      	ldr	r1, [pc, #60]	@ (80063fc <HAL_I2C_IsDeviceReady+0x254>)
 80063be:	68f8      	ldr	r0, [r7, #12]
 80063c0:	f000 faee 	bl	80069a0 <I2C_WaitOnFlagUntilTimeout>
 80063c4:	4603      	mov	r3, r0
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d001      	beq.n	80063ce <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 80063ca:	2301      	movs	r3, #1
 80063cc:	e012      	b.n	80063f4 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80063ce:	69bb      	ldr	r3, [r7, #24]
 80063d0:	3301      	adds	r3, #1
 80063d2:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80063d4:	69ba      	ldr	r2, [r7, #24]
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	429a      	cmp	r2, r3
 80063da:	f4ff af32 	bcc.w	8006242 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	2220      	movs	r2, #32
 80063e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	2200      	movs	r2, #0
 80063ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80063ee:	2301      	movs	r3, #1
 80063f0:	e000      	b.n	80063f4 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 80063f2:	2302      	movs	r3, #2
  }
}
 80063f4:	4618      	mov	r0, r3
 80063f6:	3720      	adds	r7, #32
 80063f8:	46bd      	mov	sp, r7
 80063fa:	bd80      	pop	{r7, pc}
 80063fc:	00100002 	.word	0x00100002
 8006400:	ffff0000 	.word	0xffff0000

08006404 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8006404:	b580      	push	{r7, lr}
 8006406:	b088      	sub	sp, #32
 8006408:	af02      	add	r7, sp, #8
 800640a:	60f8      	str	r0, [r7, #12]
 800640c:	607a      	str	r2, [r7, #4]
 800640e:	603b      	str	r3, [r7, #0]
 8006410:	460b      	mov	r3, r1
 8006412:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006418:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800641a:	697b      	ldr	r3, [r7, #20]
 800641c:	2b08      	cmp	r3, #8
 800641e:	d006      	beq.n	800642e <I2C_MasterRequestWrite+0x2a>
 8006420:	697b      	ldr	r3, [r7, #20]
 8006422:	2b01      	cmp	r3, #1
 8006424:	d003      	beq.n	800642e <I2C_MasterRequestWrite+0x2a>
 8006426:	697b      	ldr	r3, [r7, #20]
 8006428:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800642c:	d108      	bne.n	8006440 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	681a      	ldr	r2, [r3, #0]
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800643c:	601a      	str	r2, [r3, #0]
 800643e:	e00b      	b.n	8006458 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006444:	2b12      	cmp	r3, #18
 8006446:	d107      	bne.n	8006458 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	681a      	ldr	r2, [r3, #0]
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006456:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006458:	683b      	ldr	r3, [r7, #0]
 800645a:	9300      	str	r3, [sp, #0]
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	2200      	movs	r2, #0
 8006460:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006464:	68f8      	ldr	r0, [r7, #12]
 8006466:	f000 fa9b 	bl	80069a0 <I2C_WaitOnFlagUntilTimeout>
 800646a:	4603      	mov	r3, r0
 800646c:	2b00      	cmp	r3, #0
 800646e:	d00d      	beq.n	800648c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800647a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800647e:	d103      	bne.n	8006488 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006486:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006488:	2303      	movs	r3, #3
 800648a:	e035      	b.n	80064f8 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	691b      	ldr	r3, [r3, #16]
 8006490:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006494:	d108      	bne.n	80064a8 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006496:	897b      	ldrh	r3, [r7, #10]
 8006498:	b2db      	uxtb	r3, r3
 800649a:	461a      	mov	r2, r3
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80064a4:	611a      	str	r2, [r3, #16]
 80064a6:	e01b      	b.n	80064e0 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80064a8:	897b      	ldrh	r3, [r7, #10]
 80064aa:	11db      	asrs	r3, r3, #7
 80064ac:	b2db      	uxtb	r3, r3
 80064ae:	f003 0306 	and.w	r3, r3, #6
 80064b2:	b2db      	uxtb	r3, r3
 80064b4:	f063 030f 	orn	r3, r3, #15
 80064b8:	b2da      	uxtb	r2, r3
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80064c0:	683b      	ldr	r3, [r7, #0]
 80064c2:	687a      	ldr	r2, [r7, #4]
 80064c4:	490e      	ldr	r1, [pc, #56]	@ (8006500 <I2C_MasterRequestWrite+0xfc>)
 80064c6:	68f8      	ldr	r0, [r7, #12]
 80064c8:	f000 fae4 	bl	8006a94 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80064cc:	4603      	mov	r3, r0
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d001      	beq.n	80064d6 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80064d2:	2301      	movs	r3, #1
 80064d4:	e010      	b.n	80064f8 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80064d6:	897b      	ldrh	r3, [r7, #10]
 80064d8:	b2da      	uxtb	r2, r3
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80064e0:	683b      	ldr	r3, [r7, #0]
 80064e2:	687a      	ldr	r2, [r7, #4]
 80064e4:	4907      	ldr	r1, [pc, #28]	@ (8006504 <I2C_MasterRequestWrite+0x100>)
 80064e6:	68f8      	ldr	r0, [r7, #12]
 80064e8:	f000 fad4 	bl	8006a94 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80064ec:	4603      	mov	r3, r0
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d001      	beq.n	80064f6 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80064f2:	2301      	movs	r3, #1
 80064f4:	e000      	b.n	80064f8 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80064f6:	2300      	movs	r3, #0
}
 80064f8:	4618      	mov	r0, r3
 80064fa:	3718      	adds	r7, #24
 80064fc:	46bd      	mov	sp, r7
 80064fe:	bd80      	pop	{r7, pc}
 8006500:	00010008 	.word	0x00010008
 8006504:	00010002 	.word	0x00010002

08006508 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8006508:	b580      	push	{r7, lr}
 800650a:	b088      	sub	sp, #32
 800650c:	af02      	add	r7, sp, #8
 800650e:	60f8      	str	r0, [r7, #12]
 8006510:	607a      	str	r2, [r7, #4]
 8006512:	603b      	str	r3, [r7, #0]
 8006514:	460b      	mov	r3, r1
 8006516:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800651c:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	681a      	ldr	r2, [r3, #0]
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800652c:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800652e:	697b      	ldr	r3, [r7, #20]
 8006530:	2b08      	cmp	r3, #8
 8006532:	d006      	beq.n	8006542 <I2C_MasterRequestRead+0x3a>
 8006534:	697b      	ldr	r3, [r7, #20]
 8006536:	2b01      	cmp	r3, #1
 8006538:	d003      	beq.n	8006542 <I2C_MasterRequestRead+0x3a>
 800653a:	697b      	ldr	r3, [r7, #20]
 800653c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006540:	d108      	bne.n	8006554 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	681a      	ldr	r2, [r3, #0]
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006550:	601a      	str	r2, [r3, #0]
 8006552:	e00b      	b.n	800656c <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006558:	2b11      	cmp	r3, #17
 800655a:	d107      	bne.n	800656c <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	681a      	ldr	r2, [r3, #0]
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800656a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800656c:	683b      	ldr	r3, [r7, #0]
 800656e:	9300      	str	r3, [sp, #0]
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	2200      	movs	r2, #0
 8006574:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006578:	68f8      	ldr	r0, [r7, #12]
 800657a:	f000 fa11 	bl	80069a0 <I2C_WaitOnFlagUntilTimeout>
 800657e:	4603      	mov	r3, r0
 8006580:	2b00      	cmp	r3, #0
 8006582:	d00d      	beq.n	80065a0 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800658e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006592:	d103      	bne.n	800659c <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800659a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800659c:	2303      	movs	r3, #3
 800659e:	e079      	b.n	8006694 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	691b      	ldr	r3, [r3, #16]
 80065a4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80065a8:	d108      	bne.n	80065bc <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80065aa:	897b      	ldrh	r3, [r7, #10]
 80065ac:	b2db      	uxtb	r3, r3
 80065ae:	f043 0301 	orr.w	r3, r3, #1
 80065b2:	b2da      	uxtb	r2, r3
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	611a      	str	r2, [r3, #16]
 80065ba:	e05f      	b.n	800667c <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80065bc:	897b      	ldrh	r3, [r7, #10]
 80065be:	11db      	asrs	r3, r3, #7
 80065c0:	b2db      	uxtb	r3, r3
 80065c2:	f003 0306 	and.w	r3, r3, #6
 80065c6:	b2db      	uxtb	r3, r3
 80065c8:	f063 030f 	orn	r3, r3, #15
 80065cc:	b2da      	uxtb	r2, r3
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80065d4:	683b      	ldr	r3, [r7, #0]
 80065d6:	687a      	ldr	r2, [r7, #4]
 80065d8:	4930      	ldr	r1, [pc, #192]	@ (800669c <I2C_MasterRequestRead+0x194>)
 80065da:	68f8      	ldr	r0, [r7, #12]
 80065dc:	f000 fa5a 	bl	8006a94 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80065e0:	4603      	mov	r3, r0
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d001      	beq.n	80065ea <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 80065e6:	2301      	movs	r3, #1
 80065e8:	e054      	b.n	8006694 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80065ea:	897b      	ldrh	r3, [r7, #10]
 80065ec:	b2da      	uxtb	r2, r3
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80065f4:	683b      	ldr	r3, [r7, #0]
 80065f6:	687a      	ldr	r2, [r7, #4]
 80065f8:	4929      	ldr	r1, [pc, #164]	@ (80066a0 <I2C_MasterRequestRead+0x198>)
 80065fa:	68f8      	ldr	r0, [r7, #12]
 80065fc:	f000 fa4a 	bl	8006a94 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006600:	4603      	mov	r3, r0
 8006602:	2b00      	cmp	r3, #0
 8006604:	d001      	beq.n	800660a <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8006606:	2301      	movs	r3, #1
 8006608:	e044      	b.n	8006694 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800660a:	2300      	movs	r3, #0
 800660c:	613b      	str	r3, [r7, #16]
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	695b      	ldr	r3, [r3, #20]
 8006614:	613b      	str	r3, [r7, #16]
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	699b      	ldr	r3, [r3, #24]
 800661c:	613b      	str	r3, [r7, #16]
 800661e:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	681a      	ldr	r2, [r3, #0]
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800662e:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006630:	683b      	ldr	r3, [r7, #0]
 8006632:	9300      	str	r3, [sp, #0]
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	2200      	movs	r2, #0
 8006638:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800663c:	68f8      	ldr	r0, [r7, #12]
 800663e:	f000 f9af 	bl	80069a0 <I2C_WaitOnFlagUntilTimeout>
 8006642:	4603      	mov	r3, r0
 8006644:	2b00      	cmp	r3, #0
 8006646:	d00d      	beq.n	8006664 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006652:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006656:	d103      	bne.n	8006660 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800665e:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8006660:	2303      	movs	r3, #3
 8006662:	e017      	b.n	8006694 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8006664:	897b      	ldrh	r3, [r7, #10]
 8006666:	11db      	asrs	r3, r3, #7
 8006668:	b2db      	uxtb	r3, r3
 800666a:	f003 0306 	and.w	r3, r3, #6
 800666e:	b2db      	uxtb	r3, r3
 8006670:	f063 030e 	orn	r3, r3, #14
 8006674:	b2da      	uxtb	r2, r3
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800667c:	683b      	ldr	r3, [r7, #0]
 800667e:	687a      	ldr	r2, [r7, #4]
 8006680:	4907      	ldr	r1, [pc, #28]	@ (80066a0 <I2C_MasterRequestRead+0x198>)
 8006682:	68f8      	ldr	r0, [r7, #12]
 8006684:	f000 fa06 	bl	8006a94 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006688:	4603      	mov	r3, r0
 800668a:	2b00      	cmp	r3, #0
 800668c:	d001      	beq.n	8006692 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 800668e:	2301      	movs	r3, #1
 8006690:	e000      	b.n	8006694 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8006692:	2300      	movs	r3, #0
}
 8006694:	4618      	mov	r0, r3
 8006696:	3718      	adds	r7, #24
 8006698:	46bd      	mov	sp, r7
 800669a:	bd80      	pop	{r7, pc}
 800669c:	00010008 	.word	0x00010008
 80066a0:	00010002 	.word	0x00010002

080066a4 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80066a4:	b580      	push	{r7, lr}
 80066a6:	b088      	sub	sp, #32
 80066a8:	af02      	add	r7, sp, #8
 80066aa:	60f8      	str	r0, [r7, #12]
 80066ac:	4608      	mov	r0, r1
 80066ae:	4611      	mov	r1, r2
 80066b0:	461a      	mov	r2, r3
 80066b2:	4603      	mov	r3, r0
 80066b4:	817b      	strh	r3, [r7, #10]
 80066b6:	460b      	mov	r3, r1
 80066b8:	813b      	strh	r3, [r7, #8]
 80066ba:	4613      	mov	r3, r2
 80066bc:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	681a      	ldr	r2, [r3, #0]
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80066cc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80066ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066d0:	9300      	str	r3, [sp, #0]
 80066d2:	6a3b      	ldr	r3, [r7, #32]
 80066d4:	2200      	movs	r2, #0
 80066d6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80066da:	68f8      	ldr	r0, [r7, #12]
 80066dc:	f000 f960 	bl	80069a0 <I2C_WaitOnFlagUntilTimeout>
 80066e0:	4603      	mov	r3, r0
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d00d      	beq.n	8006702 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80066f0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80066f4:	d103      	bne.n	80066fe <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80066fc:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80066fe:	2303      	movs	r3, #3
 8006700:	e05f      	b.n	80067c2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006702:	897b      	ldrh	r3, [r7, #10]
 8006704:	b2db      	uxtb	r3, r3
 8006706:	461a      	mov	r2, r3
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006710:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006712:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006714:	6a3a      	ldr	r2, [r7, #32]
 8006716:	492d      	ldr	r1, [pc, #180]	@ (80067cc <I2C_RequestMemoryWrite+0x128>)
 8006718:	68f8      	ldr	r0, [r7, #12]
 800671a:	f000 f9bb 	bl	8006a94 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800671e:	4603      	mov	r3, r0
 8006720:	2b00      	cmp	r3, #0
 8006722:	d001      	beq.n	8006728 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8006724:	2301      	movs	r3, #1
 8006726:	e04c      	b.n	80067c2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006728:	2300      	movs	r3, #0
 800672a:	617b      	str	r3, [r7, #20]
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	695b      	ldr	r3, [r3, #20]
 8006732:	617b      	str	r3, [r7, #20]
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	699b      	ldr	r3, [r3, #24]
 800673a:	617b      	str	r3, [r7, #20]
 800673c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800673e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006740:	6a39      	ldr	r1, [r7, #32]
 8006742:	68f8      	ldr	r0, [r7, #12]
 8006744:	f000 fa46 	bl	8006bd4 <I2C_WaitOnTXEFlagUntilTimeout>
 8006748:	4603      	mov	r3, r0
 800674a:	2b00      	cmp	r3, #0
 800674c:	d00d      	beq.n	800676a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006752:	2b04      	cmp	r3, #4
 8006754:	d107      	bne.n	8006766 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	681a      	ldr	r2, [r3, #0]
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006764:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006766:	2301      	movs	r3, #1
 8006768:	e02b      	b.n	80067c2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800676a:	88fb      	ldrh	r3, [r7, #6]
 800676c:	2b01      	cmp	r3, #1
 800676e:	d105      	bne.n	800677c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006770:	893b      	ldrh	r3, [r7, #8]
 8006772:	b2da      	uxtb	r2, r3
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	611a      	str	r2, [r3, #16]
 800677a:	e021      	b.n	80067c0 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800677c:	893b      	ldrh	r3, [r7, #8]
 800677e:	0a1b      	lsrs	r3, r3, #8
 8006780:	b29b      	uxth	r3, r3
 8006782:	b2da      	uxtb	r2, r3
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800678a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800678c:	6a39      	ldr	r1, [r7, #32]
 800678e:	68f8      	ldr	r0, [r7, #12]
 8006790:	f000 fa20 	bl	8006bd4 <I2C_WaitOnTXEFlagUntilTimeout>
 8006794:	4603      	mov	r3, r0
 8006796:	2b00      	cmp	r3, #0
 8006798:	d00d      	beq.n	80067b6 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800679e:	2b04      	cmp	r3, #4
 80067a0:	d107      	bne.n	80067b2 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	681a      	ldr	r2, [r3, #0]
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80067b0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80067b2:	2301      	movs	r3, #1
 80067b4:	e005      	b.n	80067c2 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80067b6:	893b      	ldrh	r3, [r7, #8]
 80067b8:	b2da      	uxtb	r2, r3
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80067c0:	2300      	movs	r3, #0
}
 80067c2:	4618      	mov	r0, r3
 80067c4:	3718      	adds	r7, #24
 80067c6:	46bd      	mov	sp, r7
 80067c8:	bd80      	pop	{r7, pc}
 80067ca:	bf00      	nop
 80067cc:	00010002 	.word	0x00010002

080067d0 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80067d0:	b580      	push	{r7, lr}
 80067d2:	b088      	sub	sp, #32
 80067d4:	af02      	add	r7, sp, #8
 80067d6:	60f8      	str	r0, [r7, #12]
 80067d8:	4608      	mov	r0, r1
 80067da:	4611      	mov	r1, r2
 80067dc:	461a      	mov	r2, r3
 80067de:	4603      	mov	r3, r0
 80067e0:	817b      	strh	r3, [r7, #10]
 80067e2:	460b      	mov	r3, r1
 80067e4:	813b      	strh	r3, [r7, #8]
 80067e6:	4613      	mov	r3, r2
 80067e8:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	681a      	ldr	r2, [r3, #0]
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80067f8:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	681a      	ldr	r2, [r3, #0]
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006808:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800680a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800680c:	9300      	str	r3, [sp, #0]
 800680e:	6a3b      	ldr	r3, [r7, #32]
 8006810:	2200      	movs	r2, #0
 8006812:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006816:	68f8      	ldr	r0, [r7, #12]
 8006818:	f000 f8c2 	bl	80069a0 <I2C_WaitOnFlagUntilTimeout>
 800681c:	4603      	mov	r3, r0
 800681e:	2b00      	cmp	r3, #0
 8006820:	d00d      	beq.n	800683e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800682c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006830:	d103      	bne.n	800683a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006838:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800683a:	2303      	movs	r3, #3
 800683c:	e0aa      	b.n	8006994 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800683e:	897b      	ldrh	r3, [r7, #10]
 8006840:	b2db      	uxtb	r3, r3
 8006842:	461a      	mov	r2, r3
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800684c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800684e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006850:	6a3a      	ldr	r2, [r7, #32]
 8006852:	4952      	ldr	r1, [pc, #328]	@ (800699c <I2C_RequestMemoryRead+0x1cc>)
 8006854:	68f8      	ldr	r0, [r7, #12]
 8006856:	f000 f91d 	bl	8006a94 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800685a:	4603      	mov	r3, r0
 800685c:	2b00      	cmp	r3, #0
 800685e:	d001      	beq.n	8006864 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8006860:	2301      	movs	r3, #1
 8006862:	e097      	b.n	8006994 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006864:	2300      	movs	r3, #0
 8006866:	617b      	str	r3, [r7, #20]
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	695b      	ldr	r3, [r3, #20]
 800686e:	617b      	str	r3, [r7, #20]
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	699b      	ldr	r3, [r3, #24]
 8006876:	617b      	str	r3, [r7, #20]
 8006878:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800687a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800687c:	6a39      	ldr	r1, [r7, #32]
 800687e:	68f8      	ldr	r0, [r7, #12]
 8006880:	f000 f9a8 	bl	8006bd4 <I2C_WaitOnTXEFlagUntilTimeout>
 8006884:	4603      	mov	r3, r0
 8006886:	2b00      	cmp	r3, #0
 8006888:	d00d      	beq.n	80068a6 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800688e:	2b04      	cmp	r3, #4
 8006890:	d107      	bne.n	80068a2 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	681a      	ldr	r2, [r3, #0]
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80068a0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80068a2:	2301      	movs	r3, #1
 80068a4:	e076      	b.n	8006994 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80068a6:	88fb      	ldrh	r3, [r7, #6]
 80068a8:	2b01      	cmp	r3, #1
 80068aa:	d105      	bne.n	80068b8 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80068ac:	893b      	ldrh	r3, [r7, #8]
 80068ae:	b2da      	uxtb	r2, r3
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	611a      	str	r2, [r3, #16]
 80068b6:	e021      	b.n	80068fc <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80068b8:	893b      	ldrh	r3, [r7, #8]
 80068ba:	0a1b      	lsrs	r3, r3, #8
 80068bc:	b29b      	uxth	r3, r3
 80068be:	b2da      	uxtb	r2, r3
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80068c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80068c8:	6a39      	ldr	r1, [r7, #32]
 80068ca:	68f8      	ldr	r0, [r7, #12]
 80068cc:	f000 f982 	bl	8006bd4 <I2C_WaitOnTXEFlagUntilTimeout>
 80068d0:	4603      	mov	r3, r0
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d00d      	beq.n	80068f2 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068da:	2b04      	cmp	r3, #4
 80068dc:	d107      	bne.n	80068ee <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	681a      	ldr	r2, [r3, #0]
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80068ec:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80068ee:	2301      	movs	r3, #1
 80068f0:	e050      	b.n	8006994 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80068f2:	893b      	ldrh	r3, [r7, #8]
 80068f4:	b2da      	uxtb	r2, r3
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80068fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80068fe:	6a39      	ldr	r1, [r7, #32]
 8006900:	68f8      	ldr	r0, [r7, #12]
 8006902:	f000 f967 	bl	8006bd4 <I2C_WaitOnTXEFlagUntilTimeout>
 8006906:	4603      	mov	r3, r0
 8006908:	2b00      	cmp	r3, #0
 800690a:	d00d      	beq.n	8006928 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006910:	2b04      	cmp	r3, #4
 8006912:	d107      	bne.n	8006924 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	681a      	ldr	r2, [r3, #0]
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006922:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006924:	2301      	movs	r3, #1
 8006926:	e035      	b.n	8006994 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	681a      	ldr	r2, [r3, #0]
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006936:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006938:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800693a:	9300      	str	r3, [sp, #0]
 800693c:	6a3b      	ldr	r3, [r7, #32]
 800693e:	2200      	movs	r2, #0
 8006940:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006944:	68f8      	ldr	r0, [r7, #12]
 8006946:	f000 f82b 	bl	80069a0 <I2C_WaitOnFlagUntilTimeout>
 800694a:	4603      	mov	r3, r0
 800694c:	2b00      	cmp	r3, #0
 800694e:	d00d      	beq.n	800696c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800695a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800695e:	d103      	bne.n	8006968 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006966:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006968:	2303      	movs	r3, #3
 800696a:	e013      	b.n	8006994 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800696c:	897b      	ldrh	r3, [r7, #10]
 800696e:	b2db      	uxtb	r3, r3
 8006970:	f043 0301 	orr.w	r3, r3, #1
 8006974:	b2da      	uxtb	r2, r3
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800697c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800697e:	6a3a      	ldr	r2, [r7, #32]
 8006980:	4906      	ldr	r1, [pc, #24]	@ (800699c <I2C_RequestMemoryRead+0x1cc>)
 8006982:	68f8      	ldr	r0, [r7, #12]
 8006984:	f000 f886 	bl	8006a94 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006988:	4603      	mov	r3, r0
 800698a:	2b00      	cmp	r3, #0
 800698c:	d001      	beq.n	8006992 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800698e:	2301      	movs	r3, #1
 8006990:	e000      	b.n	8006994 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8006992:	2300      	movs	r3, #0
}
 8006994:	4618      	mov	r0, r3
 8006996:	3718      	adds	r7, #24
 8006998:	46bd      	mov	sp, r7
 800699a:	bd80      	pop	{r7, pc}
 800699c:	00010002 	.word	0x00010002

080069a0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80069a0:	b580      	push	{r7, lr}
 80069a2:	b084      	sub	sp, #16
 80069a4:	af00      	add	r7, sp, #0
 80069a6:	60f8      	str	r0, [r7, #12]
 80069a8:	60b9      	str	r1, [r7, #8]
 80069aa:	603b      	str	r3, [r7, #0]
 80069ac:	4613      	mov	r3, r2
 80069ae:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80069b0:	e048      	b.n	8006a44 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80069b2:	683b      	ldr	r3, [r7, #0]
 80069b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80069b8:	d044      	beq.n	8006a44 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80069ba:	f7fd fea3 	bl	8004704 <HAL_GetTick>
 80069be:	4602      	mov	r2, r0
 80069c0:	69bb      	ldr	r3, [r7, #24]
 80069c2:	1ad3      	subs	r3, r2, r3
 80069c4:	683a      	ldr	r2, [r7, #0]
 80069c6:	429a      	cmp	r2, r3
 80069c8:	d302      	bcc.n	80069d0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80069ca:	683b      	ldr	r3, [r7, #0]
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d139      	bne.n	8006a44 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80069d0:	68bb      	ldr	r3, [r7, #8]
 80069d2:	0c1b      	lsrs	r3, r3, #16
 80069d4:	b2db      	uxtb	r3, r3
 80069d6:	2b01      	cmp	r3, #1
 80069d8:	d10d      	bne.n	80069f6 <I2C_WaitOnFlagUntilTimeout+0x56>
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	695b      	ldr	r3, [r3, #20]
 80069e0:	43da      	mvns	r2, r3
 80069e2:	68bb      	ldr	r3, [r7, #8]
 80069e4:	4013      	ands	r3, r2
 80069e6:	b29b      	uxth	r3, r3
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	bf0c      	ite	eq
 80069ec:	2301      	moveq	r3, #1
 80069ee:	2300      	movne	r3, #0
 80069f0:	b2db      	uxtb	r3, r3
 80069f2:	461a      	mov	r2, r3
 80069f4:	e00c      	b.n	8006a10 <I2C_WaitOnFlagUntilTimeout+0x70>
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	699b      	ldr	r3, [r3, #24]
 80069fc:	43da      	mvns	r2, r3
 80069fe:	68bb      	ldr	r3, [r7, #8]
 8006a00:	4013      	ands	r3, r2
 8006a02:	b29b      	uxth	r3, r3
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	bf0c      	ite	eq
 8006a08:	2301      	moveq	r3, #1
 8006a0a:	2300      	movne	r3, #0
 8006a0c:	b2db      	uxtb	r3, r3
 8006a0e:	461a      	mov	r2, r3
 8006a10:	79fb      	ldrb	r3, [r7, #7]
 8006a12:	429a      	cmp	r2, r3
 8006a14:	d116      	bne.n	8006a44 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	2200      	movs	r2, #0
 8006a1a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	2220      	movs	r2, #32
 8006a20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	2200      	movs	r2, #0
 8006a28:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a30:	f043 0220 	orr.w	r2, r3, #32
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	2200      	movs	r2, #0
 8006a3c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006a40:	2301      	movs	r3, #1
 8006a42:	e023      	b.n	8006a8c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006a44:	68bb      	ldr	r3, [r7, #8]
 8006a46:	0c1b      	lsrs	r3, r3, #16
 8006a48:	b2db      	uxtb	r3, r3
 8006a4a:	2b01      	cmp	r3, #1
 8006a4c:	d10d      	bne.n	8006a6a <I2C_WaitOnFlagUntilTimeout+0xca>
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	695b      	ldr	r3, [r3, #20]
 8006a54:	43da      	mvns	r2, r3
 8006a56:	68bb      	ldr	r3, [r7, #8]
 8006a58:	4013      	ands	r3, r2
 8006a5a:	b29b      	uxth	r3, r3
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	bf0c      	ite	eq
 8006a60:	2301      	moveq	r3, #1
 8006a62:	2300      	movne	r3, #0
 8006a64:	b2db      	uxtb	r3, r3
 8006a66:	461a      	mov	r2, r3
 8006a68:	e00c      	b.n	8006a84 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	699b      	ldr	r3, [r3, #24]
 8006a70:	43da      	mvns	r2, r3
 8006a72:	68bb      	ldr	r3, [r7, #8]
 8006a74:	4013      	ands	r3, r2
 8006a76:	b29b      	uxth	r3, r3
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	bf0c      	ite	eq
 8006a7c:	2301      	moveq	r3, #1
 8006a7e:	2300      	movne	r3, #0
 8006a80:	b2db      	uxtb	r3, r3
 8006a82:	461a      	mov	r2, r3
 8006a84:	79fb      	ldrb	r3, [r7, #7]
 8006a86:	429a      	cmp	r2, r3
 8006a88:	d093      	beq.n	80069b2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006a8a:	2300      	movs	r3, #0
}
 8006a8c:	4618      	mov	r0, r3
 8006a8e:	3710      	adds	r7, #16
 8006a90:	46bd      	mov	sp, r7
 8006a92:	bd80      	pop	{r7, pc}

08006a94 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8006a94:	b580      	push	{r7, lr}
 8006a96:	b084      	sub	sp, #16
 8006a98:	af00      	add	r7, sp, #0
 8006a9a:	60f8      	str	r0, [r7, #12]
 8006a9c:	60b9      	str	r1, [r7, #8]
 8006a9e:	607a      	str	r2, [r7, #4]
 8006aa0:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006aa2:	e071      	b.n	8006b88 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	695b      	ldr	r3, [r3, #20]
 8006aaa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006aae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006ab2:	d123      	bne.n	8006afc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	681a      	ldr	r2, [r3, #0]
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006ac2:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006acc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	2200      	movs	r2, #0
 8006ad2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	2220      	movs	r2, #32
 8006ad8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	2200      	movs	r2, #0
 8006ae0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ae8:	f043 0204 	orr.w	r2, r3, #4
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	2200      	movs	r2, #0
 8006af4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8006af8:	2301      	movs	r3, #1
 8006afa:	e067      	b.n	8006bcc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b02:	d041      	beq.n	8006b88 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006b04:	f7fd fdfe 	bl	8004704 <HAL_GetTick>
 8006b08:	4602      	mov	r2, r0
 8006b0a:	683b      	ldr	r3, [r7, #0]
 8006b0c:	1ad3      	subs	r3, r2, r3
 8006b0e:	687a      	ldr	r2, [r7, #4]
 8006b10:	429a      	cmp	r2, r3
 8006b12:	d302      	bcc.n	8006b1a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d136      	bne.n	8006b88 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8006b1a:	68bb      	ldr	r3, [r7, #8]
 8006b1c:	0c1b      	lsrs	r3, r3, #16
 8006b1e:	b2db      	uxtb	r3, r3
 8006b20:	2b01      	cmp	r3, #1
 8006b22:	d10c      	bne.n	8006b3e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	695b      	ldr	r3, [r3, #20]
 8006b2a:	43da      	mvns	r2, r3
 8006b2c:	68bb      	ldr	r3, [r7, #8]
 8006b2e:	4013      	ands	r3, r2
 8006b30:	b29b      	uxth	r3, r3
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	bf14      	ite	ne
 8006b36:	2301      	movne	r3, #1
 8006b38:	2300      	moveq	r3, #0
 8006b3a:	b2db      	uxtb	r3, r3
 8006b3c:	e00b      	b.n	8006b56 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	699b      	ldr	r3, [r3, #24]
 8006b44:	43da      	mvns	r2, r3
 8006b46:	68bb      	ldr	r3, [r7, #8]
 8006b48:	4013      	ands	r3, r2
 8006b4a:	b29b      	uxth	r3, r3
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	bf14      	ite	ne
 8006b50:	2301      	movne	r3, #1
 8006b52:	2300      	moveq	r3, #0
 8006b54:	b2db      	uxtb	r3, r3
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d016      	beq.n	8006b88 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	2200      	movs	r2, #0
 8006b5e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	2220      	movs	r2, #32
 8006b64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	2200      	movs	r2, #0
 8006b6c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b74:	f043 0220 	orr.w	r2, r3, #32
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	2200      	movs	r2, #0
 8006b80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006b84:	2301      	movs	r3, #1
 8006b86:	e021      	b.n	8006bcc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006b88:	68bb      	ldr	r3, [r7, #8]
 8006b8a:	0c1b      	lsrs	r3, r3, #16
 8006b8c:	b2db      	uxtb	r3, r3
 8006b8e:	2b01      	cmp	r3, #1
 8006b90:	d10c      	bne.n	8006bac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	695b      	ldr	r3, [r3, #20]
 8006b98:	43da      	mvns	r2, r3
 8006b9a:	68bb      	ldr	r3, [r7, #8]
 8006b9c:	4013      	ands	r3, r2
 8006b9e:	b29b      	uxth	r3, r3
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	bf14      	ite	ne
 8006ba4:	2301      	movne	r3, #1
 8006ba6:	2300      	moveq	r3, #0
 8006ba8:	b2db      	uxtb	r3, r3
 8006baa:	e00b      	b.n	8006bc4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	699b      	ldr	r3, [r3, #24]
 8006bb2:	43da      	mvns	r2, r3
 8006bb4:	68bb      	ldr	r3, [r7, #8]
 8006bb6:	4013      	ands	r3, r2
 8006bb8:	b29b      	uxth	r3, r3
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	bf14      	ite	ne
 8006bbe:	2301      	movne	r3, #1
 8006bc0:	2300      	moveq	r3, #0
 8006bc2:	b2db      	uxtb	r3, r3
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	f47f af6d 	bne.w	8006aa4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8006bca:	2300      	movs	r3, #0
}
 8006bcc:	4618      	mov	r0, r3
 8006bce:	3710      	adds	r7, #16
 8006bd0:	46bd      	mov	sp, r7
 8006bd2:	bd80      	pop	{r7, pc}

08006bd4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006bd4:	b580      	push	{r7, lr}
 8006bd6:	b084      	sub	sp, #16
 8006bd8:	af00      	add	r7, sp, #0
 8006bda:	60f8      	str	r0, [r7, #12]
 8006bdc:	60b9      	str	r1, [r7, #8]
 8006bde:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006be0:	e034      	b.n	8006c4c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006be2:	68f8      	ldr	r0, [r7, #12]
 8006be4:	f000 f8e3 	bl	8006dae <I2C_IsAcknowledgeFailed>
 8006be8:	4603      	mov	r3, r0
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d001      	beq.n	8006bf2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006bee:	2301      	movs	r3, #1
 8006bf0:	e034      	b.n	8006c5c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006bf2:	68bb      	ldr	r3, [r7, #8]
 8006bf4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006bf8:	d028      	beq.n	8006c4c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006bfa:	f7fd fd83 	bl	8004704 <HAL_GetTick>
 8006bfe:	4602      	mov	r2, r0
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	1ad3      	subs	r3, r2, r3
 8006c04:	68ba      	ldr	r2, [r7, #8]
 8006c06:	429a      	cmp	r2, r3
 8006c08:	d302      	bcc.n	8006c10 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8006c0a:	68bb      	ldr	r3, [r7, #8]
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d11d      	bne.n	8006c4c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	695b      	ldr	r3, [r3, #20]
 8006c16:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006c1a:	2b80      	cmp	r3, #128	@ 0x80
 8006c1c:	d016      	beq.n	8006c4c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	2200      	movs	r2, #0
 8006c22:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	2220      	movs	r2, #32
 8006c28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	2200      	movs	r2, #0
 8006c30:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c38:	f043 0220 	orr.w	r2, r3, #32
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	2200      	movs	r2, #0
 8006c44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006c48:	2301      	movs	r3, #1
 8006c4a:	e007      	b.n	8006c5c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	695b      	ldr	r3, [r3, #20]
 8006c52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006c56:	2b80      	cmp	r3, #128	@ 0x80
 8006c58:	d1c3      	bne.n	8006be2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8006c5a:	2300      	movs	r3, #0
}
 8006c5c:	4618      	mov	r0, r3
 8006c5e:	3710      	adds	r7, #16
 8006c60:	46bd      	mov	sp, r7
 8006c62:	bd80      	pop	{r7, pc}

08006c64 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006c64:	b580      	push	{r7, lr}
 8006c66:	b084      	sub	sp, #16
 8006c68:	af00      	add	r7, sp, #0
 8006c6a:	60f8      	str	r0, [r7, #12]
 8006c6c:	60b9      	str	r1, [r7, #8]
 8006c6e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006c70:	e034      	b.n	8006cdc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006c72:	68f8      	ldr	r0, [r7, #12]
 8006c74:	f000 f89b 	bl	8006dae <I2C_IsAcknowledgeFailed>
 8006c78:	4603      	mov	r3, r0
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d001      	beq.n	8006c82 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006c7e:	2301      	movs	r3, #1
 8006c80:	e034      	b.n	8006cec <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006c82:	68bb      	ldr	r3, [r7, #8]
 8006c84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c88:	d028      	beq.n	8006cdc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006c8a:	f7fd fd3b 	bl	8004704 <HAL_GetTick>
 8006c8e:	4602      	mov	r2, r0
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	1ad3      	subs	r3, r2, r3
 8006c94:	68ba      	ldr	r2, [r7, #8]
 8006c96:	429a      	cmp	r2, r3
 8006c98:	d302      	bcc.n	8006ca0 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8006c9a:	68bb      	ldr	r3, [r7, #8]
 8006c9c:	2b00      	cmp	r3, #0
 8006c9e:	d11d      	bne.n	8006cdc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	695b      	ldr	r3, [r3, #20]
 8006ca6:	f003 0304 	and.w	r3, r3, #4
 8006caa:	2b04      	cmp	r3, #4
 8006cac:	d016      	beq.n	8006cdc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	2200      	movs	r2, #0
 8006cb2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	2220      	movs	r2, #32
 8006cb8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	2200      	movs	r2, #0
 8006cc0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006cc8:	f043 0220 	orr.w	r2, r3, #32
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	2200      	movs	r2, #0
 8006cd4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006cd8:	2301      	movs	r3, #1
 8006cda:	e007      	b.n	8006cec <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	695b      	ldr	r3, [r3, #20]
 8006ce2:	f003 0304 	and.w	r3, r3, #4
 8006ce6:	2b04      	cmp	r3, #4
 8006ce8:	d1c3      	bne.n	8006c72 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8006cea:	2300      	movs	r3, #0
}
 8006cec:	4618      	mov	r0, r3
 8006cee:	3710      	adds	r7, #16
 8006cf0:	46bd      	mov	sp, r7
 8006cf2:	bd80      	pop	{r7, pc}

08006cf4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006cf4:	b580      	push	{r7, lr}
 8006cf6:	b084      	sub	sp, #16
 8006cf8:	af00      	add	r7, sp, #0
 8006cfa:	60f8      	str	r0, [r7, #12]
 8006cfc:	60b9      	str	r1, [r7, #8]
 8006cfe:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006d00:	e049      	b.n	8006d96 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	695b      	ldr	r3, [r3, #20]
 8006d08:	f003 0310 	and.w	r3, r3, #16
 8006d0c:	2b10      	cmp	r3, #16
 8006d0e:	d119      	bne.n	8006d44 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	f06f 0210 	mvn.w	r2, #16
 8006d18:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	2200      	movs	r2, #0
 8006d1e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	2220      	movs	r2, #32
 8006d24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	2200      	movs	r2, #0
 8006d2c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	2200      	movs	r2, #0
 8006d3c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8006d40:	2301      	movs	r3, #1
 8006d42:	e030      	b.n	8006da6 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006d44:	f7fd fcde 	bl	8004704 <HAL_GetTick>
 8006d48:	4602      	mov	r2, r0
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	1ad3      	subs	r3, r2, r3
 8006d4e:	68ba      	ldr	r2, [r7, #8]
 8006d50:	429a      	cmp	r2, r3
 8006d52:	d302      	bcc.n	8006d5a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8006d54:	68bb      	ldr	r3, [r7, #8]
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d11d      	bne.n	8006d96 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	695b      	ldr	r3, [r3, #20]
 8006d60:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d64:	2b40      	cmp	r3, #64	@ 0x40
 8006d66:	d016      	beq.n	8006d96 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	2200      	movs	r2, #0
 8006d6c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	2220      	movs	r2, #32
 8006d72:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	2200      	movs	r2, #0
 8006d7a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d82:	f043 0220 	orr.w	r2, r3, #32
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	2200      	movs	r2, #0
 8006d8e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8006d92:	2301      	movs	r3, #1
 8006d94:	e007      	b.n	8006da6 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	695b      	ldr	r3, [r3, #20]
 8006d9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006da0:	2b40      	cmp	r3, #64	@ 0x40
 8006da2:	d1ae      	bne.n	8006d02 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006da4:	2300      	movs	r3, #0
}
 8006da6:	4618      	mov	r0, r3
 8006da8:	3710      	adds	r7, #16
 8006daa:	46bd      	mov	sp, r7
 8006dac:	bd80      	pop	{r7, pc}

08006dae <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8006dae:	b480      	push	{r7}
 8006db0:	b083      	sub	sp, #12
 8006db2:	af00      	add	r7, sp, #0
 8006db4:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	695b      	ldr	r3, [r3, #20]
 8006dbc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006dc0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006dc4:	d11b      	bne.n	8006dfe <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006dce:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	2200      	movs	r2, #0
 8006dd4:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	2220      	movs	r2, #32
 8006dda:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	2200      	movs	r2, #0
 8006de2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006dea:	f043 0204 	orr.w	r2, r3, #4
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	2200      	movs	r2, #0
 8006df6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8006dfa:	2301      	movs	r3, #1
 8006dfc:	e000      	b.n	8006e00 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8006dfe:	2300      	movs	r3, #0
}
 8006e00:	4618      	mov	r0, r3
 8006e02:	370c      	adds	r7, #12
 8006e04:	46bd      	mov	sp, r7
 8006e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e0a:	4770      	bx	lr

08006e0c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006e0c:	b580      	push	{r7, lr}
 8006e0e:	b084      	sub	sp, #16
 8006e10:	af00      	add	r7, sp, #0
 8006e12:	6078      	str	r0, [r7, #4]
 8006e14:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	d101      	bne.n	8006e20 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006e1c:	2301      	movs	r3, #1
 8006e1e:	e0cc      	b.n	8006fba <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006e20:	4b68      	ldr	r3, [pc, #416]	@ (8006fc4 <HAL_RCC_ClockConfig+0x1b8>)
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	f003 0307 	and.w	r3, r3, #7
 8006e28:	683a      	ldr	r2, [r7, #0]
 8006e2a:	429a      	cmp	r2, r3
 8006e2c:	d90c      	bls.n	8006e48 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006e2e:	4b65      	ldr	r3, [pc, #404]	@ (8006fc4 <HAL_RCC_ClockConfig+0x1b8>)
 8006e30:	683a      	ldr	r2, [r7, #0]
 8006e32:	b2d2      	uxtb	r2, r2
 8006e34:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006e36:	4b63      	ldr	r3, [pc, #396]	@ (8006fc4 <HAL_RCC_ClockConfig+0x1b8>)
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	f003 0307 	and.w	r3, r3, #7
 8006e3e:	683a      	ldr	r2, [r7, #0]
 8006e40:	429a      	cmp	r2, r3
 8006e42:	d001      	beq.n	8006e48 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006e44:	2301      	movs	r3, #1
 8006e46:	e0b8      	b.n	8006fba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	f003 0302 	and.w	r3, r3, #2
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d020      	beq.n	8006e96 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	f003 0304 	and.w	r3, r3, #4
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	d005      	beq.n	8006e6c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006e60:	4b59      	ldr	r3, [pc, #356]	@ (8006fc8 <HAL_RCC_ClockConfig+0x1bc>)
 8006e62:	689b      	ldr	r3, [r3, #8]
 8006e64:	4a58      	ldr	r2, [pc, #352]	@ (8006fc8 <HAL_RCC_ClockConfig+0x1bc>)
 8006e66:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8006e6a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	f003 0308 	and.w	r3, r3, #8
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d005      	beq.n	8006e84 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006e78:	4b53      	ldr	r3, [pc, #332]	@ (8006fc8 <HAL_RCC_ClockConfig+0x1bc>)
 8006e7a:	689b      	ldr	r3, [r3, #8]
 8006e7c:	4a52      	ldr	r2, [pc, #328]	@ (8006fc8 <HAL_RCC_ClockConfig+0x1bc>)
 8006e7e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8006e82:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006e84:	4b50      	ldr	r3, [pc, #320]	@ (8006fc8 <HAL_RCC_ClockConfig+0x1bc>)
 8006e86:	689b      	ldr	r3, [r3, #8]
 8006e88:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	689b      	ldr	r3, [r3, #8]
 8006e90:	494d      	ldr	r1, [pc, #308]	@ (8006fc8 <HAL_RCC_ClockConfig+0x1bc>)
 8006e92:	4313      	orrs	r3, r2
 8006e94:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	f003 0301 	and.w	r3, r3, #1
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d044      	beq.n	8006f2c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	685b      	ldr	r3, [r3, #4]
 8006ea6:	2b01      	cmp	r3, #1
 8006ea8:	d107      	bne.n	8006eba <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006eaa:	4b47      	ldr	r3, [pc, #284]	@ (8006fc8 <HAL_RCC_ClockConfig+0x1bc>)
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	d119      	bne.n	8006eea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006eb6:	2301      	movs	r3, #1
 8006eb8:	e07f      	b.n	8006fba <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	685b      	ldr	r3, [r3, #4]
 8006ebe:	2b02      	cmp	r3, #2
 8006ec0:	d003      	beq.n	8006eca <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006ec6:	2b03      	cmp	r3, #3
 8006ec8:	d107      	bne.n	8006eda <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006eca:	4b3f      	ldr	r3, [pc, #252]	@ (8006fc8 <HAL_RCC_ClockConfig+0x1bc>)
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d109      	bne.n	8006eea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006ed6:	2301      	movs	r3, #1
 8006ed8:	e06f      	b.n	8006fba <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006eda:	4b3b      	ldr	r3, [pc, #236]	@ (8006fc8 <HAL_RCC_ClockConfig+0x1bc>)
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	f003 0302 	and.w	r3, r3, #2
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d101      	bne.n	8006eea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006ee6:	2301      	movs	r3, #1
 8006ee8:	e067      	b.n	8006fba <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006eea:	4b37      	ldr	r3, [pc, #220]	@ (8006fc8 <HAL_RCC_ClockConfig+0x1bc>)
 8006eec:	689b      	ldr	r3, [r3, #8]
 8006eee:	f023 0203 	bic.w	r2, r3, #3
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	685b      	ldr	r3, [r3, #4]
 8006ef6:	4934      	ldr	r1, [pc, #208]	@ (8006fc8 <HAL_RCC_ClockConfig+0x1bc>)
 8006ef8:	4313      	orrs	r3, r2
 8006efa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006efc:	f7fd fc02 	bl	8004704 <HAL_GetTick>
 8006f00:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006f02:	e00a      	b.n	8006f1a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006f04:	f7fd fbfe 	bl	8004704 <HAL_GetTick>
 8006f08:	4602      	mov	r2, r0
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	1ad3      	subs	r3, r2, r3
 8006f0e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006f12:	4293      	cmp	r3, r2
 8006f14:	d901      	bls.n	8006f1a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006f16:	2303      	movs	r3, #3
 8006f18:	e04f      	b.n	8006fba <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006f1a:	4b2b      	ldr	r3, [pc, #172]	@ (8006fc8 <HAL_RCC_ClockConfig+0x1bc>)
 8006f1c:	689b      	ldr	r3, [r3, #8]
 8006f1e:	f003 020c 	and.w	r2, r3, #12
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	685b      	ldr	r3, [r3, #4]
 8006f26:	009b      	lsls	r3, r3, #2
 8006f28:	429a      	cmp	r2, r3
 8006f2a:	d1eb      	bne.n	8006f04 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006f2c:	4b25      	ldr	r3, [pc, #148]	@ (8006fc4 <HAL_RCC_ClockConfig+0x1b8>)
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	f003 0307 	and.w	r3, r3, #7
 8006f34:	683a      	ldr	r2, [r7, #0]
 8006f36:	429a      	cmp	r2, r3
 8006f38:	d20c      	bcs.n	8006f54 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006f3a:	4b22      	ldr	r3, [pc, #136]	@ (8006fc4 <HAL_RCC_ClockConfig+0x1b8>)
 8006f3c:	683a      	ldr	r2, [r7, #0]
 8006f3e:	b2d2      	uxtb	r2, r2
 8006f40:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006f42:	4b20      	ldr	r3, [pc, #128]	@ (8006fc4 <HAL_RCC_ClockConfig+0x1b8>)
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	f003 0307 	and.w	r3, r3, #7
 8006f4a:	683a      	ldr	r2, [r7, #0]
 8006f4c:	429a      	cmp	r2, r3
 8006f4e:	d001      	beq.n	8006f54 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006f50:	2301      	movs	r3, #1
 8006f52:	e032      	b.n	8006fba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	f003 0304 	and.w	r3, r3, #4
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	d008      	beq.n	8006f72 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006f60:	4b19      	ldr	r3, [pc, #100]	@ (8006fc8 <HAL_RCC_ClockConfig+0x1bc>)
 8006f62:	689b      	ldr	r3, [r3, #8]
 8006f64:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	68db      	ldr	r3, [r3, #12]
 8006f6c:	4916      	ldr	r1, [pc, #88]	@ (8006fc8 <HAL_RCC_ClockConfig+0x1bc>)
 8006f6e:	4313      	orrs	r3, r2
 8006f70:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	f003 0308 	and.w	r3, r3, #8
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d009      	beq.n	8006f92 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006f7e:	4b12      	ldr	r3, [pc, #72]	@ (8006fc8 <HAL_RCC_ClockConfig+0x1bc>)
 8006f80:	689b      	ldr	r3, [r3, #8]
 8006f82:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	691b      	ldr	r3, [r3, #16]
 8006f8a:	00db      	lsls	r3, r3, #3
 8006f8c:	490e      	ldr	r1, [pc, #56]	@ (8006fc8 <HAL_RCC_ClockConfig+0x1bc>)
 8006f8e:	4313      	orrs	r3, r2
 8006f90:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006f92:	f000 f821 	bl	8006fd8 <HAL_RCC_GetSysClockFreq>
 8006f96:	4602      	mov	r2, r0
 8006f98:	4b0b      	ldr	r3, [pc, #44]	@ (8006fc8 <HAL_RCC_ClockConfig+0x1bc>)
 8006f9a:	689b      	ldr	r3, [r3, #8]
 8006f9c:	091b      	lsrs	r3, r3, #4
 8006f9e:	f003 030f 	and.w	r3, r3, #15
 8006fa2:	490a      	ldr	r1, [pc, #40]	@ (8006fcc <HAL_RCC_ClockConfig+0x1c0>)
 8006fa4:	5ccb      	ldrb	r3, [r1, r3]
 8006fa6:	fa22 f303 	lsr.w	r3, r2, r3
 8006faa:	4a09      	ldr	r2, [pc, #36]	@ (8006fd0 <HAL_RCC_ClockConfig+0x1c4>)
 8006fac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8006fae:	4b09      	ldr	r3, [pc, #36]	@ (8006fd4 <HAL_RCC_ClockConfig+0x1c8>)
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	4618      	mov	r0, r3
 8006fb4:	f7fd fb62 	bl	800467c <HAL_InitTick>

  return HAL_OK;
 8006fb8:	2300      	movs	r3, #0
}
 8006fba:	4618      	mov	r0, r3
 8006fbc:	3710      	adds	r7, #16
 8006fbe:	46bd      	mov	sp, r7
 8006fc0:	bd80      	pop	{r7, pc}
 8006fc2:	bf00      	nop
 8006fc4:	40023c00 	.word	0x40023c00
 8006fc8:	40023800 	.word	0x40023800
 8006fcc:	080103b4 	.word	0x080103b4
 8006fd0:	20000048 	.word	0x20000048
 8006fd4:	2000004c 	.word	0x2000004c

08006fd8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006fd8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006fdc:	b090      	sub	sp, #64	@ 0x40
 8006fde:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8006fe0:	2300      	movs	r3, #0
 8006fe2:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8006fe4:	2300      	movs	r3, #0
 8006fe6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8006fe8:	2300      	movs	r3, #0
 8006fea:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8006fec:	2300      	movs	r3, #0
 8006fee:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006ff0:	4b59      	ldr	r3, [pc, #356]	@ (8007158 <HAL_RCC_GetSysClockFreq+0x180>)
 8006ff2:	689b      	ldr	r3, [r3, #8]
 8006ff4:	f003 030c 	and.w	r3, r3, #12
 8006ff8:	2b08      	cmp	r3, #8
 8006ffa:	d00d      	beq.n	8007018 <HAL_RCC_GetSysClockFreq+0x40>
 8006ffc:	2b08      	cmp	r3, #8
 8006ffe:	f200 80a1 	bhi.w	8007144 <HAL_RCC_GetSysClockFreq+0x16c>
 8007002:	2b00      	cmp	r3, #0
 8007004:	d002      	beq.n	800700c <HAL_RCC_GetSysClockFreq+0x34>
 8007006:	2b04      	cmp	r3, #4
 8007008:	d003      	beq.n	8007012 <HAL_RCC_GetSysClockFreq+0x3a>
 800700a:	e09b      	b.n	8007144 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800700c:	4b53      	ldr	r3, [pc, #332]	@ (800715c <HAL_RCC_GetSysClockFreq+0x184>)
 800700e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007010:	e09b      	b.n	800714a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007012:	4b53      	ldr	r3, [pc, #332]	@ (8007160 <HAL_RCC_GetSysClockFreq+0x188>)
 8007014:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007016:	e098      	b.n	800714a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007018:	4b4f      	ldr	r3, [pc, #316]	@ (8007158 <HAL_RCC_GetSysClockFreq+0x180>)
 800701a:	685b      	ldr	r3, [r3, #4]
 800701c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007020:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007022:	4b4d      	ldr	r3, [pc, #308]	@ (8007158 <HAL_RCC_GetSysClockFreq+0x180>)
 8007024:	685b      	ldr	r3, [r3, #4]
 8007026:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800702a:	2b00      	cmp	r3, #0
 800702c:	d028      	beq.n	8007080 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800702e:	4b4a      	ldr	r3, [pc, #296]	@ (8007158 <HAL_RCC_GetSysClockFreq+0x180>)
 8007030:	685b      	ldr	r3, [r3, #4]
 8007032:	099b      	lsrs	r3, r3, #6
 8007034:	2200      	movs	r2, #0
 8007036:	623b      	str	r3, [r7, #32]
 8007038:	627a      	str	r2, [r7, #36]	@ 0x24
 800703a:	6a3b      	ldr	r3, [r7, #32]
 800703c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8007040:	2100      	movs	r1, #0
 8007042:	4b47      	ldr	r3, [pc, #284]	@ (8007160 <HAL_RCC_GetSysClockFreq+0x188>)
 8007044:	fb03 f201 	mul.w	r2, r3, r1
 8007048:	2300      	movs	r3, #0
 800704a:	fb00 f303 	mul.w	r3, r0, r3
 800704e:	4413      	add	r3, r2
 8007050:	4a43      	ldr	r2, [pc, #268]	@ (8007160 <HAL_RCC_GetSysClockFreq+0x188>)
 8007052:	fba0 1202 	umull	r1, r2, r0, r2
 8007056:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007058:	460a      	mov	r2, r1
 800705a:	62ba      	str	r2, [r7, #40]	@ 0x28
 800705c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800705e:	4413      	add	r3, r2
 8007060:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007062:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007064:	2200      	movs	r2, #0
 8007066:	61bb      	str	r3, [r7, #24]
 8007068:	61fa      	str	r2, [r7, #28]
 800706a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800706e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8007072:	f7f9 ff97 	bl	8000fa4 <__aeabi_uldivmod>
 8007076:	4602      	mov	r2, r0
 8007078:	460b      	mov	r3, r1
 800707a:	4613      	mov	r3, r2
 800707c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800707e:	e053      	b.n	8007128 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007080:	4b35      	ldr	r3, [pc, #212]	@ (8007158 <HAL_RCC_GetSysClockFreq+0x180>)
 8007082:	685b      	ldr	r3, [r3, #4]
 8007084:	099b      	lsrs	r3, r3, #6
 8007086:	2200      	movs	r2, #0
 8007088:	613b      	str	r3, [r7, #16]
 800708a:	617a      	str	r2, [r7, #20]
 800708c:	693b      	ldr	r3, [r7, #16]
 800708e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8007092:	f04f 0b00 	mov.w	fp, #0
 8007096:	4652      	mov	r2, sl
 8007098:	465b      	mov	r3, fp
 800709a:	f04f 0000 	mov.w	r0, #0
 800709e:	f04f 0100 	mov.w	r1, #0
 80070a2:	0159      	lsls	r1, r3, #5
 80070a4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80070a8:	0150      	lsls	r0, r2, #5
 80070aa:	4602      	mov	r2, r0
 80070ac:	460b      	mov	r3, r1
 80070ae:	ebb2 080a 	subs.w	r8, r2, sl
 80070b2:	eb63 090b 	sbc.w	r9, r3, fp
 80070b6:	f04f 0200 	mov.w	r2, #0
 80070ba:	f04f 0300 	mov.w	r3, #0
 80070be:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80070c2:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80070c6:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80070ca:	ebb2 0408 	subs.w	r4, r2, r8
 80070ce:	eb63 0509 	sbc.w	r5, r3, r9
 80070d2:	f04f 0200 	mov.w	r2, #0
 80070d6:	f04f 0300 	mov.w	r3, #0
 80070da:	00eb      	lsls	r3, r5, #3
 80070dc:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80070e0:	00e2      	lsls	r2, r4, #3
 80070e2:	4614      	mov	r4, r2
 80070e4:	461d      	mov	r5, r3
 80070e6:	eb14 030a 	adds.w	r3, r4, sl
 80070ea:	603b      	str	r3, [r7, #0]
 80070ec:	eb45 030b 	adc.w	r3, r5, fp
 80070f0:	607b      	str	r3, [r7, #4]
 80070f2:	f04f 0200 	mov.w	r2, #0
 80070f6:	f04f 0300 	mov.w	r3, #0
 80070fa:	e9d7 4500 	ldrd	r4, r5, [r7]
 80070fe:	4629      	mov	r1, r5
 8007100:	028b      	lsls	r3, r1, #10
 8007102:	4621      	mov	r1, r4
 8007104:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007108:	4621      	mov	r1, r4
 800710a:	028a      	lsls	r2, r1, #10
 800710c:	4610      	mov	r0, r2
 800710e:	4619      	mov	r1, r3
 8007110:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007112:	2200      	movs	r2, #0
 8007114:	60bb      	str	r3, [r7, #8]
 8007116:	60fa      	str	r2, [r7, #12]
 8007118:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800711c:	f7f9 ff42 	bl	8000fa4 <__aeabi_uldivmod>
 8007120:	4602      	mov	r2, r0
 8007122:	460b      	mov	r3, r1
 8007124:	4613      	mov	r3, r2
 8007126:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8007128:	4b0b      	ldr	r3, [pc, #44]	@ (8007158 <HAL_RCC_GetSysClockFreq+0x180>)
 800712a:	685b      	ldr	r3, [r3, #4]
 800712c:	0c1b      	lsrs	r3, r3, #16
 800712e:	f003 0303 	and.w	r3, r3, #3
 8007132:	3301      	adds	r3, #1
 8007134:	005b      	lsls	r3, r3, #1
 8007136:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8007138:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800713a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800713c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007140:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007142:	e002      	b.n	800714a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007144:	4b05      	ldr	r3, [pc, #20]	@ (800715c <HAL_RCC_GetSysClockFreq+0x184>)
 8007146:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007148:	bf00      	nop
    }
  }
  return sysclockfreq;
 800714a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 800714c:	4618      	mov	r0, r3
 800714e:	3740      	adds	r7, #64	@ 0x40
 8007150:	46bd      	mov	sp, r7
 8007152:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007156:	bf00      	nop
 8007158:	40023800 	.word	0x40023800
 800715c:	00f42400 	.word	0x00f42400
 8007160:	017d7840 	.word	0x017d7840

08007164 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007164:	b480      	push	{r7}
 8007166:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007168:	4b03      	ldr	r3, [pc, #12]	@ (8007178 <HAL_RCC_GetHCLKFreq+0x14>)
 800716a:	681b      	ldr	r3, [r3, #0]
}
 800716c:	4618      	mov	r0, r3
 800716e:	46bd      	mov	sp, r7
 8007170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007174:	4770      	bx	lr
 8007176:	bf00      	nop
 8007178:	20000048 	.word	0x20000048

0800717c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800717c:	b580      	push	{r7, lr}
 800717e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007180:	f7ff fff0 	bl	8007164 <HAL_RCC_GetHCLKFreq>
 8007184:	4602      	mov	r2, r0
 8007186:	4b05      	ldr	r3, [pc, #20]	@ (800719c <HAL_RCC_GetPCLK1Freq+0x20>)
 8007188:	689b      	ldr	r3, [r3, #8]
 800718a:	0a9b      	lsrs	r3, r3, #10
 800718c:	f003 0307 	and.w	r3, r3, #7
 8007190:	4903      	ldr	r1, [pc, #12]	@ (80071a0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007192:	5ccb      	ldrb	r3, [r1, r3]
 8007194:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007198:	4618      	mov	r0, r3
 800719a:	bd80      	pop	{r7, pc}
 800719c:	40023800 	.word	0x40023800
 80071a0:	080103c4 	.word	0x080103c4

080071a4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80071a4:	b580      	push	{r7, lr}
 80071a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80071a8:	f7ff ffdc 	bl	8007164 <HAL_RCC_GetHCLKFreq>
 80071ac:	4602      	mov	r2, r0
 80071ae:	4b05      	ldr	r3, [pc, #20]	@ (80071c4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80071b0:	689b      	ldr	r3, [r3, #8]
 80071b2:	0b5b      	lsrs	r3, r3, #13
 80071b4:	f003 0307 	and.w	r3, r3, #7
 80071b8:	4903      	ldr	r1, [pc, #12]	@ (80071c8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80071ba:	5ccb      	ldrb	r3, [r1, r3]
 80071bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80071c0:	4618      	mov	r0, r3
 80071c2:	bd80      	pop	{r7, pc}
 80071c4:	40023800 	.word	0x40023800
 80071c8:	080103c4 	.word	0x080103c4

080071cc <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80071cc:	b580      	push	{r7, lr}
 80071ce:	b086      	sub	sp, #24
 80071d0:	af00      	add	r7, sp, #0
 80071d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d101      	bne.n	80071de <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80071da:	2301      	movs	r3, #1
 80071dc:	e273      	b.n	80076c6 <HAL_RCC_OscConfig+0x4fa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	f003 0301 	and.w	r3, r3, #1
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d075      	beq.n	80072d6 <HAL_RCC_OscConfig+0x10a>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#else
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80071ea:	4b88      	ldr	r3, [pc, #544]	@ (800740c <HAL_RCC_OscConfig+0x240>)
 80071ec:	689b      	ldr	r3, [r3, #8]
 80071ee:	f003 030c 	and.w	r3, r3, #12
 80071f2:	2b04      	cmp	r3, #4
 80071f4:	d00c      	beq.n	8007210 <HAL_RCC_OscConfig+0x44>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80071f6:	4b85      	ldr	r3, [pc, #532]	@ (800740c <HAL_RCC_OscConfig+0x240>)
 80071f8:	689b      	ldr	r3, [r3, #8]
 80071fa:	f003 030c 	and.w	r3, r3, #12
        || \
 80071fe:	2b08      	cmp	r3, #8
 8007200:	d112      	bne.n	8007228 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007202:	4b82      	ldr	r3, [pc, #520]	@ (800740c <HAL_RCC_OscConfig+0x240>)
 8007204:	685b      	ldr	r3, [r3, #4]
 8007206:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800720a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800720e:	d10b      	bne.n	8007228 <HAL_RCC_OscConfig+0x5c>
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007210:	4b7e      	ldr	r3, [pc, #504]	@ (800740c <HAL_RCC_OscConfig+0x240>)
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007218:	2b00      	cmp	r3, #0
 800721a:	d05b      	beq.n	80072d4 <HAL_RCC_OscConfig+0x108>
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	685b      	ldr	r3, [r3, #4]
 8007220:	2b00      	cmp	r3, #0
 8007222:	d157      	bne.n	80072d4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8007224:	2301      	movs	r3, #1
 8007226:	e24e      	b.n	80076c6 <HAL_RCC_OscConfig+0x4fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	685b      	ldr	r3, [r3, #4]
 800722c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007230:	d106      	bne.n	8007240 <HAL_RCC_OscConfig+0x74>
 8007232:	4b76      	ldr	r3, [pc, #472]	@ (800740c <HAL_RCC_OscConfig+0x240>)
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	4a75      	ldr	r2, [pc, #468]	@ (800740c <HAL_RCC_OscConfig+0x240>)
 8007238:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800723c:	6013      	str	r3, [r2, #0]
 800723e:	e01d      	b.n	800727c <HAL_RCC_OscConfig+0xb0>
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	685b      	ldr	r3, [r3, #4]
 8007244:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007248:	d10c      	bne.n	8007264 <HAL_RCC_OscConfig+0x98>
 800724a:	4b70      	ldr	r3, [pc, #448]	@ (800740c <HAL_RCC_OscConfig+0x240>)
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	4a6f      	ldr	r2, [pc, #444]	@ (800740c <HAL_RCC_OscConfig+0x240>)
 8007250:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007254:	6013      	str	r3, [r2, #0]
 8007256:	4b6d      	ldr	r3, [pc, #436]	@ (800740c <HAL_RCC_OscConfig+0x240>)
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	4a6c      	ldr	r2, [pc, #432]	@ (800740c <HAL_RCC_OscConfig+0x240>)
 800725c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007260:	6013      	str	r3, [r2, #0]
 8007262:	e00b      	b.n	800727c <HAL_RCC_OscConfig+0xb0>
 8007264:	4b69      	ldr	r3, [pc, #420]	@ (800740c <HAL_RCC_OscConfig+0x240>)
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	4a68      	ldr	r2, [pc, #416]	@ (800740c <HAL_RCC_OscConfig+0x240>)
 800726a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800726e:	6013      	str	r3, [r2, #0]
 8007270:	4b66      	ldr	r3, [pc, #408]	@ (800740c <HAL_RCC_OscConfig+0x240>)
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	4a65      	ldr	r2, [pc, #404]	@ (800740c <HAL_RCC_OscConfig+0x240>)
 8007276:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800727a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	685b      	ldr	r3, [r3, #4]
 8007280:	2b00      	cmp	r3, #0
 8007282:	d013      	beq.n	80072ac <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007284:	f7fd fa3e 	bl	8004704 <HAL_GetTick>
 8007288:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800728a:	e008      	b.n	800729e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800728c:	f7fd fa3a 	bl	8004704 <HAL_GetTick>
 8007290:	4602      	mov	r2, r0
 8007292:	693b      	ldr	r3, [r7, #16]
 8007294:	1ad3      	subs	r3, r2, r3
 8007296:	2b64      	cmp	r3, #100	@ 0x64
 8007298:	d901      	bls.n	800729e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800729a:	2303      	movs	r3, #3
 800729c:	e213      	b.n	80076c6 <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800729e:	4b5b      	ldr	r3, [pc, #364]	@ (800740c <HAL_RCC_OscConfig+0x240>)
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d0f0      	beq.n	800728c <HAL_RCC_OscConfig+0xc0>
 80072aa:	e014      	b.n	80072d6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80072ac:	f7fd fa2a 	bl	8004704 <HAL_GetTick>
 80072b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80072b2:	e008      	b.n	80072c6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80072b4:	f7fd fa26 	bl	8004704 <HAL_GetTick>
 80072b8:	4602      	mov	r2, r0
 80072ba:	693b      	ldr	r3, [r7, #16]
 80072bc:	1ad3      	subs	r3, r2, r3
 80072be:	2b64      	cmp	r3, #100	@ 0x64
 80072c0:	d901      	bls.n	80072c6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80072c2:	2303      	movs	r3, #3
 80072c4:	e1ff      	b.n	80076c6 <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80072c6:	4b51      	ldr	r3, [pc, #324]	@ (800740c <HAL_RCC_OscConfig+0x240>)
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	d1f0      	bne.n	80072b4 <HAL_RCC_OscConfig+0xe8>
 80072d2:	e000      	b.n	80072d6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80072d4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	f003 0302 	and.w	r3, r3, #2
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d063      	beq.n	80073aa <HAL_RCC_OscConfig+0x1de>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#else
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80072e2:	4b4a      	ldr	r3, [pc, #296]	@ (800740c <HAL_RCC_OscConfig+0x240>)
 80072e4:	689b      	ldr	r3, [r3, #8]
 80072e6:	f003 030c 	and.w	r3, r3, #12
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d00b      	beq.n	8007306 <HAL_RCC_OscConfig+0x13a>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80072ee:	4b47      	ldr	r3, [pc, #284]	@ (800740c <HAL_RCC_OscConfig+0x240>)
 80072f0:	689b      	ldr	r3, [r3, #8]
 80072f2:	f003 030c 	and.w	r3, r3, #12
        || \
 80072f6:	2b08      	cmp	r3, #8
 80072f8:	d11c      	bne.n	8007334 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80072fa:	4b44      	ldr	r3, [pc, #272]	@ (800740c <HAL_RCC_OscConfig+0x240>)
 80072fc:	685b      	ldr	r3, [r3, #4]
 80072fe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007302:	2b00      	cmp	r3, #0
 8007304:	d116      	bne.n	8007334 <HAL_RCC_OscConfig+0x168>
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007306:	4b41      	ldr	r3, [pc, #260]	@ (800740c <HAL_RCC_OscConfig+0x240>)
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	f003 0302 	and.w	r3, r3, #2
 800730e:	2b00      	cmp	r3, #0
 8007310:	d005      	beq.n	800731e <HAL_RCC_OscConfig+0x152>
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	68db      	ldr	r3, [r3, #12]
 8007316:	2b01      	cmp	r3, #1
 8007318:	d001      	beq.n	800731e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800731a:	2301      	movs	r3, #1
 800731c:	e1d3      	b.n	80076c6 <HAL_RCC_OscConfig+0x4fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800731e:	4b3b      	ldr	r3, [pc, #236]	@ (800740c <HAL_RCC_OscConfig+0x240>)
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	691b      	ldr	r3, [r3, #16]
 800732a:	00db      	lsls	r3, r3, #3
 800732c:	4937      	ldr	r1, [pc, #220]	@ (800740c <HAL_RCC_OscConfig+0x240>)
 800732e:	4313      	orrs	r3, r2
 8007330:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007332:	e03a      	b.n	80073aa <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	68db      	ldr	r3, [r3, #12]
 8007338:	2b00      	cmp	r3, #0
 800733a:	d020      	beq.n	800737e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800733c:	4b34      	ldr	r3, [pc, #208]	@ (8007410 <HAL_RCC_OscConfig+0x244>)
 800733e:	2201      	movs	r2, #1
 8007340:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007342:	f7fd f9df 	bl	8004704 <HAL_GetTick>
 8007346:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007348:	e008      	b.n	800735c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800734a:	f7fd f9db 	bl	8004704 <HAL_GetTick>
 800734e:	4602      	mov	r2, r0
 8007350:	693b      	ldr	r3, [r7, #16]
 8007352:	1ad3      	subs	r3, r2, r3
 8007354:	2b02      	cmp	r3, #2
 8007356:	d901      	bls.n	800735c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8007358:	2303      	movs	r3, #3
 800735a:	e1b4      	b.n	80076c6 <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800735c:	4b2b      	ldr	r3, [pc, #172]	@ (800740c <HAL_RCC_OscConfig+0x240>)
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	f003 0302 	and.w	r3, r3, #2
 8007364:	2b00      	cmp	r3, #0
 8007366:	d0f0      	beq.n	800734a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007368:	4b28      	ldr	r3, [pc, #160]	@ (800740c <HAL_RCC_OscConfig+0x240>)
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	691b      	ldr	r3, [r3, #16]
 8007374:	00db      	lsls	r3, r3, #3
 8007376:	4925      	ldr	r1, [pc, #148]	@ (800740c <HAL_RCC_OscConfig+0x240>)
 8007378:	4313      	orrs	r3, r2
 800737a:	600b      	str	r3, [r1, #0]
 800737c:	e015      	b.n	80073aa <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800737e:	4b24      	ldr	r3, [pc, #144]	@ (8007410 <HAL_RCC_OscConfig+0x244>)
 8007380:	2200      	movs	r2, #0
 8007382:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007384:	f7fd f9be 	bl	8004704 <HAL_GetTick>
 8007388:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800738a:	e008      	b.n	800739e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800738c:	f7fd f9ba 	bl	8004704 <HAL_GetTick>
 8007390:	4602      	mov	r2, r0
 8007392:	693b      	ldr	r3, [r7, #16]
 8007394:	1ad3      	subs	r3, r2, r3
 8007396:	2b02      	cmp	r3, #2
 8007398:	d901      	bls.n	800739e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800739a:	2303      	movs	r3, #3
 800739c:	e193      	b.n	80076c6 <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800739e:	4b1b      	ldr	r3, [pc, #108]	@ (800740c <HAL_RCC_OscConfig+0x240>)
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	f003 0302 	and.w	r3, r3, #2
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d1f0      	bne.n	800738c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	f003 0308 	and.w	r3, r3, #8
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d036      	beq.n	8007424 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	695b      	ldr	r3, [r3, #20]
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d016      	beq.n	80073ec <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80073be:	4b15      	ldr	r3, [pc, #84]	@ (8007414 <HAL_RCC_OscConfig+0x248>)
 80073c0:	2201      	movs	r2, #1
 80073c2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80073c4:	f7fd f99e 	bl	8004704 <HAL_GetTick>
 80073c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80073ca:	e008      	b.n	80073de <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80073cc:	f7fd f99a 	bl	8004704 <HAL_GetTick>
 80073d0:	4602      	mov	r2, r0
 80073d2:	693b      	ldr	r3, [r7, #16]
 80073d4:	1ad3      	subs	r3, r2, r3
 80073d6:	2b02      	cmp	r3, #2
 80073d8:	d901      	bls.n	80073de <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80073da:	2303      	movs	r3, #3
 80073dc:	e173      	b.n	80076c6 <HAL_RCC_OscConfig+0x4fa>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80073de:	4b0b      	ldr	r3, [pc, #44]	@ (800740c <HAL_RCC_OscConfig+0x240>)
 80073e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80073e2:	f003 0302 	and.w	r3, r3, #2
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d0f0      	beq.n	80073cc <HAL_RCC_OscConfig+0x200>
 80073ea:	e01b      	b.n	8007424 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80073ec:	4b09      	ldr	r3, [pc, #36]	@ (8007414 <HAL_RCC_OscConfig+0x248>)
 80073ee:	2200      	movs	r2, #0
 80073f0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80073f2:	f7fd f987 	bl	8004704 <HAL_GetTick>
 80073f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80073f8:	e00e      	b.n	8007418 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80073fa:	f7fd f983 	bl	8004704 <HAL_GetTick>
 80073fe:	4602      	mov	r2, r0
 8007400:	693b      	ldr	r3, [r7, #16]
 8007402:	1ad3      	subs	r3, r2, r3
 8007404:	2b02      	cmp	r3, #2
 8007406:	d907      	bls.n	8007418 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8007408:	2303      	movs	r3, #3
 800740a:	e15c      	b.n	80076c6 <HAL_RCC_OscConfig+0x4fa>
 800740c:	40023800 	.word	0x40023800
 8007410:	42470000 	.word	0x42470000
 8007414:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007418:	4b8a      	ldr	r3, [pc, #552]	@ (8007644 <HAL_RCC_OscConfig+0x478>)
 800741a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800741c:	f003 0302 	and.w	r3, r3, #2
 8007420:	2b00      	cmp	r3, #0
 8007422:	d1ea      	bne.n	80073fa <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	f003 0304 	and.w	r3, r3, #4
 800742c:	2b00      	cmp	r3, #0
 800742e:	f000 8097 	beq.w	8007560 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007432:	2300      	movs	r3, #0
 8007434:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007436:	4b83      	ldr	r3, [pc, #524]	@ (8007644 <HAL_RCC_OscConfig+0x478>)
 8007438:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800743a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800743e:	2b00      	cmp	r3, #0
 8007440:	d10f      	bne.n	8007462 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007442:	2300      	movs	r3, #0
 8007444:	60bb      	str	r3, [r7, #8]
 8007446:	4b7f      	ldr	r3, [pc, #508]	@ (8007644 <HAL_RCC_OscConfig+0x478>)
 8007448:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800744a:	4a7e      	ldr	r2, [pc, #504]	@ (8007644 <HAL_RCC_OscConfig+0x478>)
 800744c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007450:	6413      	str	r3, [r2, #64]	@ 0x40
 8007452:	4b7c      	ldr	r3, [pc, #496]	@ (8007644 <HAL_RCC_OscConfig+0x478>)
 8007454:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007456:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800745a:	60bb      	str	r3, [r7, #8]
 800745c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800745e:	2301      	movs	r3, #1
 8007460:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007462:	4b79      	ldr	r3, [pc, #484]	@ (8007648 <HAL_RCC_OscConfig+0x47c>)
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800746a:	2b00      	cmp	r3, #0
 800746c:	d118      	bne.n	80074a0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800746e:	4b76      	ldr	r3, [pc, #472]	@ (8007648 <HAL_RCC_OscConfig+0x47c>)
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	4a75      	ldr	r2, [pc, #468]	@ (8007648 <HAL_RCC_OscConfig+0x47c>)
 8007474:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007478:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800747a:	f7fd f943 	bl	8004704 <HAL_GetTick>
 800747e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007480:	e008      	b.n	8007494 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007482:	f7fd f93f 	bl	8004704 <HAL_GetTick>
 8007486:	4602      	mov	r2, r0
 8007488:	693b      	ldr	r3, [r7, #16]
 800748a:	1ad3      	subs	r3, r2, r3
 800748c:	2b02      	cmp	r3, #2
 800748e:	d901      	bls.n	8007494 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8007490:	2303      	movs	r3, #3
 8007492:	e118      	b.n	80076c6 <HAL_RCC_OscConfig+0x4fa>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007494:	4b6c      	ldr	r3, [pc, #432]	@ (8007648 <HAL_RCC_OscConfig+0x47c>)
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800749c:	2b00      	cmp	r3, #0
 800749e:	d0f0      	beq.n	8007482 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	689b      	ldr	r3, [r3, #8]
 80074a4:	2b01      	cmp	r3, #1
 80074a6:	d106      	bne.n	80074b6 <HAL_RCC_OscConfig+0x2ea>
 80074a8:	4b66      	ldr	r3, [pc, #408]	@ (8007644 <HAL_RCC_OscConfig+0x478>)
 80074aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80074ac:	4a65      	ldr	r2, [pc, #404]	@ (8007644 <HAL_RCC_OscConfig+0x478>)
 80074ae:	f043 0301 	orr.w	r3, r3, #1
 80074b2:	6713      	str	r3, [r2, #112]	@ 0x70
 80074b4:	e01c      	b.n	80074f0 <HAL_RCC_OscConfig+0x324>
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	689b      	ldr	r3, [r3, #8]
 80074ba:	2b05      	cmp	r3, #5
 80074bc:	d10c      	bne.n	80074d8 <HAL_RCC_OscConfig+0x30c>
 80074be:	4b61      	ldr	r3, [pc, #388]	@ (8007644 <HAL_RCC_OscConfig+0x478>)
 80074c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80074c2:	4a60      	ldr	r2, [pc, #384]	@ (8007644 <HAL_RCC_OscConfig+0x478>)
 80074c4:	f043 0304 	orr.w	r3, r3, #4
 80074c8:	6713      	str	r3, [r2, #112]	@ 0x70
 80074ca:	4b5e      	ldr	r3, [pc, #376]	@ (8007644 <HAL_RCC_OscConfig+0x478>)
 80074cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80074ce:	4a5d      	ldr	r2, [pc, #372]	@ (8007644 <HAL_RCC_OscConfig+0x478>)
 80074d0:	f043 0301 	orr.w	r3, r3, #1
 80074d4:	6713      	str	r3, [r2, #112]	@ 0x70
 80074d6:	e00b      	b.n	80074f0 <HAL_RCC_OscConfig+0x324>
 80074d8:	4b5a      	ldr	r3, [pc, #360]	@ (8007644 <HAL_RCC_OscConfig+0x478>)
 80074da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80074dc:	4a59      	ldr	r2, [pc, #356]	@ (8007644 <HAL_RCC_OscConfig+0x478>)
 80074de:	f023 0301 	bic.w	r3, r3, #1
 80074e2:	6713      	str	r3, [r2, #112]	@ 0x70
 80074e4:	4b57      	ldr	r3, [pc, #348]	@ (8007644 <HAL_RCC_OscConfig+0x478>)
 80074e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80074e8:	4a56      	ldr	r2, [pc, #344]	@ (8007644 <HAL_RCC_OscConfig+0x478>)
 80074ea:	f023 0304 	bic.w	r3, r3, #4
 80074ee:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	689b      	ldr	r3, [r3, #8]
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d015      	beq.n	8007524 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80074f8:	f7fd f904 	bl	8004704 <HAL_GetTick>
 80074fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80074fe:	e00a      	b.n	8007516 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007500:	f7fd f900 	bl	8004704 <HAL_GetTick>
 8007504:	4602      	mov	r2, r0
 8007506:	693b      	ldr	r3, [r7, #16]
 8007508:	1ad3      	subs	r3, r2, r3
 800750a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800750e:	4293      	cmp	r3, r2
 8007510:	d901      	bls.n	8007516 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8007512:	2303      	movs	r3, #3
 8007514:	e0d7      	b.n	80076c6 <HAL_RCC_OscConfig+0x4fa>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007516:	4b4b      	ldr	r3, [pc, #300]	@ (8007644 <HAL_RCC_OscConfig+0x478>)
 8007518:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800751a:	f003 0302 	and.w	r3, r3, #2
 800751e:	2b00      	cmp	r3, #0
 8007520:	d0ee      	beq.n	8007500 <HAL_RCC_OscConfig+0x334>
 8007522:	e014      	b.n	800754e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007524:	f7fd f8ee 	bl	8004704 <HAL_GetTick>
 8007528:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800752a:	e00a      	b.n	8007542 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800752c:	f7fd f8ea 	bl	8004704 <HAL_GetTick>
 8007530:	4602      	mov	r2, r0
 8007532:	693b      	ldr	r3, [r7, #16]
 8007534:	1ad3      	subs	r3, r2, r3
 8007536:	f241 3288 	movw	r2, #5000	@ 0x1388
 800753a:	4293      	cmp	r3, r2
 800753c:	d901      	bls.n	8007542 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800753e:	2303      	movs	r3, #3
 8007540:	e0c1      	b.n	80076c6 <HAL_RCC_OscConfig+0x4fa>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007542:	4b40      	ldr	r3, [pc, #256]	@ (8007644 <HAL_RCC_OscConfig+0x478>)
 8007544:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007546:	f003 0302 	and.w	r3, r3, #2
 800754a:	2b00      	cmp	r3, #0
 800754c:	d1ee      	bne.n	800752c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800754e:	7dfb      	ldrb	r3, [r7, #23]
 8007550:	2b01      	cmp	r3, #1
 8007552:	d105      	bne.n	8007560 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007554:	4b3b      	ldr	r3, [pc, #236]	@ (8007644 <HAL_RCC_OscConfig+0x478>)
 8007556:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007558:	4a3a      	ldr	r2, [pc, #232]	@ (8007644 <HAL_RCC_OscConfig+0x478>)
 800755a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800755e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	699b      	ldr	r3, [r3, #24]
 8007564:	2b00      	cmp	r3, #0
 8007566:	f000 80ad 	beq.w	80076c4 <HAL_RCC_OscConfig+0x4f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800756a:	4b36      	ldr	r3, [pc, #216]	@ (8007644 <HAL_RCC_OscConfig+0x478>)
 800756c:	689b      	ldr	r3, [r3, #8]
 800756e:	f003 030c 	and.w	r3, r3, #12
 8007572:	2b08      	cmp	r3, #8
 8007574:	d060      	beq.n	8007638 <HAL_RCC_OscConfig+0x46c>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	699b      	ldr	r3, [r3, #24]
 800757a:	2b02      	cmp	r3, #2
 800757c:	d145      	bne.n	800760a <HAL_RCC_OscConfig+0x43e>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800757e:	4b33      	ldr	r3, [pc, #204]	@ (800764c <HAL_RCC_OscConfig+0x480>)
 8007580:	2200      	movs	r2, #0
 8007582:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007584:	f7fd f8be 	bl	8004704 <HAL_GetTick>
 8007588:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800758a:	e008      	b.n	800759e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800758c:	f7fd f8ba 	bl	8004704 <HAL_GetTick>
 8007590:	4602      	mov	r2, r0
 8007592:	693b      	ldr	r3, [r7, #16]
 8007594:	1ad3      	subs	r3, r2, r3
 8007596:	2b02      	cmp	r3, #2
 8007598:	d901      	bls.n	800759e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800759a:	2303      	movs	r3, #3
 800759c:	e093      	b.n	80076c6 <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800759e:	4b29      	ldr	r3, [pc, #164]	@ (8007644 <HAL_RCC_OscConfig+0x478>)
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d1f0      	bne.n	800758c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	69da      	ldr	r2, [r3, #28]
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	6a1b      	ldr	r3, [r3, #32]
 80075b2:	431a      	orrs	r2, r3
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80075b8:	019b      	lsls	r3, r3, #6
 80075ba:	431a      	orrs	r2, r3
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80075c0:	085b      	lsrs	r3, r3, #1
 80075c2:	3b01      	subs	r3, #1
 80075c4:	041b      	lsls	r3, r3, #16
 80075c6:	431a      	orrs	r2, r3
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075cc:	061b      	lsls	r3, r3, #24
 80075ce:	431a      	orrs	r2, r3
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80075d4:	071b      	lsls	r3, r3, #28
 80075d6:	491b      	ldr	r1, [pc, #108]	@ (8007644 <HAL_RCC_OscConfig+0x478>)
 80075d8:	4313      	orrs	r3, r2
 80075da:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80075dc:	4b1b      	ldr	r3, [pc, #108]	@ (800764c <HAL_RCC_OscConfig+0x480>)
 80075de:	2201      	movs	r2, #1
 80075e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80075e2:	f7fd f88f 	bl	8004704 <HAL_GetTick>
 80075e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80075e8:	e008      	b.n	80075fc <HAL_RCC_OscConfig+0x430>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80075ea:	f7fd f88b 	bl	8004704 <HAL_GetTick>
 80075ee:	4602      	mov	r2, r0
 80075f0:	693b      	ldr	r3, [r7, #16]
 80075f2:	1ad3      	subs	r3, r2, r3
 80075f4:	2b02      	cmp	r3, #2
 80075f6:	d901      	bls.n	80075fc <HAL_RCC_OscConfig+0x430>
          {
            return HAL_TIMEOUT;
 80075f8:	2303      	movs	r3, #3
 80075fa:	e064      	b.n	80076c6 <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80075fc:	4b11      	ldr	r3, [pc, #68]	@ (8007644 <HAL_RCC_OscConfig+0x478>)
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007604:	2b00      	cmp	r3, #0
 8007606:	d0f0      	beq.n	80075ea <HAL_RCC_OscConfig+0x41e>
 8007608:	e05c      	b.n	80076c4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800760a:	4b10      	ldr	r3, [pc, #64]	@ (800764c <HAL_RCC_OscConfig+0x480>)
 800760c:	2200      	movs	r2, #0
 800760e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007610:	f7fd f878 	bl	8004704 <HAL_GetTick>
 8007614:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007616:	e008      	b.n	800762a <HAL_RCC_OscConfig+0x45e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007618:	f7fd f874 	bl	8004704 <HAL_GetTick>
 800761c:	4602      	mov	r2, r0
 800761e:	693b      	ldr	r3, [r7, #16]
 8007620:	1ad3      	subs	r3, r2, r3
 8007622:	2b02      	cmp	r3, #2
 8007624:	d901      	bls.n	800762a <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 8007626:	2303      	movs	r3, #3
 8007628:	e04d      	b.n	80076c6 <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800762a:	4b06      	ldr	r3, [pc, #24]	@ (8007644 <HAL_RCC_OscConfig+0x478>)
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007632:	2b00      	cmp	r3, #0
 8007634:	d1f0      	bne.n	8007618 <HAL_RCC_OscConfig+0x44c>
 8007636:	e045      	b.n	80076c4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	699b      	ldr	r3, [r3, #24]
 800763c:	2b01      	cmp	r3, #1
 800763e:	d107      	bne.n	8007650 <HAL_RCC_OscConfig+0x484>
      {
        return HAL_ERROR;
 8007640:	2301      	movs	r3, #1
 8007642:	e040      	b.n	80076c6 <HAL_RCC_OscConfig+0x4fa>
 8007644:	40023800 	.word	0x40023800
 8007648:	40007000 	.word	0x40007000
 800764c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8007650:	4b1f      	ldr	r3, [pc, #124]	@ (80076d0 <HAL_RCC_OscConfig+0x504>)
 8007652:	685b      	ldr	r3, [r3, #4]
 8007654:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	699b      	ldr	r3, [r3, #24]
 800765a:	2b01      	cmp	r3, #1
 800765c:	d030      	beq.n	80076c0 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007668:	429a      	cmp	r2, r3
 800766a:	d129      	bne.n	80076c0 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007676:	429a      	cmp	r2, r3
 8007678:	d122      	bne.n	80076c0 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800767a:	68fa      	ldr	r2, [r7, #12]
 800767c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8007680:	4013      	ands	r3, r2
 8007682:	687a      	ldr	r2, [r7, #4]
 8007684:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8007686:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007688:	4293      	cmp	r3, r2
 800768a:	d119      	bne.n	80076c0 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007696:	085b      	lsrs	r3, r3, #1
 8007698:	3b01      	subs	r3, #1
 800769a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800769c:	429a      	cmp	r2, r3
 800769e:	d10f      	bne.n	80076c0 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076aa:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80076ac:	429a      	cmp	r2, r3
 80076ae:	d107      	bne.n	80076c0 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80076ba:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80076bc:	429a      	cmp	r2, r3
 80076be:	d001      	beq.n	80076c4 <HAL_RCC_OscConfig+0x4f8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80076c0:	2301      	movs	r3, #1
 80076c2:	e000      	b.n	80076c6 <HAL_RCC_OscConfig+0x4fa>
        }
      }
    }
  }
  return HAL_OK;
 80076c4:	2300      	movs	r3, #0
}
 80076c6:	4618      	mov	r0, r3
 80076c8:	3718      	adds	r7, #24
 80076ca:	46bd      	mov	sp, r7
 80076cc:	bd80      	pop	{r7, pc}
 80076ce:	bf00      	nop
 80076d0:	40023800 	.word	0x40023800

080076d4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80076d4:	b580      	push	{r7, lr}
 80076d6:	b082      	sub	sp, #8
 80076d8:	af00      	add	r7, sp, #0
 80076da:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	2b00      	cmp	r3, #0
 80076e0:	d101      	bne.n	80076e6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80076e2:	2301      	movs	r3, #1
 80076e4:	e041      	b.n	800776a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80076ec:	b2db      	uxtb	r3, r3
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d106      	bne.n	8007700 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	2200      	movs	r2, #0
 80076f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80076fa:	6878      	ldr	r0, [r7, #4]
 80076fc:	f7fc f9f0 	bl	8003ae0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	2202      	movs	r2, #2
 8007704:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	681a      	ldr	r2, [r3, #0]
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	3304      	adds	r3, #4
 8007710:	4619      	mov	r1, r3
 8007712:	4610      	mov	r0, r2
 8007714:	f000 fb4a 	bl	8007dac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	2201      	movs	r2, #1
 800771c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	2201      	movs	r2, #1
 8007724:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	2201      	movs	r2, #1
 800772c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	2201      	movs	r2, #1
 8007734:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	2201      	movs	r2, #1
 800773c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	2201      	movs	r2, #1
 8007744:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	2201      	movs	r2, #1
 800774c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	2201      	movs	r2, #1
 8007754:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	2201      	movs	r2, #1
 800775c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	2201      	movs	r2, #1
 8007764:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007768:	2300      	movs	r3, #0
}
 800776a:	4618      	mov	r0, r3
 800776c:	3708      	adds	r7, #8
 800776e:	46bd      	mov	sp, r7
 8007770:	bd80      	pop	{r7, pc}
	...

08007774 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007774:	b480      	push	{r7}
 8007776:	b085      	sub	sp, #20
 8007778:	af00      	add	r7, sp, #0
 800777a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007782:	b2db      	uxtb	r3, r3
 8007784:	2b01      	cmp	r3, #1
 8007786:	d001      	beq.n	800778c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007788:	2301      	movs	r3, #1
 800778a:	e04e      	b.n	800782a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	2202      	movs	r2, #2
 8007790:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	68da      	ldr	r2, [r3, #12]
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	f042 0201 	orr.w	r2, r2, #1
 80077a2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	4a23      	ldr	r2, [pc, #140]	@ (8007838 <HAL_TIM_Base_Start_IT+0xc4>)
 80077aa:	4293      	cmp	r3, r2
 80077ac:	d022      	beq.n	80077f4 <HAL_TIM_Base_Start_IT+0x80>
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80077b6:	d01d      	beq.n	80077f4 <HAL_TIM_Base_Start_IT+0x80>
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	4a1f      	ldr	r2, [pc, #124]	@ (800783c <HAL_TIM_Base_Start_IT+0xc8>)
 80077be:	4293      	cmp	r3, r2
 80077c0:	d018      	beq.n	80077f4 <HAL_TIM_Base_Start_IT+0x80>
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	4a1e      	ldr	r2, [pc, #120]	@ (8007840 <HAL_TIM_Base_Start_IT+0xcc>)
 80077c8:	4293      	cmp	r3, r2
 80077ca:	d013      	beq.n	80077f4 <HAL_TIM_Base_Start_IT+0x80>
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	4a1c      	ldr	r2, [pc, #112]	@ (8007844 <HAL_TIM_Base_Start_IT+0xd0>)
 80077d2:	4293      	cmp	r3, r2
 80077d4:	d00e      	beq.n	80077f4 <HAL_TIM_Base_Start_IT+0x80>
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	4a1b      	ldr	r2, [pc, #108]	@ (8007848 <HAL_TIM_Base_Start_IT+0xd4>)
 80077dc:	4293      	cmp	r3, r2
 80077de:	d009      	beq.n	80077f4 <HAL_TIM_Base_Start_IT+0x80>
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	4a19      	ldr	r2, [pc, #100]	@ (800784c <HAL_TIM_Base_Start_IT+0xd8>)
 80077e6:	4293      	cmp	r3, r2
 80077e8:	d004      	beq.n	80077f4 <HAL_TIM_Base_Start_IT+0x80>
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	4a18      	ldr	r2, [pc, #96]	@ (8007850 <HAL_TIM_Base_Start_IT+0xdc>)
 80077f0:	4293      	cmp	r3, r2
 80077f2:	d111      	bne.n	8007818 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	689b      	ldr	r3, [r3, #8]
 80077fa:	f003 0307 	and.w	r3, r3, #7
 80077fe:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	2b06      	cmp	r3, #6
 8007804:	d010      	beq.n	8007828 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	681a      	ldr	r2, [r3, #0]
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	f042 0201 	orr.w	r2, r2, #1
 8007814:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007816:	e007      	b.n	8007828 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	681a      	ldr	r2, [r3, #0]
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	f042 0201 	orr.w	r2, r2, #1
 8007826:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007828:	2300      	movs	r3, #0
}
 800782a:	4618      	mov	r0, r3
 800782c:	3714      	adds	r7, #20
 800782e:	46bd      	mov	sp, r7
 8007830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007834:	4770      	bx	lr
 8007836:	bf00      	nop
 8007838:	40010000 	.word	0x40010000
 800783c:	40000400 	.word	0x40000400
 8007840:	40000800 	.word	0x40000800
 8007844:	40000c00 	.word	0x40000c00
 8007848:	40010400 	.word	0x40010400
 800784c:	40014000 	.word	0x40014000
 8007850:	40001800 	.word	0x40001800

08007854 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007854:	b580      	push	{r7, lr}
 8007856:	b082      	sub	sp, #8
 8007858:	af00      	add	r7, sp, #0
 800785a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	2b00      	cmp	r3, #0
 8007860:	d101      	bne.n	8007866 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007862:	2301      	movs	r3, #1
 8007864:	e041      	b.n	80078ea <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800786c:	b2db      	uxtb	r3, r3
 800786e:	2b00      	cmp	r3, #0
 8007870:	d106      	bne.n	8007880 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	2200      	movs	r2, #0
 8007876:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800787a:	6878      	ldr	r0, [r7, #4]
 800787c:	f000 f839 	bl	80078f2 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	2202      	movs	r2, #2
 8007884:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	681a      	ldr	r2, [r3, #0]
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	3304      	adds	r3, #4
 8007890:	4619      	mov	r1, r3
 8007892:	4610      	mov	r0, r2
 8007894:	f000 fa8a 	bl	8007dac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	2201      	movs	r2, #1
 800789c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	2201      	movs	r2, #1
 80078a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	2201      	movs	r2, #1
 80078ac:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	2201      	movs	r2, #1
 80078b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	2201      	movs	r2, #1
 80078bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	2201      	movs	r2, #1
 80078c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	2201      	movs	r2, #1
 80078cc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	2201      	movs	r2, #1
 80078d4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	2201      	movs	r2, #1
 80078dc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	2201      	movs	r2, #1
 80078e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80078e8:	2300      	movs	r3, #0
}
 80078ea:	4618      	mov	r0, r3
 80078ec:	3708      	adds	r7, #8
 80078ee:	46bd      	mov	sp, r7
 80078f0:	bd80      	pop	{r7, pc}

080078f2 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80078f2:	b480      	push	{r7}
 80078f4:	b083      	sub	sp, #12
 80078f6:	af00      	add	r7, sp, #0
 80078f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80078fa:	bf00      	nop
 80078fc:	370c      	adds	r7, #12
 80078fe:	46bd      	mov	sp, r7
 8007900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007904:	4770      	bx	lr
	...

08007908 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007908:	b580      	push	{r7, lr}
 800790a:	b084      	sub	sp, #16
 800790c:	af00      	add	r7, sp, #0
 800790e:	6078      	str	r0, [r7, #4]
 8007910:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007912:	683b      	ldr	r3, [r7, #0]
 8007914:	2b00      	cmp	r3, #0
 8007916:	d109      	bne.n	800792c <HAL_TIM_PWM_Start+0x24>
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800791e:	b2db      	uxtb	r3, r3
 8007920:	2b01      	cmp	r3, #1
 8007922:	bf14      	ite	ne
 8007924:	2301      	movne	r3, #1
 8007926:	2300      	moveq	r3, #0
 8007928:	b2db      	uxtb	r3, r3
 800792a:	e022      	b.n	8007972 <HAL_TIM_PWM_Start+0x6a>
 800792c:	683b      	ldr	r3, [r7, #0]
 800792e:	2b04      	cmp	r3, #4
 8007930:	d109      	bne.n	8007946 <HAL_TIM_PWM_Start+0x3e>
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007938:	b2db      	uxtb	r3, r3
 800793a:	2b01      	cmp	r3, #1
 800793c:	bf14      	ite	ne
 800793e:	2301      	movne	r3, #1
 8007940:	2300      	moveq	r3, #0
 8007942:	b2db      	uxtb	r3, r3
 8007944:	e015      	b.n	8007972 <HAL_TIM_PWM_Start+0x6a>
 8007946:	683b      	ldr	r3, [r7, #0]
 8007948:	2b08      	cmp	r3, #8
 800794a:	d109      	bne.n	8007960 <HAL_TIM_PWM_Start+0x58>
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007952:	b2db      	uxtb	r3, r3
 8007954:	2b01      	cmp	r3, #1
 8007956:	bf14      	ite	ne
 8007958:	2301      	movne	r3, #1
 800795a:	2300      	moveq	r3, #0
 800795c:	b2db      	uxtb	r3, r3
 800795e:	e008      	b.n	8007972 <HAL_TIM_PWM_Start+0x6a>
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007966:	b2db      	uxtb	r3, r3
 8007968:	2b01      	cmp	r3, #1
 800796a:	bf14      	ite	ne
 800796c:	2301      	movne	r3, #1
 800796e:	2300      	moveq	r3, #0
 8007970:	b2db      	uxtb	r3, r3
 8007972:	2b00      	cmp	r3, #0
 8007974:	d001      	beq.n	800797a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8007976:	2301      	movs	r3, #1
 8007978:	e07c      	b.n	8007a74 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800797a:	683b      	ldr	r3, [r7, #0]
 800797c:	2b00      	cmp	r3, #0
 800797e:	d104      	bne.n	800798a <HAL_TIM_PWM_Start+0x82>
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	2202      	movs	r2, #2
 8007984:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007988:	e013      	b.n	80079b2 <HAL_TIM_PWM_Start+0xaa>
 800798a:	683b      	ldr	r3, [r7, #0]
 800798c:	2b04      	cmp	r3, #4
 800798e:	d104      	bne.n	800799a <HAL_TIM_PWM_Start+0x92>
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	2202      	movs	r2, #2
 8007994:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007998:	e00b      	b.n	80079b2 <HAL_TIM_PWM_Start+0xaa>
 800799a:	683b      	ldr	r3, [r7, #0]
 800799c:	2b08      	cmp	r3, #8
 800799e:	d104      	bne.n	80079aa <HAL_TIM_PWM_Start+0xa2>
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	2202      	movs	r2, #2
 80079a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80079a8:	e003      	b.n	80079b2 <HAL_TIM_PWM_Start+0xaa>
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	2202      	movs	r2, #2
 80079ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	2201      	movs	r2, #1
 80079b8:	6839      	ldr	r1, [r7, #0]
 80079ba:	4618      	mov	r0, r3
 80079bc:	f000 fce6 	bl	800838c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	4a2d      	ldr	r2, [pc, #180]	@ (8007a7c <HAL_TIM_PWM_Start+0x174>)
 80079c6:	4293      	cmp	r3, r2
 80079c8:	d004      	beq.n	80079d4 <HAL_TIM_PWM_Start+0xcc>
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	4a2c      	ldr	r2, [pc, #176]	@ (8007a80 <HAL_TIM_PWM_Start+0x178>)
 80079d0:	4293      	cmp	r3, r2
 80079d2:	d101      	bne.n	80079d8 <HAL_TIM_PWM_Start+0xd0>
 80079d4:	2301      	movs	r3, #1
 80079d6:	e000      	b.n	80079da <HAL_TIM_PWM_Start+0xd2>
 80079d8:	2300      	movs	r3, #0
 80079da:	2b00      	cmp	r3, #0
 80079dc:	d007      	beq.n	80079ee <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80079ec:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	4a22      	ldr	r2, [pc, #136]	@ (8007a7c <HAL_TIM_PWM_Start+0x174>)
 80079f4:	4293      	cmp	r3, r2
 80079f6:	d022      	beq.n	8007a3e <HAL_TIM_PWM_Start+0x136>
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007a00:	d01d      	beq.n	8007a3e <HAL_TIM_PWM_Start+0x136>
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	4a1f      	ldr	r2, [pc, #124]	@ (8007a84 <HAL_TIM_PWM_Start+0x17c>)
 8007a08:	4293      	cmp	r3, r2
 8007a0a:	d018      	beq.n	8007a3e <HAL_TIM_PWM_Start+0x136>
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	4a1d      	ldr	r2, [pc, #116]	@ (8007a88 <HAL_TIM_PWM_Start+0x180>)
 8007a12:	4293      	cmp	r3, r2
 8007a14:	d013      	beq.n	8007a3e <HAL_TIM_PWM_Start+0x136>
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	4a1c      	ldr	r2, [pc, #112]	@ (8007a8c <HAL_TIM_PWM_Start+0x184>)
 8007a1c:	4293      	cmp	r3, r2
 8007a1e:	d00e      	beq.n	8007a3e <HAL_TIM_PWM_Start+0x136>
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	4a16      	ldr	r2, [pc, #88]	@ (8007a80 <HAL_TIM_PWM_Start+0x178>)
 8007a26:	4293      	cmp	r3, r2
 8007a28:	d009      	beq.n	8007a3e <HAL_TIM_PWM_Start+0x136>
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	4a18      	ldr	r2, [pc, #96]	@ (8007a90 <HAL_TIM_PWM_Start+0x188>)
 8007a30:	4293      	cmp	r3, r2
 8007a32:	d004      	beq.n	8007a3e <HAL_TIM_PWM_Start+0x136>
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	4a16      	ldr	r2, [pc, #88]	@ (8007a94 <HAL_TIM_PWM_Start+0x18c>)
 8007a3a:	4293      	cmp	r3, r2
 8007a3c:	d111      	bne.n	8007a62 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	689b      	ldr	r3, [r3, #8]
 8007a44:	f003 0307 	and.w	r3, r3, #7
 8007a48:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	2b06      	cmp	r3, #6
 8007a4e:	d010      	beq.n	8007a72 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	681a      	ldr	r2, [r3, #0]
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	f042 0201 	orr.w	r2, r2, #1
 8007a5e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007a60:	e007      	b.n	8007a72 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	681a      	ldr	r2, [r3, #0]
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	f042 0201 	orr.w	r2, r2, #1
 8007a70:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007a72:	2300      	movs	r3, #0
}
 8007a74:	4618      	mov	r0, r3
 8007a76:	3710      	adds	r7, #16
 8007a78:	46bd      	mov	sp, r7
 8007a7a:	bd80      	pop	{r7, pc}
 8007a7c:	40010000 	.word	0x40010000
 8007a80:	40010400 	.word	0x40010400
 8007a84:	40000400 	.word	0x40000400
 8007a88:	40000800 	.word	0x40000800
 8007a8c:	40000c00 	.word	0x40000c00
 8007a90:	40014000 	.word	0x40014000
 8007a94:	40001800 	.word	0x40001800

08007a98 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007a98:	b580      	push	{r7, lr}
 8007a9a:	b086      	sub	sp, #24
 8007a9c:	af00      	add	r7, sp, #0
 8007a9e:	60f8      	str	r0, [r7, #12]
 8007aa0:	60b9      	str	r1, [r7, #8]
 8007aa2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007aa4:	2300      	movs	r3, #0
 8007aa6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007aae:	2b01      	cmp	r3, #1
 8007ab0:	d101      	bne.n	8007ab6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007ab2:	2302      	movs	r3, #2
 8007ab4:	e0ae      	b.n	8007c14 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	2201      	movs	r2, #1
 8007aba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	2b0c      	cmp	r3, #12
 8007ac2:	f200 809f 	bhi.w	8007c04 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8007ac6:	a201      	add	r2, pc, #4	@ (adr r2, 8007acc <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007ac8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007acc:	08007b01 	.word	0x08007b01
 8007ad0:	08007c05 	.word	0x08007c05
 8007ad4:	08007c05 	.word	0x08007c05
 8007ad8:	08007c05 	.word	0x08007c05
 8007adc:	08007b41 	.word	0x08007b41
 8007ae0:	08007c05 	.word	0x08007c05
 8007ae4:	08007c05 	.word	0x08007c05
 8007ae8:	08007c05 	.word	0x08007c05
 8007aec:	08007b83 	.word	0x08007b83
 8007af0:	08007c05 	.word	0x08007c05
 8007af4:	08007c05 	.word	0x08007c05
 8007af8:	08007c05 	.word	0x08007c05
 8007afc:	08007bc3 	.word	0x08007bc3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	68b9      	ldr	r1, [r7, #8]
 8007b06:	4618      	mov	r0, r3
 8007b08:	f000 f9f6 	bl	8007ef8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	699a      	ldr	r2, [r3, #24]
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	f042 0208 	orr.w	r2, r2, #8
 8007b1a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	699a      	ldr	r2, [r3, #24]
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	f022 0204 	bic.w	r2, r2, #4
 8007b2a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	6999      	ldr	r1, [r3, #24]
 8007b32:	68bb      	ldr	r3, [r7, #8]
 8007b34:	691a      	ldr	r2, [r3, #16]
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	430a      	orrs	r2, r1
 8007b3c:	619a      	str	r2, [r3, #24]
      break;
 8007b3e:	e064      	b.n	8007c0a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	68b9      	ldr	r1, [r7, #8]
 8007b46:	4618      	mov	r0, r3
 8007b48:	f000 fa46 	bl	8007fd8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	699a      	ldr	r2, [r3, #24]
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007b5a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	699a      	ldr	r2, [r3, #24]
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007b6a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	6999      	ldr	r1, [r3, #24]
 8007b72:	68bb      	ldr	r3, [r7, #8]
 8007b74:	691b      	ldr	r3, [r3, #16]
 8007b76:	021a      	lsls	r2, r3, #8
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	430a      	orrs	r2, r1
 8007b7e:	619a      	str	r2, [r3, #24]
      break;
 8007b80:	e043      	b.n	8007c0a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	68b9      	ldr	r1, [r7, #8]
 8007b88:	4618      	mov	r0, r3
 8007b8a:	f000 fa9b 	bl	80080c4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	69da      	ldr	r2, [r3, #28]
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	f042 0208 	orr.w	r2, r2, #8
 8007b9c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	69da      	ldr	r2, [r3, #28]
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	f022 0204 	bic.w	r2, r2, #4
 8007bac:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	69d9      	ldr	r1, [r3, #28]
 8007bb4:	68bb      	ldr	r3, [r7, #8]
 8007bb6:	691a      	ldr	r2, [r3, #16]
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	430a      	orrs	r2, r1
 8007bbe:	61da      	str	r2, [r3, #28]
      break;
 8007bc0:	e023      	b.n	8007c0a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	68b9      	ldr	r1, [r7, #8]
 8007bc8:	4618      	mov	r0, r3
 8007bca:	f000 faef 	bl	80081ac <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	69da      	ldr	r2, [r3, #28]
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007bdc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	69da      	ldr	r2, [r3, #28]
 8007be4:	68fb      	ldr	r3, [r7, #12]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007bec:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	69d9      	ldr	r1, [r3, #28]
 8007bf4:	68bb      	ldr	r3, [r7, #8]
 8007bf6:	691b      	ldr	r3, [r3, #16]
 8007bf8:	021a      	lsls	r2, r3, #8
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	430a      	orrs	r2, r1
 8007c00:	61da      	str	r2, [r3, #28]
      break;
 8007c02:	e002      	b.n	8007c0a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8007c04:	2301      	movs	r3, #1
 8007c06:	75fb      	strb	r3, [r7, #23]
      break;
 8007c08:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	2200      	movs	r2, #0
 8007c0e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007c12:	7dfb      	ldrb	r3, [r7, #23]
}
 8007c14:	4618      	mov	r0, r3
 8007c16:	3718      	adds	r7, #24
 8007c18:	46bd      	mov	sp, r7
 8007c1a:	bd80      	pop	{r7, pc}

08007c1c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007c1c:	b580      	push	{r7, lr}
 8007c1e:	b084      	sub	sp, #16
 8007c20:	af00      	add	r7, sp, #0
 8007c22:	6078      	str	r0, [r7, #4]
 8007c24:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007c26:	2300      	movs	r3, #0
 8007c28:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007c30:	2b01      	cmp	r3, #1
 8007c32:	d101      	bne.n	8007c38 <HAL_TIM_ConfigClockSource+0x1c>
 8007c34:	2302      	movs	r3, #2
 8007c36:	e0b4      	b.n	8007da2 <HAL_TIM_ConfigClockSource+0x186>
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	2201      	movs	r2, #1
 8007c3c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	2202      	movs	r2, #2
 8007c44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	689b      	ldr	r3, [r3, #8]
 8007c4e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007c50:	68bb      	ldr	r3, [r7, #8]
 8007c52:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8007c56:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007c58:	68bb      	ldr	r3, [r7, #8]
 8007c5a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007c5e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	68ba      	ldr	r2, [r7, #8]
 8007c66:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007c68:	683b      	ldr	r3, [r7, #0]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007c70:	d03e      	beq.n	8007cf0 <HAL_TIM_ConfigClockSource+0xd4>
 8007c72:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007c76:	f200 8087 	bhi.w	8007d88 <HAL_TIM_ConfigClockSource+0x16c>
 8007c7a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007c7e:	f000 8086 	beq.w	8007d8e <HAL_TIM_ConfigClockSource+0x172>
 8007c82:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007c86:	d87f      	bhi.n	8007d88 <HAL_TIM_ConfigClockSource+0x16c>
 8007c88:	2b70      	cmp	r3, #112	@ 0x70
 8007c8a:	d01a      	beq.n	8007cc2 <HAL_TIM_ConfigClockSource+0xa6>
 8007c8c:	2b70      	cmp	r3, #112	@ 0x70
 8007c8e:	d87b      	bhi.n	8007d88 <HAL_TIM_ConfigClockSource+0x16c>
 8007c90:	2b60      	cmp	r3, #96	@ 0x60
 8007c92:	d050      	beq.n	8007d36 <HAL_TIM_ConfigClockSource+0x11a>
 8007c94:	2b60      	cmp	r3, #96	@ 0x60
 8007c96:	d877      	bhi.n	8007d88 <HAL_TIM_ConfigClockSource+0x16c>
 8007c98:	2b50      	cmp	r3, #80	@ 0x50
 8007c9a:	d03c      	beq.n	8007d16 <HAL_TIM_ConfigClockSource+0xfa>
 8007c9c:	2b50      	cmp	r3, #80	@ 0x50
 8007c9e:	d873      	bhi.n	8007d88 <HAL_TIM_ConfigClockSource+0x16c>
 8007ca0:	2b40      	cmp	r3, #64	@ 0x40
 8007ca2:	d058      	beq.n	8007d56 <HAL_TIM_ConfigClockSource+0x13a>
 8007ca4:	2b40      	cmp	r3, #64	@ 0x40
 8007ca6:	d86f      	bhi.n	8007d88 <HAL_TIM_ConfigClockSource+0x16c>
 8007ca8:	2b30      	cmp	r3, #48	@ 0x30
 8007caa:	d064      	beq.n	8007d76 <HAL_TIM_ConfigClockSource+0x15a>
 8007cac:	2b30      	cmp	r3, #48	@ 0x30
 8007cae:	d86b      	bhi.n	8007d88 <HAL_TIM_ConfigClockSource+0x16c>
 8007cb0:	2b20      	cmp	r3, #32
 8007cb2:	d060      	beq.n	8007d76 <HAL_TIM_ConfigClockSource+0x15a>
 8007cb4:	2b20      	cmp	r3, #32
 8007cb6:	d867      	bhi.n	8007d88 <HAL_TIM_ConfigClockSource+0x16c>
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d05c      	beq.n	8007d76 <HAL_TIM_ConfigClockSource+0x15a>
 8007cbc:	2b10      	cmp	r3, #16
 8007cbe:	d05a      	beq.n	8007d76 <HAL_TIM_ConfigClockSource+0x15a>
 8007cc0:	e062      	b.n	8007d88 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007cc6:	683b      	ldr	r3, [r7, #0]
 8007cc8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007cca:	683b      	ldr	r3, [r7, #0]
 8007ccc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007cce:	683b      	ldr	r3, [r7, #0]
 8007cd0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007cd2:	f000 fb3b 	bl	800834c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	689b      	ldr	r3, [r3, #8]
 8007cdc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007cde:	68bb      	ldr	r3, [r7, #8]
 8007ce0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8007ce4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	68ba      	ldr	r2, [r7, #8]
 8007cec:	609a      	str	r2, [r3, #8]
      break;
 8007cee:	e04f      	b.n	8007d90 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007cf4:	683b      	ldr	r3, [r7, #0]
 8007cf6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007cf8:	683b      	ldr	r3, [r7, #0]
 8007cfa:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007cfc:	683b      	ldr	r3, [r7, #0]
 8007cfe:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007d00:	f000 fb24 	bl	800834c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	689a      	ldr	r2, [r3, #8]
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007d12:	609a      	str	r2, [r3, #8]
      break;
 8007d14:	e03c      	b.n	8007d90 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007d1a:	683b      	ldr	r3, [r7, #0]
 8007d1c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007d1e:	683b      	ldr	r3, [r7, #0]
 8007d20:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007d22:	461a      	mov	r2, r3
 8007d24:	f000 fa98 	bl	8008258 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	2150      	movs	r1, #80	@ 0x50
 8007d2e:	4618      	mov	r0, r3
 8007d30:	f000 faf1 	bl	8008316 <TIM_ITRx_SetConfig>
      break;
 8007d34:	e02c      	b.n	8007d90 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007d3a:	683b      	ldr	r3, [r7, #0]
 8007d3c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007d3e:	683b      	ldr	r3, [r7, #0]
 8007d40:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007d42:	461a      	mov	r2, r3
 8007d44:	f000 fab7 	bl	80082b6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	2160      	movs	r1, #96	@ 0x60
 8007d4e:	4618      	mov	r0, r3
 8007d50:	f000 fae1 	bl	8008316 <TIM_ITRx_SetConfig>
      break;
 8007d54:	e01c      	b.n	8007d90 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007d5a:	683b      	ldr	r3, [r7, #0]
 8007d5c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007d5e:	683b      	ldr	r3, [r7, #0]
 8007d60:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007d62:	461a      	mov	r2, r3
 8007d64:	f000 fa78 	bl	8008258 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	2140      	movs	r1, #64	@ 0x40
 8007d6e:	4618      	mov	r0, r3
 8007d70:	f000 fad1 	bl	8008316 <TIM_ITRx_SetConfig>
      break;
 8007d74:	e00c      	b.n	8007d90 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	681a      	ldr	r2, [r3, #0]
 8007d7a:	683b      	ldr	r3, [r7, #0]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	4619      	mov	r1, r3
 8007d80:	4610      	mov	r0, r2
 8007d82:	f000 fac8 	bl	8008316 <TIM_ITRx_SetConfig>
      break;
 8007d86:	e003      	b.n	8007d90 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007d88:	2301      	movs	r3, #1
 8007d8a:	73fb      	strb	r3, [r7, #15]
      break;
 8007d8c:	e000      	b.n	8007d90 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8007d8e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	2201      	movs	r2, #1
 8007d94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	2200      	movs	r2, #0
 8007d9c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007da0:	7bfb      	ldrb	r3, [r7, #15]
}
 8007da2:	4618      	mov	r0, r3
 8007da4:	3710      	adds	r7, #16
 8007da6:	46bd      	mov	sp, r7
 8007da8:	bd80      	pop	{r7, pc}
	...

08007dac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007dac:	b480      	push	{r7}
 8007dae:	b085      	sub	sp, #20
 8007db0:	af00      	add	r7, sp, #0
 8007db2:	6078      	str	r0, [r7, #4]
 8007db4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	4a43      	ldr	r2, [pc, #268]	@ (8007ecc <TIM_Base_SetConfig+0x120>)
 8007dc0:	4293      	cmp	r3, r2
 8007dc2:	d013      	beq.n	8007dec <TIM_Base_SetConfig+0x40>
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007dca:	d00f      	beq.n	8007dec <TIM_Base_SetConfig+0x40>
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	4a40      	ldr	r2, [pc, #256]	@ (8007ed0 <TIM_Base_SetConfig+0x124>)
 8007dd0:	4293      	cmp	r3, r2
 8007dd2:	d00b      	beq.n	8007dec <TIM_Base_SetConfig+0x40>
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	4a3f      	ldr	r2, [pc, #252]	@ (8007ed4 <TIM_Base_SetConfig+0x128>)
 8007dd8:	4293      	cmp	r3, r2
 8007dda:	d007      	beq.n	8007dec <TIM_Base_SetConfig+0x40>
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	4a3e      	ldr	r2, [pc, #248]	@ (8007ed8 <TIM_Base_SetConfig+0x12c>)
 8007de0:	4293      	cmp	r3, r2
 8007de2:	d003      	beq.n	8007dec <TIM_Base_SetConfig+0x40>
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	4a3d      	ldr	r2, [pc, #244]	@ (8007edc <TIM_Base_SetConfig+0x130>)
 8007de8:	4293      	cmp	r3, r2
 8007dea:	d108      	bne.n	8007dfe <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007df2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007df4:	683b      	ldr	r3, [r7, #0]
 8007df6:	685b      	ldr	r3, [r3, #4]
 8007df8:	68fa      	ldr	r2, [r7, #12]
 8007dfa:	4313      	orrs	r3, r2
 8007dfc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	4a32      	ldr	r2, [pc, #200]	@ (8007ecc <TIM_Base_SetConfig+0x120>)
 8007e02:	4293      	cmp	r3, r2
 8007e04:	d02b      	beq.n	8007e5e <TIM_Base_SetConfig+0xb2>
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007e0c:	d027      	beq.n	8007e5e <TIM_Base_SetConfig+0xb2>
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	4a2f      	ldr	r2, [pc, #188]	@ (8007ed0 <TIM_Base_SetConfig+0x124>)
 8007e12:	4293      	cmp	r3, r2
 8007e14:	d023      	beq.n	8007e5e <TIM_Base_SetConfig+0xb2>
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	4a2e      	ldr	r2, [pc, #184]	@ (8007ed4 <TIM_Base_SetConfig+0x128>)
 8007e1a:	4293      	cmp	r3, r2
 8007e1c:	d01f      	beq.n	8007e5e <TIM_Base_SetConfig+0xb2>
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	4a2d      	ldr	r2, [pc, #180]	@ (8007ed8 <TIM_Base_SetConfig+0x12c>)
 8007e22:	4293      	cmp	r3, r2
 8007e24:	d01b      	beq.n	8007e5e <TIM_Base_SetConfig+0xb2>
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	4a2c      	ldr	r2, [pc, #176]	@ (8007edc <TIM_Base_SetConfig+0x130>)
 8007e2a:	4293      	cmp	r3, r2
 8007e2c:	d017      	beq.n	8007e5e <TIM_Base_SetConfig+0xb2>
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	4a2b      	ldr	r2, [pc, #172]	@ (8007ee0 <TIM_Base_SetConfig+0x134>)
 8007e32:	4293      	cmp	r3, r2
 8007e34:	d013      	beq.n	8007e5e <TIM_Base_SetConfig+0xb2>
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	4a2a      	ldr	r2, [pc, #168]	@ (8007ee4 <TIM_Base_SetConfig+0x138>)
 8007e3a:	4293      	cmp	r3, r2
 8007e3c:	d00f      	beq.n	8007e5e <TIM_Base_SetConfig+0xb2>
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	4a29      	ldr	r2, [pc, #164]	@ (8007ee8 <TIM_Base_SetConfig+0x13c>)
 8007e42:	4293      	cmp	r3, r2
 8007e44:	d00b      	beq.n	8007e5e <TIM_Base_SetConfig+0xb2>
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	4a28      	ldr	r2, [pc, #160]	@ (8007eec <TIM_Base_SetConfig+0x140>)
 8007e4a:	4293      	cmp	r3, r2
 8007e4c:	d007      	beq.n	8007e5e <TIM_Base_SetConfig+0xb2>
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	4a27      	ldr	r2, [pc, #156]	@ (8007ef0 <TIM_Base_SetConfig+0x144>)
 8007e52:	4293      	cmp	r3, r2
 8007e54:	d003      	beq.n	8007e5e <TIM_Base_SetConfig+0xb2>
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	4a26      	ldr	r2, [pc, #152]	@ (8007ef4 <TIM_Base_SetConfig+0x148>)
 8007e5a:	4293      	cmp	r3, r2
 8007e5c:	d108      	bne.n	8007e70 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007e64:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007e66:	683b      	ldr	r3, [r7, #0]
 8007e68:	68db      	ldr	r3, [r3, #12]
 8007e6a:	68fa      	ldr	r2, [r7, #12]
 8007e6c:	4313      	orrs	r3, r2
 8007e6e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007e76:	683b      	ldr	r3, [r7, #0]
 8007e78:	695b      	ldr	r3, [r3, #20]
 8007e7a:	4313      	orrs	r3, r2
 8007e7c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007e7e:	683b      	ldr	r3, [r7, #0]
 8007e80:	689a      	ldr	r2, [r3, #8]
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007e86:	683b      	ldr	r3, [r7, #0]
 8007e88:	681a      	ldr	r2, [r3, #0]
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	4a0e      	ldr	r2, [pc, #56]	@ (8007ecc <TIM_Base_SetConfig+0x120>)
 8007e92:	4293      	cmp	r3, r2
 8007e94:	d003      	beq.n	8007e9e <TIM_Base_SetConfig+0xf2>
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	4a10      	ldr	r2, [pc, #64]	@ (8007edc <TIM_Base_SetConfig+0x130>)
 8007e9a:	4293      	cmp	r3, r2
 8007e9c:	d103      	bne.n	8007ea6 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007e9e:	683b      	ldr	r3, [r7, #0]
 8007ea0:	691a      	ldr	r2, [r3, #16]
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	f043 0204 	orr.w	r2, r3, #4
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	2201      	movs	r2, #1
 8007eb6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	68fa      	ldr	r2, [r7, #12]
 8007ebc:	601a      	str	r2, [r3, #0]
}
 8007ebe:	bf00      	nop
 8007ec0:	3714      	adds	r7, #20
 8007ec2:	46bd      	mov	sp, r7
 8007ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ec8:	4770      	bx	lr
 8007eca:	bf00      	nop
 8007ecc:	40010000 	.word	0x40010000
 8007ed0:	40000400 	.word	0x40000400
 8007ed4:	40000800 	.word	0x40000800
 8007ed8:	40000c00 	.word	0x40000c00
 8007edc:	40010400 	.word	0x40010400
 8007ee0:	40014000 	.word	0x40014000
 8007ee4:	40014400 	.word	0x40014400
 8007ee8:	40014800 	.word	0x40014800
 8007eec:	40001800 	.word	0x40001800
 8007ef0:	40001c00 	.word	0x40001c00
 8007ef4:	40002000 	.word	0x40002000

08007ef8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007ef8:	b480      	push	{r7}
 8007efa:	b087      	sub	sp, #28
 8007efc:	af00      	add	r7, sp, #0
 8007efe:	6078      	str	r0, [r7, #4]
 8007f00:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	6a1b      	ldr	r3, [r3, #32]
 8007f06:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	6a1b      	ldr	r3, [r3, #32]
 8007f0c:	f023 0201 	bic.w	r2, r3, #1
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	685b      	ldr	r3, [r3, #4]
 8007f18:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	699b      	ldr	r3, [r3, #24]
 8007f1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007f26:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	f023 0303 	bic.w	r3, r3, #3
 8007f2e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007f30:	683b      	ldr	r3, [r7, #0]
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	68fa      	ldr	r2, [r7, #12]
 8007f36:	4313      	orrs	r3, r2
 8007f38:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007f3a:	697b      	ldr	r3, [r7, #20]
 8007f3c:	f023 0302 	bic.w	r3, r3, #2
 8007f40:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007f42:	683b      	ldr	r3, [r7, #0]
 8007f44:	689b      	ldr	r3, [r3, #8]
 8007f46:	697a      	ldr	r2, [r7, #20]
 8007f48:	4313      	orrs	r3, r2
 8007f4a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	4a20      	ldr	r2, [pc, #128]	@ (8007fd0 <TIM_OC1_SetConfig+0xd8>)
 8007f50:	4293      	cmp	r3, r2
 8007f52:	d003      	beq.n	8007f5c <TIM_OC1_SetConfig+0x64>
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	4a1f      	ldr	r2, [pc, #124]	@ (8007fd4 <TIM_OC1_SetConfig+0xdc>)
 8007f58:	4293      	cmp	r3, r2
 8007f5a:	d10c      	bne.n	8007f76 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007f5c:	697b      	ldr	r3, [r7, #20]
 8007f5e:	f023 0308 	bic.w	r3, r3, #8
 8007f62:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007f64:	683b      	ldr	r3, [r7, #0]
 8007f66:	68db      	ldr	r3, [r3, #12]
 8007f68:	697a      	ldr	r2, [r7, #20]
 8007f6a:	4313      	orrs	r3, r2
 8007f6c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007f6e:	697b      	ldr	r3, [r7, #20]
 8007f70:	f023 0304 	bic.w	r3, r3, #4
 8007f74:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	4a15      	ldr	r2, [pc, #84]	@ (8007fd0 <TIM_OC1_SetConfig+0xd8>)
 8007f7a:	4293      	cmp	r3, r2
 8007f7c:	d003      	beq.n	8007f86 <TIM_OC1_SetConfig+0x8e>
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	4a14      	ldr	r2, [pc, #80]	@ (8007fd4 <TIM_OC1_SetConfig+0xdc>)
 8007f82:	4293      	cmp	r3, r2
 8007f84:	d111      	bne.n	8007faa <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007f86:	693b      	ldr	r3, [r7, #16]
 8007f88:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007f8c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007f8e:	693b      	ldr	r3, [r7, #16]
 8007f90:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007f94:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007f96:	683b      	ldr	r3, [r7, #0]
 8007f98:	695b      	ldr	r3, [r3, #20]
 8007f9a:	693a      	ldr	r2, [r7, #16]
 8007f9c:	4313      	orrs	r3, r2
 8007f9e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007fa0:	683b      	ldr	r3, [r7, #0]
 8007fa2:	699b      	ldr	r3, [r3, #24]
 8007fa4:	693a      	ldr	r2, [r7, #16]
 8007fa6:	4313      	orrs	r3, r2
 8007fa8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	693a      	ldr	r2, [r7, #16]
 8007fae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	68fa      	ldr	r2, [r7, #12]
 8007fb4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007fb6:	683b      	ldr	r3, [r7, #0]
 8007fb8:	685a      	ldr	r2, [r3, #4]
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	697a      	ldr	r2, [r7, #20]
 8007fc2:	621a      	str	r2, [r3, #32]
}
 8007fc4:	bf00      	nop
 8007fc6:	371c      	adds	r7, #28
 8007fc8:	46bd      	mov	sp, r7
 8007fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fce:	4770      	bx	lr
 8007fd0:	40010000 	.word	0x40010000
 8007fd4:	40010400 	.word	0x40010400

08007fd8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007fd8:	b480      	push	{r7}
 8007fda:	b087      	sub	sp, #28
 8007fdc:	af00      	add	r7, sp, #0
 8007fde:	6078      	str	r0, [r7, #4]
 8007fe0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	6a1b      	ldr	r3, [r3, #32]
 8007fe6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	6a1b      	ldr	r3, [r3, #32]
 8007fec:	f023 0210 	bic.w	r2, r3, #16
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	685b      	ldr	r3, [r3, #4]
 8007ff8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	699b      	ldr	r3, [r3, #24]
 8007ffe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008006:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800800e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008010:	683b      	ldr	r3, [r7, #0]
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	021b      	lsls	r3, r3, #8
 8008016:	68fa      	ldr	r2, [r7, #12]
 8008018:	4313      	orrs	r3, r2
 800801a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800801c:	697b      	ldr	r3, [r7, #20]
 800801e:	f023 0320 	bic.w	r3, r3, #32
 8008022:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008024:	683b      	ldr	r3, [r7, #0]
 8008026:	689b      	ldr	r3, [r3, #8]
 8008028:	011b      	lsls	r3, r3, #4
 800802a:	697a      	ldr	r2, [r7, #20]
 800802c:	4313      	orrs	r3, r2
 800802e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	4a22      	ldr	r2, [pc, #136]	@ (80080bc <TIM_OC2_SetConfig+0xe4>)
 8008034:	4293      	cmp	r3, r2
 8008036:	d003      	beq.n	8008040 <TIM_OC2_SetConfig+0x68>
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	4a21      	ldr	r2, [pc, #132]	@ (80080c0 <TIM_OC2_SetConfig+0xe8>)
 800803c:	4293      	cmp	r3, r2
 800803e:	d10d      	bne.n	800805c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008040:	697b      	ldr	r3, [r7, #20]
 8008042:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008046:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008048:	683b      	ldr	r3, [r7, #0]
 800804a:	68db      	ldr	r3, [r3, #12]
 800804c:	011b      	lsls	r3, r3, #4
 800804e:	697a      	ldr	r2, [r7, #20]
 8008050:	4313      	orrs	r3, r2
 8008052:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008054:	697b      	ldr	r3, [r7, #20]
 8008056:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800805a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	4a17      	ldr	r2, [pc, #92]	@ (80080bc <TIM_OC2_SetConfig+0xe4>)
 8008060:	4293      	cmp	r3, r2
 8008062:	d003      	beq.n	800806c <TIM_OC2_SetConfig+0x94>
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	4a16      	ldr	r2, [pc, #88]	@ (80080c0 <TIM_OC2_SetConfig+0xe8>)
 8008068:	4293      	cmp	r3, r2
 800806a:	d113      	bne.n	8008094 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800806c:	693b      	ldr	r3, [r7, #16]
 800806e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008072:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008074:	693b      	ldr	r3, [r7, #16]
 8008076:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800807a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800807c:	683b      	ldr	r3, [r7, #0]
 800807e:	695b      	ldr	r3, [r3, #20]
 8008080:	009b      	lsls	r3, r3, #2
 8008082:	693a      	ldr	r2, [r7, #16]
 8008084:	4313      	orrs	r3, r2
 8008086:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008088:	683b      	ldr	r3, [r7, #0]
 800808a:	699b      	ldr	r3, [r3, #24]
 800808c:	009b      	lsls	r3, r3, #2
 800808e:	693a      	ldr	r2, [r7, #16]
 8008090:	4313      	orrs	r3, r2
 8008092:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	693a      	ldr	r2, [r7, #16]
 8008098:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	68fa      	ldr	r2, [r7, #12]
 800809e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80080a0:	683b      	ldr	r3, [r7, #0]
 80080a2:	685a      	ldr	r2, [r3, #4]
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	697a      	ldr	r2, [r7, #20]
 80080ac:	621a      	str	r2, [r3, #32]
}
 80080ae:	bf00      	nop
 80080b0:	371c      	adds	r7, #28
 80080b2:	46bd      	mov	sp, r7
 80080b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080b8:	4770      	bx	lr
 80080ba:	bf00      	nop
 80080bc:	40010000 	.word	0x40010000
 80080c0:	40010400 	.word	0x40010400

080080c4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80080c4:	b480      	push	{r7}
 80080c6:	b087      	sub	sp, #28
 80080c8:	af00      	add	r7, sp, #0
 80080ca:	6078      	str	r0, [r7, #4]
 80080cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	6a1b      	ldr	r3, [r3, #32]
 80080d2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	6a1b      	ldr	r3, [r3, #32]
 80080d8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	685b      	ldr	r3, [r3, #4]
 80080e4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	69db      	ldr	r3, [r3, #28]
 80080ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80080f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	f023 0303 	bic.w	r3, r3, #3
 80080fa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80080fc:	683b      	ldr	r3, [r7, #0]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	68fa      	ldr	r2, [r7, #12]
 8008102:	4313      	orrs	r3, r2
 8008104:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008106:	697b      	ldr	r3, [r7, #20]
 8008108:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800810c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800810e:	683b      	ldr	r3, [r7, #0]
 8008110:	689b      	ldr	r3, [r3, #8]
 8008112:	021b      	lsls	r3, r3, #8
 8008114:	697a      	ldr	r2, [r7, #20]
 8008116:	4313      	orrs	r3, r2
 8008118:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	4a21      	ldr	r2, [pc, #132]	@ (80081a4 <TIM_OC3_SetConfig+0xe0>)
 800811e:	4293      	cmp	r3, r2
 8008120:	d003      	beq.n	800812a <TIM_OC3_SetConfig+0x66>
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	4a20      	ldr	r2, [pc, #128]	@ (80081a8 <TIM_OC3_SetConfig+0xe4>)
 8008126:	4293      	cmp	r3, r2
 8008128:	d10d      	bne.n	8008146 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800812a:	697b      	ldr	r3, [r7, #20]
 800812c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008130:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008132:	683b      	ldr	r3, [r7, #0]
 8008134:	68db      	ldr	r3, [r3, #12]
 8008136:	021b      	lsls	r3, r3, #8
 8008138:	697a      	ldr	r2, [r7, #20]
 800813a:	4313      	orrs	r3, r2
 800813c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800813e:	697b      	ldr	r3, [r7, #20]
 8008140:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008144:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	4a16      	ldr	r2, [pc, #88]	@ (80081a4 <TIM_OC3_SetConfig+0xe0>)
 800814a:	4293      	cmp	r3, r2
 800814c:	d003      	beq.n	8008156 <TIM_OC3_SetConfig+0x92>
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	4a15      	ldr	r2, [pc, #84]	@ (80081a8 <TIM_OC3_SetConfig+0xe4>)
 8008152:	4293      	cmp	r3, r2
 8008154:	d113      	bne.n	800817e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008156:	693b      	ldr	r3, [r7, #16]
 8008158:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800815c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800815e:	693b      	ldr	r3, [r7, #16]
 8008160:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008164:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008166:	683b      	ldr	r3, [r7, #0]
 8008168:	695b      	ldr	r3, [r3, #20]
 800816a:	011b      	lsls	r3, r3, #4
 800816c:	693a      	ldr	r2, [r7, #16]
 800816e:	4313      	orrs	r3, r2
 8008170:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008172:	683b      	ldr	r3, [r7, #0]
 8008174:	699b      	ldr	r3, [r3, #24]
 8008176:	011b      	lsls	r3, r3, #4
 8008178:	693a      	ldr	r2, [r7, #16]
 800817a:	4313      	orrs	r3, r2
 800817c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	693a      	ldr	r2, [r7, #16]
 8008182:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	68fa      	ldr	r2, [r7, #12]
 8008188:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800818a:	683b      	ldr	r3, [r7, #0]
 800818c:	685a      	ldr	r2, [r3, #4]
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	697a      	ldr	r2, [r7, #20]
 8008196:	621a      	str	r2, [r3, #32]
}
 8008198:	bf00      	nop
 800819a:	371c      	adds	r7, #28
 800819c:	46bd      	mov	sp, r7
 800819e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081a2:	4770      	bx	lr
 80081a4:	40010000 	.word	0x40010000
 80081a8:	40010400 	.word	0x40010400

080081ac <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80081ac:	b480      	push	{r7}
 80081ae:	b087      	sub	sp, #28
 80081b0:	af00      	add	r7, sp, #0
 80081b2:	6078      	str	r0, [r7, #4]
 80081b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	6a1b      	ldr	r3, [r3, #32]
 80081ba:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	6a1b      	ldr	r3, [r3, #32]
 80081c0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	685b      	ldr	r3, [r3, #4]
 80081cc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	69db      	ldr	r3, [r3, #28]
 80081d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80081da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80081e2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80081e4:	683b      	ldr	r3, [r7, #0]
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	021b      	lsls	r3, r3, #8
 80081ea:	68fa      	ldr	r2, [r7, #12]
 80081ec:	4313      	orrs	r3, r2
 80081ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80081f0:	693b      	ldr	r3, [r7, #16]
 80081f2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80081f6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80081f8:	683b      	ldr	r3, [r7, #0]
 80081fa:	689b      	ldr	r3, [r3, #8]
 80081fc:	031b      	lsls	r3, r3, #12
 80081fe:	693a      	ldr	r2, [r7, #16]
 8008200:	4313      	orrs	r3, r2
 8008202:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	4a12      	ldr	r2, [pc, #72]	@ (8008250 <TIM_OC4_SetConfig+0xa4>)
 8008208:	4293      	cmp	r3, r2
 800820a:	d003      	beq.n	8008214 <TIM_OC4_SetConfig+0x68>
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	4a11      	ldr	r2, [pc, #68]	@ (8008254 <TIM_OC4_SetConfig+0xa8>)
 8008210:	4293      	cmp	r3, r2
 8008212:	d109      	bne.n	8008228 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008214:	697b      	ldr	r3, [r7, #20]
 8008216:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800821a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800821c:	683b      	ldr	r3, [r7, #0]
 800821e:	695b      	ldr	r3, [r3, #20]
 8008220:	019b      	lsls	r3, r3, #6
 8008222:	697a      	ldr	r2, [r7, #20]
 8008224:	4313      	orrs	r3, r2
 8008226:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	697a      	ldr	r2, [r7, #20]
 800822c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	68fa      	ldr	r2, [r7, #12]
 8008232:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008234:	683b      	ldr	r3, [r7, #0]
 8008236:	685a      	ldr	r2, [r3, #4]
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	693a      	ldr	r2, [r7, #16]
 8008240:	621a      	str	r2, [r3, #32]
}
 8008242:	bf00      	nop
 8008244:	371c      	adds	r7, #28
 8008246:	46bd      	mov	sp, r7
 8008248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800824c:	4770      	bx	lr
 800824e:	bf00      	nop
 8008250:	40010000 	.word	0x40010000
 8008254:	40010400 	.word	0x40010400

08008258 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008258:	b480      	push	{r7}
 800825a:	b087      	sub	sp, #28
 800825c:	af00      	add	r7, sp, #0
 800825e:	60f8      	str	r0, [r7, #12]
 8008260:	60b9      	str	r1, [r7, #8]
 8008262:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	6a1b      	ldr	r3, [r3, #32]
 8008268:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800826a:	68fb      	ldr	r3, [r7, #12]
 800826c:	6a1b      	ldr	r3, [r3, #32]
 800826e:	f023 0201 	bic.w	r2, r3, #1
 8008272:	68fb      	ldr	r3, [r7, #12]
 8008274:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	699b      	ldr	r3, [r3, #24]
 800827a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800827c:	693b      	ldr	r3, [r7, #16]
 800827e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008282:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	011b      	lsls	r3, r3, #4
 8008288:	693a      	ldr	r2, [r7, #16]
 800828a:	4313      	orrs	r3, r2
 800828c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800828e:	697b      	ldr	r3, [r7, #20]
 8008290:	f023 030a 	bic.w	r3, r3, #10
 8008294:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008296:	697a      	ldr	r2, [r7, #20]
 8008298:	68bb      	ldr	r3, [r7, #8]
 800829a:	4313      	orrs	r3, r2
 800829c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	693a      	ldr	r2, [r7, #16]
 80082a2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80082a4:	68fb      	ldr	r3, [r7, #12]
 80082a6:	697a      	ldr	r2, [r7, #20]
 80082a8:	621a      	str	r2, [r3, #32]
}
 80082aa:	bf00      	nop
 80082ac:	371c      	adds	r7, #28
 80082ae:	46bd      	mov	sp, r7
 80082b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082b4:	4770      	bx	lr

080082b6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80082b6:	b480      	push	{r7}
 80082b8:	b087      	sub	sp, #28
 80082ba:	af00      	add	r7, sp, #0
 80082bc:	60f8      	str	r0, [r7, #12]
 80082be:	60b9      	str	r1, [r7, #8]
 80082c0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	6a1b      	ldr	r3, [r3, #32]
 80082c6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80082c8:	68fb      	ldr	r3, [r7, #12]
 80082ca:	6a1b      	ldr	r3, [r3, #32]
 80082cc:	f023 0210 	bic.w	r2, r3, #16
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	699b      	ldr	r3, [r3, #24]
 80082d8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80082da:	693b      	ldr	r3, [r7, #16]
 80082dc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80082e0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	031b      	lsls	r3, r3, #12
 80082e6:	693a      	ldr	r2, [r7, #16]
 80082e8:	4313      	orrs	r3, r2
 80082ea:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80082ec:	697b      	ldr	r3, [r7, #20]
 80082ee:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80082f2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80082f4:	68bb      	ldr	r3, [r7, #8]
 80082f6:	011b      	lsls	r3, r3, #4
 80082f8:	697a      	ldr	r2, [r7, #20]
 80082fa:	4313      	orrs	r3, r2
 80082fc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80082fe:	68fb      	ldr	r3, [r7, #12]
 8008300:	693a      	ldr	r2, [r7, #16]
 8008302:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	697a      	ldr	r2, [r7, #20]
 8008308:	621a      	str	r2, [r3, #32]
}
 800830a:	bf00      	nop
 800830c:	371c      	adds	r7, #28
 800830e:	46bd      	mov	sp, r7
 8008310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008314:	4770      	bx	lr

08008316 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008316:	b480      	push	{r7}
 8008318:	b085      	sub	sp, #20
 800831a:	af00      	add	r7, sp, #0
 800831c:	6078      	str	r0, [r7, #4]
 800831e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	689b      	ldr	r3, [r3, #8]
 8008324:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800832c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800832e:	683a      	ldr	r2, [r7, #0]
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	4313      	orrs	r3, r2
 8008334:	f043 0307 	orr.w	r3, r3, #7
 8008338:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	68fa      	ldr	r2, [r7, #12]
 800833e:	609a      	str	r2, [r3, #8]
}
 8008340:	bf00      	nop
 8008342:	3714      	adds	r7, #20
 8008344:	46bd      	mov	sp, r7
 8008346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800834a:	4770      	bx	lr

0800834c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800834c:	b480      	push	{r7}
 800834e:	b087      	sub	sp, #28
 8008350:	af00      	add	r7, sp, #0
 8008352:	60f8      	str	r0, [r7, #12]
 8008354:	60b9      	str	r1, [r7, #8]
 8008356:	607a      	str	r2, [r7, #4]
 8008358:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	689b      	ldr	r3, [r3, #8]
 800835e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008360:	697b      	ldr	r3, [r7, #20]
 8008362:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008366:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008368:	683b      	ldr	r3, [r7, #0]
 800836a:	021a      	lsls	r2, r3, #8
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	431a      	orrs	r2, r3
 8008370:	68bb      	ldr	r3, [r7, #8]
 8008372:	4313      	orrs	r3, r2
 8008374:	697a      	ldr	r2, [r7, #20]
 8008376:	4313      	orrs	r3, r2
 8008378:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800837a:	68fb      	ldr	r3, [r7, #12]
 800837c:	697a      	ldr	r2, [r7, #20]
 800837e:	609a      	str	r2, [r3, #8]
}
 8008380:	bf00      	nop
 8008382:	371c      	adds	r7, #28
 8008384:	46bd      	mov	sp, r7
 8008386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800838a:	4770      	bx	lr

0800838c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800838c:	b480      	push	{r7}
 800838e:	b087      	sub	sp, #28
 8008390:	af00      	add	r7, sp, #0
 8008392:	60f8      	str	r0, [r7, #12]
 8008394:	60b9      	str	r1, [r7, #8]
 8008396:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008398:	68bb      	ldr	r3, [r7, #8]
 800839a:	f003 031f 	and.w	r3, r3, #31
 800839e:	2201      	movs	r2, #1
 80083a0:	fa02 f303 	lsl.w	r3, r2, r3
 80083a4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80083a6:	68fb      	ldr	r3, [r7, #12]
 80083a8:	6a1a      	ldr	r2, [r3, #32]
 80083aa:	697b      	ldr	r3, [r7, #20]
 80083ac:	43db      	mvns	r3, r3
 80083ae:	401a      	ands	r2, r3
 80083b0:	68fb      	ldr	r3, [r7, #12]
 80083b2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80083b4:	68fb      	ldr	r3, [r7, #12]
 80083b6:	6a1a      	ldr	r2, [r3, #32]
 80083b8:	68bb      	ldr	r3, [r7, #8]
 80083ba:	f003 031f 	and.w	r3, r3, #31
 80083be:	6879      	ldr	r1, [r7, #4]
 80083c0:	fa01 f303 	lsl.w	r3, r1, r3
 80083c4:	431a      	orrs	r2, r3
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	621a      	str	r2, [r3, #32]
}
 80083ca:	bf00      	nop
 80083cc:	371c      	adds	r7, #28
 80083ce:	46bd      	mov	sp, r7
 80083d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083d4:	4770      	bx	lr
	...

080083d8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80083d8:	b480      	push	{r7}
 80083da:	b085      	sub	sp, #20
 80083dc:	af00      	add	r7, sp, #0
 80083de:	6078      	str	r0, [r7, #4]
 80083e0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80083e8:	2b01      	cmp	r3, #1
 80083ea:	d101      	bne.n	80083f0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80083ec:	2302      	movs	r3, #2
 80083ee:	e05a      	b.n	80084a6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	2201      	movs	r2, #1
 80083f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	2202      	movs	r2, #2
 80083fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	685b      	ldr	r3, [r3, #4]
 8008406:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	689b      	ldr	r3, [r3, #8]
 800840e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008416:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008418:	683b      	ldr	r3, [r7, #0]
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	68fa      	ldr	r2, [r7, #12]
 800841e:	4313      	orrs	r3, r2
 8008420:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	681b      	ldr	r3, [r3, #0]
 8008426:	68fa      	ldr	r2, [r7, #12]
 8008428:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	4a21      	ldr	r2, [pc, #132]	@ (80084b4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008430:	4293      	cmp	r3, r2
 8008432:	d022      	beq.n	800847a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800843c:	d01d      	beq.n	800847a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	4a1d      	ldr	r2, [pc, #116]	@ (80084b8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8008444:	4293      	cmp	r3, r2
 8008446:	d018      	beq.n	800847a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	4a1b      	ldr	r2, [pc, #108]	@ (80084bc <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800844e:	4293      	cmp	r3, r2
 8008450:	d013      	beq.n	800847a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	4a1a      	ldr	r2, [pc, #104]	@ (80084c0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8008458:	4293      	cmp	r3, r2
 800845a:	d00e      	beq.n	800847a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	4a18      	ldr	r2, [pc, #96]	@ (80084c4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8008462:	4293      	cmp	r3, r2
 8008464:	d009      	beq.n	800847a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	4a17      	ldr	r2, [pc, #92]	@ (80084c8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800846c:	4293      	cmp	r3, r2
 800846e:	d004      	beq.n	800847a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	4a15      	ldr	r2, [pc, #84]	@ (80084cc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8008476:	4293      	cmp	r3, r2
 8008478:	d10c      	bne.n	8008494 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800847a:	68bb      	ldr	r3, [r7, #8]
 800847c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008480:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008482:	683b      	ldr	r3, [r7, #0]
 8008484:	685b      	ldr	r3, [r3, #4]
 8008486:	68ba      	ldr	r2, [r7, #8]
 8008488:	4313      	orrs	r3, r2
 800848a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	68ba      	ldr	r2, [r7, #8]
 8008492:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	2201      	movs	r2, #1
 8008498:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	2200      	movs	r2, #0
 80084a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80084a4:	2300      	movs	r3, #0
}
 80084a6:	4618      	mov	r0, r3
 80084a8:	3714      	adds	r7, #20
 80084aa:	46bd      	mov	sp, r7
 80084ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084b0:	4770      	bx	lr
 80084b2:	bf00      	nop
 80084b4:	40010000 	.word	0x40010000
 80084b8:	40000400 	.word	0x40000400
 80084bc:	40000800 	.word	0x40000800
 80084c0:	40000c00 	.word	0x40000c00
 80084c4:	40010400 	.word	0x40010400
 80084c8:	40014000 	.word	0x40014000
 80084cc:	40001800 	.word	0x40001800

080084d0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80084d0:	b580      	push	{r7, lr}
 80084d2:	b082      	sub	sp, #8
 80084d4:	af00      	add	r7, sp, #0
 80084d6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	2b00      	cmp	r3, #0
 80084dc:	d101      	bne.n	80084e2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80084de:	2301      	movs	r3, #1
 80084e0:	e042      	b.n	8008568 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80084e8:	b2db      	uxtb	r3, r3
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	d106      	bne.n	80084fc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	2200      	movs	r2, #0
 80084f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80084f6:	6878      	ldr	r0, [r7, #4]
 80084f8:	f7fb fb4e 	bl	8003b98 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	2224      	movs	r2, #36	@ 0x24
 8008500:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	68da      	ldr	r2, [r3, #12]
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008512:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008514:	6878      	ldr	r0, [r7, #4]
 8008516:	f000 fe09 	bl	800912c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	691a      	ldr	r2, [r3, #16]
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008528:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	695a      	ldr	r2, [r3, #20]
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008538:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	68da      	ldr	r2, [r3, #12]
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008548:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	2200      	movs	r2, #0
 800854e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	2220      	movs	r2, #32
 8008554:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	2220      	movs	r2, #32
 800855c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	2200      	movs	r2, #0
 8008564:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8008566:	2300      	movs	r3, #0
}
 8008568:	4618      	mov	r0, r3
 800856a:	3708      	adds	r7, #8
 800856c:	46bd      	mov	sp, r7
 800856e:	bd80      	pop	{r7, pc}

08008570 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008570:	b580      	push	{r7, lr}
 8008572:	b08a      	sub	sp, #40	@ 0x28
 8008574:	af02      	add	r7, sp, #8
 8008576:	60f8      	str	r0, [r7, #12]
 8008578:	60b9      	str	r1, [r7, #8]
 800857a:	603b      	str	r3, [r7, #0]
 800857c:	4613      	mov	r3, r2
 800857e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8008580:	2300      	movs	r3, #0
 8008582:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008584:	68fb      	ldr	r3, [r7, #12]
 8008586:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800858a:	b2db      	uxtb	r3, r3
 800858c:	2b20      	cmp	r3, #32
 800858e:	d175      	bne.n	800867c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8008590:	68bb      	ldr	r3, [r7, #8]
 8008592:	2b00      	cmp	r3, #0
 8008594:	d002      	beq.n	800859c <HAL_UART_Transmit+0x2c>
 8008596:	88fb      	ldrh	r3, [r7, #6]
 8008598:	2b00      	cmp	r3, #0
 800859a:	d101      	bne.n	80085a0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800859c:	2301      	movs	r3, #1
 800859e:	e06e      	b.n	800867e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80085a0:	68fb      	ldr	r3, [r7, #12]
 80085a2:	2200      	movs	r2, #0
 80085a4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80085a6:	68fb      	ldr	r3, [r7, #12]
 80085a8:	2221      	movs	r2, #33	@ 0x21
 80085aa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80085ae:	f7fc f8a9 	bl	8004704 <HAL_GetTick>
 80085b2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80085b4:	68fb      	ldr	r3, [r7, #12]
 80085b6:	88fa      	ldrh	r2, [r7, #6]
 80085b8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	88fa      	ldrh	r2, [r7, #6]
 80085be:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	689b      	ldr	r3, [r3, #8]
 80085c4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80085c8:	d108      	bne.n	80085dc <HAL_UART_Transmit+0x6c>
 80085ca:	68fb      	ldr	r3, [r7, #12]
 80085cc:	691b      	ldr	r3, [r3, #16]
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	d104      	bne.n	80085dc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80085d2:	2300      	movs	r3, #0
 80085d4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80085d6:	68bb      	ldr	r3, [r7, #8]
 80085d8:	61bb      	str	r3, [r7, #24]
 80085da:	e003      	b.n	80085e4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80085dc:	68bb      	ldr	r3, [r7, #8]
 80085de:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80085e0:	2300      	movs	r3, #0
 80085e2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80085e4:	e02e      	b.n	8008644 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80085e6:	683b      	ldr	r3, [r7, #0]
 80085e8:	9300      	str	r3, [sp, #0]
 80085ea:	697b      	ldr	r3, [r7, #20]
 80085ec:	2200      	movs	r2, #0
 80085ee:	2180      	movs	r1, #128	@ 0x80
 80085f0:	68f8      	ldr	r0, [r7, #12]
 80085f2:	f000 fb6d 	bl	8008cd0 <UART_WaitOnFlagUntilTimeout>
 80085f6:	4603      	mov	r3, r0
 80085f8:	2b00      	cmp	r3, #0
 80085fa:	d005      	beq.n	8008608 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	2220      	movs	r2, #32
 8008600:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8008604:	2303      	movs	r3, #3
 8008606:	e03a      	b.n	800867e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8008608:	69fb      	ldr	r3, [r7, #28]
 800860a:	2b00      	cmp	r3, #0
 800860c:	d10b      	bne.n	8008626 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800860e:	69bb      	ldr	r3, [r7, #24]
 8008610:	881b      	ldrh	r3, [r3, #0]
 8008612:	461a      	mov	r2, r3
 8008614:	68fb      	ldr	r3, [r7, #12]
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800861c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800861e:	69bb      	ldr	r3, [r7, #24]
 8008620:	3302      	adds	r3, #2
 8008622:	61bb      	str	r3, [r7, #24]
 8008624:	e007      	b.n	8008636 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8008626:	69fb      	ldr	r3, [r7, #28]
 8008628:	781a      	ldrb	r2, [r3, #0]
 800862a:	68fb      	ldr	r3, [r7, #12]
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8008630:	69fb      	ldr	r3, [r7, #28]
 8008632:	3301      	adds	r3, #1
 8008634:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800863a:	b29b      	uxth	r3, r3
 800863c:	3b01      	subs	r3, #1
 800863e:	b29a      	uxth	r2, r3
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8008644:	68fb      	ldr	r3, [r7, #12]
 8008646:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008648:	b29b      	uxth	r3, r3
 800864a:	2b00      	cmp	r3, #0
 800864c:	d1cb      	bne.n	80085e6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800864e:	683b      	ldr	r3, [r7, #0]
 8008650:	9300      	str	r3, [sp, #0]
 8008652:	697b      	ldr	r3, [r7, #20]
 8008654:	2200      	movs	r2, #0
 8008656:	2140      	movs	r1, #64	@ 0x40
 8008658:	68f8      	ldr	r0, [r7, #12]
 800865a:	f000 fb39 	bl	8008cd0 <UART_WaitOnFlagUntilTimeout>
 800865e:	4603      	mov	r3, r0
 8008660:	2b00      	cmp	r3, #0
 8008662:	d005      	beq.n	8008670 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008664:	68fb      	ldr	r3, [r7, #12]
 8008666:	2220      	movs	r2, #32
 8008668:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800866c:	2303      	movs	r3, #3
 800866e:	e006      	b.n	800867e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008670:	68fb      	ldr	r3, [r7, #12]
 8008672:	2220      	movs	r2, #32
 8008674:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8008678:	2300      	movs	r3, #0
 800867a:	e000      	b.n	800867e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800867c:	2302      	movs	r3, #2
  }
}
 800867e:	4618      	mov	r0, r3
 8008680:	3720      	adds	r7, #32
 8008682:	46bd      	mov	sp, r7
 8008684:	bd80      	pop	{r7, pc}

08008686 <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008686:	b580      	push	{r7, lr}
 8008688:	b08c      	sub	sp, #48	@ 0x30
 800868a:	af00      	add	r7, sp, #0
 800868c:	60f8      	str	r0, [r7, #12]
 800868e:	60b9      	str	r1, [r7, #8]
 8008690:	4613      	mov	r3, r2
 8008692:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008694:	68fb      	ldr	r3, [r7, #12]
 8008696:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800869a:	b2db      	uxtb	r3, r3
 800869c:	2b20      	cmp	r3, #32
 800869e:	d14a      	bne.n	8008736 <HAL_UARTEx_ReceiveToIdle_IT+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 80086a0:	68bb      	ldr	r3, [r7, #8]
 80086a2:	2b00      	cmp	r3, #0
 80086a4:	d002      	beq.n	80086ac <HAL_UARTEx_ReceiveToIdle_IT+0x26>
 80086a6:	88fb      	ldrh	r3, [r7, #6]
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	d101      	bne.n	80086b0 <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
    {
      return HAL_ERROR;
 80086ac:	2301      	movs	r3, #1
 80086ae:	e043      	b.n	8008738 <HAL_UARTEx_ReceiveToIdle_IT+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 80086b0:	68fb      	ldr	r3, [r7, #12]
 80086b2:	2201      	movs	r2, #1
 80086b4:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 80086b6:	68fb      	ldr	r3, [r7, #12]
 80086b8:	2200      	movs	r2, #0
 80086ba:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_IT(huart, pData, Size);
 80086bc:	88fb      	ldrh	r3, [r7, #6]
 80086be:	461a      	mov	r2, r3
 80086c0:	68b9      	ldr	r1, [r7, #8]
 80086c2:	68f8      	ldr	r0, [r7, #12]
 80086c4:	f000 fb5d 	bl	8008d82 <UART_Start_Receive_IT>
 80086c8:	4603      	mov	r3, r0
 80086ca:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 80086ce:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80086d2:	2b00      	cmp	r3, #0
 80086d4:	d12c      	bne.n	8008730 <HAL_UARTEx_ReceiveToIdle_IT+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80086d6:	68fb      	ldr	r3, [r7, #12]
 80086d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80086da:	2b01      	cmp	r3, #1
 80086dc:	d125      	bne.n	800872a <HAL_UARTEx_ReceiveToIdle_IT+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 80086de:	2300      	movs	r3, #0
 80086e0:	613b      	str	r3, [r7, #16]
 80086e2:	68fb      	ldr	r3, [r7, #12]
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	613b      	str	r3, [r7, #16]
 80086ea:	68fb      	ldr	r3, [r7, #12]
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	685b      	ldr	r3, [r3, #4]
 80086f0:	613b      	str	r3, [r7, #16]
 80086f2:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80086f4:	68fb      	ldr	r3, [r7, #12]
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	330c      	adds	r3, #12
 80086fa:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086fc:	69bb      	ldr	r3, [r7, #24]
 80086fe:	e853 3f00 	ldrex	r3, [r3]
 8008702:	617b      	str	r3, [r7, #20]
   return(result);
 8008704:	697b      	ldr	r3, [r7, #20]
 8008706:	f043 0310 	orr.w	r3, r3, #16
 800870a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	330c      	adds	r3, #12
 8008712:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008714:	627a      	str	r2, [r7, #36]	@ 0x24
 8008716:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008718:	6a39      	ldr	r1, [r7, #32]
 800871a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800871c:	e841 2300 	strex	r3, r2, [r1]
 8008720:	61fb      	str	r3, [r7, #28]
   return(result);
 8008722:	69fb      	ldr	r3, [r7, #28]
 8008724:	2b00      	cmp	r3, #0
 8008726:	d1e5      	bne.n	80086f4 <HAL_UARTEx_ReceiveToIdle_IT+0x6e>
 8008728:	e002      	b.n	8008730 <HAL_UARTEx_ReceiveToIdle_IT+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 800872a:	2301      	movs	r3, #1
 800872c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 8008730:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8008734:	e000      	b.n	8008738 <HAL_UARTEx_ReceiveToIdle_IT+0xb2>
  }
  else
  {
    return HAL_BUSY;
 8008736:	2302      	movs	r3, #2
  }
}
 8008738:	4618      	mov	r0, r3
 800873a:	3730      	adds	r7, #48	@ 0x30
 800873c:	46bd      	mov	sp, r7
 800873e:	bd80      	pop	{r7, pc}

08008740 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008740:	b580      	push	{r7, lr}
 8008742:	b0ba      	sub	sp, #232	@ 0xe8
 8008744:	af00      	add	r7, sp, #0
 8008746:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	68db      	ldr	r3, [r3, #12]
 8008758:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	695b      	ldr	r3, [r3, #20]
 8008762:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8008766:	2300      	movs	r3, #0
 8008768:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800876c:	2300      	movs	r3, #0
 800876e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8008772:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008776:	f003 030f 	and.w	r3, r3, #15
 800877a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800877e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008782:	2b00      	cmp	r3, #0
 8008784:	d10f      	bne.n	80087a6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008786:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800878a:	f003 0320 	and.w	r3, r3, #32
 800878e:	2b00      	cmp	r3, #0
 8008790:	d009      	beq.n	80087a6 <HAL_UART_IRQHandler+0x66>
 8008792:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008796:	f003 0320 	and.w	r3, r3, #32
 800879a:	2b00      	cmp	r3, #0
 800879c:	d003      	beq.n	80087a6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800879e:	6878      	ldr	r0, [r7, #4]
 80087a0:	f000 fc05 	bl	8008fae <UART_Receive_IT>
      return;
 80087a4:	e273      	b.n	8008c8e <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80087a6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80087aa:	2b00      	cmp	r3, #0
 80087ac:	f000 80de 	beq.w	800896c <HAL_UART_IRQHandler+0x22c>
 80087b0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80087b4:	f003 0301 	and.w	r3, r3, #1
 80087b8:	2b00      	cmp	r3, #0
 80087ba:	d106      	bne.n	80087ca <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80087bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80087c0:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80087c4:	2b00      	cmp	r3, #0
 80087c6:	f000 80d1 	beq.w	800896c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80087ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80087ce:	f003 0301 	and.w	r3, r3, #1
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	d00b      	beq.n	80087ee <HAL_UART_IRQHandler+0xae>
 80087d6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80087da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80087de:	2b00      	cmp	r3, #0
 80087e0:	d005      	beq.n	80087ee <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80087e6:	f043 0201 	orr.w	r2, r3, #1
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80087ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80087f2:	f003 0304 	and.w	r3, r3, #4
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	d00b      	beq.n	8008812 <HAL_UART_IRQHandler+0xd2>
 80087fa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80087fe:	f003 0301 	and.w	r3, r3, #1
 8008802:	2b00      	cmp	r3, #0
 8008804:	d005      	beq.n	8008812 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800880a:	f043 0202 	orr.w	r2, r3, #2
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008812:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008816:	f003 0302 	and.w	r3, r3, #2
 800881a:	2b00      	cmp	r3, #0
 800881c:	d00b      	beq.n	8008836 <HAL_UART_IRQHandler+0xf6>
 800881e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008822:	f003 0301 	and.w	r3, r3, #1
 8008826:	2b00      	cmp	r3, #0
 8008828:	d005      	beq.n	8008836 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800882e:	f043 0204 	orr.w	r2, r3, #4
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8008836:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800883a:	f003 0308 	and.w	r3, r3, #8
 800883e:	2b00      	cmp	r3, #0
 8008840:	d011      	beq.n	8008866 <HAL_UART_IRQHandler+0x126>
 8008842:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008846:	f003 0320 	and.w	r3, r3, #32
 800884a:	2b00      	cmp	r3, #0
 800884c:	d105      	bne.n	800885a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800884e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008852:	f003 0301 	and.w	r3, r3, #1
 8008856:	2b00      	cmp	r3, #0
 8008858:	d005      	beq.n	8008866 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800885e:	f043 0208 	orr.w	r2, r3, #8
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800886a:	2b00      	cmp	r3, #0
 800886c:	f000 820a 	beq.w	8008c84 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008870:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008874:	f003 0320 	and.w	r3, r3, #32
 8008878:	2b00      	cmp	r3, #0
 800887a:	d008      	beq.n	800888e <HAL_UART_IRQHandler+0x14e>
 800887c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008880:	f003 0320 	and.w	r3, r3, #32
 8008884:	2b00      	cmp	r3, #0
 8008886:	d002      	beq.n	800888e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8008888:	6878      	ldr	r0, [r7, #4]
 800888a:	f000 fb90 	bl	8008fae <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	695b      	ldr	r3, [r3, #20]
 8008894:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008898:	2b40      	cmp	r3, #64	@ 0x40
 800889a:	bf0c      	ite	eq
 800889c:	2301      	moveq	r3, #1
 800889e:	2300      	movne	r3, #0
 80088a0:	b2db      	uxtb	r3, r3
 80088a2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80088aa:	f003 0308 	and.w	r3, r3, #8
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	d103      	bne.n	80088ba <HAL_UART_IRQHandler+0x17a>
 80088b2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	d04f      	beq.n	800895a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80088ba:	6878      	ldr	r0, [r7, #4]
 80088bc:	f000 fa9b 	bl	8008df6 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	695b      	ldr	r3, [r3, #20]
 80088c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80088ca:	2b40      	cmp	r3, #64	@ 0x40
 80088cc:	d141      	bne.n	8008952 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	3314      	adds	r3, #20
 80088d4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088d8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80088dc:	e853 3f00 	ldrex	r3, [r3]
 80088e0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80088e4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80088e8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80088ec:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	3314      	adds	r3, #20
 80088f6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80088fa:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80088fe:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008902:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8008906:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800890a:	e841 2300 	strex	r3, r2, [r1]
 800890e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8008912:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008916:	2b00      	cmp	r3, #0
 8008918:	d1d9      	bne.n	80088ce <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800891e:	2b00      	cmp	r3, #0
 8008920:	d013      	beq.n	800894a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008926:	4a8a      	ldr	r2, [pc, #552]	@ (8008b50 <HAL_UART_IRQHandler+0x410>)
 8008928:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800892e:	4618      	mov	r0, r3
 8008930:	f7fc fafb 	bl	8004f2a <HAL_DMA_Abort_IT>
 8008934:	4603      	mov	r3, r0
 8008936:	2b00      	cmp	r3, #0
 8008938:	d016      	beq.n	8008968 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800893e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008940:	687a      	ldr	r2, [r7, #4]
 8008942:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8008944:	4610      	mov	r0, r2
 8008946:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008948:	e00e      	b.n	8008968 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800894a:	6878      	ldr	r0, [r7, #4]
 800894c:	f000 f9b6 	bl	8008cbc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008950:	e00a      	b.n	8008968 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008952:	6878      	ldr	r0, [r7, #4]
 8008954:	f000 f9b2 	bl	8008cbc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008958:	e006      	b.n	8008968 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800895a:	6878      	ldr	r0, [r7, #4]
 800895c:	f000 f9ae 	bl	8008cbc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	2200      	movs	r2, #0
 8008964:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8008966:	e18d      	b.n	8008c84 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008968:	bf00      	nop
    return;
 800896a:	e18b      	b.n	8008c84 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008970:	2b01      	cmp	r3, #1
 8008972:	f040 8167 	bne.w	8008c44 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8008976:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800897a:	f003 0310 	and.w	r3, r3, #16
 800897e:	2b00      	cmp	r3, #0
 8008980:	f000 8160 	beq.w	8008c44 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8008984:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008988:	f003 0310 	and.w	r3, r3, #16
 800898c:	2b00      	cmp	r3, #0
 800898e:	f000 8159 	beq.w	8008c44 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008992:	2300      	movs	r3, #0
 8008994:	60bb      	str	r3, [r7, #8]
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	681b      	ldr	r3, [r3, #0]
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	60bb      	str	r3, [r7, #8]
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	685b      	ldr	r3, [r3, #4]
 80089a4:	60bb      	str	r3, [r7, #8]
 80089a6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	695b      	ldr	r3, [r3, #20]
 80089ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80089b2:	2b40      	cmp	r3, #64	@ 0x40
 80089b4:	f040 80ce 	bne.w	8008b54 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	685b      	ldr	r3, [r3, #4]
 80089c0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80089c4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80089c8:	2b00      	cmp	r3, #0
 80089ca:	f000 80a9 	beq.w	8008b20 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80089d2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80089d6:	429a      	cmp	r2, r3
 80089d8:	f080 80a2 	bcs.w	8008b20 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80089e2:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80089e8:	69db      	ldr	r3, [r3, #28]
 80089ea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80089ee:	f000 8088 	beq.w	8008b02 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	330c      	adds	r3, #12
 80089f8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089fc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008a00:	e853 3f00 	ldrex	r3, [r3]
 8008a04:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008a08:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008a0c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008a10:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	330c      	adds	r3, #12
 8008a1a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8008a1e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8008a22:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a26:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8008a2a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008a2e:	e841 2300 	strex	r3, r2, [r1]
 8008a32:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8008a36:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008a3a:	2b00      	cmp	r3, #0
 8008a3c:	d1d9      	bne.n	80089f2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	3314      	adds	r3, #20
 8008a44:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a46:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008a48:	e853 3f00 	ldrex	r3, [r3]
 8008a4c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008a4e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008a50:	f023 0301 	bic.w	r3, r3, #1
 8008a54:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	3314      	adds	r3, #20
 8008a5e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8008a62:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8008a66:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a68:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008a6a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008a6e:	e841 2300 	strex	r3, r2, [r1]
 8008a72:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008a74:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	d1e1      	bne.n	8008a3e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	3314      	adds	r3, #20
 8008a80:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a82:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008a84:	e853 3f00 	ldrex	r3, [r3]
 8008a88:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008a8a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008a8c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008a90:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	3314      	adds	r3, #20
 8008a9a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8008a9e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008aa0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008aa2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008aa4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008aa6:	e841 2300 	strex	r3, r2, [r1]
 8008aaa:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008aac:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008aae:	2b00      	cmp	r3, #0
 8008ab0:	d1e3      	bne.n	8008a7a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	2220      	movs	r2, #32
 8008ab6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	2200      	movs	r2, #0
 8008abe:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	330c      	adds	r3, #12
 8008ac6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ac8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008aca:	e853 3f00 	ldrex	r3, [r3]
 8008ace:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008ad0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008ad2:	f023 0310 	bic.w	r3, r3, #16
 8008ad6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	681b      	ldr	r3, [r3, #0]
 8008ade:	330c      	adds	r3, #12
 8008ae0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8008ae4:	65ba      	str	r2, [r7, #88]	@ 0x58
 8008ae6:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ae8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008aea:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008aec:	e841 2300 	strex	r3, r2, [r1]
 8008af0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008af2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008af4:	2b00      	cmp	r3, #0
 8008af6:	d1e3      	bne.n	8008ac0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008afc:	4618      	mov	r0, r3
 8008afe:	f7fc f9a4 	bl	8004e4a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	2202      	movs	r2, #2
 8008b06:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008b10:	b29b      	uxth	r3, r3
 8008b12:	1ad3      	subs	r3, r2, r3
 8008b14:	b29b      	uxth	r3, r3
 8008b16:	4619      	mov	r1, r3
 8008b18:	6878      	ldr	r0, [r7, #4]
 8008b1a:	f7fb fd0b 	bl	8004534 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8008b1e:	e0b3      	b.n	8008c88 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008b24:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008b28:	429a      	cmp	r2, r3
 8008b2a:	f040 80ad 	bne.w	8008c88 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008b32:	69db      	ldr	r3, [r3, #28]
 8008b34:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008b38:	f040 80a6 	bne.w	8008c88 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	2202      	movs	r2, #2
 8008b40:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008b46:	4619      	mov	r1, r3
 8008b48:	6878      	ldr	r0, [r7, #4]
 8008b4a:	f7fb fcf3 	bl	8004534 <HAL_UARTEx_RxEventCallback>
      return;
 8008b4e:	e09b      	b.n	8008c88 <HAL_UART_IRQHandler+0x548>
 8008b50:	08008ebd 	.word	0x08008ebd
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008b5c:	b29b      	uxth	r3, r3
 8008b5e:	1ad3      	subs	r3, r2, r3
 8008b60:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008b68:	b29b      	uxth	r3, r3
 8008b6a:	2b00      	cmp	r3, #0
 8008b6c:	f000 808e 	beq.w	8008c8c <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8008b70:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008b74:	2b00      	cmp	r3, #0
 8008b76:	f000 8089 	beq.w	8008c8c <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	330c      	adds	r3, #12
 8008b80:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b84:	e853 3f00 	ldrex	r3, [r3]
 8008b88:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008b8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008b8c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008b90:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	330c      	adds	r3, #12
 8008b9a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8008b9e:	647a      	str	r2, [r7, #68]	@ 0x44
 8008ba0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ba2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008ba4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008ba6:	e841 2300 	strex	r3, r2, [r1]
 8008baa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008bac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	d1e3      	bne.n	8008b7a <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	3314      	adds	r3, #20
 8008bb8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bbc:	e853 3f00 	ldrex	r3, [r3]
 8008bc0:	623b      	str	r3, [r7, #32]
   return(result);
 8008bc2:	6a3b      	ldr	r3, [r7, #32]
 8008bc4:	f023 0301 	bic.w	r3, r3, #1
 8008bc8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	3314      	adds	r3, #20
 8008bd2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8008bd6:	633a      	str	r2, [r7, #48]	@ 0x30
 8008bd8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bda:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008bdc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008bde:	e841 2300 	strex	r3, r2, [r1]
 8008be2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008be4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	d1e3      	bne.n	8008bb2 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	2220      	movs	r2, #32
 8008bee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	2200      	movs	r2, #0
 8008bf6:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	681b      	ldr	r3, [r3, #0]
 8008bfc:	330c      	adds	r3, #12
 8008bfe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c00:	693b      	ldr	r3, [r7, #16]
 8008c02:	e853 3f00 	ldrex	r3, [r3]
 8008c06:	60fb      	str	r3, [r7, #12]
   return(result);
 8008c08:	68fb      	ldr	r3, [r7, #12]
 8008c0a:	f023 0310 	bic.w	r3, r3, #16
 8008c0e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	330c      	adds	r3, #12
 8008c18:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8008c1c:	61fa      	str	r2, [r7, #28]
 8008c1e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c20:	69b9      	ldr	r1, [r7, #24]
 8008c22:	69fa      	ldr	r2, [r7, #28]
 8008c24:	e841 2300 	strex	r3, r2, [r1]
 8008c28:	617b      	str	r3, [r7, #20]
   return(result);
 8008c2a:	697b      	ldr	r3, [r7, #20]
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	d1e3      	bne.n	8008bf8 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	2202      	movs	r2, #2
 8008c34:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008c36:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008c3a:	4619      	mov	r1, r3
 8008c3c:	6878      	ldr	r0, [r7, #4]
 8008c3e:	f7fb fc79 	bl	8004534 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008c42:	e023      	b.n	8008c8c <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008c44:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008c48:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008c4c:	2b00      	cmp	r3, #0
 8008c4e:	d009      	beq.n	8008c64 <HAL_UART_IRQHandler+0x524>
 8008c50:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008c54:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008c58:	2b00      	cmp	r3, #0
 8008c5a:	d003      	beq.n	8008c64 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8008c5c:	6878      	ldr	r0, [r7, #4]
 8008c5e:	f000 f93e 	bl	8008ede <UART_Transmit_IT>
    return;
 8008c62:	e014      	b.n	8008c8e <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008c64:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008c68:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008c6c:	2b00      	cmp	r3, #0
 8008c6e:	d00e      	beq.n	8008c8e <HAL_UART_IRQHandler+0x54e>
 8008c70:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008c74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	d008      	beq.n	8008c8e <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8008c7c:	6878      	ldr	r0, [r7, #4]
 8008c7e:	f000 f97e 	bl	8008f7e <UART_EndTransmit_IT>
    return;
 8008c82:	e004      	b.n	8008c8e <HAL_UART_IRQHandler+0x54e>
    return;
 8008c84:	bf00      	nop
 8008c86:	e002      	b.n	8008c8e <HAL_UART_IRQHandler+0x54e>
      return;
 8008c88:	bf00      	nop
 8008c8a:	e000      	b.n	8008c8e <HAL_UART_IRQHandler+0x54e>
      return;
 8008c8c:	bf00      	nop
  }
}
 8008c8e:	37e8      	adds	r7, #232	@ 0xe8
 8008c90:	46bd      	mov	sp, r7
 8008c92:	bd80      	pop	{r7, pc}

08008c94 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008c94:	b480      	push	{r7}
 8008c96:	b083      	sub	sp, #12
 8008c98:	af00      	add	r7, sp, #0
 8008c9a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8008c9c:	bf00      	nop
 8008c9e:	370c      	adds	r7, #12
 8008ca0:	46bd      	mov	sp, r7
 8008ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ca6:	4770      	bx	lr

08008ca8 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8008ca8:	b480      	push	{r7}
 8008caa:	b083      	sub	sp, #12
 8008cac:	af00      	add	r7, sp, #0
 8008cae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8008cb0:	bf00      	nop
 8008cb2:	370c      	adds	r7, #12
 8008cb4:	46bd      	mov	sp, r7
 8008cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cba:	4770      	bx	lr

08008cbc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008cbc:	b480      	push	{r7}
 8008cbe:	b083      	sub	sp, #12
 8008cc0:	af00      	add	r7, sp, #0
 8008cc2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008cc4:	bf00      	nop
 8008cc6:	370c      	adds	r7, #12
 8008cc8:	46bd      	mov	sp, r7
 8008cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cce:	4770      	bx	lr

08008cd0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8008cd0:	b580      	push	{r7, lr}
 8008cd2:	b086      	sub	sp, #24
 8008cd4:	af00      	add	r7, sp, #0
 8008cd6:	60f8      	str	r0, [r7, #12]
 8008cd8:	60b9      	str	r1, [r7, #8]
 8008cda:	603b      	str	r3, [r7, #0]
 8008cdc:	4613      	mov	r3, r2
 8008cde:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008ce0:	e03b      	b.n	8008d5a <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008ce2:	6a3b      	ldr	r3, [r7, #32]
 8008ce4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ce8:	d037      	beq.n	8008d5a <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008cea:	f7fb fd0b 	bl	8004704 <HAL_GetTick>
 8008cee:	4602      	mov	r2, r0
 8008cf0:	683b      	ldr	r3, [r7, #0]
 8008cf2:	1ad3      	subs	r3, r2, r3
 8008cf4:	6a3a      	ldr	r2, [r7, #32]
 8008cf6:	429a      	cmp	r2, r3
 8008cf8:	d302      	bcc.n	8008d00 <UART_WaitOnFlagUntilTimeout+0x30>
 8008cfa:	6a3b      	ldr	r3, [r7, #32]
 8008cfc:	2b00      	cmp	r3, #0
 8008cfe:	d101      	bne.n	8008d04 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008d00:	2303      	movs	r3, #3
 8008d02:	e03a      	b.n	8008d7a <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008d04:	68fb      	ldr	r3, [r7, #12]
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	68db      	ldr	r3, [r3, #12]
 8008d0a:	f003 0304 	and.w	r3, r3, #4
 8008d0e:	2b00      	cmp	r3, #0
 8008d10:	d023      	beq.n	8008d5a <UART_WaitOnFlagUntilTimeout+0x8a>
 8008d12:	68bb      	ldr	r3, [r7, #8]
 8008d14:	2b80      	cmp	r3, #128	@ 0x80
 8008d16:	d020      	beq.n	8008d5a <UART_WaitOnFlagUntilTimeout+0x8a>
 8008d18:	68bb      	ldr	r3, [r7, #8]
 8008d1a:	2b40      	cmp	r3, #64	@ 0x40
 8008d1c:	d01d      	beq.n	8008d5a <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008d1e:	68fb      	ldr	r3, [r7, #12]
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	f003 0308 	and.w	r3, r3, #8
 8008d28:	2b08      	cmp	r3, #8
 8008d2a:	d116      	bne.n	8008d5a <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8008d2c:	2300      	movs	r3, #0
 8008d2e:	617b      	str	r3, [r7, #20]
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	617b      	str	r3, [r7, #20]
 8008d38:	68fb      	ldr	r3, [r7, #12]
 8008d3a:	681b      	ldr	r3, [r3, #0]
 8008d3c:	685b      	ldr	r3, [r3, #4]
 8008d3e:	617b      	str	r3, [r7, #20]
 8008d40:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008d42:	68f8      	ldr	r0, [r7, #12]
 8008d44:	f000 f857 	bl	8008df6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008d48:	68fb      	ldr	r3, [r7, #12]
 8008d4a:	2208      	movs	r2, #8
 8008d4c:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008d4e:	68fb      	ldr	r3, [r7, #12]
 8008d50:	2200      	movs	r2, #0
 8008d52:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8008d56:	2301      	movs	r3, #1
 8008d58:	e00f      	b.n	8008d7a <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008d5a:	68fb      	ldr	r3, [r7, #12]
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	681a      	ldr	r2, [r3, #0]
 8008d60:	68bb      	ldr	r3, [r7, #8]
 8008d62:	4013      	ands	r3, r2
 8008d64:	68ba      	ldr	r2, [r7, #8]
 8008d66:	429a      	cmp	r2, r3
 8008d68:	bf0c      	ite	eq
 8008d6a:	2301      	moveq	r3, #1
 8008d6c:	2300      	movne	r3, #0
 8008d6e:	b2db      	uxtb	r3, r3
 8008d70:	461a      	mov	r2, r3
 8008d72:	79fb      	ldrb	r3, [r7, #7]
 8008d74:	429a      	cmp	r2, r3
 8008d76:	d0b4      	beq.n	8008ce2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008d78:	2300      	movs	r3, #0
}
 8008d7a:	4618      	mov	r0, r3
 8008d7c:	3718      	adds	r7, #24
 8008d7e:	46bd      	mov	sp, r7
 8008d80:	bd80      	pop	{r7, pc}

08008d82 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008d82:	b480      	push	{r7}
 8008d84:	b085      	sub	sp, #20
 8008d86:	af00      	add	r7, sp, #0
 8008d88:	60f8      	str	r0, [r7, #12]
 8008d8a:	60b9      	str	r1, [r7, #8]
 8008d8c:	4613      	mov	r3, r2
 8008d8e:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8008d90:	68fb      	ldr	r3, [r7, #12]
 8008d92:	68ba      	ldr	r2, [r7, #8]
 8008d94:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8008d96:	68fb      	ldr	r3, [r7, #12]
 8008d98:	88fa      	ldrh	r2, [r7, #6]
 8008d9a:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	88fa      	ldrh	r2, [r7, #6]
 8008da0:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008da2:	68fb      	ldr	r3, [r7, #12]
 8008da4:	2200      	movs	r2, #0
 8008da6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008da8:	68fb      	ldr	r3, [r7, #12]
 8008daa:	2222      	movs	r2, #34	@ 0x22
 8008dac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8008db0:	68fb      	ldr	r3, [r7, #12]
 8008db2:	691b      	ldr	r3, [r3, #16]
 8008db4:	2b00      	cmp	r3, #0
 8008db6:	d007      	beq.n	8008dc8 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8008db8:	68fb      	ldr	r3, [r7, #12]
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	68da      	ldr	r2, [r3, #12]
 8008dbe:	68fb      	ldr	r3, [r7, #12]
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008dc6:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8008dc8:	68fb      	ldr	r3, [r7, #12]
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	695a      	ldr	r2, [r3, #20]
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	f042 0201 	orr.w	r2, r2, #1
 8008dd6:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	68da      	ldr	r2, [r3, #12]
 8008dde:	68fb      	ldr	r3, [r7, #12]
 8008de0:	681b      	ldr	r3, [r3, #0]
 8008de2:	f042 0220 	orr.w	r2, r2, #32
 8008de6:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8008de8:	2300      	movs	r3, #0
}
 8008dea:	4618      	mov	r0, r3
 8008dec:	3714      	adds	r7, #20
 8008dee:	46bd      	mov	sp, r7
 8008df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008df4:	4770      	bx	lr

08008df6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008df6:	b480      	push	{r7}
 8008df8:	b095      	sub	sp, #84	@ 0x54
 8008dfa:	af00      	add	r7, sp, #0
 8008dfc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	681b      	ldr	r3, [r3, #0]
 8008e02:	330c      	adds	r3, #12
 8008e04:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008e08:	e853 3f00 	ldrex	r3, [r3]
 8008e0c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008e0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e10:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008e14:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	330c      	adds	r3, #12
 8008e1c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008e1e:	643a      	str	r2, [r7, #64]	@ 0x40
 8008e20:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e22:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008e24:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008e26:	e841 2300 	strex	r3, r2, [r1]
 8008e2a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008e2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e2e:	2b00      	cmp	r3, #0
 8008e30:	d1e5      	bne.n	8008dfe <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	3314      	adds	r3, #20
 8008e38:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e3a:	6a3b      	ldr	r3, [r7, #32]
 8008e3c:	e853 3f00 	ldrex	r3, [r3]
 8008e40:	61fb      	str	r3, [r7, #28]
   return(result);
 8008e42:	69fb      	ldr	r3, [r7, #28]
 8008e44:	f023 0301 	bic.w	r3, r3, #1
 8008e48:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	681b      	ldr	r3, [r3, #0]
 8008e4e:	3314      	adds	r3, #20
 8008e50:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008e52:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008e54:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e56:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008e58:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008e5a:	e841 2300 	strex	r3, r2, [r1]
 8008e5e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008e60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e62:	2b00      	cmp	r3, #0
 8008e64:	d1e5      	bne.n	8008e32 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008e6a:	2b01      	cmp	r3, #1
 8008e6c:	d119      	bne.n	8008ea2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	681b      	ldr	r3, [r3, #0]
 8008e72:	330c      	adds	r3, #12
 8008e74:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e76:	68fb      	ldr	r3, [r7, #12]
 8008e78:	e853 3f00 	ldrex	r3, [r3]
 8008e7c:	60bb      	str	r3, [r7, #8]
   return(result);
 8008e7e:	68bb      	ldr	r3, [r7, #8]
 8008e80:	f023 0310 	bic.w	r3, r3, #16
 8008e84:	647b      	str	r3, [r7, #68]	@ 0x44
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	330c      	adds	r3, #12
 8008e8c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008e8e:	61ba      	str	r2, [r7, #24]
 8008e90:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e92:	6979      	ldr	r1, [r7, #20]
 8008e94:	69ba      	ldr	r2, [r7, #24]
 8008e96:	e841 2300 	strex	r3, r2, [r1]
 8008e9a:	613b      	str	r3, [r7, #16]
   return(result);
 8008e9c:	693b      	ldr	r3, [r7, #16]
 8008e9e:	2b00      	cmp	r3, #0
 8008ea0:	d1e5      	bne.n	8008e6e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	2220      	movs	r2, #32
 8008ea6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	2200      	movs	r2, #0
 8008eae:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8008eb0:	bf00      	nop
 8008eb2:	3754      	adds	r7, #84	@ 0x54
 8008eb4:	46bd      	mov	sp, r7
 8008eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eba:	4770      	bx	lr

08008ebc <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008ebc:	b580      	push	{r7, lr}
 8008ebe:	b084      	sub	sp, #16
 8008ec0:	af00      	add	r7, sp, #0
 8008ec2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ec8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	2200      	movs	r2, #0
 8008ece:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008ed0:	68f8      	ldr	r0, [r7, #12]
 8008ed2:	f7ff fef3 	bl	8008cbc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008ed6:	bf00      	nop
 8008ed8:	3710      	adds	r7, #16
 8008eda:	46bd      	mov	sp, r7
 8008edc:	bd80      	pop	{r7, pc}

08008ede <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008ede:	b480      	push	{r7}
 8008ee0:	b085      	sub	sp, #20
 8008ee2:	af00      	add	r7, sp, #0
 8008ee4:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008eec:	b2db      	uxtb	r3, r3
 8008eee:	2b21      	cmp	r3, #33	@ 0x21
 8008ef0:	d13e      	bne.n	8008f70 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	689b      	ldr	r3, [r3, #8]
 8008ef6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008efa:	d114      	bne.n	8008f26 <UART_Transmit_IT+0x48>
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	691b      	ldr	r3, [r3, #16]
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	d110      	bne.n	8008f26 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	6a1b      	ldr	r3, [r3, #32]
 8008f08:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008f0a:	68fb      	ldr	r3, [r7, #12]
 8008f0c:	881b      	ldrh	r3, [r3, #0]
 8008f0e:	461a      	mov	r2, r3
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008f18:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	6a1b      	ldr	r3, [r3, #32]
 8008f1e:	1c9a      	adds	r2, r3, #2
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	621a      	str	r2, [r3, #32]
 8008f24:	e008      	b.n	8008f38 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	6a1b      	ldr	r3, [r3, #32]
 8008f2a:	1c59      	adds	r1, r3, #1
 8008f2c:	687a      	ldr	r2, [r7, #4]
 8008f2e:	6211      	str	r1, [r2, #32]
 8008f30:	781a      	ldrb	r2, [r3, #0]
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008f3c:	b29b      	uxth	r3, r3
 8008f3e:	3b01      	subs	r3, #1
 8008f40:	b29b      	uxth	r3, r3
 8008f42:	687a      	ldr	r2, [r7, #4]
 8008f44:	4619      	mov	r1, r3
 8008f46:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8008f48:	2b00      	cmp	r3, #0
 8008f4a:	d10f      	bne.n	8008f6c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	68da      	ldr	r2, [r3, #12]
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008f5a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	68da      	ldr	r2, [r3, #12]
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008f6a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008f6c:	2300      	movs	r3, #0
 8008f6e:	e000      	b.n	8008f72 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008f70:	2302      	movs	r3, #2
  }
}
 8008f72:	4618      	mov	r0, r3
 8008f74:	3714      	adds	r7, #20
 8008f76:	46bd      	mov	sp, r7
 8008f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f7c:	4770      	bx	lr

08008f7e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008f7e:	b580      	push	{r7, lr}
 8008f80:	b082      	sub	sp, #8
 8008f82:	af00      	add	r7, sp, #0
 8008f84:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	681b      	ldr	r3, [r3, #0]
 8008f8a:	68da      	ldr	r2, [r3, #12]
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	681b      	ldr	r3, [r3, #0]
 8008f90:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008f94:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	2220      	movs	r2, #32
 8008f9a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008f9e:	6878      	ldr	r0, [r7, #4]
 8008fa0:	f7ff fe78 	bl	8008c94 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008fa4:	2300      	movs	r3, #0
}
 8008fa6:	4618      	mov	r0, r3
 8008fa8:	3708      	adds	r7, #8
 8008faa:	46bd      	mov	sp, r7
 8008fac:	bd80      	pop	{r7, pc}

08008fae <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008fae:	b580      	push	{r7, lr}
 8008fb0:	b08c      	sub	sp, #48	@ 0x30
 8008fb2:	af00      	add	r7, sp, #0
 8008fb4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8008fb6:	2300      	movs	r3, #0
 8008fb8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8008fba:	2300      	movs	r3, #0
 8008fbc:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008fc4:	b2db      	uxtb	r3, r3
 8008fc6:	2b22      	cmp	r3, #34	@ 0x22
 8008fc8:	f040 80aa 	bne.w	8009120 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	689b      	ldr	r3, [r3, #8]
 8008fd0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008fd4:	d115      	bne.n	8009002 <UART_Receive_IT+0x54>
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	691b      	ldr	r3, [r3, #16]
 8008fda:	2b00      	cmp	r3, #0
 8008fdc:	d111      	bne.n	8009002 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008fe2:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	681b      	ldr	r3, [r3, #0]
 8008fe8:	685b      	ldr	r3, [r3, #4]
 8008fea:	b29b      	uxth	r3, r3
 8008fec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008ff0:	b29a      	uxth	r2, r3
 8008ff2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ff4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ffa:	1c9a      	adds	r2, r3, #2
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	629a      	str	r2, [r3, #40]	@ 0x28
 8009000:	e024      	b.n	800904c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009006:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	689b      	ldr	r3, [r3, #8]
 800900c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009010:	d007      	beq.n	8009022 <UART_Receive_IT+0x74>
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	689b      	ldr	r3, [r3, #8]
 8009016:	2b00      	cmp	r3, #0
 8009018:	d10a      	bne.n	8009030 <UART_Receive_IT+0x82>
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	691b      	ldr	r3, [r3, #16]
 800901e:	2b00      	cmp	r3, #0
 8009020:	d106      	bne.n	8009030 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	681b      	ldr	r3, [r3, #0]
 8009026:	685b      	ldr	r3, [r3, #4]
 8009028:	b2da      	uxtb	r2, r3
 800902a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800902c:	701a      	strb	r2, [r3, #0]
 800902e:	e008      	b.n	8009042 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	681b      	ldr	r3, [r3, #0]
 8009034:	685b      	ldr	r3, [r3, #4]
 8009036:	b2db      	uxtb	r3, r3
 8009038:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800903c:	b2da      	uxtb	r2, r3
 800903e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009040:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009046:	1c5a      	adds	r2, r3, #1
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009050:	b29b      	uxth	r3, r3
 8009052:	3b01      	subs	r3, #1
 8009054:	b29b      	uxth	r3, r3
 8009056:	687a      	ldr	r2, [r7, #4]
 8009058:	4619      	mov	r1, r3
 800905a:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800905c:	2b00      	cmp	r3, #0
 800905e:	d15d      	bne.n	800911c <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	681b      	ldr	r3, [r3, #0]
 8009064:	68da      	ldr	r2, [r3, #12]
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	681b      	ldr	r3, [r3, #0]
 800906a:	f022 0220 	bic.w	r2, r2, #32
 800906e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	681b      	ldr	r3, [r3, #0]
 8009074:	68da      	ldr	r2, [r3, #12]
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800907e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	681b      	ldr	r3, [r3, #0]
 8009084:	695a      	ldr	r2, [r3, #20]
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	681b      	ldr	r3, [r3, #0]
 800908a:	f022 0201 	bic.w	r2, r2, #1
 800908e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	2220      	movs	r2, #32
 8009094:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	2200      	movs	r2, #0
 800909c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80090a2:	2b01      	cmp	r3, #1
 80090a4:	d135      	bne.n	8009112 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	2200      	movs	r2, #0
 80090aa:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	681b      	ldr	r3, [r3, #0]
 80090b0:	330c      	adds	r3, #12
 80090b2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090b4:	697b      	ldr	r3, [r7, #20]
 80090b6:	e853 3f00 	ldrex	r3, [r3]
 80090ba:	613b      	str	r3, [r7, #16]
   return(result);
 80090bc:	693b      	ldr	r3, [r7, #16]
 80090be:	f023 0310 	bic.w	r3, r3, #16
 80090c2:	627b      	str	r3, [r7, #36]	@ 0x24
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	681b      	ldr	r3, [r3, #0]
 80090c8:	330c      	adds	r3, #12
 80090ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80090cc:	623a      	str	r2, [r7, #32]
 80090ce:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090d0:	69f9      	ldr	r1, [r7, #28]
 80090d2:	6a3a      	ldr	r2, [r7, #32]
 80090d4:	e841 2300 	strex	r3, r2, [r1]
 80090d8:	61bb      	str	r3, [r7, #24]
   return(result);
 80090da:	69bb      	ldr	r3, [r7, #24]
 80090dc:	2b00      	cmp	r3, #0
 80090de:	d1e5      	bne.n	80090ac <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	681b      	ldr	r3, [r3, #0]
 80090e6:	f003 0310 	and.w	r3, r3, #16
 80090ea:	2b10      	cmp	r3, #16
 80090ec:	d10a      	bne.n	8009104 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80090ee:	2300      	movs	r3, #0
 80090f0:	60fb      	str	r3, [r7, #12]
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	681b      	ldr	r3, [r3, #0]
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	60fb      	str	r3, [r7, #12]
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	681b      	ldr	r3, [r3, #0]
 80090fe:	685b      	ldr	r3, [r3, #4]
 8009100:	60fb      	str	r3, [r7, #12]
 8009102:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009108:	4619      	mov	r1, r3
 800910a:	6878      	ldr	r0, [r7, #4]
 800910c:	f7fb fa12 	bl	8004534 <HAL_UARTEx_RxEventCallback>
 8009110:	e002      	b.n	8009118 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8009112:	6878      	ldr	r0, [r7, #4]
 8009114:	f7ff fdc8 	bl	8008ca8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8009118:	2300      	movs	r3, #0
 800911a:	e002      	b.n	8009122 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800911c:	2300      	movs	r3, #0
 800911e:	e000      	b.n	8009122 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8009120:	2302      	movs	r3, #2
  }
}
 8009122:	4618      	mov	r0, r3
 8009124:	3730      	adds	r7, #48	@ 0x30
 8009126:	46bd      	mov	sp, r7
 8009128:	bd80      	pop	{r7, pc}
	...

0800912c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800912c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009130:	b0c0      	sub	sp, #256	@ 0x100
 8009132:	af00      	add	r7, sp, #0
 8009134:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009138:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800913c:	681b      	ldr	r3, [r3, #0]
 800913e:	691b      	ldr	r3, [r3, #16]
 8009140:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8009144:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009148:	68d9      	ldr	r1, [r3, #12]
 800914a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800914e:	681a      	ldr	r2, [r3, #0]
 8009150:	ea40 0301 	orr.w	r3, r0, r1
 8009154:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8009156:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800915a:	689a      	ldr	r2, [r3, #8]
 800915c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009160:	691b      	ldr	r3, [r3, #16]
 8009162:	431a      	orrs	r2, r3
 8009164:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009168:	695b      	ldr	r3, [r3, #20]
 800916a:	431a      	orrs	r2, r3
 800916c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009170:	69db      	ldr	r3, [r3, #28]
 8009172:	4313      	orrs	r3, r2
 8009174:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8009178:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800917c:	681b      	ldr	r3, [r3, #0]
 800917e:	68db      	ldr	r3, [r3, #12]
 8009180:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8009184:	f021 010c 	bic.w	r1, r1, #12
 8009188:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800918c:	681a      	ldr	r2, [r3, #0]
 800918e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8009192:	430b      	orrs	r3, r1
 8009194:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009196:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800919a:	681b      	ldr	r3, [r3, #0]
 800919c:	695b      	ldr	r3, [r3, #20]
 800919e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80091a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80091a6:	6999      	ldr	r1, [r3, #24]
 80091a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80091ac:	681a      	ldr	r2, [r3, #0]
 80091ae:	ea40 0301 	orr.w	r3, r0, r1
 80091b2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80091b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80091b8:	681a      	ldr	r2, [r3, #0]
 80091ba:	4b8f      	ldr	r3, [pc, #572]	@ (80093f8 <UART_SetConfig+0x2cc>)
 80091bc:	429a      	cmp	r2, r3
 80091be:	d005      	beq.n	80091cc <UART_SetConfig+0xa0>
 80091c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80091c4:	681a      	ldr	r2, [r3, #0]
 80091c6:	4b8d      	ldr	r3, [pc, #564]	@ (80093fc <UART_SetConfig+0x2d0>)
 80091c8:	429a      	cmp	r2, r3
 80091ca:	d104      	bne.n	80091d6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80091cc:	f7fd ffea 	bl	80071a4 <HAL_RCC_GetPCLK2Freq>
 80091d0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80091d4:	e003      	b.n	80091de <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80091d6:	f7fd ffd1 	bl	800717c <HAL_RCC_GetPCLK1Freq>
 80091da:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80091de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80091e2:	69db      	ldr	r3, [r3, #28]
 80091e4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80091e8:	f040 810c 	bne.w	8009404 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80091ec:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80091f0:	2200      	movs	r2, #0
 80091f2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80091f6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80091fa:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80091fe:	4622      	mov	r2, r4
 8009200:	462b      	mov	r3, r5
 8009202:	1891      	adds	r1, r2, r2
 8009204:	65b9      	str	r1, [r7, #88]	@ 0x58
 8009206:	415b      	adcs	r3, r3
 8009208:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800920a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800920e:	4621      	mov	r1, r4
 8009210:	eb12 0801 	adds.w	r8, r2, r1
 8009214:	4629      	mov	r1, r5
 8009216:	eb43 0901 	adc.w	r9, r3, r1
 800921a:	f04f 0200 	mov.w	r2, #0
 800921e:	f04f 0300 	mov.w	r3, #0
 8009222:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8009226:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800922a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800922e:	4690      	mov	r8, r2
 8009230:	4699      	mov	r9, r3
 8009232:	4623      	mov	r3, r4
 8009234:	eb18 0303 	adds.w	r3, r8, r3
 8009238:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800923c:	462b      	mov	r3, r5
 800923e:	eb49 0303 	adc.w	r3, r9, r3
 8009242:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8009246:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800924a:	685b      	ldr	r3, [r3, #4]
 800924c:	2200      	movs	r2, #0
 800924e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8009252:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8009256:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800925a:	460b      	mov	r3, r1
 800925c:	18db      	adds	r3, r3, r3
 800925e:	653b      	str	r3, [r7, #80]	@ 0x50
 8009260:	4613      	mov	r3, r2
 8009262:	eb42 0303 	adc.w	r3, r2, r3
 8009266:	657b      	str	r3, [r7, #84]	@ 0x54
 8009268:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800926c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8009270:	f7f7 fe98 	bl	8000fa4 <__aeabi_uldivmod>
 8009274:	4602      	mov	r2, r0
 8009276:	460b      	mov	r3, r1
 8009278:	4b61      	ldr	r3, [pc, #388]	@ (8009400 <UART_SetConfig+0x2d4>)
 800927a:	fba3 2302 	umull	r2, r3, r3, r2
 800927e:	095b      	lsrs	r3, r3, #5
 8009280:	011c      	lsls	r4, r3, #4
 8009282:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009286:	2200      	movs	r2, #0
 8009288:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800928c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8009290:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8009294:	4642      	mov	r2, r8
 8009296:	464b      	mov	r3, r9
 8009298:	1891      	adds	r1, r2, r2
 800929a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800929c:	415b      	adcs	r3, r3
 800929e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80092a0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80092a4:	4641      	mov	r1, r8
 80092a6:	eb12 0a01 	adds.w	sl, r2, r1
 80092aa:	4649      	mov	r1, r9
 80092ac:	eb43 0b01 	adc.w	fp, r3, r1
 80092b0:	f04f 0200 	mov.w	r2, #0
 80092b4:	f04f 0300 	mov.w	r3, #0
 80092b8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80092bc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80092c0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80092c4:	4692      	mov	sl, r2
 80092c6:	469b      	mov	fp, r3
 80092c8:	4643      	mov	r3, r8
 80092ca:	eb1a 0303 	adds.w	r3, sl, r3
 80092ce:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80092d2:	464b      	mov	r3, r9
 80092d4:	eb4b 0303 	adc.w	r3, fp, r3
 80092d8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80092dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80092e0:	685b      	ldr	r3, [r3, #4]
 80092e2:	2200      	movs	r2, #0
 80092e4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80092e8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80092ec:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80092f0:	460b      	mov	r3, r1
 80092f2:	18db      	adds	r3, r3, r3
 80092f4:	643b      	str	r3, [r7, #64]	@ 0x40
 80092f6:	4613      	mov	r3, r2
 80092f8:	eb42 0303 	adc.w	r3, r2, r3
 80092fc:	647b      	str	r3, [r7, #68]	@ 0x44
 80092fe:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8009302:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8009306:	f7f7 fe4d 	bl	8000fa4 <__aeabi_uldivmod>
 800930a:	4602      	mov	r2, r0
 800930c:	460b      	mov	r3, r1
 800930e:	4611      	mov	r1, r2
 8009310:	4b3b      	ldr	r3, [pc, #236]	@ (8009400 <UART_SetConfig+0x2d4>)
 8009312:	fba3 2301 	umull	r2, r3, r3, r1
 8009316:	095b      	lsrs	r3, r3, #5
 8009318:	2264      	movs	r2, #100	@ 0x64
 800931a:	fb02 f303 	mul.w	r3, r2, r3
 800931e:	1acb      	subs	r3, r1, r3
 8009320:	00db      	lsls	r3, r3, #3
 8009322:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8009326:	4b36      	ldr	r3, [pc, #216]	@ (8009400 <UART_SetConfig+0x2d4>)
 8009328:	fba3 2302 	umull	r2, r3, r3, r2
 800932c:	095b      	lsrs	r3, r3, #5
 800932e:	005b      	lsls	r3, r3, #1
 8009330:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8009334:	441c      	add	r4, r3
 8009336:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800933a:	2200      	movs	r2, #0
 800933c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009340:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8009344:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8009348:	4642      	mov	r2, r8
 800934a:	464b      	mov	r3, r9
 800934c:	1891      	adds	r1, r2, r2
 800934e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8009350:	415b      	adcs	r3, r3
 8009352:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009354:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8009358:	4641      	mov	r1, r8
 800935a:	1851      	adds	r1, r2, r1
 800935c:	6339      	str	r1, [r7, #48]	@ 0x30
 800935e:	4649      	mov	r1, r9
 8009360:	414b      	adcs	r3, r1
 8009362:	637b      	str	r3, [r7, #52]	@ 0x34
 8009364:	f04f 0200 	mov.w	r2, #0
 8009368:	f04f 0300 	mov.w	r3, #0
 800936c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8009370:	4659      	mov	r1, fp
 8009372:	00cb      	lsls	r3, r1, #3
 8009374:	4651      	mov	r1, sl
 8009376:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800937a:	4651      	mov	r1, sl
 800937c:	00ca      	lsls	r2, r1, #3
 800937e:	4610      	mov	r0, r2
 8009380:	4619      	mov	r1, r3
 8009382:	4603      	mov	r3, r0
 8009384:	4642      	mov	r2, r8
 8009386:	189b      	adds	r3, r3, r2
 8009388:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800938c:	464b      	mov	r3, r9
 800938e:	460a      	mov	r2, r1
 8009390:	eb42 0303 	adc.w	r3, r2, r3
 8009394:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009398:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800939c:	685b      	ldr	r3, [r3, #4]
 800939e:	2200      	movs	r2, #0
 80093a0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80093a4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80093a8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80093ac:	460b      	mov	r3, r1
 80093ae:	18db      	adds	r3, r3, r3
 80093b0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80093b2:	4613      	mov	r3, r2
 80093b4:	eb42 0303 	adc.w	r3, r2, r3
 80093b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80093ba:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80093be:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80093c2:	f7f7 fdef 	bl	8000fa4 <__aeabi_uldivmod>
 80093c6:	4602      	mov	r2, r0
 80093c8:	460b      	mov	r3, r1
 80093ca:	4b0d      	ldr	r3, [pc, #52]	@ (8009400 <UART_SetConfig+0x2d4>)
 80093cc:	fba3 1302 	umull	r1, r3, r3, r2
 80093d0:	095b      	lsrs	r3, r3, #5
 80093d2:	2164      	movs	r1, #100	@ 0x64
 80093d4:	fb01 f303 	mul.w	r3, r1, r3
 80093d8:	1ad3      	subs	r3, r2, r3
 80093da:	00db      	lsls	r3, r3, #3
 80093dc:	3332      	adds	r3, #50	@ 0x32
 80093de:	4a08      	ldr	r2, [pc, #32]	@ (8009400 <UART_SetConfig+0x2d4>)
 80093e0:	fba2 2303 	umull	r2, r3, r2, r3
 80093e4:	095b      	lsrs	r3, r3, #5
 80093e6:	f003 0207 	and.w	r2, r3, #7
 80093ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80093ee:	681b      	ldr	r3, [r3, #0]
 80093f0:	4422      	add	r2, r4
 80093f2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80093f4:	e106      	b.n	8009604 <UART_SetConfig+0x4d8>
 80093f6:	bf00      	nop
 80093f8:	40011000 	.word	0x40011000
 80093fc:	40011400 	.word	0x40011400
 8009400:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009404:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009408:	2200      	movs	r2, #0
 800940a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800940e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8009412:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8009416:	4642      	mov	r2, r8
 8009418:	464b      	mov	r3, r9
 800941a:	1891      	adds	r1, r2, r2
 800941c:	6239      	str	r1, [r7, #32]
 800941e:	415b      	adcs	r3, r3
 8009420:	627b      	str	r3, [r7, #36]	@ 0x24
 8009422:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8009426:	4641      	mov	r1, r8
 8009428:	1854      	adds	r4, r2, r1
 800942a:	4649      	mov	r1, r9
 800942c:	eb43 0501 	adc.w	r5, r3, r1
 8009430:	f04f 0200 	mov.w	r2, #0
 8009434:	f04f 0300 	mov.w	r3, #0
 8009438:	00eb      	lsls	r3, r5, #3
 800943a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800943e:	00e2      	lsls	r2, r4, #3
 8009440:	4614      	mov	r4, r2
 8009442:	461d      	mov	r5, r3
 8009444:	4643      	mov	r3, r8
 8009446:	18e3      	adds	r3, r4, r3
 8009448:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800944c:	464b      	mov	r3, r9
 800944e:	eb45 0303 	adc.w	r3, r5, r3
 8009452:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009456:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800945a:	685b      	ldr	r3, [r3, #4]
 800945c:	2200      	movs	r2, #0
 800945e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009462:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8009466:	f04f 0200 	mov.w	r2, #0
 800946a:	f04f 0300 	mov.w	r3, #0
 800946e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8009472:	4629      	mov	r1, r5
 8009474:	008b      	lsls	r3, r1, #2
 8009476:	4621      	mov	r1, r4
 8009478:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800947c:	4621      	mov	r1, r4
 800947e:	008a      	lsls	r2, r1, #2
 8009480:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8009484:	f7f7 fd8e 	bl	8000fa4 <__aeabi_uldivmod>
 8009488:	4602      	mov	r2, r0
 800948a:	460b      	mov	r3, r1
 800948c:	4b60      	ldr	r3, [pc, #384]	@ (8009610 <UART_SetConfig+0x4e4>)
 800948e:	fba3 2302 	umull	r2, r3, r3, r2
 8009492:	095b      	lsrs	r3, r3, #5
 8009494:	011c      	lsls	r4, r3, #4
 8009496:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800949a:	2200      	movs	r2, #0
 800949c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80094a0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80094a4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80094a8:	4642      	mov	r2, r8
 80094aa:	464b      	mov	r3, r9
 80094ac:	1891      	adds	r1, r2, r2
 80094ae:	61b9      	str	r1, [r7, #24]
 80094b0:	415b      	adcs	r3, r3
 80094b2:	61fb      	str	r3, [r7, #28]
 80094b4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80094b8:	4641      	mov	r1, r8
 80094ba:	1851      	adds	r1, r2, r1
 80094bc:	6139      	str	r1, [r7, #16]
 80094be:	4649      	mov	r1, r9
 80094c0:	414b      	adcs	r3, r1
 80094c2:	617b      	str	r3, [r7, #20]
 80094c4:	f04f 0200 	mov.w	r2, #0
 80094c8:	f04f 0300 	mov.w	r3, #0
 80094cc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80094d0:	4659      	mov	r1, fp
 80094d2:	00cb      	lsls	r3, r1, #3
 80094d4:	4651      	mov	r1, sl
 80094d6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80094da:	4651      	mov	r1, sl
 80094dc:	00ca      	lsls	r2, r1, #3
 80094de:	4610      	mov	r0, r2
 80094e0:	4619      	mov	r1, r3
 80094e2:	4603      	mov	r3, r0
 80094e4:	4642      	mov	r2, r8
 80094e6:	189b      	adds	r3, r3, r2
 80094e8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80094ec:	464b      	mov	r3, r9
 80094ee:	460a      	mov	r2, r1
 80094f0:	eb42 0303 	adc.w	r3, r2, r3
 80094f4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80094f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80094fc:	685b      	ldr	r3, [r3, #4]
 80094fe:	2200      	movs	r2, #0
 8009500:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009502:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8009504:	f04f 0200 	mov.w	r2, #0
 8009508:	f04f 0300 	mov.w	r3, #0
 800950c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8009510:	4649      	mov	r1, r9
 8009512:	008b      	lsls	r3, r1, #2
 8009514:	4641      	mov	r1, r8
 8009516:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800951a:	4641      	mov	r1, r8
 800951c:	008a      	lsls	r2, r1, #2
 800951e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8009522:	f7f7 fd3f 	bl	8000fa4 <__aeabi_uldivmod>
 8009526:	4602      	mov	r2, r0
 8009528:	460b      	mov	r3, r1
 800952a:	4611      	mov	r1, r2
 800952c:	4b38      	ldr	r3, [pc, #224]	@ (8009610 <UART_SetConfig+0x4e4>)
 800952e:	fba3 2301 	umull	r2, r3, r3, r1
 8009532:	095b      	lsrs	r3, r3, #5
 8009534:	2264      	movs	r2, #100	@ 0x64
 8009536:	fb02 f303 	mul.w	r3, r2, r3
 800953a:	1acb      	subs	r3, r1, r3
 800953c:	011b      	lsls	r3, r3, #4
 800953e:	3332      	adds	r3, #50	@ 0x32
 8009540:	4a33      	ldr	r2, [pc, #204]	@ (8009610 <UART_SetConfig+0x4e4>)
 8009542:	fba2 2303 	umull	r2, r3, r2, r3
 8009546:	095b      	lsrs	r3, r3, #5
 8009548:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800954c:	441c      	add	r4, r3
 800954e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009552:	2200      	movs	r2, #0
 8009554:	673b      	str	r3, [r7, #112]	@ 0x70
 8009556:	677a      	str	r2, [r7, #116]	@ 0x74
 8009558:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800955c:	4642      	mov	r2, r8
 800955e:	464b      	mov	r3, r9
 8009560:	1891      	adds	r1, r2, r2
 8009562:	60b9      	str	r1, [r7, #8]
 8009564:	415b      	adcs	r3, r3
 8009566:	60fb      	str	r3, [r7, #12]
 8009568:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800956c:	4641      	mov	r1, r8
 800956e:	1851      	adds	r1, r2, r1
 8009570:	6039      	str	r1, [r7, #0]
 8009572:	4649      	mov	r1, r9
 8009574:	414b      	adcs	r3, r1
 8009576:	607b      	str	r3, [r7, #4]
 8009578:	f04f 0200 	mov.w	r2, #0
 800957c:	f04f 0300 	mov.w	r3, #0
 8009580:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8009584:	4659      	mov	r1, fp
 8009586:	00cb      	lsls	r3, r1, #3
 8009588:	4651      	mov	r1, sl
 800958a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800958e:	4651      	mov	r1, sl
 8009590:	00ca      	lsls	r2, r1, #3
 8009592:	4610      	mov	r0, r2
 8009594:	4619      	mov	r1, r3
 8009596:	4603      	mov	r3, r0
 8009598:	4642      	mov	r2, r8
 800959a:	189b      	adds	r3, r3, r2
 800959c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800959e:	464b      	mov	r3, r9
 80095a0:	460a      	mov	r2, r1
 80095a2:	eb42 0303 	adc.w	r3, r2, r3
 80095a6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80095a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80095ac:	685b      	ldr	r3, [r3, #4]
 80095ae:	2200      	movs	r2, #0
 80095b0:	663b      	str	r3, [r7, #96]	@ 0x60
 80095b2:	667a      	str	r2, [r7, #100]	@ 0x64
 80095b4:	f04f 0200 	mov.w	r2, #0
 80095b8:	f04f 0300 	mov.w	r3, #0
 80095bc:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80095c0:	4649      	mov	r1, r9
 80095c2:	008b      	lsls	r3, r1, #2
 80095c4:	4641      	mov	r1, r8
 80095c6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80095ca:	4641      	mov	r1, r8
 80095cc:	008a      	lsls	r2, r1, #2
 80095ce:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80095d2:	f7f7 fce7 	bl	8000fa4 <__aeabi_uldivmod>
 80095d6:	4602      	mov	r2, r0
 80095d8:	460b      	mov	r3, r1
 80095da:	4b0d      	ldr	r3, [pc, #52]	@ (8009610 <UART_SetConfig+0x4e4>)
 80095dc:	fba3 1302 	umull	r1, r3, r3, r2
 80095e0:	095b      	lsrs	r3, r3, #5
 80095e2:	2164      	movs	r1, #100	@ 0x64
 80095e4:	fb01 f303 	mul.w	r3, r1, r3
 80095e8:	1ad3      	subs	r3, r2, r3
 80095ea:	011b      	lsls	r3, r3, #4
 80095ec:	3332      	adds	r3, #50	@ 0x32
 80095ee:	4a08      	ldr	r2, [pc, #32]	@ (8009610 <UART_SetConfig+0x4e4>)
 80095f0:	fba2 2303 	umull	r2, r3, r2, r3
 80095f4:	095b      	lsrs	r3, r3, #5
 80095f6:	f003 020f 	and.w	r2, r3, #15
 80095fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80095fe:	681b      	ldr	r3, [r3, #0]
 8009600:	4422      	add	r2, r4
 8009602:	609a      	str	r2, [r3, #8]
}
 8009604:	bf00      	nop
 8009606:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800960a:	46bd      	mov	sp, r7
 800960c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009610:	51eb851f 	.word	0x51eb851f

08009614 <atof>:
 8009614:	2100      	movs	r1, #0
 8009616:	f000 be07 	b.w	800a228 <strtod>

0800961a <atoi>:
 800961a:	220a      	movs	r2, #10
 800961c:	2100      	movs	r1, #0
 800961e:	f000 be8b 	b.w	800a338 <strtol>

08009622 <sulp>:
 8009622:	b570      	push	{r4, r5, r6, lr}
 8009624:	4604      	mov	r4, r0
 8009626:	460d      	mov	r5, r1
 8009628:	ec45 4b10 	vmov	d0, r4, r5
 800962c:	4616      	mov	r6, r2
 800962e:	f003 fb2f 	bl	800cc90 <__ulp>
 8009632:	ec51 0b10 	vmov	r0, r1, d0
 8009636:	b17e      	cbz	r6, 8009658 <sulp+0x36>
 8009638:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800963c:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8009640:	2b00      	cmp	r3, #0
 8009642:	dd09      	ble.n	8009658 <sulp+0x36>
 8009644:	051b      	lsls	r3, r3, #20
 8009646:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800964a:	2400      	movs	r4, #0
 800964c:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8009650:	4622      	mov	r2, r4
 8009652:	462b      	mov	r3, r5
 8009654:	f7f7 f800 	bl	8000658 <__aeabi_dmul>
 8009658:	ec41 0b10 	vmov	d0, r0, r1
 800965c:	bd70      	pop	{r4, r5, r6, pc}
	...

08009660 <_strtod_l>:
 8009660:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009664:	b09f      	sub	sp, #124	@ 0x7c
 8009666:	460c      	mov	r4, r1
 8009668:	9217      	str	r2, [sp, #92]	@ 0x5c
 800966a:	2200      	movs	r2, #0
 800966c:	921a      	str	r2, [sp, #104]	@ 0x68
 800966e:	9005      	str	r0, [sp, #20]
 8009670:	f04f 0a00 	mov.w	sl, #0
 8009674:	f04f 0b00 	mov.w	fp, #0
 8009678:	460a      	mov	r2, r1
 800967a:	9219      	str	r2, [sp, #100]	@ 0x64
 800967c:	7811      	ldrb	r1, [r2, #0]
 800967e:	292b      	cmp	r1, #43	@ 0x2b
 8009680:	d04a      	beq.n	8009718 <_strtod_l+0xb8>
 8009682:	d838      	bhi.n	80096f6 <_strtod_l+0x96>
 8009684:	290d      	cmp	r1, #13
 8009686:	d832      	bhi.n	80096ee <_strtod_l+0x8e>
 8009688:	2908      	cmp	r1, #8
 800968a:	d832      	bhi.n	80096f2 <_strtod_l+0x92>
 800968c:	2900      	cmp	r1, #0
 800968e:	d03b      	beq.n	8009708 <_strtod_l+0xa8>
 8009690:	2200      	movs	r2, #0
 8009692:	920e      	str	r2, [sp, #56]	@ 0x38
 8009694:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8009696:	782a      	ldrb	r2, [r5, #0]
 8009698:	2a30      	cmp	r2, #48	@ 0x30
 800969a:	f040 80b2 	bne.w	8009802 <_strtod_l+0x1a2>
 800969e:	786a      	ldrb	r2, [r5, #1]
 80096a0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80096a4:	2a58      	cmp	r2, #88	@ 0x58
 80096a6:	d16e      	bne.n	8009786 <_strtod_l+0x126>
 80096a8:	9302      	str	r3, [sp, #8]
 80096aa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80096ac:	9301      	str	r3, [sp, #4]
 80096ae:	ab1a      	add	r3, sp, #104	@ 0x68
 80096b0:	9300      	str	r3, [sp, #0]
 80096b2:	4a8f      	ldr	r2, [pc, #572]	@ (80098f0 <_strtod_l+0x290>)
 80096b4:	9805      	ldr	r0, [sp, #20]
 80096b6:	ab1b      	add	r3, sp, #108	@ 0x6c
 80096b8:	a919      	add	r1, sp, #100	@ 0x64
 80096ba:	f002 fbe3 	bl	800be84 <__gethex>
 80096be:	f010 060f 	ands.w	r6, r0, #15
 80096c2:	4604      	mov	r4, r0
 80096c4:	d005      	beq.n	80096d2 <_strtod_l+0x72>
 80096c6:	2e06      	cmp	r6, #6
 80096c8:	d128      	bne.n	800971c <_strtod_l+0xbc>
 80096ca:	3501      	adds	r5, #1
 80096cc:	2300      	movs	r3, #0
 80096ce:	9519      	str	r5, [sp, #100]	@ 0x64
 80096d0:	930e      	str	r3, [sp, #56]	@ 0x38
 80096d2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80096d4:	2b00      	cmp	r3, #0
 80096d6:	f040 858e 	bne.w	800a1f6 <_strtod_l+0xb96>
 80096da:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80096dc:	b1cb      	cbz	r3, 8009712 <_strtod_l+0xb2>
 80096de:	4652      	mov	r2, sl
 80096e0:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 80096e4:	ec43 2b10 	vmov	d0, r2, r3
 80096e8:	b01f      	add	sp, #124	@ 0x7c
 80096ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80096ee:	2920      	cmp	r1, #32
 80096f0:	d1ce      	bne.n	8009690 <_strtod_l+0x30>
 80096f2:	3201      	adds	r2, #1
 80096f4:	e7c1      	b.n	800967a <_strtod_l+0x1a>
 80096f6:	292d      	cmp	r1, #45	@ 0x2d
 80096f8:	d1ca      	bne.n	8009690 <_strtod_l+0x30>
 80096fa:	2101      	movs	r1, #1
 80096fc:	910e      	str	r1, [sp, #56]	@ 0x38
 80096fe:	1c51      	adds	r1, r2, #1
 8009700:	9119      	str	r1, [sp, #100]	@ 0x64
 8009702:	7852      	ldrb	r2, [r2, #1]
 8009704:	2a00      	cmp	r2, #0
 8009706:	d1c5      	bne.n	8009694 <_strtod_l+0x34>
 8009708:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800970a:	9419      	str	r4, [sp, #100]	@ 0x64
 800970c:	2b00      	cmp	r3, #0
 800970e:	f040 8570 	bne.w	800a1f2 <_strtod_l+0xb92>
 8009712:	4652      	mov	r2, sl
 8009714:	465b      	mov	r3, fp
 8009716:	e7e5      	b.n	80096e4 <_strtod_l+0x84>
 8009718:	2100      	movs	r1, #0
 800971a:	e7ef      	b.n	80096fc <_strtod_l+0x9c>
 800971c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800971e:	b13a      	cbz	r2, 8009730 <_strtod_l+0xd0>
 8009720:	2135      	movs	r1, #53	@ 0x35
 8009722:	a81c      	add	r0, sp, #112	@ 0x70
 8009724:	f003 fbae 	bl	800ce84 <__copybits>
 8009728:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800972a:	9805      	ldr	r0, [sp, #20]
 800972c:	f002 ff84 	bl	800c638 <_Bfree>
 8009730:	3e01      	subs	r6, #1
 8009732:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8009734:	2e04      	cmp	r6, #4
 8009736:	d806      	bhi.n	8009746 <_strtod_l+0xe6>
 8009738:	e8df f006 	tbb	[pc, r6]
 800973c:	201d0314 	.word	0x201d0314
 8009740:	14          	.byte	0x14
 8009741:	00          	.byte	0x00
 8009742:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8009746:	05e1      	lsls	r1, r4, #23
 8009748:	bf48      	it	mi
 800974a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800974e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009752:	0d1b      	lsrs	r3, r3, #20
 8009754:	051b      	lsls	r3, r3, #20
 8009756:	2b00      	cmp	r3, #0
 8009758:	d1bb      	bne.n	80096d2 <_strtod_l+0x72>
 800975a:	f001 fc3d 	bl	800afd8 <__errno>
 800975e:	2322      	movs	r3, #34	@ 0x22
 8009760:	6003      	str	r3, [r0, #0]
 8009762:	e7b6      	b.n	80096d2 <_strtod_l+0x72>
 8009764:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8009768:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800976c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8009770:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8009774:	e7e7      	b.n	8009746 <_strtod_l+0xe6>
 8009776:	f8df b180 	ldr.w	fp, [pc, #384]	@ 80098f8 <_strtod_l+0x298>
 800977a:	e7e4      	b.n	8009746 <_strtod_l+0xe6>
 800977c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8009780:	f04f 3aff 	mov.w	sl, #4294967295
 8009784:	e7df      	b.n	8009746 <_strtod_l+0xe6>
 8009786:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009788:	1c5a      	adds	r2, r3, #1
 800978a:	9219      	str	r2, [sp, #100]	@ 0x64
 800978c:	785b      	ldrb	r3, [r3, #1]
 800978e:	2b30      	cmp	r3, #48	@ 0x30
 8009790:	d0f9      	beq.n	8009786 <_strtod_l+0x126>
 8009792:	2b00      	cmp	r3, #0
 8009794:	d09d      	beq.n	80096d2 <_strtod_l+0x72>
 8009796:	2301      	movs	r3, #1
 8009798:	2700      	movs	r7, #0
 800979a:	9308      	str	r3, [sp, #32]
 800979c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800979e:	930c      	str	r3, [sp, #48]	@ 0x30
 80097a0:	970b      	str	r7, [sp, #44]	@ 0x2c
 80097a2:	46b9      	mov	r9, r7
 80097a4:	220a      	movs	r2, #10
 80097a6:	9819      	ldr	r0, [sp, #100]	@ 0x64
 80097a8:	7805      	ldrb	r5, [r0, #0]
 80097aa:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 80097ae:	b2d9      	uxtb	r1, r3
 80097b0:	2909      	cmp	r1, #9
 80097b2:	d928      	bls.n	8009806 <_strtod_l+0x1a6>
 80097b4:	494f      	ldr	r1, [pc, #316]	@ (80098f4 <_strtod_l+0x294>)
 80097b6:	2201      	movs	r2, #1
 80097b8:	f001 fb9e 	bl	800aef8 <strncmp>
 80097bc:	2800      	cmp	r0, #0
 80097be:	d032      	beq.n	8009826 <_strtod_l+0x1c6>
 80097c0:	2000      	movs	r0, #0
 80097c2:	462a      	mov	r2, r5
 80097c4:	900a      	str	r0, [sp, #40]	@ 0x28
 80097c6:	464d      	mov	r5, r9
 80097c8:	4603      	mov	r3, r0
 80097ca:	2a65      	cmp	r2, #101	@ 0x65
 80097cc:	d001      	beq.n	80097d2 <_strtod_l+0x172>
 80097ce:	2a45      	cmp	r2, #69	@ 0x45
 80097d0:	d114      	bne.n	80097fc <_strtod_l+0x19c>
 80097d2:	b91d      	cbnz	r5, 80097dc <_strtod_l+0x17c>
 80097d4:	9a08      	ldr	r2, [sp, #32]
 80097d6:	4302      	orrs	r2, r0
 80097d8:	d096      	beq.n	8009708 <_strtod_l+0xa8>
 80097da:	2500      	movs	r5, #0
 80097dc:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 80097de:	1c62      	adds	r2, r4, #1
 80097e0:	9219      	str	r2, [sp, #100]	@ 0x64
 80097e2:	7862      	ldrb	r2, [r4, #1]
 80097e4:	2a2b      	cmp	r2, #43	@ 0x2b
 80097e6:	d07a      	beq.n	80098de <_strtod_l+0x27e>
 80097e8:	2a2d      	cmp	r2, #45	@ 0x2d
 80097ea:	d07e      	beq.n	80098ea <_strtod_l+0x28a>
 80097ec:	f04f 0c00 	mov.w	ip, #0
 80097f0:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 80097f4:	2909      	cmp	r1, #9
 80097f6:	f240 8085 	bls.w	8009904 <_strtod_l+0x2a4>
 80097fa:	9419      	str	r4, [sp, #100]	@ 0x64
 80097fc:	f04f 0800 	mov.w	r8, #0
 8009800:	e0a5      	b.n	800994e <_strtod_l+0x2ee>
 8009802:	2300      	movs	r3, #0
 8009804:	e7c8      	b.n	8009798 <_strtod_l+0x138>
 8009806:	f1b9 0f08 	cmp.w	r9, #8
 800980a:	bfd8      	it	le
 800980c:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800980e:	f100 0001 	add.w	r0, r0, #1
 8009812:	bfda      	itte	le
 8009814:	fb02 3301 	mlale	r3, r2, r1, r3
 8009818:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800981a:	fb02 3707 	mlagt	r7, r2, r7, r3
 800981e:	f109 0901 	add.w	r9, r9, #1
 8009822:	9019      	str	r0, [sp, #100]	@ 0x64
 8009824:	e7bf      	b.n	80097a6 <_strtod_l+0x146>
 8009826:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009828:	1c5a      	adds	r2, r3, #1
 800982a:	9219      	str	r2, [sp, #100]	@ 0x64
 800982c:	785a      	ldrb	r2, [r3, #1]
 800982e:	f1b9 0f00 	cmp.w	r9, #0
 8009832:	d03b      	beq.n	80098ac <_strtod_l+0x24c>
 8009834:	900a      	str	r0, [sp, #40]	@ 0x28
 8009836:	464d      	mov	r5, r9
 8009838:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800983c:	2b09      	cmp	r3, #9
 800983e:	d912      	bls.n	8009866 <_strtod_l+0x206>
 8009840:	2301      	movs	r3, #1
 8009842:	e7c2      	b.n	80097ca <_strtod_l+0x16a>
 8009844:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009846:	1c5a      	adds	r2, r3, #1
 8009848:	9219      	str	r2, [sp, #100]	@ 0x64
 800984a:	785a      	ldrb	r2, [r3, #1]
 800984c:	3001      	adds	r0, #1
 800984e:	2a30      	cmp	r2, #48	@ 0x30
 8009850:	d0f8      	beq.n	8009844 <_strtod_l+0x1e4>
 8009852:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8009856:	2b08      	cmp	r3, #8
 8009858:	f200 84d2 	bhi.w	800a200 <_strtod_l+0xba0>
 800985c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800985e:	900a      	str	r0, [sp, #40]	@ 0x28
 8009860:	2000      	movs	r0, #0
 8009862:	930c      	str	r3, [sp, #48]	@ 0x30
 8009864:	4605      	mov	r5, r0
 8009866:	3a30      	subs	r2, #48	@ 0x30
 8009868:	f100 0301 	add.w	r3, r0, #1
 800986c:	d018      	beq.n	80098a0 <_strtod_l+0x240>
 800986e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009870:	4419      	add	r1, r3
 8009872:	910a      	str	r1, [sp, #40]	@ 0x28
 8009874:	462e      	mov	r6, r5
 8009876:	f04f 0e0a 	mov.w	lr, #10
 800987a:	1c71      	adds	r1, r6, #1
 800987c:	eba1 0c05 	sub.w	ip, r1, r5
 8009880:	4563      	cmp	r3, ip
 8009882:	dc15      	bgt.n	80098b0 <_strtod_l+0x250>
 8009884:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8009888:	182b      	adds	r3, r5, r0
 800988a:	2b08      	cmp	r3, #8
 800988c:	f105 0501 	add.w	r5, r5, #1
 8009890:	4405      	add	r5, r0
 8009892:	dc1a      	bgt.n	80098ca <_strtod_l+0x26a>
 8009894:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009896:	230a      	movs	r3, #10
 8009898:	fb03 2301 	mla	r3, r3, r1, r2
 800989c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800989e:	2300      	movs	r3, #0
 80098a0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80098a2:	1c51      	adds	r1, r2, #1
 80098a4:	9119      	str	r1, [sp, #100]	@ 0x64
 80098a6:	7852      	ldrb	r2, [r2, #1]
 80098a8:	4618      	mov	r0, r3
 80098aa:	e7c5      	b.n	8009838 <_strtod_l+0x1d8>
 80098ac:	4648      	mov	r0, r9
 80098ae:	e7ce      	b.n	800984e <_strtod_l+0x1ee>
 80098b0:	2e08      	cmp	r6, #8
 80098b2:	dc05      	bgt.n	80098c0 <_strtod_l+0x260>
 80098b4:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80098b6:	fb0e f606 	mul.w	r6, lr, r6
 80098ba:	960b      	str	r6, [sp, #44]	@ 0x2c
 80098bc:	460e      	mov	r6, r1
 80098be:	e7dc      	b.n	800987a <_strtod_l+0x21a>
 80098c0:	2910      	cmp	r1, #16
 80098c2:	bfd8      	it	le
 80098c4:	fb0e f707 	mulle.w	r7, lr, r7
 80098c8:	e7f8      	b.n	80098bc <_strtod_l+0x25c>
 80098ca:	2b0f      	cmp	r3, #15
 80098cc:	bfdc      	itt	le
 80098ce:	230a      	movle	r3, #10
 80098d0:	fb03 2707 	mlale	r7, r3, r7, r2
 80098d4:	e7e3      	b.n	800989e <_strtod_l+0x23e>
 80098d6:	2300      	movs	r3, #0
 80098d8:	930a      	str	r3, [sp, #40]	@ 0x28
 80098da:	2301      	movs	r3, #1
 80098dc:	e77a      	b.n	80097d4 <_strtod_l+0x174>
 80098de:	f04f 0c00 	mov.w	ip, #0
 80098e2:	1ca2      	adds	r2, r4, #2
 80098e4:	9219      	str	r2, [sp, #100]	@ 0x64
 80098e6:	78a2      	ldrb	r2, [r4, #2]
 80098e8:	e782      	b.n	80097f0 <_strtod_l+0x190>
 80098ea:	f04f 0c01 	mov.w	ip, #1
 80098ee:	e7f8      	b.n	80098e2 <_strtod_l+0x282>
 80098f0:	080105cc 	.word	0x080105cc
 80098f4:	080103cc 	.word	0x080103cc
 80098f8:	7ff00000 	.word	0x7ff00000
 80098fc:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80098fe:	1c51      	adds	r1, r2, #1
 8009900:	9119      	str	r1, [sp, #100]	@ 0x64
 8009902:	7852      	ldrb	r2, [r2, #1]
 8009904:	2a30      	cmp	r2, #48	@ 0x30
 8009906:	d0f9      	beq.n	80098fc <_strtod_l+0x29c>
 8009908:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800990c:	2908      	cmp	r1, #8
 800990e:	f63f af75 	bhi.w	80097fc <_strtod_l+0x19c>
 8009912:	3a30      	subs	r2, #48	@ 0x30
 8009914:	9209      	str	r2, [sp, #36]	@ 0x24
 8009916:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009918:	920f      	str	r2, [sp, #60]	@ 0x3c
 800991a:	f04f 080a 	mov.w	r8, #10
 800991e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009920:	1c56      	adds	r6, r2, #1
 8009922:	9619      	str	r6, [sp, #100]	@ 0x64
 8009924:	7852      	ldrb	r2, [r2, #1]
 8009926:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800992a:	f1be 0f09 	cmp.w	lr, #9
 800992e:	d939      	bls.n	80099a4 <_strtod_l+0x344>
 8009930:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8009932:	1a76      	subs	r6, r6, r1
 8009934:	2e08      	cmp	r6, #8
 8009936:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800993a:	dc03      	bgt.n	8009944 <_strtod_l+0x2e4>
 800993c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800993e:	4588      	cmp	r8, r1
 8009940:	bfa8      	it	ge
 8009942:	4688      	movge	r8, r1
 8009944:	f1bc 0f00 	cmp.w	ip, #0
 8009948:	d001      	beq.n	800994e <_strtod_l+0x2ee>
 800994a:	f1c8 0800 	rsb	r8, r8, #0
 800994e:	2d00      	cmp	r5, #0
 8009950:	d14e      	bne.n	80099f0 <_strtod_l+0x390>
 8009952:	9908      	ldr	r1, [sp, #32]
 8009954:	4308      	orrs	r0, r1
 8009956:	f47f aebc 	bne.w	80096d2 <_strtod_l+0x72>
 800995a:	2b00      	cmp	r3, #0
 800995c:	f47f aed4 	bne.w	8009708 <_strtod_l+0xa8>
 8009960:	2a69      	cmp	r2, #105	@ 0x69
 8009962:	d028      	beq.n	80099b6 <_strtod_l+0x356>
 8009964:	dc25      	bgt.n	80099b2 <_strtod_l+0x352>
 8009966:	2a49      	cmp	r2, #73	@ 0x49
 8009968:	d025      	beq.n	80099b6 <_strtod_l+0x356>
 800996a:	2a4e      	cmp	r2, #78	@ 0x4e
 800996c:	f47f aecc 	bne.w	8009708 <_strtod_l+0xa8>
 8009970:	499a      	ldr	r1, [pc, #616]	@ (8009bdc <_strtod_l+0x57c>)
 8009972:	a819      	add	r0, sp, #100	@ 0x64
 8009974:	f002 fca8 	bl	800c2c8 <__match>
 8009978:	2800      	cmp	r0, #0
 800997a:	f43f aec5 	beq.w	8009708 <_strtod_l+0xa8>
 800997e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009980:	781b      	ldrb	r3, [r3, #0]
 8009982:	2b28      	cmp	r3, #40	@ 0x28
 8009984:	d12e      	bne.n	80099e4 <_strtod_l+0x384>
 8009986:	4996      	ldr	r1, [pc, #600]	@ (8009be0 <_strtod_l+0x580>)
 8009988:	aa1c      	add	r2, sp, #112	@ 0x70
 800998a:	a819      	add	r0, sp, #100	@ 0x64
 800998c:	f002 fcb0 	bl	800c2f0 <__hexnan>
 8009990:	2805      	cmp	r0, #5
 8009992:	d127      	bne.n	80099e4 <_strtod_l+0x384>
 8009994:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8009996:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800999a:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800999e:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80099a2:	e696      	b.n	80096d2 <_strtod_l+0x72>
 80099a4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80099a6:	fb08 2101 	mla	r1, r8, r1, r2
 80099aa:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80099ae:	9209      	str	r2, [sp, #36]	@ 0x24
 80099b0:	e7b5      	b.n	800991e <_strtod_l+0x2be>
 80099b2:	2a6e      	cmp	r2, #110	@ 0x6e
 80099b4:	e7da      	b.n	800996c <_strtod_l+0x30c>
 80099b6:	498b      	ldr	r1, [pc, #556]	@ (8009be4 <_strtod_l+0x584>)
 80099b8:	a819      	add	r0, sp, #100	@ 0x64
 80099ba:	f002 fc85 	bl	800c2c8 <__match>
 80099be:	2800      	cmp	r0, #0
 80099c0:	f43f aea2 	beq.w	8009708 <_strtod_l+0xa8>
 80099c4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80099c6:	4988      	ldr	r1, [pc, #544]	@ (8009be8 <_strtod_l+0x588>)
 80099c8:	3b01      	subs	r3, #1
 80099ca:	a819      	add	r0, sp, #100	@ 0x64
 80099cc:	9319      	str	r3, [sp, #100]	@ 0x64
 80099ce:	f002 fc7b 	bl	800c2c8 <__match>
 80099d2:	b910      	cbnz	r0, 80099da <_strtod_l+0x37a>
 80099d4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80099d6:	3301      	adds	r3, #1
 80099d8:	9319      	str	r3, [sp, #100]	@ 0x64
 80099da:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8009bf8 <_strtod_l+0x598>
 80099de:	f04f 0a00 	mov.w	sl, #0
 80099e2:	e676      	b.n	80096d2 <_strtod_l+0x72>
 80099e4:	4881      	ldr	r0, [pc, #516]	@ (8009bec <_strtod_l+0x58c>)
 80099e6:	f001 fb3b 	bl	800b060 <nan>
 80099ea:	ec5b ab10 	vmov	sl, fp, d0
 80099ee:	e670      	b.n	80096d2 <_strtod_l+0x72>
 80099f0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80099f2:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 80099f4:	eba8 0303 	sub.w	r3, r8, r3
 80099f8:	f1b9 0f00 	cmp.w	r9, #0
 80099fc:	bf08      	it	eq
 80099fe:	46a9      	moveq	r9, r5
 8009a00:	2d10      	cmp	r5, #16
 8009a02:	9309      	str	r3, [sp, #36]	@ 0x24
 8009a04:	462c      	mov	r4, r5
 8009a06:	bfa8      	it	ge
 8009a08:	2410      	movge	r4, #16
 8009a0a:	f7f6 fdab 	bl	8000564 <__aeabi_ui2d>
 8009a0e:	2d09      	cmp	r5, #9
 8009a10:	4682      	mov	sl, r0
 8009a12:	468b      	mov	fp, r1
 8009a14:	dc13      	bgt.n	8009a3e <_strtod_l+0x3de>
 8009a16:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	f43f ae5a 	beq.w	80096d2 <_strtod_l+0x72>
 8009a1e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009a20:	dd78      	ble.n	8009b14 <_strtod_l+0x4b4>
 8009a22:	2b16      	cmp	r3, #22
 8009a24:	dc5f      	bgt.n	8009ae6 <_strtod_l+0x486>
 8009a26:	4972      	ldr	r1, [pc, #456]	@ (8009bf0 <_strtod_l+0x590>)
 8009a28:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009a2c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009a30:	4652      	mov	r2, sl
 8009a32:	465b      	mov	r3, fp
 8009a34:	f7f6 fe10 	bl	8000658 <__aeabi_dmul>
 8009a38:	4682      	mov	sl, r0
 8009a3a:	468b      	mov	fp, r1
 8009a3c:	e649      	b.n	80096d2 <_strtod_l+0x72>
 8009a3e:	4b6c      	ldr	r3, [pc, #432]	@ (8009bf0 <_strtod_l+0x590>)
 8009a40:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009a44:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8009a48:	f7f6 fe06 	bl	8000658 <__aeabi_dmul>
 8009a4c:	4682      	mov	sl, r0
 8009a4e:	4638      	mov	r0, r7
 8009a50:	468b      	mov	fp, r1
 8009a52:	f7f6 fd87 	bl	8000564 <__aeabi_ui2d>
 8009a56:	4602      	mov	r2, r0
 8009a58:	460b      	mov	r3, r1
 8009a5a:	4650      	mov	r0, sl
 8009a5c:	4659      	mov	r1, fp
 8009a5e:	f7f6 fc45 	bl	80002ec <__adddf3>
 8009a62:	2d0f      	cmp	r5, #15
 8009a64:	4682      	mov	sl, r0
 8009a66:	468b      	mov	fp, r1
 8009a68:	ddd5      	ble.n	8009a16 <_strtod_l+0x3b6>
 8009a6a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009a6c:	1b2c      	subs	r4, r5, r4
 8009a6e:	441c      	add	r4, r3
 8009a70:	2c00      	cmp	r4, #0
 8009a72:	f340 8093 	ble.w	8009b9c <_strtod_l+0x53c>
 8009a76:	f014 030f 	ands.w	r3, r4, #15
 8009a7a:	d00a      	beq.n	8009a92 <_strtod_l+0x432>
 8009a7c:	495c      	ldr	r1, [pc, #368]	@ (8009bf0 <_strtod_l+0x590>)
 8009a7e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009a82:	4652      	mov	r2, sl
 8009a84:	465b      	mov	r3, fp
 8009a86:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009a8a:	f7f6 fde5 	bl	8000658 <__aeabi_dmul>
 8009a8e:	4682      	mov	sl, r0
 8009a90:	468b      	mov	fp, r1
 8009a92:	f034 040f 	bics.w	r4, r4, #15
 8009a96:	d073      	beq.n	8009b80 <_strtod_l+0x520>
 8009a98:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8009a9c:	dd49      	ble.n	8009b32 <_strtod_l+0x4d2>
 8009a9e:	2400      	movs	r4, #0
 8009aa0:	46a0      	mov	r8, r4
 8009aa2:	940b      	str	r4, [sp, #44]	@ 0x2c
 8009aa4:	46a1      	mov	r9, r4
 8009aa6:	9a05      	ldr	r2, [sp, #20]
 8009aa8:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8009bf8 <_strtod_l+0x598>
 8009aac:	2322      	movs	r3, #34	@ 0x22
 8009aae:	6013      	str	r3, [r2, #0]
 8009ab0:	f04f 0a00 	mov.w	sl, #0
 8009ab4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009ab6:	2b00      	cmp	r3, #0
 8009ab8:	f43f ae0b 	beq.w	80096d2 <_strtod_l+0x72>
 8009abc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009abe:	9805      	ldr	r0, [sp, #20]
 8009ac0:	f002 fdba 	bl	800c638 <_Bfree>
 8009ac4:	9805      	ldr	r0, [sp, #20]
 8009ac6:	4649      	mov	r1, r9
 8009ac8:	f002 fdb6 	bl	800c638 <_Bfree>
 8009acc:	9805      	ldr	r0, [sp, #20]
 8009ace:	4641      	mov	r1, r8
 8009ad0:	f002 fdb2 	bl	800c638 <_Bfree>
 8009ad4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009ad6:	9805      	ldr	r0, [sp, #20]
 8009ad8:	f002 fdae 	bl	800c638 <_Bfree>
 8009adc:	9805      	ldr	r0, [sp, #20]
 8009ade:	4621      	mov	r1, r4
 8009ae0:	f002 fdaa 	bl	800c638 <_Bfree>
 8009ae4:	e5f5      	b.n	80096d2 <_strtod_l+0x72>
 8009ae6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009ae8:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8009aec:	4293      	cmp	r3, r2
 8009aee:	dbbc      	blt.n	8009a6a <_strtod_l+0x40a>
 8009af0:	4c3f      	ldr	r4, [pc, #252]	@ (8009bf0 <_strtod_l+0x590>)
 8009af2:	f1c5 050f 	rsb	r5, r5, #15
 8009af6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8009afa:	4652      	mov	r2, sl
 8009afc:	465b      	mov	r3, fp
 8009afe:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009b02:	f7f6 fda9 	bl	8000658 <__aeabi_dmul>
 8009b06:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009b08:	1b5d      	subs	r5, r3, r5
 8009b0a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8009b0e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8009b12:	e78f      	b.n	8009a34 <_strtod_l+0x3d4>
 8009b14:	3316      	adds	r3, #22
 8009b16:	dba8      	blt.n	8009a6a <_strtod_l+0x40a>
 8009b18:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009b1a:	eba3 0808 	sub.w	r8, r3, r8
 8009b1e:	4b34      	ldr	r3, [pc, #208]	@ (8009bf0 <_strtod_l+0x590>)
 8009b20:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8009b24:	e9d8 2300 	ldrd	r2, r3, [r8]
 8009b28:	4650      	mov	r0, sl
 8009b2a:	4659      	mov	r1, fp
 8009b2c:	f7f6 febe 	bl	80008ac <__aeabi_ddiv>
 8009b30:	e782      	b.n	8009a38 <_strtod_l+0x3d8>
 8009b32:	2300      	movs	r3, #0
 8009b34:	4f2f      	ldr	r7, [pc, #188]	@ (8009bf4 <_strtod_l+0x594>)
 8009b36:	1124      	asrs	r4, r4, #4
 8009b38:	4650      	mov	r0, sl
 8009b3a:	4659      	mov	r1, fp
 8009b3c:	461e      	mov	r6, r3
 8009b3e:	2c01      	cmp	r4, #1
 8009b40:	dc21      	bgt.n	8009b86 <_strtod_l+0x526>
 8009b42:	b10b      	cbz	r3, 8009b48 <_strtod_l+0x4e8>
 8009b44:	4682      	mov	sl, r0
 8009b46:	468b      	mov	fp, r1
 8009b48:	492a      	ldr	r1, [pc, #168]	@ (8009bf4 <_strtod_l+0x594>)
 8009b4a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8009b4e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8009b52:	4652      	mov	r2, sl
 8009b54:	465b      	mov	r3, fp
 8009b56:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009b5a:	f7f6 fd7d 	bl	8000658 <__aeabi_dmul>
 8009b5e:	4b26      	ldr	r3, [pc, #152]	@ (8009bf8 <_strtod_l+0x598>)
 8009b60:	460a      	mov	r2, r1
 8009b62:	400b      	ands	r3, r1
 8009b64:	4925      	ldr	r1, [pc, #148]	@ (8009bfc <_strtod_l+0x59c>)
 8009b66:	428b      	cmp	r3, r1
 8009b68:	4682      	mov	sl, r0
 8009b6a:	d898      	bhi.n	8009a9e <_strtod_l+0x43e>
 8009b6c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8009b70:	428b      	cmp	r3, r1
 8009b72:	bf86      	itte	hi
 8009b74:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8009c00 <_strtod_l+0x5a0>
 8009b78:	f04f 3aff 	movhi.w	sl, #4294967295
 8009b7c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8009b80:	2300      	movs	r3, #0
 8009b82:	9308      	str	r3, [sp, #32]
 8009b84:	e076      	b.n	8009c74 <_strtod_l+0x614>
 8009b86:	07e2      	lsls	r2, r4, #31
 8009b88:	d504      	bpl.n	8009b94 <_strtod_l+0x534>
 8009b8a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009b8e:	f7f6 fd63 	bl	8000658 <__aeabi_dmul>
 8009b92:	2301      	movs	r3, #1
 8009b94:	3601      	adds	r6, #1
 8009b96:	1064      	asrs	r4, r4, #1
 8009b98:	3708      	adds	r7, #8
 8009b9a:	e7d0      	b.n	8009b3e <_strtod_l+0x4de>
 8009b9c:	d0f0      	beq.n	8009b80 <_strtod_l+0x520>
 8009b9e:	4264      	negs	r4, r4
 8009ba0:	f014 020f 	ands.w	r2, r4, #15
 8009ba4:	d00a      	beq.n	8009bbc <_strtod_l+0x55c>
 8009ba6:	4b12      	ldr	r3, [pc, #72]	@ (8009bf0 <_strtod_l+0x590>)
 8009ba8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009bac:	4650      	mov	r0, sl
 8009bae:	4659      	mov	r1, fp
 8009bb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bb4:	f7f6 fe7a 	bl	80008ac <__aeabi_ddiv>
 8009bb8:	4682      	mov	sl, r0
 8009bba:	468b      	mov	fp, r1
 8009bbc:	1124      	asrs	r4, r4, #4
 8009bbe:	d0df      	beq.n	8009b80 <_strtod_l+0x520>
 8009bc0:	2c1f      	cmp	r4, #31
 8009bc2:	dd1f      	ble.n	8009c04 <_strtod_l+0x5a4>
 8009bc4:	2400      	movs	r4, #0
 8009bc6:	46a0      	mov	r8, r4
 8009bc8:	940b      	str	r4, [sp, #44]	@ 0x2c
 8009bca:	46a1      	mov	r9, r4
 8009bcc:	9a05      	ldr	r2, [sp, #20]
 8009bce:	2322      	movs	r3, #34	@ 0x22
 8009bd0:	f04f 0a00 	mov.w	sl, #0
 8009bd4:	f04f 0b00 	mov.w	fp, #0
 8009bd8:	6013      	str	r3, [r2, #0]
 8009bda:	e76b      	b.n	8009ab4 <_strtod_l+0x454>
 8009bdc:	080103db 	.word	0x080103db
 8009be0:	080105b8 	.word	0x080105b8
 8009be4:	080103d3 	.word	0x080103d3
 8009be8:	0801040b 	.word	0x0801040b
 8009bec:	080105b5 	.word	0x080105b5
 8009bf0:	08010740 	.word	0x08010740
 8009bf4:	08010718 	.word	0x08010718
 8009bf8:	7ff00000 	.word	0x7ff00000
 8009bfc:	7ca00000 	.word	0x7ca00000
 8009c00:	7fefffff 	.word	0x7fefffff
 8009c04:	f014 0310 	ands.w	r3, r4, #16
 8009c08:	bf18      	it	ne
 8009c0a:	236a      	movne	r3, #106	@ 0x6a
 8009c0c:	4ea9      	ldr	r6, [pc, #676]	@ (8009eb4 <_strtod_l+0x854>)
 8009c0e:	9308      	str	r3, [sp, #32]
 8009c10:	4650      	mov	r0, sl
 8009c12:	4659      	mov	r1, fp
 8009c14:	2300      	movs	r3, #0
 8009c16:	07e7      	lsls	r7, r4, #31
 8009c18:	d504      	bpl.n	8009c24 <_strtod_l+0x5c4>
 8009c1a:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009c1e:	f7f6 fd1b 	bl	8000658 <__aeabi_dmul>
 8009c22:	2301      	movs	r3, #1
 8009c24:	1064      	asrs	r4, r4, #1
 8009c26:	f106 0608 	add.w	r6, r6, #8
 8009c2a:	d1f4      	bne.n	8009c16 <_strtod_l+0x5b6>
 8009c2c:	b10b      	cbz	r3, 8009c32 <_strtod_l+0x5d2>
 8009c2e:	4682      	mov	sl, r0
 8009c30:	468b      	mov	fp, r1
 8009c32:	9b08      	ldr	r3, [sp, #32]
 8009c34:	b1b3      	cbz	r3, 8009c64 <_strtod_l+0x604>
 8009c36:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8009c3a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8009c3e:	2b00      	cmp	r3, #0
 8009c40:	4659      	mov	r1, fp
 8009c42:	dd0f      	ble.n	8009c64 <_strtod_l+0x604>
 8009c44:	2b1f      	cmp	r3, #31
 8009c46:	dd56      	ble.n	8009cf6 <_strtod_l+0x696>
 8009c48:	2b34      	cmp	r3, #52	@ 0x34
 8009c4a:	bfde      	ittt	le
 8009c4c:	f04f 33ff 	movle.w	r3, #4294967295
 8009c50:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8009c54:	4093      	lslle	r3, r2
 8009c56:	f04f 0a00 	mov.w	sl, #0
 8009c5a:	bfcc      	ite	gt
 8009c5c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8009c60:	ea03 0b01 	andle.w	fp, r3, r1
 8009c64:	2200      	movs	r2, #0
 8009c66:	2300      	movs	r3, #0
 8009c68:	4650      	mov	r0, sl
 8009c6a:	4659      	mov	r1, fp
 8009c6c:	f7f6 ff5c 	bl	8000b28 <__aeabi_dcmpeq>
 8009c70:	2800      	cmp	r0, #0
 8009c72:	d1a7      	bne.n	8009bc4 <_strtod_l+0x564>
 8009c74:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009c76:	9300      	str	r3, [sp, #0]
 8009c78:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8009c7a:	9805      	ldr	r0, [sp, #20]
 8009c7c:	462b      	mov	r3, r5
 8009c7e:	464a      	mov	r2, r9
 8009c80:	f002 fd42 	bl	800c708 <__s2b>
 8009c84:	900b      	str	r0, [sp, #44]	@ 0x2c
 8009c86:	2800      	cmp	r0, #0
 8009c88:	f43f af09 	beq.w	8009a9e <_strtod_l+0x43e>
 8009c8c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009c8e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009c90:	2a00      	cmp	r2, #0
 8009c92:	eba3 0308 	sub.w	r3, r3, r8
 8009c96:	bfa8      	it	ge
 8009c98:	2300      	movge	r3, #0
 8009c9a:	9312      	str	r3, [sp, #72]	@ 0x48
 8009c9c:	2400      	movs	r4, #0
 8009c9e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8009ca2:	9316      	str	r3, [sp, #88]	@ 0x58
 8009ca4:	46a0      	mov	r8, r4
 8009ca6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009ca8:	9805      	ldr	r0, [sp, #20]
 8009caa:	6859      	ldr	r1, [r3, #4]
 8009cac:	f002 fc84 	bl	800c5b8 <_Balloc>
 8009cb0:	4681      	mov	r9, r0
 8009cb2:	2800      	cmp	r0, #0
 8009cb4:	f43f aef7 	beq.w	8009aa6 <_strtod_l+0x446>
 8009cb8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009cba:	691a      	ldr	r2, [r3, #16]
 8009cbc:	3202      	adds	r2, #2
 8009cbe:	f103 010c 	add.w	r1, r3, #12
 8009cc2:	0092      	lsls	r2, r2, #2
 8009cc4:	300c      	adds	r0, #12
 8009cc6:	f001 f9bc 	bl	800b042 <memcpy>
 8009cca:	ec4b ab10 	vmov	d0, sl, fp
 8009cce:	9805      	ldr	r0, [sp, #20]
 8009cd0:	aa1c      	add	r2, sp, #112	@ 0x70
 8009cd2:	a91b      	add	r1, sp, #108	@ 0x6c
 8009cd4:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8009cd8:	f003 f84a 	bl	800cd70 <__d2b>
 8009cdc:	901a      	str	r0, [sp, #104]	@ 0x68
 8009cde:	2800      	cmp	r0, #0
 8009ce0:	f43f aee1 	beq.w	8009aa6 <_strtod_l+0x446>
 8009ce4:	9805      	ldr	r0, [sp, #20]
 8009ce6:	2101      	movs	r1, #1
 8009ce8:	f002 fda4 	bl	800c834 <__i2b>
 8009cec:	4680      	mov	r8, r0
 8009cee:	b948      	cbnz	r0, 8009d04 <_strtod_l+0x6a4>
 8009cf0:	f04f 0800 	mov.w	r8, #0
 8009cf4:	e6d7      	b.n	8009aa6 <_strtod_l+0x446>
 8009cf6:	f04f 32ff 	mov.w	r2, #4294967295
 8009cfa:	fa02 f303 	lsl.w	r3, r2, r3
 8009cfe:	ea03 0a0a 	and.w	sl, r3, sl
 8009d02:	e7af      	b.n	8009c64 <_strtod_l+0x604>
 8009d04:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8009d06:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8009d08:	2d00      	cmp	r5, #0
 8009d0a:	bfab      	itete	ge
 8009d0c:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8009d0e:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8009d10:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8009d12:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8009d14:	bfac      	ite	ge
 8009d16:	18ef      	addge	r7, r5, r3
 8009d18:	1b5e      	sublt	r6, r3, r5
 8009d1a:	9b08      	ldr	r3, [sp, #32]
 8009d1c:	1aed      	subs	r5, r5, r3
 8009d1e:	4415      	add	r5, r2
 8009d20:	4b65      	ldr	r3, [pc, #404]	@ (8009eb8 <_strtod_l+0x858>)
 8009d22:	3d01      	subs	r5, #1
 8009d24:	429d      	cmp	r5, r3
 8009d26:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8009d2a:	da50      	bge.n	8009dce <_strtod_l+0x76e>
 8009d2c:	1b5b      	subs	r3, r3, r5
 8009d2e:	2b1f      	cmp	r3, #31
 8009d30:	eba2 0203 	sub.w	r2, r2, r3
 8009d34:	f04f 0101 	mov.w	r1, #1
 8009d38:	dc3d      	bgt.n	8009db6 <_strtod_l+0x756>
 8009d3a:	fa01 f303 	lsl.w	r3, r1, r3
 8009d3e:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009d40:	2300      	movs	r3, #0
 8009d42:	9310      	str	r3, [sp, #64]	@ 0x40
 8009d44:	18bd      	adds	r5, r7, r2
 8009d46:	9b08      	ldr	r3, [sp, #32]
 8009d48:	42af      	cmp	r7, r5
 8009d4a:	4416      	add	r6, r2
 8009d4c:	441e      	add	r6, r3
 8009d4e:	463b      	mov	r3, r7
 8009d50:	bfa8      	it	ge
 8009d52:	462b      	movge	r3, r5
 8009d54:	42b3      	cmp	r3, r6
 8009d56:	bfa8      	it	ge
 8009d58:	4633      	movge	r3, r6
 8009d5a:	2b00      	cmp	r3, #0
 8009d5c:	bfc2      	ittt	gt
 8009d5e:	1aed      	subgt	r5, r5, r3
 8009d60:	1af6      	subgt	r6, r6, r3
 8009d62:	1aff      	subgt	r7, r7, r3
 8009d64:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009d66:	2b00      	cmp	r3, #0
 8009d68:	dd16      	ble.n	8009d98 <_strtod_l+0x738>
 8009d6a:	4641      	mov	r1, r8
 8009d6c:	9805      	ldr	r0, [sp, #20]
 8009d6e:	461a      	mov	r2, r3
 8009d70:	f002 fe18 	bl	800c9a4 <__pow5mult>
 8009d74:	4680      	mov	r8, r0
 8009d76:	2800      	cmp	r0, #0
 8009d78:	d0ba      	beq.n	8009cf0 <_strtod_l+0x690>
 8009d7a:	4601      	mov	r1, r0
 8009d7c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8009d7e:	9805      	ldr	r0, [sp, #20]
 8009d80:	f002 fd6e 	bl	800c860 <__multiply>
 8009d84:	900a      	str	r0, [sp, #40]	@ 0x28
 8009d86:	2800      	cmp	r0, #0
 8009d88:	f43f ae8d 	beq.w	8009aa6 <_strtod_l+0x446>
 8009d8c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009d8e:	9805      	ldr	r0, [sp, #20]
 8009d90:	f002 fc52 	bl	800c638 <_Bfree>
 8009d94:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009d96:	931a      	str	r3, [sp, #104]	@ 0x68
 8009d98:	2d00      	cmp	r5, #0
 8009d9a:	dc1d      	bgt.n	8009dd8 <_strtod_l+0x778>
 8009d9c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009d9e:	2b00      	cmp	r3, #0
 8009da0:	dd23      	ble.n	8009dea <_strtod_l+0x78a>
 8009da2:	4649      	mov	r1, r9
 8009da4:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8009da6:	9805      	ldr	r0, [sp, #20]
 8009da8:	f002 fdfc 	bl	800c9a4 <__pow5mult>
 8009dac:	4681      	mov	r9, r0
 8009dae:	b9e0      	cbnz	r0, 8009dea <_strtod_l+0x78a>
 8009db0:	f04f 0900 	mov.w	r9, #0
 8009db4:	e677      	b.n	8009aa6 <_strtod_l+0x446>
 8009db6:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8009dba:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8009dbe:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8009dc2:	35e2      	adds	r5, #226	@ 0xe2
 8009dc4:	fa01 f305 	lsl.w	r3, r1, r5
 8009dc8:	9310      	str	r3, [sp, #64]	@ 0x40
 8009dca:	9113      	str	r1, [sp, #76]	@ 0x4c
 8009dcc:	e7ba      	b.n	8009d44 <_strtod_l+0x6e4>
 8009dce:	2300      	movs	r3, #0
 8009dd0:	9310      	str	r3, [sp, #64]	@ 0x40
 8009dd2:	2301      	movs	r3, #1
 8009dd4:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009dd6:	e7b5      	b.n	8009d44 <_strtod_l+0x6e4>
 8009dd8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009dda:	9805      	ldr	r0, [sp, #20]
 8009ddc:	462a      	mov	r2, r5
 8009dde:	f002 fe3b 	bl	800ca58 <__lshift>
 8009de2:	901a      	str	r0, [sp, #104]	@ 0x68
 8009de4:	2800      	cmp	r0, #0
 8009de6:	d1d9      	bne.n	8009d9c <_strtod_l+0x73c>
 8009de8:	e65d      	b.n	8009aa6 <_strtod_l+0x446>
 8009dea:	2e00      	cmp	r6, #0
 8009dec:	dd07      	ble.n	8009dfe <_strtod_l+0x79e>
 8009dee:	4649      	mov	r1, r9
 8009df0:	9805      	ldr	r0, [sp, #20]
 8009df2:	4632      	mov	r2, r6
 8009df4:	f002 fe30 	bl	800ca58 <__lshift>
 8009df8:	4681      	mov	r9, r0
 8009dfa:	2800      	cmp	r0, #0
 8009dfc:	d0d8      	beq.n	8009db0 <_strtod_l+0x750>
 8009dfe:	2f00      	cmp	r7, #0
 8009e00:	dd08      	ble.n	8009e14 <_strtod_l+0x7b4>
 8009e02:	4641      	mov	r1, r8
 8009e04:	9805      	ldr	r0, [sp, #20]
 8009e06:	463a      	mov	r2, r7
 8009e08:	f002 fe26 	bl	800ca58 <__lshift>
 8009e0c:	4680      	mov	r8, r0
 8009e0e:	2800      	cmp	r0, #0
 8009e10:	f43f ae49 	beq.w	8009aa6 <_strtod_l+0x446>
 8009e14:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009e16:	9805      	ldr	r0, [sp, #20]
 8009e18:	464a      	mov	r2, r9
 8009e1a:	f002 fea5 	bl	800cb68 <__mdiff>
 8009e1e:	4604      	mov	r4, r0
 8009e20:	2800      	cmp	r0, #0
 8009e22:	f43f ae40 	beq.w	8009aa6 <_strtod_l+0x446>
 8009e26:	68c3      	ldr	r3, [r0, #12]
 8009e28:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009e2a:	2300      	movs	r3, #0
 8009e2c:	60c3      	str	r3, [r0, #12]
 8009e2e:	4641      	mov	r1, r8
 8009e30:	f002 fe7e 	bl	800cb30 <__mcmp>
 8009e34:	2800      	cmp	r0, #0
 8009e36:	da45      	bge.n	8009ec4 <_strtod_l+0x864>
 8009e38:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009e3a:	ea53 030a 	orrs.w	r3, r3, sl
 8009e3e:	d16b      	bne.n	8009f18 <_strtod_l+0x8b8>
 8009e40:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009e44:	2b00      	cmp	r3, #0
 8009e46:	d167      	bne.n	8009f18 <_strtod_l+0x8b8>
 8009e48:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009e4c:	0d1b      	lsrs	r3, r3, #20
 8009e4e:	051b      	lsls	r3, r3, #20
 8009e50:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8009e54:	d960      	bls.n	8009f18 <_strtod_l+0x8b8>
 8009e56:	6963      	ldr	r3, [r4, #20]
 8009e58:	b913      	cbnz	r3, 8009e60 <_strtod_l+0x800>
 8009e5a:	6923      	ldr	r3, [r4, #16]
 8009e5c:	2b01      	cmp	r3, #1
 8009e5e:	dd5b      	ble.n	8009f18 <_strtod_l+0x8b8>
 8009e60:	4621      	mov	r1, r4
 8009e62:	2201      	movs	r2, #1
 8009e64:	9805      	ldr	r0, [sp, #20]
 8009e66:	f002 fdf7 	bl	800ca58 <__lshift>
 8009e6a:	4641      	mov	r1, r8
 8009e6c:	4604      	mov	r4, r0
 8009e6e:	f002 fe5f 	bl	800cb30 <__mcmp>
 8009e72:	2800      	cmp	r0, #0
 8009e74:	dd50      	ble.n	8009f18 <_strtod_l+0x8b8>
 8009e76:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009e7a:	9a08      	ldr	r2, [sp, #32]
 8009e7c:	0d1b      	lsrs	r3, r3, #20
 8009e7e:	051b      	lsls	r3, r3, #20
 8009e80:	2a00      	cmp	r2, #0
 8009e82:	d06a      	beq.n	8009f5a <_strtod_l+0x8fa>
 8009e84:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8009e88:	d867      	bhi.n	8009f5a <_strtod_l+0x8fa>
 8009e8a:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8009e8e:	f67f ae9d 	bls.w	8009bcc <_strtod_l+0x56c>
 8009e92:	4b0a      	ldr	r3, [pc, #40]	@ (8009ebc <_strtod_l+0x85c>)
 8009e94:	4650      	mov	r0, sl
 8009e96:	4659      	mov	r1, fp
 8009e98:	2200      	movs	r2, #0
 8009e9a:	f7f6 fbdd 	bl	8000658 <__aeabi_dmul>
 8009e9e:	4b08      	ldr	r3, [pc, #32]	@ (8009ec0 <_strtod_l+0x860>)
 8009ea0:	400b      	ands	r3, r1
 8009ea2:	4682      	mov	sl, r0
 8009ea4:	468b      	mov	fp, r1
 8009ea6:	2b00      	cmp	r3, #0
 8009ea8:	f47f ae08 	bne.w	8009abc <_strtod_l+0x45c>
 8009eac:	9a05      	ldr	r2, [sp, #20]
 8009eae:	2322      	movs	r3, #34	@ 0x22
 8009eb0:	6013      	str	r3, [r2, #0]
 8009eb2:	e603      	b.n	8009abc <_strtod_l+0x45c>
 8009eb4:	080105e0 	.word	0x080105e0
 8009eb8:	fffffc02 	.word	0xfffffc02
 8009ebc:	39500000 	.word	0x39500000
 8009ec0:	7ff00000 	.word	0x7ff00000
 8009ec4:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8009ec8:	d165      	bne.n	8009f96 <_strtod_l+0x936>
 8009eca:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8009ecc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009ed0:	b35a      	cbz	r2, 8009f2a <_strtod_l+0x8ca>
 8009ed2:	4a9f      	ldr	r2, [pc, #636]	@ (800a150 <_strtod_l+0xaf0>)
 8009ed4:	4293      	cmp	r3, r2
 8009ed6:	d12b      	bne.n	8009f30 <_strtod_l+0x8d0>
 8009ed8:	9b08      	ldr	r3, [sp, #32]
 8009eda:	4651      	mov	r1, sl
 8009edc:	b303      	cbz	r3, 8009f20 <_strtod_l+0x8c0>
 8009ede:	4b9d      	ldr	r3, [pc, #628]	@ (800a154 <_strtod_l+0xaf4>)
 8009ee0:	465a      	mov	r2, fp
 8009ee2:	4013      	ands	r3, r2
 8009ee4:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8009ee8:	f04f 32ff 	mov.w	r2, #4294967295
 8009eec:	d81b      	bhi.n	8009f26 <_strtod_l+0x8c6>
 8009eee:	0d1b      	lsrs	r3, r3, #20
 8009ef0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8009ef4:	fa02 f303 	lsl.w	r3, r2, r3
 8009ef8:	4299      	cmp	r1, r3
 8009efa:	d119      	bne.n	8009f30 <_strtod_l+0x8d0>
 8009efc:	4b96      	ldr	r3, [pc, #600]	@ (800a158 <_strtod_l+0xaf8>)
 8009efe:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009f00:	429a      	cmp	r2, r3
 8009f02:	d102      	bne.n	8009f0a <_strtod_l+0x8aa>
 8009f04:	3101      	adds	r1, #1
 8009f06:	f43f adce 	beq.w	8009aa6 <_strtod_l+0x446>
 8009f0a:	4b92      	ldr	r3, [pc, #584]	@ (800a154 <_strtod_l+0xaf4>)
 8009f0c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009f0e:	401a      	ands	r2, r3
 8009f10:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8009f14:	f04f 0a00 	mov.w	sl, #0
 8009f18:	9b08      	ldr	r3, [sp, #32]
 8009f1a:	2b00      	cmp	r3, #0
 8009f1c:	d1b9      	bne.n	8009e92 <_strtod_l+0x832>
 8009f1e:	e5cd      	b.n	8009abc <_strtod_l+0x45c>
 8009f20:	f04f 33ff 	mov.w	r3, #4294967295
 8009f24:	e7e8      	b.n	8009ef8 <_strtod_l+0x898>
 8009f26:	4613      	mov	r3, r2
 8009f28:	e7e6      	b.n	8009ef8 <_strtod_l+0x898>
 8009f2a:	ea53 030a 	orrs.w	r3, r3, sl
 8009f2e:	d0a2      	beq.n	8009e76 <_strtod_l+0x816>
 8009f30:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009f32:	b1db      	cbz	r3, 8009f6c <_strtod_l+0x90c>
 8009f34:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009f36:	4213      	tst	r3, r2
 8009f38:	d0ee      	beq.n	8009f18 <_strtod_l+0x8b8>
 8009f3a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009f3c:	9a08      	ldr	r2, [sp, #32]
 8009f3e:	4650      	mov	r0, sl
 8009f40:	4659      	mov	r1, fp
 8009f42:	b1bb      	cbz	r3, 8009f74 <_strtod_l+0x914>
 8009f44:	f7ff fb6d 	bl	8009622 <sulp>
 8009f48:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009f4c:	ec53 2b10 	vmov	r2, r3, d0
 8009f50:	f7f6 f9cc 	bl	80002ec <__adddf3>
 8009f54:	4682      	mov	sl, r0
 8009f56:	468b      	mov	fp, r1
 8009f58:	e7de      	b.n	8009f18 <_strtod_l+0x8b8>
 8009f5a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8009f5e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8009f62:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8009f66:	f04f 3aff 	mov.w	sl, #4294967295
 8009f6a:	e7d5      	b.n	8009f18 <_strtod_l+0x8b8>
 8009f6c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009f6e:	ea13 0f0a 	tst.w	r3, sl
 8009f72:	e7e1      	b.n	8009f38 <_strtod_l+0x8d8>
 8009f74:	f7ff fb55 	bl	8009622 <sulp>
 8009f78:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009f7c:	ec53 2b10 	vmov	r2, r3, d0
 8009f80:	f7f6 f9b2 	bl	80002e8 <__aeabi_dsub>
 8009f84:	2200      	movs	r2, #0
 8009f86:	2300      	movs	r3, #0
 8009f88:	4682      	mov	sl, r0
 8009f8a:	468b      	mov	fp, r1
 8009f8c:	f7f6 fdcc 	bl	8000b28 <__aeabi_dcmpeq>
 8009f90:	2800      	cmp	r0, #0
 8009f92:	d0c1      	beq.n	8009f18 <_strtod_l+0x8b8>
 8009f94:	e61a      	b.n	8009bcc <_strtod_l+0x56c>
 8009f96:	4641      	mov	r1, r8
 8009f98:	4620      	mov	r0, r4
 8009f9a:	f002 ff41 	bl	800ce20 <__ratio>
 8009f9e:	ec57 6b10 	vmov	r6, r7, d0
 8009fa2:	2200      	movs	r2, #0
 8009fa4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8009fa8:	4630      	mov	r0, r6
 8009faa:	4639      	mov	r1, r7
 8009fac:	f7f6 fdd0 	bl	8000b50 <__aeabi_dcmple>
 8009fb0:	2800      	cmp	r0, #0
 8009fb2:	d06f      	beq.n	800a094 <_strtod_l+0xa34>
 8009fb4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009fb6:	2b00      	cmp	r3, #0
 8009fb8:	d17a      	bne.n	800a0b0 <_strtod_l+0xa50>
 8009fba:	f1ba 0f00 	cmp.w	sl, #0
 8009fbe:	d158      	bne.n	800a072 <_strtod_l+0xa12>
 8009fc0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009fc2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009fc6:	2b00      	cmp	r3, #0
 8009fc8:	d15a      	bne.n	800a080 <_strtod_l+0xa20>
 8009fca:	4b64      	ldr	r3, [pc, #400]	@ (800a15c <_strtod_l+0xafc>)
 8009fcc:	2200      	movs	r2, #0
 8009fce:	4630      	mov	r0, r6
 8009fd0:	4639      	mov	r1, r7
 8009fd2:	f7f6 fdb3 	bl	8000b3c <__aeabi_dcmplt>
 8009fd6:	2800      	cmp	r0, #0
 8009fd8:	d159      	bne.n	800a08e <_strtod_l+0xa2e>
 8009fda:	4630      	mov	r0, r6
 8009fdc:	4639      	mov	r1, r7
 8009fde:	4b60      	ldr	r3, [pc, #384]	@ (800a160 <_strtod_l+0xb00>)
 8009fe0:	2200      	movs	r2, #0
 8009fe2:	f7f6 fb39 	bl	8000658 <__aeabi_dmul>
 8009fe6:	4606      	mov	r6, r0
 8009fe8:	460f      	mov	r7, r1
 8009fea:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8009fee:	9606      	str	r6, [sp, #24]
 8009ff0:	9307      	str	r3, [sp, #28]
 8009ff2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009ff6:	4d57      	ldr	r5, [pc, #348]	@ (800a154 <_strtod_l+0xaf4>)
 8009ff8:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009ffc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009ffe:	401d      	ands	r5, r3
 800a000:	4b58      	ldr	r3, [pc, #352]	@ (800a164 <_strtod_l+0xb04>)
 800a002:	429d      	cmp	r5, r3
 800a004:	f040 80b2 	bne.w	800a16c <_strtod_l+0xb0c>
 800a008:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a00a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800a00e:	ec4b ab10 	vmov	d0, sl, fp
 800a012:	f002 fe3d 	bl	800cc90 <__ulp>
 800a016:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a01a:	ec51 0b10 	vmov	r0, r1, d0
 800a01e:	f7f6 fb1b 	bl	8000658 <__aeabi_dmul>
 800a022:	4652      	mov	r2, sl
 800a024:	465b      	mov	r3, fp
 800a026:	f7f6 f961 	bl	80002ec <__adddf3>
 800a02a:	460b      	mov	r3, r1
 800a02c:	4949      	ldr	r1, [pc, #292]	@ (800a154 <_strtod_l+0xaf4>)
 800a02e:	4a4e      	ldr	r2, [pc, #312]	@ (800a168 <_strtod_l+0xb08>)
 800a030:	4019      	ands	r1, r3
 800a032:	4291      	cmp	r1, r2
 800a034:	4682      	mov	sl, r0
 800a036:	d942      	bls.n	800a0be <_strtod_l+0xa5e>
 800a038:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a03a:	4b47      	ldr	r3, [pc, #284]	@ (800a158 <_strtod_l+0xaf8>)
 800a03c:	429a      	cmp	r2, r3
 800a03e:	d103      	bne.n	800a048 <_strtod_l+0x9e8>
 800a040:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a042:	3301      	adds	r3, #1
 800a044:	f43f ad2f 	beq.w	8009aa6 <_strtod_l+0x446>
 800a048:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800a158 <_strtod_l+0xaf8>
 800a04c:	f04f 3aff 	mov.w	sl, #4294967295
 800a050:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a052:	9805      	ldr	r0, [sp, #20]
 800a054:	f002 faf0 	bl	800c638 <_Bfree>
 800a058:	9805      	ldr	r0, [sp, #20]
 800a05a:	4649      	mov	r1, r9
 800a05c:	f002 faec 	bl	800c638 <_Bfree>
 800a060:	9805      	ldr	r0, [sp, #20]
 800a062:	4641      	mov	r1, r8
 800a064:	f002 fae8 	bl	800c638 <_Bfree>
 800a068:	9805      	ldr	r0, [sp, #20]
 800a06a:	4621      	mov	r1, r4
 800a06c:	f002 fae4 	bl	800c638 <_Bfree>
 800a070:	e619      	b.n	8009ca6 <_strtod_l+0x646>
 800a072:	f1ba 0f01 	cmp.w	sl, #1
 800a076:	d103      	bne.n	800a080 <_strtod_l+0xa20>
 800a078:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a07a:	2b00      	cmp	r3, #0
 800a07c:	f43f ada6 	beq.w	8009bcc <_strtod_l+0x56c>
 800a080:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800a130 <_strtod_l+0xad0>
 800a084:	4f35      	ldr	r7, [pc, #212]	@ (800a15c <_strtod_l+0xafc>)
 800a086:	ed8d 7b06 	vstr	d7, [sp, #24]
 800a08a:	2600      	movs	r6, #0
 800a08c:	e7b1      	b.n	8009ff2 <_strtod_l+0x992>
 800a08e:	4f34      	ldr	r7, [pc, #208]	@ (800a160 <_strtod_l+0xb00>)
 800a090:	2600      	movs	r6, #0
 800a092:	e7aa      	b.n	8009fea <_strtod_l+0x98a>
 800a094:	4b32      	ldr	r3, [pc, #200]	@ (800a160 <_strtod_l+0xb00>)
 800a096:	4630      	mov	r0, r6
 800a098:	4639      	mov	r1, r7
 800a09a:	2200      	movs	r2, #0
 800a09c:	f7f6 fadc 	bl	8000658 <__aeabi_dmul>
 800a0a0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a0a2:	4606      	mov	r6, r0
 800a0a4:	460f      	mov	r7, r1
 800a0a6:	2b00      	cmp	r3, #0
 800a0a8:	d09f      	beq.n	8009fea <_strtod_l+0x98a>
 800a0aa:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800a0ae:	e7a0      	b.n	8009ff2 <_strtod_l+0x992>
 800a0b0:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800a138 <_strtod_l+0xad8>
 800a0b4:	ed8d 7b06 	vstr	d7, [sp, #24]
 800a0b8:	ec57 6b17 	vmov	r6, r7, d7
 800a0bc:	e799      	b.n	8009ff2 <_strtod_l+0x992>
 800a0be:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800a0c2:	9b08      	ldr	r3, [sp, #32]
 800a0c4:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800a0c8:	2b00      	cmp	r3, #0
 800a0ca:	d1c1      	bne.n	800a050 <_strtod_l+0x9f0>
 800a0cc:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a0d0:	0d1b      	lsrs	r3, r3, #20
 800a0d2:	051b      	lsls	r3, r3, #20
 800a0d4:	429d      	cmp	r5, r3
 800a0d6:	d1bb      	bne.n	800a050 <_strtod_l+0x9f0>
 800a0d8:	4630      	mov	r0, r6
 800a0da:	4639      	mov	r1, r7
 800a0dc:	f7f6 ff7a 	bl	8000fd4 <__aeabi_d2lz>
 800a0e0:	f7f6 fa8c 	bl	80005fc <__aeabi_l2d>
 800a0e4:	4602      	mov	r2, r0
 800a0e6:	460b      	mov	r3, r1
 800a0e8:	4630      	mov	r0, r6
 800a0ea:	4639      	mov	r1, r7
 800a0ec:	f7f6 f8fc 	bl	80002e8 <__aeabi_dsub>
 800a0f0:	460b      	mov	r3, r1
 800a0f2:	4602      	mov	r2, r0
 800a0f4:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800a0f8:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800a0fc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a0fe:	ea46 060a 	orr.w	r6, r6, sl
 800a102:	431e      	orrs	r6, r3
 800a104:	d06f      	beq.n	800a1e6 <_strtod_l+0xb86>
 800a106:	a30e      	add	r3, pc, #56	@ (adr r3, 800a140 <_strtod_l+0xae0>)
 800a108:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a10c:	f7f6 fd16 	bl	8000b3c <__aeabi_dcmplt>
 800a110:	2800      	cmp	r0, #0
 800a112:	f47f acd3 	bne.w	8009abc <_strtod_l+0x45c>
 800a116:	a30c      	add	r3, pc, #48	@ (adr r3, 800a148 <_strtod_l+0xae8>)
 800a118:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a11c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a120:	f7f6 fd2a 	bl	8000b78 <__aeabi_dcmpgt>
 800a124:	2800      	cmp	r0, #0
 800a126:	d093      	beq.n	800a050 <_strtod_l+0x9f0>
 800a128:	e4c8      	b.n	8009abc <_strtod_l+0x45c>
 800a12a:	bf00      	nop
 800a12c:	f3af 8000 	nop.w
 800a130:	00000000 	.word	0x00000000
 800a134:	bff00000 	.word	0xbff00000
 800a138:	00000000 	.word	0x00000000
 800a13c:	3ff00000 	.word	0x3ff00000
 800a140:	94a03595 	.word	0x94a03595
 800a144:	3fdfffff 	.word	0x3fdfffff
 800a148:	35afe535 	.word	0x35afe535
 800a14c:	3fe00000 	.word	0x3fe00000
 800a150:	000fffff 	.word	0x000fffff
 800a154:	7ff00000 	.word	0x7ff00000
 800a158:	7fefffff 	.word	0x7fefffff
 800a15c:	3ff00000 	.word	0x3ff00000
 800a160:	3fe00000 	.word	0x3fe00000
 800a164:	7fe00000 	.word	0x7fe00000
 800a168:	7c9fffff 	.word	0x7c9fffff
 800a16c:	9b08      	ldr	r3, [sp, #32]
 800a16e:	b323      	cbz	r3, 800a1ba <_strtod_l+0xb5a>
 800a170:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800a174:	d821      	bhi.n	800a1ba <_strtod_l+0xb5a>
 800a176:	a328      	add	r3, pc, #160	@ (adr r3, 800a218 <_strtod_l+0xbb8>)
 800a178:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a17c:	4630      	mov	r0, r6
 800a17e:	4639      	mov	r1, r7
 800a180:	f7f6 fce6 	bl	8000b50 <__aeabi_dcmple>
 800a184:	b1a0      	cbz	r0, 800a1b0 <_strtod_l+0xb50>
 800a186:	4639      	mov	r1, r7
 800a188:	4630      	mov	r0, r6
 800a18a:	f7f6 fd3d 	bl	8000c08 <__aeabi_d2uiz>
 800a18e:	2801      	cmp	r0, #1
 800a190:	bf38      	it	cc
 800a192:	2001      	movcc	r0, #1
 800a194:	f7f6 f9e6 	bl	8000564 <__aeabi_ui2d>
 800a198:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a19a:	4606      	mov	r6, r0
 800a19c:	460f      	mov	r7, r1
 800a19e:	b9fb      	cbnz	r3, 800a1e0 <_strtod_l+0xb80>
 800a1a0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800a1a4:	9014      	str	r0, [sp, #80]	@ 0x50
 800a1a6:	9315      	str	r3, [sp, #84]	@ 0x54
 800a1a8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800a1ac:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800a1b0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a1b2:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800a1b6:	1b5b      	subs	r3, r3, r5
 800a1b8:	9311      	str	r3, [sp, #68]	@ 0x44
 800a1ba:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800a1be:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800a1c2:	f002 fd65 	bl	800cc90 <__ulp>
 800a1c6:	4650      	mov	r0, sl
 800a1c8:	ec53 2b10 	vmov	r2, r3, d0
 800a1cc:	4659      	mov	r1, fp
 800a1ce:	f7f6 fa43 	bl	8000658 <__aeabi_dmul>
 800a1d2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800a1d6:	f7f6 f889 	bl	80002ec <__adddf3>
 800a1da:	4682      	mov	sl, r0
 800a1dc:	468b      	mov	fp, r1
 800a1de:	e770      	b.n	800a0c2 <_strtod_l+0xa62>
 800a1e0:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800a1e4:	e7e0      	b.n	800a1a8 <_strtod_l+0xb48>
 800a1e6:	a30e      	add	r3, pc, #56	@ (adr r3, 800a220 <_strtod_l+0xbc0>)
 800a1e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1ec:	f7f6 fca6 	bl	8000b3c <__aeabi_dcmplt>
 800a1f0:	e798      	b.n	800a124 <_strtod_l+0xac4>
 800a1f2:	2300      	movs	r3, #0
 800a1f4:	930e      	str	r3, [sp, #56]	@ 0x38
 800a1f6:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800a1f8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a1fa:	6013      	str	r3, [r2, #0]
 800a1fc:	f7ff ba6d 	b.w	80096da <_strtod_l+0x7a>
 800a200:	2a65      	cmp	r2, #101	@ 0x65
 800a202:	f43f ab68 	beq.w	80098d6 <_strtod_l+0x276>
 800a206:	2a45      	cmp	r2, #69	@ 0x45
 800a208:	f43f ab65 	beq.w	80098d6 <_strtod_l+0x276>
 800a20c:	2301      	movs	r3, #1
 800a20e:	f7ff bba0 	b.w	8009952 <_strtod_l+0x2f2>
 800a212:	bf00      	nop
 800a214:	f3af 8000 	nop.w
 800a218:	ffc00000 	.word	0xffc00000
 800a21c:	41dfffff 	.word	0x41dfffff
 800a220:	94a03595 	.word	0x94a03595
 800a224:	3fcfffff 	.word	0x3fcfffff

0800a228 <strtod>:
 800a228:	460a      	mov	r2, r1
 800a22a:	4601      	mov	r1, r0
 800a22c:	4802      	ldr	r0, [pc, #8]	@ (800a238 <strtod+0x10>)
 800a22e:	4b03      	ldr	r3, [pc, #12]	@ (800a23c <strtod+0x14>)
 800a230:	6800      	ldr	r0, [r0, #0]
 800a232:	f7ff ba15 	b.w	8009660 <_strtod_l>
 800a236:	bf00      	nop
 800a238:	200001cc 	.word	0x200001cc
 800a23c:	20000060 	.word	0x20000060

0800a240 <_strtol_l.isra.0>:
 800a240:	2b24      	cmp	r3, #36	@ 0x24
 800a242:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a246:	4686      	mov	lr, r0
 800a248:	4690      	mov	r8, r2
 800a24a:	d801      	bhi.n	800a250 <_strtol_l.isra.0+0x10>
 800a24c:	2b01      	cmp	r3, #1
 800a24e:	d106      	bne.n	800a25e <_strtol_l.isra.0+0x1e>
 800a250:	f000 fec2 	bl	800afd8 <__errno>
 800a254:	2316      	movs	r3, #22
 800a256:	6003      	str	r3, [r0, #0]
 800a258:	2000      	movs	r0, #0
 800a25a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a25e:	4834      	ldr	r0, [pc, #208]	@ (800a330 <_strtol_l.isra.0+0xf0>)
 800a260:	460d      	mov	r5, r1
 800a262:	462a      	mov	r2, r5
 800a264:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a268:	5d06      	ldrb	r6, [r0, r4]
 800a26a:	f016 0608 	ands.w	r6, r6, #8
 800a26e:	d1f8      	bne.n	800a262 <_strtol_l.isra.0+0x22>
 800a270:	2c2d      	cmp	r4, #45	@ 0x2d
 800a272:	d110      	bne.n	800a296 <_strtol_l.isra.0+0x56>
 800a274:	782c      	ldrb	r4, [r5, #0]
 800a276:	2601      	movs	r6, #1
 800a278:	1c95      	adds	r5, r2, #2
 800a27a:	f033 0210 	bics.w	r2, r3, #16
 800a27e:	d115      	bne.n	800a2ac <_strtol_l.isra.0+0x6c>
 800a280:	2c30      	cmp	r4, #48	@ 0x30
 800a282:	d10d      	bne.n	800a2a0 <_strtol_l.isra.0+0x60>
 800a284:	782a      	ldrb	r2, [r5, #0]
 800a286:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800a28a:	2a58      	cmp	r2, #88	@ 0x58
 800a28c:	d108      	bne.n	800a2a0 <_strtol_l.isra.0+0x60>
 800a28e:	786c      	ldrb	r4, [r5, #1]
 800a290:	3502      	adds	r5, #2
 800a292:	2310      	movs	r3, #16
 800a294:	e00a      	b.n	800a2ac <_strtol_l.isra.0+0x6c>
 800a296:	2c2b      	cmp	r4, #43	@ 0x2b
 800a298:	bf04      	itt	eq
 800a29a:	782c      	ldrbeq	r4, [r5, #0]
 800a29c:	1c95      	addeq	r5, r2, #2
 800a29e:	e7ec      	b.n	800a27a <_strtol_l.isra.0+0x3a>
 800a2a0:	2b00      	cmp	r3, #0
 800a2a2:	d1f6      	bne.n	800a292 <_strtol_l.isra.0+0x52>
 800a2a4:	2c30      	cmp	r4, #48	@ 0x30
 800a2a6:	bf14      	ite	ne
 800a2a8:	230a      	movne	r3, #10
 800a2aa:	2308      	moveq	r3, #8
 800a2ac:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800a2b0:	f10c 3cff 	add.w	ip, ip, #4294967295
 800a2b4:	2200      	movs	r2, #0
 800a2b6:	fbbc f9f3 	udiv	r9, ip, r3
 800a2ba:	4610      	mov	r0, r2
 800a2bc:	fb03 ca19 	mls	sl, r3, r9, ip
 800a2c0:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800a2c4:	2f09      	cmp	r7, #9
 800a2c6:	d80f      	bhi.n	800a2e8 <_strtol_l.isra.0+0xa8>
 800a2c8:	463c      	mov	r4, r7
 800a2ca:	42a3      	cmp	r3, r4
 800a2cc:	dd1b      	ble.n	800a306 <_strtol_l.isra.0+0xc6>
 800a2ce:	1c57      	adds	r7, r2, #1
 800a2d0:	d007      	beq.n	800a2e2 <_strtol_l.isra.0+0xa2>
 800a2d2:	4581      	cmp	r9, r0
 800a2d4:	d314      	bcc.n	800a300 <_strtol_l.isra.0+0xc0>
 800a2d6:	d101      	bne.n	800a2dc <_strtol_l.isra.0+0x9c>
 800a2d8:	45a2      	cmp	sl, r4
 800a2da:	db11      	blt.n	800a300 <_strtol_l.isra.0+0xc0>
 800a2dc:	fb00 4003 	mla	r0, r0, r3, r4
 800a2e0:	2201      	movs	r2, #1
 800a2e2:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a2e6:	e7eb      	b.n	800a2c0 <_strtol_l.isra.0+0x80>
 800a2e8:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800a2ec:	2f19      	cmp	r7, #25
 800a2ee:	d801      	bhi.n	800a2f4 <_strtol_l.isra.0+0xb4>
 800a2f0:	3c37      	subs	r4, #55	@ 0x37
 800a2f2:	e7ea      	b.n	800a2ca <_strtol_l.isra.0+0x8a>
 800a2f4:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800a2f8:	2f19      	cmp	r7, #25
 800a2fa:	d804      	bhi.n	800a306 <_strtol_l.isra.0+0xc6>
 800a2fc:	3c57      	subs	r4, #87	@ 0x57
 800a2fe:	e7e4      	b.n	800a2ca <_strtol_l.isra.0+0x8a>
 800a300:	f04f 32ff 	mov.w	r2, #4294967295
 800a304:	e7ed      	b.n	800a2e2 <_strtol_l.isra.0+0xa2>
 800a306:	1c53      	adds	r3, r2, #1
 800a308:	d108      	bne.n	800a31c <_strtol_l.isra.0+0xdc>
 800a30a:	2322      	movs	r3, #34	@ 0x22
 800a30c:	f8ce 3000 	str.w	r3, [lr]
 800a310:	4660      	mov	r0, ip
 800a312:	f1b8 0f00 	cmp.w	r8, #0
 800a316:	d0a0      	beq.n	800a25a <_strtol_l.isra.0+0x1a>
 800a318:	1e69      	subs	r1, r5, #1
 800a31a:	e006      	b.n	800a32a <_strtol_l.isra.0+0xea>
 800a31c:	b106      	cbz	r6, 800a320 <_strtol_l.isra.0+0xe0>
 800a31e:	4240      	negs	r0, r0
 800a320:	f1b8 0f00 	cmp.w	r8, #0
 800a324:	d099      	beq.n	800a25a <_strtol_l.isra.0+0x1a>
 800a326:	2a00      	cmp	r2, #0
 800a328:	d1f6      	bne.n	800a318 <_strtol_l.isra.0+0xd8>
 800a32a:	f8c8 1000 	str.w	r1, [r8]
 800a32e:	e794      	b.n	800a25a <_strtol_l.isra.0+0x1a>
 800a330:	08010609 	.word	0x08010609

0800a334 <_strtol_r>:
 800a334:	f7ff bf84 	b.w	800a240 <_strtol_l.isra.0>

0800a338 <strtol>:
 800a338:	4613      	mov	r3, r2
 800a33a:	460a      	mov	r2, r1
 800a33c:	4601      	mov	r1, r0
 800a33e:	4802      	ldr	r0, [pc, #8]	@ (800a348 <strtol+0x10>)
 800a340:	6800      	ldr	r0, [r0, #0]
 800a342:	f7ff bf7d 	b.w	800a240 <_strtol_l.isra.0>
 800a346:	bf00      	nop
 800a348:	200001cc 	.word	0x200001cc

0800a34c <__cvt>:
 800a34c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a350:	ec57 6b10 	vmov	r6, r7, d0
 800a354:	2f00      	cmp	r7, #0
 800a356:	460c      	mov	r4, r1
 800a358:	4619      	mov	r1, r3
 800a35a:	463b      	mov	r3, r7
 800a35c:	bfbb      	ittet	lt
 800a35e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800a362:	461f      	movlt	r7, r3
 800a364:	2300      	movge	r3, #0
 800a366:	232d      	movlt	r3, #45	@ 0x2d
 800a368:	700b      	strb	r3, [r1, #0]
 800a36a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a36c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800a370:	4691      	mov	r9, r2
 800a372:	f023 0820 	bic.w	r8, r3, #32
 800a376:	bfbc      	itt	lt
 800a378:	4632      	movlt	r2, r6
 800a37a:	4616      	movlt	r6, r2
 800a37c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a380:	d005      	beq.n	800a38e <__cvt+0x42>
 800a382:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800a386:	d100      	bne.n	800a38a <__cvt+0x3e>
 800a388:	3401      	adds	r4, #1
 800a38a:	2102      	movs	r1, #2
 800a38c:	e000      	b.n	800a390 <__cvt+0x44>
 800a38e:	2103      	movs	r1, #3
 800a390:	ab03      	add	r3, sp, #12
 800a392:	9301      	str	r3, [sp, #4]
 800a394:	ab02      	add	r3, sp, #8
 800a396:	9300      	str	r3, [sp, #0]
 800a398:	ec47 6b10 	vmov	d0, r6, r7
 800a39c:	4653      	mov	r3, sl
 800a39e:	4622      	mov	r2, r4
 800a3a0:	f000 feee 	bl	800b180 <_dtoa_r>
 800a3a4:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800a3a8:	4605      	mov	r5, r0
 800a3aa:	d119      	bne.n	800a3e0 <__cvt+0x94>
 800a3ac:	f019 0f01 	tst.w	r9, #1
 800a3b0:	d00e      	beq.n	800a3d0 <__cvt+0x84>
 800a3b2:	eb00 0904 	add.w	r9, r0, r4
 800a3b6:	2200      	movs	r2, #0
 800a3b8:	2300      	movs	r3, #0
 800a3ba:	4630      	mov	r0, r6
 800a3bc:	4639      	mov	r1, r7
 800a3be:	f7f6 fbb3 	bl	8000b28 <__aeabi_dcmpeq>
 800a3c2:	b108      	cbz	r0, 800a3c8 <__cvt+0x7c>
 800a3c4:	f8cd 900c 	str.w	r9, [sp, #12]
 800a3c8:	2230      	movs	r2, #48	@ 0x30
 800a3ca:	9b03      	ldr	r3, [sp, #12]
 800a3cc:	454b      	cmp	r3, r9
 800a3ce:	d31e      	bcc.n	800a40e <__cvt+0xc2>
 800a3d0:	9b03      	ldr	r3, [sp, #12]
 800a3d2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a3d4:	1b5b      	subs	r3, r3, r5
 800a3d6:	4628      	mov	r0, r5
 800a3d8:	6013      	str	r3, [r2, #0]
 800a3da:	b004      	add	sp, #16
 800a3dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a3e0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a3e4:	eb00 0904 	add.w	r9, r0, r4
 800a3e8:	d1e5      	bne.n	800a3b6 <__cvt+0x6a>
 800a3ea:	7803      	ldrb	r3, [r0, #0]
 800a3ec:	2b30      	cmp	r3, #48	@ 0x30
 800a3ee:	d10a      	bne.n	800a406 <__cvt+0xba>
 800a3f0:	2200      	movs	r2, #0
 800a3f2:	2300      	movs	r3, #0
 800a3f4:	4630      	mov	r0, r6
 800a3f6:	4639      	mov	r1, r7
 800a3f8:	f7f6 fb96 	bl	8000b28 <__aeabi_dcmpeq>
 800a3fc:	b918      	cbnz	r0, 800a406 <__cvt+0xba>
 800a3fe:	f1c4 0401 	rsb	r4, r4, #1
 800a402:	f8ca 4000 	str.w	r4, [sl]
 800a406:	f8da 3000 	ldr.w	r3, [sl]
 800a40a:	4499      	add	r9, r3
 800a40c:	e7d3      	b.n	800a3b6 <__cvt+0x6a>
 800a40e:	1c59      	adds	r1, r3, #1
 800a410:	9103      	str	r1, [sp, #12]
 800a412:	701a      	strb	r2, [r3, #0]
 800a414:	e7d9      	b.n	800a3ca <__cvt+0x7e>

0800a416 <__exponent>:
 800a416:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a418:	2900      	cmp	r1, #0
 800a41a:	bfba      	itte	lt
 800a41c:	4249      	neglt	r1, r1
 800a41e:	232d      	movlt	r3, #45	@ 0x2d
 800a420:	232b      	movge	r3, #43	@ 0x2b
 800a422:	2909      	cmp	r1, #9
 800a424:	7002      	strb	r2, [r0, #0]
 800a426:	7043      	strb	r3, [r0, #1]
 800a428:	dd29      	ble.n	800a47e <__exponent+0x68>
 800a42a:	f10d 0307 	add.w	r3, sp, #7
 800a42e:	461d      	mov	r5, r3
 800a430:	270a      	movs	r7, #10
 800a432:	461a      	mov	r2, r3
 800a434:	fbb1 f6f7 	udiv	r6, r1, r7
 800a438:	fb07 1416 	mls	r4, r7, r6, r1
 800a43c:	3430      	adds	r4, #48	@ 0x30
 800a43e:	f802 4c01 	strb.w	r4, [r2, #-1]
 800a442:	460c      	mov	r4, r1
 800a444:	2c63      	cmp	r4, #99	@ 0x63
 800a446:	f103 33ff 	add.w	r3, r3, #4294967295
 800a44a:	4631      	mov	r1, r6
 800a44c:	dcf1      	bgt.n	800a432 <__exponent+0x1c>
 800a44e:	3130      	adds	r1, #48	@ 0x30
 800a450:	1e94      	subs	r4, r2, #2
 800a452:	f803 1c01 	strb.w	r1, [r3, #-1]
 800a456:	1c41      	adds	r1, r0, #1
 800a458:	4623      	mov	r3, r4
 800a45a:	42ab      	cmp	r3, r5
 800a45c:	d30a      	bcc.n	800a474 <__exponent+0x5e>
 800a45e:	f10d 0309 	add.w	r3, sp, #9
 800a462:	1a9b      	subs	r3, r3, r2
 800a464:	42ac      	cmp	r4, r5
 800a466:	bf88      	it	hi
 800a468:	2300      	movhi	r3, #0
 800a46a:	3302      	adds	r3, #2
 800a46c:	4403      	add	r3, r0
 800a46e:	1a18      	subs	r0, r3, r0
 800a470:	b003      	add	sp, #12
 800a472:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a474:	f813 6b01 	ldrb.w	r6, [r3], #1
 800a478:	f801 6f01 	strb.w	r6, [r1, #1]!
 800a47c:	e7ed      	b.n	800a45a <__exponent+0x44>
 800a47e:	2330      	movs	r3, #48	@ 0x30
 800a480:	3130      	adds	r1, #48	@ 0x30
 800a482:	7083      	strb	r3, [r0, #2]
 800a484:	70c1      	strb	r1, [r0, #3]
 800a486:	1d03      	adds	r3, r0, #4
 800a488:	e7f1      	b.n	800a46e <__exponent+0x58>
	...

0800a48c <_printf_float>:
 800a48c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a490:	b08d      	sub	sp, #52	@ 0x34
 800a492:	460c      	mov	r4, r1
 800a494:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800a498:	4616      	mov	r6, r2
 800a49a:	461f      	mov	r7, r3
 800a49c:	4605      	mov	r5, r0
 800a49e:	f000 fd51 	bl	800af44 <_localeconv_r>
 800a4a2:	6803      	ldr	r3, [r0, #0]
 800a4a4:	9304      	str	r3, [sp, #16]
 800a4a6:	4618      	mov	r0, r3
 800a4a8:	f7f5 ff12 	bl	80002d0 <strlen>
 800a4ac:	2300      	movs	r3, #0
 800a4ae:	930a      	str	r3, [sp, #40]	@ 0x28
 800a4b0:	f8d8 3000 	ldr.w	r3, [r8]
 800a4b4:	9005      	str	r0, [sp, #20]
 800a4b6:	3307      	adds	r3, #7
 800a4b8:	f023 0307 	bic.w	r3, r3, #7
 800a4bc:	f103 0208 	add.w	r2, r3, #8
 800a4c0:	f894 a018 	ldrb.w	sl, [r4, #24]
 800a4c4:	f8d4 b000 	ldr.w	fp, [r4]
 800a4c8:	f8c8 2000 	str.w	r2, [r8]
 800a4cc:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a4d0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800a4d4:	9307      	str	r3, [sp, #28]
 800a4d6:	f8cd 8018 	str.w	r8, [sp, #24]
 800a4da:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800a4de:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a4e2:	4b9c      	ldr	r3, [pc, #624]	@ (800a754 <_printf_float+0x2c8>)
 800a4e4:	f04f 32ff 	mov.w	r2, #4294967295
 800a4e8:	f7f6 fb50 	bl	8000b8c <__aeabi_dcmpun>
 800a4ec:	bb70      	cbnz	r0, 800a54c <_printf_float+0xc0>
 800a4ee:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a4f2:	4b98      	ldr	r3, [pc, #608]	@ (800a754 <_printf_float+0x2c8>)
 800a4f4:	f04f 32ff 	mov.w	r2, #4294967295
 800a4f8:	f7f6 fb2a 	bl	8000b50 <__aeabi_dcmple>
 800a4fc:	bb30      	cbnz	r0, 800a54c <_printf_float+0xc0>
 800a4fe:	2200      	movs	r2, #0
 800a500:	2300      	movs	r3, #0
 800a502:	4640      	mov	r0, r8
 800a504:	4649      	mov	r1, r9
 800a506:	f7f6 fb19 	bl	8000b3c <__aeabi_dcmplt>
 800a50a:	b110      	cbz	r0, 800a512 <_printf_float+0x86>
 800a50c:	232d      	movs	r3, #45	@ 0x2d
 800a50e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a512:	4a91      	ldr	r2, [pc, #580]	@ (800a758 <_printf_float+0x2cc>)
 800a514:	4b91      	ldr	r3, [pc, #580]	@ (800a75c <_printf_float+0x2d0>)
 800a516:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800a51a:	bf8c      	ite	hi
 800a51c:	4690      	movhi	r8, r2
 800a51e:	4698      	movls	r8, r3
 800a520:	2303      	movs	r3, #3
 800a522:	6123      	str	r3, [r4, #16]
 800a524:	f02b 0304 	bic.w	r3, fp, #4
 800a528:	6023      	str	r3, [r4, #0]
 800a52a:	f04f 0900 	mov.w	r9, #0
 800a52e:	9700      	str	r7, [sp, #0]
 800a530:	4633      	mov	r3, r6
 800a532:	aa0b      	add	r2, sp, #44	@ 0x2c
 800a534:	4621      	mov	r1, r4
 800a536:	4628      	mov	r0, r5
 800a538:	f000 f9d2 	bl	800a8e0 <_printf_common>
 800a53c:	3001      	adds	r0, #1
 800a53e:	f040 808d 	bne.w	800a65c <_printf_float+0x1d0>
 800a542:	f04f 30ff 	mov.w	r0, #4294967295
 800a546:	b00d      	add	sp, #52	@ 0x34
 800a548:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a54c:	4642      	mov	r2, r8
 800a54e:	464b      	mov	r3, r9
 800a550:	4640      	mov	r0, r8
 800a552:	4649      	mov	r1, r9
 800a554:	f7f6 fb1a 	bl	8000b8c <__aeabi_dcmpun>
 800a558:	b140      	cbz	r0, 800a56c <_printf_float+0xe0>
 800a55a:	464b      	mov	r3, r9
 800a55c:	2b00      	cmp	r3, #0
 800a55e:	bfbc      	itt	lt
 800a560:	232d      	movlt	r3, #45	@ 0x2d
 800a562:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800a566:	4a7e      	ldr	r2, [pc, #504]	@ (800a760 <_printf_float+0x2d4>)
 800a568:	4b7e      	ldr	r3, [pc, #504]	@ (800a764 <_printf_float+0x2d8>)
 800a56a:	e7d4      	b.n	800a516 <_printf_float+0x8a>
 800a56c:	6863      	ldr	r3, [r4, #4]
 800a56e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800a572:	9206      	str	r2, [sp, #24]
 800a574:	1c5a      	adds	r2, r3, #1
 800a576:	d13b      	bne.n	800a5f0 <_printf_float+0x164>
 800a578:	2306      	movs	r3, #6
 800a57a:	6063      	str	r3, [r4, #4]
 800a57c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800a580:	2300      	movs	r3, #0
 800a582:	6022      	str	r2, [r4, #0]
 800a584:	9303      	str	r3, [sp, #12]
 800a586:	ab0a      	add	r3, sp, #40	@ 0x28
 800a588:	e9cd a301 	strd	sl, r3, [sp, #4]
 800a58c:	ab09      	add	r3, sp, #36	@ 0x24
 800a58e:	9300      	str	r3, [sp, #0]
 800a590:	6861      	ldr	r1, [r4, #4]
 800a592:	ec49 8b10 	vmov	d0, r8, r9
 800a596:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800a59a:	4628      	mov	r0, r5
 800a59c:	f7ff fed6 	bl	800a34c <__cvt>
 800a5a0:	9b06      	ldr	r3, [sp, #24]
 800a5a2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a5a4:	2b47      	cmp	r3, #71	@ 0x47
 800a5a6:	4680      	mov	r8, r0
 800a5a8:	d129      	bne.n	800a5fe <_printf_float+0x172>
 800a5aa:	1cc8      	adds	r0, r1, #3
 800a5ac:	db02      	blt.n	800a5b4 <_printf_float+0x128>
 800a5ae:	6863      	ldr	r3, [r4, #4]
 800a5b0:	4299      	cmp	r1, r3
 800a5b2:	dd41      	ble.n	800a638 <_printf_float+0x1ac>
 800a5b4:	f1aa 0a02 	sub.w	sl, sl, #2
 800a5b8:	fa5f fa8a 	uxtb.w	sl, sl
 800a5bc:	3901      	subs	r1, #1
 800a5be:	4652      	mov	r2, sl
 800a5c0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800a5c4:	9109      	str	r1, [sp, #36]	@ 0x24
 800a5c6:	f7ff ff26 	bl	800a416 <__exponent>
 800a5ca:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a5cc:	1813      	adds	r3, r2, r0
 800a5ce:	2a01      	cmp	r2, #1
 800a5d0:	4681      	mov	r9, r0
 800a5d2:	6123      	str	r3, [r4, #16]
 800a5d4:	dc02      	bgt.n	800a5dc <_printf_float+0x150>
 800a5d6:	6822      	ldr	r2, [r4, #0]
 800a5d8:	07d2      	lsls	r2, r2, #31
 800a5da:	d501      	bpl.n	800a5e0 <_printf_float+0x154>
 800a5dc:	3301      	adds	r3, #1
 800a5de:	6123      	str	r3, [r4, #16]
 800a5e0:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800a5e4:	2b00      	cmp	r3, #0
 800a5e6:	d0a2      	beq.n	800a52e <_printf_float+0xa2>
 800a5e8:	232d      	movs	r3, #45	@ 0x2d
 800a5ea:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a5ee:	e79e      	b.n	800a52e <_printf_float+0xa2>
 800a5f0:	9a06      	ldr	r2, [sp, #24]
 800a5f2:	2a47      	cmp	r2, #71	@ 0x47
 800a5f4:	d1c2      	bne.n	800a57c <_printf_float+0xf0>
 800a5f6:	2b00      	cmp	r3, #0
 800a5f8:	d1c0      	bne.n	800a57c <_printf_float+0xf0>
 800a5fa:	2301      	movs	r3, #1
 800a5fc:	e7bd      	b.n	800a57a <_printf_float+0xee>
 800a5fe:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a602:	d9db      	bls.n	800a5bc <_printf_float+0x130>
 800a604:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800a608:	d118      	bne.n	800a63c <_printf_float+0x1b0>
 800a60a:	2900      	cmp	r1, #0
 800a60c:	6863      	ldr	r3, [r4, #4]
 800a60e:	dd0b      	ble.n	800a628 <_printf_float+0x19c>
 800a610:	6121      	str	r1, [r4, #16]
 800a612:	b913      	cbnz	r3, 800a61a <_printf_float+0x18e>
 800a614:	6822      	ldr	r2, [r4, #0]
 800a616:	07d0      	lsls	r0, r2, #31
 800a618:	d502      	bpl.n	800a620 <_printf_float+0x194>
 800a61a:	3301      	adds	r3, #1
 800a61c:	440b      	add	r3, r1
 800a61e:	6123      	str	r3, [r4, #16]
 800a620:	65a1      	str	r1, [r4, #88]	@ 0x58
 800a622:	f04f 0900 	mov.w	r9, #0
 800a626:	e7db      	b.n	800a5e0 <_printf_float+0x154>
 800a628:	b913      	cbnz	r3, 800a630 <_printf_float+0x1a4>
 800a62a:	6822      	ldr	r2, [r4, #0]
 800a62c:	07d2      	lsls	r2, r2, #31
 800a62e:	d501      	bpl.n	800a634 <_printf_float+0x1a8>
 800a630:	3302      	adds	r3, #2
 800a632:	e7f4      	b.n	800a61e <_printf_float+0x192>
 800a634:	2301      	movs	r3, #1
 800a636:	e7f2      	b.n	800a61e <_printf_float+0x192>
 800a638:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800a63c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a63e:	4299      	cmp	r1, r3
 800a640:	db05      	blt.n	800a64e <_printf_float+0x1c2>
 800a642:	6823      	ldr	r3, [r4, #0]
 800a644:	6121      	str	r1, [r4, #16]
 800a646:	07d8      	lsls	r0, r3, #31
 800a648:	d5ea      	bpl.n	800a620 <_printf_float+0x194>
 800a64a:	1c4b      	adds	r3, r1, #1
 800a64c:	e7e7      	b.n	800a61e <_printf_float+0x192>
 800a64e:	2900      	cmp	r1, #0
 800a650:	bfd4      	ite	le
 800a652:	f1c1 0202 	rsble	r2, r1, #2
 800a656:	2201      	movgt	r2, #1
 800a658:	4413      	add	r3, r2
 800a65a:	e7e0      	b.n	800a61e <_printf_float+0x192>
 800a65c:	6823      	ldr	r3, [r4, #0]
 800a65e:	055a      	lsls	r2, r3, #21
 800a660:	d407      	bmi.n	800a672 <_printf_float+0x1e6>
 800a662:	6923      	ldr	r3, [r4, #16]
 800a664:	4642      	mov	r2, r8
 800a666:	4631      	mov	r1, r6
 800a668:	4628      	mov	r0, r5
 800a66a:	47b8      	blx	r7
 800a66c:	3001      	adds	r0, #1
 800a66e:	d12b      	bne.n	800a6c8 <_printf_float+0x23c>
 800a670:	e767      	b.n	800a542 <_printf_float+0xb6>
 800a672:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a676:	f240 80dd 	bls.w	800a834 <_printf_float+0x3a8>
 800a67a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a67e:	2200      	movs	r2, #0
 800a680:	2300      	movs	r3, #0
 800a682:	f7f6 fa51 	bl	8000b28 <__aeabi_dcmpeq>
 800a686:	2800      	cmp	r0, #0
 800a688:	d033      	beq.n	800a6f2 <_printf_float+0x266>
 800a68a:	4a37      	ldr	r2, [pc, #220]	@ (800a768 <_printf_float+0x2dc>)
 800a68c:	2301      	movs	r3, #1
 800a68e:	4631      	mov	r1, r6
 800a690:	4628      	mov	r0, r5
 800a692:	47b8      	blx	r7
 800a694:	3001      	adds	r0, #1
 800a696:	f43f af54 	beq.w	800a542 <_printf_float+0xb6>
 800a69a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800a69e:	4543      	cmp	r3, r8
 800a6a0:	db02      	blt.n	800a6a8 <_printf_float+0x21c>
 800a6a2:	6823      	ldr	r3, [r4, #0]
 800a6a4:	07d8      	lsls	r0, r3, #31
 800a6a6:	d50f      	bpl.n	800a6c8 <_printf_float+0x23c>
 800a6a8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a6ac:	4631      	mov	r1, r6
 800a6ae:	4628      	mov	r0, r5
 800a6b0:	47b8      	blx	r7
 800a6b2:	3001      	adds	r0, #1
 800a6b4:	f43f af45 	beq.w	800a542 <_printf_float+0xb6>
 800a6b8:	f04f 0900 	mov.w	r9, #0
 800a6bc:	f108 38ff 	add.w	r8, r8, #4294967295
 800a6c0:	f104 0a1a 	add.w	sl, r4, #26
 800a6c4:	45c8      	cmp	r8, r9
 800a6c6:	dc09      	bgt.n	800a6dc <_printf_float+0x250>
 800a6c8:	6823      	ldr	r3, [r4, #0]
 800a6ca:	079b      	lsls	r3, r3, #30
 800a6cc:	f100 8103 	bmi.w	800a8d6 <_printf_float+0x44a>
 800a6d0:	68e0      	ldr	r0, [r4, #12]
 800a6d2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a6d4:	4298      	cmp	r0, r3
 800a6d6:	bfb8      	it	lt
 800a6d8:	4618      	movlt	r0, r3
 800a6da:	e734      	b.n	800a546 <_printf_float+0xba>
 800a6dc:	2301      	movs	r3, #1
 800a6de:	4652      	mov	r2, sl
 800a6e0:	4631      	mov	r1, r6
 800a6e2:	4628      	mov	r0, r5
 800a6e4:	47b8      	blx	r7
 800a6e6:	3001      	adds	r0, #1
 800a6e8:	f43f af2b 	beq.w	800a542 <_printf_float+0xb6>
 800a6ec:	f109 0901 	add.w	r9, r9, #1
 800a6f0:	e7e8      	b.n	800a6c4 <_printf_float+0x238>
 800a6f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a6f4:	2b00      	cmp	r3, #0
 800a6f6:	dc39      	bgt.n	800a76c <_printf_float+0x2e0>
 800a6f8:	4a1b      	ldr	r2, [pc, #108]	@ (800a768 <_printf_float+0x2dc>)
 800a6fa:	2301      	movs	r3, #1
 800a6fc:	4631      	mov	r1, r6
 800a6fe:	4628      	mov	r0, r5
 800a700:	47b8      	blx	r7
 800a702:	3001      	adds	r0, #1
 800a704:	f43f af1d 	beq.w	800a542 <_printf_float+0xb6>
 800a708:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800a70c:	ea59 0303 	orrs.w	r3, r9, r3
 800a710:	d102      	bne.n	800a718 <_printf_float+0x28c>
 800a712:	6823      	ldr	r3, [r4, #0]
 800a714:	07d9      	lsls	r1, r3, #31
 800a716:	d5d7      	bpl.n	800a6c8 <_printf_float+0x23c>
 800a718:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a71c:	4631      	mov	r1, r6
 800a71e:	4628      	mov	r0, r5
 800a720:	47b8      	blx	r7
 800a722:	3001      	adds	r0, #1
 800a724:	f43f af0d 	beq.w	800a542 <_printf_float+0xb6>
 800a728:	f04f 0a00 	mov.w	sl, #0
 800a72c:	f104 0b1a 	add.w	fp, r4, #26
 800a730:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a732:	425b      	negs	r3, r3
 800a734:	4553      	cmp	r3, sl
 800a736:	dc01      	bgt.n	800a73c <_printf_float+0x2b0>
 800a738:	464b      	mov	r3, r9
 800a73a:	e793      	b.n	800a664 <_printf_float+0x1d8>
 800a73c:	2301      	movs	r3, #1
 800a73e:	465a      	mov	r2, fp
 800a740:	4631      	mov	r1, r6
 800a742:	4628      	mov	r0, r5
 800a744:	47b8      	blx	r7
 800a746:	3001      	adds	r0, #1
 800a748:	f43f aefb 	beq.w	800a542 <_printf_float+0xb6>
 800a74c:	f10a 0a01 	add.w	sl, sl, #1
 800a750:	e7ee      	b.n	800a730 <_printf_float+0x2a4>
 800a752:	bf00      	nop
 800a754:	7fefffff 	.word	0x7fefffff
 800a758:	080103d2 	.word	0x080103d2
 800a75c:	080103ce 	.word	0x080103ce
 800a760:	080103da 	.word	0x080103da
 800a764:	080103d6 	.word	0x080103d6
 800a768:	08010575 	.word	0x08010575
 800a76c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a76e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a772:	4553      	cmp	r3, sl
 800a774:	bfa8      	it	ge
 800a776:	4653      	movge	r3, sl
 800a778:	2b00      	cmp	r3, #0
 800a77a:	4699      	mov	r9, r3
 800a77c:	dc36      	bgt.n	800a7ec <_printf_float+0x360>
 800a77e:	f04f 0b00 	mov.w	fp, #0
 800a782:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a786:	f104 021a 	add.w	r2, r4, #26
 800a78a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a78c:	9306      	str	r3, [sp, #24]
 800a78e:	eba3 0309 	sub.w	r3, r3, r9
 800a792:	455b      	cmp	r3, fp
 800a794:	dc31      	bgt.n	800a7fa <_printf_float+0x36e>
 800a796:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a798:	459a      	cmp	sl, r3
 800a79a:	dc3a      	bgt.n	800a812 <_printf_float+0x386>
 800a79c:	6823      	ldr	r3, [r4, #0]
 800a79e:	07da      	lsls	r2, r3, #31
 800a7a0:	d437      	bmi.n	800a812 <_printf_float+0x386>
 800a7a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a7a4:	ebaa 0903 	sub.w	r9, sl, r3
 800a7a8:	9b06      	ldr	r3, [sp, #24]
 800a7aa:	ebaa 0303 	sub.w	r3, sl, r3
 800a7ae:	4599      	cmp	r9, r3
 800a7b0:	bfa8      	it	ge
 800a7b2:	4699      	movge	r9, r3
 800a7b4:	f1b9 0f00 	cmp.w	r9, #0
 800a7b8:	dc33      	bgt.n	800a822 <_printf_float+0x396>
 800a7ba:	f04f 0800 	mov.w	r8, #0
 800a7be:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a7c2:	f104 0b1a 	add.w	fp, r4, #26
 800a7c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a7c8:	ebaa 0303 	sub.w	r3, sl, r3
 800a7cc:	eba3 0309 	sub.w	r3, r3, r9
 800a7d0:	4543      	cmp	r3, r8
 800a7d2:	f77f af79 	ble.w	800a6c8 <_printf_float+0x23c>
 800a7d6:	2301      	movs	r3, #1
 800a7d8:	465a      	mov	r2, fp
 800a7da:	4631      	mov	r1, r6
 800a7dc:	4628      	mov	r0, r5
 800a7de:	47b8      	blx	r7
 800a7e0:	3001      	adds	r0, #1
 800a7e2:	f43f aeae 	beq.w	800a542 <_printf_float+0xb6>
 800a7e6:	f108 0801 	add.w	r8, r8, #1
 800a7ea:	e7ec      	b.n	800a7c6 <_printf_float+0x33a>
 800a7ec:	4642      	mov	r2, r8
 800a7ee:	4631      	mov	r1, r6
 800a7f0:	4628      	mov	r0, r5
 800a7f2:	47b8      	blx	r7
 800a7f4:	3001      	adds	r0, #1
 800a7f6:	d1c2      	bne.n	800a77e <_printf_float+0x2f2>
 800a7f8:	e6a3      	b.n	800a542 <_printf_float+0xb6>
 800a7fa:	2301      	movs	r3, #1
 800a7fc:	4631      	mov	r1, r6
 800a7fe:	4628      	mov	r0, r5
 800a800:	9206      	str	r2, [sp, #24]
 800a802:	47b8      	blx	r7
 800a804:	3001      	adds	r0, #1
 800a806:	f43f ae9c 	beq.w	800a542 <_printf_float+0xb6>
 800a80a:	9a06      	ldr	r2, [sp, #24]
 800a80c:	f10b 0b01 	add.w	fp, fp, #1
 800a810:	e7bb      	b.n	800a78a <_printf_float+0x2fe>
 800a812:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a816:	4631      	mov	r1, r6
 800a818:	4628      	mov	r0, r5
 800a81a:	47b8      	blx	r7
 800a81c:	3001      	adds	r0, #1
 800a81e:	d1c0      	bne.n	800a7a2 <_printf_float+0x316>
 800a820:	e68f      	b.n	800a542 <_printf_float+0xb6>
 800a822:	9a06      	ldr	r2, [sp, #24]
 800a824:	464b      	mov	r3, r9
 800a826:	4442      	add	r2, r8
 800a828:	4631      	mov	r1, r6
 800a82a:	4628      	mov	r0, r5
 800a82c:	47b8      	blx	r7
 800a82e:	3001      	adds	r0, #1
 800a830:	d1c3      	bne.n	800a7ba <_printf_float+0x32e>
 800a832:	e686      	b.n	800a542 <_printf_float+0xb6>
 800a834:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a838:	f1ba 0f01 	cmp.w	sl, #1
 800a83c:	dc01      	bgt.n	800a842 <_printf_float+0x3b6>
 800a83e:	07db      	lsls	r3, r3, #31
 800a840:	d536      	bpl.n	800a8b0 <_printf_float+0x424>
 800a842:	2301      	movs	r3, #1
 800a844:	4642      	mov	r2, r8
 800a846:	4631      	mov	r1, r6
 800a848:	4628      	mov	r0, r5
 800a84a:	47b8      	blx	r7
 800a84c:	3001      	adds	r0, #1
 800a84e:	f43f ae78 	beq.w	800a542 <_printf_float+0xb6>
 800a852:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a856:	4631      	mov	r1, r6
 800a858:	4628      	mov	r0, r5
 800a85a:	47b8      	blx	r7
 800a85c:	3001      	adds	r0, #1
 800a85e:	f43f ae70 	beq.w	800a542 <_printf_float+0xb6>
 800a862:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a866:	2200      	movs	r2, #0
 800a868:	2300      	movs	r3, #0
 800a86a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a86e:	f7f6 f95b 	bl	8000b28 <__aeabi_dcmpeq>
 800a872:	b9c0      	cbnz	r0, 800a8a6 <_printf_float+0x41a>
 800a874:	4653      	mov	r3, sl
 800a876:	f108 0201 	add.w	r2, r8, #1
 800a87a:	4631      	mov	r1, r6
 800a87c:	4628      	mov	r0, r5
 800a87e:	47b8      	blx	r7
 800a880:	3001      	adds	r0, #1
 800a882:	d10c      	bne.n	800a89e <_printf_float+0x412>
 800a884:	e65d      	b.n	800a542 <_printf_float+0xb6>
 800a886:	2301      	movs	r3, #1
 800a888:	465a      	mov	r2, fp
 800a88a:	4631      	mov	r1, r6
 800a88c:	4628      	mov	r0, r5
 800a88e:	47b8      	blx	r7
 800a890:	3001      	adds	r0, #1
 800a892:	f43f ae56 	beq.w	800a542 <_printf_float+0xb6>
 800a896:	f108 0801 	add.w	r8, r8, #1
 800a89a:	45d0      	cmp	r8, sl
 800a89c:	dbf3      	blt.n	800a886 <_printf_float+0x3fa>
 800a89e:	464b      	mov	r3, r9
 800a8a0:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800a8a4:	e6df      	b.n	800a666 <_printf_float+0x1da>
 800a8a6:	f04f 0800 	mov.w	r8, #0
 800a8aa:	f104 0b1a 	add.w	fp, r4, #26
 800a8ae:	e7f4      	b.n	800a89a <_printf_float+0x40e>
 800a8b0:	2301      	movs	r3, #1
 800a8b2:	4642      	mov	r2, r8
 800a8b4:	e7e1      	b.n	800a87a <_printf_float+0x3ee>
 800a8b6:	2301      	movs	r3, #1
 800a8b8:	464a      	mov	r2, r9
 800a8ba:	4631      	mov	r1, r6
 800a8bc:	4628      	mov	r0, r5
 800a8be:	47b8      	blx	r7
 800a8c0:	3001      	adds	r0, #1
 800a8c2:	f43f ae3e 	beq.w	800a542 <_printf_float+0xb6>
 800a8c6:	f108 0801 	add.w	r8, r8, #1
 800a8ca:	68e3      	ldr	r3, [r4, #12]
 800a8cc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a8ce:	1a5b      	subs	r3, r3, r1
 800a8d0:	4543      	cmp	r3, r8
 800a8d2:	dcf0      	bgt.n	800a8b6 <_printf_float+0x42a>
 800a8d4:	e6fc      	b.n	800a6d0 <_printf_float+0x244>
 800a8d6:	f04f 0800 	mov.w	r8, #0
 800a8da:	f104 0919 	add.w	r9, r4, #25
 800a8de:	e7f4      	b.n	800a8ca <_printf_float+0x43e>

0800a8e0 <_printf_common>:
 800a8e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a8e4:	4616      	mov	r6, r2
 800a8e6:	4698      	mov	r8, r3
 800a8e8:	688a      	ldr	r2, [r1, #8]
 800a8ea:	690b      	ldr	r3, [r1, #16]
 800a8ec:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a8f0:	4293      	cmp	r3, r2
 800a8f2:	bfb8      	it	lt
 800a8f4:	4613      	movlt	r3, r2
 800a8f6:	6033      	str	r3, [r6, #0]
 800a8f8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a8fc:	4607      	mov	r7, r0
 800a8fe:	460c      	mov	r4, r1
 800a900:	b10a      	cbz	r2, 800a906 <_printf_common+0x26>
 800a902:	3301      	adds	r3, #1
 800a904:	6033      	str	r3, [r6, #0]
 800a906:	6823      	ldr	r3, [r4, #0]
 800a908:	0699      	lsls	r1, r3, #26
 800a90a:	bf42      	ittt	mi
 800a90c:	6833      	ldrmi	r3, [r6, #0]
 800a90e:	3302      	addmi	r3, #2
 800a910:	6033      	strmi	r3, [r6, #0]
 800a912:	6825      	ldr	r5, [r4, #0]
 800a914:	f015 0506 	ands.w	r5, r5, #6
 800a918:	d106      	bne.n	800a928 <_printf_common+0x48>
 800a91a:	f104 0a19 	add.w	sl, r4, #25
 800a91e:	68e3      	ldr	r3, [r4, #12]
 800a920:	6832      	ldr	r2, [r6, #0]
 800a922:	1a9b      	subs	r3, r3, r2
 800a924:	42ab      	cmp	r3, r5
 800a926:	dc26      	bgt.n	800a976 <_printf_common+0x96>
 800a928:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a92c:	6822      	ldr	r2, [r4, #0]
 800a92e:	3b00      	subs	r3, #0
 800a930:	bf18      	it	ne
 800a932:	2301      	movne	r3, #1
 800a934:	0692      	lsls	r2, r2, #26
 800a936:	d42b      	bmi.n	800a990 <_printf_common+0xb0>
 800a938:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a93c:	4641      	mov	r1, r8
 800a93e:	4638      	mov	r0, r7
 800a940:	47c8      	blx	r9
 800a942:	3001      	adds	r0, #1
 800a944:	d01e      	beq.n	800a984 <_printf_common+0xa4>
 800a946:	6823      	ldr	r3, [r4, #0]
 800a948:	6922      	ldr	r2, [r4, #16]
 800a94a:	f003 0306 	and.w	r3, r3, #6
 800a94e:	2b04      	cmp	r3, #4
 800a950:	bf02      	ittt	eq
 800a952:	68e5      	ldreq	r5, [r4, #12]
 800a954:	6833      	ldreq	r3, [r6, #0]
 800a956:	1aed      	subeq	r5, r5, r3
 800a958:	68a3      	ldr	r3, [r4, #8]
 800a95a:	bf0c      	ite	eq
 800a95c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a960:	2500      	movne	r5, #0
 800a962:	4293      	cmp	r3, r2
 800a964:	bfc4      	itt	gt
 800a966:	1a9b      	subgt	r3, r3, r2
 800a968:	18ed      	addgt	r5, r5, r3
 800a96a:	2600      	movs	r6, #0
 800a96c:	341a      	adds	r4, #26
 800a96e:	42b5      	cmp	r5, r6
 800a970:	d11a      	bne.n	800a9a8 <_printf_common+0xc8>
 800a972:	2000      	movs	r0, #0
 800a974:	e008      	b.n	800a988 <_printf_common+0xa8>
 800a976:	2301      	movs	r3, #1
 800a978:	4652      	mov	r2, sl
 800a97a:	4641      	mov	r1, r8
 800a97c:	4638      	mov	r0, r7
 800a97e:	47c8      	blx	r9
 800a980:	3001      	adds	r0, #1
 800a982:	d103      	bne.n	800a98c <_printf_common+0xac>
 800a984:	f04f 30ff 	mov.w	r0, #4294967295
 800a988:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a98c:	3501      	adds	r5, #1
 800a98e:	e7c6      	b.n	800a91e <_printf_common+0x3e>
 800a990:	18e1      	adds	r1, r4, r3
 800a992:	1c5a      	adds	r2, r3, #1
 800a994:	2030      	movs	r0, #48	@ 0x30
 800a996:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a99a:	4422      	add	r2, r4
 800a99c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a9a0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a9a4:	3302      	adds	r3, #2
 800a9a6:	e7c7      	b.n	800a938 <_printf_common+0x58>
 800a9a8:	2301      	movs	r3, #1
 800a9aa:	4622      	mov	r2, r4
 800a9ac:	4641      	mov	r1, r8
 800a9ae:	4638      	mov	r0, r7
 800a9b0:	47c8      	blx	r9
 800a9b2:	3001      	adds	r0, #1
 800a9b4:	d0e6      	beq.n	800a984 <_printf_common+0xa4>
 800a9b6:	3601      	adds	r6, #1
 800a9b8:	e7d9      	b.n	800a96e <_printf_common+0x8e>
	...

0800a9bc <_printf_i>:
 800a9bc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a9c0:	7e0f      	ldrb	r7, [r1, #24]
 800a9c2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a9c4:	2f78      	cmp	r7, #120	@ 0x78
 800a9c6:	4691      	mov	r9, r2
 800a9c8:	4680      	mov	r8, r0
 800a9ca:	460c      	mov	r4, r1
 800a9cc:	469a      	mov	sl, r3
 800a9ce:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a9d2:	d807      	bhi.n	800a9e4 <_printf_i+0x28>
 800a9d4:	2f62      	cmp	r7, #98	@ 0x62
 800a9d6:	d80a      	bhi.n	800a9ee <_printf_i+0x32>
 800a9d8:	2f00      	cmp	r7, #0
 800a9da:	f000 80d1 	beq.w	800ab80 <_printf_i+0x1c4>
 800a9de:	2f58      	cmp	r7, #88	@ 0x58
 800a9e0:	f000 80b8 	beq.w	800ab54 <_printf_i+0x198>
 800a9e4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a9e8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a9ec:	e03a      	b.n	800aa64 <_printf_i+0xa8>
 800a9ee:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a9f2:	2b15      	cmp	r3, #21
 800a9f4:	d8f6      	bhi.n	800a9e4 <_printf_i+0x28>
 800a9f6:	a101      	add	r1, pc, #4	@ (adr r1, 800a9fc <_printf_i+0x40>)
 800a9f8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a9fc:	0800aa55 	.word	0x0800aa55
 800aa00:	0800aa69 	.word	0x0800aa69
 800aa04:	0800a9e5 	.word	0x0800a9e5
 800aa08:	0800a9e5 	.word	0x0800a9e5
 800aa0c:	0800a9e5 	.word	0x0800a9e5
 800aa10:	0800a9e5 	.word	0x0800a9e5
 800aa14:	0800aa69 	.word	0x0800aa69
 800aa18:	0800a9e5 	.word	0x0800a9e5
 800aa1c:	0800a9e5 	.word	0x0800a9e5
 800aa20:	0800a9e5 	.word	0x0800a9e5
 800aa24:	0800a9e5 	.word	0x0800a9e5
 800aa28:	0800ab67 	.word	0x0800ab67
 800aa2c:	0800aa93 	.word	0x0800aa93
 800aa30:	0800ab21 	.word	0x0800ab21
 800aa34:	0800a9e5 	.word	0x0800a9e5
 800aa38:	0800a9e5 	.word	0x0800a9e5
 800aa3c:	0800ab89 	.word	0x0800ab89
 800aa40:	0800a9e5 	.word	0x0800a9e5
 800aa44:	0800aa93 	.word	0x0800aa93
 800aa48:	0800a9e5 	.word	0x0800a9e5
 800aa4c:	0800a9e5 	.word	0x0800a9e5
 800aa50:	0800ab29 	.word	0x0800ab29
 800aa54:	6833      	ldr	r3, [r6, #0]
 800aa56:	1d1a      	adds	r2, r3, #4
 800aa58:	681b      	ldr	r3, [r3, #0]
 800aa5a:	6032      	str	r2, [r6, #0]
 800aa5c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800aa60:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800aa64:	2301      	movs	r3, #1
 800aa66:	e09c      	b.n	800aba2 <_printf_i+0x1e6>
 800aa68:	6833      	ldr	r3, [r6, #0]
 800aa6a:	6820      	ldr	r0, [r4, #0]
 800aa6c:	1d19      	adds	r1, r3, #4
 800aa6e:	6031      	str	r1, [r6, #0]
 800aa70:	0606      	lsls	r6, r0, #24
 800aa72:	d501      	bpl.n	800aa78 <_printf_i+0xbc>
 800aa74:	681d      	ldr	r5, [r3, #0]
 800aa76:	e003      	b.n	800aa80 <_printf_i+0xc4>
 800aa78:	0645      	lsls	r5, r0, #25
 800aa7a:	d5fb      	bpl.n	800aa74 <_printf_i+0xb8>
 800aa7c:	f9b3 5000 	ldrsh.w	r5, [r3]
 800aa80:	2d00      	cmp	r5, #0
 800aa82:	da03      	bge.n	800aa8c <_printf_i+0xd0>
 800aa84:	232d      	movs	r3, #45	@ 0x2d
 800aa86:	426d      	negs	r5, r5
 800aa88:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800aa8c:	4858      	ldr	r0, [pc, #352]	@ (800abf0 <_printf_i+0x234>)
 800aa8e:	230a      	movs	r3, #10
 800aa90:	e011      	b.n	800aab6 <_printf_i+0xfa>
 800aa92:	6821      	ldr	r1, [r4, #0]
 800aa94:	6833      	ldr	r3, [r6, #0]
 800aa96:	0608      	lsls	r0, r1, #24
 800aa98:	f853 5b04 	ldr.w	r5, [r3], #4
 800aa9c:	d402      	bmi.n	800aaa4 <_printf_i+0xe8>
 800aa9e:	0649      	lsls	r1, r1, #25
 800aaa0:	bf48      	it	mi
 800aaa2:	b2ad      	uxthmi	r5, r5
 800aaa4:	2f6f      	cmp	r7, #111	@ 0x6f
 800aaa6:	4852      	ldr	r0, [pc, #328]	@ (800abf0 <_printf_i+0x234>)
 800aaa8:	6033      	str	r3, [r6, #0]
 800aaaa:	bf14      	ite	ne
 800aaac:	230a      	movne	r3, #10
 800aaae:	2308      	moveq	r3, #8
 800aab0:	2100      	movs	r1, #0
 800aab2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800aab6:	6866      	ldr	r6, [r4, #4]
 800aab8:	60a6      	str	r6, [r4, #8]
 800aaba:	2e00      	cmp	r6, #0
 800aabc:	db05      	blt.n	800aaca <_printf_i+0x10e>
 800aabe:	6821      	ldr	r1, [r4, #0]
 800aac0:	432e      	orrs	r6, r5
 800aac2:	f021 0104 	bic.w	r1, r1, #4
 800aac6:	6021      	str	r1, [r4, #0]
 800aac8:	d04b      	beq.n	800ab62 <_printf_i+0x1a6>
 800aaca:	4616      	mov	r6, r2
 800aacc:	fbb5 f1f3 	udiv	r1, r5, r3
 800aad0:	fb03 5711 	mls	r7, r3, r1, r5
 800aad4:	5dc7      	ldrb	r7, [r0, r7]
 800aad6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800aada:	462f      	mov	r7, r5
 800aadc:	42bb      	cmp	r3, r7
 800aade:	460d      	mov	r5, r1
 800aae0:	d9f4      	bls.n	800aacc <_printf_i+0x110>
 800aae2:	2b08      	cmp	r3, #8
 800aae4:	d10b      	bne.n	800aafe <_printf_i+0x142>
 800aae6:	6823      	ldr	r3, [r4, #0]
 800aae8:	07df      	lsls	r7, r3, #31
 800aaea:	d508      	bpl.n	800aafe <_printf_i+0x142>
 800aaec:	6923      	ldr	r3, [r4, #16]
 800aaee:	6861      	ldr	r1, [r4, #4]
 800aaf0:	4299      	cmp	r1, r3
 800aaf2:	bfde      	ittt	le
 800aaf4:	2330      	movle	r3, #48	@ 0x30
 800aaf6:	f806 3c01 	strble.w	r3, [r6, #-1]
 800aafa:	f106 36ff 	addle.w	r6, r6, #4294967295
 800aafe:	1b92      	subs	r2, r2, r6
 800ab00:	6122      	str	r2, [r4, #16]
 800ab02:	f8cd a000 	str.w	sl, [sp]
 800ab06:	464b      	mov	r3, r9
 800ab08:	aa03      	add	r2, sp, #12
 800ab0a:	4621      	mov	r1, r4
 800ab0c:	4640      	mov	r0, r8
 800ab0e:	f7ff fee7 	bl	800a8e0 <_printf_common>
 800ab12:	3001      	adds	r0, #1
 800ab14:	d14a      	bne.n	800abac <_printf_i+0x1f0>
 800ab16:	f04f 30ff 	mov.w	r0, #4294967295
 800ab1a:	b004      	add	sp, #16
 800ab1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ab20:	6823      	ldr	r3, [r4, #0]
 800ab22:	f043 0320 	orr.w	r3, r3, #32
 800ab26:	6023      	str	r3, [r4, #0]
 800ab28:	4832      	ldr	r0, [pc, #200]	@ (800abf4 <_printf_i+0x238>)
 800ab2a:	2778      	movs	r7, #120	@ 0x78
 800ab2c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800ab30:	6823      	ldr	r3, [r4, #0]
 800ab32:	6831      	ldr	r1, [r6, #0]
 800ab34:	061f      	lsls	r7, r3, #24
 800ab36:	f851 5b04 	ldr.w	r5, [r1], #4
 800ab3a:	d402      	bmi.n	800ab42 <_printf_i+0x186>
 800ab3c:	065f      	lsls	r7, r3, #25
 800ab3e:	bf48      	it	mi
 800ab40:	b2ad      	uxthmi	r5, r5
 800ab42:	6031      	str	r1, [r6, #0]
 800ab44:	07d9      	lsls	r1, r3, #31
 800ab46:	bf44      	itt	mi
 800ab48:	f043 0320 	orrmi.w	r3, r3, #32
 800ab4c:	6023      	strmi	r3, [r4, #0]
 800ab4e:	b11d      	cbz	r5, 800ab58 <_printf_i+0x19c>
 800ab50:	2310      	movs	r3, #16
 800ab52:	e7ad      	b.n	800aab0 <_printf_i+0xf4>
 800ab54:	4826      	ldr	r0, [pc, #152]	@ (800abf0 <_printf_i+0x234>)
 800ab56:	e7e9      	b.n	800ab2c <_printf_i+0x170>
 800ab58:	6823      	ldr	r3, [r4, #0]
 800ab5a:	f023 0320 	bic.w	r3, r3, #32
 800ab5e:	6023      	str	r3, [r4, #0]
 800ab60:	e7f6      	b.n	800ab50 <_printf_i+0x194>
 800ab62:	4616      	mov	r6, r2
 800ab64:	e7bd      	b.n	800aae2 <_printf_i+0x126>
 800ab66:	6833      	ldr	r3, [r6, #0]
 800ab68:	6825      	ldr	r5, [r4, #0]
 800ab6a:	6961      	ldr	r1, [r4, #20]
 800ab6c:	1d18      	adds	r0, r3, #4
 800ab6e:	6030      	str	r0, [r6, #0]
 800ab70:	062e      	lsls	r6, r5, #24
 800ab72:	681b      	ldr	r3, [r3, #0]
 800ab74:	d501      	bpl.n	800ab7a <_printf_i+0x1be>
 800ab76:	6019      	str	r1, [r3, #0]
 800ab78:	e002      	b.n	800ab80 <_printf_i+0x1c4>
 800ab7a:	0668      	lsls	r0, r5, #25
 800ab7c:	d5fb      	bpl.n	800ab76 <_printf_i+0x1ba>
 800ab7e:	8019      	strh	r1, [r3, #0]
 800ab80:	2300      	movs	r3, #0
 800ab82:	6123      	str	r3, [r4, #16]
 800ab84:	4616      	mov	r6, r2
 800ab86:	e7bc      	b.n	800ab02 <_printf_i+0x146>
 800ab88:	6833      	ldr	r3, [r6, #0]
 800ab8a:	1d1a      	adds	r2, r3, #4
 800ab8c:	6032      	str	r2, [r6, #0]
 800ab8e:	681e      	ldr	r6, [r3, #0]
 800ab90:	6862      	ldr	r2, [r4, #4]
 800ab92:	2100      	movs	r1, #0
 800ab94:	4630      	mov	r0, r6
 800ab96:	f7f5 fb4b 	bl	8000230 <memchr>
 800ab9a:	b108      	cbz	r0, 800aba0 <_printf_i+0x1e4>
 800ab9c:	1b80      	subs	r0, r0, r6
 800ab9e:	6060      	str	r0, [r4, #4]
 800aba0:	6863      	ldr	r3, [r4, #4]
 800aba2:	6123      	str	r3, [r4, #16]
 800aba4:	2300      	movs	r3, #0
 800aba6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800abaa:	e7aa      	b.n	800ab02 <_printf_i+0x146>
 800abac:	6923      	ldr	r3, [r4, #16]
 800abae:	4632      	mov	r2, r6
 800abb0:	4649      	mov	r1, r9
 800abb2:	4640      	mov	r0, r8
 800abb4:	47d0      	blx	sl
 800abb6:	3001      	adds	r0, #1
 800abb8:	d0ad      	beq.n	800ab16 <_printf_i+0x15a>
 800abba:	6823      	ldr	r3, [r4, #0]
 800abbc:	079b      	lsls	r3, r3, #30
 800abbe:	d413      	bmi.n	800abe8 <_printf_i+0x22c>
 800abc0:	68e0      	ldr	r0, [r4, #12]
 800abc2:	9b03      	ldr	r3, [sp, #12]
 800abc4:	4298      	cmp	r0, r3
 800abc6:	bfb8      	it	lt
 800abc8:	4618      	movlt	r0, r3
 800abca:	e7a6      	b.n	800ab1a <_printf_i+0x15e>
 800abcc:	2301      	movs	r3, #1
 800abce:	4632      	mov	r2, r6
 800abd0:	4649      	mov	r1, r9
 800abd2:	4640      	mov	r0, r8
 800abd4:	47d0      	blx	sl
 800abd6:	3001      	adds	r0, #1
 800abd8:	d09d      	beq.n	800ab16 <_printf_i+0x15a>
 800abda:	3501      	adds	r5, #1
 800abdc:	68e3      	ldr	r3, [r4, #12]
 800abde:	9903      	ldr	r1, [sp, #12]
 800abe0:	1a5b      	subs	r3, r3, r1
 800abe2:	42ab      	cmp	r3, r5
 800abe4:	dcf2      	bgt.n	800abcc <_printf_i+0x210>
 800abe6:	e7eb      	b.n	800abc0 <_printf_i+0x204>
 800abe8:	2500      	movs	r5, #0
 800abea:	f104 0619 	add.w	r6, r4, #25
 800abee:	e7f5      	b.n	800abdc <_printf_i+0x220>
 800abf0:	080103de 	.word	0x080103de
 800abf4:	080103ef 	.word	0x080103ef

0800abf8 <std>:
 800abf8:	2300      	movs	r3, #0
 800abfa:	b510      	push	{r4, lr}
 800abfc:	4604      	mov	r4, r0
 800abfe:	e9c0 3300 	strd	r3, r3, [r0]
 800ac02:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ac06:	6083      	str	r3, [r0, #8]
 800ac08:	8181      	strh	r1, [r0, #12]
 800ac0a:	6643      	str	r3, [r0, #100]	@ 0x64
 800ac0c:	81c2      	strh	r2, [r0, #14]
 800ac0e:	6183      	str	r3, [r0, #24]
 800ac10:	4619      	mov	r1, r3
 800ac12:	2208      	movs	r2, #8
 800ac14:	305c      	adds	r0, #92	@ 0x5c
 800ac16:	f000 f958 	bl	800aeca <memset>
 800ac1a:	4b0d      	ldr	r3, [pc, #52]	@ (800ac50 <std+0x58>)
 800ac1c:	6263      	str	r3, [r4, #36]	@ 0x24
 800ac1e:	4b0d      	ldr	r3, [pc, #52]	@ (800ac54 <std+0x5c>)
 800ac20:	62a3      	str	r3, [r4, #40]	@ 0x28
 800ac22:	4b0d      	ldr	r3, [pc, #52]	@ (800ac58 <std+0x60>)
 800ac24:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800ac26:	4b0d      	ldr	r3, [pc, #52]	@ (800ac5c <std+0x64>)
 800ac28:	6323      	str	r3, [r4, #48]	@ 0x30
 800ac2a:	4b0d      	ldr	r3, [pc, #52]	@ (800ac60 <std+0x68>)
 800ac2c:	6224      	str	r4, [r4, #32]
 800ac2e:	429c      	cmp	r4, r3
 800ac30:	d006      	beq.n	800ac40 <std+0x48>
 800ac32:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800ac36:	4294      	cmp	r4, r2
 800ac38:	d002      	beq.n	800ac40 <std+0x48>
 800ac3a:	33d0      	adds	r3, #208	@ 0xd0
 800ac3c:	429c      	cmp	r4, r3
 800ac3e:	d105      	bne.n	800ac4c <std+0x54>
 800ac40:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800ac44:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ac48:	f000 b9f0 	b.w	800b02c <__retarget_lock_init_recursive>
 800ac4c:	bd10      	pop	{r4, pc}
 800ac4e:	bf00      	nop
 800ac50:	0800ae41 	.word	0x0800ae41
 800ac54:	0800ae67 	.word	0x0800ae67
 800ac58:	0800ae9f 	.word	0x0800ae9f
 800ac5c:	0800aec3 	.word	0x0800aec3
 800ac60:	20000ad8 	.word	0x20000ad8

0800ac64 <stdio_exit_handler>:
 800ac64:	4a02      	ldr	r2, [pc, #8]	@ (800ac70 <stdio_exit_handler+0xc>)
 800ac66:	4903      	ldr	r1, [pc, #12]	@ (800ac74 <stdio_exit_handler+0x10>)
 800ac68:	4803      	ldr	r0, [pc, #12]	@ (800ac78 <stdio_exit_handler+0x14>)
 800ac6a:	f000 b869 	b.w	800ad40 <_fwalk_sglue>
 800ac6e:	bf00      	nop
 800ac70:	20000054 	.word	0x20000054
 800ac74:	0800d919 	.word	0x0800d919
 800ac78:	200001d0 	.word	0x200001d0

0800ac7c <cleanup_stdio>:
 800ac7c:	6841      	ldr	r1, [r0, #4]
 800ac7e:	4b0c      	ldr	r3, [pc, #48]	@ (800acb0 <cleanup_stdio+0x34>)
 800ac80:	4299      	cmp	r1, r3
 800ac82:	b510      	push	{r4, lr}
 800ac84:	4604      	mov	r4, r0
 800ac86:	d001      	beq.n	800ac8c <cleanup_stdio+0x10>
 800ac88:	f002 fe46 	bl	800d918 <_fflush_r>
 800ac8c:	68a1      	ldr	r1, [r4, #8]
 800ac8e:	4b09      	ldr	r3, [pc, #36]	@ (800acb4 <cleanup_stdio+0x38>)
 800ac90:	4299      	cmp	r1, r3
 800ac92:	d002      	beq.n	800ac9a <cleanup_stdio+0x1e>
 800ac94:	4620      	mov	r0, r4
 800ac96:	f002 fe3f 	bl	800d918 <_fflush_r>
 800ac9a:	68e1      	ldr	r1, [r4, #12]
 800ac9c:	4b06      	ldr	r3, [pc, #24]	@ (800acb8 <cleanup_stdio+0x3c>)
 800ac9e:	4299      	cmp	r1, r3
 800aca0:	d004      	beq.n	800acac <cleanup_stdio+0x30>
 800aca2:	4620      	mov	r0, r4
 800aca4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800aca8:	f002 be36 	b.w	800d918 <_fflush_r>
 800acac:	bd10      	pop	{r4, pc}
 800acae:	bf00      	nop
 800acb0:	20000ad8 	.word	0x20000ad8
 800acb4:	20000b40 	.word	0x20000b40
 800acb8:	20000ba8 	.word	0x20000ba8

0800acbc <global_stdio_init.part.0>:
 800acbc:	b510      	push	{r4, lr}
 800acbe:	4b0b      	ldr	r3, [pc, #44]	@ (800acec <global_stdio_init.part.0+0x30>)
 800acc0:	4c0b      	ldr	r4, [pc, #44]	@ (800acf0 <global_stdio_init.part.0+0x34>)
 800acc2:	4a0c      	ldr	r2, [pc, #48]	@ (800acf4 <global_stdio_init.part.0+0x38>)
 800acc4:	601a      	str	r2, [r3, #0]
 800acc6:	4620      	mov	r0, r4
 800acc8:	2200      	movs	r2, #0
 800acca:	2104      	movs	r1, #4
 800accc:	f7ff ff94 	bl	800abf8 <std>
 800acd0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800acd4:	2201      	movs	r2, #1
 800acd6:	2109      	movs	r1, #9
 800acd8:	f7ff ff8e 	bl	800abf8 <std>
 800acdc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800ace0:	2202      	movs	r2, #2
 800ace2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ace6:	2112      	movs	r1, #18
 800ace8:	f7ff bf86 	b.w	800abf8 <std>
 800acec:	20000c10 	.word	0x20000c10
 800acf0:	20000ad8 	.word	0x20000ad8
 800acf4:	0800ac65 	.word	0x0800ac65

0800acf8 <__sfp_lock_acquire>:
 800acf8:	4801      	ldr	r0, [pc, #4]	@ (800ad00 <__sfp_lock_acquire+0x8>)
 800acfa:	f000 b998 	b.w	800b02e <__retarget_lock_acquire_recursive>
 800acfe:	bf00      	nop
 800ad00:	20000c19 	.word	0x20000c19

0800ad04 <__sfp_lock_release>:
 800ad04:	4801      	ldr	r0, [pc, #4]	@ (800ad0c <__sfp_lock_release+0x8>)
 800ad06:	f000 b993 	b.w	800b030 <__retarget_lock_release_recursive>
 800ad0a:	bf00      	nop
 800ad0c:	20000c19 	.word	0x20000c19

0800ad10 <__sinit>:
 800ad10:	b510      	push	{r4, lr}
 800ad12:	4604      	mov	r4, r0
 800ad14:	f7ff fff0 	bl	800acf8 <__sfp_lock_acquire>
 800ad18:	6a23      	ldr	r3, [r4, #32]
 800ad1a:	b11b      	cbz	r3, 800ad24 <__sinit+0x14>
 800ad1c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ad20:	f7ff bff0 	b.w	800ad04 <__sfp_lock_release>
 800ad24:	4b04      	ldr	r3, [pc, #16]	@ (800ad38 <__sinit+0x28>)
 800ad26:	6223      	str	r3, [r4, #32]
 800ad28:	4b04      	ldr	r3, [pc, #16]	@ (800ad3c <__sinit+0x2c>)
 800ad2a:	681b      	ldr	r3, [r3, #0]
 800ad2c:	2b00      	cmp	r3, #0
 800ad2e:	d1f5      	bne.n	800ad1c <__sinit+0xc>
 800ad30:	f7ff ffc4 	bl	800acbc <global_stdio_init.part.0>
 800ad34:	e7f2      	b.n	800ad1c <__sinit+0xc>
 800ad36:	bf00      	nop
 800ad38:	0800ac7d 	.word	0x0800ac7d
 800ad3c:	20000c10 	.word	0x20000c10

0800ad40 <_fwalk_sglue>:
 800ad40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ad44:	4607      	mov	r7, r0
 800ad46:	4688      	mov	r8, r1
 800ad48:	4614      	mov	r4, r2
 800ad4a:	2600      	movs	r6, #0
 800ad4c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ad50:	f1b9 0901 	subs.w	r9, r9, #1
 800ad54:	d505      	bpl.n	800ad62 <_fwalk_sglue+0x22>
 800ad56:	6824      	ldr	r4, [r4, #0]
 800ad58:	2c00      	cmp	r4, #0
 800ad5a:	d1f7      	bne.n	800ad4c <_fwalk_sglue+0xc>
 800ad5c:	4630      	mov	r0, r6
 800ad5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ad62:	89ab      	ldrh	r3, [r5, #12]
 800ad64:	2b01      	cmp	r3, #1
 800ad66:	d907      	bls.n	800ad78 <_fwalk_sglue+0x38>
 800ad68:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ad6c:	3301      	adds	r3, #1
 800ad6e:	d003      	beq.n	800ad78 <_fwalk_sglue+0x38>
 800ad70:	4629      	mov	r1, r5
 800ad72:	4638      	mov	r0, r7
 800ad74:	47c0      	blx	r8
 800ad76:	4306      	orrs	r6, r0
 800ad78:	3568      	adds	r5, #104	@ 0x68
 800ad7a:	e7e9      	b.n	800ad50 <_fwalk_sglue+0x10>

0800ad7c <sniprintf>:
 800ad7c:	b40c      	push	{r2, r3}
 800ad7e:	b530      	push	{r4, r5, lr}
 800ad80:	4b18      	ldr	r3, [pc, #96]	@ (800ade4 <sniprintf+0x68>)
 800ad82:	1e0c      	subs	r4, r1, #0
 800ad84:	681d      	ldr	r5, [r3, #0]
 800ad86:	b09d      	sub	sp, #116	@ 0x74
 800ad88:	da08      	bge.n	800ad9c <sniprintf+0x20>
 800ad8a:	238b      	movs	r3, #139	@ 0x8b
 800ad8c:	602b      	str	r3, [r5, #0]
 800ad8e:	f04f 30ff 	mov.w	r0, #4294967295
 800ad92:	b01d      	add	sp, #116	@ 0x74
 800ad94:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ad98:	b002      	add	sp, #8
 800ad9a:	4770      	bx	lr
 800ad9c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800ada0:	f8ad 3014 	strh.w	r3, [sp, #20]
 800ada4:	f04f 0300 	mov.w	r3, #0
 800ada8:	931b      	str	r3, [sp, #108]	@ 0x6c
 800adaa:	bf14      	ite	ne
 800adac:	f104 33ff 	addne.w	r3, r4, #4294967295
 800adb0:	4623      	moveq	r3, r4
 800adb2:	9304      	str	r3, [sp, #16]
 800adb4:	9307      	str	r3, [sp, #28]
 800adb6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800adba:	9002      	str	r0, [sp, #8]
 800adbc:	9006      	str	r0, [sp, #24]
 800adbe:	f8ad 3016 	strh.w	r3, [sp, #22]
 800adc2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800adc4:	ab21      	add	r3, sp, #132	@ 0x84
 800adc6:	a902      	add	r1, sp, #8
 800adc8:	4628      	mov	r0, r5
 800adca:	9301      	str	r3, [sp, #4]
 800adcc:	f002 f906 	bl	800cfdc <_svfiprintf_r>
 800add0:	1c43      	adds	r3, r0, #1
 800add2:	bfbc      	itt	lt
 800add4:	238b      	movlt	r3, #139	@ 0x8b
 800add6:	602b      	strlt	r3, [r5, #0]
 800add8:	2c00      	cmp	r4, #0
 800adda:	d0da      	beq.n	800ad92 <sniprintf+0x16>
 800addc:	9b02      	ldr	r3, [sp, #8]
 800adde:	2200      	movs	r2, #0
 800ade0:	701a      	strb	r2, [r3, #0]
 800ade2:	e7d6      	b.n	800ad92 <sniprintf+0x16>
 800ade4:	200001cc 	.word	0x200001cc

0800ade8 <siscanf>:
 800ade8:	b40e      	push	{r1, r2, r3}
 800adea:	b570      	push	{r4, r5, r6, lr}
 800adec:	b09d      	sub	sp, #116	@ 0x74
 800adee:	ac21      	add	r4, sp, #132	@ 0x84
 800adf0:	2500      	movs	r5, #0
 800adf2:	f44f 7201 	mov.w	r2, #516	@ 0x204
 800adf6:	f854 6b04 	ldr.w	r6, [r4], #4
 800adfa:	f8ad 2014 	strh.w	r2, [sp, #20]
 800adfe:	951b      	str	r5, [sp, #108]	@ 0x6c
 800ae00:	9002      	str	r0, [sp, #8]
 800ae02:	9006      	str	r0, [sp, #24]
 800ae04:	f7f5 fa64 	bl	80002d0 <strlen>
 800ae08:	4b0b      	ldr	r3, [pc, #44]	@ (800ae38 <siscanf+0x50>)
 800ae0a:	9003      	str	r0, [sp, #12]
 800ae0c:	9007      	str	r0, [sp, #28]
 800ae0e:	480b      	ldr	r0, [pc, #44]	@ (800ae3c <siscanf+0x54>)
 800ae10:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ae12:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800ae16:	f8ad 3016 	strh.w	r3, [sp, #22]
 800ae1a:	4632      	mov	r2, r6
 800ae1c:	4623      	mov	r3, r4
 800ae1e:	a902      	add	r1, sp, #8
 800ae20:	6800      	ldr	r0, [r0, #0]
 800ae22:	950f      	str	r5, [sp, #60]	@ 0x3c
 800ae24:	9514      	str	r5, [sp, #80]	@ 0x50
 800ae26:	9401      	str	r4, [sp, #4]
 800ae28:	f002 fa2e 	bl	800d288 <__ssvfiscanf_r>
 800ae2c:	b01d      	add	sp, #116	@ 0x74
 800ae2e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800ae32:	b003      	add	sp, #12
 800ae34:	4770      	bx	lr
 800ae36:	bf00      	nop
 800ae38:	0800ae63 	.word	0x0800ae63
 800ae3c:	200001cc 	.word	0x200001cc

0800ae40 <__sread>:
 800ae40:	b510      	push	{r4, lr}
 800ae42:	460c      	mov	r4, r1
 800ae44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ae48:	f000 f8a2 	bl	800af90 <_read_r>
 800ae4c:	2800      	cmp	r0, #0
 800ae4e:	bfab      	itete	ge
 800ae50:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800ae52:	89a3      	ldrhlt	r3, [r4, #12]
 800ae54:	181b      	addge	r3, r3, r0
 800ae56:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800ae5a:	bfac      	ite	ge
 800ae5c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800ae5e:	81a3      	strhlt	r3, [r4, #12]
 800ae60:	bd10      	pop	{r4, pc}

0800ae62 <__seofread>:
 800ae62:	2000      	movs	r0, #0
 800ae64:	4770      	bx	lr

0800ae66 <__swrite>:
 800ae66:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ae6a:	461f      	mov	r7, r3
 800ae6c:	898b      	ldrh	r3, [r1, #12]
 800ae6e:	05db      	lsls	r3, r3, #23
 800ae70:	4605      	mov	r5, r0
 800ae72:	460c      	mov	r4, r1
 800ae74:	4616      	mov	r6, r2
 800ae76:	d505      	bpl.n	800ae84 <__swrite+0x1e>
 800ae78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ae7c:	2302      	movs	r3, #2
 800ae7e:	2200      	movs	r2, #0
 800ae80:	f000 f874 	bl	800af6c <_lseek_r>
 800ae84:	89a3      	ldrh	r3, [r4, #12]
 800ae86:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ae8a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800ae8e:	81a3      	strh	r3, [r4, #12]
 800ae90:	4632      	mov	r2, r6
 800ae92:	463b      	mov	r3, r7
 800ae94:	4628      	mov	r0, r5
 800ae96:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ae9a:	f000 b88b 	b.w	800afb4 <_write_r>

0800ae9e <__sseek>:
 800ae9e:	b510      	push	{r4, lr}
 800aea0:	460c      	mov	r4, r1
 800aea2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aea6:	f000 f861 	bl	800af6c <_lseek_r>
 800aeaa:	1c43      	adds	r3, r0, #1
 800aeac:	89a3      	ldrh	r3, [r4, #12]
 800aeae:	bf15      	itete	ne
 800aeb0:	6560      	strne	r0, [r4, #84]	@ 0x54
 800aeb2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800aeb6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800aeba:	81a3      	strheq	r3, [r4, #12]
 800aebc:	bf18      	it	ne
 800aebe:	81a3      	strhne	r3, [r4, #12]
 800aec0:	bd10      	pop	{r4, pc}

0800aec2 <__sclose>:
 800aec2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aec6:	f000 b841 	b.w	800af4c <_close_r>

0800aeca <memset>:
 800aeca:	4402      	add	r2, r0
 800aecc:	4603      	mov	r3, r0
 800aece:	4293      	cmp	r3, r2
 800aed0:	d100      	bne.n	800aed4 <memset+0xa>
 800aed2:	4770      	bx	lr
 800aed4:	f803 1b01 	strb.w	r1, [r3], #1
 800aed8:	e7f9      	b.n	800aece <memset+0x4>

0800aeda <strcat>:
 800aeda:	b510      	push	{r4, lr}
 800aedc:	4602      	mov	r2, r0
 800aede:	7814      	ldrb	r4, [r2, #0]
 800aee0:	4613      	mov	r3, r2
 800aee2:	3201      	adds	r2, #1
 800aee4:	2c00      	cmp	r4, #0
 800aee6:	d1fa      	bne.n	800aede <strcat+0x4>
 800aee8:	3b01      	subs	r3, #1
 800aeea:	f811 2b01 	ldrb.w	r2, [r1], #1
 800aeee:	f803 2f01 	strb.w	r2, [r3, #1]!
 800aef2:	2a00      	cmp	r2, #0
 800aef4:	d1f9      	bne.n	800aeea <strcat+0x10>
 800aef6:	bd10      	pop	{r4, pc}

0800aef8 <strncmp>:
 800aef8:	b510      	push	{r4, lr}
 800aefa:	b16a      	cbz	r2, 800af18 <strncmp+0x20>
 800aefc:	3901      	subs	r1, #1
 800aefe:	1884      	adds	r4, r0, r2
 800af00:	f810 2b01 	ldrb.w	r2, [r0], #1
 800af04:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800af08:	429a      	cmp	r2, r3
 800af0a:	d103      	bne.n	800af14 <strncmp+0x1c>
 800af0c:	42a0      	cmp	r0, r4
 800af0e:	d001      	beq.n	800af14 <strncmp+0x1c>
 800af10:	2a00      	cmp	r2, #0
 800af12:	d1f5      	bne.n	800af00 <strncmp+0x8>
 800af14:	1ad0      	subs	r0, r2, r3
 800af16:	bd10      	pop	{r4, pc}
 800af18:	4610      	mov	r0, r2
 800af1a:	e7fc      	b.n	800af16 <strncmp+0x1e>

0800af1c <strncpy>:
 800af1c:	b510      	push	{r4, lr}
 800af1e:	3901      	subs	r1, #1
 800af20:	4603      	mov	r3, r0
 800af22:	b132      	cbz	r2, 800af32 <strncpy+0x16>
 800af24:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800af28:	f803 4b01 	strb.w	r4, [r3], #1
 800af2c:	3a01      	subs	r2, #1
 800af2e:	2c00      	cmp	r4, #0
 800af30:	d1f7      	bne.n	800af22 <strncpy+0x6>
 800af32:	441a      	add	r2, r3
 800af34:	2100      	movs	r1, #0
 800af36:	4293      	cmp	r3, r2
 800af38:	d100      	bne.n	800af3c <strncpy+0x20>
 800af3a:	bd10      	pop	{r4, pc}
 800af3c:	f803 1b01 	strb.w	r1, [r3], #1
 800af40:	e7f9      	b.n	800af36 <strncpy+0x1a>
	...

0800af44 <_localeconv_r>:
 800af44:	4800      	ldr	r0, [pc, #0]	@ (800af48 <_localeconv_r+0x4>)
 800af46:	4770      	bx	lr
 800af48:	20000150 	.word	0x20000150

0800af4c <_close_r>:
 800af4c:	b538      	push	{r3, r4, r5, lr}
 800af4e:	4d06      	ldr	r5, [pc, #24]	@ (800af68 <_close_r+0x1c>)
 800af50:	2300      	movs	r3, #0
 800af52:	4604      	mov	r4, r0
 800af54:	4608      	mov	r0, r1
 800af56:	602b      	str	r3, [r5, #0]
 800af58:	f7f8 ff25 	bl	8003da6 <_close>
 800af5c:	1c43      	adds	r3, r0, #1
 800af5e:	d102      	bne.n	800af66 <_close_r+0x1a>
 800af60:	682b      	ldr	r3, [r5, #0]
 800af62:	b103      	cbz	r3, 800af66 <_close_r+0x1a>
 800af64:	6023      	str	r3, [r4, #0]
 800af66:	bd38      	pop	{r3, r4, r5, pc}
 800af68:	20000c14 	.word	0x20000c14

0800af6c <_lseek_r>:
 800af6c:	b538      	push	{r3, r4, r5, lr}
 800af6e:	4d07      	ldr	r5, [pc, #28]	@ (800af8c <_lseek_r+0x20>)
 800af70:	4604      	mov	r4, r0
 800af72:	4608      	mov	r0, r1
 800af74:	4611      	mov	r1, r2
 800af76:	2200      	movs	r2, #0
 800af78:	602a      	str	r2, [r5, #0]
 800af7a:	461a      	mov	r2, r3
 800af7c:	f7f8 ff3a 	bl	8003df4 <_lseek>
 800af80:	1c43      	adds	r3, r0, #1
 800af82:	d102      	bne.n	800af8a <_lseek_r+0x1e>
 800af84:	682b      	ldr	r3, [r5, #0]
 800af86:	b103      	cbz	r3, 800af8a <_lseek_r+0x1e>
 800af88:	6023      	str	r3, [r4, #0]
 800af8a:	bd38      	pop	{r3, r4, r5, pc}
 800af8c:	20000c14 	.word	0x20000c14

0800af90 <_read_r>:
 800af90:	b538      	push	{r3, r4, r5, lr}
 800af92:	4d07      	ldr	r5, [pc, #28]	@ (800afb0 <_read_r+0x20>)
 800af94:	4604      	mov	r4, r0
 800af96:	4608      	mov	r0, r1
 800af98:	4611      	mov	r1, r2
 800af9a:	2200      	movs	r2, #0
 800af9c:	602a      	str	r2, [r5, #0]
 800af9e:	461a      	mov	r2, r3
 800afa0:	f7f8 fec8 	bl	8003d34 <_read>
 800afa4:	1c43      	adds	r3, r0, #1
 800afa6:	d102      	bne.n	800afae <_read_r+0x1e>
 800afa8:	682b      	ldr	r3, [r5, #0]
 800afaa:	b103      	cbz	r3, 800afae <_read_r+0x1e>
 800afac:	6023      	str	r3, [r4, #0]
 800afae:	bd38      	pop	{r3, r4, r5, pc}
 800afb0:	20000c14 	.word	0x20000c14

0800afb4 <_write_r>:
 800afb4:	b538      	push	{r3, r4, r5, lr}
 800afb6:	4d07      	ldr	r5, [pc, #28]	@ (800afd4 <_write_r+0x20>)
 800afb8:	4604      	mov	r4, r0
 800afba:	4608      	mov	r0, r1
 800afbc:	4611      	mov	r1, r2
 800afbe:	2200      	movs	r2, #0
 800afc0:	602a      	str	r2, [r5, #0]
 800afc2:	461a      	mov	r2, r3
 800afc4:	f7f8 fed3 	bl	8003d6e <_write>
 800afc8:	1c43      	adds	r3, r0, #1
 800afca:	d102      	bne.n	800afd2 <_write_r+0x1e>
 800afcc:	682b      	ldr	r3, [r5, #0]
 800afce:	b103      	cbz	r3, 800afd2 <_write_r+0x1e>
 800afd0:	6023      	str	r3, [r4, #0]
 800afd2:	bd38      	pop	{r3, r4, r5, pc}
 800afd4:	20000c14 	.word	0x20000c14

0800afd8 <__errno>:
 800afd8:	4b01      	ldr	r3, [pc, #4]	@ (800afe0 <__errno+0x8>)
 800afda:	6818      	ldr	r0, [r3, #0]
 800afdc:	4770      	bx	lr
 800afde:	bf00      	nop
 800afe0:	200001cc 	.word	0x200001cc

0800afe4 <__libc_init_array>:
 800afe4:	b570      	push	{r4, r5, r6, lr}
 800afe6:	4d0d      	ldr	r5, [pc, #52]	@ (800b01c <__libc_init_array+0x38>)
 800afe8:	4c0d      	ldr	r4, [pc, #52]	@ (800b020 <__libc_init_array+0x3c>)
 800afea:	1b64      	subs	r4, r4, r5
 800afec:	10a4      	asrs	r4, r4, #2
 800afee:	2600      	movs	r6, #0
 800aff0:	42a6      	cmp	r6, r4
 800aff2:	d109      	bne.n	800b008 <__libc_init_array+0x24>
 800aff4:	4d0b      	ldr	r5, [pc, #44]	@ (800b024 <__libc_init_array+0x40>)
 800aff6:	4c0c      	ldr	r4, [pc, #48]	@ (800b028 <__libc_init_array+0x44>)
 800aff8:	f005 f856 	bl	80100a8 <_init>
 800affc:	1b64      	subs	r4, r4, r5
 800affe:	10a4      	asrs	r4, r4, #2
 800b000:	2600      	movs	r6, #0
 800b002:	42a6      	cmp	r6, r4
 800b004:	d105      	bne.n	800b012 <__libc_init_array+0x2e>
 800b006:	bd70      	pop	{r4, r5, r6, pc}
 800b008:	f855 3b04 	ldr.w	r3, [r5], #4
 800b00c:	4798      	blx	r3
 800b00e:	3601      	adds	r6, #1
 800b010:	e7ee      	b.n	800aff0 <__libc_init_array+0xc>
 800b012:	f855 3b04 	ldr.w	r3, [r5], #4
 800b016:	4798      	blx	r3
 800b018:	3601      	adds	r6, #1
 800b01a:	e7f2      	b.n	800b002 <__libc_init_array+0x1e>
 800b01c:	08010a70 	.word	0x08010a70
 800b020:	08010a70 	.word	0x08010a70
 800b024:	08010a70 	.word	0x08010a70
 800b028:	08010a74 	.word	0x08010a74

0800b02c <__retarget_lock_init_recursive>:
 800b02c:	4770      	bx	lr

0800b02e <__retarget_lock_acquire_recursive>:
 800b02e:	4770      	bx	lr

0800b030 <__retarget_lock_release_recursive>:
 800b030:	4770      	bx	lr

0800b032 <strcpy>:
 800b032:	4603      	mov	r3, r0
 800b034:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b038:	f803 2b01 	strb.w	r2, [r3], #1
 800b03c:	2a00      	cmp	r2, #0
 800b03e:	d1f9      	bne.n	800b034 <strcpy+0x2>
 800b040:	4770      	bx	lr

0800b042 <memcpy>:
 800b042:	440a      	add	r2, r1
 800b044:	4291      	cmp	r1, r2
 800b046:	f100 33ff 	add.w	r3, r0, #4294967295
 800b04a:	d100      	bne.n	800b04e <memcpy+0xc>
 800b04c:	4770      	bx	lr
 800b04e:	b510      	push	{r4, lr}
 800b050:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b054:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b058:	4291      	cmp	r1, r2
 800b05a:	d1f9      	bne.n	800b050 <memcpy+0xe>
 800b05c:	bd10      	pop	{r4, pc}
	...

0800b060 <nan>:
 800b060:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800b068 <nan+0x8>
 800b064:	4770      	bx	lr
 800b066:	bf00      	nop
 800b068:	00000000 	.word	0x00000000
 800b06c:	7ff80000 	.word	0x7ff80000

0800b070 <quorem>:
 800b070:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b074:	6903      	ldr	r3, [r0, #16]
 800b076:	690c      	ldr	r4, [r1, #16]
 800b078:	42a3      	cmp	r3, r4
 800b07a:	4607      	mov	r7, r0
 800b07c:	db7e      	blt.n	800b17c <quorem+0x10c>
 800b07e:	3c01      	subs	r4, #1
 800b080:	f101 0814 	add.w	r8, r1, #20
 800b084:	00a3      	lsls	r3, r4, #2
 800b086:	f100 0514 	add.w	r5, r0, #20
 800b08a:	9300      	str	r3, [sp, #0]
 800b08c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b090:	9301      	str	r3, [sp, #4]
 800b092:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b096:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b09a:	3301      	adds	r3, #1
 800b09c:	429a      	cmp	r2, r3
 800b09e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b0a2:	fbb2 f6f3 	udiv	r6, r2, r3
 800b0a6:	d32e      	bcc.n	800b106 <quorem+0x96>
 800b0a8:	f04f 0a00 	mov.w	sl, #0
 800b0ac:	46c4      	mov	ip, r8
 800b0ae:	46ae      	mov	lr, r5
 800b0b0:	46d3      	mov	fp, sl
 800b0b2:	f85c 3b04 	ldr.w	r3, [ip], #4
 800b0b6:	b298      	uxth	r0, r3
 800b0b8:	fb06 a000 	mla	r0, r6, r0, sl
 800b0bc:	0c02      	lsrs	r2, r0, #16
 800b0be:	0c1b      	lsrs	r3, r3, #16
 800b0c0:	fb06 2303 	mla	r3, r6, r3, r2
 800b0c4:	f8de 2000 	ldr.w	r2, [lr]
 800b0c8:	b280      	uxth	r0, r0
 800b0ca:	b292      	uxth	r2, r2
 800b0cc:	1a12      	subs	r2, r2, r0
 800b0ce:	445a      	add	r2, fp
 800b0d0:	f8de 0000 	ldr.w	r0, [lr]
 800b0d4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b0d8:	b29b      	uxth	r3, r3
 800b0da:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800b0de:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800b0e2:	b292      	uxth	r2, r2
 800b0e4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800b0e8:	45e1      	cmp	r9, ip
 800b0ea:	f84e 2b04 	str.w	r2, [lr], #4
 800b0ee:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800b0f2:	d2de      	bcs.n	800b0b2 <quorem+0x42>
 800b0f4:	9b00      	ldr	r3, [sp, #0]
 800b0f6:	58eb      	ldr	r3, [r5, r3]
 800b0f8:	b92b      	cbnz	r3, 800b106 <quorem+0x96>
 800b0fa:	9b01      	ldr	r3, [sp, #4]
 800b0fc:	3b04      	subs	r3, #4
 800b0fe:	429d      	cmp	r5, r3
 800b100:	461a      	mov	r2, r3
 800b102:	d32f      	bcc.n	800b164 <quorem+0xf4>
 800b104:	613c      	str	r4, [r7, #16]
 800b106:	4638      	mov	r0, r7
 800b108:	f001 fd12 	bl	800cb30 <__mcmp>
 800b10c:	2800      	cmp	r0, #0
 800b10e:	db25      	blt.n	800b15c <quorem+0xec>
 800b110:	4629      	mov	r1, r5
 800b112:	2000      	movs	r0, #0
 800b114:	f858 2b04 	ldr.w	r2, [r8], #4
 800b118:	f8d1 c000 	ldr.w	ip, [r1]
 800b11c:	fa1f fe82 	uxth.w	lr, r2
 800b120:	fa1f f38c 	uxth.w	r3, ip
 800b124:	eba3 030e 	sub.w	r3, r3, lr
 800b128:	4403      	add	r3, r0
 800b12a:	0c12      	lsrs	r2, r2, #16
 800b12c:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800b130:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800b134:	b29b      	uxth	r3, r3
 800b136:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b13a:	45c1      	cmp	r9, r8
 800b13c:	f841 3b04 	str.w	r3, [r1], #4
 800b140:	ea4f 4022 	mov.w	r0, r2, asr #16
 800b144:	d2e6      	bcs.n	800b114 <quorem+0xa4>
 800b146:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b14a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b14e:	b922      	cbnz	r2, 800b15a <quorem+0xea>
 800b150:	3b04      	subs	r3, #4
 800b152:	429d      	cmp	r5, r3
 800b154:	461a      	mov	r2, r3
 800b156:	d30b      	bcc.n	800b170 <quorem+0x100>
 800b158:	613c      	str	r4, [r7, #16]
 800b15a:	3601      	adds	r6, #1
 800b15c:	4630      	mov	r0, r6
 800b15e:	b003      	add	sp, #12
 800b160:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b164:	6812      	ldr	r2, [r2, #0]
 800b166:	3b04      	subs	r3, #4
 800b168:	2a00      	cmp	r2, #0
 800b16a:	d1cb      	bne.n	800b104 <quorem+0x94>
 800b16c:	3c01      	subs	r4, #1
 800b16e:	e7c6      	b.n	800b0fe <quorem+0x8e>
 800b170:	6812      	ldr	r2, [r2, #0]
 800b172:	3b04      	subs	r3, #4
 800b174:	2a00      	cmp	r2, #0
 800b176:	d1ef      	bne.n	800b158 <quorem+0xe8>
 800b178:	3c01      	subs	r4, #1
 800b17a:	e7ea      	b.n	800b152 <quorem+0xe2>
 800b17c:	2000      	movs	r0, #0
 800b17e:	e7ee      	b.n	800b15e <quorem+0xee>

0800b180 <_dtoa_r>:
 800b180:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b184:	69c7      	ldr	r7, [r0, #28]
 800b186:	b097      	sub	sp, #92	@ 0x5c
 800b188:	ed8d 0b04 	vstr	d0, [sp, #16]
 800b18c:	ec55 4b10 	vmov	r4, r5, d0
 800b190:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800b192:	9107      	str	r1, [sp, #28]
 800b194:	4681      	mov	r9, r0
 800b196:	920c      	str	r2, [sp, #48]	@ 0x30
 800b198:	9311      	str	r3, [sp, #68]	@ 0x44
 800b19a:	b97f      	cbnz	r7, 800b1bc <_dtoa_r+0x3c>
 800b19c:	2010      	movs	r0, #16
 800b19e:	f001 f943 	bl	800c428 <malloc>
 800b1a2:	4602      	mov	r2, r0
 800b1a4:	f8c9 001c 	str.w	r0, [r9, #28]
 800b1a8:	b920      	cbnz	r0, 800b1b4 <_dtoa_r+0x34>
 800b1aa:	4ba9      	ldr	r3, [pc, #676]	@ (800b450 <_dtoa_r+0x2d0>)
 800b1ac:	21ef      	movs	r1, #239	@ 0xef
 800b1ae:	48a9      	ldr	r0, [pc, #676]	@ (800b454 <_dtoa_r+0x2d4>)
 800b1b0:	f002 fc78 	bl	800daa4 <__assert_func>
 800b1b4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800b1b8:	6007      	str	r7, [r0, #0]
 800b1ba:	60c7      	str	r7, [r0, #12]
 800b1bc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b1c0:	6819      	ldr	r1, [r3, #0]
 800b1c2:	b159      	cbz	r1, 800b1dc <_dtoa_r+0x5c>
 800b1c4:	685a      	ldr	r2, [r3, #4]
 800b1c6:	604a      	str	r2, [r1, #4]
 800b1c8:	2301      	movs	r3, #1
 800b1ca:	4093      	lsls	r3, r2
 800b1cc:	608b      	str	r3, [r1, #8]
 800b1ce:	4648      	mov	r0, r9
 800b1d0:	f001 fa32 	bl	800c638 <_Bfree>
 800b1d4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b1d8:	2200      	movs	r2, #0
 800b1da:	601a      	str	r2, [r3, #0]
 800b1dc:	1e2b      	subs	r3, r5, #0
 800b1de:	bfb9      	ittee	lt
 800b1e0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800b1e4:	9305      	strlt	r3, [sp, #20]
 800b1e6:	2300      	movge	r3, #0
 800b1e8:	6033      	strge	r3, [r6, #0]
 800b1ea:	9f05      	ldr	r7, [sp, #20]
 800b1ec:	4b9a      	ldr	r3, [pc, #616]	@ (800b458 <_dtoa_r+0x2d8>)
 800b1ee:	bfbc      	itt	lt
 800b1f0:	2201      	movlt	r2, #1
 800b1f2:	6032      	strlt	r2, [r6, #0]
 800b1f4:	43bb      	bics	r3, r7
 800b1f6:	d112      	bne.n	800b21e <_dtoa_r+0x9e>
 800b1f8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b1fa:	f242 730f 	movw	r3, #9999	@ 0x270f
 800b1fe:	6013      	str	r3, [r2, #0]
 800b200:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b204:	4323      	orrs	r3, r4
 800b206:	f000 855a 	beq.w	800bcbe <_dtoa_r+0xb3e>
 800b20a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b20c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800b46c <_dtoa_r+0x2ec>
 800b210:	2b00      	cmp	r3, #0
 800b212:	f000 855c 	beq.w	800bcce <_dtoa_r+0xb4e>
 800b216:	f10a 0303 	add.w	r3, sl, #3
 800b21a:	f000 bd56 	b.w	800bcca <_dtoa_r+0xb4a>
 800b21e:	ed9d 7b04 	vldr	d7, [sp, #16]
 800b222:	2200      	movs	r2, #0
 800b224:	ec51 0b17 	vmov	r0, r1, d7
 800b228:	2300      	movs	r3, #0
 800b22a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800b22e:	f7f5 fc7b 	bl	8000b28 <__aeabi_dcmpeq>
 800b232:	4680      	mov	r8, r0
 800b234:	b158      	cbz	r0, 800b24e <_dtoa_r+0xce>
 800b236:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b238:	2301      	movs	r3, #1
 800b23a:	6013      	str	r3, [r2, #0]
 800b23c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b23e:	b113      	cbz	r3, 800b246 <_dtoa_r+0xc6>
 800b240:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800b242:	4b86      	ldr	r3, [pc, #536]	@ (800b45c <_dtoa_r+0x2dc>)
 800b244:	6013      	str	r3, [r2, #0]
 800b246:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800b470 <_dtoa_r+0x2f0>
 800b24a:	f000 bd40 	b.w	800bcce <_dtoa_r+0xb4e>
 800b24e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800b252:	aa14      	add	r2, sp, #80	@ 0x50
 800b254:	a915      	add	r1, sp, #84	@ 0x54
 800b256:	4648      	mov	r0, r9
 800b258:	f001 fd8a 	bl	800cd70 <__d2b>
 800b25c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800b260:	9002      	str	r0, [sp, #8]
 800b262:	2e00      	cmp	r6, #0
 800b264:	d078      	beq.n	800b358 <_dtoa_r+0x1d8>
 800b266:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b268:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800b26c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b270:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b274:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800b278:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800b27c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800b280:	4619      	mov	r1, r3
 800b282:	2200      	movs	r2, #0
 800b284:	4b76      	ldr	r3, [pc, #472]	@ (800b460 <_dtoa_r+0x2e0>)
 800b286:	f7f5 f82f 	bl	80002e8 <__aeabi_dsub>
 800b28a:	a36b      	add	r3, pc, #428	@ (adr r3, 800b438 <_dtoa_r+0x2b8>)
 800b28c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b290:	f7f5 f9e2 	bl	8000658 <__aeabi_dmul>
 800b294:	a36a      	add	r3, pc, #424	@ (adr r3, 800b440 <_dtoa_r+0x2c0>)
 800b296:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b29a:	f7f5 f827 	bl	80002ec <__adddf3>
 800b29e:	4604      	mov	r4, r0
 800b2a0:	4630      	mov	r0, r6
 800b2a2:	460d      	mov	r5, r1
 800b2a4:	f7f5 f96e 	bl	8000584 <__aeabi_i2d>
 800b2a8:	a367      	add	r3, pc, #412	@ (adr r3, 800b448 <_dtoa_r+0x2c8>)
 800b2aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2ae:	f7f5 f9d3 	bl	8000658 <__aeabi_dmul>
 800b2b2:	4602      	mov	r2, r0
 800b2b4:	460b      	mov	r3, r1
 800b2b6:	4620      	mov	r0, r4
 800b2b8:	4629      	mov	r1, r5
 800b2ba:	f7f5 f817 	bl	80002ec <__adddf3>
 800b2be:	4604      	mov	r4, r0
 800b2c0:	460d      	mov	r5, r1
 800b2c2:	f7f5 fc79 	bl	8000bb8 <__aeabi_d2iz>
 800b2c6:	2200      	movs	r2, #0
 800b2c8:	4607      	mov	r7, r0
 800b2ca:	2300      	movs	r3, #0
 800b2cc:	4620      	mov	r0, r4
 800b2ce:	4629      	mov	r1, r5
 800b2d0:	f7f5 fc34 	bl	8000b3c <__aeabi_dcmplt>
 800b2d4:	b140      	cbz	r0, 800b2e8 <_dtoa_r+0x168>
 800b2d6:	4638      	mov	r0, r7
 800b2d8:	f7f5 f954 	bl	8000584 <__aeabi_i2d>
 800b2dc:	4622      	mov	r2, r4
 800b2de:	462b      	mov	r3, r5
 800b2e0:	f7f5 fc22 	bl	8000b28 <__aeabi_dcmpeq>
 800b2e4:	b900      	cbnz	r0, 800b2e8 <_dtoa_r+0x168>
 800b2e6:	3f01      	subs	r7, #1
 800b2e8:	2f16      	cmp	r7, #22
 800b2ea:	d852      	bhi.n	800b392 <_dtoa_r+0x212>
 800b2ec:	4b5d      	ldr	r3, [pc, #372]	@ (800b464 <_dtoa_r+0x2e4>)
 800b2ee:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b2f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2f6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b2fa:	f7f5 fc1f 	bl	8000b3c <__aeabi_dcmplt>
 800b2fe:	2800      	cmp	r0, #0
 800b300:	d049      	beq.n	800b396 <_dtoa_r+0x216>
 800b302:	3f01      	subs	r7, #1
 800b304:	2300      	movs	r3, #0
 800b306:	9310      	str	r3, [sp, #64]	@ 0x40
 800b308:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b30a:	1b9b      	subs	r3, r3, r6
 800b30c:	1e5a      	subs	r2, r3, #1
 800b30e:	bf45      	ittet	mi
 800b310:	f1c3 0301 	rsbmi	r3, r3, #1
 800b314:	9300      	strmi	r3, [sp, #0]
 800b316:	2300      	movpl	r3, #0
 800b318:	2300      	movmi	r3, #0
 800b31a:	9206      	str	r2, [sp, #24]
 800b31c:	bf54      	ite	pl
 800b31e:	9300      	strpl	r3, [sp, #0]
 800b320:	9306      	strmi	r3, [sp, #24]
 800b322:	2f00      	cmp	r7, #0
 800b324:	db39      	blt.n	800b39a <_dtoa_r+0x21a>
 800b326:	9b06      	ldr	r3, [sp, #24]
 800b328:	970d      	str	r7, [sp, #52]	@ 0x34
 800b32a:	443b      	add	r3, r7
 800b32c:	9306      	str	r3, [sp, #24]
 800b32e:	2300      	movs	r3, #0
 800b330:	9308      	str	r3, [sp, #32]
 800b332:	9b07      	ldr	r3, [sp, #28]
 800b334:	2b09      	cmp	r3, #9
 800b336:	d863      	bhi.n	800b400 <_dtoa_r+0x280>
 800b338:	2b05      	cmp	r3, #5
 800b33a:	bfc4      	itt	gt
 800b33c:	3b04      	subgt	r3, #4
 800b33e:	9307      	strgt	r3, [sp, #28]
 800b340:	9b07      	ldr	r3, [sp, #28]
 800b342:	f1a3 0302 	sub.w	r3, r3, #2
 800b346:	bfcc      	ite	gt
 800b348:	2400      	movgt	r4, #0
 800b34a:	2401      	movle	r4, #1
 800b34c:	2b03      	cmp	r3, #3
 800b34e:	d863      	bhi.n	800b418 <_dtoa_r+0x298>
 800b350:	e8df f003 	tbb	[pc, r3]
 800b354:	2b375452 	.word	0x2b375452
 800b358:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800b35c:	441e      	add	r6, r3
 800b35e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800b362:	2b20      	cmp	r3, #32
 800b364:	bfc1      	itttt	gt
 800b366:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800b36a:	409f      	lslgt	r7, r3
 800b36c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800b370:	fa24 f303 	lsrgt.w	r3, r4, r3
 800b374:	bfd6      	itet	le
 800b376:	f1c3 0320 	rsble	r3, r3, #32
 800b37a:	ea47 0003 	orrgt.w	r0, r7, r3
 800b37e:	fa04 f003 	lslle.w	r0, r4, r3
 800b382:	f7f5 f8ef 	bl	8000564 <__aeabi_ui2d>
 800b386:	2201      	movs	r2, #1
 800b388:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800b38c:	3e01      	subs	r6, #1
 800b38e:	9212      	str	r2, [sp, #72]	@ 0x48
 800b390:	e776      	b.n	800b280 <_dtoa_r+0x100>
 800b392:	2301      	movs	r3, #1
 800b394:	e7b7      	b.n	800b306 <_dtoa_r+0x186>
 800b396:	9010      	str	r0, [sp, #64]	@ 0x40
 800b398:	e7b6      	b.n	800b308 <_dtoa_r+0x188>
 800b39a:	9b00      	ldr	r3, [sp, #0]
 800b39c:	1bdb      	subs	r3, r3, r7
 800b39e:	9300      	str	r3, [sp, #0]
 800b3a0:	427b      	negs	r3, r7
 800b3a2:	9308      	str	r3, [sp, #32]
 800b3a4:	2300      	movs	r3, #0
 800b3a6:	930d      	str	r3, [sp, #52]	@ 0x34
 800b3a8:	e7c3      	b.n	800b332 <_dtoa_r+0x1b2>
 800b3aa:	2301      	movs	r3, #1
 800b3ac:	9309      	str	r3, [sp, #36]	@ 0x24
 800b3ae:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b3b0:	eb07 0b03 	add.w	fp, r7, r3
 800b3b4:	f10b 0301 	add.w	r3, fp, #1
 800b3b8:	2b01      	cmp	r3, #1
 800b3ba:	9303      	str	r3, [sp, #12]
 800b3bc:	bfb8      	it	lt
 800b3be:	2301      	movlt	r3, #1
 800b3c0:	e006      	b.n	800b3d0 <_dtoa_r+0x250>
 800b3c2:	2301      	movs	r3, #1
 800b3c4:	9309      	str	r3, [sp, #36]	@ 0x24
 800b3c6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b3c8:	2b00      	cmp	r3, #0
 800b3ca:	dd28      	ble.n	800b41e <_dtoa_r+0x29e>
 800b3cc:	469b      	mov	fp, r3
 800b3ce:	9303      	str	r3, [sp, #12]
 800b3d0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800b3d4:	2100      	movs	r1, #0
 800b3d6:	2204      	movs	r2, #4
 800b3d8:	f102 0514 	add.w	r5, r2, #20
 800b3dc:	429d      	cmp	r5, r3
 800b3de:	d926      	bls.n	800b42e <_dtoa_r+0x2ae>
 800b3e0:	6041      	str	r1, [r0, #4]
 800b3e2:	4648      	mov	r0, r9
 800b3e4:	f001 f8e8 	bl	800c5b8 <_Balloc>
 800b3e8:	4682      	mov	sl, r0
 800b3ea:	2800      	cmp	r0, #0
 800b3ec:	d142      	bne.n	800b474 <_dtoa_r+0x2f4>
 800b3ee:	4b1e      	ldr	r3, [pc, #120]	@ (800b468 <_dtoa_r+0x2e8>)
 800b3f0:	4602      	mov	r2, r0
 800b3f2:	f240 11af 	movw	r1, #431	@ 0x1af
 800b3f6:	e6da      	b.n	800b1ae <_dtoa_r+0x2e>
 800b3f8:	2300      	movs	r3, #0
 800b3fa:	e7e3      	b.n	800b3c4 <_dtoa_r+0x244>
 800b3fc:	2300      	movs	r3, #0
 800b3fe:	e7d5      	b.n	800b3ac <_dtoa_r+0x22c>
 800b400:	2401      	movs	r4, #1
 800b402:	2300      	movs	r3, #0
 800b404:	9307      	str	r3, [sp, #28]
 800b406:	9409      	str	r4, [sp, #36]	@ 0x24
 800b408:	f04f 3bff 	mov.w	fp, #4294967295
 800b40c:	2200      	movs	r2, #0
 800b40e:	f8cd b00c 	str.w	fp, [sp, #12]
 800b412:	2312      	movs	r3, #18
 800b414:	920c      	str	r2, [sp, #48]	@ 0x30
 800b416:	e7db      	b.n	800b3d0 <_dtoa_r+0x250>
 800b418:	2301      	movs	r3, #1
 800b41a:	9309      	str	r3, [sp, #36]	@ 0x24
 800b41c:	e7f4      	b.n	800b408 <_dtoa_r+0x288>
 800b41e:	f04f 0b01 	mov.w	fp, #1
 800b422:	f8cd b00c 	str.w	fp, [sp, #12]
 800b426:	465b      	mov	r3, fp
 800b428:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800b42c:	e7d0      	b.n	800b3d0 <_dtoa_r+0x250>
 800b42e:	3101      	adds	r1, #1
 800b430:	0052      	lsls	r2, r2, #1
 800b432:	e7d1      	b.n	800b3d8 <_dtoa_r+0x258>
 800b434:	f3af 8000 	nop.w
 800b438:	636f4361 	.word	0x636f4361
 800b43c:	3fd287a7 	.word	0x3fd287a7
 800b440:	8b60c8b3 	.word	0x8b60c8b3
 800b444:	3fc68a28 	.word	0x3fc68a28
 800b448:	509f79fb 	.word	0x509f79fb
 800b44c:	3fd34413 	.word	0x3fd34413
 800b450:	08010415 	.word	0x08010415
 800b454:	0801042c 	.word	0x0801042c
 800b458:	7ff00000 	.word	0x7ff00000
 800b45c:	08010576 	.word	0x08010576
 800b460:	3ff80000 	.word	0x3ff80000
 800b464:	08010740 	.word	0x08010740
 800b468:	08010484 	.word	0x08010484
 800b46c:	08010411 	.word	0x08010411
 800b470:	08010575 	.word	0x08010575
 800b474:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b478:	6018      	str	r0, [r3, #0]
 800b47a:	9b03      	ldr	r3, [sp, #12]
 800b47c:	2b0e      	cmp	r3, #14
 800b47e:	f200 80a1 	bhi.w	800b5c4 <_dtoa_r+0x444>
 800b482:	2c00      	cmp	r4, #0
 800b484:	f000 809e 	beq.w	800b5c4 <_dtoa_r+0x444>
 800b488:	2f00      	cmp	r7, #0
 800b48a:	dd33      	ble.n	800b4f4 <_dtoa_r+0x374>
 800b48c:	4b9c      	ldr	r3, [pc, #624]	@ (800b700 <_dtoa_r+0x580>)
 800b48e:	f007 020f 	and.w	r2, r7, #15
 800b492:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b496:	ed93 7b00 	vldr	d7, [r3]
 800b49a:	05f8      	lsls	r0, r7, #23
 800b49c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800b4a0:	ea4f 1427 	mov.w	r4, r7, asr #4
 800b4a4:	d516      	bpl.n	800b4d4 <_dtoa_r+0x354>
 800b4a6:	4b97      	ldr	r3, [pc, #604]	@ (800b704 <_dtoa_r+0x584>)
 800b4a8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b4ac:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b4b0:	f7f5 f9fc 	bl	80008ac <__aeabi_ddiv>
 800b4b4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b4b8:	f004 040f 	and.w	r4, r4, #15
 800b4bc:	2603      	movs	r6, #3
 800b4be:	4d91      	ldr	r5, [pc, #580]	@ (800b704 <_dtoa_r+0x584>)
 800b4c0:	b954      	cbnz	r4, 800b4d8 <_dtoa_r+0x358>
 800b4c2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b4c6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b4ca:	f7f5 f9ef 	bl	80008ac <__aeabi_ddiv>
 800b4ce:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b4d2:	e028      	b.n	800b526 <_dtoa_r+0x3a6>
 800b4d4:	2602      	movs	r6, #2
 800b4d6:	e7f2      	b.n	800b4be <_dtoa_r+0x33e>
 800b4d8:	07e1      	lsls	r1, r4, #31
 800b4da:	d508      	bpl.n	800b4ee <_dtoa_r+0x36e>
 800b4dc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b4e0:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b4e4:	f7f5 f8b8 	bl	8000658 <__aeabi_dmul>
 800b4e8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b4ec:	3601      	adds	r6, #1
 800b4ee:	1064      	asrs	r4, r4, #1
 800b4f0:	3508      	adds	r5, #8
 800b4f2:	e7e5      	b.n	800b4c0 <_dtoa_r+0x340>
 800b4f4:	f000 80af 	beq.w	800b656 <_dtoa_r+0x4d6>
 800b4f8:	427c      	negs	r4, r7
 800b4fa:	4b81      	ldr	r3, [pc, #516]	@ (800b700 <_dtoa_r+0x580>)
 800b4fc:	4d81      	ldr	r5, [pc, #516]	@ (800b704 <_dtoa_r+0x584>)
 800b4fe:	f004 020f 	and.w	r2, r4, #15
 800b502:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b506:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b50a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b50e:	f7f5 f8a3 	bl	8000658 <__aeabi_dmul>
 800b512:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b516:	1124      	asrs	r4, r4, #4
 800b518:	2300      	movs	r3, #0
 800b51a:	2602      	movs	r6, #2
 800b51c:	2c00      	cmp	r4, #0
 800b51e:	f040 808f 	bne.w	800b640 <_dtoa_r+0x4c0>
 800b522:	2b00      	cmp	r3, #0
 800b524:	d1d3      	bne.n	800b4ce <_dtoa_r+0x34e>
 800b526:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b528:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800b52c:	2b00      	cmp	r3, #0
 800b52e:	f000 8094 	beq.w	800b65a <_dtoa_r+0x4da>
 800b532:	4b75      	ldr	r3, [pc, #468]	@ (800b708 <_dtoa_r+0x588>)
 800b534:	2200      	movs	r2, #0
 800b536:	4620      	mov	r0, r4
 800b538:	4629      	mov	r1, r5
 800b53a:	f7f5 faff 	bl	8000b3c <__aeabi_dcmplt>
 800b53e:	2800      	cmp	r0, #0
 800b540:	f000 808b 	beq.w	800b65a <_dtoa_r+0x4da>
 800b544:	9b03      	ldr	r3, [sp, #12]
 800b546:	2b00      	cmp	r3, #0
 800b548:	f000 8087 	beq.w	800b65a <_dtoa_r+0x4da>
 800b54c:	f1bb 0f00 	cmp.w	fp, #0
 800b550:	dd34      	ble.n	800b5bc <_dtoa_r+0x43c>
 800b552:	4620      	mov	r0, r4
 800b554:	4b6d      	ldr	r3, [pc, #436]	@ (800b70c <_dtoa_r+0x58c>)
 800b556:	2200      	movs	r2, #0
 800b558:	4629      	mov	r1, r5
 800b55a:	f7f5 f87d 	bl	8000658 <__aeabi_dmul>
 800b55e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b562:	f107 38ff 	add.w	r8, r7, #4294967295
 800b566:	3601      	adds	r6, #1
 800b568:	465c      	mov	r4, fp
 800b56a:	4630      	mov	r0, r6
 800b56c:	f7f5 f80a 	bl	8000584 <__aeabi_i2d>
 800b570:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b574:	f7f5 f870 	bl	8000658 <__aeabi_dmul>
 800b578:	4b65      	ldr	r3, [pc, #404]	@ (800b710 <_dtoa_r+0x590>)
 800b57a:	2200      	movs	r2, #0
 800b57c:	f7f4 feb6 	bl	80002ec <__adddf3>
 800b580:	4605      	mov	r5, r0
 800b582:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800b586:	2c00      	cmp	r4, #0
 800b588:	d16a      	bne.n	800b660 <_dtoa_r+0x4e0>
 800b58a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b58e:	4b61      	ldr	r3, [pc, #388]	@ (800b714 <_dtoa_r+0x594>)
 800b590:	2200      	movs	r2, #0
 800b592:	f7f4 fea9 	bl	80002e8 <__aeabi_dsub>
 800b596:	4602      	mov	r2, r0
 800b598:	460b      	mov	r3, r1
 800b59a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b59e:	462a      	mov	r2, r5
 800b5a0:	4633      	mov	r3, r6
 800b5a2:	f7f5 fae9 	bl	8000b78 <__aeabi_dcmpgt>
 800b5a6:	2800      	cmp	r0, #0
 800b5a8:	f040 8298 	bne.w	800badc <_dtoa_r+0x95c>
 800b5ac:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b5b0:	462a      	mov	r2, r5
 800b5b2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800b5b6:	f7f5 fac1 	bl	8000b3c <__aeabi_dcmplt>
 800b5ba:	bb38      	cbnz	r0, 800b60c <_dtoa_r+0x48c>
 800b5bc:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800b5c0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800b5c4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800b5c6:	2b00      	cmp	r3, #0
 800b5c8:	f2c0 8157 	blt.w	800b87a <_dtoa_r+0x6fa>
 800b5cc:	2f0e      	cmp	r7, #14
 800b5ce:	f300 8154 	bgt.w	800b87a <_dtoa_r+0x6fa>
 800b5d2:	4b4b      	ldr	r3, [pc, #300]	@ (800b700 <_dtoa_r+0x580>)
 800b5d4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b5d8:	ed93 7b00 	vldr	d7, [r3]
 800b5dc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b5de:	2b00      	cmp	r3, #0
 800b5e0:	ed8d 7b00 	vstr	d7, [sp]
 800b5e4:	f280 80e5 	bge.w	800b7b2 <_dtoa_r+0x632>
 800b5e8:	9b03      	ldr	r3, [sp, #12]
 800b5ea:	2b00      	cmp	r3, #0
 800b5ec:	f300 80e1 	bgt.w	800b7b2 <_dtoa_r+0x632>
 800b5f0:	d10c      	bne.n	800b60c <_dtoa_r+0x48c>
 800b5f2:	4b48      	ldr	r3, [pc, #288]	@ (800b714 <_dtoa_r+0x594>)
 800b5f4:	2200      	movs	r2, #0
 800b5f6:	ec51 0b17 	vmov	r0, r1, d7
 800b5fa:	f7f5 f82d 	bl	8000658 <__aeabi_dmul>
 800b5fe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b602:	f7f5 faaf 	bl	8000b64 <__aeabi_dcmpge>
 800b606:	2800      	cmp	r0, #0
 800b608:	f000 8266 	beq.w	800bad8 <_dtoa_r+0x958>
 800b60c:	2400      	movs	r4, #0
 800b60e:	4625      	mov	r5, r4
 800b610:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b612:	4656      	mov	r6, sl
 800b614:	ea6f 0803 	mvn.w	r8, r3
 800b618:	2700      	movs	r7, #0
 800b61a:	4621      	mov	r1, r4
 800b61c:	4648      	mov	r0, r9
 800b61e:	f001 f80b 	bl	800c638 <_Bfree>
 800b622:	2d00      	cmp	r5, #0
 800b624:	f000 80bd 	beq.w	800b7a2 <_dtoa_r+0x622>
 800b628:	b12f      	cbz	r7, 800b636 <_dtoa_r+0x4b6>
 800b62a:	42af      	cmp	r7, r5
 800b62c:	d003      	beq.n	800b636 <_dtoa_r+0x4b6>
 800b62e:	4639      	mov	r1, r7
 800b630:	4648      	mov	r0, r9
 800b632:	f001 f801 	bl	800c638 <_Bfree>
 800b636:	4629      	mov	r1, r5
 800b638:	4648      	mov	r0, r9
 800b63a:	f000 fffd 	bl	800c638 <_Bfree>
 800b63e:	e0b0      	b.n	800b7a2 <_dtoa_r+0x622>
 800b640:	07e2      	lsls	r2, r4, #31
 800b642:	d505      	bpl.n	800b650 <_dtoa_r+0x4d0>
 800b644:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b648:	f7f5 f806 	bl	8000658 <__aeabi_dmul>
 800b64c:	3601      	adds	r6, #1
 800b64e:	2301      	movs	r3, #1
 800b650:	1064      	asrs	r4, r4, #1
 800b652:	3508      	adds	r5, #8
 800b654:	e762      	b.n	800b51c <_dtoa_r+0x39c>
 800b656:	2602      	movs	r6, #2
 800b658:	e765      	b.n	800b526 <_dtoa_r+0x3a6>
 800b65a:	9c03      	ldr	r4, [sp, #12]
 800b65c:	46b8      	mov	r8, r7
 800b65e:	e784      	b.n	800b56a <_dtoa_r+0x3ea>
 800b660:	4b27      	ldr	r3, [pc, #156]	@ (800b700 <_dtoa_r+0x580>)
 800b662:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b664:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b668:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b66c:	4454      	add	r4, sl
 800b66e:	2900      	cmp	r1, #0
 800b670:	d054      	beq.n	800b71c <_dtoa_r+0x59c>
 800b672:	4929      	ldr	r1, [pc, #164]	@ (800b718 <_dtoa_r+0x598>)
 800b674:	2000      	movs	r0, #0
 800b676:	f7f5 f919 	bl	80008ac <__aeabi_ddiv>
 800b67a:	4633      	mov	r3, r6
 800b67c:	462a      	mov	r2, r5
 800b67e:	f7f4 fe33 	bl	80002e8 <__aeabi_dsub>
 800b682:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b686:	4656      	mov	r6, sl
 800b688:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b68c:	f7f5 fa94 	bl	8000bb8 <__aeabi_d2iz>
 800b690:	4605      	mov	r5, r0
 800b692:	f7f4 ff77 	bl	8000584 <__aeabi_i2d>
 800b696:	4602      	mov	r2, r0
 800b698:	460b      	mov	r3, r1
 800b69a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b69e:	f7f4 fe23 	bl	80002e8 <__aeabi_dsub>
 800b6a2:	3530      	adds	r5, #48	@ 0x30
 800b6a4:	4602      	mov	r2, r0
 800b6a6:	460b      	mov	r3, r1
 800b6a8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b6ac:	f806 5b01 	strb.w	r5, [r6], #1
 800b6b0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b6b4:	f7f5 fa42 	bl	8000b3c <__aeabi_dcmplt>
 800b6b8:	2800      	cmp	r0, #0
 800b6ba:	d172      	bne.n	800b7a2 <_dtoa_r+0x622>
 800b6bc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b6c0:	4911      	ldr	r1, [pc, #68]	@ (800b708 <_dtoa_r+0x588>)
 800b6c2:	2000      	movs	r0, #0
 800b6c4:	f7f4 fe10 	bl	80002e8 <__aeabi_dsub>
 800b6c8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b6cc:	f7f5 fa36 	bl	8000b3c <__aeabi_dcmplt>
 800b6d0:	2800      	cmp	r0, #0
 800b6d2:	f040 80b4 	bne.w	800b83e <_dtoa_r+0x6be>
 800b6d6:	42a6      	cmp	r6, r4
 800b6d8:	f43f af70 	beq.w	800b5bc <_dtoa_r+0x43c>
 800b6dc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b6e0:	4b0a      	ldr	r3, [pc, #40]	@ (800b70c <_dtoa_r+0x58c>)
 800b6e2:	2200      	movs	r2, #0
 800b6e4:	f7f4 ffb8 	bl	8000658 <__aeabi_dmul>
 800b6e8:	4b08      	ldr	r3, [pc, #32]	@ (800b70c <_dtoa_r+0x58c>)
 800b6ea:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b6ee:	2200      	movs	r2, #0
 800b6f0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b6f4:	f7f4 ffb0 	bl	8000658 <__aeabi_dmul>
 800b6f8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b6fc:	e7c4      	b.n	800b688 <_dtoa_r+0x508>
 800b6fe:	bf00      	nop
 800b700:	08010740 	.word	0x08010740
 800b704:	08010718 	.word	0x08010718
 800b708:	3ff00000 	.word	0x3ff00000
 800b70c:	40240000 	.word	0x40240000
 800b710:	401c0000 	.word	0x401c0000
 800b714:	40140000 	.word	0x40140000
 800b718:	3fe00000 	.word	0x3fe00000
 800b71c:	4631      	mov	r1, r6
 800b71e:	4628      	mov	r0, r5
 800b720:	f7f4 ff9a 	bl	8000658 <__aeabi_dmul>
 800b724:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b728:	9413      	str	r4, [sp, #76]	@ 0x4c
 800b72a:	4656      	mov	r6, sl
 800b72c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b730:	f7f5 fa42 	bl	8000bb8 <__aeabi_d2iz>
 800b734:	4605      	mov	r5, r0
 800b736:	f7f4 ff25 	bl	8000584 <__aeabi_i2d>
 800b73a:	4602      	mov	r2, r0
 800b73c:	460b      	mov	r3, r1
 800b73e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b742:	f7f4 fdd1 	bl	80002e8 <__aeabi_dsub>
 800b746:	3530      	adds	r5, #48	@ 0x30
 800b748:	f806 5b01 	strb.w	r5, [r6], #1
 800b74c:	4602      	mov	r2, r0
 800b74e:	460b      	mov	r3, r1
 800b750:	42a6      	cmp	r6, r4
 800b752:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b756:	f04f 0200 	mov.w	r2, #0
 800b75a:	d124      	bne.n	800b7a6 <_dtoa_r+0x626>
 800b75c:	4baf      	ldr	r3, [pc, #700]	@ (800ba1c <_dtoa_r+0x89c>)
 800b75e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b762:	f7f4 fdc3 	bl	80002ec <__adddf3>
 800b766:	4602      	mov	r2, r0
 800b768:	460b      	mov	r3, r1
 800b76a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b76e:	f7f5 fa03 	bl	8000b78 <__aeabi_dcmpgt>
 800b772:	2800      	cmp	r0, #0
 800b774:	d163      	bne.n	800b83e <_dtoa_r+0x6be>
 800b776:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b77a:	49a8      	ldr	r1, [pc, #672]	@ (800ba1c <_dtoa_r+0x89c>)
 800b77c:	2000      	movs	r0, #0
 800b77e:	f7f4 fdb3 	bl	80002e8 <__aeabi_dsub>
 800b782:	4602      	mov	r2, r0
 800b784:	460b      	mov	r3, r1
 800b786:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b78a:	f7f5 f9d7 	bl	8000b3c <__aeabi_dcmplt>
 800b78e:	2800      	cmp	r0, #0
 800b790:	f43f af14 	beq.w	800b5bc <_dtoa_r+0x43c>
 800b794:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800b796:	1e73      	subs	r3, r6, #1
 800b798:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b79a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b79e:	2b30      	cmp	r3, #48	@ 0x30
 800b7a0:	d0f8      	beq.n	800b794 <_dtoa_r+0x614>
 800b7a2:	4647      	mov	r7, r8
 800b7a4:	e03b      	b.n	800b81e <_dtoa_r+0x69e>
 800b7a6:	4b9e      	ldr	r3, [pc, #632]	@ (800ba20 <_dtoa_r+0x8a0>)
 800b7a8:	f7f4 ff56 	bl	8000658 <__aeabi_dmul>
 800b7ac:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b7b0:	e7bc      	b.n	800b72c <_dtoa_r+0x5ac>
 800b7b2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800b7b6:	4656      	mov	r6, sl
 800b7b8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b7bc:	4620      	mov	r0, r4
 800b7be:	4629      	mov	r1, r5
 800b7c0:	f7f5 f874 	bl	80008ac <__aeabi_ddiv>
 800b7c4:	f7f5 f9f8 	bl	8000bb8 <__aeabi_d2iz>
 800b7c8:	4680      	mov	r8, r0
 800b7ca:	f7f4 fedb 	bl	8000584 <__aeabi_i2d>
 800b7ce:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b7d2:	f7f4 ff41 	bl	8000658 <__aeabi_dmul>
 800b7d6:	4602      	mov	r2, r0
 800b7d8:	460b      	mov	r3, r1
 800b7da:	4620      	mov	r0, r4
 800b7dc:	4629      	mov	r1, r5
 800b7de:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800b7e2:	f7f4 fd81 	bl	80002e8 <__aeabi_dsub>
 800b7e6:	f806 4b01 	strb.w	r4, [r6], #1
 800b7ea:	9d03      	ldr	r5, [sp, #12]
 800b7ec:	eba6 040a 	sub.w	r4, r6, sl
 800b7f0:	42a5      	cmp	r5, r4
 800b7f2:	4602      	mov	r2, r0
 800b7f4:	460b      	mov	r3, r1
 800b7f6:	d133      	bne.n	800b860 <_dtoa_r+0x6e0>
 800b7f8:	f7f4 fd78 	bl	80002ec <__adddf3>
 800b7fc:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b800:	4604      	mov	r4, r0
 800b802:	460d      	mov	r5, r1
 800b804:	f7f5 f9b8 	bl	8000b78 <__aeabi_dcmpgt>
 800b808:	b9c0      	cbnz	r0, 800b83c <_dtoa_r+0x6bc>
 800b80a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b80e:	4620      	mov	r0, r4
 800b810:	4629      	mov	r1, r5
 800b812:	f7f5 f989 	bl	8000b28 <__aeabi_dcmpeq>
 800b816:	b110      	cbz	r0, 800b81e <_dtoa_r+0x69e>
 800b818:	f018 0f01 	tst.w	r8, #1
 800b81c:	d10e      	bne.n	800b83c <_dtoa_r+0x6bc>
 800b81e:	9902      	ldr	r1, [sp, #8]
 800b820:	4648      	mov	r0, r9
 800b822:	f000 ff09 	bl	800c638 <_Bfree>
 800b826:	2300      	movs	r3, #0
 800b828:	7033      	strb	r3, [r6, #0]
 800b82a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b82c:	3701      	adds	r7, #1
 800b82e:	601f      	str	r7, [r3, #0]
 800b830:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b832:	2b00      	cmp	r3, #0
 800b834:	f000 824b 	beq.w	800bcce <_dtoa_r+0xb4e>
 800b838:	601e      	str	r6, [r3, #0]
 800b83a:	e248      	b.n	800bcce <_dtoa_r+0xb4e>
 800b83c:	46b8      	mov	r8, r7
 800b83e:	4633      	mov	r3, r6
 800b840:	461e      	mov	r6, r3
 800b842:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b846:	2a39      	cmp	r2, #57	@ 0x39
 800b848:	d106      	bne.n	800b858 <_dtoa_r+0x6d8>
 800b84a:	459a      	cmp	sl, r3
 800b84c:	d1f8      	bne.n	800b840 <_dtoa_r+0x6c0>
 800b84e:	2230      	movs	r2, #48	@ 0x30
 800b850:	f108 0801 	add.w	r8, r8, #1
 800b854:	f88a 2000 	strb.w	r2, [sl]
 800b858:	781a      	ldrb	r2, [r3, #0]
 800b85a:	3201      	adds	r2, #1
 800b85c:	701a      	strb	r2, [r3, #0]
 800b85e:	e7a0      	b.n	800b7a2 <_dtoa_r+0x622>
 800b860:	4b6f      	ldr	r3, [pc, #444]	@ (800ba20 <_dtoa_r+0x8a0>)
 800b862:	2200      	movs	r2, #0
 800b864:	f7f4 fef8 	bl	8000658 <__aeabi_dmul>
 800b868:	2200      	movs	r2, #0
 800b86a:	2300      	movs	r3, #0
 800b86c:	4604      	mov	r4, r0
 800b86e:	460d      	mov	r5, r1
 800b870:	f7f5 f95a 	bl	8000b28 <__aeabi_dcmpeq>
 800b874:	2800      	cmp	r0, #0
 800b876:	d09f      	beq.n	800b7b8 <_dtoa_r+0x638>
 800b878:	e7d1      	b.n	800b81e <_dtoa_r+0x69e>
 800b87a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b87c:	2a00      	cmp	r2, #0
 800b87e:	f000 80ea 	beq.w	800ba56 <_dtoa_r+0x8d6>
 800b882:	9a07      	ldr	r2, [sp, #28]
 800b884:	2a01      	cmp	r2, #1
 800b886:	f300 80cd 	bgt.w	800ba24 <_dtoa_r+0x8a4>
 800b88a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800b88c:	2a00      	cmp	r2, #0
 800b88e:	f000 80c1 	beq.w	800ba14 <_dtoa_r+0x894>
 800b892:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800b896:	9c08      	ldr	r4, [sp, #32]
 800b898:	9e00      	ldr	r6, [sp, #0]
 800b89a:	9a00      	ldr	r2, [sp, #0]
 800b89c:	441a      	add	r2, r3
 800b89e:	9200      	str	r2, [sp, #0]
 800b8a0:	9a06      	ldr	r2, [sp, #24]
 800b8a2:	2101      	movs	r1, #1
 800b8a4:	441a      	add	r2, r3
 800b8a6:	4648      	mov	r0, r9
 800b8a8:	9206      	str	r2, [sp, #24]
 800b8aa:	f000 ffc3 	bl	800c834 <__i2b>
 800b8ae:	4605      	mov	r5, r0
 800b8b0:	b166      	cbz	r6, 800b8cc <_dtoa_r+0x74c>
 800b8b2:	9b06      	ldr	r3, [sp, #24]
 800b8b4:	2b00      	cmp	r3, #0
 800b8b6:	dd09      	ble.n	800b8cc <_dtoa_r+0x74c>
 800b8b8:	42b3      	cmp	r3, r6
 800b8ba:	9a00      	ldr	r2, [sp, #0]
 800b8bc:	bfa8      	it	ge
 800b8be:	4633      	movge	r3, r6
 800b8c0:	1ad2      	subs	r2, r2, r3
 800b8c2:	9200      	str	r2, [sp, #0]
 800b8c4:	9a06      	ldr	r2, [sp, #24]
 800b8c6:	1af6      	subs	r6, r6, r3
 800b8c8:	1ad3      	subs	r3, r2, r3
 800b8ca:	9306      	str	r3, [sp, #24]
 800b8cc:	9b08      	ldr	r3, [sp, #32]
 800b8ce:	b30b      	cbz	r3, 800b914 <_dtoa_r+0x794>
 800b8d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b8d2:	2b00      	cmp	r3, #0
 800b8d4:	f000 80c6 	beq.w	800ba64 <_dtoa_r+0x8e4>
 800b8d8:	2c00      	cmp	r4, #0
 800b8da:	f000 80c0 	beq.w	800ba5e <_dtoa_r+0x8de>
 800b8de:	4629      	mov	r1, r5
 800b8e0:	4622      	mov	r2, r4
 800b8e2:	4648      	mov	r0, r9
 800b8e4:	f001 f85e 	bl	800c9a4 <__pow5mult>
 800b8e8:	9a02      	ldr	r2, [sp, #8]
 800b8ea:	4601      	mov	r1, r0
 800b8ec:	4605      	mov	r5, r0
 800b8ee:	4648      	mov	r0, r9
 800b8f0:	f000 ffb6 	bl	800c860 <__multiply>
 800b8f4:	9902      	ldr	r1, [sp, #8]
 800b8f6:	4680      	mov	r8, r0
 800b8f8:	4648      	mov	r0, r9
 800b8fa:	f000 fe9d 	bl	800c638 <_Bfree>
 800b8fe:	9b08      	ldr	r3, [sp, #32]
 800b900:	1b1b      	subs	r3, r3, r4
 800b902:	9308      	str	r3, [sp, #32]
 800b904:	f000 80b1 	beq.w	800ba6a <_dtoa_r+0x8ea>
 800b908:	9a08      	ldr	r2, [sp, #32]
 800b90a:	4641      	mov	r1, r8
 800b90c:	4648      	mov	r0, r9
 800b90e:	f001 f849 	bl	800c9a4 <__pow5mult>
 800b912:	9002      	str	r0, [sp, #8]
 800b914:	2101      	movs	r1, #1
 800b916:	4648      	mov	r0, r9
 800b918:	f000 ff8c 	bl	800c834 <__i2b>
 800b91c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b91e:	4604      	mov	r4, r0
 800b920:	2b00      	cmp	r3, #0
 800b922:	f000 81d8 	beq.w	800bcd6 <_dtoa_r+0xb56>
 800b926:	461a      	mov	r2, r3
 800b928:	4601      	mov	r1, r0
 800b92a:	4648      	mov	r0, r9
 800b92c:	f001 f83a 	bl	800c9a4 <__pow5mult>
 800b930:	9b07      	ldr	r3, [sp, #28]
 800b932:	2b01      	cmp	r3, #1
 800b934:	4604      	mov	r4, r0
 800b936:	f300 809f 	bgt.w	800ba78 <_dtoa_r+0x8f8>
 800b93a:	9b04      	ldr	r3, [sp, #16]
 800b93c:	2b00      	cmp	r3, #0
 800b93e:	f040 8097 	bne.w	800ba70 <_dtoa_r+0x8f0>
 800b942:	9b05      	ldr	r3, [sp, #20]
 800b944:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b948:	2b00      	cmp	r3, #0
 800b94a:	f040 8093 	bne.w	800ba74 <_dtoa_r+0x8f4>
 800b94e:	9b05      	ldr	r3, [sp, #20]
 800b950:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b954:	0d1b      	lsrs	r3, r3, #20
 800b956:	051b      	lsls	r3, r3, #20
 800b958:	b133      	cbz	r3, 800b968 <_dtoa_r+0x7e8>
 800b95a:	9b00      	ldr	r3, [sp, #0]
 800b95c:	3301      	adds	r3, #1
 800b95e:	9300      	str	r3, [sp, #0]
 800b960:	9b06      	ldr	r3, [sp, #24]
 800b962:	3301      	adds	r3, #1
 800b964:	9306      	str	r3, [sp, #24]
 800b966:	2301      	movs	r3, #1
 800b968:	9308      	str	r3, [sp, #32]
 800b96a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b96c:	2b00      	cmp	r3, #0
 800b96e:	f000 81b8 	beq.w	800bce2 <_dtoa_r+0xb62>
 800b972:	6923      	ldr	r3, [r4, #16]
 800b974:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b978:	6918      	ldr	r0, [r3, #16]
 800b97a:	f000 ff0f 	bl	800c79c <__hi0bits>
 800b97e:	f1c0 0020 	rsb	r0, r0, #32
 800b982:	9b06      	ldr	r3, [sp, #24]
 800b984:	4418      	add	r0, r3
 800b986:	f010 001f 	ands.w	r0, r0, #31
 800b98a:	f000 8082 	beq.w	800ba92 <_dtoa_r+0x912>
 800b98e:	f1c0 0320 	rsb	r3, r0, #32
 800b992:	2b04      	cmp	r3, #4
 800b994:	dd73      	ble.n	800ba7e <_dtoa_r+0x8fe>
 800b996:	9b00      	ldr	r3, [sp, #0]
 800b998:	f1c0 001c 	rsb	r0, r0, #28
 800b99c:	4403      	add	r3, r0
 800b99e:	9300      	str	r3, [sp, #0]
 800b9a0:	9b06      	ldr	r3, [sp, #24]
 800b9a2:	4403      	add	r3, r0
 800b9a4:	4406      	add	r6, r0
 800b9a6:	9306      	str	r3, [sp, #24]
 800b9a8:	9b00      	ldr	r3, [sp, #0]
 800b9aa:	2b00      	cmp	r3, #0
 800b9ac:	dd05      	ble.n	800b9ba <_dtoa_r+0x83a>
 800b9ae:	9902      	ldr	r1, [sp, #8]
 800b9b0:	461a      	mov	r2, r3
 800b9b2:	4648      	mov	r0, r9
 800b9b4:	f001 f850 	bl	800ca58 <__lshift>
 800b9b8:	9002      	str	r0, [sp, #8]
 800b9ba:	9b06      	ldr	r3, [sp, #24]
 800b9bc:	2b00      	cmp	r3, #0
 800b9be:	dd05      	ble.n	800b9cc <_dtoa_r+0x84c>
 800b9c0:	4621      	mov	r1, r4
 800b9c2:	461a      	mov	r2, r3
 800b9c4:	4648      	mov	r0, r9
 800b9c6:	f001 f847 	bl	800ca58 <__lshift>
 800b9ca:	4604      	mov	r4, r0
 800b9cc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b9ce:	2b00      	cmp	r3, #0
 800b9d0:	d061      	beq.n	800ba96 <_dtoa_r+0x916>
 800b9d2:	9802      	ldr	r0, [sp, #8]
 800b9d4:	4621      	mov	r1, r4
 800b9d6:	f001 f8ab 	bl	800cb30 <__mcmp>
 800b9da:	2800      	cmp	r0, #0
 800b9dc:	da5b      	bge.n	800ba96 <_dtoa_r+0x916>
 800b9de:	2300      	movs	r3, #0
 800b9e0:	9902      	ldr	r1, [sp, #8]
 800b9e2:	220a      	movs	r2, #10
 800b9e4:	4648      	mov	r0, r9
 800b9e6:	f000 fe49 	bl	800c67c <__multadd>
 800b9ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b9ec:	9002      	str	r0, [sp, #8]
 800b9ee:	f107 38ff 	add.w	r8, r7, #4294967295
 800b9f2:	2b00      	cmp	r3, #0
 800b9f4:	f000 8177 	beq.w	800bce6 <_dtoa_r+0xb66>
 800b9f8:	4629      	mov	r1, r5
 800b9fa:	2300      	movs	r3, #0
 800b9fc:	220a      	movs	r2, #10
 800b9fe:	4648      	mov	r0, r9
 800ba00:	f000 fe3c 	bl	800c67c <__multadd>
 800ba04:	f1bb 0f00 	cmp.w	fp, #0
 800ba08:	4605      	mov	r5, r0
 800ba0a:	dc6f      	bgt.n	800baec <_dtoa_r+0x96c>
 800ba0c:	9b07      	ldr	r3, [sp, #28]
 800ba0e:	2b02      	cmp	r3, #2
 800ba10:	dc49      	bgt.n	800baa6 <_dtoa_r+0x926>
 800ba12:	e06b      	b.n	800baec <_dtoa_r+0x96c>
 800ba14:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800ba16:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800ba1a:	e73c      	b.n	800b896 <_dtoa_r+0x716>
 800ba1c:	3fe00000 	.word	0x3fe00000
 800ba20:	40240000 	.word	0x40240000
 800ba24:	9b03      	ldr	r3, [sp, #12]
 800ba26:	1e5c      	subs	r4, r3, #1
 800ba28:	9b08      	ldr	r3, [sp, #32]
 800ba2a:	42a3      	cmp	r3, r4
 800ba2c:	db09      	blt.n	800ba42 <_dtoa_r+0x8c2>
 800ba2e:	1b1c      	subs	r4, r3, r4
 800ba30:	9b03      	ldr	r3, [sp, #12]
 800ba32:	2b00      	cmp	r3, #0
 800ba34:	f6bf af30 	bge.w	800b898 <_dtoa_r+0x718>
 800ba38:	9b00      	ldr	r3, [sp, #0]
 800ba3a:	9a03      	ldr	r2, [sp, #12]
 800ba3c:	1a9e      	subs	r6, r3, r2
 800ba3e:	2300      	movs	r3, #0
 800ba40:	e72b      	b.n	800b89a <_dtoa_r+0x71a>
 800ba42:	9b08      	ldr	r3, [sp, #32]
 800ba44:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800ba46:	9408      	str	r4, [sp, #32]
 800ba48:	1ae3      	subs	r3, r4, r3
 800ba4a:	441a      	add	r2, r3
 800ba4c:	9e00      	ldr	r6, [sp, #0]
 800ba4e:	9b03      	ldr	r3, [sp, #12]
 800ba50:	920d      	str	r2, [sp, #52]	@ 0x34
 800ba52:	2400      	movs	r4, #0
 800ba54:	e721      	b.n	800b89a <_dtoa_r+0x71a>
 800ba56:	9c08      	ldr	r4, [sp, #32]
 800ba58:	9e00      	ldr	r6, [sp, #0]
 800ba5a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800ba5c:	e728      	b.n	800b8b0 <_dtoa_r+0x730>
 800ba5e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800ba62:	e751      	b.n	800b908 <_dtoa_r+0x788>
 800ba64:	9a08      	ldr	r2, [sp, #32]
 800ba66:	9902      	ldr	r1, [sp, #8]
 800ba68:	e750      	b.n	800b90c <_dtoa_r+0x78c>
 800ba6a:	f8cd 8008 	str.w	r8, [sp, #8]
 800ba6e:	e751      	b.n	800b914 <_dtoa_r+0x794>
 800ba70:	2300      	movs	r3, #0
 800ba72:	e779      	b.n	800b968 <_dtoa_r+0x7e8>
 800ba74:	9b04      	ldr	r3, [sp, #16]
 800ba76:	e777      	b.n	800b968 <_dtoa_r+0x7e8>
 800ba78:	2300      	movs	r3, #0
 800ba7a:	9308      	str	r3, [sp, #32]
 800ba7c:	e779      	b.n	800b972 <_dtoa_r+0x7f2>
 800ba7e:	d093      	beq.n	800b9a8 <_dtoa_r+0x828>
 800ba80:	9a00      	ldr	r2, [sp, #0]
 800ba82:	331c      	adds	r3, #28
 800ba84:	441a      	add	r2, r3
 800ba86:	9200      	str	r2, [sp, #0]
 800ba88:	9a06      	ldr	r2, [sp, #24]
 800ba8a:	441a      	add	r2, r3
 800ba8c:	441e      	add	r6, r3
 800ba8e:	9206      	str	r2, [sp, #24]
 800ba90:	e78a      	b.n	800b9a8 <_dtoa_r+0x828>
 800ba92:	4603      	mov	r3, r0
 800ba94:	e7f4      	b.n	800ba80 <_dtoa_r+0x900>
 800ba96:	9b03      	ldr	r3, [sp, #12]
 800ba98:	2b00      	cmp	r3, #0
 800ba9a:	46b8      	mov	r8, r7
 800ba9c:	dc20      	bgt.n	800bae0 <_dtoa_r+0x960>
 800ba9e:	469b      	mov	fp, r3
 800baa0:	9b07      	ldr	r3, [sp, #28]
 800baa2:	2b02      	cmp	r3, #2
 800baa4:	dd1e      	ble.n	800bae4 <_dtoa_r+0x964>
 800baa6:	f1bb 0f00 	cmp.w	fp, #0
 800baaa:	f47f adb1 	bne.w	800b610 <_dtoa_r+0x490>
 800baae:	4621      	mov	r1, r4
 800bab0:	465b      	mov	r3, fp
 800bab2:	2205      	movs	r2, #5
 800bab4:	4648      	mov	r0, r9
 800bab6:	f000 fde1 	bl	800c67c <__multadd>
 800baba:	4601      	mov	r1, r0
 800babc:	4604      	mov	r4, r0
 800babe:	9802      	ldr	r0, [sp, #8]
 800bac0:	f001 f836 	bl	800cb30 <__mcmp>
 800bac4:	2800      	cmp	r0, #0
 800bac6:	f77f ada3 	ble.w	800b610 <_dtoa_r+0x490>
 800baca:	4656      	mov	r6, sl
 800bacc:	2331      	movs	r3, #49	@ 0x31
 800bace:	f806 3b01 	strb.w	r3, [r6], #1
 800bad2:	f108 0801 	add.w	r8, r8, #1
 800bad6:	e59f      	b.n	800b618 <_dtoa_r+0x498>
 800bad8:	9c03      	ldr	r4, [sp, #12]
 800bada:	46b8      	mov	r8, r7
 800badc:	4625      	mov	r5, r4
 800bade:	e7f4      	b.n	800baca <_dtoa_r+0x94a>
 800bae0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800bae4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bae6:	2b00      	cmp	r3, #0
 800bae8:	f000 8101 	beq.w	800bcee <_dtoa_r+0xb6e>
 800baec:	2e00      	cmp	r6, #0
 800baee:	dd05      	ble.n	800bafc <_dtoa_r+0x97c>
 800baf0:	4629      	mov	r1, r5
 800baf2:	4632      	mov	r2, r6
 800baf4:	4648      	mov	r0, r9
 800baf6:	f000 ffaf 	bl	800ca58 <__lshift>
 800bafa:	4605      	mov	r5, r0
 800bafc:	9b08      	ldr	r3, [sp, #32]
 800bafe:	2b00      	cmp	r3, #0
 800bb00:	d05c      	beq.n	800bbbc <_dtoa_r+0xa3c>
 800bb02:	6869      	ldr	r1, [r5, #4]
 800bb04:	4648      	mov	r0, r9
 800bb06:	f000 fd57 	bl	800c5b8 <_Balloc>
 800bb0a:	4606      	mov	r6, r0
 800bb0c:	b928      	cbnz	r0, 800bb1a <_dtoa_r+0x99a>
 800bb0e:	4b82      	ldr	r3, [pc, #520]	@ (800bd18 <_dtoa_r+0xb98>)
 800bb10:	4602      	mov	r2, r0
 800bb12:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800bb16:	f7ff bb4a 	b.w	800b1ae <_dtoa_r+0x2e>
 800bb1a:	692a      	ldr	r2, [r5, #16]
 800bb1c:	3202      	adds	r2, #2
 800bb1e:	0092      	lsls	r2, r2, #2
 800bb20:	f105 010c 	add.w	r1, r5, #12
 800bb24:	300c      	adds	r0, #12
 800bb26:	f7ff fa8c 	bl	800b042 <memcpy>
 800bb2a:	2201      	movs	r2, #1
 800bb2c:	4631      	mov	r1, r6
 800bb2e:	4648      	mov	r0, r9
 800bb30:	f000 ff92 	bl	800ca58 <__lshift>
 800bb34:	f10a 0301 	add.w	r3, sl, #1
 800bb38:	9300      	str	r3, [sp, #0]
 800bb3a:	eb0a 030b 	add.w	r3, sl, fp
 800bb3e:	9308      	str	r3, [sp, #32]
 800bb40:	9b04      	ldr	r3, [sp, #16]
 800bb42:	f003 0301 	and.w	r3, r3, #1
 800bb46:	462f      	mov	r7, r5
 800bb48:	9306      	str	r3, [sp, #24]
 800bb4a:	4605      	mov	r5, r0
 800bb4c:	9b00      	ldr	r3, [sp, #0]
 800bb4e:	9802      	ldr	r0, [sp, #8]
 800bb50:	4621      	mov	r1, r4
 800bb52:	f103 3bff 	add.w	fp, r3, #4294967295
 800bb56:	f7ff fa8b 	bl	800b070 <quorem>
 800bb5a:	4603      	mov	r3, r0
 800bb5c:	3330      	adds	r3, #48	@ 0x30
 800bb5e:	9003      	str	r0, [sp, #12]
 800bb60:	4639      	mov	r1, r7
 800bb62:	9802      	ldr	r0, [sp, #8]
 800bb64:	9309      	str	r3, [sp, #36]	@ 0x24
 800bb66:	f000 ffe3 	bl	800cb30 <__mcmp>
 800bb6a:	462a      	mov	r2, r5
 800bb6c:	9004      	str	r0, [sp, #16]
 800bb6e:	4621      	mov	r1, r4
 800bb70:	4648      	mov	r0, r9
 800bb72:	f000 fff9 	bl	800cb68 <__mdiff>
 800bb76:	68c2      	ldr	r2, [r0, #12]
 800bb78:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bb7a:	4606      	mov	r6, r0
 800bb7c:	bb02      	cbnz	r2, 800bbc0 <_dtoa_r+0xa40>
 800bb7e:	4601      	mov	r1, r0
 800bb80:	9802      	ldr	r0, [sp, #8]
 800bb82:	f000 ffd5 	bl	800cb30 <__mcmp>
 800bb86:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bb88:	4602      	mov	r2, r0
 800bb8a:	4631      	mov	r1, r6
 800bb8c:	4648      	mov	r0, r9
 800bb8e:	920c      	str	r2, [sp, #48]	@ 0x30
 800bb90:	9309      	str	r3, [sp, #36]	@ 0x24
 800bb92:	f000 fd51 	bl	800c638 <_Bfree>
 800bb96:	9b07      	ldr	r3, [sp, #28]
 800bb98:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800bb9a:	9e00      	ldr	r6, [sp, #0]
 800bb9c:	ea42 0103 	orr.w	r1, r2, r3
 800bba0:	9b06      	ldr	r3, [sp, #24]
 800bba2:	4319      	orrs	r1, r3
 800bba4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bba6:	d10d      	bne.n	800bbc4 <_dtoa_r+0xa44>
 800bba8:	2b39      	cmp	r3, #57	@ 0x39
 800bbaa:	d027      	beq.n	800bbfc <_dtoa_r+0xa7c>
 800bbac:	9a04      	ldr	r2, [sp, #16]
 800bbae:	2a00      	cmp	r2, #0
 800bbb0:	dd01      	ble.n	800bbb6 <_dtoa_r+0xa36>
 800bbb2:	9b03      	ldr	r3, [sp, #12]
 800bbb4:	3331      	adds	r3, #49	@ 0x31
 800bbb6:	f88b 3000 	strb.w	r3, [fp]
 800bbba:	e52e      	b.n	800b61a <_dtoa_r+0x49a>
 800bbbc:	4628      	mov	r0, r5
 800bbbe:	e7b9      	b.n	800bb34 <_dtoa_r+0x9b4>
 800bbc0:	2201      	movs	r2, #1
 800bbc2:	e7e2      	b.n	800bb8a <_dtoa_r+0xa0a>
 800bbc4:	9904      	ldr	r1, [sp, #16]
 800bbc6:	2900      	cmp	r1, #0
 800bbc8:	db04      	blt.n	800bbd4 <_dtoa_r+0xa54>
 800bbca:	9807      	ldr	r0, [sp, #28]
 800bbcc:	4301      	orrs	r1, r0
 800bbce:	9806      	ldr	r0, [sp, #24]
 800bbd0:	4301      	orrs	r1, r0
 800bbd2:	d120      	bne.n	800bc16 <_dtoa_r+0xa96>
 800bbd4:	2a00      	cmp	r2, #0
 800bbd6:	ddee      	ble.n	800bbb6 <_dtoa_r+0xa36>
 800bbd8:	9902      	ldr	r1, [sp, #8]
 800bbda:	9300      	str	r3, [sp, #0]
 800bbdc:	2201      	movs	r2, #1
 800bbde:	4648      	mov	r0, r9
 800bbe0:	f000 ff3a 	bl	800ca58 <__lshift>
 800bbe4:	4621      	mov	r1, r4
 800bbe6:	9002      	str	r0, [sp, #8]
 800bbe8:	f000 ffa2 	bl	800cb30 <__mcmp>
 800bbec:	2800      	cmp	r0, #0
 800bbee:	9b00      	ldr	r3, [sp, #0]
 800bbf0:	dc02      	bgt.n	800bbf8 <_dtoa_r+0xa78>
 800bbf2:	d1e0      	bne.n	800bbb6 <_dtoa_r+0xa36>
 800bbf4:	07da      	lsls	r2, r3, #31
 800bbf6:	d5de      	bpl.n	800bbb6 <_dtoa_r+0xa36>
 800bbf8:	2b39      	cmp	r3, #57	@ 0x39
 800bbfa:	d1da      	bne.n	800bbb2 <_dtoa_r+0xa32>
 800bbfc:	2339      	movs	r3, #57	@ 0x39
 800bbfe:	f88b 3000 	strb.w	r3, [fp]
 800bc02:	4633      	mov	r3, r6
 800bc04:	461e      	mov	r6, r3
 800bc06:	3b01      	subs	r3, #1
 800bc08:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800bc0c:	2a39      	cmp	r2, #57	@ 0x39
 800bc0e:	d04e      	beq.n	800bcae <_dtoa_r+0xb2e>
 800bc10:	3201      	adds	r2, #1
 800bc12:	701a      	strb	r2, [r3, #0]
 800bc14:	e501      	b.n	800b61a <_dtoa_r+0x49a>
 800bc16:	2a00      	cmp	r2, #0
 800bc18:	dd03      	ble.n	800bc22 <_dtoa_r+0xaa2>
 800bc1a:	2b39      	cmp	r3, #57	@ 0x39
 800bc1c:	d0ee      	beq.n	800bbfc <_dtoa_r+0xa7c>
 800bc1e:	3301      	adds	r3, #1
 800bc20:	e7c9      	b.n	800bbb6 <_dtoa_r+0xa36>
 800bc22:	9a00      	ldr	r2, [sp, #0]
 800bc24:	9908      	ldr	r1, [sp, #32]
 800bc26:	f802 3c01 	strb.w	r3, [r2, #-1]
 800bc2a:	428a      	cmp	r2, r1
 800bc2c:	d028      	beq.n	800bc80 <_dtoa_r+0xb00>
 800bc2e:	9902      	ldr	r1, [sp, #8]
 800bc30:	2300      	movs	r3, #0
 800bc32:	220a      	movs	r2, #10
 800bc34:	4648      	mov	r0, r9
 800bc36:	f000 fd21 	bl	800c67c <__multadd>
 800bc3a:	42af      	cmp	r7, r5
 800bc3c:	9002      	str	r0, [sp, #8]
 800bc3e:	f04f 0300 	mov.w	r3, #0
 800bc42:	f04f 020a 	mov.w	r2, #10
 800bc46:	4639      	mov	r1, r7
 800bc48:	4648      	mov	r0, r9
 800bc4a:	d107      	bne.n	800bc5c <_dtoa_r+0xadc>
 800bc4c:	f000 fd16 	bl	800c67c <__multadd>
 800bc50:	4607      	mov	r7, r0
 800bc52:	4605      	mov	r5, r0
 800bc54:	9b00      	ldr	r3, [sp, #0]
 800bc56:	3301      	adds	r3, #1
 800bc58:	9300      	str	r3, [sp, #0]
 800bc5a:	e777      	b.n	800bb4c <_dtoa_r+0x9cc>
 800bc5c:	f000 fd0e 	bl	800c67c <__multadd>
 800bc60:	4629      	mov	r1, r5
 800bc62:	4607      	mov	r7, r0
 800bc64:	2300      	movs	r3, #0
 800bc66:	220a      	movs	r2, #10
 800bc68:	4648      	mov	r0, r9
 800bc6a:	f000 fd07 	bl	800c67c <__multadd>
 800bc6e:	4605      	mov	r5, r0
 800bc70:	e7f0      	b.n	800bc54 <_dtoa_r+0xad4>
 800bc72:	f1bb 0f00 	cmp.w	fp, #0
 800bc76:	bfcc      	ite	gt
 800bc78:	465e      	movgt	r6, fp
 800bc7a:	2601      	movle	r6, #1
 800bc7c:	4456      	add	r6, sl
 800bc7e:	2700      	movs	r7, #0
 800bc80:	9902      	ldr	r1, [sp, #8]
 800bc82:	9300      	str	r3, [sp, #0]
 800bc84:	2201      	movs	r2, #1
 800bc86:	4648      	mov	r0, r9
 800bc88:	f000 fee6 	bl	800ca58 <__lshift>
 800bc8c:	4621      	mov	r1, r4
 800bc8e:	9002      	str	r0, [sp, #8]
 800bc90:	f000 ff4e 	bl	800cb30 <__mcmp>
 800bc94:	2800      	cmp	r0, #0
 800bc96:	dcb4      	bgt.n	800bc02 <_dtoa_r+0xa82>
 800bc98:	d102      	bne.n	800bca0 <_dtoa_r+0xb20>
 800bc9a:	9b00      	ldr	r3, [sp, #0]
 800bc9c:	07db      	lsls	r3, r3, #31
 800bc9e:	d4b0      	bmi.n	800bc02 <_dtoa_r+0xa82>
 800bca0:	4633      	mov	r3, r6
 800bca2:	461e      	mov	r6, r3
 800bca4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bca8:	2a30      	cmp	r2, #48	@ 0x30
 800bcaa:	d0fa      	beq.n	800bca2 <_dtoa_r+0xb22>
 800bcac:	e4b5      	b.n	800b61a <_dtoa_r+0x49a>
 800bcae:	459a      	cmp	sl, r3
 800bcb0:	d1a8      	bne.n	800bc04 <_dtoa_r+0xa84>
 800bcb2:	2331      	movs	r3, #49	@ 0x31
 800bcb4:	f108 0801 	add.w	r8, r8, #1
 800bcb8:	f88a 3000 	strb.w	r3, [sl]
 800bcbc:	e4ad      	b.n	800b61a <_dtoa_r+0x49a>
 800bcbe:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800bcc0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800bd1c <_dtoa_r+0xb9c>
 800bcc4:	b11b      	cbz	r3, 800bcce <_dtoa_r+0xb4e>
 800bcc6:	f10a 0308 	add.w	r3, sl, #8
 800bcca:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800bccc:	6013      	str	r3, [r2, #0]
 800bcce:	4650      	mov	r0, sl
 800bcd0:	b017      	add	sp, #92	@ 0x5c
 800bcd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bcd6:	9b07      	ldr	r3, [sp, #28]
 800bcd8:	2b01      	cmp	r3, #1
 800bcda:	f77f ae2e 	ble.w	800b93a <_dtoa_r+0x7ba>
 800bcde:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bce0:	9308      	str	r3, [sp, #32]
 800bce2:	2001      	movs	r0, #1
 800bce4:	e64d      	b.n	800b982 <_dtoa_r+0x802>
 800bce6:	f1bb 0f00 	cmp.w	fp, #0
 800bcea:	f77f aed9 	ble.w	800baa0 <_dtoa_r+0x920>
 800bcee:	4656      	mov	r6, sl
 800bcf0:	9802      	ldr	r0, [sp, #8]
 800bcf2:	4621      	mov	r1, r4
 800bcf4:	f7ff f9bc 	bl	800b070 <quorem>
 800bcf8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800bcfc:	f806 3b01 	strb.w	r3, [r6], #1
 800bd00:	eba6 020a 	sub.w	r2, r6, sl
 800bd04:	4593      	cmp	fp, r2
 800bd06:	ddb4      	ble.n	800bc72 <_dtoa_r+0xaf2>
 800bd08:	9902      	ldr	r1, [sp, #8]
 800bd0a:	2300      	movs	r3, #0
 800bd0c:	220a      	movs	r2, #10
 800bd0e:	4648      	mov	r0, r9
 800bd10:	f000 fcb4 	bl	800c67c <__multadd>
 800bd14:	9002      	str	r0, [sp, #8]
 800bd16:	e7eb      	b.n	800bcf0 <_dtoa_r+0xb70>
 800bd18:	08010484 	.word	0x08010484
 800bd1c:	08010408 	.word	0x08010408

0800bd20 <_free_r>:
 800bd20:	b538      	push	{r3, r4, r5, lr}
 800bd22:	4605      	mov	r5, r0
 800bd24:	2900      	cmp	r1, #0
 800bd26:	d041      	beq.n	800bdac <_free_r+0x8c>
 800bd28:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bd2c:	1f0c      	subs	r4, r1, #4
 800bd2e:	2b00      	cmp	r3, #0
 800bd30:	bfb8      	it	lt
 800bd32:	18e4      	addlt	r4, r4, r3
 800bd34:	f000 fc34 	bl	800c5a0 <__malloc_lock>
 800bd38:	4a1d      	ldr	r2, [pc, #116]	@ (800bdb0 <_free_r+0x90>)
 800bd3a:	6813      	ldr	r3, [r2, #0]
 800bd3c:	b933      	cbnz	r3, 800bd4c <_free_r+0x2c>
 800bd3e:	6063      	str	r3, [r4, #4]
 800bd40:	6014      	str	r4, [r2, #0]
 800bd42:	4628      	mov	r0, r5
 800bd44:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bd48:	f000 bc30 	b.w	800c5ac <__malloc_unlock>
 800bd4c:	42a3      	cmp	r3, r4
 800bd4e:	d908      	bls.n	800bd62 <_free_r+0x42>
 800bd50:	6820      	ldr	r0, [r4, #0]
 800bd52:	1821      	adds	r1, r4, r0
 800bd54:	428b      	cmp	r3, r1
 800bd56:	bf01      	itttt	eq
 800bd58:	6819      	ldreq	r1, [r3, #0]
 800bd5a:	685b      	ldreq	r3, [r3, #4]
 800bd5c:	1809      	addeq	r1, r1, r0
 800bd5e:	6021      	streq	r1, [r4, #0]
 800bd60:	e7ed      	b.n	800bd3e <_free_r+0x1e>
 800bd62:	461a      	mov	r2, r3
 800bd64:	685b      	ldr	r3, [r3, #4]
 800bd66:	b10b      	cbz	r3, 800bd6c <_free_r+0x4c>
 800bd68:	42a3      	cmp	r3, r4
 800bd6a:	d9fa      	bls.n	800bd62 <_free_r+0x42>
 800bd6c:	6811      	ldr	r1, [r2, #0]
 800bd6e:	1850      	adds	r0, r2, r1
 800bd70:	42a0      	cmp	r0, r4
 800bd72:	d10b      	bne.n	800bd8c <_free_r+0x6c>
 800bd74:	6820      	ldr	r0, [r4, #0]
 800bd76:	4401      	add	r1, r0
 800bd78:	1850      	adds	r0, r2, r1
 800bd7a:	4283      	cmp	r3, r0
 800bd7c:	6011      	str	r1, [r2, #0]
 800bd7e:	d1e0      	bne.n	800bd42 <_free_r+0x22>
 800bd80:	6818      	ldr	r0, [r3, #0]
 800bd82:	685b      	ldr	r3, [r3, #4]
 800bd84:	6053      	str	r3, [r2, #4]
 800bd86:	4408      	add	r0, r1
 800bd88:	6010      	str	r0, [r2, #0]
 800bd8a:	e7da      	b.n	800bd42 <_free_r+0x22>
 800bd8c:	d902      	bls.n	800bd94 <_free_r+0x74>
 800bd8e:	230c      	movs	r3, #12
 800bd90:	602b      	str	r3, [r5, #0]
 800bd92:	e7d6      	b.n	800bd42 <_free_r+0x22>
 800bd94:	6820      	ldr	r0, [r4, #0]
 800bd96:	1821      	adds	r1, r4, r0
 800bd98:	428b      	cmp	r3, r1
 800bd9a:	bf04      	itt	eq
 800bd9c:	6819      	ldreq	r1, [r3, #0]
 800bd9e:	685b      	ldreq	r3, [r3, #4]
 800bda0:	6063      	str	r3, [r4, #4]
 800bda2:	bf04      	itt	eq
 800bda4:	1809      	addeq	r1, r1, r0
 800bda6:	6021      	streq	r1, [r4, #0]
 800bda8:	6054      	str	r4, [r2, #4]
 800bdaa:	e7ca      	b.n	800bd42 <_free_r+0x22>
 800bdac:	bd38      	pop	{r3, r4, r5, pc}
 800bdae:	bf00      	nop
 800bdb0:	20000c20 	.word	0x20000c20

0800bdb4 <rshift>:
 800bdb4:	6903      	ldr	r3, [r0, #16]
 800bdb6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800bdba:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800bdbe:	ea4f 1261 	mov.w	r2, r1, asr #5
 800bdc2:	f100 0414 	add.w	r4, r0, #20
 800bdc6:	dd45      	ble.n	800be54 <rshift+0xa0>
 800bdc8:	f011 011f 	ands.w	r1, r1, #31
 800bdcc:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800bdd0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800bdd4:	d10c      	bne.n	800bdf0 <rshift+0x3c>
 800bdd6:	f100 0710 	add.w	r7, r0, #16
 800bdda:	4629      	mov	r1, r5
 800bddc:	42b1      	cmp	r1, r6
 800bdde:	d334      	bcc.n	800be4a <rshift+0x96>
 800bde0:	1a9b      	subs	r3, r3, r2
 800bde2:	009b      	lsls	r3, r3, #2
 800bde4:	1eea      	subs	r2, r5, #3
 800bde6:	4296      	cmp	r6, r2
 800bde8:	bf38      	it	cc
 800bdea:	2300      	movcc	r3, #0
 800bdec:	4423      	add	r3, r4
 800bdee:	e015      	b.n	800be1c <rshift+0x68>
 800bdf0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800bdf4:	f1c1 0820 	rsb	r8, r1, #32
 800bdf8:	40cf      	lsrs	r7, r1
 800bdfa:	f105 0e04 	add.w	lr, r5, #4
 800bdfe:	46a1      	mov	r9, r4
 800be00:	4576      	cmp	r6, lr
 800be02:	46f4      	mov	ip, lr
 800be04:	d815      	bhi.n	800be32 <rshift+0x7e>
 800be06:	1a9a      	subs	r2, r3, r2
 800be08:	0092      	lsls	r2, r2, #2
 800be0a:	3a04      	subs	r2, #4
 800be0c:	3501      	adds	r5, #1
 800be0e:	42ae      	cmp	r6, r5
 800be10:	bf38      	it	cc
 800be12:	2200      	movcc	r2, #0
 800be14:	18a3      	adds	r3, r4, r2
 800be16:	50a7      	str	r7, [r4, r2]
 800be18:	b107      	cbz	r7, 800be1c <rshift+0x68>
 800be1a:	3304      	adds	r3, #4
 800be1c:	1b1a      	subs	r2, r3, r4
 800be1e:	42a3      	cmp	r3, r4
 800be20:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800be24:	bf08      	it	eq
 800be26:	2300      	moveq	r3, #0
 800be28:	6102      	str	r2, [r0, #16]
 800be2a:	bf08      	it	eq
 800be2c:	6143      	streq	r3, [r0, #20]
 800be2e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800be32:	f8dc c000 	ldr.w	ip, [ip]
 800be36:	fa0c fc08 	lsl.w	ip, ip, r8
 800be3a:	ea4c 0707 	orr.w	r7, ip, r7
 800be3e:	f849 7b04 	str.w	r7, [r9], #4
 800be42:	f85e 7b04 	ldr.w	r7, [lr], #4
 800be46:	40cf      	lsrs	r7, r1
 800be48:	e7da      	b.n	800be00 <rshift+0x4c>
 800be4a:	f851 cb04 	ldr.w	ip, [r1], #4
 800be4e:	f847 cf04 	str.w	ip, [r7, #4]!
 800be52:	e7c3      	b.n	800bddc <rshift+0x28>
 800be54:	4623      	mov	r3, r4
 800be56:	e7e1      	b.n	800be1c <rshift+0x68>

0800be58 <__hexdig_fun>:
 800be58:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800be5c:	2b09      	cmp	r3, #9
 800be5e:	d802      	bhi.n	800be66 <__hexdig_fun+0xe>
 800be60:	3820      	subs	r0, #32
 800be62:	b2c0      	uxtb	r0, r0
 800be64:	4770      	bx	lr
 800be66:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800be6a:	2b05      	cmp	r3, #5
 800be6c:	d801      	bhi.n	800be72 <__hexdig_fun+0x1a>
 800be6e:	3847      	subs	r0, #71	@ 0x47
 800be70:	e7f7      	b.n	800be62 <__hexdig_fun+0xa>
 800be72:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800be76:	2b05      	cmp	r3, #5
 800be78:	d801      	bhi.n	800be7e <__hexdig_fun+0x26>
 800be7a:	3827      	subs	r0, #39	@ 0x27
 800be7c:	e7f1      	b.n	800be62 <__hexdig_fun+0xa>
 800be7e:	2000      	movs	r0, #0
 800be80:	4770      	bx	lr
	...

0800be84 <__gethex>:
 800be84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be88:	b085      	sub	sp, #20
 800be8a:	468a      	mov	sl, r1
 800be8c:	9302      	str	r3, [sp, #8]
 800be8e:	680b      	ldr	r3, [r1, #0]
 800be90:	9001      	str	r0, [sp, #4]
 800be92:	4690      	mov	r8, r2
 800be94:	1c9c      	adds	r4, r3, #2
 800be96:	46a1      	mov	r9, r4
 800be98:	f814 0b01 	ldrb.w	r0, [r4], #1
 800be9c:	2830      	cmp	r0, #48	@ 0x30
 800be9e:	d0fa      	beq.n	800be96 <__gethex+0x12>
 800bea0:	eba9 0303 	sub.w	r3, r9, r3
 800bea4:	f1a3 0b02 	sub.w	fp, r3, #2
 800bea8:	f7ff ffd6 	bl	800be58 <__hexdig_fun>
 800beac:	4605      	mov	r5, r0
 800beae:	2800      	cmp	r0, #0
 800beb0:	d168      	bne.n	800bf84 <__gethex+0x100>
 800beb2:	49a0      	ldr	r1, [pc, #640]	@ (800c134 <__gethex+0x2b0>)
 800beb4:	2201      	movs	r2, #1
 800beb6:	4648      	mov	r0, r9
 800beb8:	f7ff f81e 	bl	800aef8 <strncmp>
 800bebc:	4607      	mov	r7, r0
 800bebe:	2800      	cmp	r0, #0
 800bec0:	d167      	bne.n	800bf92 <__gethex+0x10e>
 800bec2:	f899 0001 	ldrb.w	r0, [r9, #1]
 800bec6:	4626      	mov	r6, r4
 800bec8:	f7ff ffc6 	bl	800be58 <__hexdig_fun>
 800becc:	2800      	cmp	r0, #0
 800bece:	d062      	beq.n	800bf96 <__gethex+0x112>
 800bed0:	4623      	mov	r3, r4
 800bed2:	7818      	ldrb	r0, [r3, #0]
 800bed4:	2830      	cmp	r0, #48	@ 0x30
 800bed6:	4699      	mov	r9, r3
 800bed8:	f103 0301 	add.w	r3, r3, #1
 800bedc:	d0f9      	beq.n	800bed2 <__gethex+0x4e>
 800bede:	f7ff ffbb 	bl	800be58 <__hexdig_fun>
 800bee2:	fab0 f580 	clz	r5, r0
 800bee6:	096d      	lsrs	r5, r5, #5
 800bee8:	f04f 0b01 	mov.w	fp, #1
 800beec:	464a      	mov	r2, r9
 800beee:	4616      	mov	r6, r2
 800bef0:	3201      	adds	r2, #1
 800bef2:	7830      	ldrb	r0, [r6, #0]
 800bef4:	f7ff ffb0 	bl	800be58 <__hexdig_fun>
 800bef8:	2800      	cmp	r0, #0
 800befa:	d1f8      	bne.n	800beee <__gethex+0x6a>
 800befc:	498d      	ldr	r1, [pc, #564]	@ (800c134 <__gethex+0x2b0>)
 800befe:	2201      	movs	r2, #1
 800bf00:	4630      	mov	r0, r6
 800bf02:	f7fe fff9 	bl	800aef8 <strncmp>
 800bf06:	2800      	cmp	r0, #0
 800bf08:	d13f      	bne.n	800bf8a <__gethex+0x106>
 800bf0a:	b944      	cbnz	r4, 800bf1e <__gethex+0x9a>
 800bf0c:	1c74      	adds	r4, r6, #1
 800bf0e:	4622      	mov	r2, r4
 800bf10:	4616      	mov	r6, r2
 800bf12:	3201      	adds	r2, #1
 800bf14:	7830      	ldrb	r0, [r6, #0]
 800bf16:	f7ff ff9f 	bl	800be58 <__hexdig_fun>
 800bf1a:	2800      	cmp	r0, #0
 800bf1c:	d1f8      	bne.n	800bf10 <__gethex+0x8c>
 800bf1e:	1ba4      	subs	r4, r4, r6
 800bf20:	00a7      	lsls	r7, r4, #2
 800bf22:	7833      	ldrb	r3, [r6, #0]
 800bf24:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800bf28:	2b50      	cmp	r3, #80	@ 0x50
 800bf2a:	d13e      	bne.n	800bfaa <__gethex+0x126>
 800bf2c:	7873      	ldrb	r3, [r6, #1]
 800bf2e:	2b2b      	cmp	r3, #43	@ 0x2b
 800bf30:	d033      	beq.n	800bf9a <__gethex+0x116>
 800bf32:	2b2d      	cmp	r3, #45	@ 0x2d
 800bf34:	d034      	beq.n	800bfa0 <__gethex+0x11c>
 800bf36:	1c71      	adds	r1, r6, #1
 800bf38:	2400      	movs	r4, #0
 800bf3a:	7808      	ldrb	r0, [r1, #0]
 800bf3c:	f7ff ff8c 	bl	800be58 <__hexdig_fun>
 800bf40:	1e43      	subs	r3, r0, #1
 800bf42:	b2db      	uxtb	r3, r3
 800bf44:	2b18      	cmp	r3, #24
 800bf46:	d830      	bhi.n	800bfaa <__gethex+0x126>
 800bf48:	f1a0 0210 	sub.w	r2, r0, #16
 800bf4c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800bf50:	f7ff ff82 	bl	800be58 <__hexdig_fun>
 800bf54:	f100 3cff 	add.w	ip, r0, #4294967295
 800bf58:	fa5f fc8c 	uxtb.w	ip, ip
 800bf5c:	f1bc 0f18 	cmp.w	ip, #24
 800bf60:	f04f 030a 	mov.w	r3, #10
 800bf64:	d91e      	bls.n	800bfa4 <__gethex+0x120>
 800bf66:	b104      	cbz	r4, 800bf6a <__gethex+0xe6>
 800bf68:	4252      	negs	r2, r2
 800bf6a:	4417      	add	r7, r2
 800bf6c:	f8ca 1000 	str.w	r1, [sl]
 800bf70:	b1ed      	cbz	r5, 800bfae <__gethex+0x12a>
 800bf72:	f1bb 0f00 	cmp.w	fp, #0
 800bf76:	bf0c      	ite	eq
 800bf78:	2506      	moveq	r5, #6
 800bf7a:	2500      	movne	r5, #0
 800bf7c:	4628      	mov	r0, r5
 800bf7e:	b005      	add	sp, #20
 800bf80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf84:	2500      	movs	r5, #0
 800bf86:	462c      	mov	r4, r5
 800bf88:	e7b0      	b.n	800beec <__gethex+0x68>
 800bf8a:	2c00      	cmp	r4, #0
 800bf8c:	d1c7      	bne.n	800bf1e <__gethex+0x9a>
 800bf8e:	4627      	mov	r7, r4
 800bf90:	e7c7      	b.n	800bf22 <__gethex+0x9e>
 800bf92:	464e      	mov	r6, r9
 800bf94:	462f      	mov	r7, r5
 800bf96:	2501      	movs	r5, #1
 800bf98:	e7c3      	b.n	800bf22 <__gethex+0x9e>
 800bf9a:	2400      	movs	r4, #0
 800bf9c:	1cb1      	adds	r1, r6, #2
 800bf9e:	e7cc      	b.n	800bf3a <__gethex+0xb6>
 800bfa0:	2401      	movs	r4, #1
 800bfa2:	e7fb      	b.n	800bf9c <__gethex+0x118>
 800bfa4:	fb03 0002 	mla	r0, r3, r2, r0
 800bfa8:	e7ce      	b.n	800bf48 <__gethex+0xc4>
 800bfaa:	4631      	mov	r1, r6
 800bfac:	e7de      	b.n	800bf6c <__gethex+0xe8>
 800bfae:	eba6 0309 	sub.w	r3, r6, r9
 800bfb2:	3b01      	subs	r3, #1
 800bfb4:	4629      	mov	r1, r5
 800bfb6:	2b07      	cmp	r3, #7
 800bfb8:	dc0a      	bgt.n	800bfd0 <__gethex+0x14c>
 800bfba:	9801      	ldr	r0, [sp, #4]
 800bfbc:	f000 fafc 	bl	800c5b8 <_Balloc>
 800bfc0:	4604      	mov	r4, r0
 800bfc2:	b940      	cbnz	r0, 800bfd6 <__gethex+0x152>
 800bfc4:	4b5c      	ldr	r3, [pc, #368]	@ (800c138 <__gethex+0x2b4>)
 800bfc6:	4602      	mov	r2, r0
 800bfc8:	21e4      	movs	r1, #228	@ 0xe4
 800bfca:	485c      	ldr	r0, [pc, #368]	@ (800c13c <__gethex+0x2b8>)
 800bfcc:	f001 fd6a 	bl	800daa4 <__assert_func>
 800bfd0:	3101      	adds	r1, #1
 800bfd2:	105b      	asrs	r3, r3, #1
 800bfd4:	e7ef      	b.n	800bfb6 <__gethex+0x132>
 800bfd6:	f100 0a14 	add.w	sl, r0, #20
 800bfda:	2300      	movs	r3, #0
 800bfdc:	4655      	mov	r5, sl
 800bfde:	469b      	mov	fp, r3
 800bfe0:	45b1      	cmp	r9, r6
 800bfe2:	d337      	bcc.n	800c054 <__gethex+0x1d0>
 800bfe4:	f845 bb04 	str.w	fp, [r5], #4
 800bfe8:	eba5 050a 	sub.w	r5, r5, sl
 800bfec:	10ad      	asrs	r5, r5, #2
 800bfee:	6125      	str	r5, [r4, #16]
 800bff0:	4658      	mov	r0, fp
 800bff2:	f000 fbd3 	bl	800c79c <__hi0bits>
 800bff6:	016d      	lsls	r5, r5, #5
 800bff8:	f8d8 6000 	ldr.w	r6, [r8]
 800bffc:	1a2d      	subs	r5, r5, r0
 800bffe:	42b5      	cmp	r5, r6
 800c000:	dd54      	ble.n	800c0ac <__gethex+0x228>
 800c002:	1bad      	subs	r5, r5, r6
 800c004:	4629      	mov	r1, r5
 800c006:	4620      	mov	r0, r4
 800c008:	f000 ff5f 	bl	800ceca <__any_on>
 800c00c:	4681      	mov	r9, r0
 800c00e:	b178      	cbz	r0, 800c030 <__gethex+0x1ac>
 800c010:	1e6b      	subs	r3, r5, #1
 800c012:	1159      	asrs	r1, r3, #5
 800c014:	f003 021f 	and.w	r2, r3, #31
 800c018:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800c01c:	f04f 0901 	mov.w	r9, #1
 800c020:	fa09 f202 	lsl.w	r2, r9, r2
 800c024:	420a      	tst	r2, r1
 800c026:	d003      	beq.n	800c030 <__gethex+0x1ac>
 800c028:	454b      	cmp	r3, r9
 800c02a:	dc36      	bgt.n	800c09a <__gethex+0x216>
 800c02c:	f04f 0902 	mov.w	r9, #2
 800c030:	4629      	mov	r1, r5
 800c032:	4620      	mov	r0, r4
 800c034:	f7ff febe 	bl	800bdb4 <rshift>
 800c038:	442f      	add	r7, r5
 800c03a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c03e:	42bb      	cmp	r3, r7
 800c040:	da42      	bge.n	800c0c8 <__gethex+0x244>
 800c042:	9801      	ldr	r0, [sp, #4]
 800c044:	4621      	mov	r1, r4
 800c046:	f000 faf7 	bl	800c638 <_Bfree>
 800c04a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c04c:	2300      	movs	r3, #0
 800c04e:	6013      	str	r3, [r2, #0]
 800c050:	25a3      	movs	r5, #163	@ 0xa3
 800c052:	e793      	b.n	800bf7c <__gethex+0xf8>
 800c054:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800c058:	2a2e      	cmp	r2, #46	@ 0x2e
 800c05a:	d012      	beq.n	800c082 <__gethex+0x1fe>
 800c05c:	2b20      	cmp	r3, #32
 800c05e:	d104      	bne.n	800c06a <__gethex+0x1e6>
 800c060:	f845 bb04 	str.w	fp, [r5], #4
 800c064:	f04f 0b00 	mov.w	fp, #0
 800c068:	465b      	mov	r3, fp
 800c06a:	7830      	ldrb	r0, [r6, #0]
 800c06c:	9303      	str	r3, [sp, #12]
 800c06e:	f7ff fef3 	bl	800be58 <__hexdig_fun>
 800c072:	9b03      	ldr	r3, [sp, #12]
 800c074:	f000 000f 	and.w	r0, r0, #15
 800c078:	4098      	lsls	r0, r3
 800c07a:	ea4b 0b00 	orr.w	fp, fp, r0
 800c07e:	3304      	adds	r3, #4
 800c080:	e7ae      	b.n	800bfe0 <__gethex+0x15c>
 800c082:	45b1      	cmp	r9, r6
 800c084:	d8ea      	bhi.n	800c05c <__gethex+0x1d8>
 800c086:	492b      	ldr	r1, [pc, #172]	@ (800c134 <__gethex+0x2b0>)
 800c088:	9303      	str	r3, [sp, #12]
 800c08a:	2201      	movs	r2, #1
 800c08c:	4630      	mov	r0, r6
 800c08e:	f7fe ff33 	bl	800aef8 <strncmp>
 800c092:	9b03      	ldr	r3, [sp, #12]
 800c094:	2800      	cmp	r0, #0
 800c096:	d1e1      	bne.n	800c05c <__gethex+0x1d8>
 800c098:	e7a2      	b.n	800bfe0 <__gethex+0x15c>
 800c09a:	1ea9      	subs	r1, r5, #2
 800c09c:	4620      	mov	r0, r4
 800c09e:	f000 ff14 	bl	800ceca <__any_on>
 800c0a2:	2800      	cmp	r0, #0
 800c0a4:	d0c2      	beq.n	800c02c <__gethex+0x1a8>
 800c0a6:	f04f 0903 	mov.w	r9, #3
 800c0aa:	e7c1      	b.n	800c030 <__gethex+0x1ac>
 800c0ac:	da09      	bge.n	800c0c2 <__gethex+0x23e>
 800c0ae:	1b75      	subs	r5, r6, r5
 800c0b0:	4621      	mov	r1, r4
 800c0b2:	9801      	ldr	r0, [sp, #4]
 800c0b4:	462a      	mov	r2, r5
 800c0b6:	f000 fccf 	bl	800ca58 <__lshift>
 800c0ba:	1b7f      	subs	r7, r7, r5
 800c0bc:	4604      	mov	r4, r0
 800c0be:	f100 0a14 	add.w	sl, r0, #20
 800c0c2:	f04f 0900 	mov.w	r9, #0
 800c0c6:	e7b8      	b.n	800c03a <__gethex+0x1b6>
 800c0c8:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800c0cc:	42bd      	cmp	r5, r7
 800c0ce:	dd6f      	ble.n	800c1b0 <__gethex+0x32c>
 800c0d0:	1bed      	subs	r5, r5, r7
 800c0d2:	42ae      	cmp	r6, r5
 800c0d4:	dc34      	bgt.n	800c140 <__gethex+0x2bc>
 800c0d6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c0da:	2b02      	cmp	r3, #2
 800c0dc:	d022      	beq.n	800c124 <__gethex+0x2a0>
 800c0de:	2b03      	cmp	r3, #3
 800c0e0:	d024      	beq.n	800c12c <__gethex+0x2a8>
 800c0e2:	2b01      	cmp	r3, #1
 800c0e4:	d115      	bne.n	800c112 <__gethex+0x28e>
 800c0e6:	42ae      	cmp	r6, r5
 800c0e8:	d113      	bne.n	800c112 <__gethex+0x28e>
 800c0ea:	2e01      	cmp	r6, #1
 800c0ec:	d10b      	bne.n	800c106 <__gethex+0x282>
 800c0ee:	9a02      	ldr	r2, [sp, #8]
 800c0f0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800c0f4:	6013      	str	r3, [r2, #0]
 800c0f6:	2301      	movs	r3, #1
 800c0f8:	6123      	str	r3, [r4, #16]
 800c0fa:	f8ca 3000 	str.w	r3, [sl]
 800c0fe:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c100:	2562      	movs	r5, #98	@ 0x62
 800c102:	601c      	str	r4, [r3, #0]
 800c104:	e73a      	b.n	800bf7c <__gethex+0xf8>
 800c106:	1e71      	subs	r1, r6, #1
 800c108:	4620      	mov	r0, r4
 800c10a:	f000 fede 	bl	800ceca <__any_on>
 800c10e:	2800      	cmp	r0, #0
 800c110:	d1ed      	bne.n	800c0ee <__gethex+0x26a>
 800c112:	9801      	ldr	r0, [sp, #4]
 800c114:	4621      	mov	r1, r4
 800c116:	f000 fa8f 	bl	800c638 <_Bfree>
 800c11a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c11c:	2300      	movs	r3, #0
 800c11e:	6013      	str	r3, [r2, #0]
 800c120:	2550      	movs	r5, #80	@ 0x50
 800c122:	e72b      	b.n	800bf7c <__gethex+0xf8>
 800c124:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c126:	2b00      	cmp	r3, #0
 800c128:	d1f3      	bne.n	800c112 <__gethex+0x28e>
 800c12a:	e7e0      	b.n	800c0ee <__gethex+0x26a>
 800c12c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c12e:	2b00      	cmp	r3, #0
 800c130:	d1dd      	bne.n	800c0ee <__gethex+0x26a>
 800c132:	e7ee      	b.n	800c112 <__gethex+0x28e>
 800c134:	080103cc 	.word	0x080103cc
 800c138:	08010484 	.word	0x08010484
 800c13c:	08010495 	.word	0x08010495
 800c140:	1e6f      	subs	r7, r5, #1
 800c142:	f1b9 0f00 	cmp.w	r9, #0
 800c146:	d130      	bne.n	800c1aa <__gethex+0x326>
 800c148:	b127      	cbz	r7, 800c154 <__gethex+0x2d0>
 800c14a:	4639      	mov	r1, r7
 800c14c:	4620      	mov	r0, r4
 800c14e:	f000 febc 	bl	800ceca <__any_on>
 800c152:	4681      	mov	r9, r0
 800c154:	117a      	asrs	r2, r7, #5
 800c156:	2301      	movs	r3, #1
 800c158:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800c15c:	f007 071f 	and.w	r7, r7, #31
 800c160:	40bb      	lsls	r3, r7
 800c162:	4213      	tst	r3, r2
 800c164:	4629      	mov	r1, r5
 800c166:	4620      	mov	r0, r4
 800c168:	bf18      	it	ne
 800c16a:	f049 0902 	orrne.w	r9, r9, #2
 800c16e:	f7ff fe21 	bl	800bdb4 <rshift>
 800c172:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800c176:	1b76      	subs	r6, r6, r5
 800c178:	2502      	movs	r5, #2
 800c17a:	f1b9 0f00 	cmp.w	r9, #0
 800c17e:	d047      	beq.n	800c210 <__gethex+0x38c>
 800c180:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c184:	2b02      	cmp	r3, #2
 800c186:	d015      	beq.n	800c1b4 <__gethex+0x330>
 800c188:	2b03      	cmp	r3, #3
 800c18a:	d017      	beq.n	800c1bc <__gethex+0x338>
 800c18c:	2b01      	cmp	r3, #1
 800c18e:	d109      	bne.n	800c1a4 <__gethex+0x320>
 800c190:	f019 0f02 	tst.w	r9, #2
 800c194:	d006      	beq.n	800c1a4 <__gethex+0x320>
 800c196:	f8da 3000 	ldr.w	r3, [sl]
 800c19a:	ea49 0903 	orr.w	r9, r9, r3
 800c19e:	f019 0f01 	tst.w	r9, #1
 800c1a2:	d10e      	bne.n	800c1c2 <__gethex+0x33e>
 800c1a4:	f045 0510 	orr.w	r5, r5, #16
 800c1a8:	e032      	b.n	800c210 <__gethex+0x38c>
 800c1aa:	f04f 0901 	mov.w	r9, #1
 800c1ae:	e7d1      	b.n	800c154 <__gethex+0x2d0>
 800c1b0:	2501      	movs	r5, #1
 800c1b2:	e7e2      	b.n	800c17a <__gethex+0x2f6>
 800c1b4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c1b6:	f1c3 0301 	rsb	r3, r3, #1
 800c1ba:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c1bc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c1be:	2b00      	cmp	r3, #0
 800c1c0:	d0f0      	beq.n	800c1a4 <__gethex+0x320>
 800c1c2:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800c1c6:	f104 0314 	add.w	r3, r4, #20
 800c1ca:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800c1ce:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800c1d2:	f04f 0c00 	mov.w	ip, #0
 800c1d6:	4618      	mov	r0, r3
 800c1d8:	f853 2b04 	ldr.w	r2, [r3], #4
 800c1dc:	f1b2 3fff 	cmp.w	r2, #4294967295
 800c1e0:	d01b      	beq.n	800c21a <__gethex+0x396>
 800c1e2:	3201      	adds	r2, #1
 800c1e4:	6002      	str	r2, [r0, #0]
 800c1e6:	2d02      	cmp	r5, #2
 800c1e8:	f104 0314 	add.w	r3, r4, #20
 800c1ec:	d13c      	bne.n	800c268 <__gethex+0x3e4>
 800c1ee:	f8d8 2000 	ldr.w	r2, [r8]
 800c1f2:	3a01      	subs	r2, #1
 800c1f4:	42b2      	cmp	r2, r6
 800c1f6:	d109      	bne.n	800c20c <__gethex+0x388>
 800c1f8:	1171      	asrs	r1, r6, #5
 800c1fa:	2201      	movs	r2, #1
 800c1fc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800c200:	f006 061f 	and.w	r6, r6, #31
 800c204:	fa02 f606 	lsl.w	r6, r2, r6
 800c208:	421e      	tst	r6, r3
 800c20a:	d13a      	bne.n	800c282 <__gethex+0x3fe>
 800c20c:	f045 0520 	orr.w	r5, r5, #32
 800c210:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c212:	601c      	str	r4, [r3, #0]
 800c214:	9b02      	ldr	r3, [sp, #8]
 800c216:	601f      	str	r7, [r3, #0]
 800c218:	e6b0      	b.n	800bf7c <__gethex+0xf8>
 800c21a:	4299      	cmp	r1, r3
 800c21c:	f843 cc04 	str.w	ip, [r3, #-4]
 800c220:	d8d9      	bhi.n	800c1d6 <__gethex+0x352>
 800c222:	68a3      	ldr	r3, [r4, #8]
 800c224:	459b      	cmp	fp, r3
 800c226:	db17      	blt.n	800c258 <__gethex+0x3d4>
 800c228:	6861      	ldr	r1, [r4, #4]
 800c22a:	9801      	ldr	r0, [sp, #4]
 800c22c:	3101      	adds	r1, #1
 800c22e:	f000 f9c3 	bl	800c5b8 <_Balloc>
 800c232:	4681      	mov	r9, r0
 800c234:	b918      	cbnz	r0, 800c23e <__gethex+0x3ba>
 800c236:	4b1a      	ldr	r3, [pc, #104]	@ (800c2a0 <__gethex+0x41c>)
 800c238:	4602      	mov	r2, r0
 800c23a:	2184      	movs	r1, #132	@ 0x84
 800c23c:	e6c5      	b.n	800bfca <__gethex+0x146>
 800c23e:	6922      	ldr	r2, [r4, #16]
 800c240:	3202      	adds	r2, #2
 800c242:	f104 010c 	add.w	r1, r4, #12
 800c246:	0092      	lsls	r2, r2, #2
 800c248:	300c      	adds	r0, #12
 800c24a:	f7fe fefa 	bl	800b042 <memcpy>
 800c24e:	4621      	mov	r1, r4
 800c250:	9801      	ldr	r0, [sp, #4]
 800c252:	f000 f9f1 	bl	800c638 <_Bfree>
 800c256:	464c      	mov	r4, r9
 800c258:	6923      	ldr	r3, [r4, #16]
 800c25a:	1c5a      	adds	r2, r3, #1
 800c25c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c260:	6122      	str	r2, [r4, #16]
 800c262:	2201      	movs	r2, #1
 800c264:	615a      	str	r2, [r3, #20]
 800c266:	e7be      	b.n	800c1e6 <__gethex+0x362>
 800c268:	6922      	ldr	r2, [r4, #16]
 800c26a:	455a      	cmp	r2, fp
 800c26c:	dd0b      	ble.n	800c286 <__gethex+0x402>
 800c26e:	2101      	movs	r1, #1
 800c270:	4620      	mov	r0, r4
 800c272:	f7ff fd9f 	bl	800bdb4 <rshift>
 800c276:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c27a:	3701      	adds	r7, #1
 800c27c:	42bb      	cmp	r3, r7
 800c27e:	f6ff aee0 	blt.w	800c042 <__gethex+0x1be>
 800c282:	2501      	movs	r5, #1
 800c284:	e7c2      	b.n	800c20c <__gethex+0x388>
 800c286:	f016 061f 	ands.w	r6, r6, #31
 800c28a:	d0fa      	beq.n	800c282 <__gethex+0x3fe>
 800c28c:	4453      	add	r3, sl
 800c28e:	f1c6 0620 	rsb	r6, r6, #32
 800c292:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800c296:	f000 fa81 	bl	800c79c <__hi0bits>
 800c29a:	42b0      	cmp	r0, r6
 800c29c:	dbe7      	blt.n	800c26e <__gethex+0x3ea>
 800c29e:	e7f0      	b.n	800c282 <__gethex+0x3fe>
 800c2a0:	08010484 	.word	0x08010484

0800c2a4 <L_shift>:
 800c2a4:	f1c2 0208 	rsb	r2, r2, #8
 800c2a8:	0092      	lsls	r2, r2, #2
 800c2aa:	b570      	push	{r4, r5, r6, lr}
 800c2ac:	f1c2 0620 	rsb	r6, r2, #32
 800c2b0:	6843      	ldr	r3, [r0, #4]
 800c2b2:	6804      	ldr	r4, [r0, #0]
 800c2b4:	fa03 f506 	lsl.w	r5, r3, r6
 800c2b8:	432c      	orrs	r4, r5
 800c2ba:	40d3      	lsrs	r3, r2
 800c2bc:	6004      	str	r4, [r0, #0]
 800c2be:	f840 3f04 	str.w	r3, [r0, #4]!
 800c2c2:	4288      	cmp	r0, r1
 800c2c4:	d3f4      	bcc.n	800c2b0 <L_shift+0xc>
 800c2c6:	bd70      	pop	{r4, r5, r6, pc}

0800c2c8 <__match>:
 800c2c8:	b530      	push	{r4, r5, lr}
 800c2ca:	6803      	ldr	r3, [r0, #0]
 800c2cc:	3301      	adds	r3, #1
 800c2ce:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c2d2:	b914      	cbnz	r4, 800c2da <__match+0x12>
 800c2d4:	6003      	str	r3, [r0, #0]
 800c2d6:	2001      	movs	r0, #1
 800c2d8:	bd30      	pop	{r4, r5, pc}
 800c2da:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c2de:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800c2e2:	2d19      	cmp	r5, #25
 800c2e4:	bf98      	it	ls
 800c2e6:	3220      	addls	r2, #32
 800c2e8:	42a2      	cmp	r2, r4
 800c2ea:	d0f0      	beq.n	800c2ce <__match+0x6>
 800c2ec:	2000      	movs	r0, #0
 800c2ee:	e7f3      	b.n	800c2d8 <__match+0x10>

0800c2f0 <__hexnan>:
 800c2f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c2f4:	680b      	ldr	r3, [r1, #0]
 800c2f6:	6801      	ldr	r1, [r0, #0]
 800c2f8:	115e      	asrs	r6, r3, #5
 800c2fa:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800c2fe:	f013 031f 	ands.w	r3, r3, #31
 800c302:	b087      	sub	sp, #28
 800c304:	bf18      	it	ne
 800c306:	3604      	addne	r6, #4
 800c308:	2500      	movs	r5, #0
 800c30a:	1f37      	subs	r7, r6, #4
 800c30c:	4682      	mov	sl, r0
 800c30e:	4690      	mov	r8, r2
 800c310:	9301      	str	r3, [sp, #4]
 800c312:	f846 5c04 	str.w	r5, [r6, #-4]
 800c316:	46b9      	mov	r9, r7
 800c318:	463c      	mov	r4, r7
 800c31a:	9502      	str	r5, [sp, #8]
 800c31c:	46ab      	mov	fp, r5
 800c31e:	784a      	ldrb	r2, [r1, #1]
 800c320:	1c4b      	adds	r3, r1, #1
 800c322:	9303      	str	r3, [sp, #12]
 800c324:	b342      	cbz	r2, 800c378 <__hexnan+0x88>
 800c326:	4610      	mov	r0, r2
 800c328:	9105      	str	r1, [sp, #20]
 800c32a:	9204      	str	r2, [sp, #16]
 800c32c:	f7ff fd94 	bl	800be58 <__hexdig_fun>
 800c330:	2800      	cmp	r0, #0
 800c332:	d151      	bne.n	800c3d8 <__hexnan+0xe8>
 800c334:	9a04      	ldr	r2, [sp, #16]
 800c336:	9905      	ldr	r1, [sp, #20]
 800c338:	2a20      	cmp	r2, #32
 800c33a:	d818      	bhi.n	800c36e <__hexnan+0x7e>
 800c33c:	9b02      	ldr	r3, [sp, #8]
 800c33e:	459b      	cmp	fp, r3
 800c340:	dd13      	ble.n	800c36a <__hexnan+0x7a>
 800c342:	454c      	cmp	r4, r9
 800c344:	d206      	bcs.n	800c354 <__hexnan+0x64>
 800c346:	2d07      	cmp	r5, #7
 800c348:	dc04      	bgt.n	800c354 <__hexnan+0x64>
 800c34a:	462a      	mov	r2, r5
 800c34c:	4649      	mov	r1, r9
 800c34e:	4620      	mov	r0, r4
 800c350:	f7ff ffa8 	bl	800c2a4 <L_shift>
 800c354:	4544      	cmp	r4, r8
 800c356:	d952      	bls.n	800c3fe <__hexnan+0x10e>
 800c358:	2300      	movs	r3, #0
 800c35a:	f1a4 0904 	sub.w	r9, r4, #4
 800c35e:	f844 3c04 	str.w	r3, [r4, #-4]
 800c362:	f8cd b008 	str.w	fp, [sp, #8]
 800c366:	464c      	mov	r4, r9
 800c368:	461d      	mov	r5, r3
 800c36a:	9903      	ldr	r1, [sp, #12]
 800c36c:	e7d7      	b.n	800c31e <__hexnan+0x2e>
 800c36e:	2a29      	cmp	r2, #41	@ 0x29
 800c370:	d157      	bne.n	800c422 <__hexnan+0x132>
 800c372:	3102      	adds	r1, #2
 800c374:	f8ca 1000 	str.w	r1, [sl]
 800c378:	f1bb 0f00 	cmp.w	fp, #0
 800c37c:	d051      	beq.n	800c422 <__hexnan+0x132>
 800c37e:	454c      	cmp	r4, r9
 800c380:	d206      	bcs.n	800c390 <__hexnan+0xa0>
 800c382:	2d07      	cmp	r5, #7
 800c384:	dc04      	bgt.n	800c390 <__hexnan+0xa0>
 800c386:	462a      	mov	r2, r5
 800c388:	4649      	mov	r1, r9
 800c38a:	4620      	mov	r0, r4
 800c38c:	f7ff ff8a 	bl	800c2a4 <L_shift>
 800c390:	4544      	cmp	r4, r8
 800c392:	d936      	bls.n	800c402 <__hexnan+0x112>
 800c394:	f1a8 0204 	sub.w	r2, r8, #4
 800c398:	4623      	mov	r3, r4
 800c39a:	f853 1b04 	ldr.w	r1, [r3], #4
 800c39e:	f842 1f04 	str.w	r1, [r2, #4]!
 800c3a2:	429f      	cmp	r7, r3
 800c3a4:	d2f9      	bcs.n	800c39a <__hexnan+0xaa>
 800c3a6:	1b3b      	subs	r3, r7, r4
 800c3a8:	f023 0303 	bic.w	r3, r3, #3
 800c3ac:	3304      	adds	r3, #4
 800c3ae:	3401      	adds	r4, #1
 800c3b0:	3e03      	subs	r6, #3
 800c3b2:	42b4      	cmp	r4, r6
 800c3b4:	bf88      	it	hi
 800c3b6:	2304      	movhi	r3, #4
 800c3b8:	4443      	add	r3, r8
 800c3ba:	2200      	movs	r2, #0
 800c3bc:	f843 2b04 	str.w	r2, [r3], #4
 800c3c0:	429f      	cmp	r7, r3
 800c3c2:	d2fb      	bcs.n	800c3bc <__hexnan+0xcc>
 800c3c4:	683b      	ldr	r3, [r7, #0]
 800c3c6:	b91b      	cbnz	r3, 800c3d0 <__hexnan+0xe0>
 800c3c8:	4547      	cmp	r7, r8
 800c3ca:	d128      	bne.n	800c41e <__hexnan+0x12e>
 800c3cc:	2301      	movs	r3, #1
 800c3ce:	603b      	str	r3, [r7, #0]
 800c3d0:	2005      	movs	r0, #5
 800c3d2:	b007      	add	sp, #28
 800c3d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c3d8:	3501      	adds	r5, #1
 800c3da:	2d08      	cmp	r5, #8
 800c3dc:	f10b 0b01 	add.w	fp, fp, #1
 800c3e0:	dd06      	ble.n	800c3f0 <__hexnan+0x100>
 800c3e2:	4544      	cmp	r4, r8
 800c3e4:	d9c1      	bls.n	800c36a <__hexnan+0x7a>
 800c3e6:	2300      	movs	r3, #0
 800c3e8:	f844 3c04 	str.w	r3, [r4, #-4]
 800c3ec:	2501      	movs	r5, #1
 800c3ee:	3c04      	subs	r4, #4
 800c3f0:	6822      	ldr	r2, [r4, #0]
 800c3f2:	f000 000f 	and.w	r0, r0, #15
 800c3f6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800c3fa:	6020      	str	r0, [r4, #0]
 800c3fc:	e7b5      	b.n	800c36a <__hexnan+0x7a>
 800c3fe:	2508      	movs	r5, #8
 800c400:	e7b3      	b.n	800c36a <__hexnan+0x7a>
 800c402:	9b01      	ldr	r3, [sp, #4]
 800c404:	2b00      	cmp	r3, #0
 800c406:	d0dd      	beq.n	800c3c4 <__hexnan+0xd4>
 800c408:	f1c3 0320 	rsb	r3, r3, #32
 800c40c:	f04f 32ff 	mov.w	r2, #4294967295
 800c410:	40da      	lsrs	r2, r3
 800c412:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800c416:	4013      	ands	r3, r2
 800c418:	f846 3c04 	str.w	r3, [r6, #-4]
 800c41c:	e7d2      	b.n	800c3c4 <__hexnan+0xd4>
 800c41e:	3f04      	subs	r7, #4
 800c420:	e7d0      	b.n	800c3c4 <__hexnan+0xd4>
 800c422:	2004      	movs	r0, #4
 800c424:	e7d5      	b.n	800c3d2 <__hexnan+0xe2>
	...

0800c428 <malloc>:
 800c428:	4b02      	ldr	r3, [pc, #8]	@ (800c434 <malloc+0xc>)
 800c42a:	4601      	mov	r1, r0
 800c42c:	6818      	ldr	r0, [r3, #0]
 800c42e:	f000 b825 	b.w	800c47c <_malloc_r>
 800c432:	bf00      	nop
 800c434:	200001cc 	.word	0x200001cc

0800c438 <sbrk_aligned>:
 800c438:	b570      	push	{r4, r5, r6, lr}
 800c43a:	4e0f      	ldr	r6, [pc, #60]	@ (800c478 <sbrk_aligned+0x40>)
 800c43c:	460c      	mov	r4, r1
 800c43e:	6831      	ldr	r1, [r6, #0]
 800c440:	4605      	mov	r5, r0
 800c442:	b911      	cbnz	r1, 800c44a <sbrk_aligned+0x12>
 800c444:	f001 fb1e 	bl	800da84 <_sbrk_r>
 800c448:	6030      	str	r0, [r6, #0]
 800c44a:	4621      	mov	r1, r4
 800c44c:	4628      	mov	r0, r5
 800c44e:	f001 fb19 	bl	800da84 <_sbrk_r>
 800c452:	1c43      	adds	r3, r0, #1
 800c454:	d103      	bne.n	800c45e <sbrk_aligned+0x26>
 800c456:	f04f 34ff 	mov.w	r4, #4294967295
 800c45a:	4620      	mov	r0, r4
 800c45c:	bd70      	pop	{r4, r5, r6, pc}
 800c45e:	1cc4      	adds	r4, r0, #3
 800c460:	f024 0403 	bic.w	r4, r4, #3
 800c464:	42a0      	cmp	r0, r4
 800c466:	d0f8      	beq.n	800c45a <sbrk_aligned+0x22>
 800c468:	1a21      	subs	r1, r4, r0
 800c46a:	4628      	mov	r0, r5
 800c46c:	f001 fb0a 	bl	800da84 <_sbrk_r>
 800c470:	3001      	adds	r0, #1
 800c472:	d1f2      	bne.n	800c45a <sbrk_aligned+0x22>
 800c474:	e7ef      	b.n	800c456 <sbrk_aligned+0x1e>
 800c476:	bf00      	nop
 800c478:	20000c1c 	.word	0x20000c1c

0800c47c <_malloc_r>:
 800c47c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c480:	1ccd      	adds	r5, r1, #3
 800c482:	f025 0503 	bic.w	r5, r5, #3
 800c486:	3508      	adds	r5, #8
 800c488:	2d0c      	cmp	r5, #12
 800c48a:	bf38      	it	cc
 800c48c:	250c      	movcc	r5, #12
 800c48e:	2d00      	cmp	r5, #0
 800c490:	4606      	mov	r6, r0
 800c492:	db01      	blt.n	800c498 <_malloc_r+0x1c>
 800c494:	42a9      	cmp	r1, r5
 800c496:	d904      	bls.n	800c4a2 <_malloc_r+0x26>
 800c498:	230c      	movs	r3, #12
 800c49a:	6033      	str	r3, [r6, #0]
 800c49c:	2000      	movs	r0, #0
 800c49e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c4a2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800c578 <_malloc_r+0xfc>
 800c4a6:	f000 f87b 	bl	800c5a0 <__malloc_lock>
 800c4aa:	f8d8 3000 	ldr.w	r3, [r8]
 800c4ae:	461c      	mov	r4, r3
 800c4b0:	bb44      	cbnz	r4, 800c504 <_malloc_r+0x88>
 800c4b2:	4629      	mov	r1, r5
 800c4b4:	4630      	mov	r0, r6
 800c4b6:	f7ff ffbf 	bl	800c438 <sbrk_aligned>
 800c4ba:	1c43      	adds	r3, r0, #1
 800c4bc:	4604      	mov	r4, r0
 800c4be:	d158      	bne.n	800c572 <_malloc_r+0xf6>
 800c4c0:	f8d8 4000 	ldr.w	r4, [r8]
 800c4c4:	4627      	mov	r7, r4
 800c4c6:	2f00      	cmp	r7, #0
 800c4c8:	d143      	bne.n	800c552 <_malloc_r+0xd6>
 800c4ca:	2c00      	cmp	r4, #0
 800c4cc:	d04b      	beq.n	800c566 <_malloc_r+0xea>
 800c4ce:	6823      	ldr	r3, [r4, #0]
 800c4d0:	4639      	mov	r1, r7
 800c4d2:	4630      	mov	r0, r6
 800c4d4:	eb04 0903 	add.w	r9, r4, r3
 800c4d8:	f001 fad4 	bl	800da84 <_sbrk_r>
 800c4dc:	4581      	cmp	r9, r0
 800c4de:	d142      	bne.n	800c566 <_malloc_r+0xea>
 800c4e0:	6821      	ldr	r1, [r4, #0]
 800c4e2:	1a6d      	subs	r5, r5, r1
 800c4e4:	4629      	mov	r1, r5
 800c4e6:	4630      	mov	r0, r6
 800c4e8:	f7ff ffa6 	bl	800c438 <sbrk_aligned>
 800c4ec:	3001      	adds	r0, #1
 800c4ee:	d03a      	beq.n	800c566 <_malloc_r+0xea>
 800c4f0:	6823      	ldr	r3, [r4, #0]
 800c4f2:	442b      	add	r3, r5
 800c4f4:	6023      	str	r3, [r4, #0]
 800c4f6:	f8d8 3000 	ldr.w	r3, [r8]
 800c4fa:	685a      	ldr	r2, [r3, #4]
 800c4fc:	bb62      	cbnz	r2, 800c558 <_malloc_r+0xdc>
 800c4fe:	f8c8 7000 	str.w	r7, [r8]
 800c502:	e00f      	b.n	800c524 <_malloc_r+0xa8>
 800c504:	6822      	ldr	r2, [r4, #0]
 800c506:	1b52      	subs	r2, r2, r5
 800c508:	d420      	bmi.n	800c54c <_malloc_r+0xd0>
 800c50a:	2a0b      	cmp	r2, #11
 800c50c:	d917      	bls.n	800c53e <_malloc_r+0xc2>
 800c50e:	1961      	adds	r1, r4, r5
 800c510:	42a3      	cmp	r3, r4
 800c512:	6025      	str	r5, [r4, #0]
 800c514:	bf18      	it	ne
 800c516:	6059      	strne	r1, [r3, #4]
 800c518:	6863      	ldr	r3, [r4, #4]
 800c51a:	bf08      	it	eq
 800c51c:	f8c8 1000 	streq.w	r1, [r8]
 800c520:	5162      	str	r2, [r4, r5]
 800c522:	604b      	str	r3, [r1, #4]
 800c524:	4630      	mov	r0, r6
 800c526:	f000 f841 	bl	800c5ac <__malloc_unlock>
 800c52a:	f104 000b 	add.w	r0, r4, #11
 800c52e:	1d23      	adds	r3, r4, #4
 800c530:	f020 0007 	bic.w	r0, r0, #7
 800c534:	1ac2      	subs	r2, r0, r3
 800c536:	bf1c      	itt	ne
 800c538:	1a1b      	subne	r3, r3, r0
 800c53a:	50a3      	strne	r3, [r4, r2]
 800c53c:	e7af      	b.n	800c49e <_malloc_r+0x22>
 800c53e:	6862      	ldr	r2, [r4, #4]
 800c540:	42a3      	cmp	r3, r4
 800c542:	bf0c      	ite	eq
 800c544:	f8c8 2000 	streq.w	r2, [r8]
 800c548:	605a      	strne	r2, [r3, #4]
 800c54a:	e7eb      	b.n	800c524 <_malloc_r+0xa8>
 800c54c:	4623      	mov	r3, r4
 800c54e:	6864      	ldr	r4, [r4, #4]
 800c550:	e7ae      	b.n	800c4b0 <_malloc_r+0x34>
 800c552:	463c      	mov	r4, r7
 800c554:	687f      	ldr	r7, [r7, #4]
 800c556:	e7b6      	b.n	800c4c6 <_malloc_r+0x4a>
 800c558:	461a      	mov	r2, r3
 800c55a:	685b      	ldr	r3, [r3, #4]
 800c55c:	42a3      	cmp	r3, r4
 800c55e:	d1fb      	bne.n	800c558 <_malloc_r+0xdc>
 800c560:	2300      	movs	r3, #0
 800c562:	6053      	str	r3, [r2, #4]
 800c564:	e7de      	b.n	800c524 <_malloc_r+0xa8>
 800c566:	230c      	movs	r3, #12
 800c568:	6033      	str	r3, [r6, #0]
 800c56a:	4630      	mov	r0, r6
 800c56c:	f000 f81e 	bl	800c5ac <__malloc_unlock>
 800c570:	e794      	b.n	800c49c <_malloc_r+0x20>
 800c572:	6005      	str	r5, [r0, #0]
 800c574:	e7d6      	b.n	800c524 <_malloc_r+0xa8>
 800c576:	bf00      	nop
 800c578:	20000c20 	.word	0x20000c20

0800c57c <__ascii_mbtowc>:
 800c57c:	b082      	sub	sp, #8
 800c57e:	b901      	cbnz	r1, 800c582 <__ascii_mbtowc+0x6>
 800c580:	a901      	add	r1, sp, #4
 800c582:	b142      	cbz	r2, 800c596 <__ascii_mbtowc+0x1a>
 800c584:	b14b      	cbz	r3, 800c59a <__ascii_mbtowc+0x1e>
 800c586:	7813      	ldrb	r3, [r2, #0]
 800c588:	600b      	str	r3, [r1, #0]
 800c58a:	7812      	ldrb	r2, [r2, #0]
 800c58c:	1e10      	subs	r0, r2, #0
 800c58e:	bf18      	it	ne
 800c590:	2001      	movne	r0, #1
 800c592:	b002      	add	sp, #8
 800c594:	4770      	bx	lr
 800c596:	4610      	mov	r0, r2
 800c598:	e7fb      	b.n	800c592 <__ascii_mbtowc+0x16>
 800c59a:	f06f 0001 	mvn.w	r0, #1
 800c59e:	e7f8      	b.n	800c592 <__ascii_mbtowc+0x16>

0800c5a0 <__malloc_lock>:
 800c5a0:	4801      	ldr	r0, [pc, #4]	@ (800c5a8 <__malloc_lock+0x8>)
 800c5a2:	f7fe bd44 	b.w	800b02e <__retarget_lock_acquire_recursive>
 800c5a6:	bf00      	nop
 800c5a8:	20000c18 	.word	0x20000c18

0800c5ac <__malloc_unlock>:
 800c5ac:	4801      	ldr	r0, [pc, #4]	@ (800c5b4 <__malloc_unlock+0x8>)
 800c5ae:	f7fe bd3f 	b.w	800b030 <__retarget_lock_release_recursive>
 800c5b2:	bf00      	nop
 800c5b4:	20000c18 	.word	0x20000c18

0800c5b8 <_Balloc>:
 800c5b8:	b570      	push	{r4, r5, r6, lr}
 800c5ba:	69c6      	ldr	r6, [r0, #28]
 800c5bc:	4604      	mov	r4, r0
 800c5be:	460d      	mov	r5, r1
 800c5c0:	b976      	cbnz	r6, 800c5e0 <_Balloc+0x28>
 800c5c2:	2010      	movs	r0, #16
 800c5c4:	f7ff ff30 	bl	800c428 <malloc>
 800c5c8:	4602      	mov	r2, r0
 800c5ca:	61e0      	str	r0, [r4, #28]
 800c5cc:	b920      	cbnz	r0, 800c5d8 <_Balloc+0x20>
 800c5ce:	4b18      	ldr	r3, [pc, #96]	@ (800c630 <_Balloc+0x78>)
 800c5d0:	4818      	ldr	r0, [pc, #96]	@ (800c634 <_Balloc+0x7c>)
 800c5d2:	216b      	movs	r1, #107	@ 0x6b
 800c5d4:	f001 fa66 	bl	800daa4 <__assert_func>
 800c5d8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c5dc:	6006      	str	r6, [r0, #0]
 800c5de:	60c6      	str	r6, [r0, #12]
 800c5e0:	69e6      	ldr	r6, [r4, #28]
 800c5e2:	68f3      	ldr	r3, [r6, #12]
 800c5e4:	b183      	cbz	r3, 800c608 <_Balloc+0x50>
 800c5e6:	69e3      	ldr	r3, [r4, #28]
 800c5e8:	68db      	ldr	r3, [r3, #12]
 800c5ea:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c5ee:	b9b8      	cbnz	r0, 800c620 <_Balloc+0x68>
 800c5f0:	2101      	movs	r1, #1
 800c5f2:	fa01 f605 	lsl.w	r6, r1, r5
 800c5f6:	1d72      	adds	r2, r6, #5
 800c5f8:	0092      	lsls	r2, r2, #2
 800c5fa:	4620      	mov	r0, r4
 800c5fc:	f001 fa70 	bl	800dae0 <_calloc_r>
 800c600:	b160      	cbz	r0, 800c61c <_Balloc+0x64>
 800c602:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c606:	e00e      	b.n	800c626 <_Balloc+0x6e>
 800c608:	2221      	movs	r2, #33	@ 0x21
 800c60a:	2104      	movs	r1, #4
 800c60c:	4620      	mov	r0, r4
 800c60e:	f001 fa67 	bl	800dae0 <_calloc_r>
 800c612:	69e3      	ldr	r3, [r4, #28]
 800c614:	60f0      	str	r0, [r6, #12]
 800c616:	68db      	ldr	r3, [r3, #12]
 800c618:	2b00      	cmp	r3, #0
 800c61a:	d1e4      	bne.n	800c5e6 <_Balloc+0x2e>
 800c61c:	2000      	movs	r0, #0
 800c61e:	bd70      	pop	{r4, r5, r6, pc}
 800c620:	6802      	ldr	r2, [r0, #0]
 800c622:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c626:	2300      	movs	r3, #0
 800c628:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c62c:	e7f7      	b.n	800c61e <_Balloc+0x66>
 800c62e:	bf00      	nop
 800c630:	08010415 	.word	0x08010415
 800c634:	080104f5 	.word	0x080104f5

0800c638 <_Bfree>:
 800c638:	b570      	push	{r4, r5, r6, lr}
 800c63a:	69c6      	ldr	r6, [r0, #28]
 800c63c:	4605      	mov	r5, r0
 800c63e:	460c      	mov	r4, r1
 800c640:	b976      	cbnz	r6, 800c660 <_Bfree+0x28>
 800c642:	2010      	movs	r0, #16
 800c644:	f7ff fef0 	bl	800c428 <malloc>
 800c648:	4602      	mov	r2, r0
 800c64a:	61e8      	str	r0, [r5, #28]
 800c64c:	b920      	cbnz	r0, 800c658 <_Bfree+0x20>
 800c64e:	4b09      	ldr	r3, [pc, #36]	@ (800c674 <_Bfree+0x3c>)
 800c650:	4809      	ldr	r0, [pc, #36]	@ (800c678 <_Bfree+0x40>)
 800c652:	218f      	movs	r1, #143	@ 0x8f
 800c654:	f001 fa26 	bl	800daa4 <__assert_func>
 800c658:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c65c:	6006      	str	r6, [r0, #0]
 800c65e:	60c6      	str	r6, [r0, #12]
 800c660:	b13c      	cbz	r4, 800c672 <_Bfree+0x3a>
 800c662:	69eb      	ldr	r3, [r5, #28]
 800c664:	6862      	ldr	r2, [r4, #4]
 800c666:	68db      	ldr	r3, [r3, #12]
 800c668:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c66c:	6021      	str	r1, [r4, #0]
 800c66e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c672:	bd70      	pop	{r4, r5, r6, pc}
 800c674:	08010415 	.word	0x08010415
 800c678:	080104f5 	.word	0x080104f5

0800c67c <__multadd>:
 800c67c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c680:	690d      	ldr	r5, [r1, #16]
 800c682:	4607      	mov	r7, r0
 800c684:	460c      	mov	r4, r1
 800c686:	461e      	mov	r6, r3
 800c688:	f101 0c14 	add.w	ip, r1, #20
 800c68c:	2000      	movs	r0, #0
 800c68e:	f8dc 3000 	ldr.w	r3, [ip]
 800c692:	b299      	uxth	r1, r3
 800c694:	fb02 6101 	mla	r1, r2, r1, r6
 800c698:	0c1e      	lsrs	r6, r3, #16
 800c69a:	0c0b      	lsrs	r3, r1, #16
 800c69c:	fb02 3306 	mla	r3, r2, r6, r3
 800c6a0:	b289      	uxth	r1, r1
 800c6a2:	3001      	adds	r0, #1
 800c6a4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c6a8:	4285      	cmp	r5, r0
 800c6aa:	f84c 1b04 	str.w	r1, [ip], #4
 800c6ae:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c6b2:	dcec      	bgt.n	800c68e <__multadd+0x12>
 800c6b4:	b30e      	cbz	r6, 800c6fa <__multadd+0x7e>
 800c6b6:	68a3      	ldr	r3, [r4, #8]
 800c6b8:	42ab      	cmp	r3, r5
 800c6ba:	dc19      	bgt.n	800c6f0 <__multadd+0x74>
 800c6bc:	6861      	ldr	r1, [r4, #4]
 800c6be:	4638      	mov	r0, r7
 800c6c0:	3101      	adds	r1, #1
 800c6c2:	f7ff ff79 	bl	800c5b8 <_Balloc>
 800c6c6:	4680      	mov	r8, r0
 800c6c8:	b928      	cbnz	r0, 800c6d6 <__multadd+0x5a>
 800c6ca:	4602      	mov	r2, r0
 800c6cc:	4b0c      	ldr	r3, [pc, #48]	@ (800c700 <__multadd+0x84>)
 800c6ce:	480d      	ldr	r0, [pc, #52]	@ (800c704 <__multadd+0x88>)
 800c6d0:	21ba      	movs	r1, #186	@ 0xba
 800c6d2:	f001 f9e7 	bl	800daa4 <__assert_func>
 800c6d6:	6922      	ldr	r2, [r4, #16]
 800c6d8:	3202      	adds	r2, #2
 800c6da:	f104 010c 	add.w	r1, r4, #12
 800c6de:	0092      	lsls	r2, r2, #2
 800c6e0:	300c      	adds	r0, #12
 800c6e2:	f7fe fcae 	bl	800b042 <memcpy>
 800c6e6:	4621      	mov	r1, r4
 800c6e8:	4638      	mov	r0, r7
 800c6ea:	f7ff ffa5 	bl	800c638 <_Bfree>
 800c6ee:	4644      	mov	r4, r8
 800c6f0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c6f4:	3501      	adds	r5, #1
 800c6f6:	615e      	str	r6, [r3, #20]
 800c6f8:	6125      	str	r5, [r4, #16]
 800c6fa:	4620      	mov	r0, r4
 800c6fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c700:	08010484 	.word	0x08010484
 800c704:	080104f5 	.word	0x080104f5

0800c708 <__s2b>:
 800c708:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c70c:	460c      	mov	r4, r1
 800c70e:	4615      	mov	r5, r2
 800c710:	461f      	mov	r7, r3
 800c712:	2209      	movs	r2, #9
 800c714:	3308      	adds	r3, #8
 800c716:	4606      	mov	r6, r0
 800c718:	fb93 f3f2 	sdiv	r3, r3, r2
 800c71c:	2100      	movs	r1, #0
 800c71e:	2201      	movs	r2, #1
 800c720:	429a      	cmp	r2, r3
 800c722:	db09      	blt.n	800c738 <__s2b+0x30>
 800c724:	4630      	mov	r0, r6
 800c726:	f7ff ff47 	bl	800c5b8 <_Balloc>
 800c72a:	b940      	cbnz	r0, 800c73e <__s2b+0x36>
 800c72c:	4602      	mov	r2, r0
 800c72e:	4b19      	ldr	r3, [pc, #100]	@ (800c794 <__s2b+0x8c>)
 800c730:	4819      	ldr	r0, [pc, #100]	@ (800c798 <__s2b+0x90>)
 800c732:	21d3      	movs	r1, #211	@ 0xd3
 800c734:	f001 f9b6 	bl	800daa4 <__assert_func>
 800c738:	0052      	lsls	r2, r2, #1
 800c73a:	3101      	adds	r1, #1
 800c73c:	e7f0      	b.n	800c720 <__s2b+0x18>
 800c73e:	9b08      	ldr	r3, [sp, #32]
 800c740:	6143      	str	r3, [r0, #20]
 800c742:	2d09      	cmp	r5, #9
 800c744:	f04f 0301 	mov.w	r3, #1
 800c748:	6103      	str	r3, [r0, #16]
 800c74a:	dd16      	ble.n	800c77a <__s2b+0x72>
 800c74c:	f104 0909 	add.w	r9, r4, #9
 800c750:	46c8      	mov	r8, r9
 800c752:	442c      	add	r4, r5
 800c754:	f818 3b01 	ldrb.w	r3, [r8], #1
 800c758:	4601      	mov	r1, r0
 800c75a:	3b30      	subs	r3, #48	@ 0x30
 800c75c:	220a      	movs	r2, #10
 800c75e:	4630      	mov	r0, r6
 800c760:	f7ff ff8c 	bl	800c67c <__multadd>
 800c764:	45a0      	cmp	r8, r4
 800c766:	d1f5      	bne.n	800c754 <__s2b+0x4c>
 800c768:	f1a5 0408 	sub.w	r4, r5, #8
 800c76c:	444c      	add	r4, r9
 800c76e:	1b2d      	subs	r5, r5, r4
 800c770:	1963      	adds	r3, r4, r5
 800c772:	42bb      	cmp	r3, r7
 800c774:	db04      	blt.n	800c780 <__s2b+0x78>
 800c776:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c77a:	340a      	adds	r4, #10
 800c77c:	2509      	movs	r5, #9
 800c77e:	e7f6      	b.n	800c76e <__s2b+0x66>
 800c780:	f814 3b01 	ldrb.w	r3, [r4], #1
 800c784:	4601      	mov	r1, r0
 800c786:	3b30      	subs	r3, #48	@ 0x30
 800c788:	220a      	movs	r2, #10
 800c78a:	4630      	mov	r0, r6
 800c78c:	f7ff ff76 	bl	800c67c <__multadd>
 800c790:	e7ee      	b.n	800c770 <__s2b+0x68>
 800c792:	bf00      	nop
 800c794:	08010484 	.word	0x08010484
 800c798:	080104f5 	.word	0x080104f5

0800c79c <__hi0bits>:
 800c79c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800c7a0:	4603      	mov	r3, r0
 800c7a2:	bf36      	itet	cc
 800c7a4:	0403      	lslcc	r3, r0, #16
 800c7a6:	2000      	movcs	r0, #0
 800c7a8:	2010      	movcc	r0, #16
 800c7aa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c7ae:	bf3c      	itt	cc
 800c7b0:	021b      	lslcc	r3, r3, #8
 800c7b2:	3008      	addcc	r0, #8
 800c7b4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c7b8:	bf3c      	itt	cc
 800c7ba:	011b      	lslcc	r3, r3, #4
 800c7bc:	3004      	addcc	r0, #4
 800c7be:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c7c2:	bf3c      	itt	cc
 800c7c4:	009b      	lslcc	r3, r3, #2
 800c7c6:	3002      	addcc	r0, #2
 800c7c8:	2b00      	cmp	r3, #0
 800c7ca:	db05      	blt.n	800c7d8 <__hi0bits+0x3c>
 800c7cc:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800c7d0:	f100 0001 	add.w	r0, r0, #1
 800c7d4:	bf08      	it	eq
 800c7d6:	2020      	moveq	r0, #32
 800c7d8:	4770      	bx	lr

0800c7da <__lo0bits>:
 800c7da:	6803      	ldr	r3, [r0, #0]
 800c7dc:	4602      	mov	r2, r0
 800c7de:	f013 0007 	ands.w	r0, r3, #7
 800c7e2:	d00b      	beq.n	800c7fc <__lo0bits+0x22>
 800c7e4:	07d9      	lsls	r1, r3, #31
 800c7e6:	d421      	bmi.n	800c82c <__lo0bits+0x52>
 800c7e8:	0798      	lsls	r0, r3, #30
 800c7ea:	bf49      	itett	mi
 800c7ec:	085b      	lsrmi	r3, r3, #1
 800c7ee:	089b      	lsrpl	r3, r3, #2
 800c7f0:	2001      	movmi	r0, #1
 800c7f2:	6013      	strmi	r3, [r2, #0]
 800c7f4:	bf5c      	itt	pl
 800c7f6:	6013      	strpl	r3, [r2, #0]
 800c7f8:	2002      	movpl	r0, #2
 800c7fa:	4770      	bx	lr
 800c7fc:	b299      	uxth	r1, r3
 800c7fe:	b909      	cbnz	r1, 800c804 <__lo0bits+0x2a>
 800c800:	0c1b      	lsrs	r3, r3, #16
 800c802:	2010      	movs	r0, #16
 800c804:	b2d9      	uxtb	r1, r3
 800c806:	b909      	cbnz	r1, 800c80c <__lo0bits+0x32>
 800c808:	3008      	adds	r0, #8
 800c80a:	0a1b      	lsrs	r3, r3, #8
 800c80c:	0719      	lsls	r1, r3, #28
 800c80e:	bf04      	itt	eq
 800c810:	091b      	lsreq	r3, r3, #4
 800c812:	3004      	addeq	r0, #4
 800c814:	0799      	lsls	r1, r3, #30
 800c816:	bf04      	itt	eq
 800c818:	089b      	lsreq	r3, r3, #2
 800c81a:	3002      	addeq	r0, #2
 800c81c:	07d9      	lsls	r1, r3, #31
 800c81e:	d403      	bmi.n	800c828 <__lo0bits+0x4e>
 800c820:	085b      	lsrs	r3, r3, #1
 800c822:	f100 0001 	add.w	r0, r0, #1
 800c826:	d003      	beq.n	800c830 <__lo0bits+0x56>
 800c828:	6013      	str	r3, [r2, #0]
 800c82a:	4770      	bx	lr
 800c82c:	2000      	movs	r0, #0
 800c82e:	4770      	bx	lr
 800c830:	2020      	movs	r0, #32
 800c832:	4770      	bx	lr

0800c834 <__i2b>:
 800c834:	b510      	push	{r4, lr}
 800c836:	460c      	mov	r4, r1
 800c838:	2101      	movs	r1, #1
 800c83a:	f7ff febd 	bl	800c5b8 <_Balloc>
 800c83e:	4602      	mov	r2, r0
 800c840:	b928      	cbnz	r0, 800c84e <__i2b+0x1a>
 800c842:	4b05      	ldr	r3, [pc, #20]	@ (800c858 <__i2b+0x24>)
 800c844:	4805      	ldr	r0, [pc, #20]	@ (800c85c <__i2b+0x28>)
 800c846:	f240 1145 	movw	r1, #325	@ 0x145
 800c84a:	f001 f92b 	bl	800daa4 <__assert_func>
 800c84e:	2301      	movs	r3, #1
 800c850:	6144      	str	r4, [r0, #20]
 800c852:	6103      	str	r3, [r0, #16]
 800c854:	bd10      	pop	{r4, pc}
 800c856:	bf00      	nop
 800c858:	08010484 	.word	0x08010484
 800c85c:	080104f5 	.word	0x080104f5

0800c860 <__multiply>:
 800c860:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c864:	4617      	mov	r7, r2
 800c866:	690a      	ldr	r2, [r1, #16]
 800c868:	693b      	ldr	r3, [r7, #16]
 800c86a:	429a      	cmp	r2, r3
 800c86c:	bfa8      	it	ge
 800c86e:	463b      	movge	r3, r7
 800c870:	4689      	mov	r9, r1
 800c872:	bfa4      	itt	ge
 800c874:	460f      	movge	r7, r1
 800c876:	4699      	movge	r9, r3
 800c878:	693d      	ldr	r5, [r7, #16]
 800c87a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800c87e:	68bb      	ldr	r3, [r7, #8]
 800c880:	6879      	ldr	r1, [r7, #4]
 800c882:	eb05 060a 	add.w	r6, r5, sl
 800c886:	42b3      	cmp	r3, r6
 800c888:	b085      	sub	sp, #20
 800c88a:	bfb8      	it	lt
 800c88c:	3101      	addlt	r1, #1
 800c88e:	f7ff fe93 	bl	800c5b8 <_Balloc>
 800c892:	b930      	cbnz	r0, 800c8a2 <__multiply+0x42>
 800c894:	4602      	mov	r2, r0
 800c896:	4b41      	ldr	r3, [pc, #260]	@ (800c99c <__multiply+0x13c>)
 800c898:	4841      	ldr	r0, [pc, #260]	@ (800c9a0 <__multiply+0x140>)
 800c89a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800c89e:	f001 f901 	bl	800daa4 <__assert_func>
 800c8a2:	f100 0414 	add.w	r4, r0, #20
 800c8a6:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800c8aa:	4623      	mov	r3, r4
 800c8ac:	2200      	movs	r2, #0
 800c8ae:	4573      	cmp	r3, lr
 800c8b0:	d320      	bcc.n	800c8f4 <__multiply+0x94>
 800c8b2:	f107 0814 	add.w	r8, r7, #20
 800c8b6:	f109 0114 	add.w	r1, r9, #20
 800c8ba:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800c8be:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800c8c2:	9302      	str	r3, [sp, #8]
 800c8c4:	1beb      	subs	r3, r5, r7
 800c8c6:	3b15      	subs	r3, #21
 800c8c8:	f023 0303 	bic.w	r3, r3, #3
 800c8cc:	3304      	adds	r3, #4
 800c8ce:	3715      	adds	r7, #21
 800c8d0:	42bd      	cmp	r5, r7
 800c8d2:	bf38      	it	cc
 800c8d4:	2304      	movcc	r3, #4
 800c8d6:	9301      	str	r3, [sp, #4]
 800c8d8:	9b02      	ldr	r3, [sp, #8]
 800c8da:	9103      	str	r1, [sp, #12]
 800c8dc:	428b      	cmp	r3, r1
 800c8de:	d80c      	bhi.n	800c8fa <__multiply+0x9a>
 800c8e0:	2e00      	cmp	r6, #0
 800c8e2:	dd03      	ble.n	800c8ec <__multiply+0x8c>
 800c8e4:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800c8e8:	2b00      	cmp	r3, #0
 800c8ea:	d055      	beq.n	800c998 <__multiply+0x138>
 800c8ec:	6106      	str	r6, [r0, #16]
 800c8ee:	b005      	add	sp, #20
 800c8f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c8f4:	f843 2b04 	str.w	r2, [r3], #4
 800c8f8:	e7d9      	b.n	800c8ae <__multiply+0x4e>
 800c8fa:	f8b1 a000 	ldrh.w	sl, [r1]
 800c8fe:	f1ba 0f00 	cmp.w	sl, #0
 800c902:	d01f      	beq.n	800c944 <__multiply+0xe4>
 800c904:	46c4      	mov	ip, r8
 800c906:	46a1      	mov	r9, r4
 800c908:	2700      	movs	r7, #0
 800c90a:	f85c 2b04 	ldr.w	r2, [ip], #4
 800c90e:	f8d9 3000 	ldr.w	r3, [r9]
 800c912:	fa1f fb82 	uxth.w	fp, r2
 800c916:	b29b      	uxth	r3, r3
 800c918:	fb0a 330b 	mla	r3, sl, fp, r3
 800c91c:	443b      	add	r3, r7
 800c91e:	f8d9 7000 	ldr.w	r7, [r9]
 800c922:	0c12      	lsrs	r2, r2, #16
 800c924:	0c3f      	lsrs	r7, r7, #16
 800c926:	fb0a 7202 	mla	r2, sl, r2, r7
 800c92a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800c92e:	b29b      	uxth	r3, r3
 800c930:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c934:	4565      	cmp	r5, ip
 800c936:	f849 3b04 	str.w	r3, [r9], #4
 800c93a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800c93e:	d8e4      	bhi.n	800c90a <__multiply+0xaa>
 800c940:	9b01      	ldr	r3, [sp, #4]
 800c942:	50e7      	str	r7, [r4, r3]
 800c944:	9b03      	ldr	r3, [sp, #12]
 800c946:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800c94a:	3104      	adds	r1, #4
 800c94c:	f1b9 0f00 	cmp.w	r9, #0
 800c950:	d020      	beq.n	800c994 <__multiply+0x134>
 800c952:	6823      	ldr	r3, [r4, #0]
 800c954:	4647      	mov	r7, r8
 800c956:	46a4      	mov	ip, r4
 800c958:	f04f 0a00 	mov.w	sl, #0
 800c95c:	f8b7 b000 	ldrh.w	fp, [r7]
 800c960:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800c964:	fb09 220b 	mla	r2, r9, fp, r2
 800c968:	4452      	add	r2, sl
 800c96a:	b29b      	uxth	r3, r3
 800c96c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c970:	f84c 3b04 	str.w	r3, [ip], #4
 800c974:	f857 3b04 	ldr.w	r3, [r7], #4
 800c978:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c97c:	f8bc 3000 	ldrh.w	r3, [ip]
 800c980:	fb09 330a 	mla	r3, r9, sl, r3
 800c984:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800c988:	42bd      	cmp	r5, r7
 800c98a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c98e:	d8e5      	bhi.n	800c95c <__multiply+0xfc>
 800c990:	9a01      	ldr	r2, [sp, #4]
 800c992:	50a3      	str	r3, [r4, r2]
 800c994:	3404      	adds	r4, #4
 800c996:	e79f      	b.n	800c8d8 <__multiply+0x78>
 800c998:	3e01      	subs	r6, #1
 800c99a:	e7a1      	b.n	800c8e0 <__multiply+0x80>
 800c99c:	08010484 	.word	0x08010484
 800c9a0:	080104f5 	.word	0x080104f5

0800c9a4 <__pow5mult>:
 800c9a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c9a8:	4615      	mov	r5, r2
 800c9aa:	f012 0203 	ands.w	r2, r2, #3
 800c9ae:	4607      	mov	r7, r0
 800c9b0:	460e      	mov	r6, r1
 800c9b2:	d007      	beq.n	800c9c4 <__pow5mult+0x20>
 800c9b4:	4c25      	ldr	r4, [pc, #148]	@ (800ca4c <__pow5mult+0xa8>)
 800c9b6:	3a01      	subs	r2, #1
 800c9b8:	2300      	movs	r3, #0
 800c9ba:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c9be:	f7ff fe5d 	bl	800c67c <__multadd>
 800c9c2:	4606      	mov	r6, r0
 800c9c4:	10ad      	asrs	r5, r5, #2
 800c9c6:	d03d      	beq.n	800ca44 <__pow5mult+0xa0>
 800c9c8:	69fc      	ldr	r4, [r7, #28]
 800c9ca:	b97c      	cbnz	r4, 800c9ec <__pow5mult+0x48>
 800c9cc:	2010      	movs	r0, #16
 800c9ce:	f7ff fd2b 	bl	800c428 <malloc>
 800c9d2:	4602      	mov	r2, r0
 800c9d4:	61f8      	str	r0, [r7, #28]
 800c9d6:	b928      	cbnz	r0, 800c9e4 <__pow5mult+0x40>
 800c9d8:	4b1d      	ldr	r3, [pc, #116]	@ (800ca50 <__pow5mult+0xac>)
 800c9da:	481e      	ldr	r0, [pc, #120]	@ (800ca54 <__pow5mult+0xb0>)
 800c9dc:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800c9e0:	f001 f860 	bl	800daa4 <__assert_func>
 800c9e4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c9e8:	6004      	str	r4, [r0, #0]
 800c9ea:	60c4      	str	r4, [r0, #12]
 800c9ec:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800c9f0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c9f4:	b94c      	cbnz	r4, 800ca0a <__pow5mult+0x66>
 800c9f6:	f240 2171 	movw	r1, #625	@ 0x271
 800c9fa:	4638      	mov	r0, r7
 800c9fc:	f7ff ff1a 	bl	800c834 <__i2b>
 800ca00:	2300      	movs	r3, #0
 800ca02:	f8c8 0008 	str.w	r0, [r8, #8]
 800ca06:	4604      	mov	r4, r0
 800ca08:	6003      	str	r3, [r0, #0]
 800ca0a:	f04f 0900 	mov.w	r9, #0
 800ca0e:	07eb      	lsls	r3, r5, #31
 800ca10:	d50a      	bpl.n	800ca28 <__pow5mult+0x84>
 800ca12:	4631      	mov	r1, r6
 800ca14:	4622      	mov	r2, r4
 800ca16:	4638      	mov	r0, r7
 800ca18:	f7ff ff22 	bl	800c860 <__multiply>
 800ca1c:	4631      	mov	r1, r6
 800ca1e:	4680      	mov	r8, r0
 800ca20:	4638      	mov	r0, r7
 800ca22:	f7ff fe09 	bl	800c638 <_Bfree>
 800ca26:	4646      	mov	r6, r8
 800ca28:	106d      	asrs	r5, r5, #1
 800ca2a:	d00b      	beq.n	800ca44 <__pow5mult+0xa0>
 800ca2c:	6820      	ldr	r0, [r4, #0]
 800ca2e:	b938      	cbnz	r0, 800ca40 <__pow5mult+0x9c>
 800ca30:	4622      	mov	r2, r4
 800ca32:	4621      	mov	r1, r4
 800ca34:	4638      	mov	r0, r7
 800ca36:	f7ff ff13 	bl	800c860 <__multiply>
 800ca3a:	6020      	str	r0, [r4, #0]
 800ca3c:	f8c0 9000 	str.w	r9, [r0]
 800ca40:	4604      	mov	r4, r0
 800ca42:	e7e4      	b.n	800ca0e <__pow5mult+0x6a>
 800ca44:	4630      	mov	r0, r6
 800ca46:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ca4a:	bf00      	nop
 800ca4c:	0801070c 	.word	0x0801070c
 800ca50:	08010415 	.word	0x08010415
 800ca54:	080104f5 	.word	0x080104f5

0800ca58 <__lshift>:
 800ca58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ca5c:	460c      	mov	r4, r1
 800ca5e:	6849      	ldr	r1, [r1, #4]
 800ca60:	6923      	ldr	r3, [r4, #16]
 800ca62:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ca66:	68a3      	ldr	r3, [r4, #8]
 800ca68:	4607      	mov	r7, r0
 800ca6a:	4691      	mov	r9, r2
 800ca6c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ca70:	f108 0601 	add.w	r6, r8, #1
 800ca74:	42b3      	cmp	r3, r6
 800ca76:	db0b      	blt.n	800ca90 <__lshift+0x38>
 800ca78:	4638      	mov	r0, r7
 800ca7a:	f7ff fd9d 	bl	800c5b8 <_Balloc>
 800ca7e:	4605      	mov	r5, r0
 800ca80:	b948      	cbnz	r0, 800ca96 <__lshift+0x3e>
 800ca82:	4602      	mov	r2, r0
 800ca84:	4b28      	ldr	r3, [pc, #160]	@ (800cb28 <__lshift+0xd0>)
 800ca86:	4829      	ldr	r0, [pc, #164]	@ (800cb2c <__lshift+0xd4>)
 800ca88:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800ca8c:	f001 f80a 	bl	800daa4 <__assert_func>
 800ca90:	3101      	adds	r1, #1
 800ca92:	005b      	lsls	r3, r3, #1
 800ca94:	e7ee      	b.n	800ca74 <__lshift+0x1c>
 800ca96:	2300      	movs	r3, #0
 800ca98:	f100 0114 	add.w	r1, r0, #20
 800ca9c:	f100 0210 	add.w	r2, r0, #16
 800caa0:	4618      	mov	r0, r3
 800caa2:	4553      	cmp	r3, sl
 800caa4:	db33      	blt.n	800cb0e <__lshift+0xb6>
 800caa6:	6920      	ldr	r0, [r4, #16]
 800caa8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800caac:	f104 0314 	add.w	r3, r4, #20
 800cab0:	f019 091f 	ands.w	r9, r9, #31
 800cab4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800cab8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800cabc:	d02b      	beq.n	800cb16 <__lshift+0xbe>
 800cabe:	f1c9 0e20 	rsb	lr, r9, #32
 800cac2:	468a      	mov	sl, r1
 800cac4:	2200      	movs	r2, #0
 800cac6:	6818      	ldr	r0, [r3, #0]
 800cac8:	fa00 f009 	lsl.w	r0, r0, r9
 800cacc:	4310      	orrs	r0, r2
 800cace:	f84a 0b04 	str.w	r0, [sl], #4
 800cad2:	f853 2b04 	ldr.w	r2, [r3], #4
 800cad6:	459c      	cmp	ip, r3
 800cad8:	fa22 f20e 	lsr.w	r2, r2, lr
 800cadc:	d8f3      	bhi.n	800cac6 <__lshift+0x6e>
 800cade:	ebac 0304 	sub.w	r3, ip, r4
 800cae2:	3b15      	subs	r3, #21
 800cae4:	f023 0303 	bic.w	r3, r3, #3
 800cae8:	3304      	adds	r3, #4
 800caea:	f104 0015 	add.w	r0, r4, #21
 800caee:	4560      	cmp	r0, ip
 800caf0:	bf88      	it	hi
 800caf2:	2304      	movhi	r3, #4
 800caf4:	50ca      	str	r2, [r1, r3]
 800caf6:	b10a      	cbz	r2, 800cafc <__lshift+0xa4>
 800caf8:	f108 0602 	add.w	r6, r8, #2
 800cafc:	3e01      	subs	r6, #1
 800cafe:	4638      	mov	r0, r7
 800cb00:	612e      	str	r6, [r5, #16]
 800cb02:	4621      	mov	r1, r4
 800cb04:	f7ff fd98 	bl	800c638 <_Bfree>
 800cb08:	4628      	mov	r0, r5
 800cb0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cb0e:	f842 0f04 	str.w	r0, [r2, #4]!
 800cb12:	3301      	adds	r3, #1
 800cb14:	e7c5      	b.n	800caa2 <__lshift+0x4a>
 800cb16:	3904      	subs	r1, #4
 800cb18:	f853 2b04 	ldr.w	r2, [r3], #4
 800cb1c:	f841 2f04 	str.w	r2, [r1, #4]!
 800cb20:	459c      	cmp	ip, r3
 800cb22:	d8f9      	bhi.n	800cb18 <__lshift+0xc0>
 800cb24:	e7ea      	b.n	800cafc <__lshift+0xa4>
 800cb26:	bf00      	nop
 800cb28:	08010484 	.word	0x08010484
 800cb2c:	080104f5 	.word	0x080104f5

0800cb30 <__mcmp>:
 800cb30:	690a      	ldr	r2, [r1, #16]
 800cb32:	4603      	mov	r3, r0
 800cb34:	6900      	ldr	r0, [r0, #16]
 800cb36:	1a80      	subs	r0, r0, r2
 800cb38:	b530      	push	{r4, r5, lr}
 800cb3a:	d10e      	bne.n	800cb5a <__mcmp+0x2a>
 800cb3c:	3314      	adds	r3, #20
 800cb3e:	3114      	adds	r1, #20
 800cb40:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800cb44:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800cb48:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800cb4c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800cb50:	4295      	cmp	r5, r2
 800cb52:	d003      	beq.n	800cb5c <__mcmp+0x2c>
 800cb54:	d205      	bcs.n	800cb62 <__mcmp+0x32>
 800cb56:	f04f 30ff 	mov.w	r0, #4294967295
 800cb5a:	bd30      	pop	{r4, r5, pc}
 800cb5c:	42a3      	cmp	r3, r4
 800cb5e:	d3f3      	bcc.n	800cb48 <__mcmp+0x18>
 800cb60:	e7fb      	b.n	800cb5a <__mcmp+0x2a>
 800cb62:	2001      	movs	r0, #1
 800cb64:	e7f9      	b.n	800cb5a <__mcmp+0x2a>
	...

0800cb68 <__mdiff>:
 800cb68:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cb6c:	4689      	mov	r9, r1
 800cb6e:	4606      	mov	r6, r0
 800cb70:	4611      	mov	r1, r2
 800cb72:	4648      	mov	r0, r9
 800cb74:	4614      	mov	r4, r2
 800cb76:	f7ff ffdb 	bl	800cb30 <__mcmp>
 800cb7a:	1e05      	subs	r5, r0, #0
 800cb7c:	d112      	bne.n	800cba4 <__mdiff+0x3c>
 800cb7e:	4629      	mov	r1, r5
 800cb80:	4630      	mov	r0, r6
 800cb82:	f7ff fd19 	bl	800c5b8 <_Balloc>
 800cb86:	4602      	mov	r2, r0
 800cb88:	b928      	cbnz	r0, 800cb96 <__mdiff+0x2e>
 800cb8a:	4b3f      	ldr	r3, [pc, #252]	@ (800cc88 <__mdiff+0x120>)
 800cb8c:	f240 2137 	movw	r1, #567	@ 0x237
 800cb90:	483e      	ldr	r0, [pc, #248]	@ (800cc8c <__mdiff+0x124>)
 800cb92:	f000 ff87 	bl	800daa4 <__assert_func>
 800cb96:	2301      	movs	r3, #1
 800cb98:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800cb9c:	4610      	mov	r0, r2
 800cb9e:	b003      	add	sp, #12
 800cba0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cba4:	bfbc      	itt	lt
 800cba6:	464b      	movlt	r3, r9
 800cba8:	46a1      	movlt	r9, r4
 800cbaa:	4630      	mov	r0, r6
 800cbac:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800cbb0:	bfba      	itte	lt
 800cbb2:	461c      	movlt	r4, r3
 800cbb4:	2501      	movlt	r5, #1
 800cbb6:	2500      	movge	r5, #0
 800cbb8:	f7ff fcfe 	bl	800c5b8 <_Balloc>
 800cbbc:	4602      	mov	r2, r0
 800cbbe:	b918      	cbnz	r0, 800cbc8 <__mdiff+0x60>
 800cbc0:	4b31      	ldr	r3, [pc, #196]	@ (800cc88 <__mdiff+0x120>)
 800cbc2:	f240 2145 	movw	r1, #581	@ 0x245
 800cbc6:	e7e3      	b.n	800cb90 <__mdiff+0x28>
 800cbc8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800cbcc:	6926      	ldr	r6, [r4, #16]
 800cbce:	60c5      	str	r5, [r0, #12]
 800cbd0:	f109 0310 	add.w	r3, r9, #16
 800cbd4:	f109 0514 	add.w	r5, r9, #20
 800cbd8:	f104 0e14 	add.w	lr, r4, #20
 800cbdc:	f100 0b14 	add.w	fp, r0, #20
 800cbe0:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800cbe4:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800cbe8:	9301      	str	r3, [sp, #4]
 800cbea:	46d9      	mov	r9, fp
 800cbec:	f04f 0c00 	mov.w	ip, #0
 800cbf0:	9b01      	ldr	r3, [sp, #4]
 800cbf2:	f85e 0b04 	ldr.w	r0, [lr], #4
 800cbf6:	f853 af04 	ldr.w	sl, [r3, #4]!
 800cbfa:	9301      	str	r3, [sp, #4]
 800cbfc:	fa1f f38a 	uxth.w	r3, sl
 800cc00:	4619      	mov	r1, r3
 800cc02:	b283      	uxth	r3, r0
 800cc04:	1acb      	subs	r3, r1, r3
 800cc06:	0c00      	lsrs	r0, r0, #16
 800cc08:	4463      	add	r3, ip
 800cc0a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800cc0e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800cc12:	b29b      	uxth	r3, r3
 800cc14:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800cc18:	4576      	cmp	r6, lr
 800cc1a:	f849 3b04 	str.w	r3, [r9], #4
 800cc1e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800cc22:	d8e5      	bhi.n	800cbf0 <__mdiff+0x88>
 800cc24:	1b33      	subs	r3, r6, r4
 800cc26:	3b15      	subs	r3, #21
 800cc28:	f023 0303 	bic.w	r3, r3, #3
 800cc2c:	3415      	adds	r4, #21
 800cc2e:	3304      	adds	r3, #4
 800cc30:	42a6      	cmp	r6, r4
 800cc32:	bf38      	it	cc
 800cc34:	2304      	movcc	r3, #4
 800cc36:	441d      	add	r5, r3
 800cc38:	445b      	add	r3, fp
 800cc3a:	461e      	mov	r6, r3
 800cc3c:	462c      	mov	r4, r5
 800cc3e:	4544      	cmp	r4, r8
 800cc40:	d30e      	bcc.n	800cc60 <__mdiff+0xf8>
 800cc42:	f108 0103 	add.w	r1, r8, #3
 800cc46:	1b49      	subs	r1, r1, r5
 800cc48:	f021 0103 	bic.w	r1, r1, #3
 800cc4c:	3d03      	subs	r5, #3
 800cc4e:	45a8      	cmp	r8, r5
 800cc50:	bf38      	it	cc
 800cc52:	2100      	movcc	r1, #0
 800cc54:	440b      	add	r3, r1
 800cc56:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800cc5a:	b191      	cbz	r1, 800cc82 <__mdiff+0x11a>
 800cc5c:	6117      	str	r7, [r2, #16]
 800cc5e:	e79d      	b.n	800cb9c <__mdiff+0x34>
 800cc60:	f854 1b04 	ldr.w	r1, [r4], #4
 800cc64:	46e6      	mov	lr, ip
 800cc66:	0c08      	lsrs	r0, r1, #16
 800cc68:	fa1c fc81 	uxtah	ip, ip, r1
 800cc6c:	4471      	add	r1, lr
 800cc6e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800cc72:	b289      	uxth	r1, r1
 800cc74:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800cc78:	f846 1b04 	str.w	r1, [r6], #4
 800cc7c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800cc80:	e7dd      	b.n	800cc3e <__mdiff+0xd6>
 800cc82:	3f01      	subs	r7, #1
 800cc84:	e7e7      	b.n	800cc56 <__mdiff+0xee>
 800cc86:	bf00      	nop
 800cc88:	08010484 	.word	0x08010484
 800cc8c:	080104f5 	.word	0x080104f5

0800cc90 <__ulp>:
 800cc90:	b082      	sub	sp, #8
 800cc92:	ed8d 0b00 	vstr	d0, [sp]
 800cc96:	9a01      	ldr	r2, [sp, #4]
 800cc98:	4b0f      	ldr	r3, [pc, #60]	@ (800ccd8 <__ulp+0x48>)
 800cc9a:	4013      	ands	r3, r2
 800cc9c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800cca0:	2b00      	cmp	r3, #0
 800cca2:	dc08      	bgt.n	800ccb6 <__ulp+0x26>
 800cca4:	425b      	negs	r3, r3
 800cca6:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800ccaa:	ea4f 5223 	mov.w	r2, r3, asr #20
 800ccae:	da04      	bge.n	800ccba <__ulp+0x2a>
 800ccb0:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800ccb4:	4113      	asrs	r3, r2
 800ccb6:	2200      	movs	r2, #0
 800ccb8:	e008      	b.n	800cccc <__ulp+0x3c>
 800ccba:	f1a2 0314 	sub.w	r3, r2, #20
 800ccbe:	2b1e      	cmp	r3, #30
 800ccc0:	bfda      	itte	le
 800ccc2:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800ccc6:	40da      	lsrle	r2, r3
 800ccc8:	2201      	movgt	r2, #1
 800ccca:	2300      	movs	r3, #0
 800cccc:	4619      	mov	r1, r3
 800ccce:	4610      	mov	r0, r2
 800ccd0:	ec41 0b10 	vmov	d0, r0, r1
 800ccd4:	b002      	add	sp, #8
 800ccd6:	4770      	bx	lr
 800ccd8:	7ff00000 	.word	0x7ff00000

0800ccdc <__b2d>:
 800ccdc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cce0:	6906      	ldr	r6, [r0, #16]
 800cce2:	f100 0814 	add.w	r8, r0, #20
 800cce6:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800ccea:	1f37      	subs	r7, r6, #4
 800ccec:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800ccf0:	4610      	mov	r0, r2
 800ccf2:	f7ff fd53 	bl	800c79c <__hi0bits>
 800ccf6:	f1c0 0320 	rsb	r3, r0, #32
 800ccfa:	280a      	cmp	r0, #10
 800ccfc:	600b      	str	r3, [r1, #0]
 800ccfe:	491b      	ldr	r1, [pc, #108]	@ (800cd6c <__b2d+0x90>)
 800cd00:	dc15      	bgt.n	800cd2e <__b2d+0x52>
 800cd02:	f1c0 0c0b 	rsb	ip, r0, #11
 800cd06:	fa22 f30c 	lsr.w	r3, r2, ip
 800cd0a:	45b8      	cmp	r8, r7
 800cd0c:	ea43 0501 	orr.w	r5, r3, r1
 800cd10:	bf34      	ite	cc
 800cd12:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800cd16:	2300      	movcs	r3, #0
 800cd18:	3015      	adds	r0, #21
 800cd1a:	fa02 f000 	lsl.w	r0, r2, r0
 800cd1e:	fa23 f30c 	lsr.w	r3, r3, ip
 800cd22:	4303      	orrs	r3, r0
 800cd24:	461c      	mov	r4, r3
 800cd26:	ec45 4b10 	vmov	d0, r4, r5
 800cd2a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cd2e:	45b8      	cmp	r8, r7
 800cd30:	bf3a      	itte	cc
 800cd32:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800cd36:	f1a6 0708 	subcc.w	r7, r6, #8
 800cd3a:	2300      	movcs	r3, #0
 800cd3c:	380b      	subs	r0, #11
 800cd3e:	d012      	beq.n	800cd66 <__b2d+0x8a>
 800cd40:	f1c0 0120 	rsb	r1, r0, #32
 800cd44:	fa23 f401 	lsr.w	r4, r3, r1
 800cd48:	4082      	lsls	r2, r0
 800cd4a:	4322      	orrs	r2, r4
 800cd4c:	4547      	cmp	r7, r8
 800cd4e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800cd52:	bf8c      	ite	hi
 800cd54:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800cd58:	2200      	movls	r2, #0
 800cd5a:	4083      	lsls	r3, r0
 800cd5c:	40ca      	lsrs	r2, r1
 800cd5e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800cd62:	4313      	orrs	r3, r2
 800cd64:	e7de      	b.n	800cd24 <__b2d+0x48>
 800cd66:	ea42 0501 	orr.w	r5, r2, r1
 800cd6a:	e7db      	b.n	800cd24 <__b2d+0x48>
 800cd6c:	3ff00000 	.word	0x3ff00000

0800cd70 <__d2b>:
 800cd70:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800cd74:	460f      	mov	r7, r1
 800cd76:	2101      	movs	r1, #1
 800cd78:	ec59 8b10 	vmov	r8, r9, d0
 800cd7c:	4616      	mov	r6, r2
 800cd7e:	f7ff fc1b 	bl	800c5b8 <_Balloc>
 800cd82:	4604      	mov	r4, r0
 800cd84:	b930      	cbnz	r0, 800cd94 <__d2b+0x24>
 800cd86:	4602      	mov	r2, r0
 800cd88:	4b23      	ldr	r3, [pc, #140]	@ (800ce18 <__d2b+0xa8>)
 800cd8a:	4824      	ldr	r0, [pc, #144]	@ (800ce1c <__d2b+0xac>)
 800cd8c:	f240 310f 	movw	r1, #783	@ 0x30f
 800cd90:	f000 fe88 	bl	800daa4 <__assert_func>
 800cd94:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800cd98:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800cd9c:	b10d      	cbz	r5, 800cda2 <__d2b+0x32>
 800cd9e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800cda2:	9301      	str	r3, [sp, #4]
 800cda4:	f1b8 0300 	subs.w	r3, r8, #0
 800cda8:	d023      	beq.n	800cdf2 <__d2b+0x82>
 800cdaa:	4668      	mov	r0, sp
 800cdac:	9300      	str	r3, [sp, #0]
 800cdae:	f7ff fd14 	bl	800c7da <__lo0bits>
 800cdb2:	e9dd 1200 	ldrd	r1, r2, [sp]
 800cdb6:	b1d0      	cbz	r0, 800cdee <__d2b+0x7e>
 800cdb8:	f1c0 0320 	rsb	r3, r0, #32
 800cdbc:	fa02 f303 	lsl.w	r3, r2, r3
 800cdc0:	430b      	orrs	r3, r1
 800cdc2:	40c2      	lsrs	r2, r0
 800cdc4:	6163      	str	r3, [r4, #20]
 800cdc6:	9201      	str	r2, [sp, #4]
 800cdc8:	9b01      	ldr	r3, [sp, #4]
 800cdca:	61a3      	str	r3, [r4, #24]
 800cdcc:	2b00      	cmp	r3, #0
 800cdce:	bf0c      	ite	eq
 800cdd0:	2201      	moveq	r2, #1
 800cdd2:	2202      	movne	r2, #2
 800cdd4:	6122      	str	r2, [r4, #16]
 800cdd6:	b1a5      	cbz	r5, 800ce02 <__d2b+0x92>
 800cdd8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800cddc:	4405      	add	r5, r0
 800cdde:	603d      	str	r5, [r7, #0]
 800cde0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800cde4:	6030      	str	r0, [r6, #0]
 800cde6:	4620      	mov	r0, r4
 800cde8:	b003      	add	sp, #12
 800cdea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cdee:	6161      	str	r1, [r4, #20]
 800cdf0:	e7ea      	b.n	800cdc8 <__d2b+0x58>
 800cdf2:	a801      	add	r0, sp, #4
 800cdf4:	f7ff fcf1 	bl	800c7da <__lo0bits>
 800cdf8:	9b01      	ldr	r3, [sp, #4]
 800cdfa:	6163      	str	r3, [r4, #20]
 800cdfc:	3020      	adds	r0, #32
 800cdfe:	2201      	movs	r2, #1
 800ce00:	e7e8      	b.n	800cdd4 <__d2b+0x64>
 800ce02:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800ce06:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800ce0a:	6038      	str	r0, [r7, #0]
 800ce0c:	6918      	ldr	r0, [r3, #16]
 800ce0e:	f7ff fcc5 	bl	800c79c <__hi0bits>
 800ce12:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800ce16:	e7e5      	b.n	800cde4 <__d2b+0x74>
 800ce18:	08010484 	.word	0x08010484
 800ce1c:	080104f5 	.word	0x080104f5

0800ce20 <__ratio>:
 800ce20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce24:	b085      	sub	sp, #20
 800ce26:	e9cd 1000 	strd	r1, r0, [sp]
 800ce2a:	a902      	add	r1, sp, #8
 800ce2c:	f7ff ff56 	bl	800ccdc <__b2d>
 800ce30:	9800      	ldr	r0, [sp, #0]
 800ce32:	a903      	add	r1, sp, #12
 800ce34:	ec55 4b10 	vmov	r4, r5, d0
 800ce38:	f7ff ff50 	bl	800ccdc <__b2d>
 800ce3c:	9b01      	ldr	r3, [sp, #4]
 800ce3e:	6919      	ldr	r1, [r3, #16]
 800ce40:	9b00      	ldr	r3, [sp, #0]
 800ce42:	691b      	ldr	r3, [r3, #16]
 800ce44:	1ac9      	subs	r1, r1, r3
 800ce46:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800ce4a:	1a9b      	subs	r3, r3, r2
 800ce4c:	ec5b ab10 	vmov	sl, fp, d0
 800ce50:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800ce54:	2b00      	cmp	r3, #0
 800ce56:	bfce      	itee	gt
 800ce58:	462a      	movgt	r2, r5
 800ce5a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800ce5e:	465a      	movle	r2, fp
 800ce60:	462f      	mov	r7, r5
 800ce62:	46d9      	mov	r9, fp
 800ce64:	bfcc      	ite	gt
 800ce66:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800ce6a:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800ce6e:	464b      	mov	r3, r9
 800ce70:	4652      	mov	r2, sl
 800ce72:	4620      	mov	r0, r4
 800ce74:	4639      	mov	r1, r7
 800ce76:	f7f3 fd19 	bl	80008ac <__aeabi_ddiv>
 800ce7a:	ec41 0b10 	vmov	d0, r0, r1
 800ce7e:	b005      	add	sp, #20
 800ce80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800ce84 <__copybits>:
 800ce84:	3901      	subs	r1, #1
 800ce86:	b570      	push	{r4, r5, r6, lr}
 800ce88:	1149      	asrs	r1, r1, #5
 800ce8a:	6914      	ldr	r4, [r2, #16]
 800ce8c:	3101      	adds	r1, #1
 800ce8e:	f102 0314 	add.w	r3, r2, #20
 800ce92:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800ce96:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800ce9a:	1f05      	subs	r5, r0, #4
 800ce9c:	42a3      	cmp	r3, r4
 800ce9e:	d30c      	bcc.n	800ceba <__copybits+0x36>
 800cea0:	1aa3      	subs	r3, r4, r2
 800cea2:	3b11      	subs	r3, #17
 800cea4:	f023 0303 	bic.w	r3, r3, #3
 800cea8:	3211      	adds	r2, #17
 800ceaa:	42a2      	cmp	r2, r4
 800ceac:	bf88      	it	hi
 800ceae:	2300      	movhi	r3, #0
 800ceb0:	4418      	add	r0, r3
 800ceb2:	2300      	movs	r3, #0
 800ceb4:	4288      	cmp	r0, r1
 800ceb6:	d305      	bcc.n	800cec4 <__copybits+0x40>
 800ceb8:	bd70      	pop	{r4, r5, r6, pc}
 800ceba:	f853 6b04 	ldr.w	r6, [r3], #4
 800cebe:	f845 6f04 	str.w	r6, [r5, #4]!
 800cec2:	e7eb      	b.n	800ce9c <__copybits+0x18>
 800cec4:	f840 3b04 	str.w	r3, [r0], #4
 800cec8:	e7f4      	b.n	800ceb4 <__copybits+0x30>

0800ceca <__any_on>:
 800ceca:	f100 0214 	add.w	r2, r0, #20
 800cece:	6900      	ldr	r0, [r0, #16]
 800ced0:	114b      	asrs	r3, r1, #5
 800ced2:	4298      	cmp	r0, r3
 800ced4:	b510      	push	{r4, lr}
 800ced6:	db11      	blt.n	800cefc <__any_on+0x32>
 800ced8:	dd0a      	ble.n	800cef0 <__any_on+0x26>
 800ceda:	f011 011f 	ands.w	r1, r1, #31
 800cede:	d007      	beq.n	800cef0 <__any_on+0x26>
 800cee0:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800cee4:	fa24 f001 	lsr.w	r0, r4, r1
 800cee8:	fa00 f101 	lsl.w	r1, r0, r1
 800ceec:	428c      	cmp	r4, r1
 800ceee:	d10b      	bne.n	800cf08 <__any_on+0x3e>
 800cef0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800cef4:	4293      	cmp	r3, r2
 800cef6:	d803      	bhi.n	800cf00 <__any_on+0x36>
 800cef8:	2000      	movs	r0, #0
 800cefa:	bd10      	pop	{r4, pc}
 800cefc:	4603      	mov	r3, r0
 800cefe:	e7f7      	b.n	800cef0 <__any_on+0x26>
 800cf00:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800cf04:	2900      	cmp	r1, #0
 800cf06:	d0f5      	beq.n	800cef4 <__any_on+0x2a>
 800cf08:	2001      	movs	r0, #1
 800cf0a:	e7f6      	b.n	800cefa <__any_on+0x30>

0800cf0c <__ascii_wctomb>:
 800cf0c:	4603      	mov	r3, r0
 800cf0e:	4608      	mov	r0, r1
 800cf10:	b141      	cbz	r1, 800cf24 <__ascii_wctomb+0x18>
 800cf12:	2aff      	cmp	r2, #255	@ 0xff
 800cf14:	d904      	bls.n	800cf20 <__ascii_wctomb+0x14>
 800cf16:	228a      	movs	r2, #138	@ 0x8a
 800cf18:	601a      	str	r2, [r3, #0]
 800cf1a:	f04f 30ff 	mov.w	r0, #4294967295
 800cf1e:	4770      	bx	lr
 800cf20:	700a      	strb	r2, [r1, #0]
 800cf22:	2001      	movs	r0, #1
 800cf24:	4770      	bx	lr

0800cf26 <__ssputs_r>:
 800cf26:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cf2a:	688e      	ldr	r6, [r1, #8]
 800cf2c:	461f      	mov	r7, r3
 800cf2e:	42be      	cmp	r6, r7
 800cf30:	680b      	ldr	r3, [r1, #0]
 800cf32:	4682      	mov	sl, r0
 800cf34:	460c      	mov	r4, r1
 800cf36:	4690      	mov	r8, r2
 800cf38:	d82d      	bhi.n	800cf96 <__ssputs_r+0x70>
 800cf3a:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800cf3e:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800cf42:	d026      	beq.n	800cf92 <__ssputs_r+0x6c>
 800cf44:	6965      	ldr	r5, [r4, #20]
 800cf46:	6909      	ldr	r1, [r1, #16]
 800cf48:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800cf4c:	eba3 0901 	sub.w	r9, r3, r1
 800cf50:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800cf54:	1c7b      	adds	r3, r7, #1
 800cf56:	444b      	add	r3, r9
 800cf58:	106d      	asrs	r5, r5, #1
 800cf5a:	429d      	cmp	r5, r3
 800cf5c:	bf38      	it	cc
 800cf5e:	461d      	movcc	r5, r3
 800cf60:	0553      	lsls	r3, r2, #21
 800cf62:	d527      	bpl.n	800cfb4 <__ssputs_r+0x8e>
 800cf64:	4629      	mov	r1, r5
 800cf66:	f7ff fa89 	bl	800c47c <_malloc_r>
 800cf6a:	4606      	mov	r6, r0
 800cf6c:	b360      	cbz	r0, 800cfc8 <__ssputs_r+0xa2>
 800cf6e:	6921      	ldr	r1, [r4, #16]
 800cf70:	464a      	mov	r2, r9
 800cf72:	f7fe f866 	bl	800b042 <memcpy>
 800cf76:	89a3      	ldrh	r3, [r4, #12]
 800cf78:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800cf7c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cf80:	81a3      	strh	r3, [r4, #12]
 800cf82:	6126      	str	r6, [r4, #16]
 800cf84:	6165      	str	r5, [r4, #20]
 800cf86:	444e      	add	r6, r9
 800cf88:	eba5 0509 	sub.w	r5, r5, r9
 800cf8c:	6026      	str	r6, [r4, #0]
 800cf8e:	60a5      	str	r5, [r4, #8]
 800cf90:	463e      	mov	r6, r7
 800cf92:	42be      	cmp	r6, r7
 800cf94:	d900      	bls.n	800cf98 <__ssputs_r+0x72>
 800cf96:	463e      	mov	r6, r7
 800cf98:	6820      	ldr	r0, [r4, #0]
 800cf9a:	4632      	mov	r2, r6
 800cf9c:	4641      	mov	r1, r8
 800cf9e:	f000 fd56 	bl	800da4e <memmove>
 800cfa2:	68a3      	ldr	r3, [r4, #8]
 800cfa4:	1b9b      	subs	r3, r3, r6
 800cfa6:	60a3      	str	r3, [r4, #8]
 800cfa8:	6823      	ldr	r3, [r4, #0]
 800cfaa:	4433      	add	r3, r6
 800cfac:	6023      	str	r3, [r4, #0]
 800cfae:	2000      	movs	r0, #0
 800cfb0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cfb4:	462a      	mov	r2, r5
 800cfb6:	f000 fda7 	bl	800db08 <_realloc_r>
 800cfba:	4606      	mov	r6, r0
 800cfbc:	2800      	cmp	r0, #0
 800cfbe:	d1e0      	bne.n	800cf82 <__ssputs_r+0x5c>
 800cfc0:	6921      	ldr	r1, [r4, #16]
 800cfc2:	4650      	mov	r0, sl
 800cfc4:	f7fe feac 	bl	800bd20 <_free_r>
 800cfc8:	230c      	movs	r3, #12
 800cfca:	f8ca 3000 	str.w	r3, [sl]
 800cfce:	89a3      	ldrh	r3, [r4, #12]
 800cfd0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cfd4:	81a3      	strh	r3, [r4, #12]
 800cfd6:	f04f 30ff 	mov.w	r0, #4294967295
 800cfda:	e7e9      	b.n	800cfb0 <__ssputs_r+0x8a>

0800cfdc <_svfiprintf_r>:
 800cfdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cfe0:	4698      	mov	r8, r3
 800cfe2:	898b      	ldrh	r3, [r1, #12]
 800cfe4:	061b      	lsls	r3, r3, #24
 800cfe6:	b09d      	sub	sp, #116	@ 0x74
 800cfe8:	4607      	mov	r7, r0
 800cfea:	460d      	mov	r5, r1
 800cfec:	4614      	mov	r4, r2
 800cfee:	d510      	bpl.n	800d012 <_svfiprintf_r+0x36>
 800cff0:	690b      	ldr	r3, [r1, #16]
 800cff2:	b973      	cbnz	r3, 800d012 <_svfiprintf_r+0x36>
 800cff4:	2140      	movs	r1, #64	@ 0x40
 800cff6:	f7ff fa41 	bl	800c47c <_malloc_r>
 800cffa:	6028      	str	r0, [r5, #0]
 800cffc:	6128      	str	r0, [r5, #16]
 800cffe:	b930      	cbnz	r0, 800d00e <_svfiprintf_r+0x32>
 800d000:	230c      	movs	r3, #12
 800d002:	603b      	str	r3, [r7, #0]
 800d004:	f04f 30ff 	mov.w	r0, #4294967295
 800d008:	b01d      	add	sp, #116	@ 0x74
 800d00a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d00e:	2340      	movs	r3, #64	@ 0x40
 800d010:	616b      	str	r3, [r5, #20]
 800d012:	2300      	movs	r3, #0
 800d014:	9309      	str	r3, [sp, #36]	@ 0x24
 800d016:	2320      	movs	r3, #32
 800d018:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d01c:	f8cd 800c 	str.w	r8, [sp, #12]
 800d020:	2330      	movs	r3, #48	@ 0x30
 800d022:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800d1c0 <_svfiprintf_r+0x1e4>
 800d026:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d02a:	f04f 0901 	mov.w	r9, #1
 800d02e:	4623      	mov	r3, r4
 800d030:	469a      	mov	sl, r3
 800d032:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d036:	b10a      	cbz	r2, 800d03c <_svfiprintf_r+0x60>
 800d038:	2a25      	cmp	r2, #37	@ 0x25
 800d03a:	d1f9      	bne.n	800d030 <_svfiprintf_r+0x54>
 800d03c:	ebba 0b04 	subs.w	fp, sl, r4
 800d040:	d00b      	beq.n	800d05a <_svfiprintf_r+0x7e>
 800d042:	465b      	mov	r3, fp
 800d044:	4622      	mov	r2, r4
 800d046:	4629      	mov	r1, r5
 800d048:	4638      	mov	r0, r7
 800d04a:	f7ff ff6c 	bl	800cf26 <__ssputs_r>
 800d04e:	3001      	adds	r0, #1
 800d050:	f000 80a7 	beq.w	800d1a2 <_svfiprintf_r+0x1c6>
 800d054:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d056:	445a      	add	r2, fp
 800d058:	9209      	str	r2, [sp, #36]	@ 0x24
 800d05a:	f89a 3000 	ldrb.w	r3, [sl]
 800d05e:	2b00      	cmp	r3, #0
 800d060:	f000 809f 	beq.w	800d1a2 <_svfiprintf_r+0x1c6>
 800d064:	2300      	movs	r3, #0
 800d066:	f04f 32ff 	mov.w	r2, #4294967295
 800d06a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d06e:	f10a 0a01 	add.w	sl, sl, #1
 800d072:	9304      	str	r3, [sp, #16]
 800d074:	9307      	str	r3, [sp, #28]
 800d076:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d07a:	931a      	str	r3, [sp, #104]	@ 0x68
 800d07c:	4654      	mov	r4, sl
 800d07e:	2205      	movs	r2, #5
 800d080:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d084:	484e      	ldr	r0, [pc, #312]	@ (800d1c0 <_svfiprintf_r+0x1e4>)
 800d086:	f7f3 f8d3 	bl	8000230 <memchr>
 800d08a:	9a04      	ldr	r2, [sp, #16]
 800d08c:	b9d8      	cbnz	r0, 800d0c6 <_svfiprintf_r+0xea>
 800d08e:	06d0      	lsls	r0, r2, #27
 800d090:	bf44      	itt	mi
 800d092:	2320      	movmi	r3, #32
 800d094:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d098:	0711      	lsls	r1, r2, #28
 800d09a:	bf44      	itt	mi
 800d09c:	232b      	movmi	r3, #43	@ 0x2b
 800d09e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d0a2:	f89a 3000 	ldrb.w	r3, [sl]
 800d0a6:	2b2a      	cmp	r3, #42	@ 0x2a
 800d0a8:	d015      	beq.n	800d0d6 <_svfiprintf_r+0xfa>
 800d0aa:	9a07      	ldr	r2, [sp, #28]
 800d0ac:	4654      	mov	r4, sl
 800d0ae:	2000      	movs	r0, #0
 800d0b0:	f04f 0c0a 	mov.w	ip, #10
 800d0b4:	4621      	mov	r1, r4
 800d0b6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d0ba:	3b30      	subs	r3, #48	@ 0x30
 800d0bc:	2b09      	cmp	r3, #9
 800d0be:	d94b      	bls.n	800d158 <_svfiprintf_r+0x17c>
 800d0c0:	b1b0      	cbz	r0, 800d0f0 <_svfiprintf_r+0x114>
 800d0c2:	9207      	str	r2, [sp, #28]
 800d0c4:	e014      	b.n	800d0f0 <_svfiprintf_r+0x114>
 800d0c6:	eba0 0308 	sub.w	r3, r0, r8
 800d0ca:	fa09 f303 	lsl.w	r3, r9, r3
 800d0ce:	4313      	orrs	r3, r2
 800d0d0:	9304      	str	r3, [sp, #16]
 800d0d2:	46a2      	mov	sl, r4
 800d0d4:	e7d2      	b.n	800d07c <_svfiprintf_r+0xa0>
 800d0d6:	9b03      	ldr	r3, [sp, #12]
 800d0d8:	1d19      	adds	r1, r3, #4
 800d0da:	681b      	ldr	r3, [r3, #0]
 800d0dc:	9103      	str	r1, [sp, #12]
 800d0de:	2b00      	cmp	r3, #0
 800d0e0:	bfbb      	ittet	lt
 800d0e2:	425b      	neglt	r3, r3
 800d0e4:	f042 0202 	orrlt.w	r2, r2, #2
 800d0e8:	9307      	strge	r3, [sp, #28]
 800d0ea:	9307      	strlt	r3, [sp, #28]
 800d0ec:	bfb8      	it	lt
 800d0ee:	9204      	strlt	r2, [sp, #16]
 800d0f0:	7823      	ldrb	r3, [r4, #0]
 800d0f2:	2b2e      	cmp	r3, #46	@ 0x2e
 800d0f4:	d10a      	bne.n	800d10c <_svfiprintf_r+0x130>
 800d0f6:	7863      	ldrb	r3, [r4, #1]
 800d0f8:	2b2a      	cmp	r3, #42	@ 0x2a
 800d0fa:	d132      	bne.n	800d162 <_svfiprintf_r+0x186>
 800d0fc:	9b03      	ldr	r3, [sp, #12]
 800d0fe:	1d1a      	adds	r2, r3, #4
 800d100:	681b      	ldr	r3, [r3, #0]
 800d102:	9203      	str	r2, [sp, #12]
 800d104:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d108:	3402      	adds	r4, #2
 800d10a:	9305      	str	r3, [sp, #20]
 800d10c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800d1d0 <_svfiprintf_r+0x1f4>
 800d110:	7821      	ldrb	r1, [r4, #0]
 800d112:	2203      	movs	r2, #3
 800d114:	4650      	mov	r0, sl
 800d116:	f7f3 f88b 	bl	8000230 <memchr>
 800d11a:	b138      	cbz	r0, 800d12c <_svfiprintf_r+0x150>
 800d11c:	9b04      	ldr	r3, [sp, #16]
 800d11e:	eba0 000a 	sub.w	r0, r0, sl
 800d122:	2240      	movs	r2, #64	@ 0x40
 800d124:	4082      	lsls	r2, r0
 800d126:	4313      	orrs	r3, r2
 800d128:	3401      	adds	r4, #1
 800d12a:	9304      	str	r3, [sp, #16]
 800d12c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d130:	4824      	ldr	r0, [pc, #144]	@ (800d1c4 <_svfiprintf_r+0x1e8>)
 800d132:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d136:	2206      	movs	r2, #6
 800d138:	f7f3 f87a 	bl	8000230 <memchr>
 800d13c:	2800      	cmp	r0, #0
 800d13e:	d036      	beq.n	800d1ae <_svfiprintf_r+0x1d2>
 800d140:	4b21      	ldr	r3, [pc, #132]	@ (800d1c8 <_svfiprintf_r+0x1ec>)
 800d142:	bb1b      	cbnz	r3, 800d18c <_svfiprintf_r+0x1b0>
 800d144:	9b03      	ldr	r3, [sp, #12]
 800d146:	3307      	adds	r3, #7
 800d148:	f023 0307 	bic.w	r3, r3, #7
 800d14c:	3308      	adds	r3, #8
 800d14e:	9303      	str	r3, [sp, #12]
 800d150:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d152:	4433      	add	r3, r6
 800d154:	9309      	str	r3, [sp, #36]	@ 0x24
 800d156:	e76a      	b.n	800d02e <_svfiprintf_r+0x52>
 800d158:	fb0c 3202 	mla	r2, ip, r2, r3
 800d15c:	460c      	mov	r4, r1
 800d15e:	2001      	movs	r0, #1
 800d160:	e7a8      	b.n	800d0b4 <_svfiprintf_r+0xd8>
 800d162:	2300      	movs	r3, #0
 800d164:	3401      	adds	r4, #1
 800d166:	9305      	str	r3, [sp, #20]
 800d168:	4619      	mov	r1, r3
 800d16a:	f04f 0c0a 	mov.w	ip, #10
 800d16e:	4620      	mov	r0, r4
 800d170:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d174:	3a30      	subs	r2, #48	@ 0x30
 800d176:	2a09      	cmp	r2, #9
 800d178:	d903      	bls.n	800d182 <_svfiprintf_r+0x1a6>
 800d17a:	2b00      	cmp	r3, #0
 800d17c:	d0c6      	beq.n	800d10c <_svfiprintf_r+0x130>
 800d17e:	9105      	str	r1, [sp, #20]
 800d180:	e7c4      	b.n	800d10c <_svfiprintf_r+0x130>
 800d182:	fb0c 2101 	mla	r1, ip, r1, r2
 800d186:	4604      	mov	r4, r0
 800d188:	2301      	movs	r3, #1
 800d18a:	e7f0      	b.n	800d16e <_svfiprintf_r+0x192>
 800d18c:	ab03      	add	r3, sp, #12
 800d18e:	9300      	str	r3, [sp, #0]
 800d190:	462a      	mov	r2, r5
 800d192:	4b0e      	ldr	r3, [pc, #56]	@ (800d1cc <_svfiprintf_r+0x1f0>)
 800d194:	a904      	add	r1, sp, #16
 800d196:	4638      	mov	r0, r7
 800d198:	f7fd f978 	bl	800a48c <_printf_float>
 800d19c:	1c42      	adds	r2, r0, #1
 800d19e:	4606      	mov	r6, r0
 800d1a0:	d1d6      	bne.n	800d150 <_svfiprintf_r+0x174>
 800d1a2:	89ab      	ldrh	r3, [r5, #12]
 800d1a4:	065b      	lsls	r3, r3, #25
 800d1a6:	f53f af2d 	bmi.w	800d004 <_svfiprintf_r+0x28>
 800d1aa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d1ac:	e72c      	b.n	800d008 <_svfiprintf_r+0x2c>
 800d1ae:	ab03      	add	r3, sp, #12
 800d1b0:	9300      	str	r3, [sp, #0]
 800d1b2:	462a      	mov	r2, r5
 800d1b4:	4b05      	ldr	r3, [pc, #20]	@ (800d1cc <_svfiprintf_r+0x1f0>)
 800d1b6:	a904      	add	r1, sp, #16
 800d1b8:	4638      	mov	r0, r7
 800d1ba:	f7fd fbff 	bl	800a9bc <_printf_i>
 800d1be:	e7ed      	b.n	800d19c <_svfiprintf_r+0x1c0>
 800d1c0:	0801054e 	.word	0x0801054e
 800d1c4:	08010558 	.word	0x08010558
 800d1c8:	0800a48d 	.word	0x0800a48d
 800d1cc:	0800cf27 	.word	0x0800cf27
 800d1d0:	08010554 	.word	0x08010554

0800d1d4 <_sungetc_r>:
 800d1d4:	b538      	push	{r3, r4, r5, lr}
 800d1d6:	1c4b      	adds	r3, r1, #1
 800d1d8:	4614      	mov	r4, r2
 800d1da:	d103      	bne.n	800d1e4 <_sungetc_r+0x10>
 800d1dc:	f04f 35ff 	mov.w	r5, #4294967295
 800d1e0:	4628      	mov	r0, r5
 800d1e2:	bd38      	pop	{r3, r4, r5, pc}
 800d1e4:	8993      	ldrh	r3, [r2, #12]
 800d1e6:	f023 0320 	bic.w	r3, r3, #32
 800d1ea:	8193      	strh	r3, [r2, #12]
 800d1ec:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d1ee:	6852      	ldr	r2, [r2, #4]
 800d1f0:	b2cd      	uxtb	r5, r1
 800d1f2:	b18b      	cbz	r3, 800d218 <_sungetc_r+0x44>
 800d1f4:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800d1f6:	4293      	cmp	r3, r2
 800d1f8:	dd08      	ble.n	800d20c <_sungetc_r+0x38>
 800d1fa:	6823      	ldr	r3, [r4, #0]
 800d1fc:	1e5a      	subs	r2, r3, #1
 800d1fe:	6022      	str	r2, [r4, #0]
 800d200:	f803 5c01 	strb.w	r5, [r3, #-1]
 800d204:	6863      	ldr	r3, [r4, #4]
 800d206:	3301      	adds	r3, #1
 800d208:	6063      	str	r3, [r4, #4]
 800d20a:	e7e9      	b.n	800d1e0 <_sungetc_r+0xc>
 800d20c:	4621      	mov	r1, r4
 800d20e:	f000 fbe4 	bl	800d9da <__submore>
 800d212:	2800      	cmp	r0, #0
 800d214:	d0f1      	beq.n	800d1fa <_sungetc_r+0x26>
 800d216:	e7e1      	b.n	800d1dc <_sungetc_r+0x8>
 800d218:	6921      	ldr	r1, [r4, #16]
 800d21a:	6823      	ldr	r3, [r4, #0]
 800d21c:	b151      	cbz	r1, 800d234 <_sungetc_r+0x60>
 800d21e:	4299      	cmp	r1, r3
 800d220:	d208      	bcs.n	800d234 <_sungetc_r+0x60>
 800d222:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800d226:	42a9      	cmp	r1, r5
 800d228:	d104      	bne.n	800d234 <_sungetc_r+0x60>
 800d22a:	3b01      	subs	r3, #1
 800d22c:	3201      	adds	r2, #1
 800d22e:	6023      	str	r3, [r4, #0]
 800d230:	6062      	str	r2, [r4, #4]
 800d232:	e7d5      	b.n	800d1e0 <_sungetc_r+0xc>
 800d234:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 800d238:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d23c:	6363      	str	r3, [r4, #52]	@ 0x34
 800d23e:	2303      	movs	r3, #3
 800d240:	63a3      	str	r3, [r4, #56]	@ 0x38
 800d242:	4623      	mov	r3, r4
 800d244:	f803 5f46 	strb.w	r5, [r3, #70]!
 800d248:	6023      	str	r3, [r4, #0]
 800d24a:	2301      	movs	r3, #1
 800d24c:	e7dc      	b.n	800d208 <_sungetc_r+0x34>

0800d24e <__ssrefill_r>:
 800d24e:	b510      	push	{r4, lr}
 800d250:	460c      	mov	r4, r1
 800d252:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800d254:	b169      	cbz	r1, 800d272 <__ssrefill_r+0x24>
 800d256:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d25a:	4299      	cmp	r1, r3
 800d25c:	d001      	beq.n	800d262 <__ssrefill_r+0x14>
 800d25e:	f7fe fd5f 	bl	800bd20 <_free_r>
 800d262:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d264:	6063      	str	r3, [r4, #4]
 800d266:	2000      	movs	r0, #0
 800d268:	6360      	str	r0, [r4, #52]	@ 0x34
 800d26a:	b113      	cbz	r3, 800d272 <__ssrefill_r+0x24>
 800d26c:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800d26e:	6023      	str	r3, [r4, #0]
 800d270:	bd10      	pop	{r4, pc}
 800d272:	6923      	ldr	r3, [r4, #16]
 800d274:	6023      	str	r3, [r4, #0]
 800d276:	2300      	movs	r3, #0
 800d278:	6063      	str	r3, [r4, #4]
 800d27a:	89a3      	ldrh	r3, [r4, #12]
 800d27c:	f043 0320 	orr.w	r3, r3, #32
 800d280:	81a3      	strh	r3, [r4, #12]
 800d282:	f04f 30ff 	mov.w	r0, #4294967295
 800d286:	e7f3      	b.n	800d270 <__ssrefill_r+0x22>

0800d288 <__ssvfiscanf_r>:
 800d288:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d28c:	460c      	mov	r4, r1
 800d28e:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 800d292:	2100      	movs	r1, #0
 800d294:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 800d298:	49a6      	ldr	r1, [pc, #664]	@ (800d534 <__ssvfiscanf_r+0x2ac>)
 800d29a:	91a0      	str	r1, [sp, #640]	@ 0x280
 800d29c:	f10d 0804 	add.w	r8, sp, #4
 800d2a0:	49a5      	ldr	r1, [pc, #660]	@ (800d538 <__ssvfiscanf_r+0x2b0>)
 800d2a2:	4fa6      	ldr	r7, [pc, #664]	@ (800d53c <__ssvfiscanf_r+0x2b4>)
 800d2a4:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 800d2a8:	4606      	mov	r6, r0
 800d2aa:	91a1      	str	r1, [sp, #644]	@ 0x284
 800d2ac:	9300      	str	r3, [sp, #0]
 800d2ae:	f892 9000 	ldrb.w	r9, [r2]
 800d2b2:	f1b9 0f00 	cmp.w	r9, #0
 800d2b6:	f000 8158 	beq.w	800d56a <__ssvfiscanf_r+0x2e2>
 800d2ba:	f817 3009 	ldrb.w	r3, [r7, r9]
 800d2be:	f013 0308 	ands.w	r3, r3, #8
 800d2c2:	f102 0501 	add.w	r5, r2, #1
 800d2c6:	d019      	beq.n	800d2fc <__ssvfiscanf_r+0x74>
 800d2c8:	6863      	ldr	r3, [r4, #4]
 800d2ca:	2b00      	cmp	r3, #0
 800d2cc:	dd0f      	ble.n	800d2ee <__ssvfiscanf_r+0x66>
 800d2ce:	6823      	ldr	r3, [r4, #0]
 800d2d0:	781a      	ldrb	r2, [r3, #0]
 800d2d2:	5cba      	ldrb	r2, [r7, r2]
 800d2d4:	0712      	lsls	r2, r2, #28
 800d2d6:	d401      	bmi.n	800d2dc <__ssvfiscanf_r+0x54>
 800d2d8:	462a      	mov	r2, r5
 800d2da:	e7e8      	b.n	800d2ae <__ssvfiscanf_r+0x26>
 800d2dc:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800d2de:	3201      	adds	r2, #1
 800d2e0:	9245      	str	r2, [sp, #276]	@ 0x114
 800d2e2:	6862      	ldr	r2, [r4, #4]
 800d2e4:	3301      	adds	r3, #1
 800d2e6:	3a01      	subs	r2, #1
 800d2e8:	6062      	str	r2, [r4, #4]
 800d2ea:	6023      	str	r3, [r4, #0]
 800d2ec:	e7ec      	b.n	800d2c8 <__ssvfiscanf_r+0x40>
 800d2ee:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800d2f0:	4621      	mov	r1, r4
 800d2f2:	4630      	mov	r0, r6
 800d2f4:	4798      	blx	r3
 800d2f6:	2800      	cmp	r0, #0
 800d2f8:	d0e9      	beq.n	800d2ce <__ssvfiscanf_r+0x46>
 800d2fa:	e7ed      	b.n	800d2d8 <__ssvfiscanf_r+0x50>
 800d2fc:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 800d300:	f040 8085 	bne.w	800d40e <__ssvfiscanf_r+0x186>
 800d304:	9341      	str	r3, [sp, #260]	@ 0x104
 800d306:	9343      	str	r3, [sp, #268]	@ 0x10c
 800d308:	7853      	ldrb	r3, [r2, #1]
 800d30a:	2b2a      	cmp	r3, #42	@ 0x2a
 800d30c:	bf02      	ittt	eq
 800d30e:	2310      	moveq	r3, #16
 800d310:	1c95      	addeq	r5, r2, #2
 800d312:	9341      	streq	r3, [sp, #260]	@ 0x104
 800d314:	220a      	movs	r2, #10
 800d316:	46aa      	mov	sl, r5
 800d318:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800d31c:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 800d320:	2b09      	cmp	r3, #9
 800d322:	d91e      	bls.n	800d362 <__ssvfiscanf_r+0xda>
 800d324:	f8df b218 	ldr.w	fp, [pc, #536]	@ 800d540 <__ssvfiscanf_r+0x2b8>
 800d328:	2203      	movs	r2, #3
 800d32a:	4658      	mov	r0, fp
 800d32c:	f7f2 ff80 	bl	8000230 <memchr>
 800d330:	b138      	cbz	r0, 800d342 <__ssvfiscanf_r+0xba>
 800d332:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800d334:	eba0 000b 	sub.w	r0, r0, fp
 800d338:	2301      	movs	r3, #1
 800d33a:	4083      	lsls	r3, r0
 800d33c:	4313      	orrs	r3, r2
 800d33e:	9341      	str	r3, [sp, #260]	@ 0x104
 800d340:	4655      	mov	r5, sl
 800d342:	f815 3b01 	ldrb.w	r3, [r5], #1
 800d346:	2b78      	cmp	r3, #120	@ 0x78
 800d348:	d806      	bhi.n	800d358 <__ssvfiscanf_r+0xd0>
 800d34a:	2b57      	cmp	r3, #87	@ 0x57
 800d34c:	d810      	bhi.n	800d370 <__ssvfiscanf_r+0xe8>
 800d34e:	2b25      	cmp	r3, #37	@ 0x25
 800d350:	d05d      	beq.n	800d40e <__ssvfiscanf_r+0x186>
 800d352:	d857      	bhi.n	800d404 <__ssvfiscanf_r+0x17c>
 800d354:	2b00      	cmp	r3, #0
 800d356:	d075      	beq.n	800d444 <__ssvfiscanf_r+0x1bc>
 800d358:	2303      	movs	r3, #3
 800d35a:	9347      	str	r3, [sp, #284]	@ 0x11c
 800d35c:	230a      	movs	r3, #10
 800d35e:	9342      	str	r3, [sp, #264]	@ 0x108
 800d360:	e088      	b.n	800d474 <__ssvfiscanf_r+0x1ec>
 800d362:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 800d364:	fb02 1103 	mla	r1, r2, r3, r1
 800d368:	3930      	subs	r1, #48	@ 0x30
 800d36a:	9143      	str	r1, [sp, #268]	@ 0x10c
 800d36c:	4655      	mov	r5, sl
 800d36e:	e7d2      	b.n	800d316 <__ssvfiscanf_r+0x8e>
 800d370:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 800d374:	2a20      	cmp	r2, #32
 800d376:	d8ef      	bhi.n	800d358 <__ssvfiscanf_r+0xd0>
 800d378:	a101      	add	r1, pc, #4	@ (adr r1, 800d380 <__ssvfiscanf_r+0xf8>)
 800d37a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800d37e:	bf00      	nop
 800d380:	0800d453 	.word	0x0800d453
 800d384:	0800d359 	.word	0x0800d359
 800d388:	0800d359 	.word	0x0800d359
 800d38c:	0800d4ad 	.word	0x0800d4ad
 800d390:	0800d359 	.word	0x0800d359
 800d394:	0800d359 	.word	0x0800d359
 800d398:	0800d359 	.word	0x0800d359
 800d39c:	0800d359 	.word	0x0800d359
 800d3a0:	0800d359 	.word	0x0800d359
 800d3a4:	0800d359 	.word	0x0800d359
 800d3a8:	0800d359 	.word	0x0800d359
 800d3ac:	0800d4c3 	.word	0x0800d4c3
 800d3b0:	0800d4a9 	.word	0x0800d4a9
 800d3b4:	0800d40b 	.word	0x0800d40b
 800d3b8:	0800d40b 	.word	0x0800d40b
 800d3bc:	0800d40b 	.word	0x0800d40b
 800d3c0:	0800d359 	.word	0x0800d359
 800d3c4:	0800d465 	.word	0x0800d465
 800d3c8:	0800d359 	.word	0x0800d359
 800d3cc:	0800d359 	.word	0x0800d359
 800d3d0:	0800d359 	.word	0x0800d359
 800d3d4:	0800d359 	.word	0x0800d359
 800d3d8:	0800d4d3 	.word	0x0800d4d3
 800d3dc:	0800d46d 	.word	0x0800d46d
 800d3e0:	0800d44b 	.word	0x0800d44b
 800d3e4:	0800d359 	.word	0x0800d359
 800d3e8:	0800d359 	.word	0x0800d359
 800d3ec:	0800d4cf 	.word	0x0800d4cf
 800d3f0:	0800d359 	.word	0x0800d359
 800d3f4:	0800d4a9 	.word	0x0800d4a9
 800d3f8:	0800d359 	.word	0x0800d359
 800d3fc:	0800d359 	.word	0x0800d359
 800d400:	0800d453 	.word	0x0800d453
 800d404:	3b45      	subs	r3, #69	@ 0x45
 800d406:	2b02      	cmp	r3, #2
 800d408:	d8a6      	bhi.n	800d358 <__ssvfiscanf_r+0xd0>
 800d40a:	2305      	movs	r3, #5
 800d40c:	e031      	b.n	800d472 <__ssvfiscanf_r+0x1ea>
 800d40e:	6863      	ldr	r3, [r4, #4]
 800d410:	2b00      	cmp	r3, #0
 800d412:	dd0d      	ble.n	800d430 <__ssvfiscanf_r+0x1a8>
 800d414:	6823      	ldr	r3, [r4, #0]
 800d416:	781a      	ldrb	r2, [r3, #0]
 800d418:	454a      	cmp	r2, r9
 800d41a:	f040 80a6 	bne.w	800d56a <__ssvfiscanf_r+0x2e2>
 800d41e:	3301      	adds	r3, #1
 800d420:	6862      	ldr	r2, [r4, #4]
 800d422:	6023      	str	r3, [r4, #0]
 800d424:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 800d426:	3a01      	subs	r2, #1
 800d428:	3301      	adds	r3, #1
 800d42a:	6062      	str	r2, [r4, #4]
 800d42c:	9345      	str	r3, [sp, #276]	@ 0x114
 800d42e:	e753      	b.n	800d2d8 <__ssvfiscanf_r+0x50>
 800d430:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800d432:	4621      	mov	r1, r4
 800d434:	4630      	mov	r0, r6
 800d436:	4798      	blx	r3
 800d438:	2800      	cmp	r0, #0
 800d43a:	d0eb      	beq.n	800d414 <__ssvfiscanf_r+0x18c>
 800d43c:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800d43e:	2800      	cmp	r0, #0
 800d440:	f040 808b 	bne.w	800d55a <__ssvfiscanf_r+0x2d2>
 800d444:	f04f 30ff 	mov.w	r0, #4294967295
 800d448:	e08b      	b.n	800d562 <__ssvfiscanf_r+0x2da>
 800d44a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800d44c:	f042 0220 	orr.w	r2, r2, #32
 800d450:	9241      	str	r2, [sp, #260]	@ 0x104
 800d452:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800d454:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800d458:	9241      	str	r2, [sp, #260]	@ 0x104
 800d45a:	2210      	movs	r2, #16
 800d45c:	2b6e      	cmp	r3, #110	@ 0x6e
 800d45e:	9242      	str	r2, [sp, #264]	@ 0x108
 800d460:	d902      	bls.n	800d468 <__ssvfiscanf_r+0x1e0>
 800d462:	e005      	b.n	800d470 <__ssvfiscanf_r+0x1e8>
 800d464:	2300      	movs	r3, #0
 800d466:	9342      	str	r3, [sp, #264]	@ 0x108
 800d468:	2303      	movs	r3, #3
 800d46a:	e002      	b.n	800d472 <__ssvfiscanf_r+0x1ea>
 800d46c:	2308      	movs	r3, #8
 800d46e:	9342      	str	r3, [sp, #264]	@ 0x108
 800d470:	2304      	movs	r3, #4
 800d472:	9347      	str	r3, [sp, #284]	@ 0x11c
 800d474:	6863      	ldr	r3, [r4, #4]
 800d476:	2b00      	cmp	r3, #0
 800d478:	dd39      	ble.n	800d4ee <__ssvfiscanf_r+0x266>
 800d47a:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800d47c:	0659      	lsls	r1, r3, #25
 800d47e:	d404      	bmi.n	800d48a <__ssvfiscanf_r+0x202>
 800d480:	6823      	ldr	r3, [r4, #0]
 800d482:	781a      	ldrb	r2, [r3, #0]
 800d484:	5cba      	ldrb	r2, [r7, r2]
 800d486:	0712      	lsls	r2, r2, #28
 800d488:	d438      	bmi.n	800d4fc <__ssvfiscanf_r+0x274>
 800d48a:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 800d48c:	2b02      	cmp	r3, #2
 800d48e:	dc47      	bgt.n	800d520 <__ssvfiscanf_r+0x298>
 800d490:	466b      	mov	r3, sp
 800d492:	4622      	mov	r2, r4
 800d494:	a941      	add	r1, sp, #260	@ 0x104
 800d496:	4630      	mov	r0, r6
 800d498:	f000 f86c 	bl	800d574 <_scanf_chars>
 800d49c:	2801      	cmp	r0, #1
 800d49e:	d064      	beq.n	800d56a <__ssvfiscanf_r+0x2e2>
 800d4a0:	2802      	cmp	r0, #2
 800d4a2:	f47f af19 	bne.w	800d2d8 <__ssvfiscanf_r+0x50>
 800d4a6:	e7c9      	b.n	800d43c <__ssvfiscanf_r+0x1b4>
 800d4a8:	220a      	movs	r2, #10
 800d4aa:	e7d7      	b.n	800d45c <__ssvfiscanf_r+0x1d4>
 800d4ac:	4629      	mov	r1, r5
 800d4ae:	4640      	mov	r0, r8
 800d4b0:	f000 fa5a 	bl	800d968 <__sccl>
 800d4b4:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800d4b6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d4ba:	9341      	str	r3, [sp, #260]	@ 0x104
 800d4bc:	4605      	mov	r5, r0
 800d4be:	2301      	movs	r3, #1
 800d4c0:	e7d7      	b.n	800d472 <__ssvfiscanf_r+0x1ea>
 800d4c2:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800d4c4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d4c8:	9341      	str	r3, [sp, #260]	@ 0x104
 800d4ca:	2300      	movs	r3, #0
 800d4cc:	e7d1      	b.n	800d472 <__ssvfiscanf_r+0x1ea>
 800d4ce:	2302      	movs	r3, #2
 800d4d0:	e7cf      	b.n	800d472 <__ssvfiscanf_r+0x1ea>
 800d4d2:	9841      	ldr	r0, [sp, #260]	@ 0x104
 800d4d4:	06c3      	lsls	r3, r0, #27
 800d4d6:	f53f aeff 	bmi.w	800d2d8 <__ssvfiscanf_r+0x50>
 800d4da:	9b00      	ldr	r3, [sp, #0]
 800d4dc:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800d4de:	1d19      	adds	r1, r3, #4
 800d4e0:	9100      	str	r1, [sp, #0]
 800d4e2:	681b      	ldr	r3, [r3, #0]
 800d4e4:	07c0      	lsls	r0, r0, #31
 800d4e6:	bf4c      	ite	mi
 800d4e8:	801a      	strhmi	r2, [r3, #0]
 800d4ea:	601a      	strpl	r2, [r3, #0]
 800d4ec:	e6f4      	b.n	800d2d8 <__ssvfiscanf_r+0x50>
 800d4ee:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800d4f0:	4621      	mov	r1, r4
 800d4f2:	4630      	mov	r0, r6
 800d4f4:	4798      	blx	r3
 800d4f6:	2800      	cmp	r0, #0
 800d4f8:	d0bf      	beq.n	800d47a <__ssvfiscanf_r+0x1f2>
 800d4fa:	e79f      	b.n	800d43c <__ssvfiscanf_r+0x1b4>
 800d4fc:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800d4fe:	3201      	adds	r2, #1
 800d500:	9245      	str	r2, [sp, #276]	@ 0x114
 800d502:	6862      	ldr	r2, [r4, #4]
 800d504:	3a01      	subs	r2, #1
 800d506:	2a00      	cmp	r2, #0
 800d508:	6062      	str	r2, [r4, #4]
 800d50a:	dd02      	ble.n	800d512 <__ssvfiscanf_r+0x28a>
 800d50c:	3301      	adds	r3, #1
 800d50e:	6023      	str	r3, [r4, #0]
 800d510:	e7b6      	b.n	800d480 <__ssvfiscanf_r+0x1f8>
 800d512:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800d514:	4621      	mov	r1, r4
 800d516:	4630      	mov	r0, r6
 800d518:	4798      	blx	r3
 800d51a:	2800      	cmp	r0, #0
 800d51c:	d0b0      	beq.n	800d480 <__ssvfiscanf_r+0x1f8>
 800d51e:	e78d      	b.n	800d43c <__ssvfiscanf_r+0x1b4>
 800d520:	2b04      	cmp	r3, #4
 800d522:	dc0f      	bgt.n	800d544 <__ssvfiscanf_r+0x2bc>
 800d524:	466b      	mov	r3, sp
 800d526:	4622      	mov	r2, r4
 800d528:	a941      	add	r1, sp, #260	@ 0x104
 800d52a:	4630      	mov	r0, r6
 800d52c:	f000 f87c 	bl	800d628 <_scanf_i>
 800d530:	e7b4      	b.n	800d49c <__ssvfiscanf_r+0x214>
 800d532:	bf00      	nop
 800d534:	0800d1d5 	.word	0x0800d1d5
 800d538:	0800d24f 	.word	0x0800d24f
 800d53c:	08010609 	.word	0x08010609
 800d540:	08010554 	.word	0x08010554
 800d544:	4b0a      	ldr	r3, [pc, #40]	@ (800d570 <__ssvfiscanf_r+0x2e8>)
 800d546:	2b00      	cmp	r3, #0
 800d548:	f43f aec6 	beq.w	800d2d8 <__ssvfiscanf_r+0x50>
 800d54c:	466b      	mov	r3, sp
 800d54e:	4622      	mov	r2, r4
 800d550:	a941      	add	r1, sp, #260	@ 0x104
 800d552:	4630      	mov	r0, r6
 800d554:	f3af 8000 	nop.w
 800d558:	e7a0      	b.n	800d49c <__ssvfiscanf_r+0x214>
 800d55a:	89a3      	ldrh	r3, [r4, #12]
 800d55c:	065b      	lsls	r3, r3, #25
 800d55e:	f53f af71 	bmi.w	800d444 <__ssvfiscanf_r+0x1bc>
 800d562:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 800d566:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d56a:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800d56c:	e7f9      	b.n	800d562 <__ssvfiscanf_r+0x2da>
 800d56e:	bf00      	nop
 800d570:	00000000 	.word	0x00000000

0800d574 <_scanf_chars>:
 800d574:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d578:	4615      	mov	r5, r2
 800d57a:	688a      	ldr	r2, [r1, #8]
 800d57c:	4680      	mov	r8, r0
 800d57e:	460c      	mov	r4, r1
 800d580:	b932      	cbnz	r2, 800d590 <_scanf_chars+0x1c>
 800d582:	698a      	ldr	r2, [r1, #24]
 800d584:	2a00      	cmp	r2, #0
 800d586:	bf14      	ite	ne
 800d588:	f04f 32ff 	movne.w	r2, #4294967295
 800d58c:	2201      	moveq	r2, #1
 800d58e:	608a      	str	r2, [r1, #8]
 800d590:	6822      	ldr	r2, [r4, #0]
 800d592:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 800d624 <_scanf_chars+0xb0>
 800d596:	06d1      	lsls	r1, r2, #27
 800d598:	bf5f      	itttt	pl
 800d59a:	681a      	ldrpl	r2, [r3, #0]
 800d59c:	1d11      	addpl	r1, r2, #4
 800d59e:	6019      	strpl	r1, [r3, #0]
 800d5a0:	6816      	ldrpl	r6, [r2, #0]
 800d5a2:	2700      	movs	r7, #0
 800d5a4:	69a0      	ldr	r0, [r4, #24]
 800d5a6:	b188      	cbz	r0, 800d5cc <_scanf_chars+0x58>
 800d5a8:	2801      	cmp	r0, #1
 800d5aa:	d107      	bne.n	800d5bc <_scanf_chars+0x48>
 800d5ac:	682b      	ldr	r3, [r5, #0]
 800d5ae:	781a      	ldrb	r2, [r3, #0]
 800d5b0:	6963      	ldr	r3, [r4, #20]
 800d5b2:	5c9b      	ldrb	r3, [r3, r2]
 800d5b4:	b953      	cbnz	r3, 800d5cc <_scanf_chars+0x58>
 800d5b6:	2f00      	cmp	r7, #0
 800d5b8:	d031      	beq.n	800d61e <_scanf_chars+0xaa>
 800d5ba:	e022      	b.n	800d602 <_scanf_chars+0x8e>
 800d5bc:	2802      	cmp	r0, #2
 800d5be:	d120      	bne.n	800d602 <_scanf_chars+0x8e>
 800d5c0:	682b      	ldr	r3, [r5, #0]
 800d5c2:	781b      	ldrb	r3, [r3, #0]
 800d5c4:	f819 3003 	ldrb.w	r3, [r9, r3]
 800d5c8:	071b      	lsls	r3, r3, #28
 800d5ca:	d41a      	bmi.n	800d602 <_scanf_chars+0x8e>
 800d5cc:	6823      	ldr	r3, [r4, #0]
 800d5ce:	06da      	lsls	r2, r3, #27
 800d5d0:	bf5e      	ittt	pl
 800d5d2:	682b      	ldrpl	r3, [r5, #0]
 800d5d4:	781b      	ldrbpl	r3, [r3, #0]
 800d5d6:	f806 3b01 	strbpl.w	r3, [r6], #1
 800d5da:	682a      	ldr	r2, [r5, #0]
 800d5dc:	686b      	ldr	r3, [r5, #4]
 800d5de:	3201      	adds	r2, #1
 800d5e0:	602a      	str	r2, [r5, #0]
 800d5e2:	68a2      	ldr	r2, [r4, #8]
 800d5e4:	3b01      	subs	r3, #1
 800d5e6:	3a01      	subs	r2, #1
 800d5e8:	606b      	str	r3, [r5, #4]
 800d5ea:	3701      	adds	r7, #1
 800d5ec:	60a2      	str	r2, [r4, #8]
 800d5ee:	b142      	cbz	r2, 800d602 <_scanf_chars+0x8e>
 800d5f0:	2b00      	cmp	r3, #0
 800d5f2:	dcd7      	bgt.n	800d5a4 <_scanf_chars+0x30>
 800d5f4:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800d5f8:	4629      	mov	r1, r5
 800d5fa:	4640      	mov	r0, r8
 800d5fc:	4798      	blx	r3
 800d5fe:	2800      	cmp	r0, #0
 800d600:	d0d0      	beq.n	800d5a4 <_scanf_chars+0x30>
 800d602:	6823      	ldr	r3, [r4, #0]
 800d604:	f013 0310 	ands.w	r3, r3, #16
 800d608:	d105      	bne.n	800d616 <_scanf_chars+0xa2>
 800d60a:	68e2      	ldr	r2, [r4, #12]
 800d60c:	3201      	adds	r2, #1
 800d60e:	60e2      	str	r2, [r4, #12]
 800d610:	69a2      	ldr	r2, [r4, #24]
 800d612:	b102      	cbz	r2, 800d616 <_scanf_chars+0xa2>
 800d614:	7033      	strb	r3, [r6, #0]
 800d616:	6923      	ldr	r3, [r4, #16]
 800d618:	443b      	add	r3, r7
 800d61a:	6123      	str	r3, [r4, #16]
 800d61c:	2000      	movs	r0, #0
 800d61e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d622:	bf00      	nop
 800d624:	08010609 	.word	0x08010609

0800d628 <_scanf_i>:
 800d628:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d62c:	4698      	mov	r8, r3
 800d62e:	4b74      	ldr	r3, [pc, #464]	@ (800d800 <_scanf_i+0x1d8>)
 800d630:	460c      	mov	r4, r1
 800d632:	4682      	mov	sl, r0
 800d634:	4616      	mov	r6, r2
 800d636:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800d63a:	b087      	sub	sp, #28
 800d63c:	ab03      	add	r3, sp, #12
 800d63e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800d642:	4b70      	ldr	r3, [pc, #448]	@ (800d804 <_scanf_i+0x1dc>)
 800d644:	69a1      	ldr	r1, [r4, #24]
 800d646:	4a70      	ldr	r2, [pc, #448]	@ (800d808 <_scanf_i+0x1e0>)
 800d648:	2903      	cmp	r1, #3
 800d64a:	bf08      	it	eq
 800d64c:	461a      	moveq	r2, r3
 800d64e:	68a3      	ldr	r3, [r4, #8]
 800d650:	9201      	str	r2, [sp, #4]
 800d652:	1e5a      	subs	r2, r3, #1
 800d654:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800d658:	bf88      	it	hi
 800d65a:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800d65e:	4627      	mov	r7, r4
 800d660:	bf82      	ittt	hi
 800d662:	eb03 0905 	addhi.w	r9, r3, r5
 800d666:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800d66a:	60a3      	strhi	r3, [r4, #8]
 800d66c:	f857 3b1c 	ldr.w	r3, [r7], #28
 800d670:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 800d674:	bf98      	it	ls
 800d676:	f04f 0900 	movls.w	r9, #0
 800d67a:	6023      	str	r3, [r4, #0]
 800d67c:	463d      	mov	r5, r7
 800d67e:	f04f 0b00 	mov.w	fp, #0
 800d682:	6831      	ldr	r1, [r6, #0]
 800d684:	ab03      	add	r3, sp, #12
 800d686:	7809      	ldrb	r1, [r1, #0]
 800d688:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800d68c:	2202      	movs	r2, #2
 800d68e:	f7f2 fdcf 	bl	8000230 <memchr>
 800d692:	b328      	cbz	r0, 800d6e0 <_scanf_i+0xb8>
 800d694:	f1bb 0f01 	cmp.w	fp, #1
 800d698:	d159      	bne.n	800d74e <_scanf_i+0x126>
 800d69a:	6862      	ldr	r2, [r4, #4]
 800d69c:	b92a      	cbnz	r2, 800d6aa <_scanf_i+0x82>
 800d69e:	6822      	ldr	r2, [r4, #0]
 800d6a0:	2108      	movs	r1, #8
 800d6a2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800d6a6:	6061      	str	r1, [r4, #4]
 800d6a8:	6022      	str	r2, [r4, #0]
 800d6aa:	6822      	ldr	r2, [r4, #0]
 800d6ac:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 800d6b0:	6022      	str	r2, [r4, #0]
 800d6b2:	68a2      	ldr	r2, [r4, #8]
 800d6b4:	1e51      	subs	r1, r2, #1
 800d6b6:	60a1      	str	r1, [r4, #8]
 800d6b8:	b192      	cbz	r2, 800d6e0 <_scanf_i+0xb8>
 800d6ba:	6832      	ldr	r2, [r6, #0]
 800d6bc:	1c51      	adds	r1, r2, #1
 800d6be:	6031      	str	r1, [r6, #0]
 800d6c0:	7812      	ldrb	r2, [r2, #0]
 800d6c2:	f805 2b01 	strb.w	r2, [r5], #1
 800d6c6:	6872      	ldr	r2, [r6, #4]
 800d6c8:	3a01      	subs	r2, #1
 800d6ca:	2a00      	cmp	r2, #0
 800d6cc:	6072      	str	r2, [r6, #4]
 800d6ce:	dc07      	bgt.n	800d6e0 <_scanf_i+0xb8>
 800d6d0:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 800d6d4:	4631      	mov	r1, r6
 800d6d6:	4650      	mov	r0, sl
 800d6d8:	4790      	blx	r2
 800d6da:	2800      	cmp	r0, #0
 800d6dc:	f040 8085 	bne.w	800d7ea <_scanf_i+0x1c2>
 800d6e0:	f10b 0b01 	add.w	fp, fp, #1
 800d6e4:	f1bb 0f03 	cmp.w	fp, #3
 800d6e8:	d1cb      	bne.n	800d682 <_scanf_i+0x5a>
 800d6ea:	6863      	ldr	r3, [r4, #4]
 800d6ec:	b90b      	cbnz	r3, 800d6f2 <_scanf_i+0xca>
 800d6ee:	230a      	movs	r3, #10
 800d6f0:	6063      	str	r3, [r4, #4]
 800d6f2:	6863      	ldr	r3, [r4, #4]
 800d6f4:	4945      	ldr	r1, [pc, #276]	@ (800d80c <_scanf_i+0x1e4>)
 800d6f6:	6960      	ldr	r0, [r4, #20]
 800d6f8:	1ac9      	subs	r1, r1, r3
 800d6fa:	f000 f935 	bl	800d968 <__sccl>
 800d6fe:	f04f 0b00 	mov.w	fp, #0
 800d702:	68a3      	ldr	r3, [r4, #8]
 800d704:	6822      	ldr	r2, [r4, #0]
 800d706:	2b00      	cmp	r3, #0
 800d708:	d03d      	beq.n	800d786 <_scanf_i+0x15e>
 800d70a:	6831      	ldr	r1, [r6, #0]
 800d70c:	6960      	ldr	r0, [r4, #20]
 800d70e:	f891 c000 	ldrb.w	ip, [r1]
 800d712:	f810 000c 	ldrb.w	r0, [r0, ip]
 800d716:	2800      	cmp	r0, #0
 800d718:	d035      	beq.n	800d786 <_scanf_i+0x15e>
 800d71a:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 800d71e:	d124      	bne.n	800d76a <_scanf_i+0x142>
 800d720:	0510      	lsls	r0, r2, #20
 800d722:	d522      	bpl.n	800d76a <_scanf_i+0x142>
 800d724:	f10b 0b01 	add.w	fp, fp, #1
 800d728:	f1b9 0f00 	cmp.w	r9, #0
 800d72c:	d003      	beq.n	800d736 <_scanf_i+0x10e>
 800d72e:	3301      	adds	r3, #1
 800d730:	f109 39ff 	add.w	r9, r9, #4294967295
 800d734:	60a3      	str	r3, [r4, #8]
 800d736:	6873      	ldr	r3, [r6, #4]
 800d738:	3b01      	subs	r3, #1
 800d73a:	2b00      	cmp	r3, #0
 800d73c:	6073      	str	r3, [r6, #4]
 800d73e:	dd1b      	ble.n	800d778 <_scanf_i+0x150>
 800d740:	6833      	ldr	r3, [r6, #0]
 800d742:	3301      	adds	r3, #1
 800d744:	6033      	str	r3, [r6, #0]
 800d746:	68a3      	ldr	r3, [r4, #8]
 800d748:	3b01      	subs	r3, #1
 800d74a:	60a3      	str	r3, [r4, #8]
 800d74c:	e7d9      	b.n	800d702 <_scanf_i+0xda>
 800d74e:	f1bb 0f02 	cmp.w	fp, #2
 800d752:	d1ae      	bne.n	800d6b2 <_scanf_i+0x8a>
 800d754:	6822      	ldr	r2, [r4, #0]
 800d756:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 800d75a:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 800d75e:	d1c4      	bne.n	800d6ea <_scanf_i+0xc2>
 800d760:	2110      	movs	r1, #16
 800d762:	6061      	str	r1, [r4, #4]
 800d764:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800d768:	e7a2      	b.n	800d6b0 <_scanf_i+0x88>
 800d76a:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 800d76e:	6022      	str	r2, [r4, #0]
 800d770:	780b      	ldrb	r3, [r1, #0]
 800d772:	f805 3b01 	strb.w	r3, [r5], #1
 800d776:	e7de      	b.n	800d736 <_scanf_i+0x10e>
 800d778:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800d77c:	4631      	mov	r1, r6
 800d77e:	4650      	mov	r0, sl
 800d780:	4798      	blx	r3
 800d782:	2800      	cmp	r0, #0
 800d784:	d0df      	beq.n	800d746 <_scanf_i+0x11e>
 800d786:	6823      	ldr	r3, [r4, #0]
 800d788:	05d9      	lsls	r1, r3, #23
 800d78a:	d50d      	bpl.n	800d7a8 <_scanf_i+0x180>
 800d78c:	42bd      	cmp	r5, r7
 800d78e:	d909      	bls.n	800d7a4 <_scanf_i+0x17c>
 800d790:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800d794:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d798:	4632      	mov	r2, r6
 800d79a:	4650      	mov	r0, sl
 800d79c:	4798      	blx	r3
 800d79e:	f105 39ff 	add.w	r9, r5, #4294967295
 800d7a2:	464d      	mov	r5, r9
 800d7a4:	42bd      	cmp	r5, r7
 800d7a6:	d028      	beq.n	800d7fa <_scanf_i+0x1d2>
 800d7a8:	6822      	ldr	r2, [r4, #0]
 800d7aa:	f012 0210 	ands.w	r2, r2, #16
 800d7ae:	d113      	bne.n	800d7d8 <_scanf_i+0x1b0>
 800d7b0:	702a      	strb	r2, [r5, #0]
 800d7b2:	6863      	ldr	r3, [r4, #4]
 800d7b4:	9e01      	ldr	r6, [sp, #4]
 800d7b6:	4639      	mov	r1, r7
 800d7b8:	4650      	mov	r0, sl
 800d7ba:	47b0      	blx	r6
 800d7bc:	f8d8 3000 	ldr.w	r3, [r8]
 800d7c0:	6821      	ldr	r1, [r4, #0]
 800d7c2:	1d1a      	adds	r2, r3, #4
 800d7c4:	f8c8 2000 	str.w	r2, [r8]
 800d7c8:	f011 0f20 	tst.w	r1, #32
 800d7cc:	681b      	ldr	r3, [r3, #0]
 800d7ce:	d00f      	beq.n	800d7f0 <_scanf_i+0x1c8>
 800d7d0:	6018      	str	r0, [r3, #0]
 800d7d2:	68e3      	ldr	r3, [r4, #12]
 800d7d4:	3301      	adds	r3, #1
 800d7d6:	60e3      	str	r3, [r4, #12]
 800d7d8:	6923      	ldr	r3, [r4, #16]
 800d7da:	1bed      	subs	r5, r5, r7
 800d7dc:	445d      	add	r5, fp
 800d7de:	442b      	add	r3, r5
 800d7e0:	6123      	str	r3, [r4, #16]
 800d7e2:	2000      	movs	r0, #0
 800d7e4:	b007      	add	sp, #28
 800d7e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d7ea:	f04f 0b00 	mov.w	fp, #0
 800d7ee:	e7ca      	b.n	800d786 <_scanf_i+0x15e>
 800d7f0:	07ca      	lsls	r2, r1, #31
 800d7f2:	bf4c      	ite	mi
 800d7f4:	8018      	strhmi	r0, [r3, #0]
 800d7f6:	6018      	strpl	r0, [r3, #0]
 800d7f8:	e7eb      	b.n	800d7d2 <_scanf_i+0x1aa>
 800d7fa:	2001      	movs	r0, #1
 800d7fc:	e7f2      	b.n	800d7e4 <_scanf_i+0x1bc>
 800d7fe:	bf00      	nop
 800d800:	080103a8 	.word	0x080103a8
 800d804:	0800a335 	.word	0x0800a335
 800d808:	0800dc41 	.word	0x0800dc41
 800d80c:	0801056f 	.word	0x0801056f

0800d810 <__sflush_r>:
 800d810:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d814:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d818:	0716      	lsls	r6, r2, #28
 800d81a:	4605      	mov	r5, r0
 800d81c:	460c      	mov	r4, r1
 800d81e:	d454      	bmi.n	800d8ca <__sflush_r+0xba>
 800d820:	684b      	ldr	r3, [r1, #4]
 800d822:	2b00      	cmp	r3, #0
 800d824:	dc02      	bgt.n	800d82c <__sflush_r+0x1c>
 800d826:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800d828:	2b00      	cmp	r3, #0
 800d82a:	dd48      	ble.n	800d8be <__sflush_r+0xae>
 800d82c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d82e:	2e00      	cmp	r6, #0
 800d830:	d045      	beq.n	800d8be <__sflush_r+0xae>
 800d832:	2300      	movs	r3, #0
 800d834:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800d838:	682f      	ldr	r7, [r5, #0]
 800d83a:	6a21      	ldr	r1, [r4, #32]
 800d83c:	602b      	str	r3, [r5, #0]
 800d83e:	d030      	beq.n	800d8a2 <__sflush_r+0x92>
 800d840:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800d842:	89a3      	ldrh	r3, [r4, #12]
 800d844:	0759      	lsls	r1, r3, #29
 800d846:	d505      	bpl.n	800d854 <__sflush_r+0x44>
 800d848:	6863      	ldr	r3, [r4, #4]
 800d84a:	1ad2      	subs	r2, r2, r3
 800d84c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d84e:	b10b      	cbz	r3, 800d854 <__sflush_r+0x44>
 800d850:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d852:	1ad2      	subs	r2, r2, r3
 800d854:	2300      	movs	r3, #0
 800d856:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d858:	6a21      	ldr	r1, [r4, #32]
 800d85a:	4628      	mov	r0, r5
 800d85c:	47b0      	blx	r6
 800d85e:	1c43      	adds	r3, r0, #1
 800d860:	89a3      	ldrh	r3, [r4, #12]
 800d862:	d106      	bne.n	800d872 <__sflush_r+0x62>
 800d864:	6829      	ldr	r1, [r5, #0]
 800d866:	291d      	cmp	r1, #29
 800d868:	d82b      	bhi.n	800d8c2 <__sflush_r+0xb2>
 800d86a:	4a2a      	ldr	r2, [pc, #168]	@ (800d914 <__sflush_r+0x104>)
 800d86c:	40ca      	lsrs	r2, r1
 800d86e:	07d6      	lsls	r6, r2, #31
 800d870:	d527      	bpl.n	800d8c2 <__sflush_r+0xb2>
 800d872:	2200      	movs	r2, #0
 800d874:	6062      	str	r2, [r4, #4]
 800d876:	04d9      	lsls	r1, r3, #19
 800d878:	6922      	ldr	r2, [r4, #16]
 800d87a:	6022      	str	r2, [r4, #0]
 800d87c:	d504      	bpl.n	800d888 <__sflush_r+0x78>
 800d87e:	1c42      	adds	r2, r0, #1
 800d880:	d101      	bne.n	800d886 <__sflush_r+0x76>
 800d882:	682b      	ldr	r3, [r5, #0]
 800d884:	b903      	cbnz	r3, 800d888 <__sflush_r+0x78>
 800d886:	6560      	str	r0, [r4, #84]	@ 0x54
 800d888:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d88a:	602f      	str	r7, [r5, #0]
 800d88c:	b1b9      	cbz	r1, 800d8be <__sflush_r+0xae>
 800d88e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d892:	4299      	cmp	r1, r3
 800d894:	d002      	beq.n	800d89c <__sflush_r+0x8c>
 800d896:	4628      	mov	r0, r5
 800d898:	f7fe fa42 	bl	800bd20 <_free_r>
 800d89c:	2300      	movs	r3, #0
 800d89e:	6363      	str	r3, [r4, #52]	@ 0x34
 800d8a0:	e00d      	b.n	800d8be <__sflush_r+0xae>
 800d8a2:	2301      	movs	r3, #1
 800d8a4:	4628      	mov	r0, r5
 800d8a6:	47b0      	blx	r6
 800d8a8:	4602      	mov	r2, r0
 800d8aa:	1c50      	adds	r0, r2, #1
 800d8ac:	d1c9      	bne.n	800d842 <__sflush_r+0x32>
 800d8ae:	682b      	ldr	r3, [r5, #0]
 800d8b0:	2b00      	cmp	r3, #0
 800d8b2:	d0c6      	beq.n	800d842 <__sflush_r+0x32>
 800d8b4:	2b1d      	cmp	r3, #29
 800d8b6:	d001      	beq.n	800d8bc <__sflush_r+0xac>
 800d8b8:	2b16      	cmp	r3, #22
 800d8ba:	d11e      	bne.n	800d8fa <__sflush_r+0xea>
 800d8bc:	602f      	str	r7, [r5, #0]
 800d8be:	2000      	movs	r0, #0
 800d8c0:	e022      	b.n	800d908 <__sflush_r+0xf8>
 800d8c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d8c6:	b21b      	sxth	r3, r3
 800d8c8:	e01b      	b.n	800d902 <__sflush_r+0xf2>
 800d8ca:	690f      	ldr	r7, [r1, #16]
 800d8cc:	2f00      	cmp	r7, #0
 800d8ce:	d0f6      	beq.n	800d8be <__sflush_r+0xae>
 800d8d0:	0793      	lsls	r3, r2, #30
 800d8d2:	680e      	ldr	r6, [r1, #0]
 800d8d4:	bf08      	it	eq
 800d8d6:	694b      	ldreq	r3, [r1, #20]
 800d8d8:	600f      	str	r7, [r1, #0]
 800d8da:	bf18      	it	ne
 800d8dc:	2300      	movne	r3, #0
 800d8de:	eba6 0807 	sub.w	r8, r6, r7
 800d8e2:	608b      	str	r3, [r1, #8]
 800d8e4:	f1b8 0f00 	cmp.w	r8, #0
 800d8e8:	dde9      	ble.n	800d8be <__sflush_r+0xae>
 800d8ea:	6a21      	ldr	r1, [r4, #32]
 800d8ec:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800d8ee:	4643      	mov	r3, r8
 800d8f0:	463a      	mov	r2, r7
 800d8f2:	4628      	mov	r0, r5
 800d8f4:	47b0      	blx	r6
 800d8f6:	2800      	cmp	r0, #0
 800d8f8:	dc08      	bgt.n	800d90c <__sflush_r+0xfc>
 800d8fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d8fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d902:	81a3      	strh	r3, [r4, #12]
 800d904:	f04f 30ff 	mov.w	r0, #4294967295
 800d908:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d90c:	4407      	add	r7, r0
 800d90e:	eba8 0800 	sub.w	r8, r8, r0
 800d912:	e7e7      	b.n	800d8e4 <__sflush_r+0xd4>
 800d914:	20400001 	.word	0x20400001

0800d918 <_fflush_r>:
 800d918:	b538      	push	{r3, r4, r5, lr}
 800d91a:	690b      	ldr	r3, [r1, #16]
 800d91c:	4605      	mov	r5, r0
 800d91e:	460c      	mov	r4, r1
 800d920:	b913      	cbnz	r3, 800d928 <_fflush_r+0x10>
 800d922:	2500      	movs	r5, #0
 800d924:	4628      	mov	r0, r5
 800d926:	bd38      	pop	{r3, r4, r5, pc}
 800d928:	b118      	cbz	r0, 800d932 <_fflush_r+0x1a>
 800d92a:	6a03      	ldr	r3, [r0, #32]
 800d92c:	b90b      	cbnz	r3, 800d932 <_fflush_r+0x1a>
 800d92e:	f7fd f9ef 	bl	800ad10 <__sinit>
 800d932:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d936:	2b00      	cmp	r3, #0
 800d938:	d0f3      	beq.n	800d922 <_fflush_r+0xa>
 800d93a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800d93c:	07d0      	lsls	r0, r2, #31
 800d93e:	d404      	bmi.n	800d94a <_fflush_r+0x32>
 800d940:	0599      	lsls	r1, r3, #22
 800d942:	d402      	bmi.n	800d94a <_fflush_r+0x32>
 800d944:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d946:	f7fd fb72 	bl	800b02e <__retarget_lock_acquire_recursive>
 800d94a:	4628      	mov	r0, r5
 800d94c:	4621      	mov	r1, r4
 800d94e:	f7ff ff5f 	bl	800d810 <__sflush_r>
 800d952:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d954:	07da      	lsls	r2, r3, #31
 800d956:	4605      	mov	r5, r0
 800d958:	d4e4      	bmi.n	800d924 <_fflush_r+0xc>
 800d95a:	89a3      	ldrh	r3, [r4, #12]
 800d95c:	059b      	lsls	r3, r3, #22
 800d95e:	d4e1      	bmi.n	800d924 <_fflush_r+0xc>
 800d960:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d962:	f7fd fb65 	bl	800b030 <__retarget_lock_release_recursive>
 800d966:	e7dd      	b.n	800d924 <_fflush_r+0xc>

0800d968 <__sccl>:
 800d968:	b570      	push	{r4, r5, r6, lr}
 800d96a:	780b      	ldrb	r3, [r1, #0]
 800d96c:	4604      	mov	r4, r0
 800d96e:	2b5e      	cmp	r3, #94	@ 0x5e
 800d970:	bf0b      	itete	eq
 800d972:	784b      	ldrbeq	r3, [r1, #1]
 800d974:	1c4a      	addne	r2, r1, #1
 800d976:	1c8a      	addeq	r2, r1, #2
 800d978:	2100      	movne	r1, #0
 800d97a:	bf08      	it	eq
 800d97c:	2101      	moveq	r1, #1
 800d97e:	3801      	subs	r0, #1
 800d980:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 800d984:	f800 1f01 	strb.w	r1, [r0, #1]!
 800d988:	42a8      	cmp	r0, r5
 800d98a:	d1fb      	bne.n	800d984 <__sccl+0x1c>
 800d98c:	b90b      	cbnz	r3, 800d992 <__sccl+0x2a>
 800d98e:	1e50      	subs	r0, r2, #1
 800d990:	bd70      	pop	{r4, r5, r6, pc}
 800d992:	f081 0101 	eor.w	r1, r1, #1
 800d996:	54e1      	strb	r1, [r4, r3]
 800d998:	4610      	mov	r0, r2
 800d99a:	4602      	mov	r2, r0
 800d99c:	f812 5b01 	ldrb.w	r5, [r2], #1
 800d9a0:	2d2d      	cmp	r5, #45	@ 0x2d
 800d9a2:	d005      	beq.n	800d9b0 <__sccl+0x48>
 800d9a4:	2d5d      	cmp	r5, #93	@ 0x5d
 800d9a6:	d016      	beq.n	800d9d6 <__sccl+0x6e>
 800d9a8:	2d00      	cmp	r5, #0
 800d9aa:	d0f1      	beq.n	800d990 <__sccl+0x28>
 800d9ac:	462b      	mov	r3, r5
 800d9ae:	e7f2      	b.n	800d996 <__sccl+0x2e>
 800d9b0:	7846      	ldrb	r6, [r0, #1]
 800d9b2:	2e5d      	cmp	r6, #93	@ 0x5d
 800d9b4:	d0fa      	beq.n	800d9ac <__sccl+0x44>
 800d9b6:	42b3      	cmp	r3, r6
 800d9b8:	dcf8      	bgt.n	800d9ac <__sccl+0x44>
 800d9ba:	3002      	adds	r0, #2
 800d9bc:	461a      	mov	r2, r3
 800d9be:	3201      	adds	r2, #1
 800d9c0:	4296      	cmp	r6, r2
 800d9c2:	54a1      	strb	r1, [r4, r2]
 800d9c4:	dcfb      	bgt.n	800d9be <__sccl+0x56>
 800d9c6:	1af2      	subs	r2, r6, r3
 800d9c8:	3a01      	subs	r2, #1
 800d9ca:	1c5d      	adds	r5, r3, #1
 800d9cc:	42b3      	cmp	r3, r6
 800d9ce:	bfa8      	it	ge
 800d9d0:	2200      	movge	r2, #0
 800d9d2:	18ab      	adds	r3, r5, r2
 800d9d4:	e7e1      	b.n	800d99a <__sccl+0x32>
 800d9d6:	4610      	mov	r0, r2
 800d9d8:	e7da      	b.n	800d990 <__sccl+0x28>

0800d9da <__submore>:
 800d9da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d9de:	460c      	mov	r4, r1
 800d9e0:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800d9e2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d9e6:	4299      	cmp	r1, r3
 800d9e8:	d11d      	bne.n	800da26 <__submore+0x4c>
 800d9ea:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800d9ee:	f7fe fd45 	bl	800c47c <_malloc_r>
 800d9f2:	b918      	cbnz	r0, 800d9fc <__submore+0x22>
 800d9f4:	f04f 30ff 	mov.w	r0, #4294967295
 800d9f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d9fc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800da00:	63a3      	str	r3, [r4, #56]	@ 0x38
 800da02:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 800da06:	6360      	str	r0, [r4, #52]	@ 0x34
 800da08:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 800da0c:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800da10:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 800da14:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800da18:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 800da1c:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 800da20:	6020      	str	r0, [r4, #0]
 800da22:	2000      	movs	r0, #0
 800da24:	e7e8      	b.n	800d9f8 <__submore+0x1e>
 800da26:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 800da28:	0077      	lsls	r7, r6, #1
 800da2a:	463a      	mov	r2, r7
 800da2c:	f000 f86c 	bl	800db08 <_realloc_r>
 800da30:	4605      	mov	r5, r0
 800da32:	2800      	cmp	r0, #0
 800da34:	d0de      	beq.n	800d9f4 <__submore+0x1a>
 800da36:	eb00 0806 	add.w	r8, r0, r6
 800da3a:	4601      	mov	r1, r0
 800da3c:	4632      	mov	r2, r6
 800da3e:	4640      	mov	r0, r8
 800da40:	f7fd faff 	bl	800b042 <memcpy>
 800da44:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 800da48:	f8c4 8000 	str.w	r8, [r4]
 800da4c:	e7e9      	b.n	800da22 <__submore+0x48>

0800da4e <memmove>:
 800da4e:	4288      	cmp	r0, r1
 800da50:	b510      	push	{r4, lr}
 800da52:	eb01 0402 	add.w	r4, r1, r2
 800da56:	d902      	bls.n	800da5e <memmove+0x10>
 800da58:	4284      	cmp	r4, r0
 800da5a:	4623      	mov	r3, r4
 800da5c:	d807      	bhi.n	800da6e <memmove+0x20>
 800da5e:	1e43      	subs	r3, r0, #1
 800da60:	42a1      	cmp	r1, r4
 800da62:	d008      	beq.n	800da76 <memmove+0x28>
 800da64:	f811 2b01 	ldrb.w	r2, [r1], #1
 800da68:	f803 2f01 	strb.w	r2, [r3, #1]!
 800da6c:	e7f8      	b.n	800da60 <memmove+0x12>
 800da6e:	4402      	add	r2, r0
 800da70:	4601      	mov	r1, r0
 800da72:	428a      	cmp	r2, r1
 800da74:	d100      	bne.n	800da78 <memmove+0x2a>
 800da76:	bd10      	pop	{r4, pc}
 800da78:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800da7c:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800da80:	e7f7      	b.n	800da72 <memmove+0x24>
	...

0800da84 <_sbrk_r>:
 800da84:	b538      	push	{r3, r4, r5, lr}
 800da86:	4d06      	ldr	r5, [pc, #24]	@ (800daa0 <_sbrk_r+0x1c>)
 800da88:	2300      	movs	r3, #0
 800da8a:	4604      	mov	r4, r0
 800da8c:	4608      	mov	r0, r1
 800da8e:	602b      	str	r3, [r5, #0]
 800da90:	f7f6 f9be 	bl	8003e10 <_sbrk>
 800da94:	1c43      	adds	r3, r0, #1
 800da96:	d102      	bne.n	800da9e <_sbrk_r+0x1a>
 800da98:	682b      	ldr	r3, [r5, #0]
 800da9a:	b103      	cbz	r3, 800da9e <_sbrk_r+0x1a>
 800da9c:	6023      	str	r3, [r4, #0]
 800da9e:	bd38      	pop	{r3, r4, r5, pc}
 800daa0:	20000c14 	.word	0x20000c14

0800daa4 <__assert_func>:
 800daa4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800daa6:	4614      	mov	r4, r2
 800daa8:	461a      	mov	r2, r3
 800daaa:	4b09      	ldr	r3, [pc, #36]	@ (800dad0 <__assert_func+0x2c>)
 800daac:	681b      	ldr	r3, [r3, #0]
 800daae:	4605      	mov	r5, r0
 800dab0:	68d8      	ldr	r0, [r3, #12]
 800dab2:	b14c      	cbz	r4, 800dac8 <__assert_func+0x24>
 800dab4:	4b07      	ldr	r3, [pc, #28]	@ (800dad4 <__assert_func+0x30>)
 800dab6:	9100      	str	r1, [sp, #0]
 800dab8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800dabc:	4906      	ldr	r1, [pc, #24]	@ (800dad8 <__assert_func+0x34>)
 800dabe:	462b      	mov	r3, r5
 800dac0:	f000 f8c0 	bl	800dc44 <fiprintf>
 800dac4:	f000 f8d0 	bl	800dc68 <abort>
 800dac8:	4b04      	ldr	r3, [pc, #16]	@ (800dadc <__assert_func+0x38>)
 800daca:	461c      	mov	r4, r3
 800dacc:	e7f3      	b.n	800dab6 <__assert_func+0x12>
 800dace:	bf00      	nop
 800dad0:	200001cc 	.word	0x200001cc
 800dad4:	0801057a 	.word	0x0801057a
 800dad8:	08010587 	.word	0x08010587
 800dadc:	080105b5 	.word	0x080105b5

0800dae0 <_calloc_r>:
 800dae0:	b570      	push	{r4, r5, r6, lr}
 800dae2:	fba1 5402 	umull	r5, r4, r1, r2
 800dae6:	b934      	cbnz	r4, 800daf6 <_calloc_r+0x16>
 800dae8:	4629      	mov	r1, r5
 800daea:	f7fe fcc7 	bl	800c47c <_malloc_r>
 800daee:	4606      	mov	r6, r0
 800daf0:	b928      	cbnz	r0, 800dafe <_calloc_r+0x1e>
 800daf2:	4630      	mov	r0, r6
 800daf4:	bd70      	pop	{r4, r5, r6, pc}
 800daf6:	220c      	movs	r2, #12
 800daf8:	6002      	str	r2, [r0, #0]
 800dafa:	2600      	movs	r6, #0
 800dafc:	e7f9      	b.n	800daf2 <_calloc_r+0x12>
 800dafe:	462a      	mov	r2, r5
 800db00:	4621      	mov	r1, r4
 800db02:	f7fd f9e2 	bl	800aeca <memset>
 800db06:	e7f4      	b.n	800daf2 <_calloc_r+0x12>

0800db08 <_realloc_r>:
 800db08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800db0c:	4607      	mov	r7, r0
 800db0e:	4614      	mov	r4, r2
 800db10:	460d      	mov	r5, r1
 800db12:	b921      	cbnz	r1, 800db1e <_realloc_r+0x16>
 800db14:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800db18:	4611      	mov	r1, r2
 800db1a:	f7fe bcaf 	b.w	800c47c <_malloc_r>
 800db1e:	b92a      	cbnz	r2, 800db2c <_realloc_r+0x24>
 800db20:	f7fe f8fe 	bl	800bd20 <_free_r>
 800db24:	4625      	mov	r5, r4
 800db26:	4628      	mov	r0, r5
 800db28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800db2c:	f000 f8a3 	bl	800dc76 <_malloc_usable_size_r>
 800db30:	4284      	cmp	r4, r0
 800db32:	4606      	mov	r6, r0
 800db34:	d802      	bhi.n	800db3c <_realloc_r+0x34>
 800db36:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800db3a:	d8f4      	bhi.n	800db26 <_realloc_r+0x1e>
 800db3c:	4621      	mov	r1, r4
 800db3e:	4638      	mov	r0, r7
 800db40:	f7fe fc9c 	bl	800c47c <_malloc_r>
 800db44:	4680      	mov	r8, r0
 800db46:	b908      	cbnz	r0, 800db4c <_realloc_r+0x44>
 800db48:	4645      	mov	r5, r8
 800db4a:	e7ec      	b.n	800db26 <_realloc_r+0x1e>
 800db4c:	42b4      	cmp	r4, r6
 800db4e:	4622      	mov	r2, r4
 800db50:	4629      	mov	r1, r5
 800db52:	bf28      	it	cs
 800db54:	4632      	movcs	r2, r6
 800db56:	f7fd fa74 	bl	800b042 <memcpy>
 800db5a:	4629      	mov	r1, r5
 800db5c:	4638      	mov	r0, r7
 800db5e:	f7fe f8df 	bl	800bd20 <_free_r>
 800db62:	e7f1      	b.n	800db48 <_realloc_r+0x40>

0800db64 <_strtoul_l.isra.0>:
 800db64:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800db68:	4e34      	ldr	r6, [pc, #208]	@ (800dc3c <_strtoul_l.isra.0+0xd8>)
 800db6a:	4686      	mov	lr, r0
 800db6c:	460d      	mov	r5, r1
 800db6e:	4628      	mov	r0, r5
 800db70:	f815 4b01 	ldrb.w	r4, [r5], #1
 800db74:	5d37      	ldrb	r7, [r6, r4]
 800db76:	f017 0708 	ands.w	r7, r7, #8
 800db7a:	d1f8      	bne.n	800db6e <_strtoul_l.isra.0+0xa>
 800db7c:	2c2d      	cmp	r4, #45	@ 0x2d
 800db7e:	d110      	bne.n	800dba2 <_strtoul_l.isra.0+0x3e>
 800db80:	782c      	ldrb	r4, [r5, #0]
 800db82:	2701      	movs	r7, #1
 800db84:	1c85      	adds	r5, r0, #2
 800db86:	f033 0010 	bics.w	r0, r3, #16
 800db8a:	d115      	bne.n	800dbb8 <_strtoul_l.isra.0+0x54>
 800db8c:	2c30      	cmp	r4, #48	@ 0x30
 800db8e:	d10d      	bne.n	800dbac <_strtoul_l.isra.0+0x48>
 800db90:	7828      	ldrb	r0, [r5, #0]
 800db92:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 800db96:	2858      	cmp	r0, #88	@ 0x58
 800db98:	d108      	bne.n	800dbac <_strtoul_l.isra.0+0x48>
 800db9a:	786c      	ldrb	r4, [r5, #1]
 800db9c:	3502      	adds	r5, #2
 800db9e:	2310      	movs	r3, #16
 800dba0:	e00a      	b.n	800dbb8 <_strtoul_l.isra.0+0x54>
 800dba2:	2c2b      	cmp	r4, #43	@ 0x2b
 800dba4:	bf04      	itt	eq
 800dba6:	782c      	ldrbeq	r4, [r5, #0]
 800dba8:	1c85      	addeq	r5, r0, #2
 800dbaa:	e7ec      	b.n	800db86 <_strtoul_l.isra.0+0x22>
 800dbac:	2b00      	cmp	r3, #0
 800dbae:	d1f6      	bne.n	800db9e <_strtoul_l.isra.0+0x3a>
 800dbb0:	2c30      	cmp	r4, #48	@ 0x30
 800dbb2:	bf14      	ite	ne
 800dbb4:	230a      	movne	r3, #10
 800dbb6:	2308      	moveq	r3, #8
 800dbb8:	f04f 38ff 	mov.w	r8, #4294967295
 800dbbc:	2600      	movs	r6, #0
 800dbbe:	fbb8 f8f3 	udiv	r8, r8, r3
 800dbc2:	fb03 f908 	mul.w	r9, r3, r8
 800dbc6:	ea6f 0909 	mvn.w	r9, r9
 800dbca:	4630      	mov	r0, r6
 800dbcc:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 800dbd0:	f1bc 0f09 	cmp.w	ip, #9
 800dbd4:	d810      	bhi.n	800dbf8 <_strtoul_l.isra.0+0x94>
 800dbd6:	4664      	mov	r4, ip
 800dbd8:	42a3      	cmp	r3, r4
 800dbda:	dd1e      	ble.n	800dc1a <_strtoul_l.isra.0+0xb6>
 800dbdc:	f1b6 3fff 	cmp.w	r6, #4294967295
 800dbe0:	d007      	beq.n	800dbf2 <_strtoul_l.isra.0+0x8e>
 800dbe2:	4580      	cmp	r8, r0
 800dbe4:	d316      	bcc.n	800dc14 <_strtoul_l.isra.0+0xb0>
 800dbe6:	d101      	bne.n	800dbec <_strtoul_l.isra.0+0x88>
 800dbe8:	45a1      	cmp	r9, r4
 800dbea:	db13      	blt.n	800dc14 <_strtoul_l.isra.0+0xb0>
 800dbec:	fb00 4003 	mla	r0, r0, r3, r4
 800dbf0:	2601      	movs	r6, #1
 800dbf2:	f815 4b01 	ldrb.w	r4, [r5], #1
 800dbf6:	e7e9      	b.n	800dbcc <_strtoul_l.isra.0+0x68>
 800dbf8:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 800dbfc:	f1bc 0f19 	cmp.w	ip, #25
 800dc00:	d801      	bhi.n	800dc06 <_strtoul_l.isra.0+0xa2>
 800dc02:	3c37      	subs	r4, #55	@ 0x37
 800dc04:	e7e8      	b.n	800dbd8 <_strtoul_l.isra.0+0x74>
 800dc06:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 800dc0a:	f1bc 0f19 	cmp.w	ip, #25
 800dc0e:	d804      	bhi.n	800dc1a <_strtoul_l.isra.0+0xb6>
 800dc10:	3c57      	subs	r4, #87	@ 0x57
 800dc12:	e7e1      	b.n	800dbd8 <_strtoul_l.isra.0+0x74>
 800dc14:	f04f 36ff 	mov.w	r6, #4294967295
 800dc18:	e7eb      	b.n	800dbf2 <_strtoul_l.isra.0+0x8e>
 800dc1a:	1c73      	adds	r3, r6, #1
 800dc1c:	d106      	bne.n	800dc2c <_strtoul_l.isra.0+0xc8>
 800dc1e:	2322      	movs	r3, #34	@ 0x22
 800dc20:	f8ce 3000 	str.w	r3, [lr]
 800dc24:	4630      	mov	r0, r6
 800dc26:	b932      	cbnz	r2, 800dc36 <_strtoul_l.isra.0+0xd2>
 800dc28:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800dc2c:	b107      	cbz	r7, 800dc30 <_strtoul_l.isra.0+0xcc>
 800dc2e:	4240      	negs	r0, r0
 800dc30:	2a00      	cmp	r2, #0
 800dc32:	d0f9      	beq.n	800dc28 <_strtoul_l.isra.0+0xc4>
 800dc34:	b106      	cbz	r6, 800dc38 <_strtoul_l.isra.0+0xd4>
 800dc36:	1e69      	subs	r1, r5, #1
 800dc38:	6011      	str	r1, [r2, #0]
 800dc3a:	e7f5      	b.n	800dc28 <_strtoul_l.isra.0+0xc4>
 800dc3c:	08010609 	.word	0x08010609

0800dc40 <_strtoul_r>:
 800dc40:	f7ff bf90 	b.w	800db64 <_strtoul_l.isra.0>

0800dc44 <fiprintf>:
 800dc44:	b40e      	push	{r1, r2, r3}
 800dc46:	b503      	push	{r0, r1, lr}
 800dc48:	4601      	mov	r1, r0
 800dc4a:	ab03      	add	r3, sp, #12
 800dc4c:	4805      	ldr	r0, [pc, #20]	@ (800dc64 <fiprintf+0x20>)
 800dc4e:	f853 2b04 	ldr.w	r2, [r3], #4
 800dc52:	6800      	ldr	r0, [r0, #0]
 800dc54:	9301      	str	r3, [sp, #4]
 800dc56:	f000 f83f 	bl	800dcd8 <_vfiprintf_r>
 800dc5a:	b002      	add	sp, #8
 800dc5c:	f85d eb04 	ldr.w	lr, [sp], #4
 800dc60:	b003      	add	sp, #12
 800dc62:	4770      	bx	lr
 800dc64:	200001cc 	.word	0x200001cc

0800dc68 <abort>:
 800dc68:	b508      	push	{r3, lr}
 800dc6a:	2006      	movs	r0, #6
 800dc6c:	f000 fa08 	bl	800e080 <raise>
 800dc70:	2001      	movs	r0, #1
 800dc72:	f7f6 f854 	bl	8003d1e <_exit>

0800dc76 <_malloc_usable_size_r>:
 800dc76:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800dc7a:	1f18      	subs	r0, r3, #4
 800dc7c:	2b00      	cmp	r3, #0
 800dc7e:	bfbc      	itt	lt
 800dc80:	580b      	ldrlt	r3, [r1, r0]
 800dc82:	18c0      	addlt	r0, r0, r3
 800dc84:	4770      	bx	lr

0800dc86 <__sfputc_r>:
 800dc86:	6893      	ldr	r3, [r2, #8]
 800dc88:	3b01      	subs	r3, #1
 800dc8a:	2b00      	cmp	r3, #0
 800dc8c:	b410      	push	{r4}
 800dc8e:	6093      	str	r3, [r2, #8]
 800dc90:	da08      	bge.n	800dca4 <__sfputc_r+0x1e>
 800dc92:	6994      	ldr	r4, [r2, #24]
 800dc94:	42a3      	cmp	r3, r4
 800dc96:	db01      	blt.n	800dc9c <__sfputc_r+0x16>
 800dc98:	290a      	cmp	r1, #10
 800dc9a:	d103      	bne.n	800dca4 <__sfputc_r+0x1e>
 800dc9c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800dca0:	f000 b932 	b.w	800df08 <__swbuf_r>
 800dca4:	6813      	ldr	r3, [r2, #0]
 800dca6:	1c58      	adds	r0, r3, #1
 800dca8:	6010      	str	r0, [r2, #0]
 800dcaa:	7019      	strb	r1, [r3, #0]
 800dcac:	4608      	mov	r0, r1
 800dcae:	f85d 4b04 	ldr.w	r4, [sp], #4
 800dcb2:	4770      	bx	lr

0800dcb4 <__sfputs_r>:
 800dcb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dcb6:	4606      	mov	r6, r0
 800dcb8:	460f      	mov	r7, r1
 800dcba:	4614      	mov	r4, r2
 800dcbc:	18d5      	adds	r5, r2, r3
 800dcbe:	42ac      	cmp	r4, r5
 800dcc0:	d101      	bne.n	800dcc6 <__sfputs_r+0x12>
 800dcc2:	2000      	movs	r0, #0
 800dcc4:	e007      	b.n	800dcd6 <__sfputs_r+0x22>
 800dcc6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dcca:	463a      	mov	r2, r7
 800dccc:	4630      	mov	r0, r6
 800dcce:	f7ff ffda 	bl	800dc86 <__sfputc_r>
 800dcd2:	1c43      	adds	r3, r0, #1
 800dcd4:	d1f3      	bne.n	800dcbe <__sfputs_r+0xa>
 800dcd6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800dcd8 <_vfiprintf_r>:
 800dcd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dcdc:	460d      	mov	r5, r1
 800dcde:	b09d      	sub	sp, #116	@ 0x74
 800dce0:	4614      	mov	r4, r2
 800dce2:	4698      	mov	r8, r3
 800dce4:	4606      	mov	r6, r0
 800dce6:	b118      	cbz	r0, 800dcf0 <_vfiprintf_r+0x18>
 800dce8:	6a03      	ldr	r3, [r0, #32]
 800dcea:	b90b      	cbnz	r3, 800dcf0 <_vfiprintf_r+0x18>
 800dcec:	f7fd f810 	bl	800ad10 <__sinit>
 800dcf0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800dcf2:	07d9      	lsls	r1, r3, #31
 800dcf4:	d405      	bmi.n	800dd02 <_vfiprintf_r+0x2a>
 800dcf6:	89ab      	ldrh	r3, [r5, #12]
 800dcf8:	059a      	lsls	r2, r3, #22
 800dcfa:	d402      	bmi.n	800dd02 <_vfiprintf_r+0x2a>
 800dcfc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800dcfe:	f7fd f996 	bl	800b02e <__retarget_lock_acquire_recursive>
 800dd02:	89ab      	ldrh	r3, [r5, #12]
 800dd04:	071b      	lsls	r3, r3, #28
 800dd06:	d501      	bpl.n	800dd0c <_vfiprintf_r+0x34>
 800dd08:	692b      	ldr	r3, [r5, #16]
 800dd0a:	b99b      	cbnz	r3, 800dd34 <_vfiprintf_r+0x5c>
 800dd0c:	4629      	mov	r1, r5
 800dd0e:	4630      	mov	r0, r6
 800dd10:	f000 f938 	bl	800df84 <__swsetup_r>
 800dd14:	b170      	cbz	r0, 800dd34 <_vfiprintf_r+0x5c>
 800dd16:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800dd18:	07dc      	lsls	r4, r3, #31
 800dd1a:	d504      	bpl.n	800dd26 <_vfiprintf_r+0x4e>
 800dd1c:	f04f 30ff 	mov.w	r0, #4294967295
 800dd20:	b01d      	add	sp, #116	@ 0x74
 800dd22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dd26:	89ab      	ldrh	r3, [r5, #12]
 800dd28:	0598      	lsls	r0, r3, #22
 800dd2a:	d4f7      	bmi.n	800dd1c <_vfiprintf_r+0x44>
 800dd2c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800dd2e:	f7fd f97f 	bl	800b030 <__retarget_lock_release_recursive>
 800dd32:	e7f3      	b.n	800dd1c <_vfiprintf_r+0x44>
 800dd34:	2300      	movs	r3, #0
 800dd36:	9309      	str	r3, [sp, #36]	@ 0x24
 800dd38:	2320      	movs	r3, #32
 800dd3a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800dd3e:	f8cd 800c 	str.w	r8, [sp, #12]
 800dd42:	2330      	movs	r3, #48	@ 0x30
 800dd44:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800def4 <_vfiprintf_r+0x21c>
 800dd48:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800dd4c:	f04f 0901 	mov.w	r9, #1
 800dd50:	4623      	mov	r3, r4
 800dd52:	469a      	mov	sl, r3
 800dd54:	f813 2b01 	ldrb.w	r2, [r3], #1
 800dd58:	b10a      	cbz	r2, 800dd5e <_vfiprintf_r+0x86>
 800dd5a:	2a25      	cmp	r2, #37	@ 0x25
 800dd5c:	d1f9      	bne.n	800dd52 <_vfiprintf_r+0x7a>
 800dd5e:	ebba 0b04 	subs.w	fp, sl, r4
 800dd62:	d00b      	beq.n	800dd7c <_vfiprintf_r+0xa4>
 800dd64:	465b      	mov	r3, fp
 800dd66:	4622      	mov	r2, r4
 800dd68:	4629      	mov	r1, r5
 800dd6a:	4630      	mov	r0, r6
 800dd6c:	f7ff ffa2 	bl	800dcb4 <__sfputs_r>
 800dd70:	3001      	adds	r0, #1
 800dd72:	f000 80a7 	beq.w	800dec4 <_vfiprintf_r+0x1ec>
 800dd76:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800dd78:	445a      	add	r2, fp
 800dd7a:	9209      	str	r2, [sp, #36]	@ 0x24
 800dd7c:	f89a 3000 	ldrb.w	r3, [sl]
 800dd80:	2b00      	cmp	r3, #0
 800dd82:	f000 809f 	beq.w	800dec4 <_vfiprintf_r+0x1ec>
 800dd86:	2300      	movs	r3, #0
 800dd88:	f04f 32ff 	mov.w	r2, #4294967295
 800dd8c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800dd90:	f10a 0a01 	add.w	sl, sl, #1
 800dd94:	9304      	str	r3, [sp, #16]
 800dd96:	9307      	str	r3, [sp, #28]
 800dd98:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800dd9c:	931a      	str	r3, [sp, #104]	@ 0x68
 800dd9e:	4654      	mov	r4, sl
 800dda0:	2205      	movs	r2, #5
 800dda2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dda6:	4853      	ldr	r0, [pc, #332]	@ (800def4 <_vfiprintf_r+0x21c>)
 800dda8:	f7f2 fa42 	bl	8000230 <memchr>
 800ddac:	9a04      	ldr	r2, [sp, #16]
 800ddae:	b9d8      	cbnz	r0, 800dde8 <_vfiprintf_r+0x110>
 800ddb0:	06d1      	lsls	r1, r2, #27
 800ddb2:	bf44      	itt	mi
 800ddb4:	2320      	movmi	r3, #32
 800ddb6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ddba:	0713      	lsls	r3, r2, #28
 800ddbc:	bf44      	itt	mi
 800ddbe:	232b      	movmi	r3, #43	@ 0x2b
 800ddc0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ddc4:	f89a 3000 	ldrb.w	r3, [sl]
 800ddc8:	2b2a      	cmp	r3, #42	@ 0x2a
 800ddca:	d015      	beq.n	800ddf8 <_vfiprintf_r+0x120>
 800ddcc:	9a07      	ldr	r2, [sp, #28]
 800ddce:	4654      	mov	r4, sl
 800ddd0:	2000      	movs	r0, #0
 800ddd2:	f04f 0c0a 	mov.w	ip, #10
 800ddd6:	4621      	mov	r1, r4
 800ddd8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800dddc:	3b30      	subs	r3, #48	@ 0x30
 800ddde:	2b09      	cmp	r3, #9
 800dde0:	d94b      	bls.n	800de7a <_vfiprintf_r+0x1a2>
 800dde2:	b1b0      	cbz	r0, 800de12 <_vfiprintf_r+0x13a>
 800dde4:	9207      	str	r2, [sp, #28]
 800dde6:	e014      	b.n	800de12 <_vfiprintf_r+0x13a>
 800dde8:	eba0 0308 	sub.w	r3, r0, r8
 800ddec:	fa09 f303 	lsl.w	r3, r9, r3
 800ddf0:	4313      	orrs	r3, r2
 800ddf2:	9304      	str	r3, [sp, #16]
 800ddf4:	46a2      	mov	sl, r4
 800ddf6:	e7d2      	b.n	800dd9e <_vfiprintf_r+0xc6>
 800ddf8:	9b03      	ldr	r3, [sp, #12]
 800ddfa:	1d19      	adds	r1, r3, #4
 800ddfc:	681b      	ldr	r3, [r3, #0]
 800ddfe:	9103      	str	r1, [sp, #12]
 800de00:	2b00      	cmp	r3, #0
 800de02:	bfbb      	ittet	lt
 800de04:	425b      	neglt	r3, r3
 800de06:	f042 0202 	orrlt.w	r2, r2, #2
 800de0a:	9307      	strge	r3, [sp, #28]
 800de0c:	9307      	strlt	r3, [sp, #28]
 800de0e:	bfb8      	it	lt
 800de10:	9204      	strlt	r2, [sp, #16]
 800de12:	7823      	ldrb	r3, [r4, #0]
 800de14:	2b2e      	cmp	r3, #46	@ 0x2e
 800de16:	d10a      	bne.n	800de2e <_vfiprintf_r+0x156>
 800de18:	7863      	ldrb	r3, [r4, #1]
 800de1a:	2b2a      	cmp	r3, #42	@ 0x2a
 800de1c:	d132      	bne.n	800de84 <_vfiprintf_r+0x1ac>
 800de1e:	9b03      	ldr	r3, [sp, #12]
 800de20:	1d1a      	adds	r2, r3, #4
 800de22:	681b      	ldr	r3, [r3, #0]
 800de24:	9203      	str	r2, [sp, #12]
 800de26:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800de2a:	3402      	adds	r4, #2
 800de2c:	9305      	str	r3, [sp, #20]
 800de2e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800df04 <_vfiprintf_r+0x22c>
 800de32:	7821      	ldrb	r1, [r4, #0]
 800de34:	2203      	movs	r2, #3
 800de36:	4650      	mov	r0, sl
 800de38:	f7f2 f9fa 	bl	8000230 <memchr>
 800de3c:	b138      	cbz	r0, 800de4e <_vfiprintf_r+0x176>
 800de3e:	9b04      	ldr	r3, [sp, #16]
 800de40:	eba0 000a 	sub.w	r0, r0, sl
 800de44:	2240      	movs	r2, #64	@ 0x40
 800de46:	4082      	lsls	r2, r0
 800de48:	4313      	orrs	r3, r2
 800de4a:	3401      	adds	r4, #1
 800de4c:	9304      	str	r3, [sp, #16]
 800de4e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800de52:	4829      	ldr	r0, [pc, #164]	@ (800def8 <_vfiprintf_r+0x220>)
 800de54:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800de58:	2206      	movs	r2, #6
 800de5a:	f7f2 f9e9 	bl	8000230 <memchr>
 800de5e:	2800      	cmp	r0, #0
 800de60:	d03f      	beq.n	800dee2 <_vfiprintf_r+0x20a>
 800de62:	4b26      	ldr	r3, [pc, #152]	@ (800defc <_vfiprintf_r+0x224>)
 800de64:	bb1b      	cbnz	r3, 800deae <_vfiprintf_r+0x1d6>
 800de66:	9b03      	ldr	r3, [sp, #12]
 800de68:	3307      	adds	r3, #7
 800de6a:	f023 0307 	bic.w	r3, r3, #7
 800de6e:	3308      	adds	r3, #8
 800de70:	9303      	str	r3, [sp, #12]
 800de72:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800de74:	443b      	add	r3, r7
 800de76:	9309      	str	r3, [sp, #36]	@ 0x24
 800de78:	e76a      	b.n	800dd50 <_vfiprintf_r+0x78>
 800de7a:	fb0c 3202 	mla	r2, ip, r2, r3
 800de7e:	460c      	mov	r4, r1
 800de80:	2001      	movs	r0, #1
 800de82:	e7a8      	b.n	800ddd6 <_vfiprintf_r+0xfe>
 800de84:	2300      	movs	r3, #0
 800de86:	3401      	adds	r4, #1
 800de88:	9305      	str	r3, [sp, #20]
 800de8a:	4619      	mov	r1, r3
 800de8c:	f04f 0c0a 	mov.w	ip, #10
 800de90:	4620      	mov	r0, r4
 800de92:	f810 2b01 	ldrb.w	r2, [r0], #1
 800de96:	3a30      	subs	r2, #48	@ 0x30
 800de98:	2a09      	cmp	r2, #9
 800de9a:	d903      	bls.n	800dea4 <_vfiprintf_r+0x1cc>
 800de9c:	2b00      	cmp	r3, #0
 800de9e:	d0c6      	beq.n	800de2e <_vfiprintf_r+0x156>
 800dea0:	9105      	str	r1, [sp, #20]
 800dea2:	e7c4      	b.n	800de2e <_vfiprintf_r+0x156>
 800dea4:	fb0c 2101 	mla	r1, ip, r1, r2
 800dea8:	4604      	mov	r4, r0
 800deaa:	2301      	movs	r3, #1
 800deac:	e7f0      	b.n	800de90 <_vfiprintf_r+0x1b8>
 800deae:	ab03      	add	r3, sp, #12
 800deb0:	9300      	str	r3, [sp, #0]
 800deb2:	462a      	mov	r2, r5
 800deb4:	4b12      	ldr	r3, [pc, #72]	@ (800df00 <_vfiprintf_r+0x228>)
 800deb6:	a904      	add	r1, sp, #16
 800deb8:	4630      	mov	r0, r6
 800deba:	f7fc fae7 	bl	800a48c <_printf_float>
 800debe:	4607      	mov	r7, r0
 800dec0:	1c78      	adds	r0, r7, #1
 800dec2:	d1d6      	bne.n	800de72 <_vfiprintf_r+0x19a>
 800dec4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800dec6:	07d9      	lsls	r1, r3, #31
 800dec8:	d405      	bmi.n	800ded6 <_vfiprintf_r+0x1fe>
 800deca:	89ab      	ldrh	r3, [r5, #12]
 800decc:	059a      	lsls	r2, r3, #22
 800dece:	d402      	bmi.n	800ded6 <_vfiprintf_r+0x1fe>
 800ded0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ded2:	f7fd f8ad 	bl	800b030 <__retarget_lock_release_recursive>
 800ded6:	89ab      	ldrh	r3, [r5, #12]
 800ded8:	065b      	lsls	r3, r3, #25
 800deda:	f53f af1f 	bmi.w	800dd1c <_vfiprintf_r+0x44>
 800dede:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800dee0:	e71e      	b.n	800dd20 <_vfiprintf_r+0x48>
 800dee2:	ab03      	add	r3, sp, #12
 800dee4:	9300      	str	r3, [sp, #0]
 800dee6:	462a      	mov	r2, r5
 800dee8:	4b05      	ldr	r3, [pc, #20]	@ (800df00 <_vfiprintf_r+0x228>)
 800deea:	a904      	add	r1, sp, #16
 800deec:	4630      	mov	r0, r6
 800deee:	f7fc fd65 	bl	800a9bc <_printf_i>
 800def2:	e7e4      	b.n	800debe <_vfiprintf_r+0x1e6>
 800def4:	0801054e 	.word	0x0801054e
 800def8:	08010558 	.word	0x08010558
 800defc:	0800a48d 	.word	0x0800a48d
 800df00:	0800dcb5 	.word	0x0800dcb5
 800df04:	08010554 	.word	0x08010554

0800df08 <__swbuf_r>:
 800df08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800df0a:	460e      	mov	r6, r1
 800df0c:	4614      	mov	r4, r2
 800df0e:	4605      	mov	r5, r0
 800df10:	b118      	cbz	r0, 800df1a <__swbuf_r+0x12>
 800df12:	6a03      	ldr	r3, [r0, #32]
 800df14:	b90b      	cbnz	r3, 800df1a <__swbuf_r+0x12>
 800df16:	f7fc fefb 	bl	800ad10 <__sinit>
 800df1a:	69a3      	ldr	r3, [r4, #24]
 800df1c:	60a3      	str	r3, [r4, #8]
 800df1e:	89a3      	ldrh	r3, [r4, #12]
 800df20:	071a      	lsls	r2, r3, #28
 800df22:	d501      	bpl.n	800df28 <__swbuf_r+0x20>
 800df24:	6923      	ldr	r3, [r4, #16]
 800df26:	b943      	cbnz	r3, 800df3a <__swbuf_r+0x32>
 800df28:	4621      	mov	r1, r4
 800df2a:	4628      	mov	r0, r5
 800df2c:	f000 f82a 	bl	800df84 <__swsetup_r>
 800df30:	b118      	cbz	r0, 800df3a <__swbuf_r+0x32>
 800df32:	f04f 37ff 	mov.w	r7, #4294967295
 800df36:	4638      	mov	r0, r7
 800df38:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800df3a:	6823      	ldr	r3, [r4, #0]
 800df3c:	6922      	ldr	r2, [r4, #16]
 800df3e:	1a98      	subs	r0, r3, r2
 800df40:	6963      	ldr	r3, [r4, #20]
 800df42:	b2f6      	uxtb	r6, r6
 800df44:	4283      	cmp	r3, r0
 800df46:	4637      	mov	r7, r6
 800df48:	dc05      	bgt.n	800df56 <__swbuf_r+0x4e>
 800df4a:	4621      	mov	r1, r4
 800df4c:	4628      	mov	r0, r5
 800df4e:	f7ff fce3 	bl	800d918 <_fflush_r>
 800df52:	2800      	cmp	r0, #0
 800df54:	d1ed      	bne.n	800df32 <__swbuf_r+0x2a>
 800df56:	68a3      	ldr	r3, [r4, #8]
 800df58:	3b01      	subs	r3, #1
 800df5a:	60a3      	str	r3, [r4, #8]
 800df5c:	6823      	ldr	r3, [r4, #0]
 800df5e:	1c5a      	adds	r2, r3, #1
 800df60:	6022      	str	r2, [r4, #0]
 800df62:	701e      	strb	r6, [r3, #0]
 800df64:	6962      	ldr	r2, [r4, #20]
 800df66:	1c43      	adds	r3, r0, #1
 800df68:	429a      	cmp	r2, r3
 800df6a:	d004      	beq.n	800df76 <__swbuf_r+0x6e>
 800df6c:	89a3      	ldrh	r3, [r4, #12]
 800df6e:	07db      	lsls	r3, r3, #31
 800df70:	d5e1      	bpl.n	800df36 <__swbuf_r+0x2e>
 800df72:	2e0a      	cmp	r6, #10
 800df74:	d1df      	bne.n	800df36 <__swbuf_r+0x2e>
 800df76:	4621      	mov	r1, r4
 800df78:	4628      	mov	r0, r5
 800df7a:	f7ff fccd 	bl	800d918 <_fflush_r>
 800df7e:	2800      	cmp	r0, #0
 800df80:	d0d9      	beq.n	800df36 <__swbuf_r+0x2e>
 800df82:	e7d6      	b.n	800df32 <__swbuf_r+0x2a>

0800df84 <__swsetup_r>:
 800df84:	b538      	push	{r3, r4, r5, lr}
 800df86:	4b29      	ldr	r3, [pc, #164]	@ (800e02c <__swsetup_r+0xa8>)
 800df88:	4605      	mov	r5, r0
 800df8a:	6818      	ldr	r0, [r3, #0]
 800df8c:	460c      	mov	r4, r1
 800df8e:	b118      	cbz	r0, 800df98 <__swsetup_r+0x14>
 800df90:	6a03      	ldr	r3, [r0, #32]
 800df92:	b90b      	cbnz	r3, 800df98 <__swsetup_r+0x14>
 800df94:	f7fc febc 	bl	800ad10 <__sinit>
 800df98:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800df9c:	0719      	lsls	r1, r3, #28
 800df9e:	d422      	bmi.n	800dfe6 <__swsetup_r+0x62>
 800dfa0:	06da      	lsls	r2, r3, #27
 800dfa2:	d407      	bmi.n	800dfb4 <__swsetup_r+0x30>
 800dfa4:	2209      	movs	r2, #9
 800dfa6:	602a      	str	r2, [r5, #0]
 800dfa8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800dfac:	81a3      	strh	r3, [r4, #12]
 800dfae:	f04f 30ff 	mov.w	r0, #4294967295
 800dfb2:	e033      	b.n	800e01c <__swsetup_r+0x98>
 800dfb4:	0758      	lsls	r0, r3, #29
 800dfb6:	d512      	bpl.n	800dfde <__swsetup_r+0x5a>
 800dfb8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800dfba:	b141      	cbz	r1, 800dfce <__swsetup_r+0x4a>
 800dfbc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800dfc0:	4299      	cmp	r1, r3
 800dfc2:	d002      	beq.n	800dfca <__swsetup_r+0x46>
 800dfc4:	4628      	mov	r0, r5
 800dfc6:	f7fd feab 	bl	800bd20 <_free_r>
 800dfca:	2300      	movs	r3, #0
 800dfcc:	6363      	str	r3, [r4, #52]	@ 0x34
 800dfce:	89a3      	ldrh	r3, [r4, #12]
 800dfd0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800dfd4:	81a3      	strh	r3, [r4, #12]
 800dfd6:	2300      	movs	r3, #0
 800dfd8:	6063      	str	r3, [r4, #4]
 800dfda:	6923      	ldr	r3, [r4, #16]
 800dfdc:	6023      	str	r3, [r4, #0]
 800dfde:	89a3      	ldrh	r3, [r4, #12]
 800dfe0:	f043 0308 	orr.w	r3, r3, #8
 800dfe4:	81a3      	strh	r3, [r4, #12]
 800dfe6:	6923      	ldr	r3, [r4, #16]
 800dfe8:	b94b      	cbnz	r3, 800dffe <__swsetup_r+0x7a>
 800dfea:	89a3      	ldrh	r3, [r4, #12]
 800dfec:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800dff0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800dff4:	d003      	beq.n	800dffe <__swsetup_r+0x7a>
 800dff6:	4621      	mov	r1, r4
 800dff8:	4628      	mov	r0, r5
 800dffa:	f000 f883 	bl	800e104 <__smakebuf_r>
 800dffe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e002:	f013 0201 	ands.w	r2, r3, #1
 800e006:	d00a      	beq.n	800e01e <__swsetup_r+0x9a>
 800e008:	2200      	movs	r2, #0
 800e00a:	60a2      	str	r2, [r4, #8]
 800e00c:	6962      	ldr	r2, [r4, #20]
 800e00e:	4252      	negs	r2, r2
 800e010:	61a2      	str	r2, [r4, #24]
 800e012:	6922      	ldr	r2, [r4, #16]
 800e014:	b942      	cbnz	r2, 800e028 <__swsetup_r+0xa4>
 800e016:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800e01a:	d1c5      	bne.n	800dfa8 <__swsetup_r+0x24>
 800e01c:	bd38      	pop	{r3, r4, r5, pc}
 800e01e:	0799      	lsls	r1, r3, #30
 800e020:	bf58      	it	pl
 800e022:	6962      	ldrpl	r2, [r4, #20]
 800e024:	60a2      	str	r2, [r4, #8]
 800e026:	e7f4      	b.n	800e012 <__swsetup_r+0x8e>
 800e028:	2000      	movs	r0, #0
 800e02a:	e7f7      	b.n	800e01c <__swsetup_r+0x98>
 800e02c:	200001cc 	.word	0x200001cc

0800e030 <_raise_r>:
 800e030:	291f      	cmp	r1, #31
 800e032:	b538      	push	{r3, r4, r5, lr}
 800e034:	4605      	mov	r5, r0
 800e036:	460c      	mov	r4, r1
 800e038:	d904      	bls.n	800e044 <_raise_r+0x14>
 800e03a:	2316      	movs	r3, #22
 800e03c:	6003      	str	r3, [r0, #0]
 800e03e:	f04f 30ff 	mov.w	r0, #4294967295
 800e042:	bd38      	pop	{r3, r4, r5, pc}
 800e044:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800e046:	b112      	cbz	r2, 800e04e <_raise_r+0x1e>
 800e048:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e04c:	b94b      	cbnz	r3, 800e062 <_raise_r+0x32>
 800e04e:	4628      	mov	r0, r5
 800e050:	f000 f830 	bl	800e0b4 <_getpid_r>
 800e054:	4622      	mov	r2, r4
 800e056:	4601      	mov	r1, r0
 800e058:	4628      	mov	r0, r5
 800e05a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e05e:	f000 b817 	b.w	800e090 <_kill_r>
 800e062:	2b01      	cmp	r3, #1
 800e064:	d00a      	beq.n	800e07c <_raise_r+0x4c>
 800e066:	1c59      	adds	r1, r3, #1
 800e068:	d103      	bne.n	800e072 <_raise_r+0x42>
 800e06a:	2316      	movs	r3, #22
 800e06c:	6003      	str	r3, [r0, #0]
 800e06e:	2001      	movs	r0, #1
 800e070:	e7e7      	b.n	800e042 <_raise_r+0x12>
 800e072:	2100      	movs	r1, #0
 800e074:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800e078:	4620      	mov	r0, r4
 800e07a:	4798      	blx	r3
 800e07c:	2000      	movs	r0, #0
 800e07e:	e7e0      	b.n	800e042 <_raise_r+0x12>

0800e080 <raise>:
 800e080:	4b02      	ldr	r3, [pc, #8]	@ (800e08c <raise+0xc>)
 800e082:	4601      	mov	r1, r0
 800e084:	6818      	ldr	r0, [r3, #0]
 800e086:	f7ff bfd3 	b.w	800e030 <_raise_r>
 800e08a:	bf00      	nop
 800e08c:	200001cc 	.word	0x200001cc

0800e090 <_kill_r>:
 800e090:	b538      	push	{r3, r4, r5, lr}
 800e092:	4d07      	ldr	r5, [pc, #28]	@ (800e0b0 <_kill_r+0x20>)
 800e094:	2300      	movs	r3, #0
 800e096:	4604      	mov	r4, r0
 800e098:	4608      	mov	r0, r1
 800e09a:	4611      	mov	r1, r2
 800e09c:	602b      	str	r3, [r5, #0]
 800e09e:	f7f5 fe2e 	bl	8003cfe <_kill>
 800e0a2:	1c43      	adds	r3, r0, #1
 800e0a4:	d102      	bne.n	800e0ac <_kill_r+0x1c>
 800e0a6:	682b      	ldr	r3, [r5, #0]
 800e0a8:	b103      	cbz	r3, 800e0ac <_kill_r+0x1c>
 800e0aa:	6023      	str	r3, [r4, #0]
 800e0ac:	bd38      	pop	{r3, r4, r5, pc}
 800e0ae:	bf00      	nop
 800e0b0:	20000c14 	.word	0x20000c14

0800e0b4 <_getpid_r>:
 800e0b4:	f7f5 be1b 	b.w	8003cee <_getpid>

0800e0b8 <__swhatbuf_r>:
 800e0b8:	b570      	push	{r4, r5, r6, lr}
 800e0ba:	460c      	mov	r4, r1
 800e0bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e0c0:	2900      	cmp	r1, #0
 800e0c2:	b096      	sub	sp, #88	@ 0x58
 800e0c4:	4615      	mov	r5, r2
 800e0c6:	461e      	mov	r6, r3
 800e0c8:	da0d      	bge.n	800e0e6 <__swhatbuf_r+0x2e>
 800e0ca:	89a3      	ldrh	r3, [r4, #12]
 800e0cc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800e0d0:	f04f 0100 	mov.w	r1, #0
 800e0d4:	bf14      	ite	ne
 800e0d6:	2340      	movne	r3, #64	@ 0x40
 800e0d8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800e0dc:	2000      	movs	r0, #0
 800e0de:	6031      	str	r1, [r6, #0]
 800e0e0:	602b      	str	r3, [r5, #0]
 800e0e2:	b016      	add	sp, #88	@ 0x58
 800e0e4:	bd70      	pop	{r4, r5, r6, pc}
 800e0e6:	466a      	mov	r2, sp
 800e0e8:	f000 f848 	bl	800e17c <_fstat_r>
 800e0ec:	2800      	cmp	r0, #0
 800e0ee:	dbec      	blt.n	800e0ca <__swhatbuf_r+0x12>
 800e0f0:	9901      	ldr	r1, [sp, #4]
 800e0f2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800e0f6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800e0fa:	4259      	negs	r1, r3
 800e0fc:	4159      	adcs	r1, r3
 800e0fe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e102:	e7eb      	b.n	800e0dc <__swhatbuf_r+0x24>

0800e104 <__smakebuf_r>:
 800e104:	898b      	ldrh	r3, [r1, #12]
 800e106:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e108:	079d      	lsls	r5, r3, #30
 800e10a:	4606      	mov	r6, r0
 800e10c:	460c      	mov	r4, r1
 800e10e:	d507      	bpl.n	800e120 <__smakebuf_r+0x1c>
 800e110:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800e114:	6023      	str	r3, [r4, #0]
 800e116:	6123      	str	r3, [r4, #16]
 800e118:	2301      	movs	r3, #1
 800e11a:	6163      	str	r3, [r4, #20]
 800e11c:	b003      	add	sp, #12
 800e11e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e120:	ab01      	add	r3, sp, #4
 800e122:	466a      	mov	r2, sp
 800e124:	f7ff ffc8 	bl	800e0b8 <__swhatbuf_r>
 800e128:	9f00      	ldr	r7, [sp, #0]
 800e12a:	4605      	mov	r5, r0
 800e12c:	4639      	mov	r1, r7
 800e12e:	4630      	mov	r0, r6
 800e130:	f7fe f9a4 	bl	800c47c <_malloc_r>
 800e134:	b948      	cbnz	r0, 800e14a <__smakebuf_r+0x46>
 800e136:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e13a:	059a      	lsls	r2, r3, #22
 800e13c:	d4ee      	bmi.n	800e11c <__smakebuf_r+0x18>
 800e13e:	f023 0303 	bic.w	r3, r3, #3
 800e142:	f043 0302 	orr.w	r3, r3, #2
 800e146:	81a3      	strh	r3, [r4, #12]
 800e148:	e7e2      	b.n	800e110 <__smakebuf_r+0xc>
 800e14a:	89a3      	ldrh	r3, [r4, #12]
 800e14c:	6020      	str	r0, [r4, #0]
 800e14e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e152:	81a3      	strh	r3, [r4, #12]
 800e154:	9b01      	ldr	r3, [sp, #4]
 800e156:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800e15a:	b15b      	cbz	r3, 800e174 <__smakebuf_r+0x70>
 800e15c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e160:	4630      	mov	r0, r6
 800e162:	f000 f81d 	bl	800e1a0 <_isatty_r>
 800e166:	b128      	cbz	r0, 800e174 <__smakebuf_r+0x70>
 800e168:	89a3      	ldrh	r3, [r4, #12]
 800e16a:	f023 0303 	bic.w	r3, r3, #3
 800e16e:	f043 0301 	orr.w	r3, r3, #1
 800e172:	81a3      	strh	r3, [r4, #12]
 800e174:	89a3      	ldrh	r3, [r4, #12]
 800e176:	431d      	orrs	r5, r3
 800e178:	81a5      	strh	r5, [r4, #12]
 800e17a:	e7cf      	b.n	800e11c <__smakebuf_r+0x18>

0800e17c <_fstat_r>:
 800e17c:	b538      	push	{r3, r4, r5, lr}
 800e17e:	4d07      	ldr	r5, [pc, #28]	@ (800e19c <_fstat_r+0x20>)
 800e180:	2300      	movs	r3, #0
 800e182:	4604      	mov	r4, r0
 800e184:	4608      	mov	r0, r1
 800e186:	4611      	mov	r1, r2
 800e188:	602b      	str	r3, [r5, #0]
 800e18a:	f7f5 fe18 	bl	8003dbe <_fstat>
 800e18e:	1c43      	adds	r3, r0, #1
 800e190:	d102      	bne.n	800e198 <_fstat_r+0x1c>
 800e192:	682b      	ldr	r3, [r5, #0]
 800e194:	b103      	cbz	r3, 800e198 <_fstat_r+0x1c>
 800e196:	6023      	str	r3, [r4, #0]
 800e198:	bd38      	pop	{r3, r4, r5, pc}
 800e19a:	bf00      	nop
 800e19c:	20000c14 	.word	0x20000c14

0800e1a0 <_isatty_r>:
 800e1a0:	b538      	push	{r3, r4, r5, lr}
 800e1a2:	4d06      	ldr	r5, [pc, #24]	@ (800e1bc <_isatty_r+0x1c>)
 800e1a4:	2300      	movs	r3, #0
 800e1a6:	4604      	mov	r4, r0
 800e1a8:	4608      	mov	r0, r1
 800e1aa:	602b      	str	r3, [r5, #0]
 800e1ac:	f7f5 fe17 	bl	8003dde <_isatty>
 800e1b0:	1c43      	adds	r3, r0, #1
 800e1b2:	d102      	bne.n	800e1ba <_isatty_r+0x1a>
 800e1b4:	682b      	ldr	r3, [r5, #0]
 800e1b6:	b103      	cbz	r3, 800e1ba <_isatty_r+0x1a>
 800e1b8:	6023      	str	r3, [r4, #0]
 800e1ba:	bd38      	pop	{r3, r4, r5, pc}
 800e1bc:	20000c14 	.word	0x20000c14

0800e1c0 <atan2>:
 800e1c0:	f000 bb5e 	b.w	800e880 <__ieee754_atan2>
 800e1c4:	0000      	movs	r0, r0
	...

0800e1c8 <cos>:
 800e1c8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e1ca:	ec53 2b10 	vmov	r2, r3, d0
 800e1ce:	4826      	ldr	r0, [pc, #152]	@ (800e268 <cos+0xa0>)
 800e1d0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800e1d4:	4281      	cmp	r1, r0
 800e1d6:	d806      	bhi.n	800e1e6 <cos+0x1e>
 800e1d8:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 800e260 <cos+0x98>
 800e1dc:	b005      	add	sp, #20
 800e1de:	f85d eb04 	ldr.w	lr, [sp], #4
 800e1e2:	f000 b9c9 	b.w	800e578 <__kernel_cos>
 800e1e6:	4821      	ldr	r0, [pc, #132]	@ (800e26c <cos+0xa4>)
 800e1e8:	4281      	cmp	r1, r0
 800e1ea:	d908      	bls.n	800e1fe <cos+0x36>
 800e1ec:	4610      	mov	r0, r2
 800e1ee:	4619      	mov	r1, r3
 800e1f0:	f7f2 f87a 	bl	80002e8 <__aeabi_dsub>
 800e1f4:	ec41 0b10 	vmov	d0, r0, r1
 800e1f8:	b005      	add	sp, #20
 800e1fa:	f85d fb04 	ldr.w	pc, [sp], #4
 800e1fe:	4668      	mov	r0, sp
 800e200:	f000 fc06 	bl	800ea10 <__ieee754_rem_pio2>
 800e204:	f000 0003 	and.w	r0, r0, #3
 800e208:	2801      	cmp	r0, #1
 800e20a:	d00b      	beq.n	800e224 <cos+0x5c>
 800e20c:	2802      	cmp	r0, #2
 800e20e:	d015      	beq.n	800e23c <cos+0x74>
 800e210:	b9d8      	cbnz	r0, 800e24a <cos+0x82>
 800e212:	ed9d 1b02 	vldr	d1, [sp, #8]
 800e216:	ed9d 0b00 	vldr	d0, [sp]
 800e21a:	f000 f9ad 	bl	800e578 <__kernel_cos>
 800e21e:	ec51 0b10 	vmov	r0, r1, d0
 800e222:	e7e7      	b.n	800e1f4 <cos+0x2c>
 800e224:	ed9d 1b02 	vldr	d1, [sp, #8]
 800e228:	ed9d 0b00 	vldr	d0, [sp]
 800e22c:	f000 fa6c 	bl	800e708 <__kernel_sin>
 800e230:	ec53 2b10 	vmov	r2, r3, d0
 800e234:	4610      	mov	r0, r2
 800e236:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800e23a:	e7db      	b.n	800e1f4 <cos+0x2c>
 800e23c:	ed9d 1b02 	vldr	d1, [sp, #8]
 800e240:	ed9d 0b00 	vldr	d0, [sp]
 800e244:	f000 f998 	bl	800e578 <__kernel_cos>
 800e248:	e7f2      	b.n	800e230 <cos+0x68>
 800e24a:	ed9d 1b02 	vldr	d1, [sp, #8]
 800e24e:	ed9d 0b00 	vldr	d0, [sp]
 800e252:	2001      	movs	r0, #1
 800e254:	f000 fa58 	bl	800e708 <__kernel_sin>
 800e258:	e7e1      	b.n	800e21e <cos+0x56>
 800e25a:	bf00      	nop
 800e25c:	f3af 8000 	nop.w
	...
 800e268:	3fe921fb 	.word	0x3fe921fb
 800e26c:	7fefffff 	.word	0x7fefffff

0800e270 <sin>:
 800e270:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e272:	ec53 2b10 	vmov	r2, r3, d0
 800e276:	4826      	ldr	r0, [pc, #152]	@ (800e310 <sin+0xa0>)
 800e278:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800e27c:	4281      	cmp	r1, r0
 800e27e:	d807      	bhi.n	800e290 <sin+0x20>
 800e280:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 800e308 <sin+0x98>
 800e284:	2000      	movs	r0, #0
 800e286:	b005      	add	sp, #20
 800e288:	f85d eb04 	ldr.w	lr, [sp], #4
 800e28c:	f000 ba3c 	b.w	800e708 <__kernel_sin>
 800e290:	4820      	ldr	r0, [pc, #128]	@ (800e314 <sin+0xa4>)
 800e292:	4281      	cmp	r1, r0
 800e294:	d908      	bls.n	800e2a8 <sin+0x38>
 800e296:	4610      	mov	r0, r2
 800e298:	4619      	mov	r1, r3
 800e29a:	f7f2 f825 	bl	80002e8 <__aeabi_dsub>
 800e29e:	ec41 0b10 	vmov	d0, r0, r1
 800e2a2:	b005      	add	sp, #20
 800e2a4:	f85d fb04 	ldr.w	pc, [sp], #4
 800e2a8:	4668      	mov	r0, sp
 800e2aa:	f000 fbb1 	bl	800ea10 <__ieee754_rem_pio2>
 800e2ae:	f000 0003 	and.w	r0, r0, #3
 800e2b2:	2801      	cmp	r0, #1
 800e2b4:	d00c      	beq.n	800e2d0 <sin+0x60>
 800e2b6:	2802      	cmp	r0, #2
 800e2b8:	d011      	beq.n	800e2de <sin+0x6e>
 800e2ba:	b9e8      	cbnz	r0, 800e2f8 <sin+0x88>
 800e2bc:	ed9d 1b02 	vldr	d1, [sp, #8]
 800e2c0:	ed9d 0b00 	vldr	d0, [sp]
 800e2c4:	2001      	movs	r0, #1
 800e2c6:	f000 fa1f 	bl	800e708 <__kernel_sin>
 800e2ca:	ec51 0b10 	vmov	r0, r1, d0
 800e2ce:	e7e6      	b.n	800e29e <sin+0x2e>
 800e2d0:	ed9d 1b02 	vldr	d1, [sp, #8]
 800e2d4:	ed9d 0b00 	vldr	d0, [sp]
 800e2d8:	f000 f94e 	bl	800e578 <__kernel_cos>
 800e2dc:	e7f5      	b.n	800e2ca <sin+0x5a>
 800e2de:	ed9d 1b02 	vldr	d1, [sp, #8]
 800e2e2:	ed9d 0b00 	vldr	d0, [sp]
 800e2e6:	2001      	movs	r0, #1
 800e2e8:	f000 fa0e 	bl	800e708 <__kernel_sin>
 800e2ec:	ec53 2b10 	vmov	r2, r3, d0
 800e2f0:	4610      	mov	r0, r2
 800e2f2:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800e2f6:	e7d2      	b.n	800e29e <sin+0x2e>
 800e2f8:	ed9d 1b02 	vldr	d1, [sp, #8]
 800e2fc:	ed9d 0b00 	vldr	d0, [sp]
 800e300:	f000 f93a 	bl	800e578 <__kernel_cos>
 800e304:	e7f2      	b.n	800e2ec <sin+0x7c>
 800e306:	bf00      	nop
	...
 800e310:	3fe921fb 	.word	0x3fe921fb
 800e314:	7fefffff 	.word	0x7fefffff

0800e318 <powf>:
 800e318:	b508      	push	{r3, lr}
 800e31a:	ed2d 8b04 	vpush	{d8-d9}
 800e31e:	eeb0 8a60 	vmov.f32	s16, s1
 800e322:	eeb0 9a40 	vmov.f32	s18, s0
 800e326:	f000 ff0f 	bl	800f148 <__ieee754_powf>
 800e32a:	eeb4 8a48 	vcmp.f32	s16, s16
 800e32e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e332:	eef0 8a40 	vmov.f32	s17, s0
 800e336:	d63e      	bvs.n	800e3b6 <powf+0x9e>
 800e338:	eeb5 9a40 	vcmp.f32	s18, #0.0
 800e33c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e340:	d112      	bne.n	800e368 <powf+0x50>
 800e342:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800e346:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e34a:	d039      	beq.n	800e3c0 <powf+0xa8>
 800e34c:	eeb0 0a48 	vmov.f32	s0, s16
 800e350:	f000 f8b2 	bl	800e4b8 <finitef>
 800e354:	b378      	cbz	r0, 800e3b6 <powf+0x9e>
 800e356:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800e35a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e35e:	d52a      	bpl.n	800e3b6 <powf+0x9e>
 800e360:	f7fc fe3a 	bl	800afd8 <__errno>
 800e364:	2322      	movs	r3, #34	@ 0x22
 800e366:	e014      	b.n	800e392 <powf+0x7a>
 800e368:	f000 f8a6 	bl	800e4b8 <finitef>
 800e36c:	b998      	cbnz	r0, 800e396 <powf+0x7e>
 800e36e:	eeb0 0a49 	vmov.f32	s0, s18
 800e372:	f000 f8a1 	bl	800e4b8 <finitef>
 800e376:	b170      	cbz	r0, 800e396 <powf+0x7e>
 800e378:	eeb0 0a48 	vmov.f32	s0, s16
 800e37c:	f000 f89c 	bl	800e4b8 <finitef>
 800e380:	b148      	cbz	r0, 800e396 <powf+0x7e>
 800e382:	eef4 8a68 	vcmp.f32	s17, s17
 800e386:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e38a:	d7e9      	bvc.n	800e360 <powf+0x48>
 800e38c:	f7fc fe24 	bl	800afd8 <__errno>
 800e390:	2321      	movs	r3, #33	@ 0x21
 800e392:	6003      	str	r3, [r0, #0]
 800e394:	e00f      	b.n	800e3b6 <powf+0x9e>
 800e396:	eef5 8a40 	vcmp.f32	s17, #0.0
 800e39a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e39e:	d10a      	bne.n	800e3b6 <powf+0x9e>
 800e3a0:	eeb0 0a49 	vmov.f32	s0, s18
 800e3a4:	f000 f888 	bl	800e4b8 <finitef>
 800e3a8:	b128      	cbz	r0, 800e3b6 <powf+0x9e>
 800e3aa:	eeb0 0a48 	vmov.f32	s0, s16
 800e3ae:	f000 f883 	bl	800e4b8 <finitef>
 800e3b2:	2800      	cmp	r0, #0
 800e3b4:	d1d4      	bne.n	800e360 <powf+0x48>
 800e3b6:	eeb0 0a68 	vmov.f32	s0, s17
 800e3ba:	ecbd 8b04 	vpop	{d8-d9}
 800e3be:	bd08      	pop	{r3, pc}
 800e3c0:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 800e3c4:	e7f7      	b.n	800e3b6 <powf+0x9e>

0800e3c6 <fmax>:
 800e3c6:	b508      	push	{r3, lr}
 800e3c8:	ed2d 8b04 	vpush	{d8-d9}
 800e3cc:	eeb0 8a40 	vmov.f32	s16, s0
 800e3d0:	eef0 8a60 	vmov.f32	s17, s1
 800e3d4:	eeb0 9a41 	vmov.f32	s18, s2
 800e3d8:	eef0 9a61 	vmov.f32	s19, s3
 800e3dc:	f000 f848 	bl	800e470 <__fpclassifyd>
 800e3e0:	b950      	cbnz	r0, 800e3f8 <fmax+0x32>
 800e3e2:	eeb0 8a49 	vmov.f32	s16, s18
 800e3e6:	eef0 8a69 	vmov.f32	s17, s19
 800e3ea:	eeb0 0a48 	vmov.f32	s0, s16
 800e3ee:	eef0 0a68 	vmov.f32	s1, s17
 800e3f2:	ecbd 8b04 	vpop	{d8-d9}
 800e3f6:	bd08      	pop	{r3, pc}
 800e3f8:	eeb0 0a49 	vmov.f32	s0, s18
 800e3fc:	eef0 0a69 	vmov.f32	s1, s19
 800e400:	f000 f836 	bl	800e470 <__fpclassifyd>
 800e404:	2800      	cmp	r0, #0
 800e406:	d0f0      	beq.n	800e3ea <fmax+0x24>
 800e408:	ec53 2b19 	vmov	r2, r3, d9
 800e40c:	ec51 0b18 	vmov	r0, r1, d8
 800e410:	f7f2 fbb2 	bl	8000b78 <__aeabi_dcmpgt>
 800e414:	2800      	cmp	r0, #0
 800e416:	d0e4      	beq.n	800e3e2 <fmax+0x1c>
 800e418:	e7e7      	b.n	800e3ea <fmax+0x24>

0800e41a <fmin>:
 800e41a:	b508      	push	{r3, lr}
 800e41c:	ed2d 8b04 	vpush	{d8-d9}
 800e420:	eeb0 8a40 	vmov.f32	s16, s0
 800e424:	eef0 8a60 	vmov.f32	s17, s1
 800e428:	eeb0 9a41 	vmov.f32	s18, s2
 800e42c:	eef0 9a61 	vmov.f32	s19, s3
 800e430:	f000 f81e 	bl	800e470 <__fpclassifyd>
 800e434:	b950      	cbnz	r0, 800e44c <fmin+0x32>
 800e436:	eeb0 8a49 	vmov.f32	s16, s18
 800e43a:	eef0 8a69 	vmov.f32	s17, s19
 800e43e:	eeb0 0a48 	vmov.f32	s0, s16
 800e442:	eef0 0a68 	vmov.f32	s1, s17
 800e446:	ecbd 8b04 	vpop	{d8-d9}
 800e44a:	bd08      	pop	{r3, pc}
 800e44c:	eeb0 0a49 	vmov.f32	s0, s18
 800e450:	eef0 0a69 	vmov.f32	s1, s19
 800e454:	f000 f80c 	bl	800e470 <__fpclassifyd>
 800e458:	2800      	cmp	r0, #0
 800e45a:	d0f0      	beq.n	800e43e <fmin+0x24>
 800e45c:	ec53 2b19 	vmov	r2, r3, d9
 800e460:	ec51 0b18 	vmov	r0, r1, d8
 800e464:	f7f2 fb6a 	bl	8000b3c <__aeabi_dcmplt>
 800e468:	2800      	cmp	r0, #0
 800e46a:	d0e4      	beq.n	800e436 <fmin+0x1c>
 800e46c:	e7e7      	b.n	800e43e <fmin+0x24>
	...

0800e470 <__fpclassifyd>:
 800e470:	ec51 0b10 	vmov	r0, r1, d0
 800e474:	460b      	mov	r3, r1
 800e476:	f031 4100 	bics.w	r1, r1, #2147483648	@ 0x80000000
 800e47a:	b510      	push	{r4, lr}
 800e47c:	d104      	bne.n	800e488 <__fpclassifyd+0x18>
 800e47e:	2800      	cmp	r0, #0
 800e480:	bf0c      	ite	eq
 800e482:	2002      	moveq	r0, #2
 800e484:	2003      	movne	r0, #3
 800e486:	bd10      	pop	{r4, pc}
 800e488:	4a09      	ldr	r2, [pc, #36]	@ (800e4b0 <__fpclassifyd+0x40>)
 800e48a:	f5a1 1480 	sub.w	r4, r1, #1048576	@ 0x100000
 800e48e:	4294      	cmp	r4, r2
 800e490:	d908      	bls.n	800e4a4 <__fpclassifyd+0x34>
 800e492:	4a08      	ldr	r2, [pc, #32]	@ (800e4b4 <__fpclassifyd+0x44>)
 800e494:	4213      	tst	r3, r2
 800e496:	d007      	beq.n	800e4a8 <__fpclassifyd+0x38>
 800e498:	4291      	cmp	r1, r2
 800e49a:	d107      	bne.n	800e4ac <__fpclassifyd+0x3c>
 800e49c:	fab0 f080 	clz	r0, r0
 800e4a0:	0940      	lsrs	r0, r0, #5
 800e4a2:	e7f0      	b.n	800e486 <__fpclassifyd+0x16>
 800e4a4:	2004      	movs	r0, #4
 800e4a6:	e7ee      	b.n	800e486 <__fpclassifyd+0x16>
 800e4a8:	2003      	movs	r0, #3
 800e4aa:	e7ec      	b.n	800e486 <__fpclassifyd+0x16>
 800e4ac:	2000      	movs	r0, #0
 800e4ae:	e7ea      	b.n	800e486 <__fpclassifyd+0x16>
 800e4b0:	7fdfffff 	.word	0x7fdfffff
 800e4b4:	7ff00000 	.word	0x7ff00000

0800e4b8 <finitef>:
 800e4b8:	ee10 3a10 	vmov	r3, s0
 800e4bc:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 800e4c0:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 800e4c4:	bfac      	ite	ge
 800e4c6:	2000      	movge	r0, #0
 800e4c8:	2001      	movlt	r0, #1
 800e4ca:	4770      	bx	lr

0800e4cc <fmaxf>:
 800e4cc:	b508      	push	{r3, lr}
 800e4ce:	ed2d 8b02 	vpush	{d8}
 800e4d2:	eeb0 8a40 	vmov.f32	s16, s0
 800e4d6:	eef0 8a60 	vmov.f32	s17, s1
 800e4da:	f000 f831 	bl	800e540 <__fpclassifyf>
 800e4de:	b930      	cbnz	r0, 800e4ee <fmaxf+0x22>
 800e4e0:	eeb0 8a68 	vmov.f32	s16, s17
 800e4e4:	eeb0 0a48 	vmov.f32	s0, s16
 800e4e8:	ecbd 8b02 	vpop	{d8}
 800e4ec:	bd08      	pop	{r3, pc}
 800e4ee:	eeb0 0a68 	vmov.f32	s0, s17
 800e4f2:	f000 f825 	bl	800e540 <__fpclassifyf>
 800e4f6:	2800      	cmp	r0, #0
 800e4f8:	d0f4      	beq.n	800e4e4 <fmaxf+0x18>
 800e4fa:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800e4fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e502:	dded      	ble.n	800e4e0 <fmaxf+0x14>
 800e504:	e7ee      	b.n	800e4e4 <fmaxf+0x18>

0800e506 <fminf>:
 800e506:	b508      	push	{r3, lr}
 800e508:	ed2d 8b02 	vpush	{d8}
 800e50c:	eeb0 8a40 	vmov.f32	s16, s0
 800e510:	eef0 8a60 	vmov.f32	s17, s1
 800e514:	f000 f814 	bl	800e540 <__fpclassifyf>
 800e518:	b930      	cbnz	r0, 800e528 <fminf+0x22>
 800e51a:	eeb0 8a68 	vmov.f32	s16, s17
 800e51e:	eeb0 0a48 	vmov.f32	s0, s16
 800e522:	ecbd 8b02 	vpop	{d8}
 800e526:	bd08      	pop	{r3, pc}
 800e528:	eeb0 0a68 	vmov.f32	s0, s17
 800e52c:	f000 f808 	bl	800e540 <__fpclassifyf>
 800e530:	2800      	cmp	r0, #0
 800e532:	d0f4      	beq.n	800e51e <fminf+0x18>
 800e534:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800e538:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e53c:	d5ed      	bpl.n	800e51a <fminf+0x14>
 800e53e:	e7ee      	b.n	800e51e <fminf+0x18>

0800e540 <__fpclassifyf>:
 800e540:	ee10 3a10 	vmov	r3, s0
 800e544:	f033 4000 	bics.w	r0, r3, #2147483648	@ 0x80000000
 800e548:	d00d      	beq.n	800e566 <__fpclassifyf+0x26>
 800e54a:	f5a0 0300 	sub.w	r3, r0, #8388608	@ 0x800000
 800e54e:	f1b3 4ffe 	cmp.w	r3, #2130706432	@ 0x7f000000
 800e552:	d30a      	bcc.n	800e56a <__fpclassifyf+0x2a>
 800e554:	4b07      	ldr	r3, [pc, #28]	@ (800e574 <__fpclassifyf+0x34>)
 800e556:	1e42      	subs	r2, r0, #1
 800e558:	429a      	cmp	r2, r3
 800e55a:	d908      	bls.n	800e56e <__fpclassifyf+0x2e>
 800e55c:	f1a0 43ff 	sub.w	r3, r0, #2139095040	@ 0x7f800000
 800e560:	4258      	negs	r0, r3
 800e562:	4158      	adcs	r0, r3
 800e564:	4770      	bx	lr
 800e566:	2002      	movs	r0, #2
 800e568:	4770      	bx	lr
 800e56a:	2004      	movs	r0, #4
 800e56c:	4770      	bx	lr
 800e56e:	2003      	movs	r0, #3
 800e570:	4770      	bx	lr
 800e572:	bf00      	nop
 800e574:	007ffffe 	.word	0x007ffffe

0800e578 <__kernel_cos>:
 800e578:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e57c:	ec57 6b10 	vmov	r6, r7, d0
 800e580:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800e584:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 800e588:	ed8d 1b00 	vstr	d1, [sp]
 800e58c:	d206      	bcs.n	800e59c <__kernel_cos+0x24>
 800e58e:	4630      	mov	r0, r6
 800e590:	4639      	mov	r1, r7
 800e592:	f7f2 fb11 	bl	8000bb8 <__aeabi_d2iz>
 800e596:	2800      	cmp	r0, #0
 800e598:	f000 8088 	beq.w	800e6ac <__kernel_cos+0x134>
 800e59c:	4632      	mov	r2, r6
 800e59e:	463b      	mov	r3, r7
 800e5a0:	4630      	mov	r0, r6
 800e5a2:	4639      	mov	r1, r7
 800e5a4:	f7f2 f858 	bl	8000658 <__aeabi_dmul>
 800e5a8:	4b51      	ldr	r3, [pc, #324]	@ (800e6f0 <__kernel_cos+0x178>)
 800e5aa:	2200      	movs	r2, #0
 800e5ac:	4604      	mov	r4, r0
 800e5ae:	460d      	mov	r5, r1
 800e5b0:	f7f2 f852 	bl	8000658 <__aeabi_dmul>
 800e5b4:	a340      	add	r3, pc, #256	@ (adr r3, 800e6b8 <__kernel_cos+0x140>)
 800e5b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e5ba:	4682      	mov	sl, r0
 800e5bc:	468b      	mov	fp, r1
 800e5be:	4620      	mov	r0, r4
 800e5c0:	4629      	mov	r1, r5
 800e5c2:	f7f2 f849 	bl	8000658 <__aeabi_dmul>
 800e5c6:	a33e      	add	r3, pc, #248	@ (adr r3, 800e6c0 <__kernel_cos+0x148>)
 800e5c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e5cc:	f7f1 fe8e 	bl	80002ec <__adddf3>
 800e5d0:	4622      	mov	r2, r4
 800e5d2:	462b      	mov	r3, r5
 800e5d4:	f7f2 f840 	bl	8000658 <__aeabi_dmul>
 800e5d8:	a33b      	add	r3, pc, #236	@ (adr r3, 800e6c8 <__kernel_cos+0x150>)
 800e5da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e5de:	f7f1 fe83 	bl	80002e8 <__aeabi_dsub>
 800e5e2:	4622      	mov	r2, r4
 800e5e4:	462b      	mov	r3, r5
 800e5e6:	f7f2 f837 	bl	8000658 <__aeabi_dmul>
 800e5ea:	a339      	add	r3, pc, #228	@ (adr r3, 800e6d0 <__kernel_cos+0x158>)
 800e5ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e5f0:	f7f1 fe7c 	bl	80002ec <__adddf3>
 800e5f4:	4622      	mov	r2, r4
 800e5f6:	462b      	mov	r3, r5
 800e5f8:	f7f2 f82e 	bl	8000658 <__aeabi_dmul>
 800e5fc:	a336      	add	r3, pc, #216	@ (adr r3, 800e6d8 <__kernel_cos+0x160>)
 800e5fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e602:	f7f1 fe71 	bl	80002e8 <__aeabi_dsub>
 800e606:	4622      	mov	r2, r4
 800e608:	462b      	mov	r3, r5
 800e60a:	f7f2 f825 	bl	8000658 <__aeabi_dmul>
 800e60e:	a334      	add	r3, pc, #208	@ (adr r3, 800e6e0 <__kernel_cos+0x168>)
 800e610:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e614:	f7f1 fe6a 	bl	80002ec <__adddf3>
 800e618:	4622      	mov	r2, r4
 800e61a:	462b      	mov	r3, r5
 800e61c:	f7f2 f81c 	bl	8000658 <__aeabi_dmul>
 800e620:	4622      	mov	r2, r4
 800e622:	462b      	mov	r3, r5
 800e624:	f7f2 f818 	bl	8000658 <__aeabi_dmul>
 800e628:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e62c:	4604      	mov	r4, r0
 800e62e:	460d      	mov	r5, r1
 800e630:	4630      	mov	r0, r6
 800e632:	4639      	mov	r1, r7
 800e634:	f7f2 f810 	bl	8000658 <__aeabi_dmul>
 800e638:	460b      	mov	r3, r1
 800e63a:	4602      	mov	r2, r0
 800e63c:	4629      	mov	r1, r5
 800e63e:	4620      	mov	r0, r4
 800e640:	f7f1 fe52 	bl	80002e8 <__aeabi_dsub>
 800e644:	4b2b      	ldr	r3, [pc, #172]	@ (800e6f4 <__kernel_cos+0x17c>)
 800e646:	4598      	cmp	r8, r3
 800e648:	4606      	mov	r6, r0
 800e64a:	460f      	mov	r7, r1
 800e64c:	d810      	bhi.n	800e670 <__kernel_cos+0xf8>
 800e64e:	4602      	mov	r2, r0
 800e650:	460b      	mov	r3, r1
 800e652:	4650      	mov	r0, sl
 800e654:	4659      	mov	r1, fp
 800e656:	f7f1 fe47 	bl	80002e8 <__aeabi_dsub>
 800e65a:	460b      	mov	r3, r1
 800e65c:	4926      	ldr	r1, [pc, #152]	@ (800e6f8 <__kernel_cos+0x180>)
 800e65e:	4602      	mov	r2, r0
 800e660:	2000      	movs	r0, #0
 800e662:	f7f1 fe41 	bl	80002e8 <__aeabi_dsub>
 800e666:	ec41 0b10 	vmov	d0, r0, r1
 800e66a:	b003      	add	sp, #12
 800e66c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e670:	4b22      	ldr	r3, [pc, #136]	@ (800e6fc <__kernel_cos+0x184>)
 800e672:	4921      	ldr	r1, [pc, #132]	@ (800e6f8 <__kernel_cos+0x180>)
 800e674:	4598      	cmp	r8, r3
 800e676:	bf8c      	ite	hi
 800e678:	4d21      	ldrhi	r5, [pc, #132]	@ (800e700 <__kernel_cos+0x188>)
 800e67a:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 800e67e:	2400      	movs	r4, #0
 800e680:	4622      	mov	r2, r4
 800e682:	462b      	mov	r3, r5
 800e684:	2000      	movs	r0, #0
 800e686:	f7f1 fe2f 	bl	80002e8 <__aeabi_dsub>
 800e68a:	4622      	mov	r2, r4
 800e68c:	4680      	mov	r8, r0
 800e68e:	4689      	mov	r9, r1
 800e690:	462b      	mov	r3, r5
 800e692:	4650      	mov	r0, sl
 800e694:	4659      	mov	r1, fp
 800e696:	f7f1 fe27 	bl	80002e8 <__aeabi_dsub>
 800e69a:	4632      	mov	r2, r6
 800e69c:	463b      	mov	r3, r7
 800e69e:	f7f1 fe23 	bl	80002e8 <__aeabi_dsub>
 800e6a2:	4602      	mov	r2, r0
 800e6a4:	460b      	mov	r3, r1
 800e6a6:	4640      	mov	r0, r8
 800e6a8:	4649      	mov	r1, r9
 800e6aa:	e7da      	b.n	800e662 <__kernel_cos+0xea>
 800e6ac:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 800e6e8 <__kernel_cos+0x170>
 800e6b0:	e7db      	b.n	800e66a <__kernel_cos+0xf2>
 800e6b2:	bf00      	nop
 800e6b4:	f3af 8000 	nop.w
 800e6b8:	be8838d4 	.word	0xbe8838d4
 800e6bc:	bda8fae9 	.word	0xbda8fae9
 800e6c0:	bdb4b1c4 	.word	0xbdb4b1c4
 800e6c4:	3e21ee9e 	.word	0x3e21ee9e
 800e6c8:	809c52ad 	.word	0x809c52ad
 800e6cc:	3e927e4f 	.word	0x3e927e4f
 800e6d0:	19cb1590 	.word	0x19cb1590
 800e6d4:	3efa01a0 	.word	0x3efa01a0
 800e6d8:	16c15177 	.word	0x16c15177
 800e6dc:	3f56c16c 	.word	0x3f56c16c
 800e6e0:	5555554c 	.word	0x5555554c
 800e6e4:	3fa55555 	.word	0x3fa55555
 800e6e8:	00000000 	.word	0x00000000
 800e6ec:	3ff00000 	.word	0x3ff00000
 800e6f0:	3fe00000 	.word	0x3fe00000
 800e6f4:	3fd33332 	.word	0x3fd33332
 800e6f8:	3ff00000 	.word	0x3ff00000
 800e6fc:	3fe90000 	.word	0x3fe90000
 800e700:	3fd20000 	.word	0x3fd20000
 800e704:	00000000 	.word	0x00000000

0800e708 <__kernel_sin>:
 800e708:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e70c:	ec55 4b10 	vmov	r4, r5, d0
 800e710:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800e714:	b085      	sub	sp, #20
 800e716:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 800e71a:	ed8d 1b02 	vstr	d1, [sp, #8]
 800e71e:	4680      	mov	r8, r0
 800e720:	d205      	bcs.n	800e72e <__kernel_sin+0x26>
 800e722:	4620      	mov	r0, r4
 800e724:	4629      	mov	r1, r5
 800e726:	f7f2 fa47 	bl	8000bb8 <__aeabi_d2iz>
 800e72a:	2800      	cmp	r0, #0
 800e72c:	d052      	beq.n	800e7d4 <__kernel_sin+0xcc>
 800e72e:	4622      	mov	r2, r4
 800e730:	462b      	mov	r3, r5
 800e732:	4620      	mov	r0, r4
 800e734:	4629      	mov	r1, r5
 800e736:	f7f1 ff8f 	bl	8000658 <__aeabi_dmul>
 800e73a:	4682      	mov	sl, r0
 800e73c:	468b      	mov	fp, r1
 800e73e:	4602      	mov	r2, r0
 800e740:	460b      	mov	r3, r1
 800e742:	4620      	mov	r0, r4
 800e744:	4629      	mov	r1, r5
 800e746:	f7f1 ff87 	bl	8000658 <__aeabi_dmul>
 800e74a:	a342      	add	r3, pc, #264	@ (adr r3, 800e854 <__kernel_sin+0x14c>)
 800e74c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e750:	e9cd 0100 	strd	r0, r1, [sp]
 800e754:	4650      	mov	r0, sl
 800e756:	4659      	mov	r1, fp
 800e758:	f7f1 ff7e 	bl	8000658 <__aeabi_dmul>
 800e75c:	a33f      	add	r3, pc, #252	@ (adr r3, 800e85c <__kernel_sin+0x154>)
 800e75e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e762:	f7f1 fdc1 	bl	80002e8 <__aeabi_dsub>
 800e766:	4652      	mov	r2, sl
 800e768:	465b      	mov	r3, fp
 800e76a:	f7f1 ff75 	bl	8000658 <__aeabi_dmul>
 800e76e:	a33d      	add	r3, pc, #244	@ (adr r3, 800e864 <__kernel_sin+0x15c>)
 800e770:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e774:	f7f1 fdba 	bl	80002ec <__adddf3>
 800e778:	4652      	mov	r2, sl
 800e77a:	465b      	mov	r3, fp
 800e77c:	f7f1 ff6c 	bl	8000658 <__aeabi_dmul>
 800e780:	a33a      	add	r3, pc, #232	@ (adr r3, 800e86c <__kernel_sin+0x164>)
 800e782:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e786:	f7f1 fdaf 	bl	80002e8 <__aeabi_dsub>
 800e78a:	4652      	mov	r2, sl
 800e78c:	465b      	mov	r3, fp
 800e78e:	f7f1 ff63 	bl	8000658 <__aeabi_dmul>
 800e792:	a338      	add	r3, pc, #224	@ (adr r3, 800e874 <__kernel_sin+0x16c>)
 800e794:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e798:	f7f1 fda8 	bl	80002ec <__adddf3>
 800e79c:	4606      	mov	r6, r0
 800e79e:	460f      	mov	r7, r1
 800e7a0:	f1b8 0f00 	cmp.w	r8, #0
 800e7a4:	d11b      	bne.n	800e7de <__kernel_sin+0xd6>
 800e7a6:	4602      	mov	r2, r0
 800e7a8:	460b      	mov	r3, r1
 800e7aa:	4650      	mov	r0, sl
 800e7ac:	4659      	mov	r1, fp
 800e7ae:	f7f1 ff53 	bl	8000658 <__aeabi_dmul>
 800e7b2:	a325      	add	r3, pc, #148	@ (adr r3, 800e848 <__kernel_sin+0x140>)
 800e7b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e7b8:	f7f1 fd96 	bl	80002e8 <__aeabi_dsub>
 800e7bc:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e7c0:	f7f1 ff4a 	bl	8000658 <__aeabi_dmul>
 800e7c4:	4602      	mov	r2, r0
 800e7c6:	460b      	mov	r3, r1
 800e7c8:	4620      	mov	r0, r4
 800e7ca:	4629      	mov	r1, r5
 800e7cc:	f7f1 fd8e 	bl	80002ec <__adddf3>
 800e7d0:	4604      	mov	r4, r0
 800e7d2:	460d      	mov	r5, r1
 800e7d4:	ec45 4b10 	vmov	d0, r4, r5
 800e7d8:	b005      	add	sp, #20
 800e7da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e7de:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e7e2:	4b1b      	ldr	r3, [pc, #108]	@ (800e850 <__kernel_sin+0x148>)
 800e7e4:	2200      	movs	r2, #0
 800e7e6:	f7f1 ff37 	bl	8000658 <__aeabi_dmul>
 800e7ea:	4632      	mov	r2, r6
 800e7ec:	4680      	mov	r8, r0
 800e7ee:	4689      	mov	r9, r1
 800e7f0:	463b      	mov	r3, r7
 800e7f2:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e7f6:	f7f1 ff2f 	bl	8000658 <__aeabi_dmul>
 800e7fa:	4602      	mov	r2, r0
 800e7fc:	460b      	mov	r3, r1
 800e7fe:	4640      	mov	r0, r8
 800e800:	4649      	mov	r1, r9
 800e802:	f7f1 fd71 	bl	80002e8 <__aeabi_dsub>
 800e806:	4652      	mov	r2, sl
 800e808:	465b      	mov	r3, fp
 800e80a:	f7f1 ff25 	bl	8000658 <__aeabi_dmul>
 800e80e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e812:	f7f1 fd69 	bl	80002e8 <__aeabi_dsub>
 800e816:	a30c      	add	r3, pc, #48	@ (adr r3, 800e848 <__kernel_sin+0x140>)
 800e818:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e81c:	4606      	mov	r6, r0
 800e81e:	460f      	mov	r7, r1
 800e820:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e824:	f7f1 ff18 	bl	8000658 <__aeabi_dmul>
 800e828:	4602      	mov	r2, r0
 800e82a:	460b      	mov	r3, r1
 800e82c:	4630      	mov	r0, r6
 800e82e:	4639      	mov	r1, r7
 800e830:	f7f1 fd5c 	bl	80002ec <__adddf3>
 800e834:	4602      	mov	r2, r0
 800e836:	460b      	mov	r3, r1
 800e838:	4620      	mov	r0, r4
 800e83a:	4629      	mov	r1, r5
 800e83c:	f7f1 fd54 	bl	80002e8 <__aeabi_dsub>
 800e840:	e7c6      	b.n	800e7d0 <__kernel_sin+0xc8>
 800e842:	bf00      	nop
 800e844:	f3af 8000 	nop.w
 800e848:	55555549 	.word	0x55555549
 800e84c:	3fc55555 	.word	0x3fc55555
 800e850:	3fe00000 	.word	0x3fe00000
 800e854:	5acfd57c 	.word	0x5acfd57c
 800e858:	3de5d93a 	.word	0x3de5d93a
 800e85c:	8a2b9ceb 	.word	0x8a2b9ceb
 800e860:	3e5ae5e6 	.word	0x3e5ae5e6
 800e864:	57b1fe7d 	.word	0x57b1fe7d
 800e868:	3ec71de3 	.word	0x3ec71de3
 800e86c:	19c161d5 	.word	0x19c161d5
 800e870:	3f2a01a0 	.word	0x3f2a01a0
 800e874:	1110f8a6 	.word	0x1110f8a6
 800e878:	3f811111 	.word	0x3f811111
 800e87c:	00000000 	.word	0x00000000

0800e880 <__ieee754_atan2>:
 800e880:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e884:	ec57 6b11 	vmov	r6, r7, d1
 800e888:	4273      	negs	r3, r6
 800e88a:	f8df 817c 	ldr.w	r8, [pc, #380]	@ 800ea08 <__ieee754_atan2+0x188>
 800e88e:	f027 4200 	bic.w	r2, r7, #2147483648	@ 0x80000000
 800e892:	4333      	orrs	r3, r6
 800e894:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800e898:	4543      	cmp	r3, r8
 800e89a:	ec51 0b10 	vmov	r0, r1, d0
 800e89e:	4635      	mov	r5, r6
 800e8a0:	d809      	bhi.n	800e8b6 <__ieee754_atan2+0x36>
 800e8a2:	4244      	negs	r4, r0
 800e8a4:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800e8a8:	4304      	orrs	r4, r0
 800e8aa:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 800e8ae:	4544      	cmp	r4, r8
 800e8b0:	468e      	mov	lr, r1
 800e8b2:	4681      	mov	r9, r0
 800e8b4:	d907      	bls.n	800e8c6 <__ieee754_atan2+0x46>
 800e8b6:	4632      	mov	r2, r6
 800e8b8:	463b      	mov	r3, r7
 800e8ba:	f7f1 fd17 	bl	80002ec <__adddf3>
 800e8be:	ec41 0b10 	vmov	d0, r0, r1
 800e8c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e8c6:	f107 4440 	add.w	r4, r7, #3221225472	@ 0xc0000000
 800e8ca:	f504 1480 	add.w	r4, r4, #1048576	@ 0x100000
 800e8ce:	4334      	orrs	r4, r6
 800e8d0:	d103      	bne.n	800e8da <__ieee754_atan2+0x5a>
 800e8d2:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e8d6:	f000 ba97 	b.w	800ee08 <atan>
 800e8da:	17bc      	asrs	r4, r7, #30
 800e8dc:	f004 0402 	and.w	r4, r4, #2
 800e8e0:	ea53 0909 	orrs.w	r9, r3, r9
 800e8e4:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800e8e8:	d107      	bne.n	800e8fa <__ieee754_atan2+0x7a>
 800e8ea:	2c02      	cmp	r4, #2
 800e8ec:	d05f      	beq.n	800e9ae <__ieee754_atan2+0x12e>
 800e8ee:	2c03      	cmp	r4, #3
 800e8f0:	d1e5      	bne.n	800e8be <__ieee754_atan2+0x3e>
 800e8f2:	a143      	add	r1, pc, #268	@ (adr r1, 800ea00 <__ieee754_atan2+0x180>)
 800e8f4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e8f8:	e7e1      	b.n	800e8be <__ieee754_atan2+0x3e>
 800e8fa:	4315      	orrs	r5, r2
 800e8fc:	d106      	bne.n	800e90c <__ieee754_atan2+0x8c>
 800e8fe:	f1be 0f00 	cmp.w	lr, #0
 800e902:	db5f      	blt.n	800e9c4 <__ieee754_atan2+0x144>
 800e904:	a136      	add	r1, pc, #216	@ (adr r1, 800e9e0 <__ieee754_atan2+0x160>)
 800e906:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e90a:	e7d8      	b.n	800e8be <__ieee754_atan2+0x3e>
 800e90c:	4542      	cmp	r2, r8
 800e90e:	d10f      	bne.n	800e930 <__ieee754_atan2+0xb0>
 800e910:	4293      	cmp	r3, r2
 800e912:	f104 34ff 	add.w	r4, r4, #4294967295
 800e916:	d107      	bne.n	800e928 <__ieee754_atan2+0xa8>
 800e918:	2c02      	cmp	r4, #2
 800e91a:	d84c      	bhi.n	800e9b6 <__ieee754_atan2+0x136>
 800e91c:	4b36      	ldr	r3, [pc, #216]	@ (800e9f8 <__ieee754_atan2+0x178>)
 800e91e:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800e922:	e9d3 0100 	ldrd	r0, r1, [r3]
 800e926:	e7ca      	b.n	800e8be <__ieee754_atan2+0x3e>
 800e928:	2c02      	cmp	r4, #2
 800e92a:	d848      	bhi.n	800e9be <__ieee754_atan2+0x13e>
 800e92c:	4b33      	ldr	r3, [pc, #204]	@ (800e9fc <__ieee754_atan2+0x17c>)
 800e92e:	e7f6      	b.n	800e91e <__ieee754_atan2+0x9e>
 800e930:	4543      	cmp	r3, r8
 800e932:	d0e4      	beq.n	800e8fe <__ieee754_atan2+0x7e>
 800e934:	1a9b      	subs	r3, r3, r2
 800e936:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 800e93a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800e93e:	da1e      	bge.n	800e97e <__ieee754_atan2+0xfe>
 800e940:	2f00      	cmp	r7, #0
 800e942:	da01      	bge.n	800e948 <__ieee754_atan2+0xc8>
 800e944:	323c      	adds	r2, #60	@ 0x3c
 800e946:	db1e      	blt.n	800e986 <__ieee754_atan2+0x106>
 800e948:	4632      	mov	r2, r6
 800e94a:	463b      	mov	r3, r7
 800e94c:	f7f1 ffae 	bl	80008ac <__aeabi_ddiv>
 800e950:	ec41 0b10 	vmov	d0, r0, r1
 800e954:	f000 fbf0 	bl	800f138 <fabs>
 800e958:	f000 fa56 	bl	800ee08 <atan>
 800e95c:	ec51 0b10 	vmov	r0, r1, d0
 800e960:	2c01      	cmp	r4, #1
 800e962:	d013      	beq.n	800e98c <__ieee754_atan2+0x10c>
 800e964:	2c02      	cmp	r4, #2
 800e966:	d015      	beq.n	800e994 <__ieee754_atan2+0x114>
 800e968:	2c00      	cmp	r4, #0
 800e96a:	d0a8      	beq.n	800e8be <__ieee754_atan2+0x3e>
 800e96c:	a318      	add	r3, pc, #96	@ (adr r3, 800e9d0 <__ieee754_atan2+0x150>)
 800e96e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e972:	f7f1 fcb9 	bl	80002e8 <__aeabi_dsub>
 800e976:	a318      	add	r3, pc, #96	@ (adr r3, 800e9d8 <__ieee754_atan2+0x158>)
 800e978:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e97c:	e014      	b.n	800e9a8 <__ieee754_atan2+0x128>
 800e97e:	a118      	add	r1, pc, #96	@ (adr r1, 800e9e0 <__ieee754_atan2+0x160>)
 800e980:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e984:	e7ec      	b.n	800e960 <__ieee754_atan2+0xe0>
 800e986:	2000      	movs	r0, #0
 800e988:	2100      	movs	r1, #0
 800e98a:	e7e9      	b.n	800e960 <__ieee754_atan2+0xe0>
 800e98c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800e990:	4619      	mov	r1, r3
 800e992:	e794      	b.n	800e8be <__ieee754_atan2+0x3e>
 800e994:	a30e      	add	r3, pc, #56	@ (adr r3, 800e9d0 <__ieee754_atan2+0x150>)
 800e996:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e99a:	f7f1 fca5 	bl	80002e8 <__aeabi_dsub>
 800e99e:	4602      	mov	r2, r0
 800e9a0:	460b      	mov	r3, r1
 800e9a2:	a10d      	add	r1, pc, #52	@ (adr r1, 800e9d8 <__ieee754_atan2+0x158>)
 800e9a4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e9a8:	f7f1 fc9e 	bl	80002e8 <__aeabi_dsub>
 800e9ac:	e787      	b.n	800e8be <__ieee754_atan2+0x3e>
 800e9ae:	a10a      	add	r1, pc, #40	@ (adr r1, 800e9d8 <__ieee754_atan2+0x158>)
 800e9b0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e9b4:	e783      	b.n	800e8be <__ieee754_atan2+0x3e>
 800e9b6:	a10c      	add	r1, pc, #48	@ (adr r1, 800e9e8 <__ieee754_atan2+0x168>)
 800e9b8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e9bc:	e77f      	b.n	800e8be <__ieee754_atan2+0x3e>
 800e9be:	2000      	movs	r0, #0
 800e9c0:	2100      	movs	r1, #0
 800e9c2:	e77c      	b.n	800e8be <__ieee754_atan2+0x3e>
 800e9c4:	a10a      	add	r1, pc, #40	@ (adr r1, 800e9f0 <__ieee754_atan2+0x170>)
 800e9c6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e9ca:	e778      	b.n	800e8be <__ieee754_atan2+0x3e>
 800e9cc:	f3af 8000 	nop.w
 800e9d0:	33145c07 	.word	0x33145c07
 800e9d4:	3ca1a626 	.word	0x3ca1a626
 800e9d8:	54442d18 	.word	0x54442d18
 800e9dc:	400921fb 	.word	0x400921fb
 800e9e0:	54442d18 	.word	0x54442d18
 800e9e4:	3ff921fb 	.word	0x3ff921fb
 800e9e8:	54442d18 	.word	0x54442d18
 800e9ec:	3fe921fb 	.word	0x3fe921fb
 800e9f0:	54442d18 	.word	0x54442d18
 800e9f4:	bff921fb 	.word	0xbff921fb
 800e9f8:	08010820 	.word	0x08010820
 800e9fc:	08010808 	.word	0x08010808
 800ea00:	54442d18 	.word	0x54442d18
 800ea04:	c00921fb 	.word	0xc00921fb
 800ea08:	7ff00000 	.word	0x7ff00000
 800ea0c:	00000000 	.word	0x00000000

0800ea10 <__ieee754_rem_pio2>:
 800ea10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ea14:	ec57 6b10 	vmov	r6, r7, d0
 800ea18:	4bc5      	ldr	r3, [pc, #788]	@ (800ed30 <__ieee754_rem_pio2+0x320>)
 800ea1a:	b08d      	sub	sp, #52	@ 0x34
 800ea1c:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800ea20:	4598      	cmp	r8, r3
 800ea22:	4604      	mov	r4, r0
 800ea24:	9704      	str	r7, [sp, #16]
 800ea26:	d807      	bhi.n	800ea38 <__ieee754_rem_pio2+0x28>
 800ea28:	2200      	movs	r2, #0
 800ea2a:	2300      	movs	r3, #0
 800ea2c:	ed80 0b00 	vstr	d0, [r0]
 800ea30:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800ea34:	2500      	movs	r5, #0
 800ea36:	e028      	b.n	800ea8a <__ieee754_rem_pio2+0x7a>
 800ea38:	4bbe      	ldr	r3, [pc, #760]	@ (800ed34 <__ieee754_rem_pio2+0x324>)
 800ea3a:	4598      	cmp	r8, r3
 800ea3c:	d878      	bhi.n	800eb30 <__ieee754_rem_pio2+0x120>
 800ea3e:	9b04      	ldr	r3, [sp, #16]
 800ea40:	4dbd      	ldr	r5, [pc, #756]	@ (800ed38 <__ieee754_rem_pio2+0x328>)
 800ea42:	2b00      	cmp	r3, #0
 800ea44:	4630      	mov	r0, r6
 800ea46:	a3ac      	add	r3, pc, #688	@ (adr r3, 800ecf8 <__ieee754_rem_pio2+0x2e8>)
 800ea48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea4c:	4639      	mov	r1, r7
 800ea4e:	dd38      	ble.n	800eac2 <__ieee754_rem_pio2+0xb2>
 800ea50:	f7f1 fc4a 	bl	80002e8 <__aeabi_dsub>
 800ea54:	45a8      	cmp	r8, r5
 800ea56:	4606      	mov	r6, r0
 800ea58:	460f      	mov	r7, r1
 800ea5a:	d01a      	beq.n	800ea92 <__ieee754_rem_pio2+0x82>
 800ea5c:	a3a8      	add	r3, pc, #672	@ (adr r3, 800ed00 <__ieee754_rem_pio2+0x2f0>)
 800ea5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea62:	f7f1 fc41 	bl	80002e8 <__aeabi_dsub>
 800ea66:	4602      	mov	r2, r0
 800ea68:	460b      	mov	r3, r1
 800ea6a:	4680      	mov	r8, r0
 800ea6c:	4689      	mov	r9, r1
 800ea6e:	4630      	mov	r0, r6
 800ea70:	4639      	mov	r1, r7
 800ea72:	f7f1 fc39 	bl	80002e8 <__aeabi_dsub>
 800ea76:	a3a2      	add	r3, pc, #648	@ (adr r3, 800ed00 <__ieee754_rem_pio2+0x2f0>)
 800ea78:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea7c:	f7f1 fc34 	bl	80002e8 <__aeabi_dsub>
 800ea80:	e9c4 8900 	strd	r8, r9, [r4]
 800ea84:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800ea88:	2501      	movs	r5, #1
 800ea8a:	4628      	mov	r0, r5
 800ea8c:	b00d      	add	sp, #52	@ 0x34
 800ea8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ea92:	a39d      	add	r3, pc, #628	@ (adr r3, 800ed08 <__ieee754_rem_pio2+0x2f8>)
 800ea94:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea98:	f7f1 fc26 	bl	80002e8 <__aeabi_dsub>
 800ea9c:	a39c      	add	r3, pc, #624	@ (adr r3, 800ed10 <__ieee754_rem_pio2+0x300>)
 800ea9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eaa2:	4606      	mov	r6, r0
 800eaa4:	460f      	mov	r7, r1
 800eaa6:	f7f1 fc1f 	bl	80002e8 <__aeabi_dsub>
 800eaaa:	4602      	mov	r2, r0
 800eaac:	460b      	mov	r3, r1
 800eaae:	4680      	mov	r8, r0
 800eab0:	4689      	mov	r9, r1
 800eab2:	4630      	mov	r0, r6
 800eab4:	4639      	mov	r1, r7
 800eab6:	f7f1 fc17 	bl	80002e8 <__aeabi_dsub>
 800eaba:	a395      	add	r3, pc, #596	@ (adr r3, 800ed10 <__ieee754_rem_pio2+0x300>)
 800eabc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eac0:	e7dc      	b.n	800ea7c <__ieee754_rem_pio2+0x6c>
 800eac2:	f7f1 fc13 	bl	80002ec <__adddf3>
 800eac6:	45a8      	cmp	r8, r5
 800eac8:	4606      	mov	r6, r0
 800eaca:	460f      	mov	r7, r1
 800eacc:	d018      	beq.n	800eb00 <__ieee754_rem_pio2+0xf0>
 800eace:	a38c      	add	r3, pc, #560	@ (adr r3, 800ed00 <__ieee754_rem_pio2+0x2f0>)
 800ead0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ead4:	f7f1 fc0a 	bl	80002ec <__adddf3>
 800ead8:	4602      	mov	r2, r0
 800eada:	460b      	mov	r3, r1
 800eadc:	4680      	mov	r8, r0
 800eade:	4689      	mov	r9, r1
 800eae0:	4630      	mov	r0, r6
 800eae2:	4639      	mov	r1, r7
 800eae4:	f7f1 fc00 	bl	80002e8 <__aeabi_dsub>
 800eae8:	a385      	add	r3, pc, #532	@ (adr r3, 800ed00 <__ieee754_rem_pio2+0x2f0>)
 800eaea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eaee:	f7f1 fbfd 	bl	80002ec <__adddf3>
 800eaf2:	f04f 35ff 	mov.w	r5, #4294967295
 800eaf6:	e9c4 8900 	strd	r8, r9, [r4]
 800eafa:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800eafe:	e7c4      	b.n	800ea8a <__ieee754_rem_pio2+0x7a>
 800eb00:	a381      	add	r3, pc, #516	@ (adr r3, 800ed08 <__ieee754_rem_pio2+0x2f8>)
 800eb02:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb06:	f7f1 fbf1 	bl	80002ec <__adddf3>
 800eb0a:	a381      	add	r3, pc, #516	@ (adr r3, 800ed10 <__ieee754_rem_pio2+0x300>)
 800eb0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb10:	4606      	mov	r6, r0
 800eb12:	460f      	mov	r7, r1
 800eb14:	f7f1 fbea 	bl	80002ec <__adddf3>
 800eb18:	4602      	mov	r2, r0
 800eb1a:	460b      	mov	r3, r1
 800eb1c:	4680      	mov	r8, r0
 800eb1e:	4689      	mov	r9, r1
 800eb20:	4630      	mov	r0, r6
 800eb22:	4639      	mov	r1, r7
 800eb24:	f7f1 fbe0 	bl	80002e8 <__aeabi_dsub>
 800eb28:	a379      	add	r3, pc, #484	@ (adr r3, 800ed10 <__ieee754_rem_pio2+0x300>)
 800eb2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb2e:	e7de      	b.n	800eaee <__ieee754_rem_pio2+0xde>
 800eb30:	4b82      	ldr	r3, [pc, #520]	@ (800ed3c <__ieee754_rem_pio2+0x32c>)
 800eb32:	4598      	cmp	r8, r3
 800eb34:	f200 80d1 	bhi.w	800ecda <__ieee754_rem_pio2+0x2ca>
 800eb38:	f000 fafe 	bl	800f138 <fabs>
 800eb3c:	ec57 6b10 	vmov	r6, r7, d0
 800eb40:	a375      	add	r3, pc, #468	@ (adr r3, 800ed18 <__ieee754_rem_pio2+0x308>)
 800eb42:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb46:	4630      	mov	r0, r6
 800eb48:	4639      	mov	r1, r7
 800eb4a:	f7f1 fd85 	bl	8000658 <__aeabi_dmul>
 800eb4e:	4b7c      	ldr	r3, [pc, #496]	@ (800ed40 <__ieee754_rem_pio2+0x330>)
 800eb50:	2200      	movs	r2, #0
 800eb52:	f7f1 fbcb 	bl	80002ec <__adddf3>
 800eb56:	f7f2 f82f 	bl	8000bb8 <__aeabi_d2iz>
 800eb5a:	4605      	mov	r5, r0
 800eb5c:	f7f1 fd12 	bl	8000584 <__aeabi_i2d>
 800eb60:	4602      	mov	r2, r0
 800eb62:	460b      	mov	r3, r1
 800eb64:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800eb68:	a363      	add	r3, pc, #396	@ (adr r3, 800ecf8 <__ieee754_rem_pio2+0x2e8>)
 800eb6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb6e:	f7f1 fd73 	bl	8000658 <__aeabi_dmul>
 800eb72:	4602      	mov	r2, r0
 800eb74:	460b      	mov	r3, r1
 800eb76:	4630      	mov	r0, r6
 800eb78:	4639      	mov	r1, r7
 800eb7a:	f7f1 fbb5 	bl	80002e8 <__aeabi_dsub>
 800eb7e:	a360      	add	r3, pc, #384	@ (adr r3, 800ed00 <__ieee754_rem_pio2+0x2f0>)
 800eb80:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb84:	4682      	mov	sl, r0
 800eb86:	468b      	mov	fp, r1
 800eb88:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800eb8c:	f7f1 fd64 	bl	8000658 <__aeabi_dmul>
 800eb90:	2d1f      	cmp	r5, #31
 800eb92:	4606      	mov	r6, r0
 800eb94:	460f      	mov	r7, r1
 800eb96:	dc0c      	bgt.n	800ebb2 <__ieee754_rem_pio2+0x1a2>
 800eb98:	4b6a      	ldr	r3, [pc, #424]	@ (800ed44 <__ieee754_rem_pio2+0x334>)
 800eb9a:	1e6a      	subs	r2, r5, #1
 800eb9c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800eba0:	4543      	cmp	r3, r8
 800eba2:	d006      	beq.n	800ebb2 <__ieee754_rem_pio2+0x1a2>
 800eba4:	4632      	mov	r2, r6
 800eba6:	463b      	mov	r3, r7
 800eba8:	4650      	mov	r0, sl
 800ebaa:	4659      	mov	r1, fp
 800ebac:	f7f1 fb9c 	bl	80002e8 <__aeabi_dsub>
 800ebb0:	e00e      	b.n	800ebd0 <__ieee754_rem_pio2+0x1c0>
 800ebb2:	463b      	mov	r3, r7
 800ebb4:	4632      	mov	r2, r6
 800ebb6:	4650      	mov	r0, sl
 800ebb8:	4659      	mov	r1, fp
 800ebba:	f7f1 fb95 	bl	80002e8 <__aeabi_dsub>
 800ebbe:	ea4f 5328 	mov.w	r3, r8, asr #20
 800ebc2:	9305      	str	r3, [sp, #20]
 800ebc4:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800ebc8:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 800ebcc:	2b10      	cmp	r3, #16
 800ebce:	dc02      	bgt.n	800ebd6 <__ieee754_rem_pio2+0x1c6>
 800ebd0:	e9c4 0100 	strd	r0, r1, [r4]
 800ebd4:	e039      	b.n	800ec4a <__ieee754_rem_pio2+0x23a>
 800ebd6:	a34c      	add	r3, pc, #304	@ (adr r3, 800ed08 <__ieee754_rem_pio2+0x2f8>)
 800ebd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ebdc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ebe0:	f7f1 fd3a 	bl	8000658 <__aeabi_dmul>
 800ebe4:	4606      	mov	r6, r0
 800ebe6:	460f      	mov	r7, r1
 800ebe8:	4602      	mov	r2, r0
 800ebea:	460b      	mov	r3, r1
 800ebec:	4650      	mov	r0, sl
 800ebee:	4659      	mov	r1, fp
 800ebf0:	f7f1 fb7a 	bl	80002e8 <__aeabi_dsub>
 800ebf4:	4602      	mov	r2, r0
 800ebf6:	460b      	mov	r3, r1
 800ebf8:	4680      	mov	r8, r0
 800ebfa:	4689      	mov	r9, r1
 800ebfc:	4650      	mov	r0, sl
 800ebfe:	4659      	mov	r1, fp
 800ec00:	f7f1 fb72 	bl	80002e8 <__aeabi_dsub>
 800ec04:	4632      	mov	r2, r6
 800ec06:	463b      	mov	r3, r7
 800ec08:	f7f1 fb6e 	bl	80002e8 <__aeabi_dsub>
 800ec0c:	a340      	add	r3, pc, #256	@ (adr r3, 800ed10 <__ieee754_rem_pio2+0x300>)
 800ec0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec12:	4606      	mov	r6, r0
 800ec14:	460f      	mov	r7, r1
 800ec16:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ec1a:	f7f1 fd1d 	bl	8000658 <__aeabi_dmul>
 800ec1e:	4632      	mov	r2, r6
 800ec20:	463b      	mov	r3, r7
 800ec22:	f7f1 fb61 	bl	80002e8 <__aeabi_dsub>
 800ec26:	4602      	mov	r2, r0
 800ec28:	460b      	mov	r3, r1
 800ec2a:	4606      	mov	r6, r0
 800ec2c:	460f      	mov	r7, r1
 800ec2e:	4640      	mov	r0, r8
 800ec30:	4649      	mov	r1, r9
 800ec32:	f7f1 fb59 	bl	80002e8 <__aeabi_dsub>
 800ec36:	9a05      	ldr	r2, [sp, #20]
 800ec38:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800ec3c:	1ad3      	subs	r3, r2, r3
 800ec3e:	2b31      	cmp	r3, #49	@ 0x31
 800ec40:	dc20      	bgt.n	800ec84 <__ieee754_rem_pio2+0x274>
 800ec42:	e9c4 0100 	strd	r0, r1, [r4]
 800ec46:	46c2      	mov	sl, r8
 800ec48:	46cb      	mov	fp, r9
 800ec4a:	e9d4 8900 	ldrd	r8, r9, [r4]
 800ec4e:	4650      	mov	r0, sl
 800ec50:	4642      	mov	r2, r8
 800ec52:	464b      	mov	r3, r9
 800ec54:	4659      	mov	r1, fp
 800ec56:	f7f1 fb47 	bl	80002e8 <__aeabi_dsub>
 800ec5a:	463b      	mov	r3, r7
 800ec5c:	4632      	mov	r2, r6
 800ec5e:	f7f1 fb43 	bl	80002e8 <__aeabi_dsub>
 800ec62:	9b04      	ldr	r3, [sp, #16]
 800ec64:	2b00      	cmp	r3, #0
 800ec66:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800ec6a:	f6bf af0e 	bge.w	800ea8a <__ieee754_rem_pio2+0x7a>
 800ec6e:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 800ec72:	6063      	str	r3, [r4, #4]
 800ec74:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800ec78:	f8c4 8000 	str.w	r8, [r4]
 800ec7c:	60a0      	str	r0, [r4, #8]
 800ec7e:	60e3      	str	r3, [r4, #12]
 800ec80:	426d      	negs	r5, r5
 800ec82:	e702      	b.n	800ea8a <__ieee754_rem_pio2+0x7a>
 800ec84:	a326      	add	r3, pc, #152	@ (adr r3, 800ed20 <__ieee754_rem_pio2+0x310>)
 800ec86:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec8a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ec8e:	f7f1 fce3 	bl	8000658 <__aeabi_dmul>
 800ec92:	4606      	mov	r6, r0
 800ec94:	460f      	mov	r7, r1
 800ec96:	4602      	mov	r2, r0
 800ec98:	460b      	mov	r3, r1
 800ec9a:	4640      	mov	r0, r8
 800ec9c:	4649      	mov	r1, r9
 800ec9e:	f7f1 fb23 	bl	80002e8 <__aeabi_dsub>
 800eca2:	4602      	mov	r2, r0
 800eca4:	460b      	mov	r3, r1
 800eca6:	4682      	mov	sl, r0
 800eca8:	468b      	mov	fp, r1
 800ecaa:	4640      	mov	r0, r8
 800ecac:	4649      	mov	r1, r9
 800ecae:	f7f1 fb1b 	bl	80002e8 <__aeabi_dsub>
 800ecb2:	4632      	mov	r2, r6
 800ecb4:	463b      	mov	r3, r7
 800ecb6:	f7f1 fb17 	bl	80002e8 <__aeabi_dsub>
 800ecba:	a31b      	add	r3, pc, #108	@ (adr r3, 800ed28 <__ieee754_rem_pio2+0x318>)
 800ecbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ecc0:	4606      	mov	r6, r0
 800ecc2:	460f      	mov	r7, r1
 800ecc4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ecc8:	f7f1 fcc6 	bl	8000658 <__aeabi_dmul>
 800eccc:	4632      	mov	r2, r6
 800ecce:	463b      	mov	r3, r7
 800ecd0:	f7f1 fb0a 	bl	80002e8 <__aeabi_dsub>
 800ecd4:	4606      	mov	r6, r0
 800ecd6:	460f      	mov	r7, r1
 800ecd8:	e764      	b.n	800eba4 <__ieee754_rem_pio2+0x194>
 800ecda:	4b1b      	ldr	r3, [pc, #108]	@ (800ed48 <__ieee754_rem_pio2+0x338>)
 800ecdc:	4598      	cmp	r8, r3
 800ecde:	d935      	bls.n	800ed4c <__ieee754_rem_pio2+0x33c>
 800ece0:	4632      	mov	r2, r6
 800ece2:	463b      	mov	r3, r7
 800ece4:	4630      	mov	r0, r6
 800ece6:	4639      	mov	r1, r7
 800ece8:	f7f1 fafe 	bl	80002e8 <__aeabi_dsub>
 800ecec:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800ecf0:	e9c4 0100 	strd	r0, r1, [r4]
 800ecf4:	e69e      	b.n	800ea34 <__ieee754_rem_pio2+0x24>
 800ecf6:	bf00      	nop
 800ecf8:	54400000 	.word	0x54400000
 800ecfc:	3ff921fb 	.word	0x3ff921fb
 800ed00:	1a626331 	.word	0x1a626331
 800ed04:	3dd0b461 	.word	0x3dd0b461
 800ed08:	1a600000 	.word	0x1a600000
 800ed0c:	3dd0b461 	.word	0x3dd0b461
 800ed10:	2e037073 	.word	0x2e037073
 800ed14:	3ba3198a 	.word	0x3ba3198a
 800ed18:	6dc9c883 	.word	0x6dc9c883
 800ed1c:	3fe45f30 	.word	0x3fe45f30
 800ed20:	2e000000 	.word	0x2e000000
 800ed24:	3ba3198a 	.word	0x3ba3198a
 800ed28:	252049c1 	.word	0x252049c1
 800ed2c:	397b839a 	.word	0x397b839a
 800ed30:	3fe921fb 	.word	0x3fe921fb
 800ed34:	4002d97b 	.word	0x4002d97b
 800ed38:	3ff921fb 	.word	0x3ff921fb
 800ed3c:	413921fb 	.word	0x413921fb
 800ed40:	3fe00000 	.word	0x3fe00000
 800ed44:	08010838 	.word	0x08010838
 800ed48:	7fefffff 	.word	0x7fefffff
 800ed4c:	ea4f 5528 	mov.w	r5, r8, asr #20
 800ed50:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 800ed54:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 800ed58:	4630      	mov	r0, r6
 800ed5a:	460f      	mov	r7, r1
 800ed5c:	f7f1 ff2c 	bl	8000bb8 <__aeabi_d2iz>
 800ed60:	f7f1 fc10 	bl	8000584 <__aeabi_i2d>
 800ed64:	4602      	mov	r2, r0
 800ed66:	460b      	mov	r3, r1
 800ed68:	4630      	mov	r0, r6
 800ed6a:	4639      	mov	r1, r7
 800ed6c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800ed70:	f7f1 faba 	bl	80002e8 <__aeabi_dsub>
 800ed74:	4b22      	ldr	r3, [pc, #136]	@ (800ee00 <__ieee754_rem_pio2+0x3f0>)
 800ed76:	2200      	movs	r2, #0
 800ed78:	f7f1 fc6e 	bl	8000658 <__aeabi_dmul>
 800ed7c:	460f      	mov	r7, r1
 800ed7e:	4606      	mov	r6, r0
 800ed80:	f7f1 ff1a 	bl	8000bb8 <__aeabi_d2iz>
 800ed84:	f7f1 fbfe 	bl	8000584 <__aeabi_i2d>
 800ed88:	4602      	mov	r2, r0
 800ed8a:	460b      	mov	r3, r1
 800ed8c:	4630      	mov	r0, r6
 800ed8e:	4639      	mov	r1, r7
 800ed90:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800ed94:	f7f1 faa8 	bl	80002e8 <__aeabi_dsub>
 800ed98:	4b19      	ldr	r3, [pc, #100]	@ (800ee00 <__ieee754_rem_pio2+0x3f0>)
 800ed9a:	2200      	movs	r2, #0
 800ed9c:	f7f1 fc5c 	bl	8000658 <__aeabi_dmul>
 800eda0:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 800eda4:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 800eda8:	f04f 0803 	mov.w	r8, #3
 800edac:	2600      	movs	r6, #0
 800edae:	2700      	movs	r7, #0
 800edb0:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800edb4:	4632      	mov	r2, r6
 800edb6:	463b      	mov	r3, r7
 800edb8:	46c2      	mov	sl, r8
 800edba:	f108 38ff 	add.w	r8, r8, #4294967295
 800edbe:	f7f1 feb3 	bl	8000b28 <__aeabi_dcmpeq>
 800edc2:	2800      	cmp	r0, #0
 800edc4:	d1f4      	bne.n	800edb0 <__ieee754_rem_pio2+0x3a0>
 800edc6:	4b0f      	ldr	r3, [pc, #60]	@ (800ee04 <__ieee754_rem_pio2+0x3f4>)
 800edc8:	9301      	str	r3, [sp, #4]
 800edca:	2302      	movs	r3, #2
 800edcc:	9300      	str	r3, [sp, #0]
 800edce:	462a      	mov	r2, r5
 800edd0:	4653      	mov	r3, sl
 800edd2:	4621      	mov	r1, r4
 800edd4:	a806      	add	r0, sp, #24
 800edd6:	f000 fd1f 	bl	800f818 <__kernel_rem_pio2>
 800edda:	9b04      	ldr	r3, [sp, #16]
 800eddc:	2b00      	cmp	r3, #0
 800edde:	4605      	mov	r5, r0
 800ede0:	f6bf ae53 	bge.w	800ea8a <__ieee754_rem_pio2+0x7a>
 800ede4:	e9d4 2100 	ldrd	r2, r1, [r4]
 800ede8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800edec:	e9c4 2300 	strd	r2, r3, [r4]
 800edf0:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 800edf4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800edf8:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800edfc:	e740      	b.n	800ec80 <__ieee754_rem_pio2+0x270>
 800edfe:	bf00      	nop
 800ee00:	41700000 	.word	0x41700000
 800ee04:	080108b8 	.word	0x080108b8

0800ee08 <atan>:
 800ee08:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ee0c:	ec55 4b10 	vmov	r4, r5, d0
 800ee10:	4bbf      	ldr	r3, [pc, #764]	@ (800f110 <atan+0x308>)
 800ee12:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 800ee16:	429e      	cmp	r6, r3
 800ee18:	46ab      	mov	fp, r5
 800ee1a:	d918      	bls.n	800ee4e <atan+0x46>
 800ee1c:	4bbd      	ldr	r3, [pc, #756]	@ (800f114 <atan+0x30c>)
 800ee1e:	429e      	cmp	r6, r3
 800ee20:	d801      	bhi.n	800ee26 <atan+0x1e>
 800ee22:	d109      	bne.n	800ee38 <atan+0x30>
 800ee24:	b144      	cbz	r4, 800ee38 <atan+0x30>
 800ee26:	4622      	mov	r2, r4
 800ee28:	462b      	mov	r3, r5
 800ee2a:	4620      	mov	r0, r4
 800ee2c:	4629      	mov	r1, r5
 800ee2e:	f7f1 fa5d 	bl	80002ec <__adddf3>
 800ee32:	4604      	mov	r4, r0
 800ee34:	460d      	mov	r5, r1
 800ee36:	e006      	b.n	800ee46 <atan+0x3e>
 800ee38:	f1bb 0f00 	cmp.w	fp, #0
 800ee3c:	f340 812b 	ble.w	800f096 <atan+0x28e>
 800ee40:	a597      	add	r5, pc, #604	@ (adr r5, 800f0a0 <atan+0x298>)
 800ee42:	e9d5 4500 	ldrd	r4, r5, [r5]
 800ee46:	ec45 4b10 	vmov	d0, r4, r5
 800ee4a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ee4e:	4bb2      	ldr	r3, [pc, #712]	@ (800f118 <atan+0x310>)
 800ee50:	429e      	cmp	r6, r3
 800ee52:	d813      	bhi.n	800ee7c <atan+0x74>
 800ee54:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 800ee58:	429e      	cmp	r6, r3
 800ee5a:	d80c      	bhi.n	800ee76 <atan+0x6e>
 800ee5c:	a392      	add	r3, pc, #584	@ (adr r3, 800f0a8 <atan+0x2a0>)
 800ee5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee62:	4620      	mov	r0, r4
 800ee64:	4629      	mov	r1, r5
 800ee66:	f7f1 fa41 	bl	80002ec <__adddf3>
 800ee6a:	4bac      	ldr	r3, [pc, #688]	@ (800f11c <atan+0x314>)
 800ee6c:	2200      	movs	r2, #0
 800ee6e:	f7f1 fe83 	bl	8000b78 <__aeabi_dcmpgt>
 800ee72:	2800      	cmp	r0, #0
 800ee74:	d1e7      	bne.n	800ee46 <atan+0x3e>
 800ee76:	f04f 3aff 	mov.w	sl, #4294967295
 800ee7a:	e029      	b.n	800eed0 <atan+0xc8>
 800ee7c:	f000 f95c 	bl	800f138 <fabs>
 800ee80:	4ba7      	ldr	r3, [pc, #668]	@ (800f120 <atan+0x318>)
 800ee82:	429e      	cmp	r6, r3
 800ee84:	ec55 4b10 	vmov	r4, r5, d0
 800ee88:	f200 80bc 	bhi.w	800f004 <atan+0x1fc>
 800ee8c:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 800ee90:	429e      	cmp	r6, r3
 800ee92:	f200 809e 	bhi.w	800efd2 <atan+0x1ca>
 800ee96:	4622      	mov	r2, r4
 800ee98:	462b      	mov	r3, r5
 800ee9a:	4620      	mov	r0, r4
 800ee9c:	4629      	mov	r1, r5
 800ee9e:	f7f1 fa25 	bl	80002ec <__adddf3>
 800eea2:	4b9e      	ldr	r3, [pc, #632]	@ (800f11c <atan+0x314>)
 800eea4:	2200      	movs	r2, #0
 800eea6:	f7f1 fa1f 	bl	80002e8 <__aeabi_dsub>
 800eeaa:	2200      	movs	r2, #0
 800eeac:	4606      	mov	r6, r0
 800eeae:	460f      	mov	r7, r1
 800eeb0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800eeb4:	4620      	mov	r0, r4
 800eeb6:	4629      	mov	r1, r5
 800eeb8:	f7f1 fa18 	bl	80002ec <__adddf3>
 800eebc:	4602      	mov	r2, r0
 800eebe:	460b      	mov	r3, r1
 800eec0:	4630      	mov	r0, r6
 800eec2:	4639      	mov	r1, r7
 800eec4:	f7f1 fcf2 	bl	80008ac <__aeabi_ddiv>
 800eec8:	f04f 0a00 	mov.w	sl, #0
 800eecc:	4604      	mov	r4, r0
 800eece:	460d      	mov	r5, r1
 800eed0:	4622      	mov	r2, r4
 800eed2:	462b      	mov	r3, r5
 800eed4:	4620      	mov	r0, r4
 800eed6:	4629      	mov	r1, r5
 800eed8:	f7f1 fbbe 	bl	8000658 <__aeabi_dmul>
 800eedc:	4602      	mov	r2, r0
 800eede:	460b      	mov	r3, r1
 800eee0:	4680      	mov	r8, r0
 800eee2:	4689      	mov	r9, r1
 800eee4:	f7f1 fbb8 	bl	8000658 <__aeabi_dmul>
 800eee8:	a371      	add	r3, pc, #452	@ (adr r3, 800f0b0 <atan+0x2a8>)
 800eeea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eeee:	4606      	mov	r6, r0
 800eef0:	460f      	mov	r7, r1
 800eef2:	f7f1 fbb1 	bl	8000658 <__aeabi_dmul>
 800eef6:	a370      	add	r3, pc, #448	@ (adr r3, 800f0b8 <atan+0x2b0>)
 800eef8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eefc:	f7f1 f9f6 	bl	80002ec <__adddf3>
 800ef00:	4632      	mov	r2, r6
 800ef02:	463b      	mov	r3, r7
 800ef04:	f7f1 fba8 	bl	8000658 <__aeabi_dmul>
 800ef08:	a36d      	add	r3, pc, #436	@ (adr r3, 800f0c0 <atan+0x2b8>)
 800ef0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef0e:	f7f1 f9ed 	bl	80002ec <__adddf3>
 800ef12:	4632      	mov	r2, r6
 800ef14:	463b      	mov	r3, r7
 800ef16:	f7f1 fb9f 	bl	8000658 <__aeabi_dmul>
 800ef1a:	a36b      	add	r3, pc, #428	@ (adr r3, 800f0c8 <atan+0x2c0>)
 800ef1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef20:	f7f1 f9e4 	bl	80002ec <__adddf3>
 800ef24:	4632      	mov	r2, r6
 800ef26:	463b      	mov	r3, r7
 800ef28:	f7f1 fb96 	bl	8000658 <__aeabi_dmul>
 800ef2c:	a368      	add	r3, pc, #416	@ (adr r3, 800f0d0 <atan+0x2c8>)
 800ef2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef32:	f7f1 f9db 	bl	80002ec <__adddf3>
 800ef36:	4632      	mov	r2, r6
 800ef38:	463b      	mov	r3, r7
 800ef3a:	f7f1 fb8d 	bl	8000658 <__aeabi_dmul>
 800ef3e:	a366      	add	r3, pc, #408	@ (adr r3, 800f0d8 <atan+0x2d0>)
 800ef40:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef44:	f7f1 f9d2 	bl	80002ec <__adddf3>
 800ef48:	4642      	mov	r2, r8
 800ef4a:	464b      	mov	r3, r9
 800ef4c:	f7f1 fb84 	bl	8000658 <__aeabi_dmul>
 800ef50:	a363      	add	r3, pc, #396	@ (adr r3, 800f0e0 <atan+0x2d8>)
 800ef52:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef56:	4680      	mov	r8, r0
 800ef58:	4689      	mov	r9, r1
 800ef5a:	4630      	mov	r0, r6
 800ef5c:	4639      	mov	r1, r7
 800ef5e:	f7f1 fb7b 	bl	8000658 <__aeabi_dmul>
 800ef62:	a361      	add	r3, pc, #388	@ (adr r3, 800f0e8 <atan+0x2e0>)
 800ef64:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef68:	f7f1 f9be 	bl	80002e8 <__aeabi_dsub>
 800ef6c:	4632      	mov	r2, r6
 800ef6e:	463b      	mov	r3, r7
 800ef70:	f7f1 fb72 	bl	8000658 <__aeabi_dmul>
 800ef74:	a35e      	add	r3, pc, #376	@ (adr r3, 800f0f0 <atan+0x2e8>)
 800ef76:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef7a:	f7f1 f9b5 	bl	80002e8 <__aeabi_dsub>
 800ef7e:	4632      	mov	r2, r6
 800ef80:	463b      	mov	r3, r7
 800ef82:	f7f1 fb69 	bl	8000658 <__aeabi_dmul>
 800ef86:	a35c      	add	r3, pc, #368	@ (adr r3, 800f0f8 <atan+0x2f0>)
 800ef88:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef8c:	f7f1 f9ac 	bl	80002e8 <__aeabi_dsub>
 800ef90:	4632      	mov	r2, r6
 800ef92:	463b      	mov	r3, r7
 800ef94:	f7f1 fb60 	bl	8000658 <__aeabi_dmul>
 800ef98:	a359      	add	r3, pc, #356	@ (adr r3, 800f100 <atan+0x2f8>)
 800ef9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef9e:	f7f1 f9a3 	bl	80002e8 <__aeabi_dsub>
 800efa2:	4632      	mov	r2, r6
 800efa4:	463b      	mov	r3, r7
 800efa6:	f7f1 fb57 	bl	8000658 <__aeabi_dmul>
 800efaa:	4602      	mov	r2, r0
 800efac:	460b      	mov	r3, r1
 800efae:	4640      	mov	r0, r8
 800efb0:	4649      	mov	r1, r9
 800efb2:	f7f1 f99b 	bl	80002ec <__adddf3>
 800efb6:	4622      	mov	r2, r4
 800efb8:	462b      	mov	r3, r5
 800efba:	f7f1 fb4d 	bl	8000658 <__aeabi_dmul>
 800efbe:	f1ba 3fff 	cmp.w	sl, #4294967295
 800efc2:	4602      	mov	r2, r0
 800efc4:	460b      	mov	r3, r1
 800efc6:	d148      	bne.n	800f05a <atan+0x252>
 800efc8:	4620      	mov	r0, r4
 800efca:	4629      	mov	r1, r5
 800efcc:	f7f1 f98c 	bl	80002e8 <__aeabi_dsub>
 800efd0:	e72f      	b.n	800ee32 <atan+0x2a>
 800efd2:	4b52      	ldr	r3, [pc, #328]	@ (800f11c <atan+0x314>)
 800efd4:	2200      	movs	r2, #0
 800efd6:	4620      	mov	r0, r4
 800efd8:	4629      	mov	r1, r5
 800efda:	f7f1 f985 	bl	80002e8 <__aeabi_dsub>
 800efde:	4b4f      	ldr	r3, [pc, #316]	@ (800f11c <atan+0x314>)
 800efe0:	4606      	mov	r6, r0
 800efe2:	460f      	mov	r7, r1
 800efe4:	2200      	movs	r2, #0
 800efe6:	4620      	mov	r0, r4
 800efe8:	4629      	mov	r1, r5
 800efea:	f7f1 f97f 	bl	80002ec <__adddf3>
 800efee:	4602      	mov	r2, r0
 800eff0:	460b      	mov	r3, r1
 800eff2:	4630      	mov	r0, r6
 800eff4:	4639      	mov	r1, r7
 800eff6:	f7f1 fc59 	bl	80008ac <__aeabi_ddiv>
 800effa:	f04f 0a01 	mov.w	sl, #1
 800effe:	4604      	mov	r4, r0
 800f000:	460d      	mov	r5, r1
 800f002:	e765      	b.n	800eed0 <atan+0xc8>
 800f004:	4b47      	ldr	r3, [pc, #284]	@ (800f124 <atan+0x31c>)
 800f006:	429e      	cmp	r6, r3
 800f008:	d21c      	bcs.n	800f044 <atan+0x23c>
 800f00a:	4b47      	ldr	r3, [pc, #284]	@ (800f128 <atan+0x320>)
 800f00c:	2200      	movs	r2, #0
 800f00e:	4620      	mov	r0, r4
 800f010:	4629      	mov	r1, r5
 800f012:	f7f1 f969 	bl	80002e8 <__aeabi_dsub>
 800f016:	4b44      	ldr	r3, [pc, #272]	@ (800f128 <atan+0x320>)
 800f018:	4606      	mov	r6, r0
 800f01a:	460f      	mov	r7, r1
 800f01c:	2200      	movs	r2, #0
 800f01e:	4620      	mov	r0, r4
 800f020:	4629      	mov	r1, r5
 800f022:	f7f1 fb19 	bl	8000658 <__aeabi_dmul>
 800f026:	4b3d      	ldr	r3, [pc, #244]	@ (800f11c <atan+0x314>)
 800f028:	2200      	movs	r2, #0
 800f02a:	f7f1 f95f 	bl	80002ec <__adddf3>
 800f02e:	4602      	mov	r2, r0
 800f030:	460b      	mov	r3, r1
 800f032:	4630      	mov	r0, r6
 800f034:	4639      	mov	r1, r7
 800f036:	f7f1 fc39 	bl	80008ac <__aeabi_ddiv>
 800f03a:	f04f 0a02 	mov.w	sl, #2
 800f03e:	4604      	mov	r4, r0
 800f040:	460d      	mov	r5, r1
 800f042:	e745      	b.n	800eed0 <atan+0xc8>
 800f044:	4622      	mov	r2, r4
 800f046:	462b      	mov	r3, r5
 800f048:	4938      	ldr	r1, [pc, #224]	@ (800f12c <atan+0x324>)
 800f04a:	2000      	movs	r0, #0
 800f04c:	f7f1 fc2e 	bl	80008ac <__aeabi_ddiv>
 800f050:	f04f 0a03 	mov.w	sl, #3
 800f054:	4604      	mov	r4, r0
 800f056:	460d      	mov	r5, r1
 800f058:	e73a      	b.n	800eed0 <atan+0xc8>
 800f05a:	4b35      	ldr	r3, [pc, #212]	@ (800f130 <atan+0x328>)
 800f05c:	4e35      	ldr	r6, [pc, #212]	@ (800f134 <atan+0x32c>)
 800f05e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800f062:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f066:	f7f1 f93f 	bl	80002e8 <__aeabi_dsub>
 800f06a:	4622      	mov	r2, r4
 800f06c:	462b      	mov	r3, r5
 800f06e:	f7f1 f93b 	bl	80002e8 <__aeabi_dsub>
 800f072:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800f076:	4602      	mov	r2, r0
 800f078:	460b      	mov	r3, r1
 800f07a:	e9d6 0100 	ldrd	r0, r1, [r6]
 800f07e:	f7f1 f933 	bl	80002e8 <__aeabi_dsub>
 800f082:	f1bb 0f00 	cmp.w	fp, #0
 800f086:	4604      	mov	r4, r0
 800f088:	460d      	mov	r5, r1
 800f08a:	f6bf aedc 	bge.w	800ee46 <atan+0x3e>
 800f08e:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800f092:	461d      	mov	r5, r3
 800f094:	e6d7      	b.n	800ee46 <atan+0x3e>
 800f096:	a51c      	add	r5, pc, #112	@ (adr r5, 800f108 <atan+0x300>)
 800f098:	e9d5 4500 	ldrd	r4, r5, [r5]
 800f09c:	e6d3      	b.n	800ee46 <atan+0x3e>
 800f09e:	bf00      	nop
 800f0a0:	54442d18 	.word	0x54442d18
 800f0a4:	3ff921fb 	.word	0x3ff921fb
 800f0a8:	8800759c 	.word	0x8800759c
 800f0ac:	7e37e43c 	.word	0x7e37e43c
 800f0b0:	e322da11 	.word	0xe322da11
 800f0b4:	3f90ad3a 	.word	0x3f90ad3a
 800f0b8:	24760deb 	.word	0x24760deb
 800f0bc:	3fa97b4b 	.word	0x3fa97b4b
 800f0c0:	a0d03d51 	.word	0xa0d03d51
 800f0c4:	3fb10d66 	.word	0x3fb10d66
 800f0c8:	c54c206e 	.word	0xc54c206e
 800f0cc:	3fb745cd 	.word	0x3fb745cd
 800f0d0:	920083ff 	.word	0x920083ff
 800f0d4:	3fc24924 	.word	0x3fc24924
 800f0d8:	5555550d 	.word	0x5555550d
 800f0dc:	3fd55555 	.word	0x3fd55555
 800f0e0:	2c6a6c2f 	.word	0x2c6a6c2f
 800f0e4:	bfa2b444 	.word	0xbfa2b444
 800f0e8:	52defd9a 	.word	0x52defd9a
 800f0ec:	3fadde2d 	.word	0x3fadde2d
 800f0f0:	af749a6d 	.word	0xaf749a6d
 800f0f4:	3fb3b0f2 	.word	0x3fb3b0f2
 800f0f8:	fe231671 	.word	0xfe231671
 800f0fc:	3fbc71c6 	.word	0x3fbc71c6
 800f100:	9998ebc4 	.word	0x9998ebc4
 800f104:	3fc99999 	.word	0x3fc99999
 800f108:	54442d18 	.word	0x54442d18
 800f10c:	bff921fb 	.word	0xbff921fb
 800f110:	440fffff 	.word	0x440fffff
 800f114:	7ff00000 	.word	0x7ff00000
 800f118:	3fdbffff 	.word	0x3fdbffff
 800f11c:	3ff00000 	.word	0x3ff00000
 800f120:	3ff2ffff 	.word	0x3ff2ffff
 800f124:	40038000 	.word	0x40038000
 800f128:	3ff80000 	.word	0x3ff80000
 800f12c:	bff00000 	.word	0xbff00000
 800f130:	080109c0 	.word	0x080109c0
 800f134:	080109e0 	.word	0x080109e0

0800f138 <fabs>:
 800f138:	ec51 0b10 	vmov	r0, r1, d0
 800f13c:	4602      	mov	r2, r0
 800f13e:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800f142:	ec43 2b10 	vmov	d0, r2, r3
 800f146:	4770      	bx	lr

0800f148 <__ieee754_powf>:
 800f148:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f14c:	ee10 4a90 	vmov	r4, s1
 800f150:	f034 4900 	bics.w	r9, r4, #2147483648	@ 0x80000000
 800f154:	ed2d 8b02 	vpush	{d8}
 800f158:	ee10 6a10 	vmov	r6, s0
 800f15c:	eeb0 8a40 	vmov.f32	s16, s0
 800f160:	eef0 8a60 	vmov.f32	s17, s1
 800f164:	d10c      	bne.n	800f180 <__ieee754_powf+0x38>
 800f166:	f486 0680 	eor.w	r6, r6, #4194304	@ 0x400000
 800f16a:	0076      	lsls	r6, r6, #1
 800f16c:	f516 0f00 	cmn.w	r6, #8388608	@ 0x800000
 800f170:	f240 8274 	bls.w	800f65c <__ieee754_powf+0x514>
 800f174:	ee38 0a28 	vadd.f32	s0, s16, s17
 800f178:	ecbd 8b02 	vpop	{d8}
 800f17c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f180:	f026 4800 	bic.w	r8, r6, #2147483648	@ 0x80000000
 800f184:	f1b8 4fff 	cmp.w	r8, #2139095040	@ 0x7f800000
 800f188:	d802      	bhi.n	800f190 <__ieee754_powf+0x48>
 800f18a:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 800f18e:	d908      	bls.n	800f1a2 <__ieee754_powf+0x5a>
 800f190:	f1b6 5f7e 	cmp.w	r6, #1065353216	@ 0x3f800000
 800f194:	d1ee      	bne.n	800f174 <__ieee754_powf+0x2c>
 800f196:	f484 0480 	eor.w	r4, r4, #4194304	@ 0x400000
 800f19a:	0064      	lsls	r4, r4, #1
 800f19c:	f514 0f00 	cmn.w	r4, #8388608	@ 0x800000
 800f1a0:	e7e6      	b.n	800f170 <__ieee754_powf+0x28>
 800f1a2:	2e00      	cmp	r6, #0
 800f1a4:	da1f      	bge.n	800f1e6 <__ieee754_powf+0x9e>
 800f1a6:	f1b9 4f97 	cmp.w	r9, #1266679808	@ 0x4b800000
 800f1aa:	f080 8260 	bcs.w	800f66e <__ieee754_powf+0x526>
 800f1ae:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 800f1b2:	d32f      	bcc.n	800f214 <__ieee754_powf+0xcc>
 800f1b4:	ea4f 53e9 	mov.w	r3, r9, asr #23
 800f1b8:	f1c3 0396 	rsb	r3, r3, #150	@ 0x96
 800f1bc:	fa49 f503 	asr.w	r5, r9, r3
 800f1c0:	fa05 f303 	lsl.w	r3, r5, r3
 800f1c4:	454b      	cmp	r3, r9
 800f1c6:	d123      	bne.n	800f210 <__ieee754_powf+0xc8>
 800f1c8:	f005 0501 	and.w	r5, r5, #1
 800f1cc:	f1c5 0502 	rsb	r5, r5, #2
 800f1d0:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 800f1d4:	d11f      	bne.n	800f216 <__ieee754_powf+0xce>
 800f1d6:	2c00      	cmp	r4, #0
 800f1d8:	f280 8246 	bge.w	800f668 <__ieee754_powf+0x520>
 800f1dc:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800f1e0:	ee87 0a88 	vdiv.f32	s0, s15, s16
 800f1e4:	e7c8      	b.n	800f178 <__ieee754_powf+0x30>
 800f1e6:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 800f1ea:	d111      	bne.n	800f210 <__ieee754_powf+0xc8>
 800f1ec:	f1b8 5f7e 	cmp.w	r8, #1065353216	@ 0x3f800000
 800f1f0:	f000 8234 	beq.w	800f65c <__ieee754_powf+0x514>
 800f1f4:	d906      	bls.n	800f204 <__ieee754_powf+0xbc>
 800f1f6:	ed9f 0ac5 	vldr	s0, [pc, #788]	@ 800f50c <__ieee754_powf+0x3c4>
 800f1fa:	2c00      	cmp	r4, #0
 800f1fc:	bfa8      	it	ge
 800f1fe:	eeb0 0a68 	vmovge.f32	s0, s17
 800f202:	e7b9      	b.n	800f178 <__ieee754_powf+0x30>
 800f204:	2c00      	cmp	r4, #0
 800f206:	f280 822c 	bge.w	800f662 <__ieee754_powf+0x51a>
 800f20a:	eeb1 0a68 	vneg.f32	s0, s17
 800f20e:	e7b3      	b.n	800f178 <__ieee754_powf+0x30>
 800f210:	2500      	movs	r5, #0
 800f212:	e7dd      	b.n	800f1d0 <__ieee754_powf+0x88>
 800f214:	2500      	movs	r5, #0
 800f216:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
 800f21a:	d102      	bne.n	800f222 <__ieee754_powf+0xda>
 800f21c:	ee28 0a08 	vmul.f32	s0, s16, s16
 800f220:	e7aa      	b.n	800f178 <__ieee754_powf+0x30>
 800f222:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 800f226:	f040 8227 	bne.w	800f678 <__ieee754_powf+0x530>
 800f22a:	2e00      	cmp	r6, #0
 800f22c:	f2c0 8224 	blt.w	800f678 <__ieee754_powf+0x530>
 800f230:	eeb0 0a48 	vmov.f32	s0, s16
 800f234:	ecbd 8b02 	vpop	{d8}
 800f238:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f23c:	f000 bae6 	b.w	800f80c <__ieee754_sqrtf>
 800f240:	2d01      	cmp	r5, #1
 800f242:	d199      	bne.n	800f178 <__ieee754_powf+0x30>
 800f244:	eeb1 0a40 	vneg.f32	s0, s0
 800f248:	e796      	b.n	800f178 <__ieee754_powf+0x30>
 800f24a:	0ff0      	lsrs	r0, r6, #31
 800f24c:	3801      	subs	r0, #1
 800f24e:	ea55 0300 	orrs.w	r3, r5, r0
 800f252:	d104      	bne.n	800f25e <__ieee754_powf+0x116>
 800f254:	ee38 8a48 	vsub.f32	s16, s16, s16
 800f258:	ee88 0a08 	vdiv.f32	s0, s16, s16
 800f25c:	e78c      	b.n	800f178 <__ieee754_powf+0x30>
 800f25e:	f1b9 4f9a 	cmp.w	r9, #1291845632	@ 0x4d000000
 800f262:	d96d      	bls.n	800f340 <__ieee754_powf+0x1f8>
 800f264:	4baa      	ldr	r3, [pc, #680]	@ (800f510 <__ieee754_powf+0x3c8>)
 800f266:	4598      	cmp	r8, r3
 800f268:	d808      	bhi.n	800f27c <__ieee754_powf+0x134>
 800f26a:	2c00      	cmp	r4, #0
 800f26c:	da0b      	bge.n	800f286 <__ieee754_powf+0x13e>
 800f26e:	2000      	movs	r0, #0
 800f270:	ecbd 8b02 	vpop	{d8}
 800f274:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f278:	f000 bac2 	b.w	800f800 <__math_oflowf>
 800f27c:	4ba5      	ldr	r3, [pc, #660]	@ (800f514 <__ieee754_powf+0x3cc>)
 800f27e:	4598      	cmp	r8, r3
 800f280:	d908      	bls.n	800f294 <__ieee754_powf+0x14c>
 800f282:	2c00      	cmp	r4, #0
 800f284:	dcf3      	bgt.n	800f26e <__ieee754_powf+0x126>
 800f286:	2000      	movs	r0, #0
 800f288:	ecbd 8b02 	vpop	{d8}
 800f28c:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f290:	f000 bab0 	b.w	800f7f4 <__math_uflowf>
 800f294:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800f298:	ee30 0a67 	vsub.f32	s0, s0, s15
 800f29c:	eddf 6a9e 	vldr	s13, [pc, #632]	@ 800f518 <__ieee754_powf+0x3d0>
 800f2a0:	eef5 7a00 	vmov.f32	s15, #80	@ 0x3e800000  0.250
 800f2a4:	eee0 6a67 	vfms.f32	s13, s0, s15
 800f2a8:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800f2ac:	eee6 7ac0 	vfms.f32	s15, s13, s0
 800f2b0:	ee20 7a00 	vmul.f32	s14, s0, s0
 800f2b4:	eddf 6a99 	vldr	s13, [pc, #612]	@ 800f51c <__ieee754_powf+0x3d4>
 800f2b8:	ee27 7a27 	vmul.f32	s14, s14, s15
 800f2bc:	eddf 7a98 	vldr	s15, [pc, #608]	@ 800f520 <__ieee754_powf+0x3d8>
 800f2c0:	ee67 7ac7 	vnmul.f32	s15, s15, s14
 800f2c4:	ed9f 7a97 	vldr	s14, [pc, #604]	@ 800f524 <__ieee754_powf+0x3dc>
 800f2c8:	eee0 7a07 	vfma.f32	s15, s0, s14
 800f2cc:	eeb0 7a67 	vmov.f32	s14, s15
 800f2d0:	eea0 7a26 	vfma.f32	s14, s0, s13
 800f2d4:	ee17 3a10 	vmov	r3, s14
 800f2d8:	f36f 030b 	bfc	r3, #0, #12
 800f2dc:	ee07 3a10 	vmov	s14, r3
 800f2e0:	eeb0 6a47 	vmov.f32	s12, s14
 800f2e4:	eea0 6a66 	vfms.f32	s12, s0, s13
 800f2e8:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800f2ec:	3d01      	subs	r5, #1
 800f2ee:	4305      	orrs	r5, r0
 800f2f0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f2f4:	eebf 8a00 	vmov.f32	s16, #240	@ 0xbf800000 -1.0
 800f2f8:	f36f 040b 	bfc	r4, #0, #12
 800f2fc:	bf18      	it	ne
 800f2fe:	eeb0 8a66 	vmovne.f32	s16, s13
 800f302:	ee06 4a90 	vmov	s13, r4
 800f306:	ee67 0aa8 	vmul.f32	s1, s15, s17
 800f30a:	ee38 6ae6 	vsub.f32	s12, s17, s13
 800f30e:	ee67 7a26 	vmul.f32	s15, s14, s13
 800f312:	eee6 0a07 	vfma.f32	s1, s12, s14
 800f316:	ee30 7aa7 	vadd.f32	s14, s1, s15
 800f31a:	ee17 1a10 	vmov	r1, s14
 800f31e:	2900      	cmp	r1, #0
 800f320:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800f324:	f340 80dd 	ble.w	800f4e2 <__ieee754_powf+0x39a>
 800f328:	f1b3 4f86 	cmp.w	r3, #1124073472	@ 0x43000000
 800f32c:	f240 80ca 	bls.w	800f4c4 <__ieee754_powf+0x37c>
 800f330:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800f334:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f338:	bf4c      	ite	mi
 800f33a:	2001      	movmi	r0, #1
 800f33c:	2000      	movpl	r0, #0
 800f33e:	e797      	b.n	800f270 <__ieee754_powf+0x128>
 800f340:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 800f344:	bf01      	itttt	eq
 800f346:	eddf 7a78 	vldreq	s15, [pc, #480]	@ 800f528 <__ieee754_powf+0x3e0>
 800f34a:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 800f34e:	f06f 0317 	mvneq.w	r3, #23
 800f352:	ee17 7a90 	vmoveq	r7, s15
 800f356:	ea4f 52e7 	mov.w	r2, r7, asr #23
 800f35a:	bf18      	it	ne
 800f35c:	2300      	movne	r3, #0
 800f35e:	3a7f      	subs	r2, #127	@ 0x7f
 800f360:	441a      	add	r2, r3
 800f362:	4b72      	ldr	r3, [pc, #456]	@ (800f52c <__ieee754_powf+0x3e4>)
 800f364:	f3c7 0716 	ubfx	r7, r7, #0, #23
 800f368:	429f      	cmp	r7, r3
 800f36a:	f047 517e 	orr.w	r1, r7, #1065353216	@ 0x3f800000
 800f36e:	dd06      	ble.n	800f37e <__ieee754_powf+0x236>
 800f370:	4b6f      	ldr	r3, [pc, #444]	@ (800f530 <__ieee754_powf+0x3e8>)
 800f372:	429f      	cmp	r7, r3
 800f374:	f340 80a4 	ble.w	800f4c0 <__ieee754_powf+0x378>
 800f378:	3201      	adds	r2, #1
 800f37a:	f5a1 0100 	sub.w	r1, r1, #8388608	@ 0x800000
 800f37e:	2600      	movs	r6, #0
 800f380:	4b6c      	ldr	r3, [pc, #432]	@ (800f534 <__ieee754_powf+0x3ec>)
 800f382:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 800f386:	ee07 1a10 	vmov	s14, r1
 800f38a:	edd3 5a00 	vldr	s11, [r3]
 800f38e:	4b6a      	ldr	r3, [pc, #424]	@ (800f538 <__ieee754_powf+0x3f0>)
 800f390:	ee75 7a87 	vadd.f32	s15, s11, s14
 800f394:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f398:	eec6 4aa7 	vdiv.f32	s9, s13, s15
 800f39c:	1049      	asrs	r1, r1, #1
 800f39e:	f041 5100 	orr.w	r1, r1, #536870912	@ 0x20000000
 800f3a2:	f501 2180 	add.w	r1, r1, #262144	@ 0x40000
 800f3a6:	eb01 5146 	add.w	r1, r1, r6, lsl #21
 800f3aa:	ee37 6a65 	vsub.f32	s12, s14, s11
 800f3ae:	ee07 1a90 	vmov	s15, r1
 800f3b2:	ee26 5a24 	vmul.f32	s10, s12, s9
 800f3b6:	ee77 5ae5 	vsub.f32	s11, s15, s11
 800f3ba:	ee15 7a10 	vmov	r7, s10
 800f3be:	401f      	ands	r7, r3
 800f3c0:	ee06 7a90 	vmov	s13, r7
 800f3c4:	eea6 6ae7 	vfms.f32	s12, s13, s15
 800f3c8:	ee37 7a65 	vsub.f32	s14, s14, s11
 800f3cc:	ee65 7a05 	vmul.f32	s15, s10, s10
 800f3d0:	eea6 6ac7 	vfms.f32	s12, s13, s14
 800f3d4:	eddf 5a59 	vldr	s11, [pc, #356]	@ 800f53c <__ieee754_powf+0x3f4>
 800f3d8:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 800f540 <__ieee754_powf+0x3f8>
 800f3dc:	eee7 5a87 	vfma.f32	s11, s15, s14
 800f3e0:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 800f544 <__ieee754_powf+0x3fc>
 800f3e4:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800f3e8:	eddf 5a4b 	vldr	s11, [pc, #300]	@ 800f518 <__ieee754_powf+0x3d0>
 800f3ec:	eee7 5a27 	vfma.f32	s11, s14, s15
 800f3f0:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 800f548 <__ieee754_powf+0x400>
 800f3f4:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800f3f8:	eddf 5a54 	vldr	s11, [pc, #336]	@ 800f54c <__ieee754_powf+0x404>
 800f3fc:	ee26 6a24 	vmul.f32	s12, s12, s9
 800f400:	eee7 5a27 	vfma.f32	s11, s14, s15
 800f404:	ee35 7a26 	vadd.f32	s14, s10, s13
 800f408:	ee67 4aa7 	vmul.f32	s9, s15, s15
 800f40c:	ee27 7a06 	vmul.f32	s14, s14, s12
 800f410:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 800f414:	eea4 7aa5 	vfma.f32	s14, s9, s11
 800f418:	eef0 5a67 	vmov.f32	s11, s15
 800f41c:	eee6 5aa6 	vfma.f32	s11, s13, s13
 800f420:	ee75 5a87 	vadd.f32	s11, s11, s14
 800f424:	ee15 1a90 	vmov	r1, s11
 800f428:	4019      	ands	r1, r3
 800f42a:	ee05 1a90 	vmov	s11, r1
 800f42e:	ee75 7ae7 	vsub.f32	s15, s11, s15
 800f432:	eee6 7ae6 	vfms.f32	s15, s13, s13
 800f436:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f43a:	ee67 7a85 	vmul.f32	s15, s15, s10
 800f43e:	eee6 7a25 	vfma.f32	s15, s12, s11
 800f442:	eeb0 6a67 	vmov.f32	s12, s15
 800f446:	eea6 6aa5 	vfma.f32	s12, s13, s11
 800f44a:	ee16 1a10 	vmov	r1, s12
 800f44e:	4019      	ands	r1, r3
 800f450:	ee06 1a10 	vmov	s12, r1
 800f454:	eeb0 7a46 	vmov.f32	s14, s12
 800f458:	eea6 7ae5 	vfms.f32	s14, s13, s11
 800f45c:	493c      	ldr	r1, [pc, #240]	@ (800f550 <__ieee754_powf+0x408>)
 800f45e:	eb01 0186 	add.w	r1, r1, r6, lsl #2
 800f462:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800f466:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 800f554 <__ieee754_powf+0x40c>
 800f46a:	eddf 5a3b 	vldr	s11, [pc, #236]	@ 800f558 <__ieee754_powf+0x410>
 800f46e:	ee67 7a87 	vmul.f32	s15, s15, s14
 800f472:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 800f55c <__ieee754_powf+0x414>
 800f476:	eee6 7a07 	vfma.f32	s15, s12, s14
 800f47a:	ed91 7a00 	vldr	s14, [r1]
 800f47e:	ee77 7a87 	vadd.f32	s15, s15, s14
 800f482:	ee07 2a10 	vmov	s14, r2
 800f486:	4a36      	ldr	r2, [pc, #216]	@ (800f560 <__ieee754_powf+0x418>)
 800f488:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 800f48c:	eeb0 7a67 	vmov.f32	s14, s15
 800f490:	eea6 7a25 	vfma.f32	s14, s12, s11
 800f494:	eb02 0286 	add.w	r2, r2, r6, lsl #2
 800f498:	ed92 5a00 	vldr	s10, [r2]
 800f49c:	ee37 7a05 	vadd.f32	s14, s14, s10
 800f4a0:	ee37 7a26 	vadd.f32	s14, s14, s13
 800f4a4:	ee17 2a10 	vmov	r2, s14
 800f4a8:	401a      	ands	r2, r3
 800f4aa:	ee07 2a10 	vmov	s14, r2
 800f4ae:	ee77 6a66 	vsub.f32	s13, s14, s13
 800f4b2:	ee76 6ac5 	vsub.f32	s13, s13, s10
 800f4b6:	eee6 6a65 	vfms.f32	s13, s12, s11
 800f4ba:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800f4be:	e715      	b.n	800f2ec <__ieee754_powf+0x1a4>
 800f4c0:	2601      	movs	r6, #1
 800f4c2:	e75d      	b.n	800f380 <__ieee754_powf+0x238>
 800f4c4:	d152      	bne.n	800f56c <__ieee754_powf+0x424>
 800f4c6:	eddf 6a27 	vldr	s13, [pc, #156]	@ 800f564 <__ieee754_powf+0x41c>
 800f4ca:	ee37 7a67 	vsub.f32	s14, s14, s15
 800f4ce:	ee70 6aa6 	vadd.f32	s13, s1, s13
 800f4d2:	eef4 6ac7 	vcmpe.f32	s13, s14
 800f4d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f4da:	f73f af29 	bgt.w	800f330 <__ieee754_powf+0x1e8>
 800f4de:	2386      	movs	r3, #134	@ 0x86
 800f4e0:	e048      	b.n	800f574 <__ieee754_powf+0x42c>
 800f4e2:	4a21      	ldr	r2, [pc, #132]	@ (800f568 <__ieee754_powf+0x420>)
 800f4e4:	4293      	cmp	r3, r2
 800f4e6:	d907      	bls.n	800f4f8 <__ieee754_powf+0x3b0>
 800f4e8:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800f4ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f4f0:	bf4c      	ite	mi
 800f4f2:	2001      	movmi	r0, #1
 800f4f4:	2000      	movpl	r0, #0
 800f4f6:	e6c7      	b.n	800f288 <__ieee754_powf+0x140>
 800f4f8:	d138      	bne.n	800f56c <__ieee754_powf+0x424>
 800f4fa:	ee37 7a67 	vsub.f32	s14, s14, s15
 800f4fe:	eeb4 7ae0 	vcmpe.f32	s14, s1
 800f502:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f506:	dbea      	blt.n	800f4de <__ieee754_powf+0x396>
 800f508:	e7ee      	b.n	800f4e8 <__ieee754_powf+0x3a0>
 800f50a:	bf00      	nop
 800f50c:	00000000 	.word	0x00000000
 800f510:	3f7ffff3 	.word	0x3f7ffff3
 800f514:	3f800007 	.word	0x3f800007
 800f518:	3eaaaaab 	.word	0x3eaaaaab
 800f51c:	3fb8aa00 	.word	0x3fb8aa00
 800f520:	3fb8aa3b 	.word	0x3fb8aa3b
 800f524:	36eca570 	.word	0x36eca570
 800f528:	4b800000 	.word	0x4b800000
 800f52c:	001cc471 	.word	0x001cc471
 800f530:	005db3d6 	.word	0x005db3d6
 800f534:	08010a10 	.word	0x08010a10
 800f538:	fffff000 	.word	0xfffff000
 800f53c:	3e6c3255 	.word	0x3e6c3255
 800f540:	3e53f142 	.word	0x3e53f142
 800f544:	3e8ba305 	.word	0x3e8ba305
 800f548:	3edb6db7 	.word	0x3edb6db7
 800f54c:	3f19999a 	.word	0x3f19999a
 800f550:	08010a00 	.word	0x08010a00
 800f554:	3f76384f 	.word	0x3f76384f
 800f558:	3f763800 	.word	0x3f763800
 800f55c:	369dc3a0 	.word	0x369dc3a0
 800f560:	08010a08 	.word	0x08010a08
 800f564:	3338aa3c 	.word	0x3338aa3c
 800f568:	43160000 	.word	0x43160000
 800f56c:	f1b3 5f7c 	cmp.w	r3, #1056964608	@ 0x3f000000
 800f570:	d96f      	bls.n	800f652 <__ieee754_powf+0x50a>
 800f572:	15db      	asrs	r3, r3, #23
 800f574:	3b7e      	subs	r3, #126	@ 0x7e
 800f576:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 800f57a:	4118      	asrs	r0, r3
 800f57c:	4408      	add	r0, r1
 800f57e:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800f582:	4a4e      	ldr	r2, [pc, #312]	@ (800f6bc <__ieee754_powf+0x574>)
 800f584:	3b7f      	subs	r3, #127	@ 0x7f
 800f586:	411a      	asrs	r2, r3
 800f588:	4002      	ands	r2, r0
 800f58a:	ee07 2a10 	vmov	s14, r2
 800f58e:	f3c0 0016 	ubfx	r0, r0, #0, #23
 800f592:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800f596:	f1c3 0317 	rsb	r3, r3, #23
 800f59a:	4118      	asrs	r0, r3
 800f59c:	2900      	cmp	r1, #0
 800f59e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800f5a2:	bfb8      	it	lt
 800f5a4:	4240      	neglt	r0, r0
 800f5a6:	ee77 6aa0 	vadd.f32	s13, s15, s1
 800f5aa:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 800f6c0 <__ieee754_powf+0x578>
 800f5ae:	ed9f 6a45 	vldr	s12, [pc, #276]	@ 800f6c4 <__ieee754_powf+0x57c>
 800f5b2:	ee16 3a90 	vmov	r3, s13
 800f5b6:	f36f 030b 	bfc	r3, #0, #12
 800f5ba:	ee06 3a90 	vmov	s13, r3
 800f5be:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800f5c2:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800f5c6:	ee70 0ae7 	vsub.f32	s1, s1, s15
 800f5ca:	eddf 7a3f 	vldr	s15, [pc, #252]	@ 800f6c8 <__ieee754_powf+0x580>
 800f5ce:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800f5d2:	eee0 7a87 	vfma.f32	s15, s1, s14
 800f5d6:	eeb0 7a67 	vmov.f32	s14, s15
 800f5da:	eea6 7a86 	vfma.f32	s14, s13, s12
 800f5de:	eef0 5a47 	vmov.f32	s11, s14
 800f5e2:	eee6 5ac6 	vfms.f32	s11, s13, s12
 800f5e6:	ee67 6a07 	vmul.f32	s13, s14, s14
 800f5ea:	ee77 7ae5 	vsub.f32	s15, s15, s11
 800f5ee:	ed9f 6a37 	vldr	s12, [pc, #220]	@ 800f6cc <__ieee754_powf+0x584>
 800f5f2:	eddf 5a37 	vldr	s11, [pc, #220]	@ 800f6d0 <__ieee754_powf+0x588>
 800f5f6:	eea6 6aa5 	vfma.f32	s12, s13, s11
 800f5fa:	eddf 5a36 	vldr	s11, [pc, #216]	@ 800f6d4 <__ieee754_powf+0x58c>
 800f5fe:	eee6 5a26 	vfma.f32	s11, s12, s13
 800f602:	ed9f 6a35 	vldr	s12, [pc, #212]	@ 800f6d8 <__ieee754_powf+0x590>
 800f606:	eea5 6aa6 	vfma.f32	s12, s11, s13
 800f60a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800f6dc <__ieee754_powf+0x594>
 800f60e:	eee6 5a26 	vfma.f32	s11, s12, s13
 800f612:	eeb0 6a47 	vmov.f32	s12, s14
 800f616:	eea5 6ae6 	vfms.f32	s12, s11, s13
 800f61a:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800f61e:	ee67 5a06 	vmul.f32	s11, s14, s12
 800f622:	ee36 6a66 	vsub.f32	s12, s12, s13
 800f626:	eee7 7a27 	vfma.f32	s15, s14, s15
 800f62a:	eec5 6a86 	vdiv.f32	s13, s11, s12
 800f62e:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800f632:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800f636:	ee30 0a67 	vsub.f32	s0, s0, s15
 800f63a:	ee10 3a10 	vmov	r3, s0
 800f63e:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 800f642:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800f646:	da06      	bge.n	800f656 <__ieee754_powf+0x50e>
 800f648:	f000 f854 	bl	800f6f4 <scalbnf>
 800f64c:	ee20 0a08 	vmul.f32	s0, s0, s16
 800f650:	e592      	b.n	800f178 <__ieee754_powf+0x30>
 800f652:	2000      	movs	r0, #0
 800f654:	e7a7      	b.n	800f5a6 <__ieee754_powf+0x45e>
 800f656:	ee00 3a10 	vmov	s0, r3
 800f65a:	e7f7      	b.n	800f64c <__ieee754_powf+0x504>
 800f65c:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800f660:	e58a      	b.n	800f178 <__ieee754_powf+0x30>
 800f662:	ed9f 0a1f 	vldr	s0, [pc, #124]	@ 800f6e0 <__ieee754_powf+0x598>
 800f666:	e587      	b.n	800f178 <__ieee754_powf+0x30>
 800f668:	eeb0 0a48 	vmov.f32	s0, s16
 800f66c:	e584      	b.n	800f178 <__ieee754_powf+0x30>
 800f66e:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 800f672:	f43f adbb 	beq.w	800f1ec <__ieee754_powf+0xa4>
 800f676:	2502      	movs	r5, #2
 800f678:	eeb0 0a48 	vmov.f32	s0, s16
 800f67c:	f000 f832 	bl	800f6e4 <fabsf>
 800f680:	f026 4340 	bic.w	r3, r6, #3221225472	@ 0xc0000000
 800f684:	f1b3 5f7e 	cmp.w	r3, #1065353216	@ 0x3f800000
 800f688:	4647      	mov	r7, r8
 800f68a:	d003      	beq.n	800f694 <__ieee754_powf+0x54c>
 800f68c:	f1b8 0f00 	cmp.w	r8, #0
 800f690:	f47f addb 	bne.w	800f24a <__ieee754_powf+0x102>
 800f694:	2c00      	cmp	r4, #0
 800f696:	bfbc      	itt	lt
 800f698:	eef7 7a00 	vmovlt.f32	s15, #112	@ 0x3f800000  1.0
 800f69c:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 800f6a0:	2e00      	cmp	r6, #0
 800f6a2:	f6bf ad69 	bge.w	800f178 <__ieee754_powf+0x30>
 800f6a6:	f1a8 587e 	sub.w	r8, r8, #1065353216	@ 0x3f800000
 800f6aa:	ea58 0805 	orrs.w	r8, r8, r5
 800f6ae:	f47f adc7 	bne.w	800f240 <__ieee754_powf+0xf8>
 800f6b2:	ee70 7a40 	vsub.f32	s15, s0, s0
 800f6b6:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 800f6ba:	e55d      	b.n	800f178 <__ieee754_powf+0x30>
 800f6bc:	ff800000 	.word	0xff800000
 800f6c0:	3f317218 	.word	0x3f317218
 800f6c4:	3f317200 	.word	0x3f317200
 800f6c8:	35bfbe8c 	.word	0x35bfbe8c
 800f6cc:	b5ddea0e 	.word	0xb5ddea0e
 800f6d0:	3331bb4c 	.word	0x3331bb4c
 800f6d4:	388ab355 	.word	0x388ab355
 800f6d8:	bb360b61 	.word	0xbb360b61
 800f6dc:	3e2aaaab 	.word	0x3e2aaaab
 800f6e0:	00000000 	.word	0x00000000

0800f6e4 <fabsf>:
 800f6e4:	ee10 3a10 	vmov	r3, s0
 800f6e8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800f6ec:	ee00 3a10 	vmov	s0, r3
 800f6f0:	4770      	bx	lr
	...

0800f6f4 <scalbnf>:
 800f6f4:	ee10 3a10 	vmov	r3, s0
 800f6f8:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800f6fc:	d02b      	beq.n	800f756 <scalbnf+0x62>
 800f6fe:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800f702:	d302      	bcc.n	800f70a <scalbnf+0x16>
 800f704:	ee30 0a00 	vadd.f32	s0, s0, s0
 800f708:	4770      	bx	lr
 800f70a:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800f70e:	d123      	bne.n	800f758 <scalbnf+0x64>
 800f710:	4b24      	ldr	r3, [pc, #144]	@ (800f7a4 <scalbnf+0xb0>)
 800f712:	eddf 7a25 	vldr	s15, [pc, #148]	@ 800f7a8 <scalbnf+0xb4>
 800f716:	4298      	cmp	r0, r3
 800f718:	ee20 0a27 	vmul.f32	s0, s0, s15
 800f71c:	db17      	blt.n	800f74e <scalbnf+0x5a>
 800f71e:	ee10 3a10 	vmov	r3, s0
 800f722:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800f726:	3a19      	subs	r2, #25
 800f728:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800f72c:	4288      	cmp	r0, r1
 800f72e:	dd15      	ble.n	800f75c <scalbnf+0x68>
 800f730:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 800f7ac <scalbnf+0xb8>
 800f734:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 800f7b0 <scalbnf+0xbc>
 800f738:	ee10 3a10 	vmov	r3, s0
 800f73c:	eeb0 7a67 	vmov.f32	s14, s15
 800f740:	2b00      	cmp	r3, #0
 800f742:	bfb8      	it	lt
 800f744:	eef0 7a66 	vmovlt.f32	s15, s13
 800f748:	ee27 0a87 	vmul.f32	s0, s15, s14
 800f74c:	4770      	bx	lr
 800f74e:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800f7b4 <scalbnf+0xc0>
 800f752:	ee27 0a80 	vmul.f32	s0, s15, s0
 800f756:	4770      	bx	lr
 800f758:	0dd2      	lsrs	r2, r2, #23
 800f75a:	e7e5      	b.n	800f728 <scalbnf+0x34>
 800f75c:	4410      	add	r0, r2
 800f75e:	28fe      	cmp	r0, #254	@ 0xfe
 800f760:	dce6      	bgt.n	800f730 <scalbnf+0x3c>
 800f762:	2800      	cmp	r0, #0
 800f764:	dd06      	ble.n	800f774 <scalbnf+0x80>
 800f766:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800f76a:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800f76e:	ee00 3a10 	vmov	s0, r3
 800f772:	4770      	bx	lr
 800f774:	f110 0f16 	cmn.w	r0, #22
 800f778:	da09      	bge.n	800f78e <scalbnf+0x9a>
 800f77a:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 800f7b4 <scalbnf+0xc0>
 800f77e:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 800f7b8 <scalbnf+0xc4>
 800f782:	ee10 3a10 	vmov	r3, s0
 800f786:	eeb0 7a67 	vmov.f32	s14, s15
 800f78a:	2b00      	cmp	r3, #0
 800f78c:	e7d9      	b.n	800f742 <scalbnf+0x4e>
 800f78e:	3019      	adds	r0, #25
 800f790:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800f794:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800f798:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 800f7bc <scalbnf+0xc8>
 800f79c:	ee07 3a90 	vmov	s15, r3
 800f7a0:	e7d7      	b.n	800f752 <scalbnf+0x5e>
 800f7a2:	bf00      	nop
 800f7a4:	ffff3cb0 	.word	0xffff3cb0
 800f7a8:	4c000000 	.word	0x4c000000
 800f7ac:	7149f2ca 	.word	0x7149f2ca
 800f7b0:	f149f2ca 	.word	0xf149f2ca
 800f7b4:	0da24260 	.word	0x0da24260
 800f7b8:	8da24260 	.word	0x8da24260
 800f7bc:	33000000 	.word	0x33000000

0800f7c0 <with_errnof>:
 800f7c0:	b510      	push	{r4, lr}
 800f7c2:	ed2d 8b02 	vpush	{d8}
 800f7c6:	eeb0 8a40 	vmov.f32	s16, s0
 800f7ca:	4604      	mov	r4, r0
 800f7cc:	f7fb fc04 	bl	800afd8 <__errno>
 800f7d0:	eeb0 0a48 	vmov.f32	s0, s16
 800f7d4:	ecbd 8b02 	vpop	{d8}
 800f7d8:	6004      	str	r4, [r0, #0]
 800f7da:	bd10      	pop	{r4, pc}

0800f7dc <xflowf>:
 800f7dc:	b130      	cbz	r0, 800f7ec <xflowf+0x10>
 800f7de:	eef1 7a40 	vneg.f32	s15, s0
 800f7e2:	ee27 0a80 	vmul.f32	s0, s15, s0
 800f7e6:	2022      	movs	r0, #34	@ 0x22
 800f7e8:	f7ff bfea 	b.w	800f7c0 <with_errnof>
 800f7ec:	eef0 7a40 	vmov.f32	s15, s0
 800f7f0:	e7f7      	b.n	800f7e2 <xflowf+0x6>
	...

0800f7f4 <__math_uflowf>:
 800f7f4:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800f7fc <__math_uflowf+0x8>
 800f7f8:	f7ff bff0 	b.w	800f7dc <xflowf>
 800f7fc:	10000000 	.word	0x10000000

0800f800 <__math_oflowf>:
 800f800:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800f808 <__math_oflowf+0x8>
 800f804:	f7ff bfea 	b.w	800f7dc <xflowf>
 800f808:	70000000 	.word	0x70000000

0800f80c <__ieee754_sqrtf>:
 800f80c:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800f810:	4770      	bx	lr
 800f812:	0000      	movs	r0, r0
 800f814:	0000      	movs	r0, r0
	...

0800f818 <__kernel_rem_pio2>:
 800f818:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f81c:	ed2d 8b02 	vpush	{d8}
 800f820:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 800f824:	f112 0f14 	cmn.w	r2, #20
 800f828:	9306      	str	r3, [sp, #24]
 800f82a:	9104      	str	r1, [sp, #16]
 800f82c:	4bc2      	ldr	r3, [pc, #776]	@ (800fb38 <__kernel_rem_pio2+0x320>)
 800f82e:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 800f830:	9008      	str	r0, [sp, #32]
 800f832:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800f836:	9300      	str	r3, [sp, #0]
 800f838:	9b06      	ldr	r3, [sp, #24]
 800f83a:	f103 33ff 	add.w	r3, r3, #4294967295
 800f83e:	bfa8      	it	ge
 800f840:	1ed4      	subge	r4, r2, #3
 800f842:	9305      	str	r3, [sp, #20]
 800f844:	bfb2      	itee	lt
 800f846:	2400      	movlt	r4, #0
 800f848:	2318      	movge	r3, #24
 800f84a:	fb94 f4f3 	sdivge	r4, r4, r3
 800f84e:	f06f 0317 	mvn.w	r3, #23
 800f852:	fb04 3303 	mla	r3, r4, r3, r3
 800f856:	eb03 0b02 	add.w	fp, r3, r2
 800f85a:	9b00      	ldr	r3, [sp, #0]
 800f85c:	9a05      	ldr	r2, [sp, #20]
 800f85e:	ed9f 8bb2 	vldr	d8, [pc, #712]	@ 800fb28 <__kernel_rem_pio2+0x310>
 800f862:	eb03 0802 	add.w	r8, r3, r2
 800f866:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 800f868:	1aa7      	subs	r7, r4, r2
 800f86a:	ae20      	add	r6, sp, #128	@ 0x80
 800f86c:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800f870:	2500      	movs	r5, #0
 800f872:	4545      	cmp	r5, r8
 800f874:	dd12      	ble.n	800f89c <__kernel_rem_pio2+0x84>
 800f876:	9b06      	ldr	r3, [sp, #24]
 800f878:	aa20      	add	r2, sp, #128	@ 0x80
 800f87a:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800f87e:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 800f882:	2700      	movs	r7, #0
 800f884:	9b00      	ldr	r3, [sp, #0]
 800f886:	429f      	cmp	r7, r3
 800f888:	dc2e      	bgt.n	800f8e8 <__kernel_rem_pio2+0xd0>
 800f88a:	ed9f 7ba7 	vldr	d7, [pc, #668]	@ 800fb28 <__kernel_rem_pio2+0x310>
 800f88e:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800f892:	ed8d 7b02 	vstr	d7, [sp, #8]
 800f896:	46a8      	mov	r8, r5
 800f898:	2600      	movs	r6, #0
 800f89a:	e01b      	b.n	800f8d4 <__kernel_rem_pio2+0xbc>
 800f89c:	42ef      	cmn	r7, r5
 800f89e:	d407      	bmi.n	800f8b0 <__kernel_rem_pio2+0x98>
 800f8a0:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800f8a4:	f7f0 fe6e 	bl	8000584 <__aeabi_i2d>
 800f8a8:	e8e6 0102 	strd	r0, r1, [r6], #8
 800f8ac:	3501      	adds	r5, #1
 800f8ae:	e7e0      	b.n	800f872 <__kernel_rem_pio2+0x5a>
 800f8b0:	ec51 0b18 	vmov	r0, r1, d8
 800f8b4:	e7f8      	b.n	800f8a8 <__kernel_rem_pio2+0x90>
 800f8b6:	e978 2302 	ldrd	r2, r3, [r8, #-8]!
 800f8ba:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800f8be:	f7f0 fecb 	bl	8000658 <__aeabi_dmul>
 800f8c2:	4602      	mov	r2, r0
 800f8c4:	460b      	mov	r3, r1
 800f8c6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f8ca:	f7f0 fd0f 	bl	80002ec <__adddf3>
 800f8ce:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f8d2:	3601      	adds	r6, #1
 800f8d4:	9b05      	ldr	r3, [sp, #20]
 800f8d6:	429e      	cmp	r6, r3
 800f8d8:	dded      	ble.n	800f8b6 <__kernel_rem_pio2+0x9e>
 800f8da:	ed9d 7b02 	vldr	d7, [sp, #8]
 800f8de:	3701      	adds	r7, #1
 800f8e0:	ecaa 7b02 	vstmia	sl!, {d7}
 800f8e4:	3508      	adds	r5, #8
 800f8e6:	e7cd      	b.n	800f884 <__kernel_rem_pio2+0x6c>
 800f8e8:	9b00      	ldr	r3, [sp, #0]
 800f8ea:	f8dd 8000 	ldr.w	r8, [sp]
 800f8ee:	aa0c      	add	r2, sp, #48	@ 0x30
 800f8f0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800f8f4:	930a      	str	r3, [sp, #40]	@ 0x28
 800f8f6:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 800f8f8:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800f8fc:	9309      	str	r3, [sp, #36]	@ 0x24
 800f8fe:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 800f902:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f904:	ab98      	add	r3, sp, #608	@ 0x260
 800f906:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800f90a:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 800f90e:	ed8d 7b02 	vstr	d7, [sp, #8]
 800f912:	ac0c      	add	r4, sp, #48	@ 0x30
 800f914:	ab70      	add	r3, sp, #448	@ 0x1c0
 800f916:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 800f91a:	46a1      	mov	r9, r4
 800f91c:	46c2      	mov	sl, r8
 800f91e:	f1ba 0f00 	cmp.w	sl, #0
 800f922:	dc77      	bgt.n	800fa14 <__kernel_rem_pio2+0x1fc>
 800f924:	4658      	mov	r0, fp
 800f926:	ed9d 0b02 	vldr	d0, [sp, #8]
 800f92a:	f000 fac5 	bl	800feb8 <scalbn>
 800f92e:	ec57 6b10 	vmov	r6, r7, d0
 800f932:	2200      	movs	r2, #0
 800f934:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 800f938:	4630      	mov	r0, r6
 800f93a:	4639      	mov	r1, r7
 800f93c:	f7f0 fe8c 	bl	8000658 <__aeabi_dmul>
 800f940:	ec41 0b10 	vmov	d0, r0, r1
 800f944:	f000 fb34 	bl	800ffb0 <floor>
 800f948:	4b7c      	ldr	r3, [pc, #496]	@ (800fb3c <__kernel_rem_pio2+0x324>)
 800f94a:	ec51 0b10 	vmov	r0, r1, d0
 800f94e:	2200      	movs	r2, #0
 800f950:	f7f0 fe82 	bl	8000658 <__aeabi_dmul>
 800f954:	4602      	mov	r2, r0
 800f956:	460b      	mov	r3, r1
 800f958:	4630      	mov	r0, r6
 800f95a:	4639      	mov	r1, r7
 800f95c:	f7f0 fcc4 	bl	80002e8 <__aeabi_dsub>
 800f960:	460f      	mov	r7, r1
 800f962:	4606      	mov	r6, r0
 800f964:	f7f1 f928 	bl	8000bb8 <__aeabi_d2iz>
 800f968:	9002      	str	r0, [sp, #8]
 800f96a:	f7f0 fe0b 	bl	8000584 <__aeabi_i2d>
 800f96e:	4602      	mov	r2, r0
 800f970:	460b      	mov	r3, r1
 800f972:	4630      	mov	r0, r6
 800f974:	4639      	mov	r1, r7
 800f976:	f7f0 fcb7 	bl	80002e8 <__aeabi_dsub>
 800f97a:	f1bb 0f00 	cmp.w	fp, #0
 800f97e:	4606      	mov	r6, r0
 800f980:	460f      	mov	r7, r1
 800f982:	dd6c      	ble.n	800fa5e <__kernel_rem_pio2+0x246>
 800f984:	f108 31ff 	add.w	r1, r8, #4294967295
 800f988:	ab0c      	add	r3, sp, #48	@ 0x30
 800f98a:	9d02      	ldr	r5, [sp, #8]
 800f98c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800f990:	f1cb 0018 	rsb	r0, fp, #24
 800f994:	fa43 f200 	asr.w	r2, r3, r0
 800f998:	4415      	add	r5, r2
 800f99a:	4082      	lsls	r2, r0
 800f99c:	1a9b      	subs	r3, r3, r2
 800f99e:	aa0c      	add	r2, sp, #48	@ 0x30
 800f9a0:	9502      	str	r5, [sp, #8]
 800f9a2:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800f9a6:	f1cb 0217 	rsb	r2, fp, #23
 800f9aa:	fa43 f902 	asr.w	r9, r3, r2
 800f9ae:	f1b9 0f00 	cmp.w	r9, #0
 800f9b2:	dd64      	ble.n	800fa7e <__kernel_rem_pio2+0x266>
 800f9b4:	9b02      	ldr	r3, [sp, #8]
 800f9b6:	2200      	movs	r2, #0
 800f9b8:	3301      	adds	r3, #1
 800f9ba:	9302      	str	r3, [sp, #8]
 800f9bc:	4615      	mov	r5, r2
 800f9be:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 800f9c2:	4590      	cmp	r8, r2
 800f9c4:	f300 80a1 	bgt.w	800fb0a <__kernel_rem_pio2+0x2f2>
 800f9c8:	f1bb 0f00 	cmp.w	fp, #0
 800f9cc:	dd07      	ble.n	800f9de <__kernel_rem_pio2+0x1c6>
 800f9ce:	f1bb 0f01 	cmp.w	fp, #1
 800f9d2:	f000 80c1 	beq.w	800fb58 <__kernel_rem_pio2+0x340>
 800f9d6:	f1bb 0f02 	cmp.w	fp, #2
 800f9da:	f000 80c8 	beq.w	800fb6e <__kernel_rem_pio2+0x356>
 800f9de:	f1b9 0f02 	cmp.w	r9, #2
 800f9e2:	d14c      	bne.n	800fa7e <__kernel_rem_pio2+0x266>
 800f9e4:	4632      	mov	r2, r6
 800f9e6:	463b      	mov	r3, r7
 800f9e8:	4955      	ldr	r1, [pc, #340]	@ (800fb40 <__kernel_rem_pio2+0x328>)
 800f9ea:	2000      	movs	r0, #0
 800f9ec:	f7f0 fc7c 	bl	80002e8 <__aeabi_dsub>
 800f9f0:	4606      	mov	r6, r0
 800f9f2:	460f      	mov	r7, r1
 800f9f4:	2d00      	cmp	r5, #0
 800f9f6:	d042      	beq.n	800fa7e <__kernel_rem_pio2+0x266>
 800f9f8:	4658      	mov	r0, fp
 800f9fa:	ed9f 0b4d 	vldr	d0, [pc, #308]	@ 800fb30 <__kernel_rem_pio2+0x318>
 800f9fe:	f000 fa5b 	bl	800feb8 <scalbn>
 800fa02:	4630      	mov	r0, r6
 800fa04:	4639      	mov	r1, r7
 800fa06:	ec53 2b10 	vmov	r2, r3, d0
 800fa0a:	f7f0 fc6d 	bl	80002e8 <__aeabi_dsub>
 800fa0e:	4606      	mov	r6, r0
 800fa10:	460f      	mov	r7, r1
 800fa12:	e034      	b.n	800fa7e <__kernel_rem_pio2+0x266>
 800fa14:	4b4b      	ldr	r3, [pc, #300]	@ (800fb44 <__kernel_rem_pio2+0x32c>)
 800fa16:	2200      	movs	r2, #0
 800fa18:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800fa1c:	f7f0 fe1c 	bl	8000658 <__aeabi_dmul>
 800fa20:	f7f1 f8ca 	bl	8000bb8 <__aeabi_d2iz>
 800fa24:	f7f0 fdae 	bl	8000584 <__aeabi_i2d>
 800fa28:	4b47      	ldr	r3, [pc, #284]	@ (800fb48 <__kernel_rem_pio2+0x330>)
 800fa2a:	2200      	movs	r2, #0
 800fa2c:	4606      	mov	r6, r0
 800fa2e:	460f      	mov	r7, r1
 800fa30:	f7f0 fe12 	bl	8000658 <__aeabi_dmul>
 800fa34:	4602      	mov	r2, r0
 800fa36:	460b      	mov	r3, r1
 800fa38:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800fa3c:	f7f0 fc54 	bl	80002e8 <__aeabi_dsub>
 800fa40:	f7f1 f8ba 	bl	8000bb8 <__aeabi_d2iz>
 800fa44:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800fa48:	f849 0b04 	str.w	r0, [r9], #4
 800fa4c:	4639      	mov	r1, r7
 800fa4e:	4630      	mov	r0, r6
 800fa50:	f7f0 fc4c 	bl	80002ec <__adddf3>
 800fa54:	f10a 3aff 	add.w	sl, sl, #4294967295
 800fa58:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800fa5c:	e75f      	b.n	800f91e <__kernel_rem_pio2+0x106>
 800fa5e:	d107      	bne.n	800fa70 <__kernel_rem_pio2+0x258>
 800fa60:	f108 33ff 	add.w	r3, r8, #4294967295
 800fa64:	aa0c      	add	r2, sp, #48	@ 0x30
 800fa66:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800fa6a:	ea4f 59e3 	mov.w	r9, r3, asr #23
 800fa6e:	e79e      	b.n	800f9ae <__kernel_rem_pio2+0x196>
 800fa70:	4b36      	ldr	r3, [pc, #216]	@ (800fb4c <__kernel_rem_pio2+0x334>)
 800fa72:	2200      	movs	r2, #0
 800fa74:	f7f1 f876 	bl	8000b64 <__aeabi_dcmpge>
 800fa78:	2800      	cmp	r0, #0
 800fa7a:	d143      	bne.n	800fb04 <__kernel_rem_pio2+0x2ec>
 800fa7c:	4681      	mov	r9, r0
 800fa7e:	2200      	movs	r2, #0
 800fa80:	2300      	movs	r3, #0
 800fa82:	4630      	mov	r0, r6
 800fa84:	4639      	mov	r1, r7
 800fa86:	f7f1 f84f 	bl	8000b28 <__aeabi_dcmpeq>
 800fa8a:	2800      	cmp	r0, #0
 800fa8c:	f000 80c1 	beq.w	800fc12 <__kernel_rem_pio2+0x3fa>
 800fa90:	f108 33ff 	add.w	r3, r8, #4294967295
 800fa94:	2200      	movs	r2, #0
 800fa96:	9900      	ldr	r1, [sp, #0]
 800fa98:	428b      	cmp	r3, r1
 800fa9a:	da70      	bge.n	800fb7e <__kernel_rem_pio2+0x366>
 800fa9c:	2a00      	cmp	r2, #0
 800fa9e:	f000 808b 	beq.w	800fbb8 <__kernel_rem_pio2+0x3a0>
 800faa2:	f108 38ff 	add.w	r8, r8, #4294967295
 800faa6:	ab0c      	add	r3, sp, #48	@ 0x30
 800faa8:	f1ab 0b18 	sub.w	fp, fp, #24
 800faac:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 800fab0:	2b00      	cmp	r3, #0
 800fab2:	d0f6      	beq.n	800faa2 <__kernel_rem_pio2+0x28a>
 800fab4:	4658      	mov	r0, fp
 800fab6:	ed9f 0b1e 	vldr	d0, [pc, #120]	@ 800fb30 <__kernel_rem_pio2+0x318>
 800faba:	f000 f9fd 	bl	800feb8 <scalbn>
 800fabe:	f108 0301 	add.w	r3, r8, #1
 800fac2:	00da      	lsls	r2, r3, #3
 800fac4:	9205      	str	r2, [sp, #20]
 800fac6:	ec55 4b10 	vmov	r4, r5, d0
 800faca:	aa70      	add	r2, sp, #448	@ 0x1c0
 800facc:	f8df b074 	ldr.w	fp, [pc, #116]	@ 800fb44 <__kernel_rem_pio2+0x32c>
 800fad0:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 800fad4:	4646      	mov	r6, r8
 800fad6:	f04f 0a00 	mov.w	sl, #0
 800fada:	2e00      	cmp	r6, #0
 800fadc:	f280 80d1 	bge.w	800fc82 <__kernel_rem_pio2+0x46a>
 800fae0:	4644      	mov	r4, r8
 800fae2:	2c00      	cmp	r4, #0
 800fae4:	f2c0 80ff 	blt.w	800fce6 <__kernel_rem_pio2+0x4ce>
 800fae8:	4b19      	ldr	r3, [pc, #100]	@ (800fb50 <__kernel_rem_pio2+0x338>)
 800faea:	461f      	mov	r7, r3
 800faec:	ab70      	add	r3, sp, #448	@ 0x1c0
 800faee:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800faf2:	9306      	str	r3, [sp, #24]
 800faf4:	f04f 0a00 	mov.w	sl, #0
 800faf8:	f04f 0b00 	mov.w	fp, #0
 800fafc:	2600      	movs	r6, #0
 800fafe:	eba8 0504 	sub.w	r5, r8, r4
 800fb02:	e0e4      	b.n	800fcce <__kernel_rem_pio2+0x4b6>
 800fb04:	f04f 0902 	mov.w	r9, #2
 800fb08:	e754      	b.n	800f9b4 <__kernel_rem_pio2+0x19c>
 800fb0a:	f854 3b04 	ldr.w	r3, [r4], #4
 800fb0e:	bb0d      	cbnz	r5, 800fb54 <__kernel_rem_pio2+0x33c>
 800fb10:	b123      	cbz	r3, 800fb1c <__kernel_rem_pio2+0x304>
 800fb12:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 800fb16:	f844 3c04 	str.w	r3, [r4, #-4]
 800fb1a:	2301      	movs	r3, #1
 800fb1c:	3201      	adds	r2, #1
 800fb1e:	461d      	mov	r5, r3
 800fb20:	e74f      	b.n	800f9c2 <__kernel_rem_pio2+0x1aa>
 800fb22:	bf00      	nop
 800fb24:	f3af 8000 	nop.w
	...
 800fb34:	3ff00000 	.word	0x3ff00000
 800fb38:	08010a58 	.word	0x08010a58
 800fb3c:	40200000 	.word	0x40200000
 800fb40:	3ff00000 	.word	0x3ff00000
 800fb44:	3e700000 	.word	0x3e700000
 800fb48:	41700000 	.word	0x41700000
 800fb4c:	3fe00000 	.word	0x3fe00000
 800fb50:	08010a18 	.word	0x08010a18
 800fb54:	1acb      	subs	r3, r1, r3
 800fb56:	e7de      	b.n	800fb16 <__kernel_rem_pio2+0x2fe>
 800fb58:	f108 32ff 	add.w	r2, r8, #4294967295
 800fb5c:	ab0c      	add	r3, sp, #48	@ 0x30
 800fb5e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fb62:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800fb66:	a90c      	add	r1, sp, #48	@ 0x30
 800fb68:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800fb6c:	e737      	b.n	800f9de <__kernel_rem_pio2+0x1c6>
 800fb6e:	f108 32ff 	add.w	r2, r8, #4294967295
 800fb72:	ab0c      	add	r3, sp, #48	@ 0x30
 800fb74:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fb78:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800fb7c:	e7f3      	b.n	800fb66 <__kernel_rem_pio2+0x34e>
 800fb7e:	a90c      	add	r1, sp, #48	@ 0x30
 800fb80:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800fb84:	3b01      	subs	r3, #1
 800fb86:	430a      	orrs	r2, r1
 800fb88:	e785      	b.n	800fa96 <__kernel_rem_pio2+0x27e>
 800fb8a:	3401      	adds	r4, #1
 800fb8c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800fb90:	2a00      	cmp	r2, #0
 800fb92:	d0fa      	beq.n	800fb8a <__kernel_rem_pio2+0x372>
 800fb94:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800fb96:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800fb9a:	eb0d 0503 	add.w	r5, sp, r3
 800fb9e:	9b06      	ldr	r3, [sp, #24]
 800fba0:	aa20      	add	r2, sp, #128	@ 0x80
 800fba2:	4443      	add	r3, r8
 800fba4:	f108 0701 	add.w	r7, r8, #1
 800fba8:	3d98      	subs	r5, #152	@ 0x98
 800fbaa:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 800fbae:	4444      	add	r4, r8
 800fbb0:	42bc      	cmp	r4, r7
 800fbb2:	da04      	bge.n	800fbbe <__kernel_rem_pio2+0x3a6>
 800fbb4:	46a0      	mov	r8, r4
 800fbb6:	e6a2      	b.n	800f8fe <__kernel_rem_pio2+0xe6>
 800fbb8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800fbba:	2401      	movs	r4, #1
 800fbbc:	e7e6      	b.n	800fb8c <__kernel_rem_pio2+0x374>
 800fbbe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fbc0:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 800fbc4:	f7f0 fcde 	bl	8000584 <__aeabi_i2d>
 800fbc8:	ed9f 7baf 	vldr	d7, [pc, #700]	@ 800fe88 <__kernel_rem_pio2+0x670>
 800fbcc:	e8e6 0102 	strd	r0, r1, [r6], #8
 800fbd0:	ed8d 7b02 	vstr	d7, [sp, #8]
 800fbd4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800fbd8:	46b2      	mov	sl, r6
 800fbda:	f04f 0800 	mov.w	r8, #0
 800fbde:	9b05      	ldr	r3, [sp, #20]
 800fbe0:	4598      	cmp	r8, r3
 800fbe2:	dd05      	ble.n	800fbf0 <__kernel_rem_pio2+0x3d8>
 800fbe4:	ed9d 7b02 	vldr	d7, [sp, #8]
 800fbe8:	3701      	adds	r7, #1
 800fbea:	eca5 7b02 	vstmia	r5!, {d7}
 800fbee:	e7df      	b.n	800fbb0 <__kernel_rem_pio2+0x398>
 800fbf0:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 800fbf4:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800fbf8:	f7f0 fd2e 	bl	8000658 <__aeabi_dmul>
 800fbfc:	4602      	mov	r2, r0
 800fbfe:	460b      	mov	r3, r1
 800fc00:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800fc04:	f7f0 fb72 	bl	80002ec <__adddf3>
 800fc08:	f108 0801 	add.w	r8, r8, #1
 800fc0c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800fc10:	e7e5      	b.n	800fbde <__kernel_rem_pio2+0x3c6>
 800fc12:	f1cb 0000 	rsb	r0, fp, #0
 800fc16:	ec47 6b10 	vmov	d0, r6, r7
 800fc1a:	f000 f94d 	bl	800feb8 <scalbn>
 800fc1e:	ec55 4b10 	vmov	r4, r5, d0
 800fc22:	4b9b      	ldr	r3, [pc, #620]	@ (800fe90 <__kernel_rem_pio2+0x678>)
 800fc24:	2200      	movs	r2, #0
 800fc26:	4620      	mov	r0, r4
 800fc28:	4629      	mov	r1, r5
 800fc2a:	f7f0 ff9b 	bl	8000b64 <__aeabi_dcmpge>
 800fc2e:	b300      	cbz	r0, 800fc72 <__kernel_rem_pio2+0x45a>
 800fc30:	4b98      	ldr	r3, [pc, #608]	@ (800fe94 <__kernel_rem_pio2+0x67c>)
 800fc32:	2200      	movs	r2, #0
 800fc34:	4620      	mov	r0, r4
 800fc36:	4629      	mov	r1, r5
 800fc38:	f7f0 fd0e 	bl	8000658 <__aeabi_dmul>
 800fc3c:	f7f0 ffbc 	bl	8000bb8 <__aeabi_d2iz>
 800fc40:	4606      	mov	r6, r0
 800fc42:	f7f0 fc9f 	bl	8000584 <__aeabi_i2d>
 800fc46:	4b92      	ldr	r3, [pc, #584]	@ (800fe90 <__kernel_rem_pio2+0x678>)
 800fc48:	2200      	movs	r2, #0
 800fc4a:	f7f0 fd05 	bl	8000658 <__aeabi_dmul>
 800fc4e:	460b      	mov	r3, r1
 800fc50:	4602      	mov	r2, r0
 800fc52:	4629      	mov	r1, r5
 800fc54:	4620      	mov	r0, r4
 800fc56:	f7f0 fb47 	bl	80002e8 <__aeabi_dsub>
 800fc5a:	f7f0 ffad 	bl	8000bb8 <__aeabi_d2iz>
 800fc5e:	ab0c      	add	r3, sp, #48	@ 0x30
 800fc60:	f10b 0b18 	add.w	fp, fp, #24
 800fc64:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800fc68:	f108 0801 	add.w	r8, r8, #1
 800fc6c:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 800fc70:	e720      	b.n	800fab4 <__kernel_rem_pio2+0x29c>
 800fc72:	4620      	mov	r0, r4
 800fc74:	4629      	mov	r1, r5
 800fc76:	f7f0 ff9f 	bl	8000bb8 <__aeabi_d2iz>
 800fc7a:	ab0c      	add	r3, sp, #48	@ 0x30
 800fc7c:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800fc80:	e718      	b.n	800fab4 <__kernel_rem_pio2+0x29c>
 800fc82:	ab0c      	add	r3, sp, #48	@ 0x30
 800fc84:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800fc88:	f7f0 fc7c 	bl	8000584 <__aeabi_i2d>
 800fc8c:	4622      	mov	r2, r4
 800fc8e:	462b      	mov	r3, r5
 800fc90:	f7f0 fce2 	bl	8000658 <__aeabi_dmul>
 800fc94:	4652      	mov	r2, sl
 800fc96:	e967 0102 	strd	r0, r1, [r7, #-8]!
 800fc9a:	465b      	mov	r3, fp
 800fc9c:	4620      	mov	r0, r4
 800fc9e:	4629      	mov	r1, r5
 800fca0:	f7f0 fcda 	bl	8000658 <__aeabi_dmul>
 800fca4:	3e01      	subs	r6, #1
 800fca6:	4604      	mov	r4, r0
 800fca8:	460d      	mov	r5, r1
 800fcaa:	e716      	b.n	800fada <__kernel_rem_pio2+0x2c2>
 800fcac:	9906      	ldr	r1, [sp, #24]
 800fcae:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 800fcb2:	9106      	str	r1, [sp, #24]
 800fcb4:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 800fcb8:	f7f0 fcce 	bl	8000658 <__aeabi_dmul>
 800fcbc:	4602      	mov	r2, r0
 800fcbe:	460b      	mov	r3, r1
 800fcc0:	4650      	mov	r0, sl
 800fcc2:	4659      	mov	r1, fp
 800fcc4:	f7f0 fb12 	bl	80002ec <__adddf3>
 800fcc8:	3601      	adds	r6, #1
 800fcca:	4682      	mov	sl, r0
 800fccc:	468b      	mov	fp, r1
 800fcce:	9b00      	ldr	r3, [sp, #0]
 800fcd0:	429e      	cmp	r6, r3
 800fcd2:	dc01      	bgt.n	800fcd8 <__kernel_rem_pio2+0x4c0>
 800fcd4:	42ae      	cmp	r6, r5
 800fcd6:	dde9      	ble.n	800fcac <__kernel_rem_pio2+0x494>
 800fcd8:	ab48      	add	r3, sp, #288	@ 0x120
 800fcda:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800fcde:	e9c5 ab00 	strd	sl, fp, [r5]
 800fce2:	3c01      	subs	r4, #1
 800fce4:	e6fd      	b.n	800fae2 <__kernel_rem_pio2+0x2ca>
 800fce6:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800fce8:	2b02      	cmp	r3, #2
 800fcea:	dc0b      	bgt.n	800fd04 <__kernel_rem_pio2+0x4ec>
 800fcec:	2b00      	cmp	r3, #0
 800fcee:	dc35      	bgt.n	800fd5c <__kernel_rem_pio2+0x544>
 800fcf0:	d059      	beq.n	800fda6 <__kernel_rem_pio2+0x58e>
 800fcf2:	9b02      	ldr	r3, [sp, #8]
 800fcf4:	f003 0007 	and.w	r0, r3, #7
 800fcf8:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 800fcfc:	ecbd 8b02 	vpop	{d8}
 800fd00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fd04:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800fd06:	2b03      	cmp	r3, #3
 800fd08:	d1f3      	bne.n	800fcf2 <__kernel_rem_pio2+0x4da>
 800fd0a:	9b05      	ldr	r3, [sp, #20]
 800fd0c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800fd10:	eb0d 0403 	add.w	r4, sp, r3
 800fd14:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 800fd18:	4625      	mov	r5, r4
 800fd1a:	46c2      	mov	sl, r8
 800fd1c:	f1ba 0f00 	cmp.w	sl, #0
 800fd20:	dc69      	bgt.n	800fdf6 <__kernel_rem_pio2+0x5de>
 800fd22:	4645      	mov	r5, r8
 800fd24:	2d01      	cmp	r5, #1
 800fd26:	f300 8087 	bgt.w	800fe38 <__kernel_rem_pio2+0x620>
 800fd2a:	9c05      	ldr	r4, [sp, #20]
 800fd2c:	ab48      	add	r3, sp, #288	@ 0x120
 800fd2e:	441c      	add	r4, r3
 800fd30:	2000      	movs	r0, #0
 800fd32:	2100      	movs	r1, #0
 800fd34:	f1b8 0f01 	cmp.w	r8, #1
 800fd38:	f300 809c 	bgt.w	800fe74 <__kernel_rem_pio2+0x65c>
 800fd3c:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	@ 0x120
 800fd40:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	@ 0x128
 800fd44:	f1b9 0f00 	cmp.w	r9, #0
 800fd48:	f040 80a6 	bne.w	800fe98 <__kernel_rem_pio2+0x680>
 800fd4c:	9b04      	ldr	r3, [sp, #16]
 800fd4e:	e9c3 5600 	strd	r5, r6, [r3]
 800fd52:	e9c3 7802 	strd	r7, r8, [r3, #8]
 800fd56:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800fd5a:	e7ca      	b.n	800fcf2 <__kernel_rem_pio2+0x4da>
 800fd5c:	9d05      	ldr	r5, [sp, #20]
 800fd5e:	ab48      	add	r3, sp, #288	@ 0x120
 800fd60:	441d      	add	r5, r3
 800fd62:	4644      	mov	r4, r8
 800fd64:	2000      	movs	r0, #0
 800fd66:	2100      	movs	r1, #0
 800fd68:	2c00      	cmp	r4, #0
 800fd6a:	da35      	bge.n	800fdd8 <__kernel_rem_pio2+0x5c0>
 800fd6c:	f1b9 0f00 	cmp.w	r9, #0
 800fd70:	d038      	beq.n	800fde4 <__kernel_rem_pio2+0x5cc>
 800fd72:	4602      	mov	r2, r0
 800fd74:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800fd78:	9c04      	ldr	r4, [sp, #16]
 800fd7a:	e9c4 2300 	strd	r2, r3, [r4]
 800fd7e:	4602      	mov	r2, r0
 800fd80:	460b      	mov	r3, r1
 800fd82:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 800fd86:	f7f0 faaf 	bl	80002e8 <__aeabi_dsub>
 800fd8a:	ad4a      	add	r5, sp, #296	@ 0x128
 800fd8c:	2401      	movs	r4, #1
 800fd8e:	45a0      	cmp	r8, r4
 800fd90:	da2b      	bge.n	800fdea <__kernel_rem_pio2+0x5d2>
 800fd92:	f1b9 0f00 	cmp.w	r9, #0
 800fd96:	d002      	beq.n	800fd9e <__kernel_rem_pio2+0x586>
 800fd98:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800fd9c:	4619      	mov	r1, r3
 800fd9e:	9b04      	ldr	r3, [sp, #16]
 800fda0:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800fda4:	e7a5      	b.n	800fcf2 <__kernel_rem_pio2+0x4da>
 800fda6:	9c05      	ldr	r4, [sp, #20]
 800fda8:	ab48      	add	r3, sp, #288	@ 0x120
 800fdaa:	441c      	add	r4, r3
 800fdac:	2000      	movs	r0, #0
 800fdae:	2100      	movs	r1, #0
 800fdb0:	f1b8 0f00 	cmp.w	r8, #0
 800fdb4:	da09      	bge.n	800fdca <__kernel_rem_pio2+0x5b2>
 800fdb6:	f1b9 0f00 	cmp.w	r9, #0
 800fdba:	d002      	beq.n	800fdc2 <__kernel_rem_pio2+0x5aa>
 800fdbc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800fdc0:	4619      	mov	r1, r3
 800fdc2:	9b04      	ldr	r3, [sp, #16]
 800fdc4:	e9c3 0100 	strd	r0, r1, [r3]
 800fdc8:	e793      	b.n	800fcf2 <__kernel_rem_pio2+0x4da>
 800fdca:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800fdce:	f7f0 fa8d 	bl	80002ec <__adddf3>
 800fdd2:	f108 38ff 	add.w	r8, r8, #4294967295
 800fdd6:	e7eb      	b.n	800fdb0 <__kernel_rem_pio2+0x598>
 800fdd8:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800fddc:	f7f0 fa86 	bl	80002ec <__adddf3>
 800fde0:	3c01      	subs	r4, #1
 800fde2:	e7c1      	b.n	800fd68 <__kernel_rem_pio2+0x550>
 800fde4:	4602      	mov	r2, r0
 800fde6:	460b      	mov	r3, r1
 800fde8:	e7c6      	b.n	800fd78 <__kernel_rem_pio2+0x560>
 800fdea:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 800fdee:	f7f0 fa7d 	bl	80002ec <__adddf3>
 800fdf2:	3401      	adds	r4, #1
 800fdf4:	e7cb      	b.n	800fd8e <__kernel_rem_pio2+0x576>
 800fdf6:	ed35 7b02 	vldmdb	r5!, {d7}
 800fdfa:	ed8d 7b00 	vstr	d7, [sp]
 800fdfe:	ed95 7b02 	vldr	d7, [r5, #8]
 800fe02:	e9dd 0100 	ldrd	r0, r1, [sp]
 800fe06:	ec53 2b17 	vmov	r2, r3, d7
 800fe0a:	ed8d 7b06 	vstr	d7, [sp, #24]
 800fe0e:	f7f0 fa6d 	bl	80002ec <__adddf3>
 800fe12:	4602      	mov	r2, r0
 800fe14:	460b      	mov	r3, r1
 800fe16:	4606      	mov	r6, r0
 800fe18:	460f      	mov	r7, r1
 800fe1a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800fe1e:	f7f0 fa63 	bl	80002e8 <__aeabi_dsub>
 800fe22:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800fe26:	f7f0 fa61 	bl	80002ec <__adddf3>
 800fe2a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800fe2e:	e9c5 0102 	strd	r0, r1, [r5, #8]
 800fe32:	e9c5 6700 	strd	r6, r7, [r5]
 800fe36:	e771      	b.n	800fd1c <__kernel_rem_pio2+0x504>
 800fe38:	ed34 7b02 	vldmdb	r4!, {d7}
 800fe3c:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 800fe40:	ec51 0b17 	vmov	r0, r1, d7
 800fe44:	4652      	mov	r2, sl
 800fe46:	465b      	mov	r3, fp
 800fe48:	ed8d 7b00 	vstr	d7, [sp]
 800fe4c:	f7f0 fa4e 	bl	80002ec <__adddf3>
 800fe50:	4602      	mov	r2, r0
 800fe52:	460b      	mov	r3, r1
 800fe54:	4606      	mov	r6, r0
 800fe56:	460f      	mov	r7, r1
 800fe58:	e9dd 0100 	ldrd	r0, r1, [sp]
 800fe5c:	f7f0 fa44 	bl	80002e8 <__aeabi_dsub>
 800fe60:	4652      	mov	r2, sl
 800fe62:	465b      	mov	r3, fp
 800fe64:	f7f0 fa42 	bl	80002ec <__adddf3>
 800fe68:	3d01      	subs	r5, #1
 800fe6a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800fe6e:	e9c4 6700 	strd	r6, r7, [r4]
 800fe72:	e757      	b.n	800fd24 <__kernel_rem_pio2+0x50c>
 800fe74:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800fe78:	f7f0 fa38 	bl	80002ec <__adddf3>
 800fe7c:	f108 38ff 	add.w	r8, r8, #4294967295
 800fe80:	e758      	b.n	800fd34 <__kernel_rem_pio2+0x51c>
 800fe82:	bf00      	nop
 800fe84:	f3af 8000 	nop.w
	...
 800fe90:	41700000 	.word	0x41700000
 800fe94:	3e700000 	.word	0x3e700000
 800fe98:	9b04      	ldr	r3, [sp, #16]
 800fe9a:	9a04      	ldr	r2, [sp, #16]
 800fe9c:	601d      	str	r5, [r3, #0]
 800fe9e:	f106 4400 	add.w	r4, r6, #2147483648	@ 0x80000000
 800fea2:	605c      	str	r4, [r3, #4]
 800fea4:	609f      	str	r7, [r3, #8]
 800fea6:	f108 4300 	add.w	r3, r8, #2147483648	@ 0x80000000
 800feaa:	60d3      	str	r3, [r2, #12]
 800feac:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800feb0:	6110      	str	r0, [r2, #16]
 800feb2:	6153      	str	r3, [r2, #20]
 800feb4:	e71d      	b.n	800fcf2 <__kernel_rem_pio2+0x4da>
 800feb6:	bf00      	nop

0800feb8 <scalbn>:
 800feb8:	b570      	push	{r4, r5, r6, lr}
 800feba:	ec55 4b10 	vmov	r4, r5, d0
 800febe:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800fec2:	4606      	mov	r6, r0
 800fec4:	462b      	mov	r3, r5
 800fec6:	b991      	cbnz	r1, 800feee <scalbn+0x36>
 800fec8:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800fecc:	4323      	orrs	r3, r4
 800fece:	d03b      	beq.n	800ff48 <scalbn+0x90>
 800fed0:	4b33      	ldr	r3, [pc, #204]	@ (800ffa0 <scalbn+0xe8>)
 800fed2:	4620      	mov	r0, r4
 800fed4:	4629      	mov	r1, r5
 800fed6:	2200      	movs	r2, #0
 800fed8:	f7f0 fbbe 	bl	8000658 <__aeabi_dmul>
 800fedc:	4b31      	ldr	r3, [pc, #196]	@ (800ffa4 <scalbn+0xec>)
 800fede:	429e      	cmp	r6, r3
 800fee0:	4604      	mov	r4, r0
 800fee2:	460d      	mov	r5, r1
 800fee4:	da0f      	bge.n	800ff06 <scalbn+0x4e>
 800fee6:	a326      	add	r3, pc, #152	@ (adr r3, 800ff80 <scalbn+0xc8>)
 800fee8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800feec:	e01e      	b.n	800ff2c <scalbn+0x74>
 800feee:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800fef2:	4291      	cmp	r1, r2
 800fef4:	d10b      	bne.n	800ff0e <scalbn+0x56>
 800fef6:	4622      	mov	r2, r4
 800fef8:	4620      	mov	r0, r4
 800fefa:	4629      	mov	r1, r5
 800fefc:	f7f0 f9f6 	bl	80002ec <__adddf3>
 800ff00:	4604      	mov	r4, r0
 800ff02:	460d      	mov	r5, r1
 800ff04:	e020      	b.n	800ff48 <scalbn+0x90>
 800ff06:	460b      	mov	r3, r1
 800ff08:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800ff0c:	3936      	subs	r1, #54	@ 0x36
 800ff0e:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800ff12:	4296      	cmp	r6, r2
 800ff14:	dd0d      	ble.n	800ff32 <scalbn+0x7a>
 800ff16:	2d00      	cmp	r5, #0
 800ff18:	a11b      	add	r1, pc, #108	@ (adr r1, 800ff88 <scalbn+0xd0>)
 800ff1a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ff1e:	da02      	bge.n	800ff26 <scalbn+0x6e>
 800ff20:	a11b      	add	r1, pc, #108	@ (adr r1, 800ff90 <scalbn+0xd8>)
 800ff22:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ff26:	a318      	add	r3, pc, #96	@ (adr r3, 800ff88 <scalbn+0xd0>)
 800ff28:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff2c:	f7f0 fb94 	bl	8000658 <__aeabi_dmul>
 800ff30:	e7e6      	b.n	800ff00 <scalbn+0x48>
 800ff32:	1872      	adds	r2, r6, r1
 800ff34:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800ff38:	428a      	cmp	r2, r1
 800ff3a:	dcec      	bgt.n	800ff16 <scalbn+0x5e>
 800ff3c:	2a00      	cmp	r2, #0
 800ff3e:	dd06      	ble.n	800ff4e <scalbn+0x96>
 800ff40:	f36f 531e 	bfc	r3, #20, #11
 800ff44:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800ff48:	ec45 4b10 	vmov	d0, r4, r5
 800ff4c:	bd70      	pop	{r4, r5, r6, pc}
 800ff4e:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800ff52:	da08      	bge.n	800ff66 <scalbn+0xae>
 800ff54:	2d00      	cmp	r5, #0
 800ff56:	a10a      	add	r1, pc, #40	@ (adr r1, 800ff80 <scalbn+0xc8>)
 800ff58:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ff5c:	dac3      	bge.n	800fee6 <scalbn+0x2e>
 800ff5e:	a10e      	add	r1, pc, #56	@ (adr r1, 800ff98 <scalbn+0xe0>)
 800ff60:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ff64:	e7bf      	b.n	800fee6 <scalbn+0x2e>
 800ff66:	3236      	adds	r2, #54	@ 0x36
 800ff68:	f36f 531e 	bfc	r3, #20, #11
 800ff6c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800ff70:	4620      	mov	r0, r4
 800ff72:	4b0d      	ldr	r3, [pc, #52]	@ (800ffa8 <scalbn+0xf0>)
 800ff74:	4629      	mov	r1, r5
 800ff76:	2200      	movs	r2, #0
 800ff78:	e7d8      	b.n	800ff2c <scalbn+0x74>
 800ff7a:	bf00      	nop
 800ff7c:	f3af 8000 	nop.w
 800ff80:	c2f8f359 	.word	0xc2f8f359
 800ff84:	01a56e1f 	.word	0x01a56e1f
 800ff88:	8800759c 	.word	0x8800759c
 800ff8c:	7e37e43c 	.word	0x7e37e43c
 800ff90:	8800759c 	.word	0x8800759c
 800ff94:	fe37e43c 	.word	0xfe37e43c
 800ff98:	c2f8f359 	.word	0xc2f8f359
 800ff9c:	81a56e1f 	.word	0x81a56e1f
 800ffa0:	43500000 	.word	0x43500000
 800ffa4:	ffff3cb0 	.word	0xffff3cb0
 800ffa8:	3c900000 	.word	0x3c900000
 800ffac:	00000000 	.word	0x00000000

0800ffb0 <floor>:
 800ffb0:	ec51 0b10 	vmov	r0, r1, d0
 800ffb4:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800ffb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ffbc:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 800ffc0:	2e13      	cmp	r6, #19
 800ffc2:	460c      	mov	r4, r1
 800ffc4:	4605      	mov	r5, r0
 800ffc6:	4680      	mov	r8, r0
 800ffc8:	dc34      	bgt.n	8010034 <floor+0x84>
 800ffca:	2e00      	cmp	r6, #0
 800ffcc:	da17      	bge.n	800fffe <floor+0x4e>
 800ffce:	a332      	add	r3, pc, #200	@ (adr r3, 8010098 <floor+0xe8>)
 800ffd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ffd4:	f7f0 f98a 	bl	80002ec <__adddf3>
 800ffd8:	2200      	movs	r2, #0
 800ffda:	2300      	movs	r3, #0
 800ffdc:	f7f0 fdcc 	bl	8000b78 <__aeabi_dcmpgt>
 800ffe0:	b150      	cbz	r0, 800fff8 <floor+0x48>
 800ffe2:	2c00      	cmp	r4, #0
 800ffe4:	da55      	bge.n	8010092 <floor+0xe2>
 800ffe6:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 800ffea:	432c      	orrs	r4, r5
 800ffec:	2500      	movs	r5, #0
 800ffee:	42ac      	cmp	r4, r5
 800fff0:	4c2b      	ldr	r4, [pc, #172]	@ (80100a0 <floor+0xf0>)
 800fff2:	bf08      	it	eq
 800fff4:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 800fff8:	4621      	mov	r1, r4
 800fffa:	4628      	mov	r0, r5
 800fffc:	e023      	b.n	8010046 <floor+0x96>
 800fffe:	4f29      	ldr	r7, [pc, #164]	@ (80100a4 <floor+0xf4>)
 8010000:	4137      	asrs	r7, r6
 8010002:	ea01 0307 	and.w	r3, r1, r7
 8010006:	4303      	orrs	r3, r0
 8010008:	d01d      	beq.n	8010046 <floor+0x96>
 801000a:	a323      	add	r3, pc, #140	@ (adr r3, 8010098 <floor+0xe8>)
 801000c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010010:	f7f0 f96c 	bl	80002ec <__adddf3>
 8010014:	2200      	movs	r2, #0
 8010016:	2300      	movs	r3, #0
 8010018:	f7f0 fdae 	bl	8000b78 <__aeabi_dcmpgt>
 801001c:	2800      	cmp	r0, #0
 801001e:	d0eb      	beq.n	800fff8 <floor+0x48>
 8010020:	2c00      	cmp	r4, #0
 8010022:	bfbe      	ittt	lt
 8010024:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 8010028:	4133      	asrlt	r3, r6
 801002a:	18e4      	addlt	r4, r4, r3
 801002c:	ea24 0407 	bic.w	r4, r4, r7
 8010030:	2500      	movs	r5, #0
 8010032:	e7e1      	b.n	800fff8 <floor+0x48>
 8010034:	2e33      	cmp	r6, #51	@ 0x33
 8010036:	dd0a      	ble.n	801004e <floor+0x9e>
 8010038:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 801003c:	d103      	bne.n	8010046 <floor+0x96>
 801003e:	4602      	mov	r2, r0
 8010040:	460b      	mov	r3, r1
 8010042:	f7f0 f953 	bl	80002ec <__adddf3>
 8010046:	ec41 0b10 	vmov	d0, r0, r1
 801004a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801004e:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 8010052:	f04f 37ff 	mov.w	r7, #4294967295
 8010056:	40df      	lsrs	r7, r3
 8010058:	4207      	tst	r7, r0
 801005a:	d0f4      	beq.n	8010046 <floor+0x96>
 801005c:	a30e      	add	r3, pc, #56	@ (adr r3, 8010098 <floor+0xe8>)
 801005e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010062:	f7f0 f943 	bl	80002ec <__adddf3>
 8010066:	2200      	movs	r2, #0
 8010068:	2300      	movs	r3, #0
 801006a:	f7f0 fd85 	bl	8000b78 <__aeabi_dcmpgt>
 801006e:	2800      	cmp	r0, #0
 8010070:	d0c2      	beq.n	800fff8 <floor+0x48>
 8010072:	2c00      	cmp	r4, #0
 8010074:	da0a      	bge.n	801008c <floor+0xdc>
 8010076:	2e14      	cmp	r6, #20
 8010078:	d101      	bne.n	801007e <floor+0xce>
 801007a:	3401      	adds	r4, #1
 801007c:	e006      	b.n	801008c <floor+0xdc>
 801007e:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 8010082:	2301      	movs	r3, #1
 8010084:	40b3      	lsls	r3, r6
 8010086:	441d      	add	r5, r3
 8010088:	4545      	cmp	r5, r8
 801008a:	d3f6      	bcc.n	801007a <floor+0xca>
 801008c:	ea25 0507 	bic.w	r5, r5, r7
 8010090:	e7b2      	b.n	800fff8 <floor+0x48>
 8010092:	2500      	movs	r5, #0
 8010094:	462c      	mov	r4, r5
 8010096:	e7af      	b.n	800fff8 <floor+0x48>
 8010098:	8800759c 	.word	0x8800759c
 801009c:	7e37e43c 	.word	0x7e37e43c
 80100a0:	bff00000 	.word	0xbff00000
 80100a4:	000fffff 	.word	0x000fffff

080100a8 <_init>:
 80100a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80100aa:	bf00      	nop
 80100ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80100ae:	bc08      	pop	{r3}
 80100b0:	469e      	mov	lr, r3
 80100b2:	4770      	bx	lr

080100b4 <_fini>:
 80100b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80100b6:	bf00      	nop
 80100b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80100ba:	bc08      	pop	{r3}
 80100bc:	469e      	mov	lr, r3
 80100be:	4770      	bx	lr
