verilog xil_defaultlib --include "C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" --include "../../../../Proto_Star.gen/sources_1/bd/CPU_system/ipshared/ec67/hdl" --include "../../../../Proto_Star.gen/sources_1/bd/CPU_system/ipshared/6b2b/hdl" \
"../../../bd/CPU_system/sim/CPU_system.v" \
"../../../bd/CPU_system/ip/CPU_system_processing_system7_0_3/sim/CPU_system_processing_system7_0_3.v" \
"../../../bd/CPU_system/ip/CPU_system_v_tpg_0_1/sim/CPU_system_v_tpg_0_1.v" \
"../../../bd/CPU_system/ip/CPU_system_auto_pc_1/sim/CPU_system_auto_pc_1.v" \
"../../../bd/CPU_system/ip/CPU_system_v_axi4s_vid_out_0_2/sim/CPU_system_v_axi4s_vid_out_0_2.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
