
*** Running vivado
    with args -log design_tictactoe_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_tictactoe_wrapper.tcl -notrace


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_tictactoe_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ip/design_tictactoe_PmodGPIO_0_0/design_tictactoe_PmodGPIO_0_0.dcp' for cell 'design_tictactoe_i/PmodGPIO_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ip/design_tictactoe_axi_gpio_0_0/design_tictactoe_axi_gpio_0_0.dcp' for cell 'design_tictactoe_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ip/design_tictactoe_axi_gpio_0_1/design_tictactoe_axi_gpio_0_1.dcp' for cell 'design_tictactoe_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ip/design_tictactoe_axi_gpio_0_2/design_tictactoe_axi_gpio_0_2.dcp' for cell 'design_tictactoe_i/axi_gpio_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ip/design_tictactoe_axi_gpio_0_3/design_tictactoe_axi_gpio_0_3.dcp' for cell 'design_tictactoe_i/axi_gpio_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ip/design_tictactoe_axi_gpio_0_4/design_tictactoe_axi_gpio_0_4.dcp' for cell 'design_tictactoe_i/axi_gpio_4'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ip/design_tictactoe_axi_gpio_0_5/design_tictactoe_axi_gpio_0_5.dcp' for cell 'design_tictactoe_i/axi_gpio_5'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ip/design_tictactoe_axi_gpio_0_6/design_tictactoe_axi_gpio_0_6.dcp' for cell 'design_tictactoe_i/axi_gpio_6'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ip/design_tictactoe_axi_gpio_0_7/design_tictactoe_axi_gpio_0_7.dcp' for cell 'design_tictactoe_i/axi_gpio_7'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ip/design_tictactoe_axi_gpio_0_8/design_tictactoe_axi_gpio_0_8.dcp' for cell 'design_tictactoe_i/axi_gpio_8'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ip/design_tictactoe_axi_gpio_9_0/design_tictactoe_axi_gpio_9_0.dcp' for cell 'design_tictactoe_i/axi_gpio_9'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ip/design_tictactoe_processing_system7_0_0/design_tictactoe_processing_system7_0_0.dcp' for cell 'design_tictactoe_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ip/design_tictactoe_rst_ps7_0_100M_0/design_tictactoe_rst_ps7_0_100M_0.dcp' for cell 'design_tictactoe_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ip/design_tictactoe_xbar_0/design_tictactoe_xbar_0.dcp' for cell 'design_tictactoe_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ip/design_tictactoe_auto_pc_0/design_tictactoe_auto_pc_0.dcp' for cell 'design_tictactoe_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 45 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_tictactoe_i/PmodGPIO_0/Pmod_out_pin10_t' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.runs/impl_1/.Xil/Vivado-23544-Ardi/dcp_3/design_tictactoe_PmodGPIO_0_0.edf:8400]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_tictactoe_i/PmodGPIO_0/Pmod_out_pin1_t' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.runs/impl_1/.Xil/Vivado-23544-Ardi/dcp_3/design_tictactoe_PmodGPIO_0_0.edf:8417]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_tictactoe_i/PmodGPIO_0/Pmod_out_pin2_t' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.runs/impl_1/.Xil/Vivado-23544-Ardi/dcp_3/design_tictactoe_PmodGPIO_0_0.edf:8434]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_tictactoe_i/PmodGPIO_0/Pmod_out_pin3_t' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.runs/impl_1/.Xil/Vivado-23544-Ardi/dcp_3/design_tictactoe_PmodGPIO_0_0.edf:8451]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_tictactoe_i/PmodGPIO_0/Pmod_out_pin4_t' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.runs/impl_1/.Xil/Vivado-23544-Ardi/dcp_3/design_tictactoe_PmodGPIO_0_0.edf:8468]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_tictactoe_i/PmodGPIO_0/Pmod_out_pin7_t' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.runs/impl_1/.Xil/Vivado-23544-Ardi/dcp_3/design_tictactoe_PmodGPIO_0_0.edf:8485]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_tictactoe_i/PmodGPIO_0/Pmod_out_pin8_t' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.runs/impl_1/.Xil/Vivado-23544-Ardi/dcp_3/design_tictactoe_PmodGPIO_0_0.edf:8502]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_tictactoe_i/PmodGPIO_0/Pmod_out_pin9_t' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.runs/impl_1/.Xil/Vivado-23544-Ardi/dcp_3/design_tictactoe_PmodGPIO_0_0.edf:8519]
Parsing XDC File [c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ip/design_tictactoe_processing_system7_0_0/design_tictactoe_processing_system7_0_0.xdc] for cell 'design_tictactoe_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ip/design_tictactoe_processing_system7_0_0/design_tictactoe_processing_system7_0_0.xdc] for cell 'design_tictactoe_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ip/design_tictactoe_PmodGPIO_0_0/src/PmodGPIO_pmod_bridge_0_0/PmodGPIO_pmod_bridge_0_0_board.xdc] for cell 'design_tictactoe_i/PmodGPIO_0/inst/pmod_bridge_0/inst'
Finished Parsing XDC File [c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ip/design_tictactoe_PmodGPIO_0_0/src/PmodGPIO_pmod_bridge_0_0/PmodGPIO_pmod_bridge_0_0_board.xdc] for cell 'design_tictactoe_i/PmodGPIO_0/inst/pmod_bridge_0/inst'
Parsing XDC File [c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ip/design_tictactoe_PmodGPIO_0_0/src/PmodGPIO_axi_gpio_0_0/PmodGPIO_axi_gpio_0_0_board.xdc] for cell 'design_tictactoe_i/PmodGPIO_0/inst/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ip/design_tictactoe_PmodGPIO_0_0/src/PmodGPIO_axi_gpio_0_0/PmodGPIO_axi_gpio_0_0_board.xdc] for cell 'design_tictactoe_i/PmodGPIO_0/inst/axi_gpio_0/U0'
Parsing XDC File [c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ip/design_tictactoe_PmodGPIO_0_0/src/PmodGPIO_axi_gpio_0_0/PmodGPIO_axi_gpio_0_0.xdc] for cell 'design_tictactoe_i/PmodGPIO_0/inst/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ip/design_tictactoe_PmodGPIO_0_0/src/PmodGPIO_axi_gpio_0_0/PmodGPIO_axi_gpio_0_0.xdc] for cell 'design_tictactoe_i/PmodGPIO_0/inst/axi_gpio_0/U0'
Parsing XDC File [c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ip/design_tictactoe_PmodGPIO_0_0/design_tictactoe_PmodGPIO_0_0_board.xdc] for cell 'design_tictactoe_i/PmodGPIO_0/inst'
Finished Parsing XDC File [c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ip/design_tictactoe_PmodGPIO_0_0/design_tictactoe_PmodGPIO_0_0_board.xdc] for cell 'design_tictactoe_i/PmodGPIO_0/inst'
Parsing XDC File [c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ip/design_tictactoe_axi_gpio_0_0/design_tictactoe_axi_gpio_0_0_board.xdc] for cell 'design_tictactoe_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ip/design_tictactoe_axi_gpio_0_0/design_tictactoe_axi_gpio_0_0_board.xdc] for cell 'design_tictactoe_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ip/design_tictactoe_axi_gpio_0_0/design_tictactoe_axi_gpio_0_0.xdc] for cell 'design_tictactoe_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ip/design_tictactoe_axi_gpio_0_0/design_tictactoe_axi_gpio_0_0.xdc] for cell 'design_tictactoe_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ip/design_tictactoe_axi_gpio_0_1/design_tictactoe_axi_gpio_0_1_board.xdc] for cell 'design_tictactoe_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ip/design_tictactoe_axi_gpio_0_1/design_tictactoe_axi_gpio_0_1_board.xdc] for cell 'design_tictactoe_i/axi_gpio_1/U0'
Parsing XDC File [c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ip/design_tictactoe_axi_gpio_0_1/design_tictactoe_axi_gpio_0_1.xdc] for cell 'design_tictactoe_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ip/design_tictactoe_axi_gpio_0_1/design_tictactoe_axi_gpio_0_1.xdc] for cell 'design_tictactoe_i/axi_gpio_1/U0'
Parsing XDC File [c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ip/design_tictactoe_axi_gpio_0_2/design_tictactoe_axi_gpio_0_2_board.xdc] for cell 'design_tictactoe_i/axi_gpio_2/U0'
Finished Parsing XDC File [c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ip/design_tictactoe_axi_gpio_0_2/design_tictactoe_axi_gpio_0_2_board.xdc] for cell 'design_tictactoe_i/axi_gpio_2/U0'
Parsing XDC File [c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ip/design_tictactoe_axi_gpio_0_2/design_tictactoe_axi_gpio_0_2.xdc] for cell 'design_tictactoe_i/axi_gpio_2/U0'
Finished Parsing XDC File [c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ip/design_tictactoe_axi_gpio_0_2/design_tictactoe_axi_gpio_0_2.xdc] for cell 'design_tictactoe_i/axi_gpio_2/U0'
Parsing XDC File [c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ip/design_tictactoe_axi_gpio_0_3/design_tictactoe_axi_gpio_0_3_board.xdc] for cell 'design_tictactoe_i/axi_gpio_3/U0'
Finished Parsing XDC File [c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ip/design_tictactoe_axi_gpio_0_3/design_tictactoe_axi_gpio_0_3_board.xdc] for cell 'design_tictactoe_i/axi_gpio_3/U0'
Parsing XDC File [c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ip/design_tictactoe_axi_gpio_0_3/design_tictactoe_axi_gpio_0_3.xdc] for cell 'design_tictactoe_i/axi_gpio_3/U0'
Finished Parsing XDC File [c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ip/design_tictactoe_axi_gpio_0_3/design_tictactoe_axi_gpio_0_3.xdc] for cell 'design_tictactoe_i/axi_gpio_3/U0'
Parsing XDC File [c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ip/design_tictactoe_axi_gpio_0_4/design_tictactoe_axi_gpio_0_4_board.xdc] for cell 'design_tictactoe_i/axi_gpio_4/U0'
Finished Parsing XDC File [c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ip/design_tictactoe_axi_gpio_0_4/design_tictactoe_axi_gpio_0_4_board.xdc] for cell 'design_tictactoe_i/axi_gpio_4/U0'
Parsing XDC File [c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ip/design_tictactoe_axi_gpio_0_4/design_tictactoe_axi_gpio_0_4.xdc] for cell 'design_tictactoe_i/axi_gpio_4/U0'
Finished Parsing XDC File [c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ip/design_tictactoe_axi_gpio_0_4/design_tictactoe_axi_gpio_0_4.xdc] for cell 'design_tictactoe_i/axi_gpio_4/U0'
Parsing XDC File [c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ip/design_tictactoe_axi_gpio_0_5/design_tictactoe_axi_gpio_0_5_board.xdc] for cell 'design_tictactoe_i/axi_gpio_5/U0'
Finished Parsing XDC File [c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ip/design_tictactoe_axi_gpio_0_5/design_tictactoe_axi_gpio_0_5_board.xdc] for cell 'design_tictactoe_i/axi_gpio_5/U0'
Parsing XDC File [c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ip/design_tictactoe_axi_gpio_0_5/design_tictactoe_axi_gpio_0_5.xdc] for cell 'design_tictactoe_i/axi_gpio_5/U0'
Finished Parsing XDC File [c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ip/design_tictactoe_axi_gpio_0_5/design_tictactoe_axi_gpio_0_5.xdc] for cell 'design_tictactoe_i/axi_gpio_5/U0'
Parsing XDC File [c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ip/design_tictactoe_axi_gpio_0_6/design_tictactoe_axi_gpio_0_6_board.xdc] for cell 'design_tictactoe_i/axi_gpio_6/U0'
Finished Parsing XDC File [c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ip/design_tictactoe_axi_gpio_0_6/design_tictactoe_axi_gpio_0_6_board.xdc] for cell 'design_tictactoe_i/axi_gpio_6/U0'
Parsing XDC File [c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ip/design_tictactoe_axi_gpio_0_6/design_tictactoe_axi_gpio_0_6.xdc] for cell 'design_tictactoe_i/axi_gpio_6/U0'
Finished Parsing XDC File [c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ip/design_tictactoe_axi_gpio_0_6/design_tictactoe_axi_gpio_0_6.xdc] for cell 'design_tictactoe_i/axi_gpio_6/U0'
Parsing XDC File [c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ip/design_tictactoe_axi_gpio_0_7/design_tictactoe_axi_gpio_0_7_board.xdc] for cell 'design_tictactoe_i/axi_gpio_7/U0'
Finished Parsing XDC File [c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ip/design_tictactoe_axi_gpio_0_7/design_tictactoe_axi_gpio_0_7_board.xdc] for cell 'design_tictactoe_i/axi_gpio_7/U0'
Parsing XDC File [c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ip/design_tictactoe_axi_gpio_0_7/design_tictactoe_axi_gpio_0_7.xdc] for cell 'design_tictactoe_i/axi_gpio_7/U0'
Finished Parsing XDC File [c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ip/design_tictactoe_axi_gpio_0_7/design_tictactoe_axi_gpio_0_7.xdc] for cell 'design_tictactoe_i/axi_gpio_7/U0'
Parsing XDC File [c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ip/design_tictactoe_axi_gpio_0_8/design_tictactoe_axi_gpio_0_8_board.xdc] for cell 'design_tictactoe_i/axi_gpio_8/U0'
Finished Parsing XDC File [c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ip/design_tictactoe_axi_gpio_0_8/design_tictactoe_axi_gpio_0_8_board.xdc] for cell 'design_tictactoe_i/axi_gpio_8/U0'
Parsing XDC File [c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ip/design_tictactoe_axi_gpio_0_8/design_tictactoe_axi_gpio_0_8.xdc] for cell 'design_tictactoe_i/axi_gpio_8/U0'
Finished Parsing XDC File [c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ip/design_tictactoe_axi_gpio_0_8/design_tictactoe_axi_gpio_0_8.xdc] for cell 'design_tictactoe_i/axi_gpio_8/U0'
Parsing XDC File [c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ip/design_tictactoe_rst_ps7_0_100M_0/design_tictactoe_rst_ps7_0_100M_0_board.xdc] for cell 'design_tictactoe_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ip/design_tictactoe_rst_ps7_0_100M_0/design_tictactoe_rst_ps7_0_100M_0_board.xdc] for cell 'design_tictactoe_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ip/design_tictactoe_rst_ps7_0_100M_0/design_tictactoe_rst_ps7_0_100M_0.xdc] for cell 'design_tictactoe_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ip/design_tictactoe_rst_ps7_0_100M_0/design_tictactoe_rst_ps7_0_100M_0.xdc] for cell 'design_tictactoe_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ip/design_tictactoe_axi_gpio_9_0/design_tictactoe_axi_gpio_9_0_board.xdc] for cell 'design_tictactoe_i/axi_gpio_9/U0'
Finished Parsing XDC File [c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ip/design_tictactoe_axi_gpio_9_0/design_tictactoe_axi_gpio_9_0_board.xdc] for cell 'design_tictactoe_i/axi_gpio_9/U0'
Parsing XDC File [c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ip/design_tictactoe_axi_gpio_9_0/design_tictactoe_axi_gpio_9_0.xdc] for cell 'design_tictactoe_i/axi_gpio_9/U0'
Finished Parsing XDC File [c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ip/design_tictactoe_axi_gpio_9_0/design_tictactoe_axi_gpio_9_0.xdc] for cell 'design_tictactoe_i/axi_gpio_9/U0'
Parsing XDC File [C:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/constrs_1/new/tictactoe_constrs.xdc]
Finished Parsing XDC File [C:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/constrs_1/new/tictactoe_constrs.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ip/design_tictactoe_processing_system7_0_0/design_tictactoe_processing_system7_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ip/design_tictactoe_PmodGPIO_0_0/design_tictactoe_PmodGPIO_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ip/design_tictactoe_axi_gpio_0_0/design_tictactoe_axi_gpio_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ip/design_tictactoe_axi_gpio_0_1/design_tictactoe_axi_gpio_0_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ip/design_tictactoe_axi_gpio_0_2/design_tictactoe_axi_gpio_0_2.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ip/design_tictactoe_axi_gpio_0_3/design_tictactoe_axi_gpio_0_3.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ip/design_tictactoe_axi_gpio_0_4/design_tictactoe_axi_gpio_0_4.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ip/design_tictactoe_axi_gpio_0_5/design_tictactoe_axi_gpio_0_5.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ip/design_tictactoe_axi_gpio_0_6/design_tictactoe_axi_gpio_0_6.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ip/design_tictactoe_axi_gpio_0_7/design_tictactoe_axi_gpio_0_7.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ip/design_tictactoe_axi_gpio_0_8/design_tictactoe_axi_gpio_0_8.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ip/design_tictactoe_rst_ps7_0_100M_0/design_tictactoe_rst_ps7_0_100M_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ip/design_tictactoe_xbar_0/design_tictactoe_xbar_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ip/design_tictactoe_axi_gpio_9_0/design_tictactoe_axi_gpio_9_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.srcs/sources_1/bd/design_tictactoe/ip/design_tictactoe_auto_pc_0/design_tictactoe_auto_pc_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 27 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 27 instances

link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 517.527 ; gain = 289.695
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.582 . Memory (MB): peak = 527.105 ; gain = 9.578
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1f5719325

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 234e8c46f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.554 . Memory (MB): peak = 1011.402 ; gain = 0.004

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 5 inverter(s) to 7 load pin(s).
INFO: [Opt 31-10] Eliminated 296 cells.
Phase 2 Constant propagation | Checksum: 16152dc5a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1011.402 ; gain = 0.004

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 416 unconnected nets.
INFO: [Opt 31-11] Eliminated 248 unconnected cells.
Phase 3 Sweep | Checksum: 20e9239ff

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1011.402 ; gain = 0.004

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 233c36735

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1011.402 ; gain = 0.004

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1011.402 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 233c36735

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1011.402 ; gain = 0.004

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 233c36735

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.085 . Memory (MB): peak = 1011.402 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1011.402 ; gain = 493.875
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.085 . Memory (MB): peak = 1011.402 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.runs/impl_1/design_tictactoe_wrapper_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.runs/impl_1/design_tictactoe_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1011.402 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1011.402 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b76c8cf2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1029.934 ; gain = 18.531

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: dc2a022c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1029.934 ; gain = 18.531

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: dc2a022c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1029.934 ; gain = 18.531
Phase 1 Placer Initialization | Checksum: dc2a022c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1029.934 ; gain = 18.531

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 145a5a6b9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1029.934 ; gain = 18.531

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 145a5a6b9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1029.934 ; gain = 18.531

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 176b583ff

Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1029.934 ; gain = 18.531

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 11df62f6a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1029.934 ; gain = 18.531

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 11df62f6a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1029.934 ; gain = 18.531

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 19d196be1

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1029.934 ; gain = 18.531

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: eeebd43c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1029.934 ; gain = 18.531

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 137b2758b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1029.934 ; gain = 18.531

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 137b2758b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1029.934 ; gain = 18.531
Phase 3 Detail Placement | Checksum: 137b2758b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1029.934 ; gain = 18.531

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.881. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 2655a14de

Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1029.934 ; gain = 18.531
Phase 4.1 Post Commit Optimization | Checksum: 2655a14de

Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1029.934 ; gain = 18.531

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2655a14de

Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1029.934 ; gain = 18.531

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2655a14de

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1029.934 ; gain = 18.531

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 230cefe32

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1029.934 ; gain = 18.531
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 230cefe32

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1029.934 ; gain = 18.531
Ending Placer Task | Checksum: 1660d47ce

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1029.934 ; gain = 18.531
INFO: [Common 17-83] Releasing license: Implementation
68 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1029.934 ; gain = 18.531
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.302 . Memory (MB): peak = 1029.934 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.runs/impl_1/design_tictactoe_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.120 . Memory (MB): peak = 1029.934 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1029.934 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1029.934 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: d3be31d3 ConstDB: 0 ShapeSum: 924f15fb RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 9c49b4cb

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1107.859 ; gain = 77.926

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 9c49b4cb

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1107.859 ; gain = 77.926

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 9c49b4cb

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1107.859 ; gain = 77.926

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 9c49b4cb

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1107.859 ; gain = 77.926
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1f998a97a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1107.859 ; gain = 77.926
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.003  | TNS=0.000  | WHS=-0.145 | THS=-28.741|

Phase 2 Router Initialization | Checksum: 121ac6343

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1107.859 ; gain = 77.926

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: f886922e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1107.859 ; gain = 77.926

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 172
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 89dfdfbb

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1107.859 ; gain = 77.926
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.396  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 269b5b706

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1107.859 ; gain = 77.926

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 136681984

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1107.859 ; gain = 77.926
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.396  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1002815bc

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1107.859 ; gain = 77.926
Phase 4 Rip-up And Reroute | Checksum: 1002815bc

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1107.859 ; gain = 77.926

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1002815bc

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1107.859 ; gain = 77.926

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1002815bc

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1107.859 ; gain = 77.926
Phase 5 Delay and Skew Optimization | Checksum: 1002815bc

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1107.859 ; gain = 77.926

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: b184fa45

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1107.859 ; gain = 77.926
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.409  | TNS=0.000  | WHS=0.097  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: ee37daed

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1107.859 ; gain = 77.926
Phase 6 Post Hold Fix | Checksum: ee37daed

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1107.859 ; gain = 77.926

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.714809 %
  Global Horizontal Routing Utilization  = 1.08961 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: d6f30b81

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1107.859 ; gain = 77.926

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: d6f30b81

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1107.859 ; gain = 77.926

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1623ce309

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1107.859 ; gain = 77.926

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.409  | TNS=0.000  | WHS=0.097  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1623ce309

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1107.859 ; gain = 77.926
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1107.859 ; gain = 77.926

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
82 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 1107.859 ; gain = 77.926
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.337 . Memory (MB): peak = 1107.859 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.runs/impl_1/design_tictactoe_wrapper_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.runs/impl_1/design_tictactoe_wrapper_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.runs/impl_1/design_tictactoe_wrapper_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
Command: report_power -file design_tictactoe_wrapper_power_routed.rpt -pb design_tictactoe_wrapper_power_summary_routed.pb -rpx design_tictactoe_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
92 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Wed May 22 19:35:38 2019...

*** Running vivado
    with args -log design_tictactoe_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_tictactoe_wrapper.tcl -notrace


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_tictactoe_wrapper.tcl -notrace
Command: open_checkpoint design_tictactoe_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 209.711 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 45 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_tictactoe_i/PmodGPIO_0/Pmod_out_pin10_t' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.runs/impl_1/.Xil/Vivado-23544-Ardi/dcp_3/design_tictactoe_PmodGPIO_0_0.edf:8400]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_tictactoe_i/PmodGPIO_0/Pmod_out_pin1_t' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.runs/impl_1/.Xil/Vivado-23544-Ardi/dcp_3/design_tictactoe_PmodGPIO_0_0.edf:8417]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_tictactoe_i/PmodGPIO_0/Pmod_out_pin2_t' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.runs/impl_1/.Xil/Vivado-23544-Ardi/dcp_3/design_tictactoe_PmodGPIO_0_0.edf:8434]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_tictactoe_i/PmodGPIO_0/Pmod_out_pin3_t' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.runs/impl_1/.Xil/Vivado-23544-Ardi/dcp_3/design_tictactoe_PmodGPIO_0_0.edf:8451]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_tictactoe_i/PmodGPIO_0/Pmod_out_pin4_t' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.runs/impl_1/.Xil/Vivado-23544-Ardi/dcp_3/design_tictactoe_PmodGPIO_0_0.edf:8468]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_tictactoe_i/PmodGPIO_0/Pmod_out_pin7_t' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.runs/impl_1/.Xil/Vivado-23544-Ardi/dcp_3/design_tictactoe_PmodGPIO_0_0.edf:8485]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_tictactoe_i/PmodGPIO_0/Pmod_out_pin8_t' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.runs/impl_1/.Xil/Vivado-23544-Ardi/dcp_3/design_tictactoe_PmodGPIO_0_0.edf:8502]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_tictactoe_i/PmodGPIO_0/Pmod_out_pin9_t' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.runs/impl_1/.Xil/Vivado-23544-Ardi/dcp_3/design_tictactoe_PmodGPIO_0_0.edf:8519]
Parsing XDC File [C:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.runs/impl_1/.Xil/Vivado-20328-Ardi/dcp/design_tictactoe_wrapper_early.xdc]
Finished Parsing XDC File [C:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.runs/impl_1/.Xil/Vivado-20328-Ardi/dcp/design_tictactoe_wrapper_early.xdc]
Parsing XDC File [C:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.runs/impl_1/.Xil/Vivado-20328-Ardi/dcp/design_tictactoe_wrapper.xdc]
Finished Parsing XDC File [C:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.runs/impl_1/.Xil/Vivado-20328-Ardi/dcp/design_tictactoe_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.522 . Memory (MB): peak = 503.121 ; gain = 0.336
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.523 . Memory (MB): peak = 503.121 ; gain = 0.336
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 27 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 27 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2016.4 (64-bit) build 1756540
open_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 503.121 ; gain = 293.410
Command: write_bitstream -force -no_partial_bitfile design_tictactoe_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_tictactoe_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Wed May 22 19:38:34 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 865.906 ; gain = 362.785
INFO: [Common 17-206] Exiting Vivado at Wed May 22 19:38:34 2019...
