Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Tue Nov 30 22:32:40 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.4 (Electric Cheetah)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/mat_inv/UniformILPNew/mat_inv_UniformILPNew_22_wrapper_ultrascale2_250/implementedSystem_toplevel_wrapper_timing_synth.rpt
| Design            : implementedSystem_toplevel_wrapper
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.010ns  (required time - arrival time)
  Source:                 DUT/ModCount591_instance/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            DUT/Delay1No179_instance/Y_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.910ns  (logic 0.512ns (13.095%)  route 3.398ns (86.905%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.699ns = ( 5.699 - 4.000 ) 
    Source Clock Delay      (SCD):    2.134ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.226ns (routing 0.171ns, distribution 1.055ns)
  Clock Net Delay (Destination): 1.083ns (routing 0.155ns, distribution 0.928ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU19                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    clk_IBUF_inst/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.880    clk_IBUF
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.908 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=177871, routed)      1.226     2.134    DUT/ModCount591_instance/clk_IBUF_BUFG
    SLICE_X120Y373       FDCE                                         r  DUT/ModCount591_instance/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y373       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.213 r  DUT/ModCount591_instance/count_reg[2]/Q
                         net (fo=14783, routed)       1.110     3.323    DUT/ModCount591_instance/Q[2]
    SLICE_X113Y347       LUT3 (Prop_G5LUT_SLICEL_I2_O)
                                                      0.160     3.483 r  DUT/ModCount591_instance/Y[33]_i_8__9/O
                         net (fo=102, routed)         1.787     5.270    DUT/MUX_Subtract12_0_impl_1_instance/count_reg[1]
    SLICE_X127Y409       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     5.420 r  DUT/MUX_Subtract12_0_impl_1_instance/Y[28]_i_2/O
                         net (fo=1, routed)           0.434     5.854    DUT/MUX_Subtract12_0_impl_1_instance/Y[28]_i_2_n_0
    SLICE_X124Y406       LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123     5.977 r  DUT/MUX_Subtract12_0_impl_1_instance/Y[28]_i_1/O
                         net (fo=1, routed)           0.067     6.044    DUT/Delay1No179_instance/count_reg[5]_rep__13[28]
    SLICE_X124Y406       FDCE                                         r  DUT/Delay1No179_instance/Y_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AU19                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AU19                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.294     4.294 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.294    clk_IBUF_inst/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.294 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     4.592    clk_IBUF
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.616 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=177871, routed)      1.083     5.699    DUT/Delay1No179_instance/clk_IBUF_BUFG
    SLICE_X124Y406       FDCE                                         r  DUT/Delay1No179_instance/Y_reg[28]/C
                         clock pessimism              0.364     6.064    
                         clock uncertainty           -0.035     6.028    
    SLICE_X124Y406       FDCE (Setup_FFF_SLICEM_C_D)
                                                      0.025     6.053    DUT/Delay1No179_instance/Y_reg[28]
  -------------------------------------------------------------------
                         required time                          6.053    
                         arrival time                          -6.044    
  -------------------------------------------------------------------
                         slack                                  0.010    




