============================================================
   Tang Dynasty, V4.2.285
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = C:/Anlogic/TD4.2.285/bin/td.exe
   Built at =   11:19:28 Jul 25 2018
   Run by =     Administrator
   Run Date =   Thu Sep 13 11:11:41 2018

   Run on =     Y1YBFM96WTED81W
============================================================
CMD-004 : start command "open_project Quick_Start.al"
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/al_ip/sys_pll.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/al_ip/AL_MCU.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/al_ip/bram256kbit.v
CMD-004 : start command "import_device ef2_4.db -package EF2L45LG144B"
CMD-005 : finish command "import_device ef2_4.db -package EF2L45LG144B" in  1.158601s wall, 1.123207s user + 0.015600s system = 1.138807s CPU (98.3%)

CMD-006 : used memory is 148 MB, reserved memory is 105 MB, peak memory is 166 MB
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/al_ip/sys_pll.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/al_ip/AL_MCU.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/al_ip/bram256kbit.v
CMD-004 : start command "elaborate -top quick_start"
VLG-004 : elaborate module quick_start in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(2)
VLG-004 : elaborate module sys_pll in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/al_ip/sys_pll.v(23)
VLG-004 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(8)
VLG-004 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=5,CLKC1_CPHASE=40,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=21) in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(2644)
VLG-939 WARNING: port i2s_mst_clk remains unconnected for this instance in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/al_ip/AL_MCU.v(31)
VLG-004 : elaborate module AL_MCU in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/al_ip/AL_MCU.v(14)
VLG-004 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(741)
VIN-1013 WARNING: input port i2s_mst_clk is not connected on this instance in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/al_ip/AL_MCU.v(31)
VLG-004 : elaborate module bram256kbit in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/al_ip/bram256kbit.v(14)
VLG-004 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(823)
VIN-1013 WARNING: input port dib[31] is not connected on this instance in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(65)
RTL-100 : Current top model is quick_start
RAM-300 : Inferred 0 RAMs.
CMD-004 : start command "optimize_rtl"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
SNT-300 : SanityCheck: Model "quick_start"
SNT-300 : SanityCheck: Model "AL_MCU"
SNT-300 : SanityCheck: Model "sys_pll"
SNT-300 : SanityCheck: Model "bram256kbit"
RTL-100 : Mark sys_pll as IO macro for instance bufg_feedback
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(65) / pin "dib[31]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(65) / pin "dib[30]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(65) / pin "dib[29]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(65) / pin "dib[28]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(65) / pin "dib[27]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(65) / pin "dib[26]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(65) / pin "dib[25]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(65) / pin "dib[24]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(65) / pin "dib[23]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(65) / pin "dib[22]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(65) / pin "dib[21]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(65) / pin "dib[20]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(65) / pin "dib[19]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(65) / pin "dib[18]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(65) / pin "dib[17]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(65) / pin "dib[16]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(65) / pin "dib[15]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(65) / pin "dib[14]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(65) / pin "dib[13]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(65) / pin "dib[12]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(65) / pin "dib[11]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(65) / pin "dib[10]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(65) / pin "dib[9]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(65) / pin "dib[8]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(65) / pin "dib[7]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(65) / pin "dib[6]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(65) / pin "dib[5]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(65) / pin "dib[4]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(65) / pin "dib[3]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(65) / pin "dib[2]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(65) / pin "dib[1]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(65) / pin "dib[0]"
RTL-200 WARNING: Using 0 for all undriven pins and nets
FLT-300 : Flatten model quick_start
FLT-300 : Flatten model AL_MCU
FLT-300 : Flatten model sys_pll
FLT-300 : Flatten model bram256kbit
MRG-300 : Merged 3 instances.
OPT-300 : Optimize round 1
RTL-100 : 133/47 useful/useless nets, 94/7 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 1, 56 better
OPT-300 : Optimize round 2
RTL-100 : 132/1 useful/useless nets, 93/0 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 2, 0 better
CMD-004 : start command "report_area -file G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start_rtl.area"
standard
IO Statistics
#IO                     4
  #input                2
  #output               1
  #inout                1

Gate Statistics
#Basic gates           40
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  1
  #bufif1               1
  #MX21                 0
  #FADD                 0
  #DFF                 38
  #LATCH                0
#MACRO_ADD              2

CMD-004 : start command "read_adc constrs/board.adc"
CMD-004 : start command "set_pin_assignment fpga_clk_in  LOCATION = P28;  "
CMD-004 : start command "set_pin_assignment fpga_rst_n  LOCATION = P38;  "
CMD-004 : start command "set_pin_assignment hw_led  LOCATION = P100;  "
CMD-004 : start command "set_pin_assignment sw_led  LOCATION = P99;   "
CMD-004 : start command "export_db G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start_rtl.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
RUN-001 : Exported flow parameters
CMD-004 : start command "map_macro"
RTL-100 : Map 4 IOs to PADs
GAT-100 : Processed 0 LOGIC_BUF instances.
GAT-100 : 1 BUFG to GCLK
RTL-100 : Optimize round 1
RTL-100 : 136/0 useful/useless nets, 97/0 useful/useless insts
RTL-100 : Optimize round 1, 0 better
RTL-100 : Map 2 macro adder
RTL-100 : 252/76 useful/useless nets, 137/38 useful/useless insts
CMD-004 : start command "map"
GAT-100 : Running gate level optimization.
GAT-100 : LUT mapping.
GAT-100 : Post mapping optimization.
GAT-100 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
GAT-100 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
GAT-100 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
CMD-004 : start command "pack"
GAT-100 : Packing top model "quick_start" ...
PAK-301 : Pack lib has 34 rtl pack models with 12 top pack blocks
OPT-300 : Optimize round 1
RTL-100 : 174/0 useful/useless nets, 135/0 useful/useless insts
OPT-301 : Optimize round 1, 0 better
PAK-SEQ-305 : Packing 38 DFF/LATCH to SEQ ...
PAK-RLS : Pack 1 carry chain into lslice
PAK-BLE-301 : Packing 14 adder to BLE ...
PAK-BLE-302 : Packed 14 adder and 13 SEQ to BLE.
PAK-BLE-301 : Packing 0 gate4 to BLE ...
PAK-BLE-302 : Packed 0 gate4 and 0 SEQ to BLE.
PAK-309 : Packed 0 FxMUX
PAK-BLE-301 : Packing 0 MUX to BLE ...
PAK-BLE-302 : Packed 0 MUX and 0 SEQ to BLE.
PAK-BLE-301 : Packing 1 LUT to BLE ...
PAK-BLE-302 : Packed 1 LUT and 0 SEQ to BLE.
PAK-SEQ-301 : Packing 25 remaining SEQ's ...
PAK-SEQ-302 : #0: Packed 0 SEQ (25 nodes)...
PAK-SEQ-302 : #1: Packed 2 SEQ (24 nodes)...
PAK-SEQ-303 : Packed 2 SEQ with LUT/SLICE
PAK-SEQ-304 : 1 single LUT's are left
PAK-SEQ-304 : 25 single SEQ's are left
PAK-303 : Packing model "quick_start" (AL_USER_NORMAL) with 24/94 primitive instances ...
GAT-200 WARNING: Net bram32k_out[0] useless
GAT-200 WARNING: Net bram32k_out[10] useless
GAT-200 WARNING: Net bram32k_out[11] useless
GAT-200 WARNING: Net bram32k_out[12] useless
GAT-200 WARNING: Net bram32k_out[13] useless
GAT-200 WARNING: Net bram32k_out[14] useless
GAT-200 WARNING: Net bram32k_out[15] useless
GAT-200 WARNING: Net bram32k_out[16] useless
GAT-200 WARNING: Net bram32k_out[17] useless
GAT-200 WARNING: Net bram32k_out[18] useless
GAT-200 WARNING: Net bram32k_out[19] useless
GAT-200 WARNING: Net bram32k_out[1] useless
GAT-200 WARNING: Net bram32k_out[20] useless
GAT-200 WARNING: Net bram32k_out[21] useless
GAT-200 WARNING: Net bram32k_out[22] useless
GAT-200 WARNING: Net bram32k_out[23] useless
GAT-200 WARNING: Net bram32k_out[24] useless
GAT-200 WARNING: Net bram32k_out[25] useless
GAT-200 WARNING: Net bram32k_out[26] useless
GAT-200 WARNING: Net bram32k_out[27] useless
GAT-200 WARNING: Net bram32k_out[28] useless
GAT-200 WARNING: Net bram32k_out[29] useless
GAT-200 WARNING: Net bram32k_out[2] useless
GAT-200 WARNING: Net bram32k_out[30] useless
GAT-200 WARNING: Net bram32k_out[31] useless
GAT-200 WARNING: Net bram32k_out[3] useless
GAT-200 WARNING: Net bram32k_out[4] useless
GAT-200 WARNING: Net bram32k_out[5] useless
GAT-200 WARNING: Net bram32k_out[6] useless
GAT-200 WARNING: Net bram32k_out[7] useless
GAT-200 WARNING: Net bram32k_out[8] useless
GAT-200 WARNING: Net bram32k_out[9] useless
CLK-302 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
CLK-311 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
CLK-304 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
CLK-305 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
CLK-309 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
CLK-309 : Tag rtl::Net clk25 as clock net
CLK-309 : Tag rtl::Net fpga_clk_in_pad as clock net
CLK-310 : Tagged 3 rtl::Net as clock net
CMD-004 : start command "report_area -file G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start_gate.area"
standard
IO Statistics
#IO                     4
  #input                2
  #output               1
  #inout                1

Utilization Statistics
#lut                   15   out of   4480    0.33%
#reg                   38   out of   4480    0.85%
#le                    40
  #lut only             2   out of     40    5.00%
  #reg only            25   out of     40   62.50%
  #lut&reg             13   out of     40   32.50%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    4   out of    109    3.67%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

CMD-004 : start command "export_db G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start_gate.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
RUN-001 : Exported flow parameters
CMD-004 : start command "config_chipwatcher Debug.cwc -dir G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144"
RUN-001 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 13 trigger nets, 45 data nets.
GUI-001 : Import Debug.cwc success!
CMD-004 : start command "compile_watcher"
CMD-004 : start command "read_verilog -dir C:/Anlogic/TD4.2.285/cw/ -file G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start_watcherInst.v -lib cw"
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\cfg_int.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\detecEdge.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\detector_node.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\emb_ctrl.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\register.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\tap.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\trigger_node.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\write_ctrl.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start_watcherInst.v
VLG-004 : elaborate module cfg_int in C:/Anlogic/TD4.2.285/cw\cfg_int.v(1)
VLG-004 : elaborate module register(CTRL_REG_LEN=22) in C:/Anlogic/TD4.2.285/cw\register.v(1)
VLG-004 : elaborate module tap in C:/Anlogic/TD4.2.285/cw\tap.v(1)
VLG-004 : elaborate module detecEdge in C:/Anlogic/TD4.2.285/cw\detecEdge.v(1)
VLG-004 : elaborate module detector_node in C:/Anlogic/TD4.2.285/cw\detector_node.v(1)
VLG-004 : elaborate module emb_ctrl in C:/Anlogic/TD4.2.285/cw\emb_ctrl.v(1)
VLG-004 : elaborate module write_ctrl in C:/Anlogic/TD4.2.285/cw\write_ctrl.v(2)
VLG-004 : elaborate module trigger_node in C:/Anlogic/TD4.2.285/cw\trigger_node.v(1)
VLG-004 : elaborate module CFG_INT_WRAPPER in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start_watcherInst.v(1)
VLG-004 : elaborate module cfg_int(INT_CTRL_REG_LEN=61) in C:/Anlogic/TD4.2.285/cw\cfg_int.v(1)
VLG-004 : elaborate module register(CTRL_REG_LEN=61) in C:/Anlogic/TD4.2.285/cw\register.v(1)
VLG-004 : elaborate module TRIGGER_NODE_WRAPPER_13 in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start_watcherInst.v(32)
VLG-004 : elaborate module trigger_node(DET_NUM=13,STOP_LEN=85) in C:/Anlogic/TD4.2.285/cw\trigger_node.v(1)
VLG-004 : elaborate module emb_ctrl(STOP_LEN=85) in C:/Anlogic/TD4.2.285/cw\emb_ctrl.v(1)
VLG-004 : elaborate module write_ctrl(STOP_LEN=85) in C:/Anlogic/TD4.2.285/cw\write_ctrl.v(2)
RTL-100 : Current top model is TRIGGER_NODE_WRAPPER_13
RAM-300 : Inferred 0 RAMs.
CMD-004 : start command "force_keep -a auto_chipwatcher_0_bram_0"
CMD-004 : start command "force_keep -a auto_chipwatcher_0_bram_1"
CMD-004 : start command "force_keep -a auto_chipwatcher_0_bram_2"
CMD-004 : start command "force_keep -a auto_chipwatcher_0_bram_3"
CMD-004 : start command "force_keep -a auto_chipwatcher_0_bram_4"
CMD-004 : start command "optimize_rtl"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
SNT-300 : SanityCheck: Model "quick_start"
SNT-300 : SanityCheck: Model "CFG_INT_WRAPPER"
SNT-300 : SanityCheck: Model "cfg_int(INT_CTRL_REG_LEN=61)"
SNT-300 : SanityCheck: Model "register(CTRL_REG_LEN=61)"
SNT-300 : SanityCheck: Model "tap"
SNT-300 : SanityCheck: Model "TRIGGER_NODE_WRAPPER_13"
SNT-300 : SanityCheck: Model "trigger_node(DET_NUM=13,STOP_LEN=85)"
SNT-300 : SanityCheck: Model "detector_node"
SNT-300 : SanityCheck: Model "detecEdge"
SNT-300 : SanityCheck: Model "emb_ctrl(STOP_LEN=85)"
SNT-300 : SanityCheck: Model "write_ctrl(STOP_LEN=85)"
FLT-300 : Flatten model quick_start
FLT-300 : Flatten model CFG_INT_WRAPPER
FLT-300 : Flatten model cfg_int(INT_CTRL_REG_LEN=61)
FLT-300 : Flatten model register(CTRL_REG_LEN=61)
FLT-300 : Flatten model tap
MRG-300 : Merged 2 instances.
FLT-300 : Flatten model TRIGGER_NODE_WRAPPER_13
FLT-300 : Flatten model trigger_node(DET_NUM=13,STOP_LEN=85)
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detecEdge
FLT-300 : Flatten model detector_node
MRG-300 : Merged 2 instances.
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model emb_ctrl(STOP_LEN=85)
FLT-300 : Flatten model write_ctrl(STOP_LEN=85)
MRG-300 : Merged 71 instances.
MRG-300 : Merged 8 instances.
OPT-300 : Optimize round 1
RTL-100 : 969/24 useful/useless nets, 794/16 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 1, 198 better
OPT-300 : Optimize round 2
RTL-100 : 794/176 useful/useless nets, 619/0 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 2, 0 better
CMD-004 : start command "optimize_gate"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
MRG-300 : Merged 30 instances.
RTL-100 : Map 0 IOs to PADs
GAT-100 : Processed 0 LOGIC_BUF instances.
RTL-100 : Optimize round 1
RTL-100 : 881/0 useful/useless nets, 706/0 useful/useless insts
RTL-100 : Optimize round 1, 6 better
RTL-100 : Optimize round 2
RTL-100 : 881/0 useful/useless nets, 706/0 useful/useless insts
RTL-100 : Optimize round 2, 0 better
RTL-100 : Map 8 macro adder
RTL-100 : 1189/117 useful/useless nets, 920/67 useful/useless insts
GAT-100 : Running gate level optimization.
GAT-100 : LUT mapping.
GAT-100 : Post mapping optimization.
GAT-100 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
GAT-100 : Mapping with K=5, #lut = 179 (3.85), #lev = 8 (2.59)
GAT-100 : Mapper mapped 433 instances into 179 LUTs, name keeping = 40%.
GAT-100 : Packing top model "quick_start" ...
PAK-301 : Pack lib has 34 rtl pack models with 12 top pack blocks
OPT-300 : Optimize round 1
RTL-100 : 834/0 useful/useless nets, 659/1 useful/useless insts
OPT-301 : Optimize round 1, 0 better
PAK-SEQ-305 : Packing 254 DFF/LATCH to SEQ ...
PAK-RLS : Pack 4 carry chain into lslice
PAK-BLE-301 : Packing 69 adder to BLE ...
PAK-BLE-302 : Packed 69 adder and 0 SEQ to BLE.
PAK-BLE-301 : Packing 0 gate4 to BLE ...
PAK-BLE-302 : Packed 0 gate4 and 0 SEQ to BLE.
PAK-309 : Packed 0 FxMUX
PAK-BLE-301 : Packing 0 MUX to BLE ...
PAK-BLE-302 : Packed 0 MUX and 0 SEQ to BLE.
PAK-BLE-301 : Packing 179 LUT to BLE ...
PAK-BLE-302 : Packed 179 LUT and 55 SEQ to BLE.
PAK-SEQ-301 : Packing 199 remaining SEQ's ...
PAK-SEQ-302 : #0: Packed 0 SEQ (199 nodes)...
PAK-SEQ-302 : #1: Packed 78 SEQ (1030 nodes)...
PAK-SEQ-303 : Packed 78 SEQ with LUT/SLICE
PAK-SEQ-304 : 53 single LUT's are left
PAK-SEQ-304 : 199 single SEQ's are left
PAK-303 : Packing model "quick_start" (AL_USER_NORMAL) with 300/444 primitive instances ...
CLK-302 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
CLK-302 : Net jtck driven by BUFG (89 clock/control pins, 0 other pins).
CLK-311 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
CLK-304 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
CLK-305 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
CLK-309 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
CLK-309 : Tag rtl::Net clk25 as clock net
CLK-309 : Tag rtl::Net fpga_clk_in_pad as clock net
CLK-309 : Tag rtl::Net jtck as clock net
CLK-310 : Tagged 4 rtl::Net as clock net
RUN-001 : ChipWatcher: Clear obsolete physical data.
CMD-005 : finish command "compile_watcher" in  1.139536s wall, 1.138807s user + 0.046800s system = 1.185608s CPU (104.0%)

CMD-006 : used memory is 191 MB, reserved memory is 141 MB, peak memory is 213 MB
GUI-001 : Compile ChipWatcher success!
CMD-004 : start command "place"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
PLC-001 : Placer runs in 4 thread(s).
RUN-001 : There are total 258 instances
RUN-001 : 120 mslices, 121 lslices, 4 pads, 5 brams, 0 dsps
RUN-001 : There are total 653 nets
RUN-001 : 361 nets have 2 pins
RUN-001 : 244 nets have [3 - 5] pins
RUN-001 : 21 nets have [6 - 10] pins
RUN-001 : 15 nets have [11 - 20] pins
RUN-001 : 11 nets have [21 - 99] pins
RUN-001 : 1 nets have 100+ pins
PLC-001 : Initial placement ...
PLC-001 : design contains 256 instances, 241 slices, 10 macros(69 instances)
PLC-001 : Start timing update ...
CMD-004 : start command "start_timer"
TMR-611 WARNING: No sdc constraints found while initiating timer.
TMR-601 : Start building timing graph for model quick_start
TMR-601 : Build timing graph completely. Port num: 4, tpin num: 2468, tnet num: 651, tinst num: 255, tnode num: 3206, tedge num: 4152.

TMR-601 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-601 : Levelize timing graph completed, there are 28 levels in all.
TMR-601 : Timing graph initialized successfully.

TMR-601 : Start to update net delay, extr mode = 2.
TMR-601 : Update delay of 651 nets completely.
TMR-601 : Annotate delay to tedge completely, extr mode = 2.
TMR-601 : No user constraint, initiate default constraint.
TMR-601 : Assign derive clock DeriveClock to 361 clock pins, and constraint 736 relative nodes.
TMR-601 : Start to map constraints to rules, there are 0 constraints in all.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Constraints initiated successfully.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
PLC-001 : End timing update;  0.090194s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (121.1%)

PLC-001 : Global placement ...
PLC-001 : Initial: Len = 98228.6
PLC-001 : Run with size of 3
PLC-001 : Cell area utilization is 10%, beta_incr = 0.935446
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0
PLC-004 : Step(1): len = 76951.3, overlap = 11.25
PLC-004 : Step(2): len = 64956.6, overlap = 11.25
PLC-004 : Step(3): len = 57710.3, overlap = 11.25
PLC-004 : Step(4): len = 50731.5, overlap = 9
PLC-004 : Step(5): len = 44648.1, overlap = 6.75
PLC-004 : Step(6): len = 39356, overlap = 9
PLC-004 : Step(7): len = 34821.2, overlap = 11
PLC-004 : Step(8): len = 30487.7, overlap = 12
PLC-004 : Step(9): len = 26299.7, overlap = 15.75
PLC-004 : Step(10): len = 23236.7, overlap = 17.5
PLC-004 : Step(11): len = 19633.8, overlap = 20.5
PLC-004 : Step(12): len = 17011.7, overlap = 22
PLC-004 : Step(13): len = 15000.9, overlap = 23.5
PLC-004 : Step(14): len = 12962, overlap = 26.5
PLC-004 : Step(15): len = 11690.4, overlap = 26.75
PLC-004 : Step(16): len = 10497, overlap = 27.75
PLC-001 : :::1::: Try harder cell spreading with beta_ = 1.89449e-05
PLC-004 : Step(17): len = 10797.1, overlap = 27.75
PLC-004 : Step(18): len = 11086.3, overlap = 25.25
PLC-004 : Step(19): len = 10877.1, overlap = 27.5
PLC-004 : Step(20): len = 11144.4, overlap = 27.5
PLC-004 : Step(21): len = 11586.6, overlap = 27.5
PLC-004 : Step(22): len = 11901.8, overlap = 25.25
PLC-004 : Step(23): len = 12037.3, overlap = 23.25
PLC-004 : Step(24): len = 11956.1, overlap = 23.25
PLC-004 : Step(25): len = 11705.5, overlap = 22.5
PLC-004 : Step(26): len = 11644.4, overlap = 22.5
PLC-004 : Step(27): len = 11654.4, overlap = 22.5
PLC-001 : :::2::: Try harder cell spreading with beta_ = 3.78897e-05
PLC-004 : Step(28): len = 12144.4, overlap = 22.75
PLC-004 : Step(29): len = 12279.8, overlap = 20.25
PLC-004 : Step(30): len = 12444.8, overlap = 17.5
PLC-001 : :::3::: Try harder cell spreading with beta_ = 6.40083e-05
PLC-004 : Step(31): len = 12364, overlap = 17.25
PLC-004 : Step(32): len = 12466.6, overlap = 19.5
PLC-004 : Step(33): len = 12706.9, overlap = 19.25
PLC-004 : Step(34): len = 12977.8, overlap = 18.5
PLC-004 : Step(35): len = 12881.6, overlap = 18.5
PLC-004 : Step(36): len = 12908, overlap = 17.5
PLC-004 : Step(37): len = 13026.6, overlap = 14.75
PLC-001 : Legalization ...
PLC-001 : Run with size of 3
PLC-001 : Cell area utilization is 13%, beta_incr = 0.935446
PLC-001 : :::0::: Try harder cell spreading with beta_ = 1.87347e-06
PLC-004 : Step(38): len = 13747.1, overlap = 20
PLC-004 : Step(39): len = 13651.1, overlap = 20
PLC-004 : Step(40): len = 13333.6, overlap = 21.25
PLC-004 : Step(41): len = 13237.8, overlap = 21.5
PLC-004 : Step(42): len = 13223.8, overlap = 21.75
PLC-001 : :::1::: Try harder cell spreading with beta_ = 3.74693e-06
PLC-004 : Step(43): len = 13015.3, overlap = 22.5
PLC-004 : Step(44): len = 12998.5, overlap = 23
PLC-001 : :::2::: Try harder cell spreading with beta_ = 7.49387e-06
PLC-004 : Step(45): len = 12982.5, overlap = 23
PLC-004 : Step(46): len = 12982.5, overlap = 23
PLC-001 : :::3::: Try harder cell spreading with beta_ = 1.49877e-05
PLC-004 : Step(47): len = 13161.7, overlap = 21.75
PLC-004 : Step(48): len = 13232.5, overlap = 20.75
PLC-001 : :::4::: Try harder cell spreading with beta_ = 2.9377e-05
PLC-004 : Step(49): len = 13363, overlap = 20.75
PLC-004 : Step(50): len = 13911, overlap = 19.5
PLC-004 : Step(51): len = 14455.8, overlap = 10.75
PLC-004 : Step(52): len = 14430.9, overlap = 10
PLC-004 : Step(53): len = 14490.1, overlap = 10.5
PLC-004 : Step(54): len = 14600.4, overlap = 11.5
PLC-001 : :::5::: Try harder cell spreading with beta_ = 5.87541e-05
PLC-004 : Step(55): len = 14490, overlap = 11.75
PLC-004 : Step(56): len = 14647.2, overlap = 12.25
PLC-004 : Step(57): len = 14948.9, overlap = 12.75
PLC-001 : :::6::: Try harder cell spreading with beta_ = 0.000117508
PLC-004 : Step(58): len = 14863.5, overlap = 13.5
PLC-004 : Step(59): len = 15079.8, overlap = 13.75
PLC-004 : Step(60): len = 15150.8, overlap = 14
PLC-004 : Step(61): len = 15165.7, overlap = 14.25
PLC-004 : Step(62): len = 15189.9, overlap = 14.75
PLC-001 : Run with size of 1
PLC-001 : Cell area utilization is 13%, beta_incr = 0.935446
PLC-001 : :::0::: Try harder cell spreading with beta_ = 1.88044e-05
PLC-004 : Step(63): len = 15401.5, overlap = 33.75
PLC-004 : Step(64): len = 15535.3, overlap = 33
PLC-004 : Step(65): len = 15271.5, overlap = 31.25
PLC-004 : Step(66): len = 15162.7, overlap = 30.75
PLC-004 : Step(67): len = 15079.8, overlap = 30
PLC-001 : :::1::: Try harder cell spreading with beta_ = 3.76089e-05
PLC-004 : Step(68): len = 15125.1, overlap = 28.75
PLC-004 : Step(69): len = 15261, overlap = 28.25
PLC-004 : Step(70): len = 15349.9, overlap = 26.5
PLC-001 : :::2::: Try harder cell spreading with beta_ = 7.52177e-05
PLC-004 : Step(71): len = 15441.7, overlap = 27
PLC-004 : Step(72): len = 15679, overlap = 26
PLC-004 : Step(73): len = 15812.8, overlap = 25.25
PLC-001 : :::3::: Try harder cell spreading with beta_ = 0.000150435
PLC-004 : Step(74): len = 16184.8, overlap = 26
PLC-004 : Step(75): len = 16531, overlap = 25.75
PLC-004 : Step(76): len = 16553, overlap = 25.25
PLC-001 : :::4::: Try harder cell spreading with beta_ = 0.000300871
PLC-004 : Step(77): len = 16933.9, overlap = 23.75
PLC-004 : Step(78): len = 17277.2, overlap = 23.25
PLC-004 : Step(79): len = 17272.6, overlap = 23.5
PLC-004 : Step(80): len = 17263, overlap = 23.25
PLC-004 : Step(81): len = 17303.4, overlap = 22.25
PLC-001 : :::5::: Try harder cell spreading with beta_ = 0.000503772
PLC-004 : Step(82): len = 17526.3, overlap = 22
PLC-004 : Step(83): len = 17675.5, overlap = 21.5
PLC-004 : Step(84): len = 17763.2, overlap = 20.5
PLC-001 : Legalization ...
PLC-001 : Run with size of 1
PLC-001 : Cell area utilization is 13%, beta_incr = 0.935446
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0.000437307
PLC-004 : Step(85): len = 18703.6, overlap = 5
PLC-004 : Step(86): len = 18398.2, overlap = 8.75
PLC-004 : Step(87): len = 18051.2, overlap = 12
PLC-004 : Step(88): len = 17787.7, overlap = 13
PLC-004 : Step(89): len = 17616.1, overlap = 16
PLC-001 : :::1::: Try harder cell spreading with beta_ = 0.000874614
PLC-004 : Step(90): len = 17756.8, overlap = 15
PLC-004 : Step(91): len = 17835.3, overlap = 14.75
PLC-004 : Step(92): len = 17937.3, overlap = 14.75
PLC-001 : :::2::: Try harder cell spreading with beta_ = 0.00174923
PLC-004 : Step(93): len = 18025.3, overlap = 14.25
PLC-004 : Step(94): len = 18131, overlap = 14.75
PLC-001 : Legalization ...
PLC-001 : Legalized: Len = 18887, Over = 0
PLC-001 : Spreading special nets. 11 overflows in 750 tiles.
PLC-001 : 18 instances has been re-located, deltaX = 18, deltaY = 5.
PLC-001 : Final: Len = 19229, Over = 0
PLC-001 : Improving timing with driver duplication.
CMD-004 : start command "start_timer"
TMR-611 WARNING: No sdc constraints found while initiating timer.
TMR-601 : Start building timing graph for model quick_start
TMR-601 : Build timing graph completely. Port num: 4, tpin num: 2468, tnet num: 651, tinst num: 255, tnode num: 3206, tedge num: 4152.

TMR-601 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-601 : Levelize timing graph completed, there are 28 levels in all.
TMR-601 : Timing graph initialized successfully.

CMD-005 : finish command "place" in  1.452147s wall, 1.981213s user + 0.499203s system = 2.480416s CPU (170.8%)

CMD-006 : used memory is 204 MB, reserved memory is 154 MB, peak memory is 213 MB
CMD-004 : start command "route"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
RUN-001 : Pin swapping for better routability
RUN-001 : Pin misalignment score is improved from 207 to 164
RUN-001 : Pin misalignment score is improved from 164 to 161
RUN-001 : Pin misalignment score is improved from 161 to 161
RUN-001 : Pin local connectivity score is improved from 45 to 6
RUN-001 : Pin misalignment score is improved from 201 to 190
RUN-001 : Pin misalignment score is improved from 190 to 181
RUN-001 : Pin misalignment score is improved from 181 to 181
RUN-001 : Pin local connectivity score is improved from 17 to 6
RTE-301 : End pin swap;  0.126074s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (111.4%)

RTE-301 : Route runs in 4 thread(s)
RUN-001 : There are total 258 instances
RUN-001 : 120 mslices, 121 lslices, 4 pads, 5 brams, 0 dsps
RUN-001 : There are total 653 nets
RUN-001 : 361 nets have 2 pins
RUN-001 : 244 nets have [3 - 5] pins
RUN-001 : 21 nets have [6 - 10] pins
RUN-001 : 15 nets have [11 - 20] pins
RUN-001 : 11 nets have [21 - 99] pins
RUN-001 : 1 nets have 100+ pins
RTE-301 : Start global routing ...
RTE-301 : Generate routing grids ...
RTE-301 : Initialize routing nets ...
RTE-301 : Ripup & Reroute ...
RTE-302 : len = 21832, over cnt = 74(0%), over = 140, worst = 6
RTE-302 : len = 22056, over cnt = 47(0%), over = 89, worst = 4
RTE-302 : len = 22320, over cnt = 45(0%), over = 67, worst = 3
RTE-302 : len = 23264, over cnt = 12(0%), over = 14, worst = 2
RTE-302 : len = 23376, over cnt = 8(0%), over = 9, worst = 2
RTE-302 : len = 23504, over cnt = 7(0%), over = 8, worst = 2
RTE-301 : Timing updates.
TMR-601 : Start to update net delay, extr mode = 5.
TMR-601 : Update delay of 651 nets completely.
TMR-601 : Annotate delay to tedge completely, extr mode = 5.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
RTE-301 : Optimize timing.
RTE-301 : End global routing;  0.140049s wall, 0.171601s user + 0.015600s system = 0.187201s CPU (133.7%)

RTE-301 : Start detail routing ...
RTE-301 : Generate detailed routing grids ...
RTE-301 : Generate nets ...
RTE-301 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
RTE-301 : net clk25 will be routed on clock mesh
RTE-301 : net fpga_clk_in_pad will be routed on clock mesh
RTE-301 : clock net jtck will be merged with clock jtck_leading
RTE-301 : Detail Route ...
RTE-301 : ===== Initial DR =====
RTE-301 : Routed 47% nets. 
RTE-301 : Routed 60% nets. 
RTE-301 : Routed 63% nets. 
RTE-301 : Routed 67% nets. 
RTE-301 : Routed 68% nets. 
RTE-301 : Routed 70% nets. 
RTE-301 : Routed 72% nets. 
RTE-301 : Routed 74% nets. 
RTE-301 :  1.111538s wall, 1.419609s user + 0.000000s system = 1.419609s CPU (127.7%)

RTE-302 : len = 48024, over cnt = 206(0%), over = 214, worst = 2
RTE-301 : ===== DR Iter 1 =====
RTE-301 :  0.206049s wall, 0.249602s user + 0.000000s system = 0.249602s CPU (121.1%)

RTE-302 : len = 46744, over cnt = 90(0%), over = 92, worst = 2
RTE-301 : ===== DR Iter 2 =====
RTE-301 :  0.252000s wall, 0.265202s user + 0.000000s system = 0.265202s CPU (105.2%)

RTE-302 : len = 46224, over cnt = 40(0%), over = 40, worst = 1
RTE-301 : ===== DR Iter 3 =====
RTE-301 :  0.106125s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (88.2%)

RTE-302 : len = 46304, over cnt = 13(0%), over = 13, worst = 1
RTE-301 : ===== DR Iter 4 =====
RTE-301 :  0.053165s wall, 0.078001s user + 0.015600s system = 0.093601s CPU (176.1%)

RTE-302 : len = 46312, over cnt = 6(0%), over = 6, worst = 1
RTE-301 : ===== DR Iter 5 =====
RTE-301 :  0.027357s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (114.0%)

RTE-302 : len = 46328, over cnt = 2(0%), over = 2, worst = 1
RTE-301 : ===== DR Iter 6 =====
RTE-301 :  0.088515s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (105.7%)

RTE-302 : len = 46328, over cnt = 2(0%), over = 2, worst = 1
RTE-301 : ===== DR Iter 7 =====
RTE-301 :  0.024729s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (63.1%)

RTE-302 : len = 46328, over cnt = 2(0%), over = 2, worst = 1
RTE-301 : ===== DR Iter 8 =====
RTE-301 :  0.009424s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (165.5%)

RTE-302 : len = 46336, over cnt = 1(0%), over = 1, worst = 1
RTE-301 : ===== DR Iter 9 =====
RTE-301 :  0.006386s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (244.3%)

RTE-302 : len = 46360, over cnt = 0(0%), over = 0, worst = 0
RTE-303 : Routed, final wirelength = 46360
RTE-301 : 0 feed throughs used by 0 nets
RTE-301 : Generate detailed routing grids ...
RTE-301 : Generate nets ...
RTE-301 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
RTE-301 : net clk25 will be routed on clock mesh
RTE-301 : net fpga_clk_in_pad will be routed on clock mesh
RTE-301 : clock net jtck will be merged with clock jtck_leading
RTE-301 : eco open net = 0
RTE-301 : End detail routing;  3.281906s wall, 3.666024s user + 0.093601s system = 3.759624s CPU (114.6%)

RTE-301 : Routing violations:
RTE-301 : End of Routing Violations.
CMD-005 : finish command "route" in  3.595932s wall, 4.024826s user + 0.124801s system = 4.149627s CPU (115.4%)

CMD-006 : used memory is 243 MB, reserved memory is 195 MB, peak memory is 317 MB
CMD-004 : start command "report_area -io_info -file G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start_phy.area"
standard
IO Statistics
#IO                     4
  #input                2
  #output               1
  #inout                1

Utilization Statistics
#lut                  285   out of   4480    6.36%
#reg                  292   out of   4480    6.52%
#le                   431
  #lut only           139   out of    431   32.25%
  #reg only           146   out of    431   33.87%
  #lut&reg            146   out of    431   33.87%
#dsp                    0   out of     15    0.00%
#bram                   5   out of     12   41.67%
  #bram9k               5
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    4   out of    109    3.67%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 4   out of     16   25.00%
  #gclk                 2

CMD-004 : start command "export_db G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start_pr.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
RUN-001 : Exported flow parameters
CMD-004 : start command "bitgen -bit G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start.bit -version 0X00 -svf G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start.svf -svf_comment_on -128 F:/SVN_ELF2_SOC/trunk/Basic_Demo/BRAM_Demo/exchange_SDK144/Quick_Start.bin -g ucode:00000000000000001001011100111001 -f G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start.btc"
BIT-701 : Start to generate bitstream. 
BIT-701 : Init instances with 4 threads.
BIT-701 : Init instances completely, inst num: 258
BIT-701 : Init pips with 4 threads.
BIT-701 : Init pips completely, net num: 653, pip num: 5122
BIT-701 : Multithreading accelaration with 4 threads.
BIT-701 : Generate bitstream completely, there are 386 valid insts, and 13877 bits set as '1'.
BIT-701 : Generate bits file G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start.bit.
BIT-701 : Generate svf file G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start_sram.svf.
BIT-701 : Generate tde file G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start_sram.tde
BIT-701 : Generate tde file G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start_spi_bk.tde
BIT-701 : Generate tde file G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start_spi_norefresh_bk.tde
BIT-701 : Generate tde file G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start_refresh.tde
BIT-701 : Generate tde file G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start_erase_spi.tde
BIT-701 : Generate tde file G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start_readstatus.tde
CMD-005 : finish command "bitgen -bit G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start.bit -version 0X00 -svf G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start.svf -svf_comment_on -128 F:/SVN_ELF2_SOC/trunk/Basic_Demo/BRAM_Demo/exchange_SDK144/Quick_Start.bin -g ucode:00000000000000001001011100111001 -f G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start.btc" in  3.677926s wall, 5.787637s user + 0.062400s system = 5.850038s CPU (159.1%)

CMD-006 : used memory is 245 MB, reserved memory is 196 MB, peak memory is 317 MB
CMD-004 : start command "download -svf G:\ELF2_SOC_Release\trunk\Demo\BRAM_Demo\exchange_FPGA144\Quick_Start_sram.svf -mode jtag -wait 20 -spd 6 -sec 64 -cable 0 -chip EF2L45B"
CMD-004 : start command "bit_to_vec -chip EF2L45B -m jtag -svf G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start_sram.svf"
CMD-004 : start command "program -cable 0 -spd 6"
CMD-005 : finish command "program -cable 0 -spd 6" in  1.691876s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (2.8%)

CMD-006 : used memory is 278 MB, reserved memory is 227 MB, peak memory is 317 MB
CMD-005 : finish command "download -svf G:\ELF2_SOC_Release\trunk\Demo\BRAM_Demo\exchange_FPGA144\Quick_Start_sram.svf -mode jtag -wait 20 -spd 6 -sec 64 -cable 0 -chip EF2L45B" in  1.829763s wall, 0.187201s user + 0.000000s system = 0.187201s CPU (10.2%)

CMD-006 : used memory is 278 MB, reserved memory is 227 MB, peak memory is 317 MB
GUI-001 : Download success!
GUI-001 : User opens chip watcher ...
CMD-004 : start command "download -bit G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start.bit -mode jtag -spd 6 -cable 0"
RUN-001 : Chip validation success: EF2L45B
CMD-004 : start command "bit_to_vec -chip EF2L45B -m jtag -bit G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start.bit"
RUN-001 : BIT2VEC::JtagBitstream: completed! line_num = 842, frame_num = 765
CMD-004 : start command "program -cable 0 -spd 6"
CMD-005 : finish command "program -cable 0 -spd 6" in  1.642953s wall, 0.031200s user + 0.015600s system = 0.046800s CPU (2.8%)

CMD-006 : used memory is 290 MB, reserved memory is 237 MB, peak memory is 317 MB
CMD-005 : finish command "download -bit G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start.bit -mode jtag -spd 6 -cable 0" in  2.759770s wall, 0.561604s user + 0.046800s system = 0.608404s CPU (22.0%)

CMD-006 : used memory is 258 MB, reserved memory is 206 MB, peak memory is 317 MB
GUI-001 : Download success!
RUN-001 : ChipWatcher: write ctrl reg value: 0000000000000000000000000000000000000000000000000000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 1011011011011011011011011011011011011010000000010000000000001000
RUN-001 : ChipWatcher: the value of status register = 110000000000001011
CMD-004 : start command "rdbk_bram -bram =0x0004 -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x0004 successfully.
CMD-004 : start command "rdbk_bram -bram =0x0005 -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x0005 successfully.
CMD-004 : start command "rdbk_bram -bram =0x0006 -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x0006 successfully.
CMD-004 : start command "rdbk_bram -bram =0x0007 -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x0007 successfully.
CMD-004 : start command "rdbk_bram -bram =0x0008 -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x0008 successfully.
RUN-001 : ChipWatcher: write ctrl reg value: 1011011011011011011011011011011011011010000000010000000000000000
CMD-004 : start command "download -svf G:\ELF2_SOC_Release\trunk\Demo\BRAM_Demo\exchange_FPGA144\Quick_Start_sram.svf -mode jtag -wait 20 -spd 6 -sec 64 -cable 0 -chip EF2L45B"
CMD-004 : start command "bit_to_vec -chip EF2L45B -m jtag -svf G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start_sram.svf"
CMD-004 : start command "program -cable 0 -spd 6"
CMD-005 : finish command "program -cable 0 -spd 6" in  1.704896s wall, 0.062400s user + 0.015600s system = 0.078001s CPU (4.6%)

CMD-006 : used memory is 293 MB, reserved memory is 240 MB, peak memory is 317 MB
CMD-005 : finish command "download -svf G:\ELF2_SOC_Release\trunk\Demo\BRAM_Demo\exchange_FPGA144\Quick_Start_sram.svf -mode jtag -wait 20 -spd 6 -sec 64 -cable 0 -chip EF2L45B" in  1.841633s wall, 0.202801s user + 0.015600s system = 0.218401s CPU (11.9%)

CMD-006 : used memory is 293 MB, reserved memory is 240 MB, peak memory is 317 MB
GUI-001 : Download success!
RUN-001 : ChipWatcher: write ctrl reg value: 0000000000000000000000000000000000000000000000000000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 1011011011011011011011011011011011011010000000010000000000001000
RUN-001 : ChipWatcher: the value of status register = 110000000000001011
CMD-004 : start command "rdbk_bram -bram =0x0004 -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x0004 successfully.
CMD-004 : start command "rdbk_bram -bram =0x0005 -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x0005 successfully.
CMD-004 : start command "rdbk_bram -bram =0x0006 -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x0006 successfully.
CMD-004 : start command "rdbk_bram -bram =0x0007 -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x0007 successfully.
CMD-004 : start command "rdbk_bram -bram =0x0008 -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x0008 successfully.
RUN-001 : ChipWatcher: write ctrl reg value: 1011011011011011011011011011011011011010000000010000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 0000000000000000000000000000000000000000000000000000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 1011011011011011011011011011011011011010000000010000000000001000
RUN-001 : ChipWatcher: the value of status register = 110000000000001011
CMD-004 : start command "rdbk_bram -bram =0x0004 -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x0004 successfully.
CMD-004 : start command "rdbk_bram -bram =0x0005 -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x0005 successfully.
CMD-004 : start command "rdbk_bram -bram =0x0006 -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x0006 successfully.
CMD-004 : start command "rdbk_bram -bram =0x0007 -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x0007 successfully.
CMD-004 : start command "rdbk_bram -bram =0x0008 -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x0008 successfully.
RUN-001 : ChipWatcher: write ctrl reg value: 1011011011011011011011011011011011011010000000010000000000000000
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/al_ip/sys_pll.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/al_ip/AL_MCU.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/al_ip/bram256kbit.v
CMD-004 : start command "elaborate -top quick_start"
VLG-004 : elaborate module quick_start in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(2)
VLG-004 : elaborate module sys_pll in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/al_ip/sys_pll.v(23)
VLG-004 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(8)
VLG-004 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=5,CLKC1_CPHASE=40,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=21) in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(2644)
VLG-939 WARNING: port i2s_mst_clk remains unconnected for this instance in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/al_ip/AL_MCU.v(31)
VLG-004 : elaborate module AL_MCU in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/al_ip/AL_MCU.v(14)
VLG-004 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(741)
VIN-1013 WARNING: input port i2s_mst_clk is not connected on this instance in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/al_ip/AL_MCU.v(31)
VLG-004 : elaborate module bram256kbit in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/al_ip/bram256kbit.v(14)
VLG-004 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(823)
VIN-1013 WARNING: input port dib[31] is not connected on this instance in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(65)
RTL-100 : Current top model is quick_start
RAM-300 : Inferred 0 RAMs.
CMD-004 : start command "optimize_rtl"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
SNT-300 : SanityCheck: Model "quick_start"
SNT-300 : SanityCheck: Model "AL_MCU"
SNT-300 : SanityCheck: Model "sys_pll"
SNT-300 : SanityCheck: Model "bram256kbit"
RTL-100 : Mark sys_pll as IO macro for instance bufg_feedback
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(65) / pin "dib[31]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(65) / pin "dib[30]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(65) / pin "dib[29]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(65) / pin "dib[28]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(65) / pin "dib[27]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(65) / pin "dib[26]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(65) / pin "dib[25]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(65) / pin "dib[24]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(65) / pin "dib[23]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(65) / pin "dib[22]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(65) / pin "dib[21]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(65) / pin "dib[20]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(65) / pin "dib[19]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(65) / pin "dib[18]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(65) / pin "dib[17]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(65) / pin "dib[16]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(65) / pin "dib[15]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(65) / pin "dib[14]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(65) / pin "dib[13]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(65) / pin "dib[12]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(65) / pin "dib[11]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(65) / pin "dib[10]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(65) / pin "dib[9]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(65) / pin "dib[8]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(65) / pin "dib[7]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(65) / pin "dib[6]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(65) / pin "dib[5]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(65) / pin "dib[4]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(65) / pin "dib[3]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(65) / pin "dib[2]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(65) / pin "dib[1]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(65) / pin "dib[0]"
RTL-200 WARNING: Using 0 for all undriven pins and nets
FLT-300 : Flatten model quick_start
FLT-300 : Flatten model AL_MCU
FLT-300 : Flatten model sys_pll
FLT-300 : Flatten model bram256kbit
MRG-300 : Merged 3 instances.
OPT-300 : Optimize round 1
RTL-100 : 133/47 useful/useless nets, 94/7 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 1, 56 better
OPT-300 : Optimize round 2
RTL-100 : 132/1 useful/useless nets, 93/0 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 2, 0 better
CMD-004 : start command "report_area -file G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start_rtl.area"
standard
IO Statistics
#IO                     4
  #input                2
  #output               1
  #inout                1

Gate Statistics
#Basic gates           40
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  1
  #bufif1               1
  #MX21                 0
  #FADD                 0
  #DFF                 38
  #LATCH                0
#MACRO_ADD              2

CMD-004 : start command "read_adc constrs/board.adc"
CMD-004 : start command "set_pin_assignment fpga_clk_in  LOCATION = P28;  "
CMD-004 : start command "set_pin_assignment fpga_rst_n  LOCATION = P38;  "
CMD-004 : start command "set_pin_assignment hw_led  LOCATION = P100;  "
CMD-004 : start command "set_pin_assignment sw_led  LOCATION = P99;   "
CMD-004 : start command "export_db G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start_rtl.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
RUN-001 : Exported flow parameters
CMD-004 : start command "map_macro"
RTL-100 : Map 4 IOs to PADs
GAT-100 : Processed 0 LOGIC_BUF instances.
GAT-100 : 1 BUFG to GCLK
RTL-100 : Optimize round 1
RTL-100 : 136/0 useful/useless nets, 97/0 useful/useless insts
RTL-100 : Optimize round 1, 0 better
RTL-100 : Map 2 macro adder
RTL-100 : 252/76 useful/useless nets, 137/38 useful/useless insts
CMD-004 : start command "map"
GAT-100 : Running gate level optimization.
GAT-100 : LUT mapping.
GAT-100 : Post mapping optimization.
GAT-100 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
GAT-100 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
GAT-100 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
CMD-004 : start command "pack"
GAT-100 : Packing top model "quick_start" ...
PAK-301 : Pack lib has 34 rtl pack models with 12 top pack blocks
OPT-300 : Optimize round 1
RTL-100 : 174/0 useful/useless nets, 135/0 useful/useless insts
OPT-301 : Optimize round 1, 0 better
PAK-SEQ-305 : Packing 38 DFF/LATCH to SEQ ...
PAK-RLS : Pack 1 carry chain into lslice
PAK-BLE-301 : Packing 14 adder to BLE ...
PAK-BLE-302 : Packed 14 adder and 13 SEQ to BLE.
PAK-BLE-301 : Packing 0 gate4 to BLE ...
PAK-BLE-302 : Packed 0 gate4 and 0 SEQ to BLE.
PAK-309 : Packed 0 FxMUX
PAK-BLE-301 : Packing 0 MUX to BLE ...
PAK-BLE-302 : Packed 0 MUX and 0 SEQ to BLE.
PAK-BLE-301 : Packing 1 LUT to BLE ...
PAK-BLE-302 : Packed 1 LUT and 0 SEQ to BLE.
PAK-SEQ-301 : Packing 25 remaining SEQ's ...
PAK-SEQ-302 : #0: Packed 0 SEQ (25 nodes)...
PAK-SEQ-302 : #1: Packed 2 SEQ (24 nodes)...
PAK-SEQ-303 : Packed 2 SEQ with LUT/SLICE
PAK-SEQ-304 : 1 single LUT's are left
PAK-SEQ-304 : 25 single SEQ's are left
PAK-303 : Packing model "quick_start" (AL_USER_NORMAL) with 24/94 primitive instances ...
GAT-200 WARNING: Net bram32k_out[0] useless
GAT-200 WARNING: Net bram32k_out[10] useless
GAT-200 WARNING: Net bram32k_out[11] useless
GAT-200 WARNING: Net bram32k_out[12] useless
GAT-200 WARNING: Net bram32k_out[13] useless
GAT-200 WARNING: Net bram32k_out[14] useless
GAT-200 WARNING: Net bram32k_out[15] useless
GAT-200 WARNING: Net bram32k_out[16] useless
GAT-200 WARNING: Net bram32k_out[17] useless
GAT-200 WARNING: Net bram32k_out[18] useless
GAT-200 WARNING: Net bram32k_out[19] useless
GAT-200 WARNING: Net bram32k_out[1] useless
GAT-200 WARNING: Net bram32k_out[20] useless
GAT-200 WARNING: Net bram32k_out[21] useless
GAT-200 WARNING: Net bram32k_out[22] useless
GAT-200 WARNING: Net bram32k_out[23] useless
GAT-200 WARNING: Net bram32k_out[24] useless
GAT-200 WARNING: Net bram32k_out[25] useless
GAT-200 WARNING: Net bram32k_out[26] useless
GAT-200 WARNING: Net bram32k_out[27] useless
GAT-200 WARNING: Net bram32k_out[28] useless
GAT-200 WARNING: Net bram32k_out[29] useless
GAT-200 WARNING: Net bram32k_out[2] useless
GAT-200 WARNING: Net bram32k_out[30] useless
GAT-200 WARNING: Net bram32k_out[31] useless
GAT-200 WARNING: Net bram32k_out[3] useless
GAT-200 WARNING: Net bram32k_out[4] useless
GAT-200 WARNING: Net bram32k_out[5] useless
GAT-200 WARNING: Net bram32k_out[6] useless
GAT-200 WARNING: Net bram32k_out[7] useless
GAT-200 WARNING: Net bram32k_out[8] useless
GAT-200 WARNING: Net bram32k_out[9] useless
CLK-302 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
CLK-311 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
CLK-304 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
CLK-305 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
CLK-309 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
CLK-309 : Tag rtl::Net clk25 as clock net
CLK-309 : Tag rtl::Net fpga_clk_in_pad as clock net
CLK-310 : Tagged 3 rtl::Net as clock net
CMD-004 : start command "report_area -file G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start_gate.area"
standard
IO Statistics
#IO                     4
  #input                2
  #output               1
  #inout                1

Utilization Statistics
#lut                   15   out of   4480    0.33%
#reg                   38   out of   4480    0.85%
#le                    40
  #lut only             2   out of     40    5.00%
  #reg only            25   out of     40   62.50%
  #lut&reg             13   out of     40   32.50%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    4   out of    109    3.67%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

CMD-004 : start command "export_db G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start_gate.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
RUN-001 : Exported flow parameters
CMD-004 : start command "config_chipwatcher Debug.cwc -dir G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144"
RUN-001 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 13 trigger nets, 45 data nets.
GUI-001 : Import Debug.cwc success!
CMD-004 : start command "compile_watcher"
CMD-004 : start command "read_verilog -dir C:/Anlogic/TD4.2.285/cw/ -file G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start_watcherInst.v -lib cw"
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\cfg_int.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\detecEdge.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\detector_node.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\emb_ctrl.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\register.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\tap.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\trigger_node.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\write_ctrl.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start_watcherInst.v
VLG-004 : elaborate module cfg_int in C:/Anlogic/TD4.2.285/cw\cfg_int.v(1)
VLG-004 : elaborate module register(CTRL_REG_LEN=22) in C:/Anlogic/TD4.2.285/cw\register.v(1)
VLG-004 : elaborate module tap in C:/Anlogic/TD4.2.285/cw\tap.v(1)
VLG-004 : elaborate module detecEdge in C:/Anlogic/TD4.2.285/cw\detecEdge.v(1)
VLG-004 : elaborate module detector_node in C:/Anlogic/TD4.2.285/cw\detector_node.v(1)
VLG-004 : elaborate module emb_ctrl in C:/Anlogic/TD4.2.285/cw\emb_ctrl.v(1)
VLG-004 : elaborate module write_ctrl in C:/Anlogic/TD4.2.285/cw\write_ctrl.v(2)
VLG-004 : elaborate module trigger_node in C:/Anlogic/TD4.2.285/cw\trigger_node.v(1)
VLG-004 : elaborate module CFG_INT_WRAPPER in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start_watcherInst.v(1)
VLG-004 : elaborate module cfg_int(INT_CTRL_REG_LEN=61) in C:/Anlogic/TD4.2.285/cw\cfg_int.v(1)
VLG-004 : elaborate module register(CTRL_REG_LEN=61) in C:/Anlogic/TD4.2.285/cw\register.v(1)
VLG-004 : elaborate module TRIGGER_NODE_WRAPPER_13 in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start_watcherInst.v(32)
VLG-004 : elaborate module trigger_node(DET_NUM=13,STOP_LEN=85) in C:/Anlogic/TD4.2.285/cw\trigger_node.v(1)
VLG-004 : elaborate module emb_ctrl(STOP_LEN=85) in C:/Anlogic/TD4.2.285/cw\emb_ctrl.v(1)
VLG-004 : elaborate module write_ctrl(STOP_LEN=85) in C:/Anlogic/TD4.2.285/cw\write_ctrl.v(2)
RTL-100 : Current top model is TRIGGER_NODE_WRAPPER_13
RAM-300 : Inferred 0 RAMs.
CMD-004 : start command "force_keep -a auto_chipwatcher_0_bram_0"
CMD-004 : start command "force_keep -a auto_chipwatcher_0_bram_1"
CMD-004 : start command "force_keep -a auto_chipwatcher_0_bram_2"
CMD-004 : start command "force_keep -a auto_chipwatcher_0_bram_3"
CMD-004 : start command "force_keep -a auto_chipwatcher_0_bram_4"
CMD-004 : start command "optimize_rtl"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
SNT-300 : SanityCheck: Model "quick_start"
SNT-300 : SanityCheck: Model "CFG_INT_WRAPPER"
SNT-300 : SanityCheck: Model "cfg_int(INT_CTRL_REG_LEN=61)"
SNT-300 : SanityCheck: Model "register(CTRL_REG_LEN=61)"
SNT-300 : SanityCheck: Model "tap"
SNT-300 : SanityCheck: Model "TRIGGER_NODE_WRAPPER_13"
SNT-300 : SanityCheck: Model "trigger_node(DET_NUM=13,STOP_LEN=85)"
SNT-300 : SanityCheck: Model "detector_node"
SNT-300 : SanityCheck: Model "detecEdge"
SNT-300 : SanityCheck: Model "emb_ctrl(STOP_LEN=85)"
SNT-300 : SanityCheck: Model "write_ctrl(STOP_LEN=85)"
FLT-300 : Flatten model quick_start
FLT-300 : Flatten model CFG_INT_WRAPPER
FLT-300 : Flatten model cfg_int(INT_CTRL_REG_LEN=61)
FLT-300 : Flatten model register(CTRL_REG_LEN=61)
FLT-300 : Flatten model tap
MRG-300 : Merged 2 instances.
FLT-300 : Flatten model TRIGGER_NODE_WRAPPER_13
FLT-300 : Flatten model trigger_node(DET_NUM=13,STOP_LEN=85)
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detecEdge
FLT-300 : Flatten model detector_node
MRG-300 : Merged 2 instances.
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model emb_ctrl(STOP_LEN=85)
FLT-300 : Flatten model write_ctrl(STOP_LEN=85)
MRG-300 : Merged 71 instances.
MRG-300 : Merged 8 instances.
OPT-300 : Optimize round 1
RTL-100 : 969/24 useful/useless nets, 794/16 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 1, 198 better
OPT-300 : Optimize round 2
RTL-100 : 794/176 useful/useless nets, 619/0 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 2, 0 better
CMD-004 : start command "optimize_gate"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
MRG-300 : Merged 30 instances.
RTL-100 : Map 0 IOs to PADs
GAT-100 : Processed 0 LOGIC_BUF instances.
RTL-100 : Optimize round 1
RTL-100 : 881/0 useful/useless nets, 706/0 useful/useless insts
RTL-100 : Optimize round 1, 6 better
RTL-100 : Optimize round 2
RTL-100 : 881/0 useful/useless nets, 706/0 useful/useless insts
RTL-100 : Optimize round 2, 0 better
RTL-100 : Map 8 macro adder
RTL-100 : 1189/117 useful/useless nets, 920/67 useful/useless insts
GAT-100 : Running gate level optimization.
GAT-100 : LUT mapping.
GAT-100 : Post mapping optimization.
GAT-100 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
GAT-100 : Mapping with K=5, #lut = 179 (3.85), #lev = 8 (2.59)
GAT-100 : Mapper mapped 433 instances into 179 LUTs, name keeping = 40%.
GAT-100 : Packing top model "quick_start" ...
PAK-301 : Pack lib has 34 rtl pack models with 12 top pack blocks
OPT-300 : Optimize round 1
RTL-100 : 834/0 useful/useless nets, 659/1 useful/useless insts
OPT-301 : Optimize round 1, 0 better
PAK-SEQ-305 : Packing 254 DFF/LATCH to SEQ ...
PAK-RLS : Pack 4 carry chain into lslice
PAK-BLE-301 : Packing 69 adder to BLE ...
PAK-BLE-302 : Packed 69 adder and 0 SEQ to BLE.
PAK-BLE-301 : Packing 0 gate4 to BLE ...
PAK-BLE-302 : Packed 0 gate4 and 0 SEQ to BLE.
PAK-309 : Packed 0 FxMUX
PAK-BLE-301 : Packing 0 MUX to BLE ...
PAK-BLE-302 : Packed 0 MUX and 0 SEQ to BLE.
PAK-BLE-301 : Packing 179 LUT to BLE ...
PAK-BLE-302 : Packed 179 LUT and 55 SEQ to BLE.
PAK-SEQ-301 : Packing 199 remaining SEQ's ...
PAK-SEQ-302 : #0: Packed 0 SEQ (199 nodes)...
PAK-SEQ-302 : #1: Packed 78 SEQ (1030 nodes)...
PAK-SEQ-303 : Packed 78 SEQ with LUT/SLICE
PAK-SEQ-304 : 53 single LUT's are left
PAK-SEQ-304 : 199 single SEQ's are left
PAK-303 : Packing model "quick_start" (AL_USER_NORMAL) with 300/444 primitive instances ...
CLK-302 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
CLK-302 : Net jtck driven by BUFG (89 clock/control pins, 0 other pins).
CLK-311 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
CLK-304 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
CLK-305 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
CLK-309 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
CLK-309 : Tag rtl::Net clk25 as clock net
CLK-309 : Tag rtl::Net fpga_clk_in_pad as clock net
CLK-309 : Tag rtl::Net jtck as clock net
CLK-310 : Tagged 4 rtl::Net as clock net
RUN-001 : ChipWatcher: Clear obsolete physical data.
CMD-005 : finish command "compile_watcher" in  1.183275s wall, 1.092007s user + 0.156001s system = 1.248008s CPU (105.5%)

CMD-006 : used memory is 253 MB, reserved memory is 203 MB, peak memory is 317 MB
GUI-001 : Compile ChipWatcher success!
CMD-004 : start command "place"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
PLC-001 : Placer runs in 4 thread(s).
RUN-001 : There are total 258 instances
RUN-001 : 120 mslices, 121 lslices, 4 pads, 5 brams, 0 dsps
RUN-001 : There are total 653 nets
RUN-001 : 361 nets have 2 pins
RUN-001 : 244 nets have [3 - 5] pins
RUN-001 : 21 nets have [6 - 10] pins
RUN-001 : 15 nets have [11 - 20] pins
RUN-001 : 11 nets have [21 - 99] pins
RUN-001 : 1 nets have 100+ pins
PLC-001 : Initial placement ...
PLC-001 : design contains 256 instances, 241 slices, 10 macros(69 instances)
PLC-001 : Start timing update ...
CMD-004 : start command "start_timer"
TMR-611 WARNING: No sdc constraints found while initiating timer.
TMR-601 : Start building timing graph for model quick_start
TMR-601 : Build timing graph completely. Port num: 4, tpin num: 2468, tnet num: 651, tinst num: 255, tnode num: 3206, tedge num: 4152.

TMR-601 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-601 : Levelize timing graph completed, there are 28 levels in all.
TMR-601 : Timing graph initialized successfully.

TMR-601 : Start to update net delay, extr mode = 2.
TMR-601 : Update delay of 651 nets completely.
TMR-601 : Annotate delay to tedge completely, extr mode = 2.
TMR-601 : No user constraint, initiate default constraint.
TMR-601 : Assign derive clock DeriveClock to 361 clock pins, and constraint 736 relative nodes.
TMR-601 : Start to map constraints to rules, there are 0 constraints in all.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Constraints initiated successfully.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
PLC-001 : End timing update;  0.088991s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (87.6%)

PLC-001 : Global placement ...
PLC-001 : Initial: Len = 98228.6
PLC-001 : Run with size of 3
PLC-001 : Cell area utilization is 10%, beta_incr = 0.935446
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0
PLC-004 : Step(95): len = 76951.3, overlap = 11.25
PLC-004 : Step(96): len = 64956.6, overlap = 11.25
PLC-004 : Step(97): len = 57710.3, overlap = 11.25
PLC-004 : Step(98): len = 50731.5, overlap = 9
PLC-004 : Step(99): len = 44648.1, overlap = 6.75
PLC-004 : Step(100): len = 39356, overlap = 9
PLC-004 : Step(101): len = 34821.2, overlap = 11
PLC-004 : Step(102): len = 30487.7, overlap = 12
PLC-004 : Step(103): len = 26299.7, overlap = 15.75
PLC-004 : Step(104): len = 23236.7, overlap = 17.5
PLC-004 : Step(105): len = 19633.8, overlap = 20.5
PLC-004 : Step(106): len = 17011.7, overlap = 22
PLC-004 : Step(107): len = 15000.9, overlap = 23.5
PLC-004 : Step(108): len = 12962, overlap = 26.5
PLC-004 : Step(109): len = 11690.4, overlap = 26.75
PLC-004 : Step(110): len = 10497, overlap = 27.75
PLC-001 : :::1::: Try harder cell spreading with beta_ = 1.89449e-05
PLC-004 : Step(111): len = 10797.1, overlap = 27.75
PLC-004 : Step(112): len = 11086.3, overlap = 25.25
PLC-004 : Step(113): len = 10877.1, overlap = 27.5
PLC-004 : Step(114): len = 11144.4, overlap = 27.5
PLC-004 : Step(115): len = 11586.6, overlap = 27.5
PLC-004 : Step(116): len = 11901.8, overlap = 25.25
PLC-004 : Step(117): len = 12037.3, overlap = 23.25
PLC-004 : Step(118): len = 11956.1, overlap = 23.25
PLC-004 : Step(119): len = 11705.5, overlap = 22.5
PLC-004 : Step(120): len = 11644.4, overlap = 22.5
PLC-004 : Step(121): len = 11654.4, overlap = 22.5
PLC-001 : :::2::: Try harder cell spreading with beta_ = 3.78897e-05
PLC-004 : Step(122): len = 12144.4, overlap = 22.75
PLC-004 : Step(123): len = 12279.8, overlap = 20.25
PLC-004 : Step(124): len = 12444.8, overlap = 17.5
PLC-001 : :::3::: Try harder cell spreading with beta_ = 6.40083e-05
PLC-004 : Step(125): len = 12364, overlap = 17.25
PLC-004 : Step(126): len = 12466.6, overlap = 19.5
PLC-004 : Step(127): len = 12706.9, overlap = 19.25
PLC-004 : Step(128): len = 12977.8, overlap = 18.5
PLC-004 : Step(129): len = 12881.6, overlap = 18.5
PLC-004 : Step(130): len = 12908, overlap = 17.5
PLC-004 : Step(131): len = 13026.6, overlap = 14.75
PLC-001 : Legalization ...
PLC-001 : Run with size of 3
PLC-001 : Cell area utilization is 13%, beta_incr = 0.935446
PLC-001 : :::0::: Try harder cell spreading with beta_ = 1.87347e-06
PLC-004 : Step(132): len = 13747.1, overlap = 20
PLC-004 : Step(133): len = 13651.1, overlap = 20
PLC-004 : Step(134): len = 13333.6, overlap = 21.25
PLC-004 : Step(135): len = 13237.8, overlap = 21.5
PLC-004 : Step(136): len = 13223.8, overlap = 21.75
PLC-001 : :::1::: Try harder cell spreading with beta_ = 3.74693e-06
PLC-004 : Step(137): len = 13015.3, overlap = 22.5
PLC-004 : Step(138): len = 12998.5, overlap = 23
PLC-001 : :::2::: Try harder cell spreading with beta_ = 7.49387e-06
PLC-004 : Step(139): len = 12982.5, overlap = 23
PLC-004 : Step(140): len = 12982.5, overlap = 23
PLC-001 : :::3::: Try harder cell spreading with beta_ = 1.49877e-05
PLC-004 : Step(141): len = 13161.7, overlap = 21.75
PLC-004 : Step(142): len = 13232.5, overlap = 20.75
PLC-001 : :::4::: Try harder cell spreading with beta_ = 2.9377e-05
PLC-004 : Step(143): len = 13363, overlap = 20.75
PLC-004 : Step(144): len = 13911, overlap = 19.5
PLC-004 : Step(145): len = 14455.8, overlap = 10.75
PLC-004 : Step(146): len = 14430.9, overlap = 10
PLC-004 : Step(147): len = 14490.1, overlap = 10.5
PLC-004 : Step(148): len = 14600.4, overlap = 11.5
PLC-001 : :::5::: Try harder cell spreading with beta_ = 5.87541e-05
PLC-004 : Step(149): len = 14490, overlap = 11.75
PLC-004 : Step(150): len = 14647.2, overlap = 12.25
PLC-004 : Step(151): len = 14948.9, overlap = 12.75
PLC-001 : :::6::: Try harder cell spreading with beta_ = 0.000117508
PLC-004 : Step(152): len = 14863.5, overlap = 13.5
PLC-004 : Step(153): len = 15079.8, overlap = 13.75
PLC-004 : Step(154): len = 15150.8, overlap = 14
PLC-004 : Step(155): len = 15165.7, overlap = 14.25
PLC-004 : Step(156): len = 15189.9, overlap = 14.75
PLC-001 : Run with size of 1
PLC-001 : Cell area utilization is 13%, beta_incr = 0.935446
PLC-001 : :::0::: Try harder cell spreading with beta_ = 1.88044e-05
PLC-004 : Step(157): len = 15401.5, overlap = 33.75
PLC-004 : Step(158): len = 15535.3, overlap = 33
PLC-004 : Step(159): len = 15271.5, overlap = 31.25
PLC-004 : Step(160): len = 15162.7, overlap = 30.75
PLC-004 : Step(161): len = 15079.8, overlap = 30
PLC-001 : :::1::: Try harder cell spreading with beta_ = 3.76089e-05
PLC-004 : Step(162): len = 15125.1, overlap = 28.75
PLC-004 : Step(163): len = 15261, overlap = 28.25
PLC-004 : Step(164): len = 15349.9, overlap = 26.5
PLC-001 : :::2::: Try harder cell spreading with beta_ = 7.52177e-05
PLC-004 : Step(165): len = 15441.7, overlap = 27
PLC-004 : Step(166): len = 15679, overlap = 26
PLC-004 : Step(167): len = 15812.8, overlap = 25.25
PLC-001 : :::3::: Try harder cell spreading with beta_ = 0.000150435
PLC-004 : Step(168): len = 16184.8, overlap = 26
PLC-004 : Step(169): len = 16531, overlap = 25.75
PLC-004 : Step(170): len = 16553, overlap = 25.25
PLC-001 : :::4::: Try harder cell spreading with beta_ = 0.000300871
PLC-004 : Step(171): len = 16933.9, overlap = 23.75
PLC-004 : Step(172): len = 17277.2, overlap = 23.25
PLC-004 : Step(173): len = 17272.6, overlap = 23.5
PLC-004 : Step(174): len = 17263, overlap = 23.25
PLC-004 : Step(175): len = 17303.4, overlap = 22.25
PLC-001 : :::5::: Try harder cell spreading with beta_ = 0.000503772
PLC-004 : Step(176): len = 17526.3, overlap = 22
PLC-004 : Step(177): len = 17675.5, overlap = 21.5
PLC-004 : Step(178): len = 17763.2, overlap = 20.5
PLC-001 : Legalization ...
PLC-001 : Run with size of 1
PLC-001 : Cell area utilization is 13%, beta_incr = 0.935446
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0.000437307
PLC-004 : Step(179): len = 18703.6, overlap = 5
PLC-004 : Step(180): len = 18398.2, overlap = 8.75
PLC-004 : Step(181): len = 18051.2, overlap = 12
PLC-004 : Step(182): len = 17787.7, overlap = 13
PLC-004 : Step(183): len = 17616.1, overlap = 16
PLC-001 : :::1::: Try harder cell spreading with beta_ = 0.000874614
PLC-004 : Step(184): len = 17756.8, overlap = 15
PLC-004 : Step(185): len = 17835.3, overlap = 14.75
PLC-004 : Step(186): len = 17937.3, overlap = 14.75
PLC-001 : :::2::: Try harder cell spreading with beta_ = 0.00174923
PLC-004 : Step(187): len = 18025.3, overlap = 14.25
PLC-004 : Step(188): len = 18131, overlap = 14.75
PLC-001 : Legalization ...
PLC-001 : Legalized: Len = 18887, Over = 0
PLC-001 : Spreading special nets. 11 overflows in 750 tiles.
PLC-001 : 18 instances has been re-located, deltaX = 18, deltaY = 5.
PLC-001 : Final: Len = 19229, Over = 0
PLC-001 : Improving timing with driver duplication.
CMD-004 : start command "start_timer"
TMR-611 WARNING: No sdc constraints found while initiating timer.
TMR-601 : Start building timing graph for model quick_start
TMR-601 : Build timing graph completely. Port num: 4, tpin num: 2468, tnet num: 651, tinst num: 255, tnode num: 3206, tedge num: 4152.

TMR-601 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-601 : Levelize timing graph completed, there are 28 levels in all.
TMR-601 : Timing graph initialized successfully.

CMD-005 : finish command "place" in  1.489130s wall, 2.137214s user + 0.624004s system = 2.761218s CPU (185.4%)

CMD-006 : used memory is 261 MB, reserved memory is 210 MB, peak memory is 317 MB
CMD-004 : start command "route"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
RUN-001 : Pin swapping for better routability
RUN-001 : Pin misalignment score is improved from 207 to 164
RUN-001 : Pin misalignment score is improved from 164 to 161
RUN-001 : Pin misalignment score is improved from 161 to 161
RUN-001 : Pin local connectivity score is improved from 45 to 6
RUN-001 : Pin misalignment score is improved from 201 to 190
RUN-001 : Pin misalignment score is improved from 190 to 181
RUN-001 : Pin misalignment score is improved from 181 to 181
RUN-001 : Pin local connectivity score is improved from 17 to 6
RTE-301 : End pin swap;  0.123183s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (101.3%)

RTE-301 : Route runs in 4 thread(s)
RUN-001 : There are total 258 instances
RUN-001 : 120 mslices, 121 lslices, 4 pads, 5 brams, 0 dsps
RUN-001 : There are total 653 nets
RUN-001 : 361 nets have 2 pins
RUN-001 : 244 nets have [3 - 5] pins
RUN-001 : 21 nets have [6 - 10] pins
RUN-001 : 15 nets have [11 - 20] pins
RUN-001 : 11 nets have [21 - 99] pins
RUN-001 : 1 nets have 100+ pins
RTE-301 : Start global routing ...
RTE-301 : Generate routing grids ...
RTE-301 : Initialize routing nets ...
RTE-301 : Ripup & Reroute ...
RTE-302 : len = 21832, over cnt = 74(0%), over = 140, worst = 6
RTE-302 : len = 22056, over cnt = 47(0%), over = 89, worst = 4
RTE-302 : len = 22320, over cnt = 45(0%), over = 67, worst = 3
RTE-302 : len = 23264, over cnt = 12(0%), over = 14, worst = 2
RTE-302 : len = 23376, over cnt = 8(0%), over = 9, worst = 2
RTE-302 : len = 23504, over cnt = 7(0%), over = 8, worst = 2
RTE-301 : Timing updates.
TMR-601 : Start to update net delay, extr mode = 5.
TMR-601 : Update delay of 651 nets completely.
TMR-601 : Annotate delay to tedge completely, extr mode = 5.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
RTE-301 : Optimize timing.
RTE-301 : End global routing;  0.150256s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (93.4%)

RTE-301 : Start detail routing ...
RTE-301 : Generate detailed routing grids ...
RTE-301 : Generate nets ...
RTE-301 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
RTE-301 : net clk25 will be routed on clock mesh
RTE-301 : net fpga_clk_in_pad will be routed on clock mesh
RTE-301 : clock net jtck will be merged with clock jtck_leading
RTE-301 : Detail Route ...
RTE-301 : ===== Initial DR =====
RTE-301 : Routed 47% nets. 
RTE-301 : Routed 60% nets. 
RTE-301 : Routed 63% nets. 
RTE-301 : Routed 67% nets. 
RTE-301 : Routed 68% nets. 
RTE-301 : Routed 70% nets. 
RTE-301 : Routed 72% nets. 
RTE-301 : Routed 74% nets. 
RTE-301 :  1.134463s wall, 1.372809s user + 0.046800s system = 1.419609s CPU (125.1%)

RTE-302 : len = 48024, over cnt = 206(0%), over = 214, worst = 2
RTE-301 : ===== DR Iter 1 =====
RTE-301 :  0.202217s wall, 0.249602s user + 0.000000s system = 0.249602s CPU (123.4%)

RTE-302 : len = 46744, over cnt = 90(0%), over = 92, worst = 2
RTE-301 : ===== DR Iter 2 =====
RTE-301 :  0.207123s wall, 0.218401s user + 0.000000s system = 0.218401s CPU (105.4%)

RTE-302 : len = 46224, over cnt = 40(0%), over = 40, worst = 1
RTE-301 : ===== DR Iter 3 =====
RTE-301 :  0.109939s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (99.3%)

RTE-302 : len = 46304, over cnt = 13(0%), over = 13, worst = 1
RTE-301 : ===== DR Iter 4 =====
RTE-301 :  0.050225s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (93.2%)

RTE-302 : len = 46312, over cnt = 6(0%), over = 6, worst = 1
RTE-301 : ===== DR Iter 5 =====
RTE-301 :  0.028353s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (110.0%)

RTE-302 : len = 46328, over cnt = 2(0%), over = 2, worst = 1
RTE-301 : ===== DR Iter 6 =====
RTE-301 :  0.025449s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (122.6%)

RTE-302 : len = 46328, over cnt = 2(0%), over = 2, worst = 1
RTE-301 : ===== DR Iter 7 =====
RTE-301 :  0.025319s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (61.6%)

RTE-302 : len = 46328, over cnt = 2(0%), over = 2, worst = 1
RTE-301 : ===== DR Iter 8 =====
RTE-301 :  0.008943s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (348.9%)

RTE-302 : len = 46336, over cnt = 1(0%), over = 1, worst = 1
RTE-301 : ===== DR Iter 9 =====
RTE-301 :  0.005894s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RTE-302 : len = 46360, over cnt = 0(0%), over = 0, worst = 0
RTE-303 : Routed, final wirelength = 46360
RTE-301 : 0 feed throughs used by 0 nets
RTE-301 : Generate detailed routing grids ...
RTE-301 : Generate nets ...
RTE-301 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
RTE-301 : net clk25 will be routed on clock mesh
RTE-301 : net fpga_clk_in_pad will be routed on clock mesh
RTE-301 : clock net jtck will be merged with clock jtck_leading
RTE-301 : eco open net = 0
RTE-301 : End detail routing;  2.738516s wall, 3.088820s user + 0.093601s system = 3.182420s CPU (116.2%)

RTE-301 : Routing violations:
RTE-301 : End of Routing Violations.
CMD-005 : finish command "route" in  3.060658s wall, 3.400822s user + 0.093601s system = 3.494422s CPU (114.2%)

CMD-006 : used memory is 283 MB, reserved memory is 233 MB, peak memory is 357 MB
CMD-004 : start command "report_area -io_info -file G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start_phy.area"
standard
IO Statistics
#IO                     4
  #input                2
  #output               1
  #inout                1

Utilization Statistics
#lut                  285   out of   4480    6.36%
#reg                  292   out of   4480    6.52%
#le                   431
  #lut only           139   out of    431   32.25%
  #reg only           146   out of    431   33.87%
  #lut&reg            146   out of    431   33.87%
#dsp                    0   out of     15    0.00%
#bram                   5   out of     12   41.67%
  #bram9k               5
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    4   out of    109    3.67%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 4   out of     16   25.00%
  #gclk                 2

CMD-004 : start command "export_db G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start_pr.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
RUN-001 : Exported flow parameters
CMD-004 : start command "bitgen -bit G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start.bit -version 0X00 -svf G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start.svf -svf_comment_on -128 G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_SDK144/Quick_Start.bin -g ucode:00000000000000001001011100111001 -f G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start.btc"
BIT-701 : Start to generate bitstream. 
BIT-701 : Init instances with 4 threads.
BIT-701 : Init instances completely, inst num: 258
BIT-701 : Init pips with 4 threads.
BIT-701 : Init pips completely, net num: 653, pip num: 5122
BIT-701 : Multithreading accelaration with 4 threads.
BIT-701 : Generate bitstream completely, there are 386 valid insts, and 13877 bits set as '1'.
BIT-701 : Generate bits file G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start.bit.
BIT-701 : Generate svf file G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start_sram.svf.
BIT-701 : Generate tde file G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start_sram.tde
BIT-701 : Generate tde file G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start_spi_bk.tde
BIT-701 : Generate tde file G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start_spi_norefresh_bk.tde
BIT-701 : Generate tde file G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start_refresh.tde
BIT-701 : Generate tde file G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start_erase_spi.tde
BIT-701 : Generate tde file G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start_readstatus.tde
CMD-005 : finish command "bitgen -bit G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start.bit -version 0X00 -svf G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start.svf -svf_comment_on -128 G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_SDK144/Quick_Start.bin -g ucode:00000000000000001001011100111001 -f G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start.btc" in  3.726782s wall, 5.803237s user + 0.046800s system = 5.850038s CPU (157.0%)

CMD-006 : used memory is 286 MB, reserved memory is 235 MB, peak memory is 357 MB
CMD-004 : start command "download -svf G:\ELF2_SOC_Release\trunk\Demo\BRAM_Demo\exchange_FPGA144\Quick_Start_sram.svf -mode jtag -wait 20 -spd 6 -sec 64 -cable 0 -chip EF2L45B"
CMD-004 : start command "bit_to_vec -chip EF2L45B -m jtag -svf G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start_sram.svf"
CMD-004 : start command "program -cable 0 -spd 6"
CMD-005 : finish command "program -cable 0 -spd 6" in  1.675670s wall, 0.046800s user + 0.015600s system = 0.062400s CPU (3.7%)

CMD-006 : used memory is 316 MB, reserved memory is 262 MB, peak memory is 357 MB
CMD-005 : finish command "download -svf G:\ELF2_SOC_Release\trunk\Demo\BRAM_Demo\exchange_FPGA144\Quick_Start_sram.svf -mode jtag -wait 20 -spd 6 -sec 64 -cable 0 -chip EF2L45B" in  1.815020s wall, 0.187201s user + 0.015600s system = 0.202801s CPU (11.2%)

CMD-006 : used memory is 316 MB, reserved memory is 262 MB, peak memory is 357 MB
GUI-001 : Download success!
CMD-004 : start command "download -bit G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start.bit -mode jtag -spd 6 -cable 0"
RUN-001 : Chip validation success: EF2L45B
CMD-004 : start command "bit_to_vec -chip EF2L45B -m jtag -bit G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start.bit"
RUN-001 : BIT2VEC::JtagBitstream: completed! line_num = 842, frame_num = 765
CMD-004 : start command "program -cable 0 -spd 6"
CMD-005 : finish command "program -cable 0 -spd 6" in  1.645324s wall, 0.078001s user + 0.015600s system = 0.093601s CPU (5.7%)

CMD-006 : used memory is 313 MB, reserved memory is 260 MB, peak memory is 357 MB
CMD-005 : finish command "download -bit G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start.bit -mode jtag -spd 6 -cable 0" in  2.763723s wall, 0.624004s user + 0.015600s system = 0.639604s CPU (23.1%)

CMD-006 : used memory is 279 MB, reserved memory is 227 MB, peak memory is 357 MB
GUI-001 : Download success!
RUN-001 : ChipWatcher: write ctrl reg value: 0000000000000000000000000000000000000000000000000000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 1011011011011011011011011011011011011010000000010000000000001000
RUN-001 : ChipWatcher: the value of status register = 110000000000001011
CMD-004 : start command "rdbk_bram -bram =0x0004 -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x0004 successfully.
CMD-004 : start command "rdbk_bram -bram =0x0005 -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x0005 successfully.
CMD-004 : start command "rdbk_bram -bram =0x0006 -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x0006 successfully.
CMD-004 : start command "rdbk_bram -bram =0x0007 -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x0007 successfully.
CMD-004 : start command "rdbk_bram -bram =0x0008 -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x0008 successfully.
RUN-001 : ChipWatcher: write ctrl reg value: 1011011011011011011011011011011011011010000000010000000000000000
CMD-004 : start command "import_db G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start_pr.db"
RUN-001 : Importing design generated by Tang Dynasty, V4.2.285.
RUN-001 : Import IO constraints
RUN-001 : Import Inst constraints
RUN-001 : Import flow parameters
CMD-004 : start command "bitgen -bit G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start.bit -version 0X00 -svf G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start.svf -svf_comment_on -128 G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_SDK144/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start.btc"
BIT-701 : Start to generate bitstream. 
BIT-701 : Init instances completely, inst num: 258
BIT-701 : Init pips completely, net num: 653, pip num: 5122
BIT-701 : Generate bitstream completely, there are 386 valid insts, and 13877 bits set as '1'.
BIT-701 : Generate bits file G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start.bit.
BIT-701 : Generate svf file G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start_sram.svf.
BIT-701 : Generate tde file G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start_sram.tde
BIT-701 : Generate tde file G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start_spi_bk.tde
BIT-701 : Generate tde file G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start_spi_norefresh_bk.tde
BIT-701 : Generate tde file G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start_refresh.tde
BIT-701 : Generate tde file G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start_erase_spi.tde
BIT-701 : Generate tde file G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start_readstatus.tde
CMD-005 : finish command "bitgen -bit G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start.bit -version 0X00 -svf G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start.svf -svf_comment_on -128 G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_SDK144/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start.btc" in  4.872723s wall, 4.851631s user + 0.031200s system = 4.882831s CPU (100.2%)

CMD-006 : used memory is 274 MB, reserved memory is 221 MB, peak memory is 357 MB
CMD-004 : start command "download -bit G:\ELF2_SOC_Release\trunk\Demo\BRAM_Demo\exchange_FPGA144\Quick_Start.bit -mode program_spi -v -wait 60 -spd 9 -sec 64 -cable 0"
RUN-001 : Chip validation success: EF2L45B
CMD-004 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start.bit"
CMD-005 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start.bit" in  1.500574s wall, 1.482009s user + 0.000000s system = 1.482009s CPU (98.8%)

CMD-006 : used memory is 387 MB, reserved memory is 335 MB, peak memory is 391 MB
CMD-004 : start command "program_spief2 -cable 0 -spd 9"
CMD-005 : finish command "program_spief2 -cable 0 -spd 9" in  39.395976s wall, 1.014007s user + 0.046800s system = 1.060807s CPU (2.7%)

CMD-006 : used memory is 389 MB, reserved memory is 337 MB, peak memory is 392 MB
CMD-004 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start.bit"
CMD-004 : start command "program -cable 0 -spd 6"
CMD-005 : finish command "program -cable 0 -spd 6" in  1.634959s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (4.8%)

CMD-006 : used memory is 319 MB, reserved memory is 267 MB, peak memory is 392 MB
CMD-004 : start command "program -cable 0 -spd 1"
CMD-005 : finish command "download -bit G:\ELF2_SOC_Release\trunk\Demo\BRAM_Demo\exchange_FPGA144\Quick_Start.bit -mode program_spi -v -wait 60 -spd 9 -sec 64 -cable 0" in  43.160342s wall, 2.886019s user + 0.062400s system = 2.948419s CPU (6.8%)

CMD-006 : used memory is 285 MB, reserved memory is 233 MB, peak memory is 392 MB
GUI-001 : Download success!
CMD-004 : start command "import_db G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start_gate.db"
RUN-001 : Importing design generated by Tang Dynasty, V4.2.285.
RUN-001 : Import IO constraints
RUN-001 : Import Inst constraints
RUN-001 : Import flow parameters
CMD-004 : start command "config_chipwatcher Debug.cwc -dir G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144"
RUN-001 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 13 trigger nets, 45 data nets.
GUI-001 : Import Debug.cwc success!
RUN-003 ERROR: USB device open error, please re-connect the USB cable!
RUN-003 ERROR: USB device open error, please re-connect the USB cable!
GUI-001 : User closes chip watcher ...
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/al_ip/sys_pll.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/al_ip/AL_MCU.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/al_ip/bram256kbit.v
CMD-004 : start command "elaborate -top quick_start"
VLG-004 : elaborate module quick_start in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(2)
VLG-004 : elaborate module sys_pll in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/al_ip/sys_pll.v(23)
VLG-004 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(8)
VLG-004 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=5,CLKC1_CPHASE=40,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=21) in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(2644)
VLG-939 WARNING: port i2s_mst_clk remains unconnected for this instance in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/al_ip/AL_MCU.v(31)
VLG-004 : elaborate module AL_MCU in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/al_ip/AL_MCU.v(14)
VLG-004 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(741)
VIN-1013 WARNING: input port i2s_mst_clk is not connected on this instance in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/al_ip/AL_MCU.v(31)
VLG-004 : elaborate module bram256kbit in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/al_ip/bram256kbit.v(14)
VLG-004 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(823)
VIN-1013 WARNING: input port dib[31] is not connected on this instance in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(65)
RTL-100 : Current top model is quick_start
RAM-300 : Inferred 0 RAMs.
CMD-004 : start command "optimize_rtl"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
SNT-300 : SanityCheck: Model "quick_start"
SNT-300 : SanityCheck: Model "AL_MCU"
SNT-300 : SanityCheck: Model "sys_pll"
SNT-300 : SanityCheck: Model "bram256kbit"
RTL-100 : Mark sys_pll as IO macro for instance bufg_feedback
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(65) / pin "dib[31]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(65) / pin "dib[30]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(65) / pin "dib[29]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(65) / pin "dib[28]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(65) / pin "dib[27]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(65) / pin "dib[26]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(65) / pin "dib[25]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(65) / pin "dib[24]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(65) / pin "dib[23]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(65) / pin "dib[22]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(65) / pin "dib[21]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(65) / pin "dib[20]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(65) / pin "dib[19]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(65) / pin "dib[18]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(65) / pin "dib[17]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(65) / pin "dib[16]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(65) / pin "dib[15]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(65) / pin "dib[14]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(65) / pin "dib[13]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(65) / pin "dib[12]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(65) / pin "dib[11]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(65) / pin "dib[10]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(65) / pin "dib[9]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(65) / pin "dib[8]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(65) / pin "dib[7]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(65) / pin "dib[6]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(65) / pin "dib[5]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(65) / pin "dib[4]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(65) / pin "dib[3]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(65) / pin "dib[2]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(65) / pin "dib[1]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/src/quick_start.v(65) / pin "dib[0]"
RTL-200 WARNING: Using 0 for all undriven pins and nets
FLT-300 : Flatten model quick_start
FLT-300 : Flatten model AL_MCU
FLT-300 : Flatten model sys_pll
FLT-300 : Flatten model bram256kbit
MRG-300 : Merged 3 instances.
OPT-300 : Optimize round 1
RTL-100 : 133/47 useful/useless nets, 94/7 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 1, 56 better
OPT-300 : Optimize round 2
RTL-100 : 132/1 useful/useless nets, 93/0 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 2, 0 better
CMD-004 : start command "report_area -file G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start_rtl.area"
standard
IO Statistics
#IO                     4
  #input                2
  #output               1
  #inout                1

Gate Statistics
#Basic gates           40
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  1
  #bufif1               1
  #MX21                 0
  #FADD                 0
  #DFF                 38
  #LATCH                0
#MACRO_ADD              2

CMD-004 : start command "read_adc constrs/board.adc"
CMD-004 : start command "set_pin_assignment fpga_clk_in  LOCATION = P28;  "
CMD-004 : start command "set_pin_assignment fpga_rst_n  LOCATION = P38;  "
CMD-004 : start command "set_pin_assignment hw_led  LOCATION = P100;  "
CMD-004 : start command "set_pin_assignment sw_led  LOCATION = P99;   "
CMD-004 : start command "export_db G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start_rtl.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
RUN-001 : Exported flow parameters
CMD-004 : start command "map_macro"
RTL-100 : Map 4 IOs to PADs
GAT-100 : Processed 0 LOGIC_BUF instances.
GAT-100 : 1 BUFG to GCLK
RTL-100 : Optimize round 1
RTL-100 : 136/0 useful/useless nets, 97/0 useful/useless insts
RTL-100 : Optimize round 1, 0 better
RTL-100 : Map 2 macro adder
RTL-100 : 252/76 useful/useless nets, 137/38 useful/useless insts
CMD-004 : start command "map"
GAT-100 : Running gate level optimization.
GAT-100 : LUT mapping.
GAT-100 : Post mapping optimization.
GAT-100 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
GAT-100 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
GAT-100 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
CMD-004 : start command "pack"
GAT-100 : Packing top model "quick_start" ...
PAK-301 : Pack lib has 34 rtl pack models with 12 top pack blocks
OPT-300 : Optimize round 1
RTL-100 : 174/0 useful/useless nets, 135/0 useful/useless insts
OPT-301 : Optimize round 1, 0 better
PAK-SEQ-305 : Packing 38 DFF/LATCH to SEQ ...
PAK-RLS : Pack 1 carry chain into lslice
PAK-BLE-301 : Packing 14 adder to BLE ...
PAK-BLE-302 : Packed 14 adder and 13 SEQ to BLE.
PAK-BLE-301 : Packing 0 gate4 to BLE ...
PAK-BLE-302 : Packed 0 gate4 and 0 SEQ to BLE.
PAK-309 : Packed 0 FxMUX
PAK-BLE-301 : Packing 0 MUX to BLE ...
PAK-BLE-302 : Packed 0 MUX and 0 SEQ to BLE.
PAK-BLE-301 : Packing 1 LUT to BLE ...
PAK-BLE-302 : Packed 1 LUT and 0 SEQ to BLE.
PAK-SEQ-301 : Packing 25 remaining SEQ's ...
PAK-SEQ-302 : #0: Packed 0 SEQ (25 nodes)...
PAK-SEQ-302 : #1: Packed 2 SEQ (24 nodes)...
PAK-SEQ-303 : Packed 2 SEQ with LUT/SLICE
PAK-SEQ-304 : 1 single LUT's are left
PAK-SEQ-304 : 25 single SEQ's are left
PAK-303 : Packing model "quick_start" (AL_USER_NORMAL) with 24/94 primitive instances ...
GAT-200 WARNING: Net bram32k_out[0] useless
GAT-200 WARNING: Net bram32k_out[10] useless
GAT-200 WARNING: Net bram32k_out[11] useless
GAT-200 WARNING: Net bram32k_out[12] useless
GAT-200 WARNING: Net bram32k_out[13] useless
GAT-200 WARNING: Net bram32k_out[14] useless
GAT-200 WARNING: Net bram32k_out[15] useless
GAT-200 WARNING: Net bram32k_out[16] useless
GAT-200 WARNING: Net bram32k_out[17] useless
GAT-200 WARNING: Net bram32k_out[18] useless
GAT-200 WARNING: Net bram32k_out[19] useless
GAT-200 WARNING: Net bram32k_out[1] useless
GAT-200 WARNING: Net bram32k_out[20] useless
GAT-200 WARNING: Net bram32k_out[21] useless
GAT-200 WARNING: Net bram32k_out[22] useless
GAT-200 WARNING: Net bram32k_out[23] useless
GAT-200 WARNING: Net bram32k_out[24] useless
GAT-200 WARNING: Net bram32k_out[25] useless
GAT-200 WARNING: Net bram32k_out[26] useless
GAT-200 WARNING: Net bram32k_out[27] useless
GAT-200 WARNING: Net bram32k_out[28] useless
GAT-200 WARNING: Net bram32k_out[29] useless
GAT-200 WARNING: Net bram32k_out[2] useless
GAT-200 WARNING: Net bram32k_out[30] useless
GAT-200 WARNING: Net bram32k_out[31] useless
GAT-200 WARNING: Net bram32k_out[3] useless
GAT-200 WARNING: Net bram32k_out[4] useless
GAT-200 WARNING: Net bram32k_out[5] useless
GAT-200 WARNING: Net bram32k_out[6] useless
GAT-200 WARNING: Net bram32k_out[7] useless
GAT-200 WARNING: Net bram32k_out[8] useless
GAT-200 WARNING: Net bram32k_out[9] useless
CLK-302 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
CLK-311 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
CLK-304 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
CLK-305 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
CLK-309 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
CLK-309 : Tag rtl::Net clk25 as clock net
CLK-309 : Tag rtl::Net fpga_clk_in_pad as clock net
CLK-310 : Tagged 3 rtl::Net as clock net
CMD-004 : start command "report_area -file G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start_gate.area"
standard
IO Statistics
#IO                     4
  #input                2
  #output               1
  #inout                1

Utilization Statistics
#lut                   15   out of   4480    0.33%
#reg                   38   out of   4480    0.85%
#le                    40
  #lut only             2   out of     40    5.00%
  #reg only            25   out of     40   62.50%
  #lut&reg             13   out of     40   32.50%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    4   out of    109    3.67%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

CMD-004 : start command "export_db G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start_gate.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
RUN-001 : Exported flow parameters
CMD-004 : start command "config_chipwatcher Debug.cwc -dir G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144"
RUN-001 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 13 trigger nets, 45 data nets.
GUI-001 : Import Debug.cwc success!
CMD-004 : start command "compile_watcher"
CMD-004 : start command "read_verilog -dir C:/Anlogic/TD4.2.285/cw/ -file G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start_watcherInst.v -lib cw"
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\cfg_int.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\detecEdge.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\detector_node.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\emb_ctrl.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\register.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\tap.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\trigger_node.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\write_ctrl.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start_watcherInst.v
VLG-004 : elaborate module cfg_int in C:/Anlogic/TD4.2.285/cw\cfg_int.v(1)
VLG-004 : elaborate module register(CTRL_REG_LEN=22) in C:/Anlogic/TD4.2.285/cw\register.v(1)
VLG-004 : elaborate module tap in C:/Anlogic/TD4.2.285/cw\tap.v(1)
VLG-004 : elaborate module detecEdge in C:/Anlogic/TD4.2.285/cw\detecEdge.v(1)
VLG-004 : elaborate module detector_node in C:/Anlogic/TD4.2.285/cw\detector_node.v(1)
VLG-004 : elaborate module emb_ctrl in C:/Anlogic/TD4.2.285/cw\emb_ctrl.v(1)
VLG-004 : elaborate module write_ctrl in C:/Anlogic/TD4.2.285/cw\write_ctrl.v(2)
VLG-004 : elaborate module trigger_node in C:/Anlogic/TD4.2.285/cw\trigger_node.v(1)
VLG-004 : elaborate module CFG_INT_WRAPPER in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start_watcherInst.v(1)
VLG-004 : elaborate module cfg_int(INT_CTRL_REG_LEN=61) in C:/Anlogic/TD4.2.285/cw\cfg_int.v(1)
VLG-004 : elaborate module register(CTRL_REG_LEN=61) in C:/Anlogic/TD4.2.285/cw\register.v(1)
VLG-004 : elaborate module TRIGGER_NODE_WRAPPER_13 in G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start_watcherInst.v(32)
VLG-004 : elaborate module trigger_node(DET_NUM=13,STOP_LEN=85) in C:/Anlogic/TD4.2.285/cw\trigger_node.v(1)
VLG-004 : elaborate module emb_ctrl(STOP_LEN=85) in C:/Anlogic/TD4.2.285/cw\emb_ctrl.v(1)
VLG-004 : elaborate module write_ctrl(STOP_LEN=85) in C:/Anlogic/TD4.2.285/cw\write_ctrl.v(2)
RTL-100 : Current top model is TRIGGER_NODE_WRAPPER_13
RAM-300 : Inferred 0 RAMs.
CMD-004 : start command "force_keep -a auto_chipwatcher_0_bram_0"
CMD-004 : start command "force_keep -a auto_chipwatcher_0_bram_1"
CMD-004 : start command "force_keep -a auto_chipwatcher_0_bram_2"
CMD-004 : start command "force_keep -a auto_chipwatcher_0_bram_3"
CMD-004 : start command "force_keep -a auto_chipwatcher_0_bram_4"
CMD-004 : start command "optimize_rtl"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
SNT-300 : SanityCheck: Model "quick_start"
SNT-300 : SanityCheck: Model "CFG_INT_WRAPPER"
SNT-300 : SanityCheck: Model "cfg_int(INT_CTRL_REG_LEN=61)"
SNT-300 : SanityCheck: Model "register(CTRL_REG_LEN=61)"
SNT-300 : SanityCheck: Model "tap"
SNT-300 : SanityCheck: Model "TRIGGER_NODE_WRAPPER_13"
SNT-300 : SanityCheck: Model "trigger_node(DET_NUM=13,STOP_LEN=85)"
SNT-300 : SanityCheck: Model "detector_node"
SNT-300 : SanityCheck: Model "detecEdge"
SNT-300 : SanityCheck: Model "emb_ctrl(STOP_LEN=85)"
SNT-300 : SanityCheck: Model "write_ctrl(STOP_LEN=85)"
FLT-300 : Flatten model quick_start
FLT-300 : Flatten model CFG_INT_WRAPPER
FLT-300 : Flatten model cfg_int(INT_CTRL_REG_LEN=61)
FLT-300 : Flatten model register(CTRL_REG_LEN=61)
FLT-300 : Flatten model tap
MRG-300 : Merged 2 instances.
FLT-300 : Flatten model TRIGGER_NODE_WRAPPER_13
FLT-300 : Flatten model trigger_node(DET_NUM=13,STOP_LEN=85)
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detecEdge
FLT-300 : Flatten model detector_node
MRG-300 : Merged 2 instances.
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model emb_ctrl(STOP_LEN=85)
FLT-300 : Flatten model write_ctrl(STOP_LEN=85)
MRG-300 : Merged 71 instances.
MRG-300 : Merged 8 instances.
OPT-300 : Optimize round 1
RTL-100 : 969/24 useful/useless nets, 794/16 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 1, 198 better
OPT-300 : Optimize round 2
RTL-100 : 794/176 useful/useless nets, 619/0 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 2, 0 better
CMD-004 : start command "optimize_gate"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
MRG-300 : Merged 30 instances.
RTL-100 : Map 0 IOs to PADs
GAT-100 : Processed 0 LOGIC_BUF instances.
RTL-100 : Optimize round 1
RTL-100 : 881/0 useful/useless nets, 706/0 useful/useless insts
RTL-100 : Optimize round 1, 6 better
RTL-100 : Optimize round 2
RTL-100 : 881/0 useful/useless nets, 706/0 useful/useless insts
RTL-100 : Optimize round 2, 0 better
RTL-100 : Map 8 macro adder
RTL-100 : 1189/117 useful/useless nets, 920/67 useful/useless insts
GAT-100 : Running gate level optimization.
GAT-100 : LUT mapping.
GAT-100 : Post mapping optimization.
GAT-100 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
GAT-100 : Mapping with K=5, #lut = 179 (3.85), #lev = 8 (2.59)
GAT-100 : Mapper mapped 433 instances into 179 LUTs, name keeping = 40%.
GAT-100 : Packing top model "quick_start" ...
PAK-301 : Pack lib has 34 rtl pack models with 12 top pack blocks
OPT-300 : Optimize round 1
RTL-100 : 834/0 useful/useless nets, 659/1 useful/useless insts
OPT-301 : Optimize round 1, 0 better
PAK-SEQ-305 : Packing 254 DFF/LATCH to SEQ ...
PAK-RLS : Pack 4 carry chain into lslice
PAK-BLE-301 : Packing 69 adder to BLE ...
PAK-BLE-302 : Packed 69 adder and 0 SEQ to BLE.
PAK-BLE-301 : Packing 0 gate4 to BLE ...
PAK-BLE-302 : Packed 0 gate4 and 0 SEQ to BLE.
PAK-309 : Packed 0 FxMUX
PAK-BLE-301 : Packing 0 MUX to BLE ...
PAK-BLE-302 : Packed 0 MUX and 0 SEQ to BLE.
PAK-BLE-301 : Packing 179 LUT to BLE ...
PAK-BLE-302 : Packed 179 LUT and 55 SEQ to BLE.
PAK-SEQ-301 : Packing 199 remaining SEQ's ...
PAK-SEQ-302 : #0: Packed 0 SEQ (199 nodes)...
PAK-SEQ-302 : #1: Packed 78 SEQ (1030 nodes)...
PAK-SEQ-303 : Packed 78 SEQ with LUT/SLICE
PAK-SEQ-304 : 53 single LUT's are left
PAK-SEQ-304 : 199 single SEQ's are left
PAK-303 : Packing model "quick_start" (AL_USER_NORMAL) with 300/444 primitive instances ...
CLK-302 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
CLK-302 : Net jtck driven by BUFG (89 clock/control pins, 0 other pins).
CLK-311 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
CLK-304 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
CLK-305 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
CLK-309 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
CLK-309 : Tag rtl::Net clk25 as clock net
CLK-309 : Tag rtl::Net fpga_clk_in_pad as clock net
CLK-309 : Tag rtl::Net jtck as clock net
CLK-310 : Tagged 4 rtl::Net as clock net
RUN-001 : ChipWatcher: Clear obsolete physical data.
CMD-005 : finish command "compile_watcher" in  1.175076s wall, 1.014007s user + 0.124801s system = 1.138807s CPU (96.9%)

CMD-006 : used memory is 284 MB, reserved memory is 232 MB, peak memory is 392 MB
GUI-001 : Compile ChipWatcher success!
CMD-004 : start command "place"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
PLC-001 : Placer runs in 4 thread(s).
RUN-001 : There are total 258 instances
RUN-001 : 120 mslices, 121 lslices, 4 pads, 5 brams, 0 dsps
RUN-001 : There are total 653 nets
RUN-001 : 361 nets have 2 pins
RUN-001 : 244 nets have [3 - 5] pins
RUN-001 : 21 nets have [6 - 10] pins
RUN-001 : 15 nets have [11 - 20] pins
RUN-001 : 11 nets have [21 - 99] pins
RUN-001 : 1 nets have 100+ pins
PLC-001 : Initial placement ...
PLC-001 : design contains 256 instances, 241 slices, 10 macros(69 instances)
PLC-001 : Start timing update ...
CMD-004 : start command "start_timer"
TMR-611 WARNING: No sdc constraints found while initiating timer.
TMR-601 : Start building timing graph for model quick_start
TMR-601 : Build timing graph completely. Port num: 4, tpin num: 2468, tnet num: 651, tinst num: 255, tnode num: 3206, tedge num: 4152.

TMR-601 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-601 : Levelize timing graph completed, there are 28 levels in all.
TMR-601 : Timing graph initialized successfully.

TMR-601 : Start to update net delay, extr mode = 2.
TMR-601 : Update delay of 651 nets completely.
TMR-601 : Annotate delay to tedge completely, extr mode = 2.
TMR-601 : No user constraint, initiate default constraint.
TMR-601 : Assign derive clock DeriveClock to 361 clock pins, and constraint 736 relative nodes.
TMR-601 : Start to map constraints to rules, there are 0 constraints in all.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Constraints initiated successfully.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
PLC-001 : End timing update;  0.088605s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (105.6%)

PLC-001 : Global placement ...
PLC-001 : Initial: Len = 98228.6
PLC-001 : Run with size of 3
PLC-001 : Cell area utilization is 10%, beta_incr = 0.935446
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0
PLC-004 : Step(189): len = 76951.3, overlap = 11.25
PLC-004 : Step(190): len = 64956.6, overlap = 11.25
PLC-004 : Step(191): len = 57710.3, overlap = 11.25
PLC-004 : Step(192): len = 50731.5, overlap = 9
PLC-004 : Step(193): len = 44648.1, overlap = 6.75
PLC-004 : Step(194): len = 39356, overlap = 9
PLC-004 : Step(195): len = 34821.2, overlap = 11
PLC-004 : Step(196): len = 30487.7, overlap = 12
PLC-004 : Step(197): len = 26299.7, overlap = 15.75
PLC-004 : Step(198): len = 23236.7, overlap = 17.5
PLC-004 : Step(199): len = 19633.8, overlap = 20.5
PLC-004 : Step(200): len = 17011.7, overlap = 22
PLC-004 : Step(201): len = 15000.9, overlap = 23.5
PLC-004 : Step(202): len = 12962, overlap = 26.5
PLC-004 : Step(203): len = 11690.4, overlap = 26.75
PLC-004 : Step(204): len = 10497, overlap = 27.75
PLC-001 : :::1::: Try harder cell spreading with beta_ = 1.89449e-05
PLC-004 : Step(205): len = 10797.1, overlap = 27.75
PLC-004 : Step(206): len = 11086.3, overlap = 25.25
PLC-004 : Step(207): len = 10877.1, overlap = 27.5
PLC-004 : Step(208): len = 11144.4, overlap = 27.5
PLC-004 : Step(209): len = 11586.6, overlap = 27.5
PLC-004 : Step(210): len = 11901.8, overlap = 25.25
PLC-004 : Step(211): len = 12037.3, overlap = 23.25
PLC-004 : Step(212): len = 11956.1, overlap = 23.25
PLC-004 : Step(213): len = 11705.5, overlap = 22.5
PLC-004 : Step(214): len = 11644.4, overlap = 22.5
PLC-004 : Step(215): len = 11654.4, overlap = 22.5
PLC-001 : :::2::: Try harder cell spreading with beta_ = 3.78897e-05
PLC-004 : Step(216): len = 12144.4, overlap = 22.75
PLC-004 : Step(217): len = 12279.8, overlap = 20.25
PLC-004 : Step(218): len = 12444.8, overlap = 17.5
PLC-001 : :::3::: Try harder cell spreading with beta_ = 6.40083e-05
PLC-004 : Step(219): len = 12364, overlap = 17.25
PLC-004 : Step(220): len = 12466.6, overlap = 19.5
PLC-004 : Step(221): len = 12706.9, overlap = 19.25
PLC-004 : Step(222): len = 12977.8, overlap = 18.5
PLC-004 : Step(223): len = 12881.6, overlap = 18.5
PLC-004 : Step(224): len = 12908, overlap = 17.5
PLC-004 : Step(225): len = 13026.6, overlap = 14.75
PLC-001 : Legalization ...
PLC-001 : Run with size of 3
PLC-001 : Cell area utilization is 13%, beta_incr = 0.935446
PLC-001 : :::0::: Try harder cell spreading with beta_ = 1.87347e-06
PLC-004 : Step(226): len = 13747.1, overlap = 20
PLC-004 : Step(227): len = 13651.1, overlap = 20
PLC-004 : Step(228): len = 13333.6, overlap = 21.25
PLC-004 : Step(229): len = 13237.8, overlap = 21.5
PLC-004 : Step(230): len = 13223.8, overlap = 21.75
PLC-001 : :::1::: Try harder cell spreading with beta_ = 3.74693e-06
PLC-004 : Step(231): len = 13015.3, overlap = 22.5
PLC-004 : Step(232): len = 12998.5, overlap = 23
PLC-001 : :::2::: Try harder cell spreading with beta_ = 7.49387e-06
PLC-004 : Step(233): len = 12982.5, overlap = 23
PLC-004 : Step(234): len = 12982.5, overlap = 23
PLC-001 : :::3::: Try harder cell spreading with beta_ = 1.49877e-05
PLC-004 : Step(235): len = 13161.7, overlap = 21.75
PLC-004 : Step(236): len = 13232.5, overlap = 20.75
PLC-001 : :::4::: Try harder cell spreading with beta_ = 2.9377e-05
PLC-004 : Step(237): len = 13363, overlap = 20.75
PLC-004 : Step(238): len = 13911, overlap = 19.5
PLC-004 : Step(239): len = 14455.8, overlap = 10.75
PLC-004 : Step(240): len = 14430.9, overlap = 10
PLC-004 : Step(241): len = 14490.1, overlap = 10.5
PLC-004 : Step(242): len = 14600.4, overlap = 11.5
PLC-001 : :::5::: Try harder cell spreading with beta_ = 5.87541e-05
PLC-004 : Step(243): len = 14490, overlap = 11.75
PLC-004 : Step(244): len = 14647.2, overlap = 12.25
PLC-004 : Step(245): len = 14948.9, overlap = 12.75
PLC-001 : :::6::: Try harder cell spreading with beta_ = 0.000117508
PLC-004 : Step(246): len = 14863.5, overlap = 13.5
PLC-004 : Step(247): len = 15079.8, overlap = 13.75
PLC-004 : Step(248): len = 15150.8, overlap = 14
PLC-004 : Step(249): len = 15165.7, overlap = 14.25
PLC-004 : Step(250): len = 15189.9, overlap = 14.75
PLC-001 : Run with size of 1
PLC-001 : Cell area utilization is 13%, beta_incr = 0.935446
PLC-001 : :::0::: Try harder cell spreading with beta_ = 1.88044e-05
PLC-004 : Step(251): len = 15401.5, overlap = 33.75
PLC-004 : Step(252): len = 15535.3, overlap = 33
PLC-004 : Step(253): len = 15271.5, overlap = 31.25
PLC-004 : Step(254): len = 15162.7, overlap = 30.75
PLC-004 : Step(255): len = 15079.8, overlap = 30
PLC-001 : :::1::: Try harder cell spreading with beta_ = 3.76089e-05
PLC-004 : Step(256): len = 15125.1, overlap = 28.75
PLC-004 : Step(257): len = 15261, overlap = 28.25
PLC-004 : Step(258): len = 15349.9, overlap = 26.5
PLC-001 : :::2::: Try harder cell spreading with beta_ = 7.52177e-05
PLC-004 : Step(259): len = 15441.7, overlap = 27
PLC-004 : Step(260): len = 15679, overlap = 26
PLC-004 : Step(261): len = 15812.8, overlap = 25.25
PLC-001 : :::3::: Try harder cell spreading with beta_ = 0.000150435
PLC-004 : Step(262): len = 16184.8, overlap = 26
PLC-004 : Step(263): len = 16531, overlap = 25.75
PLC-004 : Step(264): len = 16553, overlap = 25.25
PLC-001 : :::4::: Try harder cell spreading with beta_ = 0.000300871
PLC-004 : Step(265): len = 16933.9, overlap = 23.75
PLC-004 : Step(266): len = 17277.2, overlap = 23.25
PLC-004 : Step(267): len = 17272.6, overlap = 23.5
PLC-004 : Step(268): len = 17263, overlap = 23.25
PLC-004 : Step(269): len = 17303.4, overlap = 22.25
PLC-001 : :::5::: Try harder cell spreading with beta_ = 0.000503772
PLC-004 : Step(270): len = 17526.3, overlap = 22
PLC-004 : Step(271): len = 17675.5, overlap = 21.5
PLC-004 : Step(272): len = 17763.2, overlap = 20.5
PLC-001 : Legalization ...
PLC-001 : Run with size of 1
PLC-001 : Cell area utilization is 13%, beta_incr = 0.935446
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0.000437307
PLC-004 : Step(273): len = 18703.6, overlap = 5
PLC-004 : Step(274): len = 18398.2, overlap = 8.75
PLC-004 : Step(275): len = 18051.2, overlap = 12
PLC-004 : Step(276): len = 17787.7, overlap = 13
PLC-004 : Step(277): len = 17616.1, overlap = 16
PLC-001 : :::1::: Try harder cell spreading with beta_ = 0.000874614
PLC-004 : Step(278): len = 17756.8, overlap = 15
PLC-004 : Step(279): len = 17835.3, overlap = 14.75
PLC-004 : Step(280): len = 17937.3, overlap = 14.75
PLC-001 : :::2::: Try harder cell spreading with beta_ = 0.00174923
PLC-004 : Step(281): len = 18025.3, overlap = 14.25
PLC-004 : Step(282): len = 18131, overlap = 14.75
PLC-001 : Legalization ...
PLC-001 : Legalized: Len = 18887, Over = 0
PLC-001 : Spreading special nets. 11 overflows in 750 tiles.
PLC-001 : 18 instances has been re-located, deltaX = 18, deltaY = 5.
PLC-001 : Final: Len = 19229, Over = 0
PLC-001 : Improving timing with driver duplication.
CMD-004 : start command "start_timer"
TMR-611 WARNING: No sdc constraints found while initiating timer.
TMR-601 : Start building timing graph for model quick_start
TMR-601 : Build timing graph completely. Port num: 4, tpin num: 2468, tnet num: 651, tinst num: 255, tnode num: 3206, tedge num: 4152.

TMR-601 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-601 : Levelize timing graph completed, there are 28 levels in all.
TMR-601 : Timing graph initialized successfully.

CMD-005 : finish command "place" in  1.404695s wall, 1.856412s user + 0.546003s system = 2.402415s CPU (171.0%)

CMD-006 : used memory is 296 MB, reserved memory is 244 MB, peak memory is 392 MB
CMD-004 : start command "route"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
RUN-001 : Pin swapping for better routability
RUN-001 : Pin misalignment score is improved from 207 to 164
RUN-001 : Pin misalignment score is improved from 164 to 161
RUN-001 : Pin misalignment score is improved from 161 to 161
RUN-001 : Pin local connectivity score is improved from 45 to 6
RUN-001 : Pin misalignment score is improved from 201 to 190
RUN-001 : Pin misalignment score is improved from 190 to 181
RUN-001 : Pin misalignment score is improved from 181 to 181
RUN-001 : Pin local connectivity score is improved from 17 to 6
RTE-301 : End pin swap;  0.121846s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (102.4%)

RTE-301 : Route runs in 4 thread(s)
RUN-001 : There are total 258 instances
RUN-001 : 120 mslices, 121 lslices, 4 pads, 5 brams, 0 dsps
RUN-001 : There are total 653 nets
RUN-001 : 361 nets have 2 pins
RUN-001 : 244 nets have [3 - 5] pins
RUN-001 : 21 nets have [6 - 10] pins
RUN-001 : 15 nets have [11 - 20] pins
RUN-001 : 11 nets have [21 - 99] pins
RUN-001 : 1 nets have 100+ pins
RTE-301 : Start global routing ...
RTE-301 : Generate routing grids ...
RTE-301 : Initialize routing nets ...
RTE-301 : Ripup & Reroute ...
RTE-302 : len = 21832, over cnt = 74(0%), over = 140, worst = 6
RTE-302 : len = 22056, over cnt = 47(0%), over = 89, worst = 4
RTE-302 : len = 22320, over cnt = 45(0%), over = 67, worst = 3
RTE-302 : len = 23264, over cnt = 12(0%), over = 14, worst = 2
RTE-302 : len = 23376, over cnt = 8(0%), over = 9, worst = 2
RTE-302 : len = 23504, over cnt = 7(0%), over = 8, worst = 2
RTE-301 : Timing updates.
TMR-601 : Start to update net delay, extr mode = 5.
TMR-601 : Update delay of 651 nets completely.
TMR-601 : Annotate delay to tedge completely, extr mode = 5.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
RTE-301 : Optimize timing.
RTE-301 : End global routing;  0.134637s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (92.7%)

RTE-301 : Start detail routing ...
RTE-301 : Generate detailed routing grids ...
RTE-301 : Generate nets ...
RTE-301 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
RTE-301 : net clk25 will be routed on clock mesh
RTE-301 : net fpga_clk_in_pad will be routed on clock mesh
RTE-301 : clock net jtck will be merged with clock jtck_leading
RTE-301 : Detail Route ...
RTE-301 : ===== Initial DR =====
RTE-301 : Routed 47% nets. 
RTE-301 : Routed 60% nets. 
RTE-301 : Routed 63% nets. 
RTE-301 : Routed 67% nets. 
RTE-301 : Routed 68% nets. 
RTE-301 : Routed 70% nets. 
RTE-301 : Routed 72% nets. 
RTE-301 : Routed 74% nets. 
RTE-301 :  1.168223s wall, 1.419609s user + 0.000000s system = 1.419609s CPU (121.5%)

RTE-302 : len = 48024, over cnt = 206(0%), over = 214, worst = 2
RTE-301 : ===== DR Iter 1 =====
RTE-301 :  0.194654s wall, 0.202801s user + 0.000000s system = 0.202801s CPU (104.2%)

RTE-302 : len = 46744, over cnt = 90(0%), over = 92, worst = 2
RTE-301 : ===== DR Iter 2 =====
RTE-301 :  0.373650s wall, 0.390002s user + 0.000000s system = 0.390002s CPU (104.4%)

RTE-302 : len = 46224, over cnt = 40(0%), over = 40, worst = 1
RTE-301 : ===== DR Iter 3 =====
RTE-301 :  0.107687s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (101.4%)

RTE-302 : len = 46304, over cnt = 13(0%), over = 13, worst = 1
RTE-301 : ===== DR Iter 4 =====
RTE-301 :  0.056226s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (111.0%)

RTE-302 : len = 46312, over cnt = 6(0%), over = 6, worst = 1
RTE-301 : ===== DR Iter 5 =====
RTE-301 :  0.061094s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (102.1%)

RTE-302 : len = 46328, over cnt = 2(0%), over = 2, worst = 1
RTE-301 : ===== DR Iter 6 =====
RTE-301 :  0.102913s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (106.1%)

RTE-302 : len = 46328, over cnt = 2(0%), over = 2, worst = 1
RTE-301 : ===== DR Iter 7 =====
RTE-301 :  0.104583s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (89.5%)

RTE-302 : len = 46328, over cnt = 2(0%), over = 2, worst = 1
RTE-301 : ===== DR Iter 8 =====
RTE-301 :  0.018365s wall, 0.031200s user + 0.015600s system = 0.046800s CPU (254.8%)

RTE-302 : len = 46336, over cnt = 1(0%), over = 1, worst = 1
RTE-301 : ===== DR Iter 9 =====
RTE-301 :  0.006178s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RTE-302 : len = 46360, over cnt = 0(0%), over = 0, worst = 0
RTE-303 : Routed, final wirelength = 46360
RTE-301 : 0 feed throughs used by 0 nets
RTE-301 : Generate detailed routing grids ...
RTE-301 : Generate nets ...
RTE-301 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
RTE-301 : net clk25 will be routed on clock mesh
RTE-301 : net fpga_clk_in_pad will be routed on clock mesh
RTE-301 : clock net jtck will be merged with clock jtck_leading
RTE-301 : eco open net = 0
RTE-301 : End detail routing;  3.103785s wall, 3.385222s user + 0.031200s system = 3.416422s CPU (110.1%)

RTE-301 : Routing violations:
RTE-301 : End of Routing Violations.
CMD-005 : finish command "route" in  3.408380s wall, 3.681624s user + 0.031200s system = 3.712824s CPU (108.9%)

CMD-006 : used memory is 309 MB, reserved memory is 258 MB, peak memory is 392 MB
CMD-004 : start command "report_area -io_info -file G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start_phy.area"
standard
IO Statistics
#IO                     4
  #input                2
  #output               1
  #inout                1

Utilization Statistics
#lut                  285   out of   4480    6.36%
#reg                  292   out of   4480    6.52%
#le                   431
  #lut only           139   out of    431   32.25%
  #reg only           146   out of    431   33.87%
  #lut&reg            146   out of    431   33.87%
#dsp                    0   out of     15    0.00%
#bram                   5   out of     12   41.67%
  #bram9k               5
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    4   out of    109    3.67%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 4   out of     16   25.00%
  #gclk                 2

CMD-004 : start command "export_db G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start_pr.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
RUN-001 : Exported flow parameters
CMD-004 : start command "bitgen -bit G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start.bit -version 0X00 -svf G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start.svf -svf_comment_on -128 G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_SDK144/Quick_Start.bin -g ucode:00000000000000001001011100111001 -f G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start.btc"
BIT-701 : Start to generate bitstream. 
BIT-701 : Init instances with 4 threads.
BIT-701 : Init instances completely, inst num: 258
BIT-701 : Init pips with 4 threads.
BIT-701 : Init pips completely, net num: 653, pip num: 5122
BIT-701 : Multithreading accelaration with 4 threads.
BIT-701 : Generate bitstream completely, there are 386 valid insts, and 13877 bits set as '1'.
BIT-701 : Generate bits file G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start.bit.
BIT-701 : Generate svf file G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start_sram.svf.
BIT-701 : Generate tde file G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start_sram.tde
BIT-701 : Generate tde file G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start_spi_bk.tde
BIT-701 : Generate tde file G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start_spi_norefresh_bk.tde
BIT-701 : Generate tde file G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start_refresh.tde
BIT-701 : Generate tde file G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start_erase_spi.tde
BIT-701 : Generate tde file G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start_readstatus.tde
CMD-005 : finish command "bitgen -bit G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start.bit -version 0X00 -svf G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start.svf -svf_comment_on -128 G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_SDK144/Quick_Start.bin -g ucode:00000000000000001001011100111001 -f G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start.btc" in  3.816609s wall, 6.006038s user + 0.046800s system = 6.052839s CPU (158.6%)

CMD-006 : used memory is 313 MB, reserved memory is 261 MB, peak memory is 392 MB
CMD-004 : start command "download -bit G:\ELF2_SOC_Release\trunk\Demo\BRAM_Demo\exchange_FPGA144\Quick_Start.bit -mode program_spi -v -wait 60 -spd 9 -sec 64 -cable 0"
RUN-001 : Chip validation success: EF2L45B
CMD-004 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start.bit"
CMD-005 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start.bit" in  1.488513s wall, 1.435209s user + 0.015600s system = 1.450809s CPU (97.5%)

CMD-006 : used memory is 409 MB, reserved memory is 356 MB, peak memory is 412 MB
CMD-004 : start command "program_spief2 -cable 0 -spd 9"
CMD-005 : finish command "program_spief2 -cable 0 -spd 9" in  39.498119s wall, 0.998406s user + 0.093601s system = 1.092007s CPU (2.8%)

CMD-006 : used memory is 410 MB, reserved memory is 358 MB, peak memory is 414 MB
CMD-004 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start.bit"
CMD-004 : start command "program -cable 0 -spd 6"
CMD-005 : finish command "program -cable 0 -spd 6" in  1.645018s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (4.7%)

CMD-006 : used memory is 342 MB, reserved memory is 289 MB, peak memory is 414 MB
CMD-004 : start command "program -cable 0 -spd 1"
CMD-005 : finish command "download -bit G:\ELF2_SOC_Release\trunk\Demo\BRAM_Demo\exchange_FPGA144\Quick_Start.bit -mode program_spi -v -wait 60 -spd 9 -sec 64 -cable 0" in  43.250649s wall, 2.839218s user + 0.140401s system = 2.979619s CPU (6.9%)

CMD-006 : used memory is 331 MB, reserved memory is 280 MB, peak memory is 414 MB
GUI-001 : Download success!
GUI-001 : User opens chip watcher ...
CMD-004 : start command "download -bit G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start.bit -mode jtag -spd 6 -cable 0"
RUN-001 : Chip validation success: EF2L45B
CMD-004 : start command "bit_to_vec -chip EF2L45B -m jtag -bit G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start.bit"
RUN-001 : BIT2VEC::JtagBitstream: completed! line_num = 842, frame_num = 765
CMD-004 : start command "program -cable 0 -spd 6"
CMD-005 : finish command "program -cable 0 -spd 6" in  1.626185s wall, 0.046800s user + 0.015600s system = 0.062400s CPU (3.8%)

CMD-006 : used memory is 349 MB, reserved memory is 296 MB, peak memory is 414 MB
CMD-005 : finish command "download -bit G:/ELF2_SOC_Release/trunk/Demo/BRAM_Demo/exchange_FPGA144/Quick_Start.bit -mode jtag -spd 6 -cable 0" in  2.744274s wall, 0.592804s user + 0.015600s system = 0.608404s CPU (22.2%)

CMD-006 : used memory is 339 MB, reserved memory is 286 MB, peak memory is 414 MB
GUI-001 : Download success!
RUN-001 : ChipWatcher: write ctrl reg value: 0000000000000000000000000000000000000000000000000000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 1011011011011011011011011011011011011010000000010000000000001000
RUN-001 : ChipWatcher: the value of status register = 110000000000001011
CMD-004 : start command "rdbk_bram -bram =0x0004 -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x0004 successfully.
CMD-004 : start command "rdbk_bram -bram =0x0005 -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x0005 successfully.
CMD-004 : start command "rdbk_bram -bram =0x0006 -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x0006 successfully.
CMD-004 : start command "rdbk_bram -bram =0x0007 -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x0007 successfully.
CMD-004 : start command "rdbk_bram -bram =0x0008 -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x0008 successfully.
RUN-001 : ChipWatcher: write ctrl reg value: 1011011011011011011011011011011011011010000000010000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 0000000000000000000000000000000000000000000000000000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 1011011011011011011011011011011011011010000000010000000000001000
RUN-001 : ChipWatcher: the value of status register = 110000000000001011
CMD-004 : start command "rdbk_bram -bram =0x0004 -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x0004 successfully.
CMD-004 : start command "rdbk_bram -bram =0x0005 -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x0005 successfully.
CMD-004 : start command "rdbk_bram -bram =0x0006 -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x0006 successfully.
CMD-004 : start command "rdbk_bram -bram =0x0007 -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x0007 successfully.
CMD-004 : start command "rdbk_bram -bram =0x0008 -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x0008 successfully.
RUN-001 : ChipWatcher: write ctrl reg value: 1011011011011011011011011011011011011010000000010000000000000000
RUN-003 ERROR: USB device open error, please re-connect the USB cable!
RUN-003 ERROR: USB device open error, please re-connect the USB cable!
RUN-003 ERROR: USB device open error, please re-connect the USB cable!
RUN-003 ERROR: USB device open error, please re-connect the USB cable!
