Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Oct 10 23:56:51 2021
| Host         : DESKTOP-6IOG41U running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file bt_uart_timing_summary_routed.rpt -pb bt_uart_timing_summary_routed.pb -rpx bt_uart_timing_summary_routed.rpx -warn_on_violation
| Design       : bt_uart
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 45 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.758        0.000                      0                  978        0.121        0.000                      0                  958        3.000        0.000                       0                   472  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                ------------       ----------      --------------
clk_pin              {0.000 5.000}      10.000          100.000         
  clk_out1_clk_core  {0.000 5.000}      10.000          100.000         
  clk_out2_clk_core  {0.000 5.000}      10.000          100.000         
  clk_out3_clk_core  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_core  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_clk_core        4.758        0.000                      0                  509        0.121        0.000                      0                  509        4.500        0.000                       0                   235  
  clk_out2_clk_core        5.995        0.000                      0                  249        0.121        0.000                      0                  249        4.500        0.000                       0                   168  
  clk_out3_clk_core       32.538        0.000                      0                  105        0.218        0.000                      0                  105       19.500        0.000                       0                    65  
  clkfbout_clk_core                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_core  clk_out1_clk_core        8.626        0.000                      0                   10                                                                        
clk_out1_clk_core  clk_out2_clk_core        6.953        0.000                      0                   19        0.169        0.000                      0                    9  
clk_out1_clk_core  clk_out3_clk_core        7.325        0.000                      0                   12        0.165        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_out1_clk_core  clk_out1_clk_core        8.059        0.000                      0                   41        0.400        0.000                      0                   41  
**async_default**  clk_out2_clk_core  clk_out2_clk_core        7.297        0.000                      0                   53        0.500        0.000                      0                   53  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_pin }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_core
  To Clock:  clk_out1_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        4.758ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.758ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmd_parse_i0/bt_data32_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        4.760ns  (logic 0.978ns (20.546%)  route 3.782ns (79.454%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 8.529 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.719    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.242 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.580    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.555    -0.929    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X57Y62         FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.473 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/Q
                         net (fo=9, routed)           1.261     0.787    uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I4_O)        0.124     0.911 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_2/O
                         net (fo=2, routed)           0.672     1.584    uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_2_n_0
    SLICE_X60Y64         LUT2 (Prop_lut2_I1_O)        0.124     1.708 f  uart_rx_i0/uart_rx_ctl_i0/arg_sav[27]_i_2/O
                         net (fo=7, routed)           0.485     2.192    cmd_parse_i0/send_resp_type_reg[0]_0
    SLICE_X59Y65         LUT6 (Prop_lut6_I5_O)        0.124     2.316 r  cmd_parse_i0/bt_data16[11]_i_2/O
                         net (fo=2, routed)           0.597     2.913    cmd_parse_i0/bt_data16[11]_i_2_n_0
    SLICE_X60Y64         LUT5 (Prop_lut5_I0_O)        0.150     3.063 r  cmd_parse_i0/bt_data32[31]_i_1/O
                         net (fo=32, routed)          0.767     3.830    cmd_parse_i0/bt_data32[31]_i_1_n_0
    SLICE_X63Y70         FDRE                                         r  cmd_parse_i0/bt_data32_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    T5                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.415    11.415 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.577    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.360 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.941    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.032 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.498     8.529    cmd_parse_i0/CLK
    SLICE_X63Y70         FDRE                                         r  cmd_parse_i0/bt_data32_reg[2]/C
                         clock pessimism              0.562     9.092    
                         clock uncertainty           -0.074     9.017    
    SLICE_X63Y70         FDRE (Setup_fdre_C_CE)      -0.429     8.588    cmd_parse_i0/bt_data32_reg[2]
  -------------------------------------------------------------------
                         required time                          8.588    
                         arrival time                          -3.830    
  -------------------------------------------------------------------
                         slack                                  4.758    

Slack (MET) :             4.758ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmd_parse_i0/bt_data32_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        4.760ns  (logic 0.978ns (20.546%)  route 3.782ns (79.454%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 8.529 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.719    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.242 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.580    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.555    -0.929    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X57Y62         FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.473 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/Q
                         net (fo=9, routed)           1.261     0.787    uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I4_O)        0.124     0.911 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_2/O
                         net (fo=2, routed)           0.672     1.584    uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_2_n_0
    SLICE_X60Y64         LUT2 (Prop_lut2_I1_O)        0.124     1.708 f  uart_rx_i0/uart_rx_ctl_i0/arg_sav[27]_i_2/O
                         net (fo=7, routed)           0.485     2.192    cmd_parse_i0/send_resp_type_reg[0]_0
    SLICE_X59Y65         LUT6 (Prop_lut6_I5_O)        0.124     2.316 r  cmd_parse_i0/bt_data16[11]_i_2/O
                         net (fo=2, routed)           0.597     2.913    cmd_parse_i0/bt_data16[11]_i_2_n_0
    SLICE_X60Y64         LUT5 (Prop_lut5_I0_O)        0.150     3.063 r  cmd_parse_i0/bt_data32[31]_i_1/O
                         net (fo=32, routed)          0.767     3.830    cmd_parse_i0/bt_data32[31]_i_1_n_0
    SLICE_X63Y70         FDRE                                         r  cmd_parse_i0/bt_data32_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    T5                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.415    11.415 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.577    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.360 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.941    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.032 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.498     8.529    cmd_parse_i0/CLK
    SLICE_X63Y70         FDRE                                         r  cmd_parse_i0/bt_data32_reg[3]/C
                         clock pessimism              0.562     9.092    
                         clock uncertainty           -0.074     9.017    
    SLICE_X63Y70         FDRE (Setup_fdre_C_CE)      -0.429     8.588    cmd_parse_i0/bt_data32_reg[3]
  -------------------------------------------------------------------
                         required time                          8.588    
                         arrival time                          -3.830    
  -------------------------------------------------------------------
                         slack                                  4.758    

Slack (MET) :             4.758ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmd_parse_i0/bt_data32_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        4.760ns  (logic 0.978ns (20.546%)  route 3.782ns (79.454%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 8.529 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.719    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.242 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.580    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.555    -0.929    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X57Y62         FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.473 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/Q
                         net (fo=9, routed)           1.261     0.787    uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I4_O)        0.124     0.911 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_2/O
                         net (fo=2, routed)           0.672     1.584    uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_2_n_0
    SLICE_X60Y64         LUT2 (Prop_lut2_I1_O)        0.124     1.708 f  uart_rx_i0/uart_rx_ctl_i0/arg_sav[27]_i_2/O
                         net (fo=7, routed)           0.485     2.192    cmd_parse_i0/send_resp_type_reg[0]_0
    SLICE_X59Y65         LUT6 (Prop_lut6_I5_O)        0.124     2.316 r  cmd_parse_i0/bt_data16[11]_i_2/O
                         net (fo=2, routed)           0.597     2.913    cmd_parse_i0/bt_data16[11]_i_2_n_0
    SLICE_X60Y64         LUT5 (Prop_lut5_I0_O)        0.150     3.063 r  cmd_parse_i0/bt_data32[31]_i_1/O
                         net (fo=32, routed)          0.767     3.830    cmd_parse_i0/bt_data32[31]_i_1_n_0
    SLICE_X63Y70         FDRE                                         r  cmd_parse_i0/bt_data32_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    T5                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.415    11.415 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.577    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.360 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.941    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.032 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.498     8.529    cmd_parse_i0/CLK
    SLICE_X63Y70         FDRE                                         r  cmd_parse_i0/bt_data32_reg[7]/C
                         clock pessimism              0.562     9.092    
                         clock uncertainty           -0.074     9.017    
    SLICE_X63Y70         FDRE (Setup_fdre_C_CE)      -0.429     8.588    cmd_parse_i0/bt_data32_reg[7]
  -------------------------------------------------------------------
                         required time                          8.588    
                         arrival time                          -3.830    
  -------------------------------------------------------------------
                         slack                                  4.758    

Slack (MET) :             4.758ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmd_parse_i0/bt_data32_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        4.760ns  (logic 0.978ns (20.546%)  route 3.782ns (79.454%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 8.529 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.719    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.242 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.580    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.555    -0.929    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X57Y62         FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.473 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/Q
                         net (fo=9, routed)           1.261     0.787    uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I4_O)        0.124     0.911 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_2/O
                         net (fo=2, routed)           0.672     1.584    uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_2_n_0
    SLICE_X60Y64         LUT2 (Prop_lut2_I1_O)        0.124     1.708 f  uart_rx_i0/uart_rx_ctl_i0/arg_sav[27]_i_2/O
                         net (fo=7, routed)           0.485     2.192    cmd_parse_i0/send_resp_type_reg[0]_0
    SLICE_X59Y65         LUT6 (Prop_lut6_I5_O)        0.124     2.316 r  cmd_parse_i0/bt_data16[11]_i_2/O
                         net (fo=2, routed)           0.597     2.913    cmd_parse_i0/bt_data16[11]_i_2_n_0
    SLICE_X60Y64         LUT5 (Prop_lut5_I0_O)        0.150     3.063 r  cmd_parse_i0/bt_data32[31]_i_1/O
                         net (fo=32, routed)          0.767     3.830    cmd_parse_i0/bt_data32[31]_i_1_n_0
    SLICE_X63Y70         FDRE                                         r  cmd_parse_i0/bt_data32_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    T5                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.415    11.415 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.577    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.360 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.941    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.032 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.498     8.529    cmd_parse_i0/CLK
    SLICE_X63Y70         FDRE                                         r  cmd_parse_i0/bt_data32_reg[8]/C
                         clock pessimism              0.562     9.092    
                         clock uncertainty           -0.074     9.017    
    SLICE_X63Y70         FDRE (Setup_fdre_C_CE)      -0.429     8.588    cmd_parse_i0/bt_data32_reg[8]
  -------------------------------------------------------------------
                         required time                          8.588    
                         arrival time                          -3.830    
  -------------------------------------------------------------------
                         slack                                  4.758    

Slack (MET) :             4.794ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmd_parse_i0/bt_data32_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        4.720ns  (logic 0.978ns (20.718%)  route 3.742ns (79.282%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 8.526 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.719    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.242 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.580    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.555    -0.929    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X57Y62         FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.473 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/Q
                         net (fo=9, routed)           1.261     0.787    uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I4_O)        0.124     0.911 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_2/O
                         net (fo=2, routed)           0.672     1.584    uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_2_n_0
    SLICE_X60Y64         LUT2 (Prop_lut2_I1_O)        0.124     1.708 f  uart_rx_i0/uart_rx_ctl_i0/arg_sav[27]_i_2/O
                         net (fo=7, routed)           0.485     2.192    cmd_parse_i0/send_resp_type_reg[0]_0
    SLICE_X59Y65         LUT6 (Prop_lut6_I5_O)        0.124     2.316 r  cmd_parse_i0/bt_data16[11]_i_2/O
                         net (fo=2, routed)           0.597     2.913    cmd_parse_i0/bt_data16[11]_i_2_n_0
    SLICE_X60Y64         LUT5 (Prop_lut5_I0_O)        0.150     3.063 r  cmd_parse_i0/bt_data32[31]_i_1/O
                         net (fo=32, routed)          0.728     3.791    cmd_parse_i0/bt_data32[31]_i_1_n_0
    SLICE_X63Y72         FDRE                                         r  cmd_parse_i0/bt_data32_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    T5                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.415    11.415 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.577    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.360 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.941    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.032 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.495     8.526    cmd_parse_i0/CLK
    SLICE_X63Y72         FDRE                                         r  cmd_parse_i0/bt_data32_reg[21]/C
                         clock pessimism              0.562     9.089    
                         clock uncertainty           -0.074     9.014    
    SLICE_X63Y72         FDRE (Setup_fdre_C_CE)      -0.429     8.585    cmd_parse_i0/bt_data32_reg[21]
  -------------------------------------------------------------------
                         required time                          8.585    
                         arrival time                          -3.791    
  -------------------------------------------------------------------
                         slack                                  4.794    

Slack (MET) :             4.794ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmd_parse_i0/bt_data32_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        4.720ns  (logic 0.978ns (20.718%)  route 3.742ns (79.282%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 8.526 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.719    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.242 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.580    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.555    -0.929    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X57Y62         FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.473 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/Q
                         net (fo=9, routed)           1.261     0.787    uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I4_O)        0.124     0.911 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_2/O
                         net (fo=2, routed)           0.672     1.584    uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_2_n_0
    SLICE_X60Y64         LUT2 (Prop_lut2_I1_O)        0.124     1.708 f  uart_rx_i0/uart_rx_ctl_i0/arg_sav[27]_i_2/O
                         net (fo=7, routed)           0.485     2.192    cmd_parse_i0/send_resp_type_reg[0]_0
    SLICE_X59Y65         LUT6 (Prop_lut6_I5_O)        0.124     2.316 r  cmd_parse_i0/bt_data16[11]_i_2/O
                         net (fo=2, routed)           0.597     2.913    cmd_parse_i0/bt_data16[11]_i_2_n_0
    SLICE_X60Y64         LUT5 (Prop_lut5_I0_O)        0.150     3.063 r  cmd_parse_i0/bt_data32[31]_i_1/O
                         net (fo=32, routed)          0.728     3.791    cmd_parse_i0/bt_data32[31]_i_1_n_0
    SLICE_X63Y72         FDRE                                         r  cmd_parse_i0/bt_data32_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    T5                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.415    11.415 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.577    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.360 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.941    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.032 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.495     8.526    cmd_parse_i0/CLK
    SLICE_X63Y72         FDRE                                         r  cmd_parse_i0/bt_data32_reg[22]/C
                         clock pessimism              0.562     9.089    
                         clock uncertainty           -0.074     9.014    
    SLICE_X63Y72         FDRE (Setup_fdre_C_CE)      -0.429     8.585    cmd_parse_i0/bt_data32_reg[22]
  -------------------------------------------------------------------
                         required time                          8.585    
                         arrival time                          -3.791    
  -------------------------------------------------------------------
                         slack                                  4.794    

Slack (MET) :             4.794ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmd_parse_i0/bt_data32_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        4.720ns  (logic 0.978ns (20.718%)  route 3.742ns (79.282%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 8.526 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.719    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.242 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.580    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.555    -0.929    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X57Y62         FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.473 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/Q
                         net (fo=9, routed)           1.261     0.787    uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I4_O)        0.124     0.911 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_2/O
                         net (fo=2, routed)           0.672     1.584    uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_2_n_0
    SLICE_X60Y64         LUT2 (Prop_lut2_I1_O)        0.124     1.708 f  uart_rx_i0/uart_rx_ctl_i0/arg_sav[27]_i_2/O
                         net (fo=7, routed)           0.485     2.192    cmd_parse_i0/send_resp_type_reg[0]_0
    SLICE_X59Y65         LUT6 (Prop_lut6_I5_O)        0.124     2.316 r  cmd_parse_i0/bt_data16[11]_i_2/O
                         net (fo=2, routed)           0.597     2.913    cmd_parse_i0/bt_data16[11]_i_2_n_0
    SLICE_X60Y64         LUT5 (Prop_lut5_I0_O)        0.150     3.063 r  cmd_parse_i0/bt_data32[31]_i_1/O
                         net (fo=32, routed)          0.728     3.791    cmd_parse_i0/bt_data32[31]_i_1_n_0
    SLICE_X63Y72         FDRE                                         r  cmd_parse_i0/bt_data32_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    T5                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.415    11.415 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.577    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.360 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.941    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.032 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.495     8.526    cmd_parse_i0/CLK
    SLICE_X63Y72         FDRE                                         r  cmd_parse_i0/bt_data32_reg[25]/C
                         clock pessimism              0.562     9.089    
                         clock uncertainty           -0.074     9.014    
    SLICE_X63Y72         FDRE (Setup_fdre_C_CE)      -0.429     8.585    cmd_parse_i0/bt_data32_reg[25]
  -------------------------------------------------------------------
                         required time                          8.585    
                         arrival time                          -3.791    
  -------------------------------------------------------------------
                         slack                                  4.794    

Slack (MET) :             4.794ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmd_parse_i0/bt_data32_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        4.720ns  (logic 0.978ns (20.718%)  route 3.742ns (79.282%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 8.526 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.719    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.242 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.580    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.555    -0.929    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X57Y62         FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.473 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/Q
                         net (fo=9, routed)           1.261     0.787    uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I4_O)        0.124     0.911 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_2/O
                         net (fo=2, routed)           0.672     1.584    uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_2_n_0
    SLICE_X60Y64         LUT2 (Prop_lut2_I1_O)        0.124     1.708 f  uart_rx_i0/uart_rx_ctl_i0/arg_sav[27]_i_2/O
                         net (fo=7, routed)           0.485     2.192    cmd_parse_i0/send_resp_type_reg[0]_0
    SLICE_X59Y65         LUT6 (Prop_lut6_I5_O)        0.124     2.316 r  cmd_parse_i0/bt_data16[11]_i_2/O
                         net (fo=2, routed)           0.597     2.913    cmd_parse_i0/bt_data16[11]_i_2_n_0
    SLICE_X60Y64         LUT5 (Prop_lut5_I0_O)        0.150     3.063 r  cmd_parse_i0/bt_data32[31]_i_1/O
                         net (fo=32, routed)          0.728     3.791    cmd_parse_i0/bt_data32[31]_i_1_n_0
    SLICE_X63Y72         FDRE                                         r  cmd_parse_i0/bt_data32_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    T5                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.415    11.415 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.577    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.360 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.941    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.032 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.495     8.526    cmd_parse_i0/CLK
    SLICE_X63Y72         FDRE                                         r  cmd_parse_i0/bt_data32_reg[26]/C
                         clock pessimism              0.562     9.089    
                         clock uncertainty           -0.074     9.014    
    SLICE_X63Y72         FDRE (Setup_fdre_C_CE)      -0.429     8.585    cmd_parse_i0/bt_data32_reg[26]
  -------------------------------------------------------------------
                         required time                          8.585    
                         arrival time                          -3.791    
  -------------------------------------------------------------------
                         slack                                  4.794    

Slack (MET) :             4.794ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmd_parse_i0/bt_data32_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        4.720ns  (logic 0.978ns (20.718%)  route 3.742ns (79.282%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 8.526 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.719    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.242 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.580    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.555    -0.929    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X57Y62         FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.473 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/Q
                         net (fo=9, routed)           1.261     0.787    uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I4_O)        0.124     0.911 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_2/O
                         net (fo=2, routed)           0.672     1.584    uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_2_n_0
    SLICE_X60Y64         LUT2 (Prop_lut2_I1_O)        0.124     1.708 f  uart_rx_i0/uart_rx_ctl_i0/arg_sav[27]_i_2/O
                         net (fo=7, routed)           0.485     2.192    cmd_parse_i0/send_resp_type_reg[0]_0
    SLICE_X59Y65         LUT6 (Prop_lut6_I5_O)        0.124     2.316 r  cmd_parse_i0/bt_data16[11]_i_2/O
                         net (fo=2, routed)           0.597     2.913    cmd_parse_i0/bt_data16[11]_i_2_n_0
    SLICE_X60Y64         LUT5 (Prop_lut5_I0_O)        0.150     3.063 r  cmd_parse_i0/bt_data32[31]_i_1/O
                         net (fo=32, routed)          0.728     3.791    cmd_parse_i0/bt_data32[31]_i_1_n_0
    SLICE_X63Y72         FDRE                                         r  cmd_parse_i0/bt_data32_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    T5                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.415    11.415 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.577    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.360 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.941    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.032 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.495     8.526    cmd_parse_i0/CLK
    SLICE_X63Y72         FDRE                                         r  cmd_parse_i0/bt_data32_reg[29]/C
                         clock pessimism              0.562     9.089    
                         clock uncertainty           -0.074     9.014    
    SLICE_X63Y72         FDRE (Setup_fdre_C_CE)      -0.429     8.585    cmd_parse_i0/bt_data32_reg[29]
  -------------------------------------------------------------------
                         required time                          8.585    
                         arrival time                          -3.791    
  -------------------------------------------------------------------
                         slack                                  4.794    

Slack (MET) :             4.794ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmd_parse_i0/bt_data32_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        4.720ns  (logic 0.978ns (20.718%)  route 3.742ns (79.282%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 8.526 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.719    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.242 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.580    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.555    -0.929    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X57Y62         FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.473 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/Q
                         net (fo=9, routed)           1.261     0.787    uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I4_O)        0.124     0.911 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_2/O
                         net (fo=2, routed)           0.672     1.584    uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_2_n_0
    SLICE_X60Y64         LUT2 (Prop_lut2_I1_O)        0.124     1.708 f  uart_rx_i0/uart_rx_ctl_i0/arg_sav[27]_i_2/O
                         net (fo=7, routed)           0.485     2.192    cmd_parse_i0/send_resp_type_reg[0]_0
    SLICE_X59Y65         LUT6 (Prop_lut6_I5_O)        0.124     2.316 r  cmd_parse_i0/bt_data16[11]_i_2/O
                         net (fo=2, routed)           0.597     2.913    cmd_parse_i0/bt_data16[11]_i_2_n_0
    SLICE_X60Y64         LUT5 (Prop_lut5_I0_O)        0.150     3.063 r  cmd_parse_i0/bt_data32[31]_i_1/O
                         net (fo=32, routed)          0.728     3.791    cmd_parse_i0/bt_data32[31]_i_1_n_0
    SLICE_X63Y72         FDRE                                         r  cmd_parse_i0/bt_data32_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    T5                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.415    11.415 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.577    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.360 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.941    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.032 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.495     8.526    cmd_parse_i0/CLK
    SLICE_X63Y72         FDRE                                         r  cmd_parse_i0/bt_data32_reg[30]/C
                         clock pessimism              0.562     9.089    
                         clock uncertainty           -0.074     9.014    
    SLICE_X63Y72         FDRE (Setup_fdre_C_CE)      -0.429     8.585    cmd_parse_i0/bt_data32_reg[30]
  -------------------------------------------------------------------
                         required time                          8.585    
                         arrival time                          -3.791    
  -------------------------------------------------------------------
                         slack                                  4.794    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.694    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.666 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.180    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.154 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.591    -0.563    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X61Y58         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.056    -0.366    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X61Y58         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.922    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.221 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.691    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.662 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.860    -0.801    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X61Y58         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism              0.238    -0.563    
    SLICE_X61Y58         FDRE (Hold_fdre_C_D)         0.076    -0.487    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.694    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.666 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.180    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.154 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.591    -0.563    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X59Y59         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.056    -0.366    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X59Y59         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.922    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.221 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.691    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.662 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.860    -0.801    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X59Y59         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism              0.238    -0.563    
    SLICE_X59Y59         FDRE (Hold_fdre_C_D)         0.075    -0.488    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.694    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.666 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.180    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.154 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.591    -0.563    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X61Y58         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.056    -0.366    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X61Y58         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.922    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.221 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.691    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.662 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.860    -0.801    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X61Y58         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism              0.238    -0.563    
    SLICE_X61Y58         FDRE (Hold_fdre_C_D)         0.075    -0.488    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.694    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.666 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.180    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.154 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.591    -0.563    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X61Y57         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056    -0.366    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X61Y57         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.922    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.221 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.691    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.662 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.860    -0.801    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X61Y57         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism              0.238    -0.563    
    SLICE_X61Y57         FDRE (Hold_fdre_C_D)         0.075    -0.488    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.694    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.666 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.180    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.154 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.590    -0.564    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X59Y60         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y60         FDPE (Prop_fdpe_C_Q)         0.141    -0.423 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/Q
                         net (fo=1, routed)           0.056    -0.367    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d1
    SLICE_X59Y60         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.922    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.221 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.691    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.662 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.860    -0.802    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X59Y60         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.238    -0.564    
    SLICE_X59Y60         FDPE (Hold_fdpe_C_D)         0.075    -0.489    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.694    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.666 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.180    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.154 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.591    -0.563    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X61Y58         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.056    -0.366    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X61Y58         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.922    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.221 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.691    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.662 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.860    -0.801    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X61Y58         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism              0.238    -0.563    
    SLICE_X61Y58         FDRE (Hold_fdre_C_D)         0.071    -0.492    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.694    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.666 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.180    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.154 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.592    -0.562    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X58Y55         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.065    -0.356    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X58Y55         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.922    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.221 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.691    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.662 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.861    -0.800    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X58Y55         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism              0.238    -0.562    
    SLICE_X58Y55         FDRE (Hold_fdre_C_D)         0.075    -0.487    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.694    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.666 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.180    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.154 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.591    -0.563    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X62Y60         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y60         FDPE (Prop_fdpe_C_Q)         0.141    -0.422 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.357    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[0]
    SLICE_X62Y60         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.922    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.221 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.691    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.662 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.861    -0.800    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X62Y60         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                         clock pessimism              0.237    -0.563    
    SLICE_X62Y60         FDPE (Hold_fdpe_C_D)         0.075    -0.488    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 cmd_parse_i0/arg_sav_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmd_parse_i0/bt_data32_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.496%)  route 0.065ns (31.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.694    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.666 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.180    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.154 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.583    -0.571    cmd_parse_i0/CLK
    SLICE_X62Y72         FDRE                                         r  cmd_parse_i0/arg_sav_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  cmd_parse_i0/arg_sav_reg[17]/Q
                         net (fo=2, routed)           0.065    -0.365    cmd_parse_i0/arg_sav[17]
    SLICE_X63Y72         FDRE                                         r  cmd_parse_i0/bt_data32_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.922    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.221 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.691    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.662 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.850    -0.811    cmd_parse_i0/CLK
    SLICE_X63Y72         FDRE                                         r  cmd_parse_i0/bt_data32_reg[21]/C
                         clock pessimism              0.253    -0.558    
    SLICE_X63Y72         FDRE (Hold_fdre_C_D)         0.046    -0.512    cmd_parse_i0/bt_data32_reg[21]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 cmd_parse_i0/arg_sav_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmd_parse_i0/bt_data32_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.694    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.666 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.180    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.154 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.583    -0.571    cmd_parse_i0/CLK
    SLICE_X62Y72         FDRE                                         r  cmd_parse_i0/arg_sav_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDRE (Prop_fdre_C_Q)         0.128    -0.443 r  cmd_parse_i0/arg_sav_reg[25]/Q
                         net (fo=1, routed)           0.059    -0.384    cmd_parse_i0/arg_sav[25]
    SLICE_X63Y72         FDRE                                         r  cmd_parse_i0/bt_data32_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.922    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.221 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.691    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.662 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.850    -0.811    cmd_parse_i0/CLK
    SLICE_X63Y72         FDRE                                         r  cmd_parse_i0/bt_data32_reg[29]/C
                         clock pessimism              0.253    -0.558    
    SLICE_X63Y72         FDRE (Hold_fdre_C_D)         0.022    -0.536    cmd_parse_i0/bt_data32_reg[29]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_core
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y24     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    clk_gen_i0/clk_core_i0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X60Y57     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X60Y57     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X58Y55     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X58Y58     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X58Y56     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X59Y57     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X59Y57     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y57     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y57     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y55     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X58Y58     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X58Y56     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X59Y57     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X59Y57     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X59Y57     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X59Y57     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X59Y57     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y57     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y57     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X58Y58     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X59Y57     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X59Y57     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X59Y57     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X59Y57     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X59Y57     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X58Y57     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X58Y59     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_core
  To Clock:  clk_out2_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        5.995ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.995ns  (required time - arrival time)
  Source:                 rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lb_ctl_i0/debouncer_i0/cnt_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.092ns  (logic 0.602ns (19.467%)  route 2.490ns (80.533%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 8.466 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.719    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.242 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.580    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.623    -0.861    rst_gen_i0/reset_bridge_clk_tx_i0/clk_out2
    SLICE_X62Y61         FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDPE (Prop_fdpe_C_Q)         0.456    -0.405 r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/Q
                         net (fo=50, routed)          1.696     1.291    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/rst_clk_tx
    SLICE_X52Y63         LUT3 (Prop_lut3_I0_O)        0.146     1.437 r  lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/cnt[17]_i_1/O
                         net (fo=18, routed)          0.794     2.231    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0_n_0
    SLICE_X50Y66         FDSE                                         r  lb_ctl_i0/debouncer_i0/cnt_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    T5                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.415    11.415 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.577    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.360 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.941    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.032 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.435     8.466    lb_ctl_i0/debouncer_i0/clk_out2
    SLICE_X50Y66         FDSE                                         r  lb_ctl_i0/debouncer_i0/cnt_reg[11]/C
                         clock pessimism              0.562     9.029    
                         clock uncertainty           -0.074     8.954    
    SLICE_X50Y66         FDSE (Setup_fdse_C_S)       -0.728     8.226    lb_ctl_i0/debouncer_i0/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          8.226    
                         arrival time                          -2.231    
  -------------------------------------------------------------------
                         slack                                  5.995    

Slack (MET) :             5.995ns  (required time - arrival time)
  Source:                 rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lb_ctl_i0/debouncer_i0/cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.092ns  (logic 0.602ns (19.467%)  route 2.490ns (80.533%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 8.466 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.719    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.242 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.580    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.623    -0.861    rst_gen_i0/reset_bridge_clk_tx_i0/clk_out2
    SLICE_X62Y61         FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDPE (Prop_fdpe_C_Q)         0.456    -0.405 r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/Q
                         net (fo=50, routed)          1.696     1.291    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/rst_clk_tx
    SLICE_X52Y63         LUT3 (Prop_lut3_I0_O)        0.146     1.437 r  lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/cnt[17]_i_1/O
                         net (fo=18, routed)          0.794     2.231    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0_n_0
    SLICE_X50Y66         FDRE                                         r  lb_ctl_i0/debouncer_i0/cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    T5                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.415    11.415 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.577    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.360 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.941    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.032 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.435     8.466    lb_ctl_i0/debouncer_i0/clk_out2
    SLICE_X50Y66         FDRE                                         r  lb_ctl_i0/debouncer_i0/cnt_reg[12]/C
                         clock pessimism              0.562     9.029    
                         clock uncertainty           -0.074     8.954    
    SLICE_X50Y66         FDRE (Setup_fdre_C_R)       -0.728     8.226    lb_ctl_i0/debouncer_i0/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          8.226    
                         arrival time                          -2.231    
  -------------------------------------------------------------------
                         slack                                  5.995    

Slack (MET) :             5.995ns  (required time - arrival time)
  Source:                 rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lb_ctl_i0/debouncer_i0/cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.092ns  (logic 0.602ns (19.467%)  route 2.490ns (80.533%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 8.466 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.719    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.242 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.580    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.623    -0.861    rst_gen_i0/reset_bridge_clk_tx_i0/clk_out2
    SLICE_X62Y61         FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDPE (Prop_fdpe_C_Q)         0.456    -0.405 r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/Q
                         net (fo=50, routed)          1.696     1.291    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/rst_clk_tx
    SLICE_X52Y63         LUT3 (Prop_lut3_I0_O)        0.146     1.437 r  lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/cnt[17]_i_1/O
                         net (fo=18, routed)          0.794     2.231    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0_n_0
    SLICE_X50Y66         FDRE                                         r  lb_ctl_i0/debouncer_i0/cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    T5                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.415    11.415 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.577    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.360 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.941    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.032 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.435     8.466    lb_ctl_i0/debouncer_i0/clk_out2
    SLICE_X50Y66         FDRE                                         r  lb_ctl_i0/debouncer_i0/cnt_reg[13]/C
                         clock pessimism              0.562     9.029    
                         clock uncertainty           -0.074     8.954    
    SLICE_X50Y66         FDRE (Setup_fdre_C_R)       -0.728     8.226    lb_ctl_i0/debouncer_i0/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          8.226    
                         arrival time                          -2.231    
  -------------------------------------------------------------------
                         slack                                  5.995    

Slack (MET) :             5.995ns  (required time - arrival time)
  Source:                 rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lb_ctl_i0/debouncer_i0/cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.092ns  (logic 0.602ns (19.467%)  route 2.490ns (80.533%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 8.466 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.719    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.242 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.580    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.623    -0.861    rst_gen_i0/reset_bridge_clk_tx_i0/clk_out2
    SLICE_X62Y61         FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDPE (Prop_fdpe_C_Q)         0.456    -0.405 r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/Q
                         net (fo=50, routed)          1.696     1.291    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/rst_clk_tx
    SLICE_X52Y63         LUT3 (Prop_lut3_I0_O)        0.146     1.437 r  lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/cnt[17]_i_1/O
                         net (fo=18, routed)          0.794     2.231    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0_n_0
    SLICE_X50Y66         FDRE                                         r  lb_ctl_i0/debouncer_i0/cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    T5                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.415    11.415 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.577    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.360 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.941    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.032 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.435     8.466    lb_ctl_i0/debouncer_i0/clk_out2
    SLICE_X50Y66         FDRE                                         r  lb_ctl_i0/debouncer_i0/cnt_reg[14]/C
                         clock pessimism              0.562     9.029    
                         clock uncertainty           -0.074     8.954    
    SLICE_X50Y66         FDRE (Setup_fdre_C_R)       -0.728     8.226    lb_ctl_i0/debouncer_i0/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          8.226    
                         arrival time                          -2.231    
  -------------------------------------------------------------------
                         slack                                  5.995    

Slack (MET) :             5.995ns  (required time - arrival time)
  Source:                 rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lb_ctl_i0/debouncer_i0/cnt_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.092ns  (logic 0.602ns (19.467%)  route 2.490ns (80.533%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 8.466 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.719    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.242 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.580    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.623    -0.861    rst_gen_i0/reset_bridge_clk_tx_i0/clk_out2
    SLICE_X62Y61         FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDPE (Prop_fdpe_C_Q)         0.456    -0.405 r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/Q
                         net (fo=50, routed)          1.696     1.291    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/rst_clk_tx
    SLICE_X52Y63         LUT3 (Prop_lut3_I0_O)        0.146     1.437 r  lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/cnt[17]_i_1/O
                         net (fo=18, routed)          0.794     2.231    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0_n_0
    SLICE_X50Y66         FDRE                                         r  lb_ctl_i0/debouncer_i0/cnt_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    T5                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.415    11.415 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.577    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.360 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.941    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.032 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.435     8.466    lb_ctl_i0/debouncer_i0/clk_out2
    SLICE_X50Y66         FDRE                                         r  lb_ctl_i0/debouncer_i0/cnt_reg[15]/C
                         clock pessimism              0.562     9.029    
                         clock uncertainty           -0.074     8.954    
    SLICE_X50Y66         FDRE (Setup_fdre_C_R)       -0.728     8.226    lb_ctl_i0/debouncer_i0/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          8.226    
                         arrival time                          -2.231    
  -------------------------------------------------------------------
                         slack                                  5.995    

Slack (MET) :             5.995ns  (required time - arrival time)
  Source:                 rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lb_ctl_i0/debouncer_i0/cnt_reg[16]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.092ns  (logic 0.602ns (19.467%)  route 2.490ns (80.533%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 8.466 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.719    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.242 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.580    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.623    -0.861    rst_gen_i0/reset_bridge_clk_tx_i0/clk_out2
    SLICE_X62Y61         FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDPE (Prop_fdpe_C_Q)         0.456    -0.405 r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/Q
                         net (fo=50, routed)          1.696     1.291    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/rst_clk_tx
    SLICE_X52Y63         LUT3 (Prop_lut3_I0_O)        0.146     1.437 r  lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/cnt[17]_i_1/O
                         net (fo=18, routed)          0.794     2.231    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0_n_0
    SLICE_X50Y66         FDSE                                         r  lb_ctl_i0/debouncer_i0/cnt_reg[16]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    T5                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.415    11.415 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.577    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.360 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.941    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.032 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.435     8.466    lb_ctl_i0/debouncer_i0/clk_out2
    SLICE_X50Y66         FDSE                                         r  lb_ctl_i0/debouncer_i0/cnt_reg[16]/C
                         clock pessimism              0.562     9.029    
                         clock uncertainty           -0.074     8.954    
    SLICE_X50Y66         FDSE (Setup_fdse_C_S)       -0.728     8.226    lb_ctl_i0/debouncer_i0/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          8.226    
                         arrival time                          -2.231    
  -------------------------------------------------------------------
                         slack                                  5.995    

Slack (MET) :             6.053ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.803ns  (logic 1.714ns (45.069%)  route 2.089ns (54.931%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 8.471 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.719    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.242 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.580    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.559    -0.925    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X55Y56         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y56         FDPE (Prop_fdpe_C_Q)         0.456    -0.469 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/Q
                         net (fo=9, routed)           1.011     0.542    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[0]
    SLICE_X54Y55         LUT4 (Prop_lut4_I0_O)        0.124     0.666 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gmux.gm[0].gm1.m1_i_1__2/O
                         net (fo=1, routed)           0.000     0.666    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/v1_reg_0[0]
    SLICE_X54Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.179 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.179    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/carrynet_3
    SLICE_X54Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     1.433 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[4].gms.ms_CARRY4/CO[0]
                         net (fo=1, routed)           0.738     2.171    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/comp1
    SLICE_X55Y58         LUT6 (Prop_lut6_I5_O)        0.367     2.538 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.340     2.878    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0_n_0
    SLICE_X55Y59         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    T5                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.415    11.415 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.577    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.360 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.941    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.032 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.440     8.471    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X55Y59         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.576     9.048    
                         clock uncertainty           -0.074     8.973    
    SLICE_X55Y59         FDPE (Setup_fdpe_C_D)       -0.043     8.930    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                          8.930    
                         arrival time                          -2.878    
  -------------------------------------------------------------------
                         slack                                  6.053    

Slack (MET) :             6.068ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.803ns  (logic 1.714ns (45.069%)  route 2.089ns (54.931%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 8.471 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.719    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.242 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.580    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.559    -0.925    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X55Y56         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y56         FDPE (Prop_fdpe_C_Q)         0.456    -0.469 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/Q
                         net (fo=9, routed)           1.011     0.542    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[0]
    SLICE_X54Y55         LUT4 (Prop_lut4_I0_O)        0.124     0.666 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gmux.gm[0].gm1.m1_i_1__2/O
                         net (fo=1, routed)           0.000     0.666    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/v1_reg_0[0]
    SLICE_X54Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.179 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.179    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/carrynet_3
    SLICE_X54Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     1.433 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[4].gms.ms_CARRY4/CO[0]
                         net (fo=1, routed)           0.738     2.171    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/comp1
    SLICE_X55Y58         LUT6 (Prop_lut6_I5_O)        0.367     2.538 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.340     2.878    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0_n_0
    SLICE_X54Y59         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    T5                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.415    11.415 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.577    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.360 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.941    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.032 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.440     8.471    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X54Y59         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.576     9.048    
                         clock uncertainty           -0.074     8.973    
    SLICE_X54Y59         FDPE (Setup_fdpe_C_D)       -0.028     8.945    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          8.945    
                         arrival time                          -2.878    
  -------------------------------------------------------------------
                         slack                                  6.068    

Slack (MET) :             6.074ns  (required time - arrival time)
  Source:                 lb_ctl_i0/debouncer_i0/cnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lb_ctl_i0/debouncer_i0/cnt_reg[17]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.944ns  (logic 2.212ns (56.090%)  route 1.732ns (43.910%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 8.467 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.719    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.242 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.580    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.554    -0.930    lb_ctl_i0/debouncer_i0/clk_out2
    SLICE_X50Y63         FDSE                                         r  lb_ctl_i0/debouncer_i0/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63         FDSE (Prop_fdse_C_Q)         0.478    -0.452 f  lb_ctl_i0/debouncer_i0/cnt_reg[2]/Q
                         net (fo=3, routed)           0.717     0.265    lb_ctl_i0/debouncer_i0/cnt_reg_n_0_[2]
    SLICE_X51Y63         LUT1 (Prop_lut1_I0_O)        0.295     0.560 r  lb_ctl_i0/debouncer_i0/cnt0_carry_i_3/O
                         net (fo=1, routed)           0.000     0.560    lb_ctl_i0/debouncer_i0/cnt0_carry_i_3_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.110 r  lb_ctl_i0/debouncer_i0/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.110    lb_ctl_i0/debouncer_i0/cnt0_carry_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.224 r  lb_ctl_i0/debouncer_i0/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.224    lb_ctl_i0/debouncer_i0/cnt0_carry__0_n_0
    SLICE_X51Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.338 r  lb_ctl_i0/debouncer_i0/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.338    lb_ctl_i0/debouncer_i0/cnt0_carry__1_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.452 r  lb_ctl_i0/debouncer_i0/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.452    lb_ctl_i0/debouncer_i0/cnt0_carry__2_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.674 r  lb_ctl_i0/debouncer_i0/cnt0_carry__3/O[0]
                         net (fo=1, routed)           1.014     2.688    lb_ctl_i0/debouncer_i0/cnt0_carry__3_n_7
    SLICE_X50Y65         LUT2 (Prop_lut2_I0_O)        0.325     3.013 r  lb_ctl_i0/debouncer_i0/cnt[17]_i_2/O
                         net (fo=1, routed)           0.000     3.013    lb_ctl_i0/debouncer_i0/cnt[17]
    SLICE_X50Y65         FDSE                                         r  lb_ctl_i0/debouncer_i0/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    T5                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.415    11.415 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.577    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.360 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.941    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.032 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.436     8.467    lb_ctl_i0/debouncer_i0/clk_out2
    SLICE_X50Y65         FDSE                                         r  lb_ctl_i0/debouncer_i0/cnt_reg[17]/C
                         clock pessimism              0.576     9.044    
                         clock uncertainty           -0.074     8.969    
    SLICE_X50Y65         FDSE (Setup_fdse_C_D)        0.118     9.087    lb_ctl_i0/debouncer_i0/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          9.087    
                         arrival time                          -3.013    
  -------------------------------------------------------------------
                         slack                                  6.074    

Slack (MET) :             6.131ns  (required time - arrival time)
  Source:                 rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lb_ctl_i0/debouncer_i0/cnt_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        2.958ns  (logic 0.602ns (20.352%)  route 2.356ns (79.648%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 8.467 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.719    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.242 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.580    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.623    -0.861    rst_gen_i0/reset_bridge_clk_tx_i0/clk_out2
    SLICE_X62Y61         FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDPE (Prop_fdpe_C_Q)         0.456    -0.405 r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/Q
                         net (fo=50, routed)          1.696     1.291    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/rst_clk_tx
    SLICE_X52Y63         LUT3 (Prop_lut3_I0_O)        0.146     1.437 r  lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/cnt[17]_i_1/O
                         net (fo=18, routed)          0.660     2.097    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0_n_0
    SLICE_X50Y65         FDSE                                         r  lb_ctl_i0/debouncer_i0/cnt_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    T5                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.415    11.415 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.577    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.360 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.941    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.032 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.436     8.467    lb_ctl_i0/debouncer_i0/clk_out2
    SLICE_X50Y65         FDSE                                         r  lb_ctl_i0/debouncer_i0/cnt_reg[10]/C
                         clock pessimism              0.562     9.030    
                         clock uncertainty           -0.074     8.955    
    SLICE_X50Y65         FDSE (Setup_fdse_C_S)       -0.728     8.227    lb_ctl_i0/debouncer_i0/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          8.227    
                         arrival time                          -2.097    
  -------------------------------------------------------------------
                         slack                                  6.131    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.694    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.666 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.180    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.154 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.566    -0.588    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X57Y56         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.056    -0.391    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X57Y56         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.922    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.221 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.691    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.662 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.834    -0.827    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X57Y56         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism              0.239    -0.588    
    SLICE_X57Y56         FDRE (Hold_fdre_C_D)         0.076    -0.512    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.391    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.694    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.666 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.180    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.154 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.566    -0.588    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X57Y56         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056    -0.391    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X57Y56         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.922    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.221 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.691    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.662 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.834    -0.827    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X57Y56         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism              0.239    -0.588    
    SLICE_X57Y56         FDRE (Hold_fdre_C_D)         0.075    -0.513    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.391    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.694    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.666 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.180    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.154 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.592    -0.562    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X63Y59         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDPE (Prop_fdpe_C_Q)         0.141    -0.421 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.365    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[0]
    SLICE_X63Y59         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.922    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.221 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.691    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.662 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.862    -0.799    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X63Y59         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                         clock pessimism              0.237    -0.562    
    SLICE_X63Y59         FDPE (Hold_fdpe_C_D)         0.075    -0.487    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.694    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.666 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.180    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.154 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.591    -0.563    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X61Y59         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.366    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff[0]
    SLICE_X61Y59         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.922    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.221 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.691    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.662 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.860    -0.801    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X61Y59         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
                         clock pessimism              0.238    -0.563    
    SLICE_X61Y59         FDRE (Hold_fdre_C_D)         0.075    -0.488    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.694    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.666 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.180    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.154 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.566    -0.588    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X57Y56         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.056    -0.391    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X57Y56         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.922    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.221 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.691    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.662 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.834    -0.827    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X57Y56         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism              0.239    -0.588    
    SLICE_X57Y56         FDRE (Hold_fdre_C_D)         0.071    -0.517    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.391    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.797%)  route 0.264ns (65.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.694    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.666 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.180    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.154 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.563    -0.591    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X55Y57         FDCE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDCE (Prop_fdce_C_Q)         0.141    -0.450 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/Q
                         net (fo=4, routed)           0.264    -0.186    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[5]
    RAMB18_X2Y24         RAMB18E1                                     r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.922    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.221 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.691    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.662 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.875    -0.787    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X2Y24         RAMB18E1                                     r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.513    
    RAMB18_X2Y24         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.330    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.741%)  route 0.265ns (65.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.694    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.666 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.180    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.154 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.563    -0.591    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X55Y57         FDCE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDCE (Prop_fdce_C_Q)         0.141    -0.450 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/Q
                         net (fo=4, routed)           0.265    -0.185    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[2]
    RAMB18_X2Y24         RAMB18E1                                     r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.922    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.221 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.691    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.662 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.875    -0.787    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X2Y24         RAMB18E1                                     r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.513    
    RAMB18_X2Y24         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    -0.330    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.318%)  route 0.270ns (65.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.694    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.666 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.180    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.154 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.563    -0.591    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X55Y57         FDCE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDCE (Prop_fdce_C_Q)         0.141    -0.450 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/Q
                         net (fo=4, routed)           0.270    -0.180    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[1]
    RAMB18_X2Y24         RAMB18E1                                     r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.922    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.221 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.691    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.662 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.875    -0.787    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X2Y24         RAMB18E1                                     r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.513    
    RAMB18_X2Y24         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.330    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.694    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.666 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.180    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.154 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.565    -0.589    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X56Y57         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.056    -0.369    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X56Y57         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.922    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.221 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.691    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.662 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.833    -0.828    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X56Y57         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism              0.239    -0.589    
    SLICE_X56Y57         FDRE (Hold_fdre_C_D)         0.064    -0.525    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.694    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.666 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.180    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.154 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.565    -0.589    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X56Y57         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.056    -0.369    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X56Y57         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.922    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.221 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.691    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.662 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.833    -0.828    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X56Y57         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism              0.239    -0.589    
    SLICE_X56Y57         FDRE (Hold_fdre_C_D)         0.064    -0.525    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_core
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y24     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_gen_i0/clk_core_i0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X54Y57     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X56Y58     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X56Y58     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X56Y58     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X56Y58     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X56Y56     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X56Y56     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X55Y59     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X54Y59     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y56     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y56     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y56     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y60     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y60     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y60     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y60     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y60     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y57     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y57     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y58     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y58     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y58     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y58     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y56     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y56     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y56     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y56     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_core
  To Clock:  clk_out3_clk_core

Setup :            0  Failing Endpoints,  Worst Slack       32.538ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.218ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.538ns  (required time - arrival time)
  Source:                 vga/u2/x_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vga_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_core rise@40.000ns - clk_out3_clk_core rise@0.000ns)
  Data Path Delay:        7.368ns  (logic 1.800ns (24.429%)  route 5.568ns (75.571%))
  Logic Levels:           6  (CARRY4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 38.526 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.719    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.242 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.580    clk_gen_i0/clk_core_i0/inst/clk_out3_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  clk_gen_i0/clk_core_i0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.615    -0.869    vga/u2/clk_out3
    SLICE_X64Y68         FDRE                                         r  vga/u2/x_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDRE (Prop_fdre_C_Q)         0.518    -0.351 f  vga/u2/x_cnt_reg[1]/Q
                         net (fo=13, routed)          1.307     0.956    vga/u2/x_cnt_reg_n_0_[1]
    SLICE_X64Y69         LUT6 (Prop_lut6_I3_O)        0.124     1.080 r  vga/u2/speed_cnt[5]_i_9/O
                         net (fo=1, routed)           0.951     2.031    vga/u2/speed_cnt[5]_i_9_n_0
    SLICE_X60Y69         LUT5 (Prop_lut5_I2_O)        0.124     2.155 f  vga/u2/speed_cnt[5]_i_7/O
                         net (fo=20, routed)          1.019     3.174    vga/u2/speed_cnt[5]_i_7_n_0
    SLICE_X64Y70         LUT6 (Prop_lut6_I0_O)        0.124     3.298 r  vga/u2/logo_area1_carry__0_i_4/O
                         net (fo=4, routed)           1.106     4.404    vga/u2/logo_area1_carry__0_i_4_n_0
    SLICE_X65Y68         LUT5 (Prop_lut5_I4_O)        0.124     4.528 r  vga/u2/logo_area0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.528    vga/u2_n_34
    SLICE_X65Y68         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     4.985 r  vga/logo_area0_carry__0/CO[1]
                         net (fo=12, routed)          1.184     6.170    vga/u2/vga_data_reg[0]_0[0]
    SLICE_X65Y72         LUT6 (Prop_lut6_I3_O)        0.329     6.499 r  vga/u2/vga_data[0]_i_1/O
                         net (fo=1, routed)           0.000     6.499    vga/u2_n_20
    SLICE_X65Y72         FDRE                                         r  vga/vga_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_core rise edge)
                                                     40.000    40.000 r  
    T5                                                0.000    40.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    40.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.415    41.415 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.577    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.360 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.941    clk_gen_i0/clk_core_i0/inst/clk_out3_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.032 r  clk_gen_i0/clk_core_i0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.495    38.526    vga/clk_out3
    SLICE_X65Y72         FDRE                                         r  vga/vga_data_reg[0]/C
                         clock pessimism              0.576    39.103    
                         clock uncertainty           -0.095    39.008    
    SLICE_X65Y72         FDRE (Setup_fdre_C_D)        0.029    39.037    vga/vga_data_reg[0]
  -------------------------------------------------------------------
                         required time                         39.037    
                         arrival time                          -6.499    
  -------------------------------------------------------------------
                         slack                                 32.538    

Slack (MET) :             32.539ns  (required time - arrival time)
  Source:                 vga/u2/x_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vga_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_core rise@40.000ns - clk_out3_clk_core rise@0.000ns)
  Data Path Delay:        7.370ns  (logic 1.800ns (24.423%)  route 5.570ns (75.577%))
  Logic Levels:           6  (CARRY4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 38.526 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.719    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.242 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.580    clk_gen_i0/clk_core_i0/inst/clk_out3_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  clk_gen_i0/clk_core_i0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.615    -0.869    vga/u2/clk_out3
    SLICE_X64Y68         FDRE                                         r  vga/u2/x_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDRE (Prop_fdre_C_Q)         0.518    -0.351 f  vga/u2/x_cnt_reg[1]/Q
                         net (fo=13, routed)          1.307     0.956    vga/u2/x_cnt_reg_n_0_[1]
    SLICE_X64Y69         LUT6 (Prop_lut6_I3_O)        0.124     1.080 r  vga/u2/speed_cnt[5]_i_9/O
                         net (fo=1, routed)           0.951     2.031    vga/u2/speed_cnt[5]_i_9_n_0
    SLICE_X60Y69         LUT5 (Prop_lut5_I2_O)        0.124     2.155 f  vga/u2/speed_cnt[5]_i_7/O
                         net (fo=20, routed)          1.019     3.174    vga/u2/speed_cnt[5]_i_7_n_0
    SLICE_X64Y70         LUT6 (Prop_lut6_I0_O)        0.124     3.298 r  vga/u2/logo_area1_carry__0_i_4/O
                         net (fo=4, routed)           1.106     4.404    vga/u2/logo_area1_carry__0_i_4_n_0
    SLICE_X65Y68         LUT5 (Prop_lut5_I4_O)        0.124     4.528 r  vga/u2/logo_area0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.528    vga/u2_n_34
    SLICE_X65Y68         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     4.985 r  vga/logo_area0_carry__0/CO[1]
                         net (fo=12, routed)          1.186     6.172    vga/u2/vga_data_reg[0]_0[0]
    SLICE_X65Y72         LUT6 (Prop_lut6_I3_O)        0.329     6.501 r  vga/u2/vga_data[9]_i_1/O
                         net (fo=1, routed)           0.000     6.501    vga/u2_n_29
    SLICE_X65Y72         FDRE                                         r  vga/vga_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_core rise edge)
                                                     40.000    40.000 r  
    T5                                                0.000    40.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    40.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.415    41.415 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.577    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.360 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.941    clk_gen_i0/clk_core_i0/inst/clk_out3_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.032 r  clk_gen_i0/clk_core_i0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.495    38.526    vga/clk_out3
    SLICE_X65Y72         FDRE                                         r  vga/vga_data_reg[9]/C
                         clock pessimism              0.576    39.103    
                         clock uncertainty           -0.095    39.008    
    SLICE_X65Y72         FDRE (Setup_fdre_C_D)        0.032    39.040    vga/vga_data_reg[9]
  -------------------------------------------------------------------
                         required time                         39.040    
                         arrival time                          -6.501    
  -------------------------------------------------------------------
                         slack                                 32.539    

Slack (MET) :             32.540ns  (required time - arrival time)
  Source:                 vga/u2/x_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vga_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_core rise@40.000ns - clk_out3_clk_core rise@0.000ns)
  Data Path Delay:        7.368ns  (logic 1.800ns (24.429%)  route 5.568ns (75.571%))
  Logic Levels:           6  (CARRY4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 38.526 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.719    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.242 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.580    clk_gen_i0/clk_core_i0/inst/clk_out3_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  clk_gen_i0/clk_core_i0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.615    -0.869    vga/u2/clk_out3
    SLICE_X64Y68         FDRE                                         r  vga/u2/x_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDRE (Prop_fdre_C_Q)         0.518    -0.351 f  vga/u2/x_cnt_reg[1]/Q
                         net (fo=13, routed)          1.307     0.956    vga/u2/x_cnt_reg_n_0_[1]
    SLICE_X64Y69         LUT6 (Prop_lut6_I3_O)        0.124     1.080 r  vga/u2/speed_cnt[5]_i_9/O
                         net (fo=1, routed)           0.951     2.031    vga/u2/speed_cnt[5]_i_9_n_0
    SLICE_X60Y69         LUT5 (Prop_lut5_I2_O)        0.124     2.155 f  vga/u2/speed_cnt[5]_i_7/O
                         net (fo=20, routed)          1.019     3.174    vga/u2/speed_cnt[5]_i_7_n_0
    SLICE_X64Y70         LUT6 (Prop_lut6_I0_O)        0.124     3.298 r  vga/u2/logo_area1_carry__0_i_4/O
                         net (fo=4, routed)           1.106     4.404    vga/u2/logo_area1_carry__0_i_4_n_0
    SLICE_X65Y68         LUT5 (Prop_lut5_I4_O)        0.124     4.528 r  vga/u2/logo_area0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.528    vga/u2_n_34
    SLICE_X65Y68         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     4.985 r  vga/logo_area0_carry__0/CO[1]
                         net (fo=12, routed)          1.184     6.170    vga/u2/vga_data_reg[0]_0[0]
    SLICE_X65Y72         LUT6 (Prop_lut6_I3_O)        0.329     6.499 r  vga/u2/vga_data[4]_i_1/O
                         net (fo=1, routed)           0.000     6.499    vga/u2_n_24
    SLICE_X65Y72         FDRE                                         r  vga/vga_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_core rise edge)
                                                     40.000    40.000 r  
    T5                                                0.000    40.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    40.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.415    41.415 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.577    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.360 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.941    clk_gen_i0/clk_core_i0/inst/clk_out3_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.032 r  clk_gen_i0/clk_core_i0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.495    38.526    vga/clk_out3
    SLICE_X65Y72         FDRE                                         r  vga/vga_data_reg[4]/C
                         clock pessimism              0.576    39.103    
                         clock uncertainty           -0.095    39.008    
    SLICE_X65Y72         FDRE (Setup_fdre_C_D)        0.031    39.039    vga/vga_data_reg[4]
  -------------------------------------------------------------------
                         required time                         39.039    
                         arrival time                          -6.499    
  -------------------------------------------------------------------
                         slack                                 32.540    

Slack (MET) :             32.541ns  (required time - arrival time)
  Source:                 vga/u2/x_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vga_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_core rise@40.000ns - clk_out3_clk_core rise@0.000ns)
  Data Path Delay:        7.367ns  (logic 1.800ns (24.432%)  route 5.567ns (75.568%))
  Logic Levels:           6  (CARRY4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 38.526 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.719    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.242 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.580    clk_gen_i0/clk_core_i0/inst/clk_out3_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  clk_gen_i0/clk_core_i0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.615    -0.869    vga/u2/clk_out3
    SLICE_X64Y68         FDRE                                         r  vga/u2/x_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDRE (Prop_fdre_C_Q)         0.518    -0.351 f  vga/u2/x_cnt_reg[1]/Q
                         net (fo=13, routed)          1.307     0.956    vga/u2/x_cnt_reg_n_0_[1]
    SLICE_X64Y69         LUT6 (Prop_lut6_I3_O)        0.124     1.080 r  vga/u2/speed_cnt[5]_i_9/O
                         net (fo=1, routed)           0.951     2.031    vga/u2/speed_cnt[5]_i_9_n_0
    SLICE_X60Y69         LUT5 (Prop_lut5_I2_O)        0.124     2.155 f  vga/u2/speed_cnt[5]_i_7/O
                         net (fo=20, routed)          1.019     3.174    vga/u2/speed_cnt[5]_i_7_n_0
    SLICE_X64Y70         LUT6 (Prop_lut6_I0_O)        0.124     3.298 r  vga/u2/logo_area1_carry__0_i_4/O
                         net (fo=4, routed)           1.106     4.404    vga/u2/logo_area1_carry__0_i_4_n_0
    SLICE_X65Y68         LUT5 (Prop_lut5_I4_O)        0.124     4.528 r  vga/u2/logo_area0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.528    vga/u2_n_34
    SLICE_X65Y68         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     4.985 r  vga/logo_area0_carry__0/CO[1]
                         net (fo=12, routed)          1.183     6.169    vga/u2/vga_data_reg[0]_0[0]
    SLICE_X65Y72         LUT6 (Prop_lut6_I3_O)        0.329     6.498 r  vga/u2/vga_data[1]_i_1/O
                         net (fo=1, routed)           0.000     6.498    vga/u2_n_21
    SLICE_X65Y72         FDRE                                         r  vga/vga_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_core rise edge)
                                                     40.000    40.000 r  
    T5                                                0.000    40.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    40.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.415    41.415 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.577    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.360 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.941    clk_gen_i0/clk_core_i0/inst/clk_out3_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.032 r  clk_gen_i0/clk_core_i0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.495    38.526    vga/clk_out3
    SLICE_X65Y72         FDRE                                         r  vga/vga_data_reg[1]/C
                         clock pessimism              0.576    39.103    
                         clock uncertainty           -0.095    39.008    
    SLICE_X65Y72         FDRE (Setup_fdre_C_D)        0.031    39.039    vga/vga_data_reg[1]
  -------------------------------------------------------------------
                         required time                         39.039    
                         arrival time                          -6.498    
  -------------------------------------------------------------------
                         slack                                 32.541    

Slack (MET) :             32.748ns  (required time - arrival time)
  Source:                 vga/u2/x_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vga_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_core rise@40.000ns - clk_out3_clk_core rise@0.000ns)
  Data Path Delay:        7.208ns  (logic 2.311ns (32.061%)  route 4.897ns (67.939%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 38.526 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.719    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.242 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.580    clk_gen_i0/clk_core_i0/inst/clk_out3_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  clk_gen_i0/clk_core_i0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.615    -0.869    vga/u2/clk_out3
    SLICE_X64Y68         FDRE                                         r  vga/u2/x_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDRE (Prop_fdre_C_Q)         0.518    -0.351 f  vga/u2/x_cnt_reg[1]/Q
                         net (fo=13, routed)          1.307     0.956    vga/u2/x_cnt_reg_n_0_[1]
    SLICE_X64Y69         LUT6 (Prop_lut6_I3_O)        0.124     1.080 r  vga/u2/speed_cnt[5]_i_9/O
                         net (fo=1, routed)           0.951     2.031    vga/u2/speed_cnt[5]_i_9_n_0
    SLICE_X60Y69         LUT5 (Prop_lut5_I2_O)        0.124     2.155 f  vga/u2/speed_cnt[5]_i_7/O
                         net (fo=20, routed)          1.023     3.178    vga/u2/speed_cnt[5]_i_7_n_0
    SLICE_X64Y69         LUT5 (Prop_lut5_I0_O)        0.152     3.330 r  vga/u2/logo_area1_carry_i_9/O
                         net (fo=4, routed)           0.587     3.918    vga/u2/logo_area1_carry_i_9_n_0
    SLICE_X63Y69         LUT4 (Prop_lut4_I0_O)        0.348     4.266 r  vga/u2/logo_area1_carry_i_5/O
                         net (fo=1, routed)           0.000     4.266    vga/u2_n_6
    SLICE_X63Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.667 r  vga/logo_area1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.667    vga/logo_area1_carry_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.938 r  vga/logo_area1_carry__0/CO[0]
                         net (fo=12, routed)          1.028     5.966    vga/u2/vga_data_reg[0]_1[0]
    SLICE_X64Y72         LUT6 (Prop_lut6_I4_O)        0.373     6.339 r  vga/u2/vga_data[6]_i_1/O
                         net (fo=1, routed)           0.000     6.339    vga/u2_n_26
    SLICE_X64Y72         FDRE                                         r  vga/vga_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_core rise edge)
                                                     40.000    40.000 r  
    T5                                                0.000    40.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    40.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.415    41.415 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.577    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.360 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.941    clk_gen_i0/clk_core_i0/inst/clk_out3_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.032 r  clk_gen_i0/clk_core_i0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.495    38.526    vga/clk_out3
    SLICE_X64Y72         FDRE                                         r  vga/vga_data_reg[6]/C
                         clock pessimism              0.576    39.103    
                         clock uncertainty           -0.095    39.008    
    SLICE_X64Y72         FDRE (Setup_fdre_C_D)        0.079    39.087    vga/vga_data_reg[6]
  -------------------------------------------------------------------
                         required time                         39.087    
                         arrival time                          -6.339    
  -------------------------------------------------------------------
                         slack                                 32.748    

Slack (MET) :             32.768ns  (required time - arrival time)
  Source:                 vga/u2/x_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vga_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_core rise@40.000ns - clk_out3_clk_core rise@0.000ns)
  Data Path Delay:        7.189ns  (logic 1.800ns (25.038%)  route 5.389ns (74.962%))
  Logic Levels:           6  (CARRY4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 38.528 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.719    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.242 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.580    clk_gen_i0/clk_core_i0/inst/clk_out3_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  clk_gen_i0/clk_core_i0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.615    -0.869    vga/u2/clk_out3
    SLICE_X64Y68         FDRE                                         r  vga/u2/x_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDRE (Prop_fdre_C_Q)         0.518    -0.351 f  vga/u2/x_cnt_reg[1]/Q
                         net (fo=13, routed)          1.307     0.956    vga/u2/x_cnt_reg_n_0_[1]
    SLICE_X64Y69         LUT6 (Prop_lut6_I3_O)        0.124     1.080 r  vga/u2/speed_cnt[5]_i_9/O
                         net (fo=1, routed)           0.951     2.031    vga/u2/speed_cnt[5]_i_9_n_0
    SLICE_X60Y69         LUT5 (Prop_lut5_I2_O)        0.124     2.155 f  vga/u2/speed_cnt[5]_i_7/O
                         net (fo=20, routed)          1.019     3.174    vga/u2/speed_cnt[5]_i_7_n_0
    SLICE_X64Y70         LUT6 (Prop_lut6_I0_O)        0.124     3.298 r  vga/u2/logo_area1_carry__0_i_4/O
                         net (fo=4, routed)           1.106     4.404    vga/u2/logo_area1_carry__0_i_4_n_0
    SLICE_X65Y68         LUT5 (Prop_lut5_I4_O)        0.124     4.528 r  vga/u2/logo_area0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.528    vga/u2_n_34
    SLICE_X65Y68         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     4.985 r  vga/logo_area0_carry__0/CO[1]
                         net (fo=12, routed)          1.005     5.990    vga/u2/vga_data_reg[0]_0[0]
    SLICE_X64Y71         LUT6 (Prop_lut6_I3_O)        0.329     6.319 r  vga/u2/vga_data[11]_i_1/O
                         net (fo=1, routed)           0.000     6.319    vga/u2_n_31
    SLICE_X64Y71         FDRE                                         r  vga/vga_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_core rise edge)
                                                     40.000    40.000 r  
    T5                                                0.000    40.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    40.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.415    41.415 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.577    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.360 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.941    clk_gen_i0/clk_core_i0/inst/clk_out3_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.032 r  clk_gen_i0/clk_core_i0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.497    38.528    vga/clk_out3
    SLICE_X64Y71         FDRE                                         r  vga/vga_data_reg[11]/C
                         clock pessimism              0.576    39.105    
                         clock uncertainty           -0.095    39.010    
    SLICE_X64Y71         FDRE (Setup_fdre_C_D)        0.077    39.087    vga/vga_data_reg[11]
  -------------------------------------------------------------------
                         required time                         39.087    
                         arrival time                          -6.319    
  -------------------------------------------------------------------
                         slack                                 32.768    

Slack (MET) :             32.781ns  (required time - arrival time)
  Source:                 vga/u2/x_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vga_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_core rise@40.000ns - clk_out3_clk_core rise@0.000ns)
  Data Path Delay:        7.179ns  (logic 1.800ns (25.073%)  route 5.379ns (74.927%))
  Logic Levels:           6  (CARRY4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 38.528 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.719    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.242 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.580    clk_gen_i0/clk_core_i0/inst/clk_out3_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  clk_gen_i0/clk_core_i0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.615    -0.869    vga/u2/clk_out3
    SLICE_X64Y68         FDRE                                         r  vga/u2/x_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDRE (Prop_fdre_C_Q)         0.518    -0.351 f  vga/u2/x_cnt_reg[1]/Q
                         net (fo=13, routed)          1.307     0.956    vga/u2/x_cnt_reg_n_0_[1]
    SLICE_X64Y69         LUT6 (Prop_lut6_I3_O)        0.124     1.080 r  vga/u2/speed_cnt[5]_i_9/O
                         net (fo=1, routed)           0.951     2.031    vga/u2/speed_cnt[5]_i_9_n_0
    SLICE_X60Y69         LUT5 (Prop_lut5_I2_O)        0.124     2.155 f  vga/u2/speed_cnt[5]_i_7/O
                         net (fo=20, routed)          1.019     3.174    vga/u2/speed_cnt[5]_i_7_n_0
    SLICE_X64Y70         LUT6 (Prop_lut6_I0_O)        0.124     3.298 r  vga/u2/logo_area1_carry__0_i_4/O
                         net (fo=4, routed)           1.106     4.404    vga/u2/logo_area1_carry__0_i_4_n_0
    SLICE_X65Y68         LUT5 (Prop_lut5_I4_O)        0.124     4.528 r  vga/u2/logo_area0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.528    vga/u2_n_34
    SLICE_X65Y68         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     4.985 r  vga/logo_area0_carry__0/CO[1]
                         net (fo=12, routed)          0.995     5.980    vga/u2/vga_data_reg[0]_0[0]
    SLICE_X64Y71         LUT6 (Prop_lut6_I3_O)        0.329     6.309 r  vga/u2/vga_data[5]_i_1/O
                         net (fo=1, routed)           0.000     6.309    vga/u2_n_25
    SLICE_X64Y71         FDRE                                         r  vga/vga_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_core rise edge)
                                                     40.000    40.000 r  
    T5                                                0.000    40.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    40.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.415    41.415 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.577    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.360 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.941    clk_gen_i0/clk_core_i0/inst/clk_out3_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.032 r  clk_gen_i0/clk_core_i0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.497    38.528    vga/clk_out3
    SLICE_X64Y71         FDRE                                         r  vga/vga_data_reg[5]/C
                         clock pessimism              0.576    39.105    
                         clock uncertainty           -0.095    39.010    
    SLICE_X64Y71         FDRE (Setup_fdre_C_D)        0.081    39.091    vga/vga_data_reg[5]
  -------------------------------------------------------------------
                         required time                         39.091    
                         arrival time                          -6.309    
  -------------------------------------------------------------------
                         slack                                 32.781    

Slack (MET) :             32.790ns  (required time - arrival time)
  Source:                 vga/u2/x_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vga_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_core rise@40.000ns - clk_out3_clk_core rise@0.000ns)
  Data Path Delay:        7.164ns  (logic 1.800ns (25.125%)  route 5.364ns (74.875%))
  Logic Levels:           6  (CARRY4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 38.526 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.719    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.242 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.580    clk_gen_i0/clk_core_i0/inst/clk_out3_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  clk_gen_i0/clk_core_i0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.615    -0.869    vga/u2/clk_out3
    SLICE_X64Y68         FDRE                                         r  vga/u2/x_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDRE (Prop_fdre_C_Q)         0.518    -0.351 f  vga/u2/x_cnt_reg[1]/Q
                         net (fo=13, routed)          1.307     0.956    vga/u2/x_cnt_reg_n_0_[1]
    SLICE_X64Y69         LUT6 (Prop_lut6_I3_O)        0.124     1.080 r  vga/u2/speed_cnt[5]_i_9/O
                         net (fo=1, routed)           0.951     2.031    vga/u2/speed_cnt[5]_i_9_n_0
    SLICE_X60Y69         LUT5 (Prop_lut5_I2_O)        0.124     2.155 f  vga/u2/speed_cnt[5]_i_7/O
                         net (fo=20, routed)          1.019     3.174    vga/u2/speed_cnt[5]_i_7_n_0
    SLICE_X64Y70         LUT6 (Prop_lut6_I0_O)        0.124     3.298 r  vga/u2/logo_area1_carry__0_i_4/O
                         net (fo=4, routed)           1.106     4.404    vga/u2/logo_area1_carry__0_i_4_n_0
    SLICE_X65Y68         LUT5 (Prop_lut5_I4_O)        0.124     4.528 r  vga/u2/logo_area0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.528    vga/u2_n_34
    SLICE_X65Y68         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     4.985 r  vga/logo_area0_carry__0/CO[1]
                         net (fo=12, routed)          0.980     5.966    vga/u2/vga_data_reg[0]_0[0]
    SLICE_X64Y72         LUT6 (Prop_lut6_I3_O)        0.329     6.295 r  vga/u2/vga_data[10]_i_1/O
                         net (fo=1, routed)           0.000     6.295    vga/u2_n_30
    SLICE_X64Y72         FDRE                                         r  vga/vga_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_core rise edge)
                                                     40.000    40.000 r  
    T5                                                0.000    40.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    40.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.415    41.415 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.577    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.360 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.941    clk_gen_i0/clk_core_i0/inst/clk_out3_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.032 r  clk_gen_i0/clk_core_i0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.495    38.526    vga/clk_out3
    SLICE_X64Y72         FDRE                                         r  vga/vga_data_reg[10]/C
                         clock pessimism              0.576    39.103    
                         clock uncertainty           -0.095    39.008    
    SLICE_X64Y72         FDRE (Setup_fdre_C_D)        0.077    39.085    vga/vga_data_reg[10]
  -------------------------------------------------------------------
                         required time                         39.085    
                         arrival time                          -6.295    
  -------------------------------------------------------------------
                         slack                                 32.790    

Slack (MET) :             32.797ns  (required time - arrival time)
  Source:                 vga/u2/x_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vga_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_core rise@40.000ns - clk_out3_clk_core rise@0.000ns)
  Data Path Delay:        7.161ns  (logic 1.800ns (25.135%)  route 5.361ns (74.865%))
  Logic Levels:           6  (CARRY4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 38.526 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.719    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.242 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.580    clk_gen_i0/clk_core_i0/inst/clk_out3_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  clk_gen_i0/clk_core_i0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.615    -0.869    vga/u2/clk_out3
    SLICE_X64Y68         FDRE                                         r  vga/u2/x_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDRE (Prop_fdre_C_Q)         0.518    -0.351 f  vga/u2/x_cnt_reg[1]/Q
                         net (fo=13, routed)          1.307     0.956    vga/u2/x_cnt_reg_n_0_[1]
    SLICE_X64Y69         LUT6 (Prop_lut6_I3_O)        0.124     1.080 r  vga/u2/speed_cnt[5]_i_9/O
                         net (fo=1, routed)           0.951     2.031    vga/u2/speed_cnt[5]_i_9_n_0
    SLICE_X60Y69         LUT5 (Prop_lut5_I2_O)        0.124     2.155 f  vga/u2/speed_cnt[5]_i_7/O
                         net (fo=20, routed)          1.019     3.174    vga/u2/speed_cnt[5]_i_7_n_0
    SLICE_X64Y70         LUT6 (Prop_lut6_I0_O)        0.124     3.298 r  vga/u2/logo_area1_carry__0_i_4/O
                         net (fo=4, routed)           1.106     4.404    vga/u2/logo_area1_carry__0_i_4_n_0
    SLICE_X65Y68         LUT5 (Prop_lut5_I4_O)        0.124     4.528 r  vga/u2/logo_area0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.528    vga/u2_n_34
    SLICE_X65Y68         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     4.985 r  vga/logo_area0_carry__0/CO[1]
                         net (fo=12, routed)          0.977     5.963    vga/u2/vga_data_reg[0]_0[0]
    SLICE_X64Y72         LUT6 (Prop_lut6_I3_O)        0.329     6.292 r  vga/u2/vga_data[2]_i_1/O
                         net (fo=1, routed)           0.000     6.292    vga/u2_n_22
    SLICE_X64Y72         FDRE                                         r  vga/vga_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_core rise edge)
                                                     40.000    40.000 r  
    T5                                                0.000    40.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    40.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.415    41.415 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.577    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.360 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.941    clk_gen_i0/clk_core_i0/inst/clk_out3_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.032 r  clk_gen_i0/clk_core_i0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.495    38.526    vga/clk_out3
    SLICE_X64Y72         FDRE                                         r  vga/vga_data_reg[2]/C
                         clock pessimism              0.576    39.103    
                         clock uncertainty           -0.095    39.008    
    SLICE_X64Y72         FDRE (Setup_fdre_C_D)        0.081    39.089    vga/vga_data_reg[2]
  -------------------------------------------------------------------
                         required time                         39.089    
                         arrival time                          -6.292    
  -------------------------------------------------------------------
                         slack                                 32.797    

Slack (MET) :             32.933ns  (required time - arrival time)
  Source:                 vga/u2/x_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vga_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_core rise@40.000ns - clk_out3_clk_core rise@0.000ns)
  Data Path Delay:        7.026ns  (logic 1.800ns (25.619%)  route 5.226ns (74.381%))
  Logic Levels:           6  (CARRY4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 38.528 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.719    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.242 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.580    clk_gen_i0/clk_core_i0/inst/clk_out3_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  clk_gen_i0/clk_core_i0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.615    -0.869    vga/u2/clk_out3
    SLICE_X64Y68         FDRE                                         r  vga/u2/x_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDRE (Prop_fdre_C_Q)         0.518    -0.351 f  vga/u2/x_cnt_reg[1]/Q
                         net (fo=13, routed)          1.307     0.956    vga/u2/x_cnt_reg_n_0_[1]
    SLICE_X64Y69         LUT6 (Prop_lut6_I3_O)        0.124     1.080 r  vga/u2/speed_cnt[5]_i_9/O
                         net (fo=1, routed)           0.951     2.031    vga/u2/speed_cnt[5]_i_9_n_0
    SLICE_X60Y69         LUT5 (Prop_lut5_I2_O)        0.124     2.155 f  vga/u2/speed_cnt[5]_i_7/O
                         net (fo=20, routed)          1.019     3.174    vga/u2/speed_cnt[5]_i_7_n_0
    SLICE_X64Y70         LUT6 (Prop_lut6_I0_O)        0.124     3.298 r  vga/u2/logo_area1_carry__0_i_4/O
                         net (fo=4, routed)           1.106     4.404    vga/u2/logo_area1_carry__0_i_4_n_0
    SLICE_X65Y68         LUT5 (Prop_lut5_I4_O)        0.124     4.528 r  vga/u2/logo_area0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.528    vga/u2_n_34
    SLICE_X65Y68         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     4.985 r  vga/logo_area0_carry__0/CO[1]
                         net (fo=12, routed)          0.842     5.827    vga/u2/vga_data_reg[0]_0[0]
    SLICE_X64Y71         LUT6 (Prop_lut6_I3_O)        0.329     6.156 r  vga/u2/vga_data[7]_i_1/O
                         net (fo=1, routed)           0.000     6.156    vga/u2_n_27
    SLICE_X64Y71         FDRE                                         r  vga/vga_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_core rise edge)
                                                     40.000    40.000 r  
    T5                                                0.000    40.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    40.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.415    41.415 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.577    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.360 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.941    clk_gen_i0/clk_core_i0/inst/clk_out3_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.032 r  clk_gen_i0/clk_core_i0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.497    38.528    vga/clk_out3
    SLICE_X64Y71         FDRE                                         r  vga/vga_data_reg[7]/C
                         clock pessimism              0.576    39.105    
                         clock uncertainty           -0.095    39.010    
    SLICE_X64Y71         FDRE (Setup_fdre_C_D)        0.079    39.089    vga/vga_data_reg[7]
  -------------------------------------------------------------------
                         required time                         39.089    
                         arrival time                          -6.156    
  -------------------------------------------------------------------
                         slack                                 32.933    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 vga/speed_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/speed_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_core rise@0.000ns - clk_out3_clk_core rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.068%)  route 0.124ns (39.932%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.694    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.666 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.180    clk_gen_i0/clk_core_i0/inst/clk_out3_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.154 r  clk_gen_i0/clk_core_i0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.588    -0.566    vga/clk_out3
    SLICE_X61Y65         FDRE                                         r  vga/speed_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  vga/speed_cnt_reg[1]/Q
                         net (fo=5, routed)           0.124    -0.301    vga/speed_cnt_reg_n_0_[1]
    SLICE_X61Y65         LUT6 (Prop_lut6_I3_O)        0.045    -0.256 r  vga/speed_cnt[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.256    vga/p_0_in__1[5]
    SLICE_X61Y65         FDRE                                         r  vga/speed_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.922    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.221 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.691    clk_gen_i0/clk_core_i0/inst/clk_out3_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.662 r  clk_gen_i0/clk_core_i0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.855    -0.806    vga/clk_out3
    SLICE_X61Y65         FDRE                                         r  vga/speed_cnt_reg[5]/C
                         clock pessimism              0.240    -0.566    
    SLICE_X61Y65         FDRE (Hold_fdre_C_D)         0.092    -0.474    vga/speed_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 vga/u2/y_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/u2/y_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_core rise@0.000ns - clk_out3_clk_core rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.189ns (55.186%)  route 0.153ns (44.814%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.694    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.666 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.180    clk_gen_i0/clk_core_i0/inst/clk_out3_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.154 r  clk_gen_i0/clk_core_i0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.583    -0.571    vga/u2/clk_out3
    SLICE_X59Y70         FDRE                                         r  vga/u2/y_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  vga/u2/y_cnt_reg[7]/Q
                         net (fo=9, routed)           0.153    -0.277    vga/u2/y_cnt_reg[7]
    SLICE_X58Y70         LUT5 (Prop_lut5_I2_O)        0.048    -0.229 r  vga/u2/y_cnt[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.229    vga/u2/p_0_in__0[9]
    SLICE_X58Y70         FDRE                                         r  vga/u2/y_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.922    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.221 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.691    clk_gen_i0/clk_core_i0/inst/clk_out3_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.662 r  clk_gen_i0/clk_core_i0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.850    -0.811    vga/u2/clk_out3
    SLICE_X58Y70         FDRE                                         r  vga/u2/y_cnt_reg[9]/C
                         clock pessimism              0.253    -0.558    
    SLICE_X58Y70         FDRE (Hold_fdre_C_D)         0.105    -0.453    vga/u2/y_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 vga/u2/y_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/u2/y_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_core rise@0.000ns - clk_out3_clk_core rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.431%)  route 0.144ns (43.570%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.694    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.666 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.180    clk_gen_i0/clk_core_i0/inst/clk_out3_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.154 r  clk_gen_i0/clk_core_i0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.584    -0.570    vga/u2/clk_out3
    SLICE_X61Y69         FDRE                                         r  vga/u2/y_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  vga/u2/y_cnt_reg[3]/Q
                         net (fo=13, routed)          0.144    -0.285    vga/u2/y_cnt_reg[3]
    SLICE_X61Y69         LUT6 (Prop_lut6_I3_O)        0.045    -0.240 r  vga/u2/y_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    vga/u2/y_cnt[3]_i_1_n_0
    SLICE_X61Y69         FDRE                                         r  vga/u2/y_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.922    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.221 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.691    clk_gen_i0/clk_core_i0/inst/clk_out3_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.662 r  clk_gen_i0/clk_core_i0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.851    -0.810    vga/u2/clk_out3
    SLICE_X61Y69         FDRE                                         r  vga/u2/y_cnt_reg[3]/C
                         clock pessimism              0.240    -0.570    
    SLICE_X61Y69         FDRE (Hold_fdre_C_D)         0.092    -0.478    vga/u2/y_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 vga/u2/x_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/u2/x_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_core rise@0.000ns - clk_out3_clk_core rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.112%)  route 0.145ns (43.888%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.694    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.666 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.180    clk_gen_i0/clk_core_i0/inst/clk_out3_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.154 r  clk_gen_i0/clk_core_i0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.583    -0.571    vga/u2/clk_out3
    SLICE_X61Y70         FDRE                                         r  vga/u2/x_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  vga/u2/x_cnt_reg[9]/Q
                         net (fo=6, routed)           0.145    -0.285    vga/u2/x_cnt_reg_n_0_[9]
    SLICE_X61Y70         LUT6 (Prop_lut6_I5_O)        0.045    -0.240 r  vga/u2/x_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    vga/u2/x_cnt[9]
    SLICE_X61Y70         FDRE                                         r  vga/u2/x_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.922    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.221 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.691    clk_gen_i0/clk_core_i0/inst/clk_out3_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.662 r  clk_gen_i0/clk_core_i0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.850    -0.811    vga/u2/clk_out3
    SLICE_X61Y70         FDRE                                         r  vga/u2/x_cnt_reg[9]/C
                         clock pessimism              0.240    -0.571    
    SLICE_X61Y70         FDRE (Hold_fdre_C_D)         0.092    -0.479    vga/u2/x_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 vga/u2/y_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/u2/y_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_core rise@0.000ns - clk_out3_clk_core rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.694    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.666 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.180    clk_gen_i0/clk_core_i0/inst/clk_out3_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.154 r  clk_gen_i0/clk_core_i0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.584    -0.570    vga/u2/clk_out3
    SLICE_X59Y69         FDRE                                         r  vga/u2/y_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  vga/u2/y_cnt_reg[4]/Q
                         net (fo=9, routed)           0.167    -0.262    vga/u2/y_cnt_reg[4]
    SLICE_X58Y68         LUT6 (Prop_lut6_I5_O)        0.045    -0.217 r  vga/u2/y_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    vga/u2/y_cnt[6]_i_1_n_0
    SLICE_X58Y68         FDRE                                         r  vga/u2/y_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.922    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.221 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.691    clk_gen_i0/clk_core_i0/inst/clk_out3_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.662 r  clk_gen_i0/clk_core_i0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.853    -0.809    vga/u2/clk_out3
    SLICE_X58Y68         FDRE                                         r  vga/u2/y_cnt_reg[6]/C
                         clock pessimism              0.254    -0.555    
    SLICE_X58Y68         FDRE (Hold_fdre_C_D)         0.092    -0.463    vga/u2/y_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 vga/u2/y_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/u2/y_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_core rise@0.000ns - clk_out3_clk_core rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.565%)  route 0.168ns (47.435%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.694    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.666 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.180    clk_gen_i0/clk_core_i0/inst/clk_out3_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.154 r  clk_gen_i0/clk_core_i0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.584    -0.570    vga/u2/clk_out3
    SLICE_X59Y69         FDRE                                         r  vga/u2/y_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  vga/u2/y_cnt_reg[4]/Q
                         net (fo=9, routed)           0.168    -0.261    vga/u2/y_cnt_reg[4]
    SLICE_X58Y68         LUT6 (Prop_lut6_I1_O)        0.045    -0.216 r  vga/u2/y_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    vga/u2/y_cnt[5]_i_1_n_0
    SLICE_X58Y68         FDRE                                         r  vga/u2/y_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.922    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.221 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.691    clk_gen_i0/clk_core_i0/inst/clk_out3_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.662 r  clk_gen_i0/clk_core_i0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.853    -0.809    vga/u2/clk_out3
    SLICE_X58Y68         FDRE                                         r  vga/u2/y_cnt_reg[5]/C
                         clock pessimism              0.254    -0.555    
    SLICE_X58Y68         FDRE (Hold_fdre_C_D)         0.092    -0.463    vga/u2/y_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 vga/u2/x_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/u2/x_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_core rise@0.000ns - clk_out3_clk_core rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.212ns (54.671%)  route 0.176ns (45.329%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.694    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.666 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.180    clk_gen_i0/clk_core_i0/inst/clk_out3_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.154 r  clk_gen_i0/clk_core_i0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.586    -0.568    vga/u2/clk_out3
    SLICE_X64Y68         FDRE                                         r  vga/u2/x_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  vga/u2/x_cnt_reg[2]/Q
                         net (fo=12, routed)          0.176    -0.228    vga/u2/x_cnt_reg_n_0_[2]
    SLICE_X64Y68         LUT4 (Prop_lut4_I3_O)        0.048    -0.180 r  vga/u2/x_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.180    vga/u2/x_cnt[3]
    SLICE_X64Y68         FDRE                                         r  vga/u2/x_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.922    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.221 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.691    clk_gen_i0/clk_core_i0/inst/clk_out3_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.662 r  clk_gen_i0/clk_core_i0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.854    -0.807    vga/u2/clk_out3
    SLICE_X64Y68         FDRE                                         r  vga/u2/x_cnt_reg[3]/C
                         clock pessimism              0.239    -0.568    
    SLICE_X64Y68         FDRE (Hold_fdre_C_D)         0.131    -0.437    vga/u2/x_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 vga/speed_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/u3/q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_core rise@0.000ns - clk_out3_clk_core rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.756%)  route 0.223ns (61.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.694    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.666 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.180    clk_gen_i0/clk_core_i0/inst/clk_out3_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.154 r  clk_gen_i0/clk_core_i0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.588    -0.566    vga/clk_out3
    SLICE_X61Y65         FDRE                                         r  vga/speed_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  vga/speed_cnt_reg[5]/Q
                         net (fo=2, routed)           0.223    -0.202    vga/u3/sig_in
    SLICE_X65Y66         FDRE                                         r  vga/u3/q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.922    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.221 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.691    clk_gen_i0/clk_core_i0/inst/clk_out3_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.662 r  clk_gen_i0/clk_core_i0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.856    -0.805    vga/u3/clk_out3
    SLICE_X65Y66         FDRE                                         r  vga/u3/q1_reg/C
                         clock pessimism              0.274    -0.531    
    SLICE_X65Y66         FDRE (Hold_fdre_C_D)         0.070    -0.461    vga/u3/q1_reg
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 vga/u2/x_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/u2/x_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_core rise@0.000ns - clk_out3_clk_core rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.209ns (54.317%)  route 0.176ns (45.683%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.694    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.666 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.180    clk_gen_i0/clk_core_i0/inst/clk_out3_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.154 r  clk_gen_i0/clk_core_i0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.586    -0.568    vga/u2/clk_out3
    SLICE_X64Y68         FDRE                                         r  vga/u2/x_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  vga/u2/x_cnt_reg[2]/Q
                         net (fo=12, routed)          0.176    -0.228    vga/u2/x_cnt_reg_n_0_[2]
    SLICE_X64Y68         LUT3 (Prop_lut3_I0_O)        0.045    -0.183 r  vga/u2/x_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    vga/u2/x_cnt[2]
    SLICE_X64Y68         FDRE                                         r  vga/u2/x_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.922    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.221 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.691    clk_gen_i0/clk_core_i0/inst/clk_out3_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.662 r  clk_gen_i0/clk_core_i0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.854    -0.807    vga/u2/clk_out3
    SLICE_X64Y68         FDRE                                         r  vga/u2/x_cnt_reg[2]/C
                         clock pessimism              0.239    -0.568    
    SLICE_X64Y68         FDRE (Hold_fdre_C_D)         0.121    -0.447    vga/u2/x_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 vga/u2/x_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/u2/x_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_core rise@0.000ns - clk_out3_clk_core rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.694    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.666 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.180    clk_gen_i0/clk_core_i0/inst/clk_out3_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.154 r  clk_gen_i0/clk_core_i0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.585    -0.569    vga/u2/clk_out3
    SLICE_X65Y69         FDRE                                         r  vga/u2/x_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.428 f  vga/u2/x_cnt_reg[0]/Q
                         net (fo=14, routed)          0.181    -0.247    vga/u2/x_cnt_reg_n_0_[0]
    SLICE_X65Y69         LUT1 (Prop_lut1_I0_O)        0.045    -0.202 r  vga/u2/x_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    vga/u2/x_cnt[0]
    SLICE_X65Y69         FDRE                                         r  vga/u2/x_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.922    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.221 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.691    clk_gen_i0/clk_core_i0/inst/clk_out3_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.662 r  clk_gen_i0/clk_core_i0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.853    -0.808    vga/u2/clk_out3
    SLICE_X65Y69         FDRE                                         r  vga/u2/x_cnt_reg[0]/C
                         clock pessimism              0.239    -0.569    
    SLICE_X65Y69         FDRE (Hold_fdre_C_D)         0.092    -0.477    vga/u2/x_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_core
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2    clk_gen_i0/clk_core_i0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X60Y66     vga/flag_add_sub_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X64Y66     vga/flag_add_sub_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X64Y66     vga/logo_x_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X63Y66     vga/logo_x_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X63Y66     vga/logo_x_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X63Y66     vga/logo_x_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X63Y66     vga/logo_x_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X63Y67     vga/logo_x_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y66     vga/flag_add_sub_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y66     vga/flag_add_sub_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y66     vga/logo_x_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y66     vga/logo_x_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y66     vga/logo_x_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y66     vga/logo_x_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y66     vga/logo_x_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y67     vga/logo_x_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y67     vga/logo_x_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y67     vga/logo_x_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y66     vga/flag_add_sub_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y66     vga/flag_add_sub_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y66     vga/flag_add_sub_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y66     vga/flag_add_sub_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y66     vga/logo_x_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y66     vga/logo_x_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y66     vga/logo_x_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y66     vga/logo_x_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y66     vga/logo_x_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y66     vga/logo_x_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_core
  To Clock:  clkfbout_clk_core

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_core
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    clk_gen_i0/clk_core_i0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_core
  To Clock:  clk_out1_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        8.626ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.626ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.160ns  (logic 0.478ns (41.217%)  route 0.682ns (58.783%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y57                                      0.000     0.000 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X56Y57         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.682     1.160    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X60Y57         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X60Y57         FDRE (Setup_fdre_C_D)       -0.214     9.786    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.786    
                         arrival time                          -1.160    
  -------------------------------------------------------------------
                         slack                                  8.626    

Slack (MET) :             8.651ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.084ns  (logic 0.478ns (44.102%)  route 0.606ns (55.898%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58                                      0.000     0.000 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X60Y58         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.606     1.084    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X61Y58         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X61Y58         FDRE (Setup_fdre_C_D)       -0.265     9.735    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          9.735    
                         arrival time                          -1.084    
  -------------------------------------------------------------------
                         slack                                  8.651    

Slack (MET) :             8.672ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.062ns  (logic 0.478ns (45.026%)  route 0.584ns (54.974%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58                                      0.000     0.000 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X60Y58         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.584     1.062    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X59Y59         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X59Y59         FDRE (Setup_fdre_C_D)       -0.266     9.734    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.734    
                         arrival time                          -1.062    
  -------------------------------------------------------------------
                         slack                                  8.672    

Slack (MET) :             8.745ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.210ns  (logic 0.518ns (42.819%)  route 0.692ns (57.181%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58                                      0.000     0.000 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X60Y58         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.692     1.210    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X60Y57         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X60Y57         FDRE (Setup_fdre_C_D)       -0.045     9.955    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.955    
                         arrival time                          -1.210    
  -------------------------------------------------------------------
                         slack                                  8.745    

Slack (MET) :             8.775ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.003ns  (logic 0.478ns (47.642%)  route 0.525ns (52.358%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y57                                      0.000     0.000 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X56Y57         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.525     1.003    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X60Y57         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X60Y57         FDRE (Setup_fdre_C_D)       -0.222     9.778    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.778    
                         arrival time                          -1.003    
  -------------------------------------------------------------------
                         slack                                  8.775    

Slack (MET) :             8.780ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.948ns  (logic 0.478ns (50.443%)  route 0.470ns (49.557%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58                                      0.000     0.000 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X60Y58         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.470     0.948    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X61Y57         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X61Y57         FDRE (Setup_fdre_C_D)       -0.272     9.728    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.728    
                         arrival time                          -0.948    
  -------------------------------------------------------------------
                         slack                                  8.780    

Slack (MET) :             8.799ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.106ns  (logic 0.518ns (46.828%)  route 0.588ns (53.172%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58                                      0.000     0.000 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X60Y58         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.588     1.106    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X61Y58         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X61Y58         FDRE (Setup_fdre_C_D)       -0.095     9.905    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.106    
  -------------------------------------------------------------------
                         slack                                  8.799    

Slack (MET) :             8.804ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.103ns  (logic 0.518ns (46.955%)  route 0.585ns (53.045%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58                                      0.000     0.000 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X60Y58         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.585     1.103    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X61Y58         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X61Y58         FDRE (Setup_fdre_C_D)       -0.093     9.907    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.103    
  -------------------------------------------------------------------
                         slack                                  8.804    

Slack (MET) :             8.849ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.056ns  (logic 0.518ns (49.057%)  route 0.538ns (50.943%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y57                                      0.000     0.000 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X56Y57         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.538     1.056    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X58Y55         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X58Y55         FDRE (Setup_fdre_C_D)       -0.095     9.905    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.056    
  -------------------------------------------------------------------
                         slack                                  8.849    

Slack (MET) :             8.904ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.049ns  (logic 0.518ns (49.367%)  route 0.531ns (50.633%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y57                                      0.000     0.000 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X56Y57         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.531     1.049    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X60Y57         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X60Y57         FDRE (Setup_fdre_C_D)       -0.047     9.953    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.049    
  -------------------------------------------------------------------
                         slack                                  8.904    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_core
  To Clock:  clk_out2_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        6.953ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.953ns  (required time - arrival time)
  Source:                 cmd_parse_i0/bt_data32_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_1/digit_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        2.679ns  (logic 0.715ns (26.686%)  route 1.964ns (73.314%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 8.527 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.719    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.242 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.580    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.613    -0.871    cmd_parse_i0/CLK
    SLICE_X62Y70         FDRE                                         r  cmd_parse_i0/bt_data32_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y70         FDRE (Prop_fdre_C_Q)         0.419    -0.452 r  cmd_parse_i0/bt_data32_reg[1]/Q
                         net (fo=1, routed)           1.964     1.512    cmd_parse_i0/bt_data32[1]
    SLICE_X61Y71         LUT6 (Prop_lut6_I1_O)        0.296     1.808 r  cmd_parse_i0/digit[1]_i_1/O
                         net (fo=1, routed)           0.000     1.808    seg7_1/D[1]
    SLICE_X61Y71         FDRE                                         r  seg7_1/digit_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    T5                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.415    11.415 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.577    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.360 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.941    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.032 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.496     8.527    seg7_1/clk_out2
    SLICE_X61Y71         FDRE                                         r  seg7_1/digit_reg[1]/C
                         clock pessimism              0.399     8.926    
                         clock uncertainty           -0.194     8.732    
    SLICE_X61Y71         FDRE (Setup_fdre_C_D)        0.029     8.761    seg7_1/digit_reg[1]
  -------------------------------------------------------------------
                         required time                          8.761    
                         arrival time                          -1.808    
  -------------------------------------------------------------------
                         slack                                  6.953    

Slack (MET) :             7.203ns  (required time - arrival time)
  Source:                 cmd_parse_i0/bt_data32_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_0/digit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        2.436ns  (logic 0.580ns (23.807%)  route 1.856ns (76.193%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 8.527 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.719    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.242 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.580    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.608    -0.876    cmd_parse_i0/CLK
    SLICE_X61Y72         FDRE                                         r  cmd_parse_i0/bt_data32_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y72         FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  cmd_parse_i0/bt_data32_reg[24]/Q
                         net (fo=1, routed)           1.856     1.436    cmd_parse_i0/bt_data32[24]
    SLICE_X61Y71         LUT6 (Prop_lut6_I1_O)        0.124     1.560 r  cmd_parse_i0/digit[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.560    seg7_0/D[0]
    SLICE_X61Y71         FDRE                                         r  seg7_0/digit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    T5                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.415    11.415 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.577    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.360 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.941    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.032 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.496     8.527    seg7_0/clk_out2
    SLICE_X61Y71         FDRE                                         r  seg7_0/digit_reg[0]/C
                         clock pessimism              0.399     8.926    
                         clock uncertainty           -0.194     8.732    
    SLICE_X61Y71         FDRE (Setup_fdre_C_D)        0.031     8.763    seg7_0/digit_reg[0]
  -------------------------------------------------------------------
                         required time                          8.763    
                         arrival time                          -1.560    
  -------------------------------------------------------------------
                         slack                                  7.203    

Slack (MET) :             7.221ns  (required time - arrival time)
  Source:                 cmd_parse_i0/bt_data32_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_0/digit_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        2.416ns  (logic 0.718ns (29.723%)  route 1.698ns (70.277%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 8.528 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.719    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.242 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.580    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.609    -0.875    cmd_parse_i0/CLK
    SLICE_X63Y72         FDRE                                         r  cmd_parse_i0/bt_data32_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y72         FDRE (Prop_fdre_C_Q)         0.419    -0.456 r  cmd_parse_i0/bt_data32_reg[29]/Q
                         net (fo=1, routed)           1.698     1.241    cmd_parse_i0/bt_data32[29]
    SLICE_X63Y71         LUT6 (Prop_lut6_I0_O)        0.299     1.540 r  cmd_parse_i0/digit[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.540    seg7_0/D[1]
    SLICE_X63Y71         FDRE                                         r  seg7_0/digit_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    T5                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.415    11.415 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.577    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.360 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.941    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.032 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.497     8.528    seg7_0/clk_out2
    SLICE_X63Y71         FDRE                                         r  seg7_0/digit_reg[1]/C
                         clock pessimism              0.399     8.927    
                         clock uncertainty           -0.194     8.733    
    SLICE_X63Y71         FDRE (Setup_fdre_C_D)        0.029     8.762    seg7_0/digit_reg[1]
  -------------------------------------------------------------------
                         required time                          8.762    
                         arrival time                          -1.540    
  -------------------------------------------------------------------
                         slack                                  7.221    

Slack (MET) :             7.230ns  (required time - arrival time)
  Source:                 cmd_parse_i0/bt_data32_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_1/digit_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        2.406ns  (logic 0.716ns (29.761%)  route 1.690ns (70.239%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 8.528 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.719    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.242 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.580    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.612    -0.872    cmd_parse_i0/CLK
    SLICE_X62Y71         FDRE                                         r  cmd_parse_i0/bt_data32_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y71         FDRE (Prop_fdre_C_Q)         0.419    -0.453 r  cmd_parse_i0/bt_data32_reg[6]/Q
                         net (fo=1, routed)           1.690     1.236    cmd_parse_i0/bt_data32[6]
    SLICE_X63Y71         LUT6 (Prop_lut6_I5_O)        0.297     1.533 r  cmd_parse_i0/digit[2]_i_1/O
                         net (fo=1, routed)           0.000     1.533    seg7_1/D[2]
    SLICE_X63Y71         FDRE                                         r  seg7_1/digit_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    T5                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.415    11.415 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.577    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.360 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.941    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.032 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.497     8.528    seg7_1/clk_out2
    SLICE_X63Y71         FDRE                                         r  seg7_1/digit_reg[2]/C
                         clock pessimism              0.399     8.927    
                         clock uncertainty           -0.194     8.733    
    SLICE_X63Y71         FDRE (Setup_fdre_C_D)        0.031     8.764    seg7_1/digit_reg[2]
  -------------------------------------------------------------------
                         required time                          8.764    
                         arrival time                          -1.533    
  -------------------------------------------------------------------
                         slack                                  7.230    

Slack (MET) :             7.232ns  (required time - arrival time)
  Source:                 cmd_parse_i0/bt_data32_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_0/digit_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        2.407ns  (logic 0.580ns (24.096%)  route 1.827ns (75.904%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 8.527 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.719    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.242 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.580    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.608    -0.876    cmd_parse_i0/CLK
    SLICE_X61Y72         FDRE                                         r  cmd_parse_i0/bt_data32_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y72         FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  cmd_parse_i0/bt_data32_reg[19]/Q
                         net (fo=1, routed)           1.827     1.407    cmd_parse_i0/bt_data32[19]
    SLICE_X61Y71         LUT6 (Prop_lut6_I5_O)        0.124     1.531 r  cmd_parse_i0/digit[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.531    seg7_0/D[3]
    SLICE_X61Y71         FDRE                                         r  seg7_0/digit_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    T5                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.415    11.415 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.577    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.360 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.941    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.032 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.496     8.527    seg7_0/clk_out2
    SLICE_X61Y71         FDRE                                         r  seg7_0/digit_reg[3]/C
                         clock pessimism              0.399     8.926    
                         clock uncertainty           -0.194     8.732    
    SLICE_X61Y71         FDRE (Setup_fdre_C_D)        0.031     8.763    seg7_0/digit_reg[3]
  -------------------------------------------------------------------
                         required time                          8.763    
                         arrival time                          -1.531    
  -------------------------------------------------------------------
                         slack                                  7.232    

Slack (MET) :             7.268ns  (required time - arrival time)
  Source:                 cmd_parse_i0/bt_data32_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_1/digit_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        2.368ns  (logic 0.580ns (24.495%)  route 1.788ns (75.505%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 8.528 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.719    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.242 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.580    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.613    -0.871    cmd_parse_i0/CLK
    SLICE_X63Y70         FDRE                                         r  cmd_parse_i0/bt_data32_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.415 r  cmd_parse_i0/bt_data32_reg[3]/Q
                         net (fo=1, routed)           1.788     1.372    cmd_parse_i0/bt_data32[3]
    SLICE_X63Y71         LUT6 (Prop_lut6_I2_O)        0.124     1.496 r  cmd_parse_i0/digit[3]_i_1/O
                         net (fo=1, routed)           0.000     1.496    seg7_1/D[3]
    SLICE_X63Y71         FDRE                                         r  seg7_1/digit_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    T5                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.415    11.415 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.577    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.360 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.941    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.032 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.497     8.528    seg7_1/clk_out2
    SLICE_X63Y71         FDRE                                         r  seg7_1/digit_reg[3]/C
                         clock pessimism              0.399     8.927    
                         clock uncertainty           -0.194     8.733    
    SLICE_X63Y71         FDRE (Setup_fdre_C_D)        0.032     8.765    seg7_1/digit_reg[3]
  -------------------------------------------------------------------
                         required time                          8.765    
                         arrival time                          -1.496    
  -------------------------------------------------------------------
                         slack                                  7.268    

Slack (MET) :             7.348ns  (required time - arrival time)
  Source:                 cmd_parse_i0/bt_data32_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_0/digit_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        2.291ns  (logic 0.715ns (31.208%)  route 1.576ns (68.792%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 8.528 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.719    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.242 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.580    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.609    -0.875    cmd_parse_i0/CLK
    SLICE_X63Y72         FDRE                                         r  cmd_parse_i0/bt_data32_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y72         FDRE (Prop_fdre_C_Q)         0.419    -0.456 r  cmd_parse_i0/bt_data32_reg[30]/Q
                         net (fo=1, routed)           1.576     1.120    cmd_parse_i0/bt_data32[30]
    SLICE_X63Y71         LUT6 (Prop_lut6_I2_O)        0.296     1.416 r  cmd_parse_i0/digit[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.416    seg7_0/D[2]
    SLICE_X63Y71         FDRE                                         r  seg7_0/digit_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    T5                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.415    11.415 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.577    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.360 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.941    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.032 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.497     8.528    seg7_0/clk_out2
    SLICE_X63Y71         FDRE                                         r  seg7_0/digit_reg[2]/C
                         clock pessimism              0.399     8.927    
                         clock uncertainty           -0.194     8.733    
    SLICE_X63Y71         FDRE (Setup_fdre_C_D)        0.031     8.764    seg7_0/digit_reg[2]
  -------------------------------------------------------------------
                         required time                          8.764    
                         arrival time                          -1.416    
  -------------------------------------------------------------------
                         slack                                  7.348    

Slack (MET) :             7.372ns  (required time - arrival time)
  Source:                 cmd_parse_i0/bt_data32_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_1/digit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        2.310ns  (logic 0.580ns (25.106%)  route 1.730ns (74.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 8.529 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.719    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.242 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.580    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.613    -0.871    cmd_parse_i0/CLK
    SLICE_X62Y70         FDRE                                         r  cmd_parse_i0/bt_data32_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.415 r  cmd_parse_i0/bt_data32_reg[0]/Q
                         net (fo=1, routed)           1.730     1.315    cmd_parse_i0/bt_data32[0]
    SLICE_X64Y69         LUT6 (Prop_lut6_I5_O)        0.124     1.439 r  cmd_parse_i0/digit[0]_i_1/O
                         net (fo=1, routed)           0.000     1.439    seg7_1/D[0]
    SLICE_X64Y69         FDRE                                         r  seg7_1/digit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    T5                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.415    11.415 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.577    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.360 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.941    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.032 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.498     8.529    seg7_1/clk_out2
    SLICE_X64Y69         FDRE                                         r  seg7_1/digit_reg[0]/C
                         clock pessimism              0.399     8.928    
                         clock uncertainty           -0.194     8.734    
    SLICE_X64Y69         FDRE (Setup_fdre_C_D)        0.077     8.811    seg7_1/digit_reg[0]
  -------------------------------------------------------------------
                         required time                          8.811    
                         arrival time                          -1.439    
  -------------------------------------------------------------------
                         slack                                  7.372    

Slack (MET) :             7.516ns  (required time - arrival time)
  Source:                 uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lb_ctl_i0/meta_harden_rxd_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        1.994ns  (logic 0.456ns (22.870%)  route 1.538ns (77.130%))
  Logic Levels:           0  
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 8.470 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.719    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.242 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.580    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.621    -0.863    uart_rx_i0/meta_harden_rxd_i0/CLK
    SLICE_X58Y62         FDRE                                         r  uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.407 r  uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/Q
                         net (fo=16, routed)          1.538     1.130    lb_ctl_i0/meta_harden_rxd_i0/rxd_clk_rx
    SLICE_X54Y61         FDRE                                         r  lb_ctl_i0/meta_harden_rxd_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    T5                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.415    11.415 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.577    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.360 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.941    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.032 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.439     8.470    lb_ctl_i0/meta_harden_rxd_i0/clk_out2
    SLICE_X54Y61         FDRE                                         r  lb_ctl_i0/meta_harden_rxd_i0/signal_meta_reg/C
                         clock pessimism              0.399     8.869    
                         clock uncertainty           -0.194     8.675    
    SLICE_X54Y61         FDRE (Setup_fdre_C_D)       -0.028     8.647    lb_ctl_i0/meta_harden_rxd_i0/signal_meta_reg
  -------------------------------------------------------------------
                         required time                          8.647    
                         arrival time                          -1.130    
  -------------------------------------------------------------------
                         slack                                  7.516    

Slack (MET) :             8.765ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.016ns  (logic 0.419ns (41.242%)  route 0.597ns (58.758%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y57                                      0.000     0.000 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X57Y57         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.597     1.016    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X54Y57         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X54Y57         FDRE (Setup_fdre_C_D)       -0.219     9.781    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.781    
                         arrival time                          -1.016    
  -------------------------------------------------------------------
                         slack                                  8.765    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 cmd_parse_i0/bt_data32_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_1/digit_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.186ns (24.160%)  route 0.584ns (75.840%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.694    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.666 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.180    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.154 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.584    -0.570    cmd_parse_i0/CLK
    SLICE_X63Y70         FDRE                                         r  cmd_parse_i0/bt_data32_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  cmd_parse_i0/bt_data32_reg[2]/Q
                         net (fo=1, routed)           0.584     0.155    cmd_parse_i0/bt_data32[2]
    SLICE_X63Y71         LUT6 (Prop_lut6_I1_O)        0.045     0.200 r  cmd_parse_i0/digit[2]_i_1/O
                         net (fo=1, routed)           0.000     0.200    seg7_1/D[2]
    SLICE_X63Y71         FDRE                                         r  seg7_1/digit_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.922    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.221 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.691    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.662 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.851    -0.810    seg7_1/clk_out2
    SLICE_X63Y71         FDRE                                         r  seg7_1/digit_reg[2]/C
                         clock pessimism              0.555    -0.256    
                         clock uncertainty            0.194    -0.061    
    SLICE_X63Y71         FDRE (Hold_fdre_C_D)         0.092     0.031    seg7_1/digit_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.031    
                         arrival time                           0.200    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 cmd_parse_i0/bt_data32_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_0/digit_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.186ns (24.024%)  route 0.588ns (75.976%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.694    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.666 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.180    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.154 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.582    -0.572    cmd_parse_i0/CLK
    SLICE_X61Y72         FDRE                                         r  cmd_parse_i0/bt_data32_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  cmd_parse_i0/bt_data32_reg[17]/Q
                         net (fo=1, routed)           0.588     0.157    cmd_parse_i0/bt_data32[17]
    SLICE_X63Y71         LUT6 (Prop_lut6_I5_O)        0.045     0.202 r  cmd_parse_i0/digit[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.202    seg7_0/D[1]
    SLICE_X63Y71         FDRE                                         r  seg7_0/digit_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.922    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.221 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.691    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.662 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.851    -0.810    seg7_0/clk_out2
    SLICE_X63Y71         FDRE                                         r  seg7_0/digit_reg[1]/C
                         clock pessimism              0.555    -0.256    
                         clock uncertainty            0.194    -0.061    
    SLICE_X63Y71         FDRE (Hold_fdre_C_D)         0.091     0.030    seg7_0/digit_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.030    
                         arrival time                           0.202    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 cmd_parse_i0/bt_data32_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_0/digit_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.227ns (27.322%)  route 0.604ns (72.678%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.694    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.666 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.180    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.154 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.582    -0.572    cmd_parse_i0/CLK
    SLICE_X61Y72         FDRE                                         r  cmd_parse_i0/bt_data32_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y72         FDRE (Prop_fdre_C_Q)         0.128    -0.444 r  cmd_parse_i0/bt_data32_reg[27]/Q
                         net (fo=1, routed)           0.604     0.160    cmd_parse_i0/bt_data32[27]
    SLICE_X61Y71         LUT6 (Prop_lut6_I0_O)        0.099     0.259 r  cmd_parse_i0/digit[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.259    seg7_0/D[3]
    SLICE_X61Y71         FDRE                                         r  seg7_0/digit_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.922    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.221 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.691    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.662 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.850    -0.812    seg7_0/clk_out2
    SLICE_X61Y71         FDRE                                         r  seg7_0/digit_reg[3]/C
                         clock pessimism              0.555    -0.258    
                         clock uncertainty            0.194    -0.063    
    SLICE_X61Y71         FDRE (Hold_fdre_C_D)         0.092     0.029    seg7_0/digit_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.259    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 cmd_parse_i0/bt_data32_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_1/digit_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.226ns (26.918%)  route 0.614ns (73.082%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.694    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.666 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.180    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.154 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.583    -0.571    cmd_parse_i0/CLK
    SLICE_X62Y71         FDRE                                         r  cmd_parse_i0/bt_data32_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y71         FDRE (Prop_fdre_C_Q)         0.128    -0.443 r  cmd_parse_i0/bt_data32_reg[5]/Q
                         net (fo=1, routed)           0.614     0.171    cmd_parse_i0/bt_data32[5]
    SLICE_X61Y71         LUT6 (Prop_lut6_I5_O)        0.098     0.269 r  cmd_parse_i0/digit[1]_i_1/O
                         net (fo=1, routed)           0.000     0.269    seg7_1/D[1]
    SLICE_X61Y71         FDRE                                         r  seg7_1/digit_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.922    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.221 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.691    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.662 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.850    -0.812    seg7_1/clk_out2
    SLICE_X61Y71         FDRE                                         r  seg7_1/digit_reg[1]/C
                         clock pessimism              0.555    -0.258    
                         clock uncertainty            0.194    -0.063    
    SLICE_X61Y71         FDRE (Hold_fdre_C_D)         0.091     0.028    seg7_1/digit_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.028    
                         arrival time                           0.269    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 cmd_parse_i0/bt_data32_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_0/digit_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.186ns (21.963%)  route 0.661ns (78.037%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.694    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.666 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.180    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.154 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.583    -0.571    cmd_parse_i0/CLK
    SLICE_X62Y71         FDRE                                         r  cmd_parse_i0/bt_data32_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  cmd_parse_i0/bt_data32_reg[18]/Q
                         net (fo=1, routed)           0.661     0.231    cmd_parse_i0/bt_data32[18]
    SLICE_X63Y71         LUT6 (Prop_lut6_I5_O)        0.045     0.276 r  cmd_parse_i0/digit[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.276    seg7_0/D[2]
    SLICE_X63Y71         FDRE                                         r  seg7_0/digit_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.922    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.221 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.691    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.662 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.851    -0.810    seg7_0/clk_out2
    SLICE_X63Y71         FDRE                                         r  seg7_0/digit_reg[2]/C
                         clock pessimism              0.555    -0.256    
                         clock uncertainty            0.194    -0.061    
    SLICE_X63Y71         FDRE (Hold_fdre_C_D)         0.092     0.031    seg7_0/digit_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.031    
                         arrival time                           0.276    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 cmd_parse_i0/bt_data32_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_0/digit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.226ns (26.559%)  route 0.625ns (73.441%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.694    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.666 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.180    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.154 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.582    -0.572    cmd_parse_i0/CLK
    SLICE_X61Y72         FDRE                                         r  cmd_parse_i0/bt_data32_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y72         FDRE (Prop_fdre_C_Q)         0.128    -0.444 r  cmd_parse_i0/bt_data32_reg[28]/Q
                         net (fo=1, routed)           0.625     0.181    cmd_parse_i0/bt_data32[28]
    SLICE_X61Y71         LUT6 (Prop_lut6_I0_O)        0.098     0.279 r  cmd_parse_i0/digit[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.279    seg7_0/D[0]
    SLICE_X61Y71         FDRE                                         r  seg7_0/digit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.922    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.221 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.691    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.662 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.850    -0.812    seg7_0/clk_out2
    SLICE_X61Y71         FDRE                                         r  seg7_0/digit_reg[0]/C
                         clock pessimism              0.555    -0.258    
                         clock uncertainty            0.194    -0.063    
    SLICE_X61Y71         FDRE (Hold_fdre_C_D)         0.092     0.029    seg7_0/digit_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.279    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 cmd_parse_i0/bt_data32_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_1/digit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.186ns (20.899%)  route 0.704ns (79.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.694    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.666 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.180    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.154 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.584    -0.570    cmd_parse_i0/CLK
    SLICE_X63Y70         FDRE                                         r  cmd_parse_i0/bt_data32_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  cmd_parse_i0/bt_data32_reg[8]/Q
                         net (fo=1, routed)           0.704     0.275    cmd_parse_i0/bt_data32[8]
    SLICE_X64Y69         LUT6 (Prop_lut6_I0_O)        0.045     0.320 r  cmd_parse_i0/digit[0]_i_1/O
                         net (fo=1, routed)           0.000     0.320    seg7_1/D[0]
    SLICE_X64Y69         FDRE                                         r  seg7_1/digit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.922    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.221 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.691    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.662 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.853    -0.808    seg7_1/clk_out2
    SLICE_X64Y69         FDRE                                         r  seg7_1/digit_reg[0]/C
                         clock pessimism              0.555    -0.254    
                         clock uncertainty            0.194    -0.059    
    SLICE_X64Y69         FDRE (Hold_fdre_C_D)         0.120     0.061    seg7_1/digit_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.320    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 cmd_parse_i0/bt_data32_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_1/digit_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.186ns (21.456%)  route 0.681ns (78.544%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.694    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.666 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.180    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.154 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.584    -0.570    cmd_parse_i0/CLK
    SLICE_X62Y70         FDRE                                         r  cmd_parse_i0/bt_data32_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  cmd_parse_i0/bt_data32_reg[15]/Q
                         net (fo=1, routed)           0.681     0.252    cmd_parse_i0/bt_data32[15]
    SLICE_X63Y71         LUT6 (Prop_lut6_I0_O)        0.045     0.297 r  cmd_parse_i0/digit[3]_i_1/O
                         net (fo=1, routed)           0.000     0.297    seg7_1/D[3]
    SLICE_X63Y71         FDRE                                         r  seg7_1/digit_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.922    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.221 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.691    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.662 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.851    -0.810    seg7_1/clk_out2
    SLICE_X63Y71         FDRE                                         r  seg7_1/digit_reg[3]/C
                         clock pessimism              0.555    -0.256    
                         clock uncertainty            0.194    -0.061    
    SLICE_X63Y71         FDRE (Hold_fdre_C_D)         0.092     0.031    seg7_1/digit_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.031    
                         arrival time                           0.297    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lb_ctl_i0/meta_harden_rxd_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.141ns (17.011%)  route 0.688ns (82.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.694    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.666 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.180    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.154 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.589    -0.565    uart_rx_i0/meta_harden_rxd_i0/CLK
    SLICE_X58Y62         FDRE                                         r  uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/Q
                         net (fo=16, routed)          0.688     0.264    lb_ctl_i0/meta_harden_rxd_i0/rxd_clk_rx
    SLICE_X54Y61         FDRE                                         r  lb_ctl_i0/meta_harden_rxd_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.922    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.221 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.691    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.662 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.832    -0.829    lb_ctl_i0/meta_harden_rxd_i0/clk_out2
    SLICE_X54Y61         FDRE                                         r  lb_ctl_i0/meta_harden_rxd_i0/signal_meta_reg/C
                         clock pessimism              0.555    -0.275    
                         clock uncertainty            0.194    -0.080    
    SLICE_X54Y61         FDRE (Hold_fdre_C_D)         0.063    -0.017    lb_ctl_i0/meta_harden_rxd_i0/signal_meta_reg
  -------------------------------------------------------------------
                         required time                          0.017    
                         arrival time                           0.264    
  -------------------------------------------------------------------
                         slack                                  0.281    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_core
  To Clock:  clk_out3_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        7.325ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.325ns  (required time - arrival time)
  Source:                 cmd_parse_i0/bt_data16_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vga_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_core rise@40.000ns - clk_out1_clk_core rise@30.000ns)
  Data Path Delay:        2.338ns  (logic 0.774ns (33.104%)  route 1.564ns (66.896%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 38.528 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.871ns = ( 29.129 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                     30.000    30.000 r  
    T5                                                0.000    30.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    30.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.486    31.486 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.719    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.758 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.420    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.516 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.613    29.129    cmd_parse_i0/CLK
    SLICE_X64Y70         FDRE                                         r  cmd_parse_i0/bt_data16_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDRE (Prop_fdre_C_Q)         0.478    29.607 r  cmd_parse_i0/bt_data16_reg[8]/Q
                         net (fo=1, routed)           1.564    31.171    vga/u2/in_vga_data[8]
    SLICE_X64Y71         LUT6 (Prop_lut6_I5_O)        0.296    31.467 r  vga/u2/vga_data[8]_i_1/O
                         net (fo=1, routed)           0.000    31.467    vga/u2_n_28
    SLICE_X64Y71         FDRE                                         r  vga/vga_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_core rise edge)
                                                     40.000    40.000 r  
    T5                                                0.000    40.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    40.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.415    41.415 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.577    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.360 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.941    clk_gen_i0/clk_core_i0/inst/clk_out3_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.032 r  clk_gen_i0/clk_core_i0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.497    38.528    vga/clk_out3
    SLICE_X64Y71         FDRE                                         r  vga/vga_data_reg[8]/C
                         clock pessimism              0.399    38.927    
                         clock uncertainty           -0.215    38.712    
    SLICE_X64Y71         FDRE (Setup_fdre_C_D)        0.079    38.791    vga/vga_data_reg[8]
  -------------------------------------------------------------------
                         required time                         38.791    
                         arrival time                         -31.467    
  -------------------------------------------------------------------
                         slack                                  7.325    

Slack (MET) :             7.381ns  (required time - arrival time)
  Source:                 cmd_parse_i0/bt_data16_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vga_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_core rise@40.000ns - clk_out1_clk_core rise@30.000ns)
  Data Path Delay:        2.278ns  (logic 0.642ns (28.188%)  route 1.636ns (71.812%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 38.526 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.871ns = ( 29.129 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                     30.000    30.000 r  
    T5                                                0.000    30.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    30.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.486    31.486 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.719    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.758 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.420    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.516 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.613    29.129    cmd_parse_i0/CLK
    SLICE_X64Y70         FDRE                                         r  cmd_parse_i0/bt_data16_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDRE (Prop_fdre_C_Q)         0.518    29.647 r  cmd_parse_i0/bt_data16_reg[10]/Q
                         net (fo=1, routed)           1.636    31.282    vga/u2/in_vga_data[10]
    SLICE_X64Y72         LUT6 (Prop_lut6_I5_O)        0.124    31.406 r  vga/u2/vga_data[10]_i_1/O
                         net (fo=1, routed)           0.000    31.406    vga/u2_n_30
    SLICE_X64Y72         FDRE                                         r  vga/vga_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_core rise edge)
                                                     40.000    40.000 r  
    T5                                                0.000    40.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    40.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.415    41.415 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.577    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.360 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.941    clk_gen_i0/clk_core_i0/inst/clk_out3_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.032 r  clk_gen_i0/clk_core_i0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.495    38.526    vga/clk_out3
    SLICE_X64Y72         FDRE                                         r  vga/vga_data_reg[10]/C
                         clock pessimism              0.399    38.925    
                         clock uncertainty           -0.215    38.710    
    SLICE_X64Y72         FDRE (Setup_fdre_C_D)        0.077    38.787    vga/vga_data_reg[10]
  -------------------------------------------------------------------
                         required time                         38.787    
                         arrival time                         -31.406    
  -------------------------------------------------------------------
                         slack                                  7.381    

Slack (MET) :             7.419ns  (required time - arrival time)
  Source:                 cmd_parse_i0/bt_data16_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vga_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_core rise@40.000ns - clk_out1_clk_core rise@30.000ns)
  Data Path Delay:        2.244ns  (logic 0.779ns (34.721%)  route 1.465ns (65.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 38.528 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.871ns = ( 29.129 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                     30.000    30.000 r  
    T5                                                0.000    30.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    30.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.486    31.486 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.719    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.758 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.420    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.516 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.613    29.129    cmd_parse_i0/CLK
    SLICE_X64Y70         FDRE                                         r  cmd_parse_i0/bt_data16_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDRE (Prop_fdre_C_Q)         0.478    29.607 r  cmd_parse_i0/bt_data16_reg[7]/Q
                         net (fo=1, routed)           1.465    31.071    vga/u2/in_vga_data[7]
    SLICE_X64Y71         LUT6 (Prop_lut6_I5_O)        0.301    31.372 r  vga/u2/vga_data[7]_i_1/O
                         net (fo=1, routed)           0.000    31.372    vga/u2_n_27
    SLICE_X64Y71         FDRE                                         r  vga/vga_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_core rise edge)
                                                     40.000    40.000 r  
    T5                                                0.000    40.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    40.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.415    41.415 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.577    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.360 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.941    clk_gen_i0/clk_core_i0/inst/clk_out3_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.032 r  clk_gen_i0/clk_core_i0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.497    38.528    vga/clk_out3
    SLICE_X64Y71         FDRE                                         r  vga/vga_data_reg[7]/C
                         clock pessimism              0.399    38.927    
                         clock uncertainty           -0.215    38.712    
    SLICE_X64Y71         FDRE (Setup_fdre_C_D)        0.079    38.791    vga/vga_data_reg[7]
  -------------------------------------------------------------------
                         required time                         38.791    
                         arrival time                         -31.372    
  -------------------------------------------------------------------
                         slack                                  7.419    

Slack (MET) :             7.456ns  (required time - arrival time)
  Source:                 cmd_parse_i0/bt_data16_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vga_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_core rise@40.000ns - clk_out1_clk_core rise@30.000ns)
  Data Path Delay:        2.205ns  (logic 0.580ns (26.302%)  route 1.625ns (73.698%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 38.526 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.871ns = ( 29.129 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                     30.000    30.000 r  
    T5                                                0.000    30.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    30.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.486    31.486 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.719    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.758 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.420    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.516 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.613    29.129    cmd_parse_i0/CLK
    SLICE_X65Y70         FDRE                                         r  cmd_parse_i0/bt_data16_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y70         FDRE (Prop_fdre_C_Q)         0.456    29.585 r  cmd_parse_i0/bt_data16_reg[3]/Q
                         net (fo=1, routed)           1.625    31.210    vga/u2/in_vga_data[3]
    SLICE_X64Y72         LUT6 (Prop_lut6_I5_O)        0.124    31.334 r  vga/u2/vga_data[3]_i_1/O
                         net (fo=1, routed)           0.000    31.334    vga/u2_n_23
    SLICE_X64Y72         FDRE                                         r  vga/vga_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_core rise edge)
                                                     40.000    40.000 r  
    T5                                                0.000    40.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    40.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.415    41.415 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.577    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.360 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.941    clk_gen_i0/clk_core_i0/inst/clk_out3_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.032 r  clk_gen_i0/clk_core_i0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.495    38.526    vga/clk_out3
    SLICE_X64Y72         FDRE                                         r  vga/vga_data_reg[3]/C
                         clock pessimism              0.399    38.925    
                         clock uncertainty           -0.215    38.710    
    SLICE_X64Y72         FDRE (Setup_fdre_C_D)        0.079    38.789    vga/vga_data_reg[3]
  -------------------------------------------------------------------
                         required time                         38.789    
                         arrival time                         -31.334    
  -------------------------------------------------------------------
                         slack                                  7.456    

Slack (MET) :             7.456ns  (required time - arrival time)
  Source:                 cmd_parse_i0/bt_data16_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vga_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_core rise@40.000ns - clk_out1_clk_core rise@30.000ns)
  Data Path Delay:        2.157ns  (logic 0.580ns (26.893%)  route 1.577ns (73.107%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 38.526 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.871ns = ( 29.129 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                     30.000    30.000 r  
    T5                                                0.000    30.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    30.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.486    31.486 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.719    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.758 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.420    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.516 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.613    29.129    cmd_parse_i0/CLK
    SLICE_X65Y70         FDRE                                         r  cmd_parse_i0/bt_data16_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y70         FDRE (Prop_fdre_C_Q)         0.456    29.585 r  cmd_parse_i0/bt_data16_reg[4]/Q
                         net (fo=1, routed)           1.577    31.161    vga/u2/in_vga_data[4]
    SLICE_X65Y72         LUT6 (Prop_lut6_I5_O)        0.124    31.285 r  vga/u2/vga_data[4]_i_1/O
                         net (fo=1, routed)           0.000    31.285    vga/u2_n_24
    SLICE_X65Y72         FDRE                                         r  vga/vga_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_core rise edge)
                                                     40.000    40.000 r  
    T5                                                0.000    40.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    40.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.415    41.415 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.577    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.360 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.941    clk_gen_i0/clk_core_i0/inst/clk_out3_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.032 r  clk_gen_i0/clk_core_i0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.495    38.526    vga/clk_out3
    SLICE_X65Y72         FDRE                                         r  vga/vga_data_reg[4]/C
                         clock pessimism              0.399    38.925    
                         clock uncertainty           -0.215    38.710    
    SLICE_X65Y72         FDRE (Setup_fdre_C_D)        0.031    38.741    vga/vga_data_reg[4]
  -------------------------------------------------------------------
                         required time                         38.741    
                         arrival time                         -31.285    
  -------------------------------------------------------------------
                         slack                                  7.456    

Slack (MET) :             7.511ns  (required time - arrival time)
  Source:                 cmd_parse_i0/bt_data16_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vga_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_core rise@40.000ns - clk_out1_clk_core rise@30.000ns)
  Data Path Delay:        2.153ns  (logic 0.642ns (29.813%)  route 1.511ns (70.187%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 38.528 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.871ns = ( 29.129 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                     30.000    30.000 r  
    T5                                                0.000    30.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    30.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.486    31.486 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.719    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.758 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.420    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.516 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.613    29.129    cmd_parse_i0/CLK
    SLICE_X64Y70         FDRE                                         r  cmd_parse_i0/bt_data16_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDRE (Prop_fdre_C_Q)         0.518    29.647 r  cmd_parse_i0/bt_data16_reg[5]/Q
                         net (fo=1, routed)           1.511    31.158    vga/u2/in_vga_data[5]
    SLICE_X64Y71         LUT6 (Prop_lut6_I5_O)        0.124    31.282 r  vga/u2/vga_data[5]_i_1/O
                         net (fo=1, routed)           0.000    31.282    vga/u2_n_25
    SLICE_X64Y71         FDRE                                         r  vga/vga_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_core rise edge)
                                                     40.000    40.000 r  
    T5                                                0.000    40.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    40.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.415    41.415 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.577    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.360 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.941    clk_gen_i0/clk_core_i0/inst/clk_out3_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.032 r  clk_gen_i0/clk_core_i0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.497    38.528    vga/clk_out3
    SLICE_X64Y71         FDRE                                         r  vga/vga_data_reg[5]/C
                         clock pessimism              0.399    38.927    
                         clock uncertainty           -0.215    38.712    
    SLICE_X64Y71         FDRE (Setup_fdre_C_D)        0.081    38.793    vga/vga_data_reg[5]
  -------------------------------------------------------------------
                         required time                         38.793    
                         arrival time                         -31.282    
  -------------------------------------------------------------------
                         slack                                  7.511    

Slack (MET) :             7.521ns  (required time - arrival time)
  Source:                 cmd_parse_i0/bt_data16_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vga_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_core rise@40.000ns - clk_out1_clk_core rise@30.000ns)
  Data Path Delay:        2.139ns  (logic 0.642ns (30.007%)  route 1.497ns (69.993%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 38.528 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.871ns = ( 29.129 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                     30.000    30.000 r  
    T5                                                0.000    30.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    30.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.486    31.486 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.719    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.758 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.420    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.516 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.613    29.129    cmd_parse_i0/CLK
    SLICE_X64Y70         FDRE                                         r  cmd_parse_i0/bt_data16_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDRE (Prop_fdre_C_Q)         0.518    29.647 r  cmd_parse_i0/bt_data16_reg[11]/Q
                         net (fo=1, routed)           1.497    31.144    vga/u2/in_vga_data[11]
    SLICE_X64Y71         LUT6 (Prop_lut6_I5_O)        0.124    31.268 r  vga/u2/vga_data[11]_i_1/O
                         net (fo=1, routed)           0.000    31.268    vga/u2_n_31
    SLICE_X64Y71         FDRE                                         r  vga/vga_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_core rise edge)
                                                     40.000    40.000 r  
    T5                                                0.000    40.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    40.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.415    41.415 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.577    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.360 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.941    clk_gen_i0/clk_core_i0/inst/clk_out3_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.032 r  clk_gen_i0/clk_core_i0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.497    38.528    vga/clk_out3
    SLICE_X64Y71         FDRE                                         r  vga/vga_data_reg[11]/C
                         clock pessimism              0.399    38.927    
                         clock uncertainty           -0.215    38.712    
    SLICE_X64Y71         FDRE (Setup_fdre_C_D)        0.077    38.789    vga/vga_data_reg[11]
  -------------------------------------------------------------------
                         required time                         38.789    
                         arrival time                         -31.268    
  -------------------------------------------------------------------
                         slack                                  7.521    

Slack (MET) :             7.556ns  (required time - arrival time)
  Source:                 cmd_parse_i0/bt_data16_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vga_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_core rise@40.000ns - clk_out1_clk_core rise@30.000ns)
  Data Path Delay:        2.104ns  (logic 0.773ns (36.731%)  route 1.331ns (63.269%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 38.526 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.871ns = ( 29.129 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                     30.000    30.000 r  
    T5                                                0.000    30.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    30.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.486    31.486 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.719    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.758 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.420    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.516 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.613    29.129    cmd_parse_i0/CLK
    SLICE_X64Y70         FDRE                                         r  cmd_parse_i0/bt_data16_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDRE (Prop_fdre_C_Q)         0.478    29.607 r  cmd_parse_i0/bt_data16_reg[6]/Q
                         net (fo=1, routed)           1.331    30.938    vga/u2/in_vga_data[6]
    SLICE_X64Y72         LUT6 (Prop_lut6_I5_O)        0.295    31.233 r  vga/u2/vga_data[6]_i_1/O
                         net (fo=1, routed)           0.000    31.233    vga/u2_n_26
    SLICE_X64Y72         FDRE                                         r  vga/vga_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_core rise edge)
                                                     40.000    40.000 r  
    T5                                                0.000    40.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    40.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.415    41.415 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.577    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.360 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.941    clk_gen_i0/clk_core_i0/inst/clk_out3_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.032 r  clk_gen_i0/clk_core_i0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.495    38.526    vga/clk_out3
    SLICE_X64Y72         FDRE                                         r  vga/vga_data_reg[6]/C
                         clock pessimism              0.399    38.925    
                         clock uncertainty           -0.215    38.710    
    SLICE_X64Y72         FDRE (Setup_fdre_C_D)        0.079    38.789    vga/vga_data_reg[6]
  -------------------------------------------------------------------
                         required time                         38.789    
                         arrival time                         -31.233    
  -------------------------------------------------------------------
                         slack                                  7.556    

Slack (MET) :             7.639ns  (required time - arrival time)
  Source:                 cmd_parse_i0/bt_data16_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vga_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_core rise@40.000ns - clk_out1_clk_core rise@30.000ns)
  Data Path Delay:        1.974ns  (logic 0.580ns (29.382%)  route 1.394ns (70.618%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 38.526 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.871ns = ( 29.129 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                     30.000    30.000 r  
    T5                                                0.000    30.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    30.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.486    31.486 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.719    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.758 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.420    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.516 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.613    29.129    cmd_parse_i0/CLK
    SLICE_X65Y70         FDRE                                         r  cmd_parse_i0/bt_data16_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y70         FDRE (Prop_fdre_C_Q)         0.456    29.585 r  cmd_parse_i0/bt_data16_reg[1]/Q
                         net (fo=1, routed)           1.394    30.979    vga/u2/in_vga_data[1]
    SLICE_X65Y72         LUT6 (Prop_lut6_I5_O)        0.124    31.103 r  vga/u2/vga_data[1]_i_1/O
                         net (fo=1, routed)           0.000    31.103    vga/u2_n_21
    SLICE_X65Y72         FDRE                                         r  vga/vga_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_core rise edge)
                                                     40.000    40.000 r  
    T5                                                0.000    40.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    40.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.415    41.415 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.577    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.360 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.941    clk_gen_i0/clk_core_i0/inst/clk_out3_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.032 r  clk_gen_i0/clk_core_i0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.495    38.526    vga/clk_out3
    SLICE_X65Y72         FDRE                                         r  vga/vga_data_reg[1]/C
                         clock pessimism              0.399    38.925    
                         clock uncertainty           -0.215    38.710    
    SLICE_X65Y72         FDRE (Setup_fdre_C_D)        0.031    38.741    vga/vga_data_reg[1]
  -------------------------------------------------------------------
                         required time                         38.741    
                         arrival time                         -31.103    
  -------------------------------------------------------------------
                         slack                                  7.639    

Slack (MET) :             7.678ns  (required time - arrival time)
  Source:                 cmd_parse_i0/bt_data16_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vga_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_core rise@40.000ns - clk_out1_clk_core rise@30.000ns)
  Data Path Delay:        1.936ns  (logic 0.580ns (29.951%)  route 1.356ns (70.049%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 38.526 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.872ns = ( 29.128 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                     30.000    30.000 r  
    T5                                                0.000    30.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    30.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.486    31.486 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.719    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.758 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.420    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.516 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.612    29.128    cmd_parse_i0/CLK
    SLICE_X65Y71         FDRE                                         r  cmd_parse_i0/bt_data16_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y71         FDRE (Prop_fdre_C_Q)         0.456    29.584 r  cmd_parse_i0/bt_data16_reg[9]/Q
                         net (fo=1, routed)           1.356    30.940    vga/u2/in_vga_data[9]
    SLICE_X65Y72         LUT6 (Prop_lut6_I5_O)        0.124    31.064 r  vga/u2/vga_data[9]_i_1/O
                         net (fo=1, routed)           0.000    31.064    vga/u2_n_29
    SLICE_X65Y72         FDRE                                         r  vga/vga_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_core rise edge)
                                                     40.000    40.000 r  
    T5                                                0.000    40.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    40.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.415    41.415 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.577    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.360 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.941    clk_gen_i0/clk_core_i0/inst/clk_out3_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.032 r  clk_gen_i0/clk_core_i0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.495    38.526    vga/clk_out3
    SLICE_X65Y72         FDRE                                         r  vga/vga_data_reg[9]/C
                         clock pessimism              0.399    38.925    
                         clock uncertainty           -0.215    38.710    
    SLICE_X65Y72         FDRE (Setup_fdre_C_D)        0.032    38.742    vga/vga_data_reg[9]
  -------------------------------------------------------------------
                         required time                         38.742    
                         arrival time                         -31.064    
  -------------------------------------------------------------------
                         slack                                  7.678    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 cmd_parse_i0/bt_data16_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vga_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.246ns (30.204%)  route 0.568ns (69.796%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.694    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.666 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.180    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.154 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.584    -0.570    cmd_parse_i0/CLK
    SLICE_X64Y70         FDRE                                         r  cmd_parse_i0/bt_data16_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDRE (Prop_fdre_C_Q)         0.148    -0.422 r  cmd_parse_i0/bt_data16_reg[6]/Q
                         net (fo=1, routed)           0.568     0.146    vga/u2/in_vga_data[6]
    SLICE_X64Y72         LUT6 (Prop_lut6_I5_O)        0.098     0.244 r  vga/u2/vga_data[6]_i_1/O
                         net (fo=1, routed)           0.000     0.244    vga/u2_n_26
    SLICE_X64Y72         FDRE                                         r  vga/vga_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.922    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.221 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.691    clk_gen_i0/clk_core_i0/inst/clk_out3_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.662 r  clk_gen_i0/clk_core_i0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.850    -0.811    vga/clk_out3
    SLICE_X64Y72         FDRE                                         r  vga/vga_data_reg[6]/C
                         clock pessimism              0.555    -0.257    
                         clock uncertainty            0.215    -0.042    
    SLICE_X64Y72         FDRE (Hold_fdre_C_D)         0.121     0.079    vga/vga_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.079    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 cmd_parse_i0/bt_data16_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vga_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.186ns (23.685%)  route 0.599ns (76.315%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.694    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.666 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.180    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.154 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.584    -0.570    cmd_parse_i0/CLK
    SLICE_X65Y70         FDRE                                         r  cmd_parse_i0/bt_data16_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  cmd_parse_i0/bt_data16_reg[0]/Q
                         net (fo=1, routed)           0.599     0.170    vga/u2/in_vga_data[0]
    SLICE_X65Y72         LUT6 (Prop_lut6_I5_O)        0.045     0.215 r  vga/u2/vga_data[0]_i_1/O
                         net (fo=1, routed)           0.000     0.215    vga/u2_n_20
    SLICE_X65Y72         FDRE                                         r  vga/vga_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.922    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.221 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.691    clk_gen_i0/clk_core_i0/inst/clk_out3_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.662 r  clk_gen_i0/clk_core_i0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.850    -0.811    vga/clk_out3
    SLICE_X65Y72         FDRE                                         r  vga/vga_data_reg[0]/C
                         clock pessimism              0.555    -0.257    
                         clock uncertainty            0.215    -0.042    
    SLICE_X65Y72         FDRE (Hold_fdre_C_D)         0.091     0.049    vga/vga_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.049    
                         arrival time                           0.215    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 cmd_parse_i0/bt_data16_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vga_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.186ns (22.781%)  route 0.630ns (77.219%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.694    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.666 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.180    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.154 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.583    -0.571    cmd_parse_i0/CLK
    SLICE_X65Y71         FDRE                                         r  cmd_parse_i0/bt_data16_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  cmd_parse_i0/bt_data16_reg[9]/Q
                         net (fo=1, routed)           0.630     0.200    vga/u2/in_vga_data[9]
    SLICE_X65Y72         LUT6 (Prop_lut6_I5_O)        0.045     0.245 r  vga/u2/vga_data[9]_i_1/O
                         net (fo=1, routed)           0.000     0.245    vga/u2_n_29
    SLICE_X65Y72         FDRE                                         r  vga/vga_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.922    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.221 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.691    clk_gen_i0/clk_core_i0/inst/clk_out3_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.662 r  clk_gen_i0/clk_core_i0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.850    -0.811    vga/clk_out3
    SLICE_X65Y72         FDRE                                         r  vga/vga_data_reg[9]/C
                         clock pessimism              0.555    -0.257    
                         clock uncertainty            0.215    -0.042    
    SLICE_X65Y72         FDRE (Hold_fdre_C_D)         0.092     0.050    vga/vga_data_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           0.245    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 cmd_parse_i0/bt_data16_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vga_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.209ns (24.460%)  route 0.645ns (75.540%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.694    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.666 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.180    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.154 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.584    -0.570    cmd_parse_i0/CLK
    SLICE_X64Y70         FDRE                                         r  cmd_parse_i0/bt_data16_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  cmd_parse_i0/bt_data16_reg[11]/Q
                         net (fo=1, routed)           0.645     0.239    vga/u2/in_vga_data[11]
    SLICE_X64Y71         LUT6 (Prop_lut6_I5_O)        0.045     0.284 r  vga/u2/vga_data[11]_i_1/O
                         net (fo=1, routed)           0.000     0.284    vga/u2_n_31
    SLICE_X64Y71         FDRE                                         r  vga/vga_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.922    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.221 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.691    clk_gen_i0/clk_core_i0/inst/clk_out3_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.662 r  clk_gen_i0/clk_core_i0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.851    -0.810    vga/clk_out3
    SLICE_X64Y71         FDRE                                         r  vga/vga_data_reg[11]/C
                         clock pessimism              0.555    -0.256    
                         clock uncertainty            0.215    -0.041    
    SLICE_X64Y71         FDRE (Hold_fdre_C_D)         0.120     0.079    vga/vga_data_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.079    
                         arrival time                           0.284    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 cmd_parse_i0/bt_data16_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vga_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.186ns (21.700%)  route 0.671ns (78.300%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.694    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.666 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.180    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.154 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.584    -0.570    cmd_parse_i0/CLK
    SLICE_X65Y70         FDRE                                         r  cmd_parse_i0/bt_data16_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  cmd_parse_i0/bt_data16_reg[3]/Q
                         net (fo=1, routed)           0.671     0.242    vga/u2/in_vga_data[3]
    SLICE_X64Y72         LUT6 (Prop_lut6_I5_O)        0.045     0.287 r  vga/u2/vga_data[3]_i_1/O
                         net (fo=1, routed)           0.000     0.287    vga/u2_n_23
    SLICE_X64Y72         FDRE                                         r  vga/vga_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.922    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.221 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.691    clk_gen_i0/clk_core_i0/inst/clk_out3_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.662 r  clk_gen_i0/clk_core_i0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.850    -0.811    vga/clk_out3
    SLICE_X64Y72         FDRE                                         r  vga/vga_data_reg[3]/C
                         clock pessimism              0.555    -0.257    
                         clock uncertainty            0.215    -0.042    
    SLICE_X64Y72         FDRE (Hold_fdre_C_D)         0.121     0.079    vga/vga_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.079    
                         arrival time                           0.287    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 cmd_parse_i0/bt_data16_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vga_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.209ns (24.347%)  route 0.649ns (75.653%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.694    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.666 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.180    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.154 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.584    -0.570    cmd_parse_i0/CLK
    SLICE_X64Y70         FDRE                                         r  cmd_parse_i0/bt_data16_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  cmd_parse_i0/bt_data16_reg[5]/Q
                         net (fo=1, routed)           0.649     0.243    vga/u2/in_vga_data[5]
    SLICE_X64Y71         LUT6 (Prop_lut6_I5_O)        0.045     0.288 r  vga/u2/vga_data[5]_i_1/O
                         net (fo=1, routed)           0.000     0.288    vga/u2_n_25
    SLICE_X64Y71         FDRE                                         r  vga/vga_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.922    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.221 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.691    clk_gen_i0/clk_core_i0/inst/clk_out3_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.662 r  clk_gen_i0/clk_core_i0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.851    -0.810    vga/clk_out3
    SLICE_X64Y71         FDRE                                         r  vga/vga_data_reg[5]/C
                         clock pessimism              0.555    -0.256    
                         clock uncertainty            0.215    -0.041    
    SLICE_X64Y71         FDRE (Hold_fdre_C_D)         0.121     0.080    vga/vga_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.080    
                         arrival time                           0.288    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 cmd_parse_i0/bt_data16_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vga_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.209ns (24.174%)  route 0.656ns (75.826%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.694    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.666 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.180    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.154 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.584    -0.570    cmd_parse_i0/CLK
    SLICE_X64Y70         FDRE                                         r  cmd_parse_i0/bt_data16_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  cmd_parse_i0/bt_data16_reg[10]/Q
                         net (fo=1, routed)           0.656     0.249    vga/u2/in_vga_data[10]
    SLICE_X64Y72         LUT6 (Prop_lut6_I5_O)        0.045     0.294 r  vga/u2/vga_data[10]_i_1/O
                         net (fo=1, routed)           0.000     0.294    vga/u2_n_30
    SLICE_X64Y72         FDRE                                         r  vga/vga_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.922    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.221 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.691    clk_gen_i0/clk_core_i0/inst/clk_out3_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.662 r  clk_gen_i0/clk_core_i0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.850    -0.811    vga/clk_out3
    SLICE_X64Y72         FDRE                                         r  vga/vga_data_reg[10]/C
                         clock pessimism              0.555    -0.257    
                         clock uncertainty            0.215    -0.042    
    SLICE_X64Y72         FDRE (Hold_fdre_C_D)         0.120     0.078    vga/vga_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.078    
                         arrival time                           0.294    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 cmd_parse_i0/bt_data16_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vga_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.186ns (22.231%)  route 0.651ns (77.769%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.694    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.666 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.180    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.154 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.584    -0.570    cmd_parse_i0/CLK
    SLICE_X65Y70         FDRE                                         r  cmd_parse_i0/bt_data16_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  cmd_parse_i0/bt_data16_reg[4]/Q
                         net (fo=1, routed)           0.651     0.222    vga/u2/in_vga_data[4]
    SLICE_X65Y72         LUT6 (Prop_lut6_I5_O)        0.045     0.267 r  vga/u2/vga_data[4]_i_1/O
                         net (fo=1, routed)           0.000     0.267    vga/u2_n_24
    SLICE_X65Y72         FDRE                                         r  vga/vga_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.922    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.221 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.691    clk_gen_i0/clk_core_i0/inst/clk_out3_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.662 r  clk_gen_i0/clk_core_i0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.850    -0.811    vga/clk_out3
    SLICE_X65Y72         FDRE                                         r  vga/vga_data_reg[4]/C
                         clock pessimism              0.555    -0.257    
                         clock uncertainty            0.215    -0.042    
    SLICE_X65Y72         FDRE (Hold_fdre_C_D)         0.092     0.050    vga/vga_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 cmd_parse_i0/bt_data16_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vga_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.247ns (28.371%)  route 0.624ns (71.629%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.694    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.666 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.180    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.154 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.584    -0.570    cmd_parse_i0/CLK
    SLICE_X64Y70         FDRE                                         r  cmd_parse_i0/bt_data16_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDRE (Prop_fdre_C_Q)         0.148    -0.422 r  cmd_parse_i0/bt_data16_reg[7]/Q
                         net (fo=1, routed)           0.624     0.202    vga/u2/in_vga_data[7]
    SLICE_X64Y71         LUT6 (Prop_lut6_I5_O)        0.099     0.301 r  vga/u2/vga_data[7]_i_1/O
                         net (fo=1, routed)           0.000     0.301    vga/u2_n_27
    SLICE_X64Y71         FDRE                                         r  vga/vga_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.922    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.221 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.691    clk_gen_i0/clk_core_i0/inst/clk_out3_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.662 r  clk_gen_i0/clk_core_i0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.851    -0.810    vga/clk_out3
    SLICE_X64Y71         FDRE                                         r  vga/vga_data_reg[7]/C
                         clock pessimism              0.555    -0.256    
                         clock uncertainty            0.215    -0.041    
    SLICE_X64Y71         FDRE (Hold_fdre_C_D)         0.121     0.080    vga/vga_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.080    
                         arrival time                           0.301    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 cmd_parse_i0/bt_data16_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vga_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.186ns (21.704%)  route 0.671ns (78.296%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.694    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.666 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.180    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.154 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.584    -0.570    cmd_parse_i0/CLK
    SLICE_X65Y70         FDRE                                         r  cmd_parse_i0/bt_data16_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  cmd_parse_i0/bt_data16_reg[1]/Q
                         net (fo=1, routed)           0.671     0.242    vga/u2/in_vga_data[1]
    SLICE_X65Y72         LUT6 (Prop_lut6_I5_O)        0.045     0.287 r  vga/u2/vga_data[1]_i_1/O
                         net (fo=1, routed)           0.000     0.287    vga/u2_n_21
    SLICE_X65Y72         FDRE                                         r  vga/vga_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.922    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.221 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.691    clk_gen_i0/clk_core_i0/inst/clk_out3_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.662 r  clk_gen_i0/clk_core_i0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.850    -0.811    vga/clk_out3
    SLICE_X65Y72         FDRE                                         r  vga/vga_data_reg[1]/C
                         clock pessimism              0.555    -0.257    
                         clock uncertainty            0.215    -0.042    
    SLICE_X65Y72         FDRE (Hold_fdre_C_D)         0.092     0.050    vga/vga_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           0.287    
  -------------------------------------------------------------------
                         slack                                  0.237    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_core
  To Clock:  clk_out1_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        8.059ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.059ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        1.439ns  (logic 0.456ns (31.690%)  route 0.983ns (68.310%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 8.539 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.719    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.242 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.580    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.623    -0.861    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X59Y60         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y60         FDPE (Prop_fdpe_C_Q)         0.456    -0.405 f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          0.983     0.577    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X59Y55         FDCE                                         f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    T5                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.415    11.415 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.577    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.360 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.941    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.032 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.508     8.539    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X59Y55         FDCE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.576     9.116    
                         clock uncertainty           -0.074     9.041    
    SLICE_X59Y55         FDCE (Recov_fdce_C_CLR)     -0.405     8.636    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.636    
                         arrival time                          -0.577    
  -------------------------------------------------------------------
                         slack                                  8.059    

Slack (MET) :             8.059ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        1.439ns  (logic 0.456ns (31.690%)  route 0.983ns (68.310%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 8.539 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.719    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.242 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.580    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.623    -0.861    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X59Y60         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y60         FDPE (Prop_fdpe_C_Q)         0.456    -0.405 f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          0.983     0.577    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X59Y55         FDCE                                         f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    T5                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.415    11.415 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.577    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.360 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.941    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.032 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.508     8.539    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X59Y55         FDCE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.576     9.116    
                         clock uncertainty           -0.074     9.041    
    SLICE_X59Y55         FDCE (Recov_fdce_C_CLR)     -0.405     8.636    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.636    
                         arrival time                          -0.577    
  -------------------------------------------------------------------
                         slack                                  8.059    

Slack (MET) :             8.105ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        1.439ns  (logic 0.456ns (31.690%)  route 0.983ns (68.310%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 8.539 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.719    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.242 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.580    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.623    -0.861    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X59Y60         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y60         FDPE (Prop_fdpe_C_Q)         0.456    -0.405 f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          0.983     0.577    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X59Y55         FDPE                                         f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    T5                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.415    11.415 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.577    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.360 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.941    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.032 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.508     8.539    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X59Y55         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism              0.576     9.116    
                         clock uncertainty           -0.074     9.041    
    SLICE_X59Y55         FDPE (Recov_fdpe_C_PRE)     -0.359     8.682    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.682    
                         arrival time                          -0.577    
  -------------------------------------------------------------------
                         slack                                  8.105    

Slack (MET) :             8.146ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        1.351ns  (logic 0.456ns (33.747%)  route 0.895ns (66.253%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 8.539 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.719    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.242 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.580    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.623    -0.861    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X59Y60         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y60         FDPE (Prop_fdpe_C_Q)         0.456    -0.405 f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          0.895     0.490    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X58Y56         FDCE                                         f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    T5                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.415    11.415 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.577    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.360 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.941    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.032 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.508     8.539    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X58Y56         FDCE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.576     9.116    
                         clock uncertainty           -0.074     9.041    
    SLICE_X58Y56         FDCE (Recov_fdce_C_CLR)     -0.405     8.636    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          8.636    
                         arrival time                          -0.490    
  -------------------------------------------------------------------
                         slack                                  8.146    

Slack (MET) :             8.162ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        1.334ns  (logic 0.456ns (34.178%)  route 0.878ns (65.822%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 8.538 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.719    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.242 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.580    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.623    -0.861    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X59Y60         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y60         FDPE (Prop_fdpe_C_Q)         0.456    -0.405 f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          0.878     0.473    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X58Y57         FDCE                                         f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    T5                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.415    11.415 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.577    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.360 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.941    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.032 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.507     8.538    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X58Y57         FDCE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/C
                         clock pessimism              0.576     9.115    
                         clock uncertainty           -0.074     9.040    
    SLICE_X58Y57         FDCE (Recov_fdce_C_CLR)     -0.405     8.635    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                          8.635    
                         arrival time                          -0.473    
  -------------------------------------------------------------------
                         slack                                  8.162    

Slack (MET) :             8.162ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        1.334ns  (logic 0.456ns (34.178%)  route 0.878ns (65.822%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 8.538 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.719    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.242 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.580    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.623    -0.861    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X59Y60         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y60         FDPE (Prop_fdpe_C_Q)         0.456    -0.405 f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          0.878     0.473    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X58Y57         FDCE                                         f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    T5                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.415    11.415 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.577    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.360 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.941    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.032 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.507     8.538    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X58Y57         FDCE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.576     9.115    
                         clock uncertainty           -0.074     9.040    
    SLICE_X58Y57         FDCE (Recov_fdce_C_CLR)     -0.405     8.635    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                          8.635    
                         arrival time                          -0.473    
  -------------------------------------------------------------------
                         slack                                  8.162    

Slack (MET) :             8.162ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        1.334ns  (logic 0.456ns (34.178%)  route 0.878ns (65.822%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 8.538 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.719    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.242 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.580    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.623    -0.861    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X59Y60         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y60         FDPE (Prop_fdpe_C_Q)         0.456    -0.405 f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          0.878     0.473    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X58Y57         FDCE                                         f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    T5                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.415    11.415 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.577    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.360 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.941    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.032 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.507     8.538    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X58Y57         FDCE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.576     9.115    
                         clock uncertainty           -0.074     9.040    
    SLICE_X58Y57         FDCE (Recov_fdce_C_CLR)     -0.405     8.635    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                          8.635    
                         arrival time                          -0.473    
  -------------------------------------------------------------------
                         slack                                  8.162    

Slack (MET) :             8.162ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        1.334ns  (logic 0.456ns (34.178%)  route 0.878ns (65.822%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 8.538 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.719    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.242 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.580    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.623    -0.861    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X59Y60         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y60         FDPE (Prop_fdpe_C_Q)         0.456    -0.405 f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          0.878     0.473    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X58Y57         FDCE                                         f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    T5                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.415    11.415 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.577    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.360 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.941    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.032 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.507     8.538    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X58Y57         FDCE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
                         clock pessimism              0.576     9.115    
                         clock uncertainty           -0.074     9.040    
    SLICE_X58Y57         FDCE (Recov_fdce_C_CLR)     -0.405     8.635    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]
  -------------------------------------------------------------------
                         required time                          8.635    
                         arrival time                          -0.473    
  -------------------------------------------------------------------
                         slack                                  8.162    

Slack (MET) :             8.162ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        1.334ns  (logic 0.456ns (34.178%)  route 0.878ns (65.822%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 8.538 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.719    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.242 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.580    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.623    -0.861    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X59Y60         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y60         FDPE (Prop_fdpe_C_Q)         0.456    -0.405 f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          0.878     0.473    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X58Y57         FDCE                                         f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    T5                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.415    11.415 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.577    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.360 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.941    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.032 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.507     8.538    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X58Y57         FDCE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
                         clock pessimism              0.576     9.115    
                         clock uncertainty           -0.074     9.040    
    SLICE_X58Y57         FDCE (Recov_fdce_C_CLR)     -0.405     8.635    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]
  -------------------------------------------------------------------
                         required time                          8.635    
                         arrival time                          -0.473    
  -------------------------------------------------------------------
                         slack                                  8.162    

Slack (MET) :             8.162ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        1.334ns  (logic 0.456ns (34.178%)  route 0.878ns (65.822%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 8.538 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.719    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.242 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.580    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.623    -0.861    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X59Y60         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y60         FDPE (Prop_fdpe_C_Q)         0.456    -0.405 f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          0.878     0.473    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X58Y57         FDCE                                         f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    T5                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.415    11.415 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.577    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.360 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.941    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.032 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         1.507     8.538    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X58Y57         FDCE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/C
                         clock pessimism              0.576     9.115    
                         clock uncertainty           -0.074     9.040    
    SLICE_X58Y57         FDCE (Recov_fdce_C_CLR)     -0.405     8.635    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]
  -------------------------------------------------------------------
                         required time                          8.635    
                         arrival time                          -0.473    
  -------------------------------------------------------------------
                         slack                                  8.162    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.128ns (47.894%)  route 0.139ns (52.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.694    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.666 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.180    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.154 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.590    -0.564    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X59Y60         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y60         FDPE (Prop_fdpe_C_Q)         0.128    -0.436 f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.139    -0.297    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X58Y61         FDPE                                         f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.922    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.221 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.691    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.662 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.860    -0.802    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X58Y61         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.254    -0.548    
    SLICE_X58Y61         FDPE (Remov_fdpe_C_PRE)     -0.149    -0.697    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.697    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.128ns (47.894%)  route 0.139ns (52.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.694    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.666 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.180    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.154 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.590    -0.564    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X59Y60         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y60         FDPE (Prop_fdpe_C_Q)         0.128    -0.436 f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.139    -0.297    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X58Y61         FDPE                                         f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.922    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.221 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.691    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.662 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.860    -0.802    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X58Y61         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.254    -0.548    
    SLICE_X58Y61         FDPE (Remov_fdpe_C_PRE)     -0.149    -0.697    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          0.697    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.128ns (39.665%)  route 0.195ns (60.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.694    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.666 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.180    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.154 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.591    -0.563    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X62Y60         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y60         FDPE (Prop_fdpe_C_Q)         0.128    -0.435 f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.195    -0.240    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X59Y60         FDCE                                         f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.922    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.221 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.691    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.662 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.860    -0.802    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X59Y60         FDCE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism              0.274    -0.528    
    SLICE_X59Y60         FDCE (Remov_fdce_C_CLR)     -0.146    -0.674    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                          0.674    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.128ns (39.665%)  route 0.195ns (60.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.694    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.666 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.180    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.154 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.591    -0.563    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X62Y60         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y60         FDPE (Prop_fdpe_C_Q)         0.128    -0.435 f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.195    -0.240    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X59Y60         FDPE                                         f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.922    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.221 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.691    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.662 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.860    -0.802    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X59Y60         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.274    -0.528    
    SLICE_X59Y60         FDPE (Remov_fdpe_C_PRE)     -0.149    -0.677    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                          0.677    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.128ns (39.665%)  route 0.195ns (60.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.694    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.666 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.180    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.154 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.591    -0.563    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X62Y60         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y60         FDPE (Prop_fdpe_C_Q)         0.128    -0.435 f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.195    -0.240    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X59Y60         FDPE                                         f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.922    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.221 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.691    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.662 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.860    -0.802    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X59Y60         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.274    -0.528    
    SLICE_X59Y60         FDPE (Remov_fdpe_C_PRE)     -0.149    -0.677    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                          0.677    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.128ns (39.665%)  route 0.195ns (60.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.694    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.666 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.180    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.154 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.591    -0.563    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X62Y60         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y60         FDPE (Prop_fdpe_C_Q)         0.128    -0.435 f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.195    -0.240    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X59Y60         FDPE                                         f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.922    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.221 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.691    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.662 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.860    -0.802    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X59Y60         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism              0.274    -0.528    
    SLICE_X59Y60         FDPE (Remov_fdpe_C_PRE)     -0.149    -0.677    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                          0.677    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.128ns (39.665%)  route 0.195ns (60.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.694    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.666 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.180    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.154 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.591    -0.563    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X62Y60         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y60         FDPE (Prop_fdpe_C_Q)         0.128    -0.435 f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.195    -0.240    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X59Y60         FDPE                                         f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.922    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.221 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.691    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.662 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.860    -0.802    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X59Y60         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism              0.274    -0.528    
    SLICE_X59Y60         FDPE (Remov_fdpe_C_PRE)     -0.149    -0.677    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                          0.677    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.128ns (39.137%)  route 0.199ns (60.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.694    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.666 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.180    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.154 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.591    -0.563    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X62Y60         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y60         FDPE (Prop_fdpe_C_Q)         0.128    -0.435 f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.199    -0.236    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X58Y60         FDCE                                         f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.922    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.221 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.691    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.662 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.860    -0.802    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y60         FDCE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism              0.274    -0.528    
    SLICE_X58Y60         FDCE (Remov_fdce_C_CLR)     -0.146    -0.674    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                          0.674    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.128ns (39.137%)  route 0.199ns (60.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.694    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.666 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.180    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.154 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.591    -0.563    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X62Y60         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y60         FDPE (Prop_fdpe_C_Q)         0.128    -0.435 f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.199    -0.236    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X58Y60         FDCE                                         f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.922    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.221 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.691    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.662 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.860    -0.802    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y60         FDCE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism              0.274    -0.528    
    SLICE_X58Y60         FDCE (Remov_fdce_C_CLR)     -0.146    -0.674    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                          0.674    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.128ns (39.137%)  route 0.199ns (60.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.694    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.666 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.180    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.154 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.591    -0.563    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X62Y60         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y60         FDPE (Prop_fdpe_C_Q)         0.128    -0.435 f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.199    -0.236    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X58Y60         FDCE                                         f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.922    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.221 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.691    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.662 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=233, routed)         0.860    -0.802    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y60         FDCE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism              0.274    -0.528    
    SLICE_X58Y60         FDCE (Remov_fdce_C_CLR)     -0.146    -0.674    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                          0.674    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.438    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_core
  To Clock:  clk_out2_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        7.297ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.297ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        2.120ns  (logic 0.456ns (21.511%)  route 1.664ns (78.489%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 8.473 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.719    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.242 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.580    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.624    -0.860    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X62Y59         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDPE (Prop_fdpe_C_Q)         0.456    -0.404 f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          1.664     1.259    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AS[0]
    SLICE_X55Y55         FDCE                                         f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    T5                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.415    11.415 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.577    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.360 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.941    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.032 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.442     8.473    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X55Y55         FDCE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.562     9.036    
                         clock uncertainty           -0.074     8.961    
    SLICE_X55Y55         FDCE (Recov_fdce_C_CLR)     -0.405     8.556    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.556    
                         arrival time                          -1.259    
  -------------------------------------------------------------------
                         slack                                  7.297    

Slack (MET) :             7.297ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        2.120ns  (logic 0.456ns (21.511%)  route 1.664ns (78.489%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 8.473 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.719    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.242 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.580    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.624    -0.860    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X62Y59         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDPE (Prop_fdpe_C_Q)         0.456    -0.404 f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          1.664     1.259    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AS[0]
    SLICE_X55Y55         FDCE                                         f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    T5                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.415    11.415 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.577    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.360 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.941    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.032 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.442     8.473    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X55Y55         FDCE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.562     9.036    
                         clock uncertainty           -0.074     8.961    
    SLICE_X55Y55         FDCE (Recov_fdce_C_CLR)     -0.405     8.556    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.556    
                         arrival time                          -1.259    
  -------------------------------------------------------------------
                         slack                                  7.297    

Slack (MET) :             7.297ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        2.120ns  (logic 0.456ns (21.511%)  route 1.664ns (78.489%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 8.473 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.719    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.242 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.580    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.624    -0.860    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X62Y59         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDPE (Prop_fdpe_C_Q)         0.456    -0.404 f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          1.664     1.259    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AS[0]
    SLICE_X55Y55         FDCE                                         f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    T5                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.415    11.415 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.577    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.360 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.941    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.032 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.442     8.473    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X55Y55         FDCE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.562     9.036    
                         clock uncertainty           -0.074     8.961    
    SLICE_X55Y55         FDCE (Recov_fdce_C_CLR)     -0.405     8.556    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.556    
                         arrival time                          -1.259    
  -------------------------------------------------------------------
                         slack                                  7.297    

Slack (MET) :             7.297ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        2.120ns  (logic 0.456ns (21.511%)  route 1.664ns (78.489%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 8.473 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.719    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.242 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.580    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.624    -0.860    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X62Y59         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDPE (Prop_fdpe_C_Q)         0.456    -0.404 f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          1.664     1.259    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AS[0]
    SLICE_X55Y55         FDCE                                         f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    T5                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.415    11.415 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.577    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.360 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.941    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.032 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.442     8.473    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X55Y55         FDCE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.562     9.036    
                         clock uncertainty           -0.074     8.961    
    SLICE_X55Y55         FDCE (Recov_fdce_C_CLR)     -0.405     8.556    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.556    
                         arrival time                          -1.259    
  -------------------------------------------------------------------
                         slack                                  7.297    

Slack (MET) :             7.430ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.986ns  (logic 0.456ns (22.957%)  route 1.530ns (77.043%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 8.473 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.719    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.242 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.580    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.624    -0.860    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X62Y59         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDPE (Prop_fdpe_C_Q)         0.456    -0.404 f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          1.530     1.126    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AS[0]
    SLICE_X55Y56         FDCE                                         f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    T5                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.415    11.415 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.577    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.360 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.941    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.032 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.442     8.473    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X55Y56         FDCE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                         clock pessimism              0.562     9.036    
                         clock uncertainty           -0.074     8.961    
    SLICE_X55Y56         FDCE (Recov_fdce_C_CLR)     -0.405     8.556    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.556    
                         arrival time                          -1.126    
  -------------------------------------------------------------------
                         slack                                  7.430    

Slack (MET) :             7.430ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.986ns  (logic 0.456ns (22.957%)  route 1.530ns (77.043%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 8.473 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.719    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.242 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.580    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.624    -0.860    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X62Y59         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDPE (Prop_fdpe_C_Q)         0.456    -0.404 f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          1.530     1.126    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AS[0]
    SLICE_X55Y56         FDCE                                         f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    T5                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.415    11.415 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.577    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.360 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.941    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.032 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.442     8.473    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X55Y56         FDCE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
                         clock pessimism              0.562     9.036    
                         clock uncertainty           -0.074     8.961    
    SLICE_X55Y56         FDCE (Recov_fdce_C_CLR)     -0.405     8.556    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]
  -------------------------------------------------------------------
                         required time                          8.556    
                         arrival time                          -1.126    
  -------------------------------------------------------------------
                         slack                                  7.430    

Slack (MET) :             7.430ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.986ns  (logic 0.456ns (22.957%)  route 1.530ns (77.043%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 8.473 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.719    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.242 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.580    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.624    -0.860    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X62Y59         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDPE (Prop_fdpe_C_Q)         0.456    -0.404 f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          1.530     1.126    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AS[0]
    SLICE_X55Y56         FDCE                                         f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    T5                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.415    11.415 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.577    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.360 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.941    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.032 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.442     8.473    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X55Y56         FDCE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/C
                         clock pessimism              0.562     9.036    
                         clock uncertainty           -0.074     8.961    
    SLICE_X55Y56         FDCE (Recov_fdce_C_CLR)     -0.405     8.556    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]
  -------------------------------------------------------------------
                         required time                          8.556    
                         arrival time                          -1.126    
  -------------------------------------------------------------------
                         slack                                  7.430    

Slack (MET) :             7.430ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.986ns  (logic 0.456ns (22.957%)  route 1.530ns (77.043%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 8.473 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.719    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.242 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.580    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.624    -0.860    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X62Y59         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDPE (Prop_fdpe_C_Q)         0.456    -0.404 f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          1.530     1.126    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AS[0]
    SLICE_X55Y56         FDCE                                         f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    T5                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.415    11.415 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.577    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.360 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.941    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.032 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.442     8.473    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X55Y56         FDCE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/C
                         clock pessimism              0.562     9.036    
                         clock uncertainty           -0.074     8.961    
    SLICE_X55Y56         FDCE (Recov_fdce_C_CLR)     -0.405     8.556    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]
  -------------------------------------------------------------------
                         required time                          8.556    
                         arrival time                          -1.126    
  -------------------------------------------------------------------
                         slack                                  7.430    

Slack (MET) :             7.430ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.986ns  (logic 0.456ns (22.957%)  route 1.530ns (77.043%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 8.473 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.719    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.242 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.580    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.624    -0.860    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X62Y59         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDPE (Prop_fdpe_C_Q)         0.456    -0.404 f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          1.530     1.126    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AS[0]
    SLICE_X55Y56         FDCE                                         f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    T5                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.415    11.415 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.577    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.360 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.941    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.032 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.442     8.473    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X55Y56         FDCE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/C
                         clock pessimism              0.562     9.036    
                         clock uncertainty           -0.074     8.961    
    SLICE_X55Y56         FDCE (Recov_fdce_C_CLR)     -0.405     8.556    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]
  -------------------------------------------------------------------
                         required time                          8.556    
                         arrival time                          -1.126    
  -------------------------------------------------------------------
                         slack                                  7.430    

Slack (MET) :             7.476ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.986ns  (logic 0.456ns (22.957%)  route 1.530ns (77.043%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 8.473 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.719    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.242 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.580    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.624    -0.860    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X62Y59         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDPE (Prop_fdpe_C_Q)         0.456    -0.404 f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          1.530     1.126    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AS[0]
    SLICE_X55Y56         FDPE                                         f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    T5                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.415    11.415 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.577    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.360 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.941    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.032 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.442     8.473    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X55Y56         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.562     9.036    
                         clock uncertainty           -0.074     8.961    
    SLICE_X55Y56         FDPE (Recov_fdpe_C_PRE)     -0.359     8.602    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.602    
                         arrival time                          -1.126    
  -------------------------------------------------------------------
                         slack                                  7.476    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.694    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.666 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.180    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.154 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.592    -0.562    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X63Y59         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDPE (Prop_fdpe_C_Q)         0.128    -0.434 f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.239    -0.196    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X62Y59         FDCE                                         f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.922    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.221 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.691    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.662 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.862    -0.799    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X62Y59         FDCE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism              0.250    -0.549    
    SLICE_X62Y59         FDCE (Remov_fdce_C_CLR)     -0.146    -0.695    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                          0.695    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.694    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.666 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.180    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.154 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.592    -0.562    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X63Y59         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDPE (Prop_fdpe_C_Q)         0.128    -0.434 f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.239    -0.196    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X62Y59         FDCE                                         f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.922    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.221 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.691    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.662 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.862    -0.799    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X62Y59         FDCE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism              0.250    -0.549    
    SLICE_X62Y59         FDCE (Remov_fdce_C_CLR)     -0.146    -0.695    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                          0.695    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.694    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.666 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.180    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.154 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.592    -0.562    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X63Y59         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDPE (Prop_fdpe_C_Q)         0.128    -0.434 f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.239    -0.196    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X62Y59         FDPE                                         f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.922    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.221 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.691    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.662 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.862    -0.799    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X62Y59         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism              0.250    -0.549    
    SLICE_X62Y59         FDPE (Remov_fdpe_C_PRE)     -0.149    -0.698    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                          0.698    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_0/clkdiv_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.141ns (24.524%)  route 0.434ns (75.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.694    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.666 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.180    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.154 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.591    -0.563    rst_gen_i0/reset_bridge_clk_tx_i0/clk_out2
    SLICE_X62Y61         FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDPE (Prop_fdpe_C_Q)         0.141    -0.422 f  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/Q
                         net (fo=50, routed)          0.434     0.012    seg7_0/rst_clk_tx
    SLICE_X62Y65         FDCE                                         f  seg7_0/clkdiv_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.922    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.221 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.691    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.662 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.857    -0.804    seg7_0/clk_out2
    SLICE_X62Y65         FDCE                                         r  seg7_0/clkdiv_reg[0]/C
                         clock pessimism              0.253    -0.551    
    SLICE_X62Y65         FDCE (Remov_fdce_C_CLR)     -0.092    -0.643    seg7_0/clkdiv_reg[0]
  -------------------------------------------------------------------
                         required time                          0.643    
                         arrival time                           0.012    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_0/clkdiv_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.141ns (24.524%)  route 0.434ns (75.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.694    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.666 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.180    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.154 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.591    -0.563    rst_gen_i0/reset_bridge_clk_tx_i0/clk_out2
    SLICE_X62Y61         FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDPE (Prop_fdpe_C_Q)         0.141    -0.422 f  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/Q
                         net (fo=50, routed)          0.434     0.012    seg7_0/rst_clk_tx
    SLICE_X62Y65         FDCE                                         f  seg7_0/clkdiv_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.922    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.221 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.691    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.662 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.857    -0.804    seg7_0/clk_out2
    SLICE_X62Y65         FDCE                                         r  seg7_0/clkdiv_reg[1]/C
                         clock pessimism              0.253    -0.551    
    SLICE_X62Y65         FDCE (Remov_fdce_C_CLR)     -0.092    -0.643    seg7_0/clkdiv_reg[1]
  -------------------------------------------------------------------
                         required time                          0.643    
                         arrival time                           0.012    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_0/clkdiv_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.141ns (24.524%)  route 0.434ns (75.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.694    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.666 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.180    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.154 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.591    -0.563    rst_gen_i0/reset_bridge_clk_tx_i0/clk_out2
    SLICE_X62Y61         FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDPE (Prop_fdpe_C_Q)         0.141    -0.422 f  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/Q
                         net (fo=50, routed)          0.434     0.012    seg7_0/rst_clk_tx
    SLICE_X62Y65         FDCE                                         f  seg7_0/clkdiv_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.922    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.221 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.691    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.662 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.857    -0.804    seg7_0/clk_out2
    SLICE_X62Y65         FDCE                                         r  seg7_0/clkdiv_reg[2]/C
                         clock pessimism              0.253    -0.551    
    SLICE_X62Y65         FDCE (Remov_fdce_C_CLR)     -0.092    -0.643    seg7_0/clkdiv_reg[2]
  -------------------------------------------------------------------
                         required time                          0.643    
                         arrival time                           0.012    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_0/clkdiv_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.141ns (24.524%)  route 0.434ns (75.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.694    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.666 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.180    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.154 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.591    -0.563    rst_gen_i0/reset_bridge_clk_tx_i0/clk_out2
    SLICE_X62Y61         FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDPE (Prop_fdpe_C_Q)         0.141    -0.422 f  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/Q
                         net (fo=50, routed)          0.434     0.012    seg7_0/rst_clk_tx
    SLICE_X62Y65         FDCE                                         f  seg7_0/clkdiv_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.922    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.221 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.691    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.662 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.857    -0.804    seg7_0/clk_out2
    SLICE_X62Y65         FDCE                                         r  seg7_0/clkdiv_reg[3]/C
                         clock pessimism              0.253    -0.551    
    SLICE_X62Y65         FDCE (Remov_fdce_C_CLR)     -0.092    -0.643    seg7_0/clkdiv_reg[3]
  -------------------------------------------------------------------
                         required time                          0.643    
                         arrival time                           0.012    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.702ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.141ns (21.939%)  route 0.502ns (78.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.694    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.666 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.180    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.154 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.592    -0.562    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X62Y59         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDPE (Prop_fdpe_C_Q)         0.141    -0.421 f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          0.502     0.081    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AS[0]
    SLICE_X54Y59         FDCE                                         f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.922    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.221 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.691    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.662 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.833    -0.828    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X54Y59         FDCE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism              0.274    -0.554    
    SLICE_X54Y59         FDCE (Remov_fdce_C_CLR)     -0.067    -0.621    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.621    
                         arrival time                           0.081    
  -------------------------------------------------------------------
                         slack                                  0.702    

Slack (MET) :             0.702ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.141ns (21.939%)  route 0.502ns (78.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.694    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.666 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.180    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.154 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.592    -0.562    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X62Y59         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDPE (Prop_fdpe_C_Q)         0.141    -0.421 f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          0.502     0.081    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AS[0]
    SLICE_X54Y59         FDCE                                         f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.922    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.221 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.691    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.662 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.833    -0.828    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X54Y59         FDCE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism              0.274    -0.554    
    SLICE_X54Y59         FDCE (Remov_fdce_C_CLR)     -0.067    -0.621    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                          0.621    
                         arrival time                           0.081    
  -------------------------------------------------------------------
                         slack                                  0.702    

Slack (MET) :             0.706ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.141ns (21.939%)  route 0.502ns (78.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.694    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.666 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.180    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.154 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.592    -0.562    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X62Y59         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDPE (Prop_fdpe_C_Q)         0.141    -0.421 f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          0.502     0.081    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AS[0]
    SLICE_X54Y59         FDPE                                         f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.922    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.221 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.691    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.662 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.833    -0.828    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X54Y59         FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism              0.274    -0.554    
    SLICE_X54Y59         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.625    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                          0.625    
                         arrival time                           0.081    
  -------------------------------------------------------------------
                         slack                                  0.706    





