Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sun Jun 13 18:29:07 2021
| Host         : DESKTOP-NFORTEC running 64-bit major release  (build 9200)
| Command      : report_methodology -file top_crono_methodology_drc_routed.rpt -pb top_crono_methodology_drc_routed.pb -rpx top_crono_methodology_drc_routed.rpx
| Design       : top_crono
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 43
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert  | 3          |
| TIMING-18 | Warning  | Missing input or output delay | 40         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell inst_crono_digital/decimas_unit/q[3]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_crono_digital/centesimas_unit/q_reg[0]/CLR,
inst_crono_digital/centesimas_unit/q_reg[1]/CLR,
inst_crono_digital/centesimas_unit/q_reg[2]/CLR,
inst_crono_digital/centesimas_unit/q_reg[3]/CLR,
inst_crono_digital/dhoras_unit/q_reg[0]/CLR,
inst_crono_digital/dhoras_unit/q_reg[1]/CLR,
inst_crono_digital/dhoras_unit/q_reg[2]/CLR,
inst_crono_digital/dhoras_unit/q_reg[3]/CLR,
inst_crono_digital/disp_cont/q_reg[0]/CLR,
inst_crono_digital/disp_cont/q_reg[1]/CLR,
inst_crono_digital/disp_cont/q_reg[2]/CLR,
inst_crono_digital/disp_cont/q_reg[3]/CLR,
inst_crono_digital/dminutos_unit/q_reg[0]/CLR,
inst_crono_digital/dminutos_unit/q_reg[1]/CLR,
inst_crono_digital/dminutos_unit/q_reg[2]/CLR (the first 15 of 36 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell inst_crono_digital/dseg_unit/cuenta[26]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_alm/cuenta_reg[0]/CLR, inst_alm/cuenta_reg[10]/CLR,
inst_alm/cuenta_reg[11]/CLR, inst_alm/cuenta_reg[12]/CLR,
inst_alm/cuenta_reg[13]/CLR, inst_alm/cuenta_reg[14]/CLR,
inst_alm/cuenta_reg[15]/CLR, inst_alm/cuenta_reg[16]/CLR,
inst_alm/cuenta_reg[17]/CLR, inst_alm/cuenta_reg[18]/CLR,
inst_alm/cuenta_reg[19]/CLR, inst_alm/cuenta_reg[1]/CLR,
inst_alm/cuenta_reg[20]/CLR, inst_alm/cuenta_reg[21]/CLR,
inst_alm/cuenta_reg[22]/CLR (the first 15 of 27 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell inst_crono_digital/dseg_unit/rgb1_red_o_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_alm/led_1s_reg[0]/CLR, inst_alm/led_1s_reg[1]/CLR,
inst_alm/led_1s_reg[2]/CLR, inst_alm/led_1s_reg[3]/CLR,
inst_alm/led_1s_reg[4]/CLR, inst_alm/led_1s_reg[5]/CLR,
inst_alm/led_1s_reg[6]/CLR, inst_alm/led_1s_reg[7]/CLR,
inst_alm/led_2s_reg[0]/CLR, inst_alm/led_2s_reg[1]/CLR,
inst_alm/led_2s_reg[2]/CLR, inst_alm/led_2s_reg[3]/CLR,
inst_alm/led_2s_reg[4]/CLR, inst_alm/led_3s_reg/CLR,
inst_alm/led_4s_reg/CLR (the first 15 of 20 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on ce relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on reset relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on sw_1 relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on sw_3 relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on an[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on an[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on an[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on an[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on an[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on an[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on an[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on an[7] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on dp relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on led[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on led[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on led[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on led[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on led[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on led[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on led[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on led_1[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on led_1[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on led_1[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on led_1[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on led_1[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on led_1[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on led_1[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on led_1[7] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on led_2[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on led_2[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on led_2[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on led_2[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on led_2[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on led_3 relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on led_4 relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on led_5 relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on rgb1_green_o relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on rgb1_red_o relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on rgb2_green_o relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on rgb2_red_o relative to clock(s) sys_clk_pin
Related violations: <none>


