// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// *****************************************************************************
// This file contains a Verilog test bench with test vectors .The test vectors  
// are exported from a vector file in the Quartus Waveform Editor and apply to  
// the top level entity of the current Quartus project .The user can use this   
// testbench to simulate his design using a third-party simulation tool .       
// *****************************************************************************
// Generated on "02/10/2021 20:20:13"
                                                                                
// Verilog Test Bench (with test vectors) for design :                          test
// 
// Simulation tool : 3rd Party
// 

`timescale 1 ps/ 1 ps
module test_vlg_vec_tst();
// constants                                           
// general purpose registers
reg clk;
reg [19:0] hex_number;
reg reset;
// wires                                               
wire [3:0] bcd_digit_0;
wire [3:0] bcd_digit_1;
wire [3:0] bcd_digit_2;
wire [3:0] bcd_digit_3;
wire [3:0] bcd_digit_4;
wire [3:0] bcd_digit_5;

// assign statements (if any)                          
test i1 (
// port map - connection between master ports and signals/registers   
	.bcd_digit_0(bcd_digit_0),
	.bcd_digit_1(bcd_digit_1),
	.bcd_digit_2(bcd_digit_2),
	.bcd_digit_3(bcd_digit_3),
	.bcd_digit_4(bcd_digit_4),
	.bcd_digit_5(bcd_digit_5),
	.clk(clk),
	.hex_number(hex_number),
	.reset(reset)
);
initial 
begin 
#1000000 $finish;
end 

// clk
always
begin
	clk = 1'b0;
	clk = #250000 1'b1;
	#250000;
end 
// hex_number[ 19 ]
initial
begin
	hex_number[19] = 1'b0;
end 
// hex_number[ 18 ]
initial
begin
	hex_number[18] = 1'b0;
end 
// hex_number[ 17 ]
initial
begin
	hex_number[17] = 1'b0;
end 
// hex_number[ 16 ]
initial
begin
	hex_number[16] = 1'b0;
end 
// hex_number[ 15 ]
initial
begin
	hex_number[15] = 1'b0;
end 
// hex_number[ 14 ]
initial
begin
	hex_number[14] = 1'b0;
end 
// hex_number[ 13 ]
initial
begin
	hex_number[13] = 1'b0;
end 
// hex_number[ 12 ]
initial
begin
	hex_number[12] = 1'b0;
end 
// hex_number[ 11 ]
initial
begin
	hex_number[11] = 1'b0;
end 
// hex_number[ 10 ]
initial
begin
	hex_number[10] = 1'b0;
end 
// hex_number[ 9 ]
initial
begin
	hex_number[9] = 1'b0;
end 
// hex_number[ 8 ]
initial
begin
	hex_number[8] = 1'b0;
end 
// hex_number[ 7 ]
initial
begin
	hex_number[7] = 1'b1;
end 
// hex_number[ 6 ]
initial
begin
	hex_number[6] = 1'b1;
end 
// hex_number[ 5 ]
initial
begin
	hex_number[5] = 1'b1;
end 
// hex_number[ 4 ]
initial
begin
	hex_number[4] = 1'b1;
end 
// hex_number[ 3 ]
initial
begin
	hex_number[3] = 1'b1;
end 
// hex_number[ 2 ]
initial
begin
	hex_number[2] = 1'b1;
end 
// hex_number[ 1 ]
initial
begin
	hex_number[1] = 1'b0;
end 
// hex_number[ 0 ]
initial
begin
	hex_number[0] = 1'b1;
end 

// reset
initial
begin
	reset = 1'b1;
end 
endmodule

