#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Jul  2 10:10:49 2018
# Process ID: 21725
# Current directory: /home/pixdaq/kdunne/aurora_fmc_one_lane
# Command line: vivado
# Log file: /home/pixdaq/kdunne/aurora_fmc_one_lane/vivado.log
# Journal file: /home/pixdaq/kdunne/aurora_fmc_one_lane/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 6231.879 ; gain = 109.730 ; free physical = 1368 ; free virtual = 17106
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.CLKOUT4_USED {true} CONFIG.CLKOUT5_USED {false} CONFIG.CLKOUT4_REQUESTED_OUT_FREQ {300} CONFIG.OVERRIDE_MMCM {true} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {3} CONFIG.MMCM_CLKOUT0_DIVIDE_F {7.5} CONFIG.MMCM_CLKOUT1_DIVIDE {30} CONFIG.MMCM_CLKOUT2_DIVIDE {120} CONFIG.MMCM_CLKIN1_PERIOD {5.000} CONFIG.MMCM_CLKOUT3_DIVIDE {2} CONFIG.MMCM_CLKOUT4_DIVIDE {1} CONFIG.NUM_OUT_CLKS {4} CONFIG.CLKOUT1_JITTER {234.329} CONFIG.CLKOUT1_PHASE_ERROR {166.427} CONFIG.CLKOUT2_JITTER {305.591} CONFIG.CLKOUT2_PHASE_ERROR {166.427} CONFIG.CLKOUT3_JITTER {396.123} CONFIG.CLKOUT3_PHASE_ERROR {166.427} CONFIG.CLKOUT4_JITTER {181.288} CONFIG.CLKOUT4_PHASE_ERROR {166.427} CONFIG.CLKOUT5_JITTER {160.022} CONFIG.CLKOUT5_PHASE_ERROR {166.427}] [get_ips clk_wiz_1]
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'CLKOUT4_REQUESTED_OUT_FREQ' from '400' to '300' has been ignored for IP 'clk_wiz_1'
generate_target all [get_files  /home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_1'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_1'...
catch { config_ip_cache -export [get_ips -all clk_wiz_1] }
export_ip_user_files -of_objects [get_files /home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci] -no_script -sync -force -quiet
reset_run clk_wiz_1_synth_1
launch_runs -jobs 4 clk_wiz_1_synth_1
[Mon Jul  2 10:48:09 2018] Launched clk_wiz_1_synth_1...
Run output will be captured here: /home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.runs/clk_wiz_1_synth_1/runme.log
export_simulation -of_objects [get_files /home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci] -directory /home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.ip_user_files/sim_scripts -ip_user_files_dir /home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.ip_user_files -ipstatic_source_dir /home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.cache/compile_simlib/modelsim} {questa=/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.cache/compile_simlib/questa} {ies=/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.cache/compile_simlib/ies} {vcs=/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.cache/compile_simlib/vcs} {riviera=/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
add_files -norecurse /home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/sources_1/ip/cmd_iserdes/cmd_iserdes.xci
WARNING: [IP_Flow 19-2162] IP 'cmd_iserdes' is locked:
* Current project part 'xc7vx485tffg1761-2' and the part 'xc7k325tffg900-2' used to customize the IP 'cmd_iserdes' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
export_ip_user_files -of_objects  [get_files  /home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/sources_1/ip/cmd_iserdes/cmd_iserdes.xci] -lib_map_path [list {modelsim=/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.cache/compile_simlib/modelsim} {questa=/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.cache/compile_simlib/questa} {ies=/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.cache/compile_simlib/ies} {vcs=/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.cache/compile_simlib/vcs} {riviera=/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.cache/compile_simlib/riviera}] -force -quiet
update_compile_order -fileset sources_1
upgrade_ip -vlnv xilinx.com:ip:selectio_wiz:5.1 [get_ips  cmd_iserdes] -log ip_upgrade.log
Upgrading 'cmd_iserdes'
WARNING: [IP_Flow 19-4050] The normal upgrade process failed due to validation failures in the given configuration. Attempting partial upgrade to set as many user parameters as possible. Please check the parameters whose values were not applied.
WARNING: [IP_Flow 19-3438] Customization errors found on 'cmd_iserdes'. Restoring to previous valid configuration.
WARNING: [IP_Flow 19-1721] During upgrade of 'cmd_iserdes':
The upgraded user parameter set contained parameters that could not be mapped on to the upgraded IP. When checking the upgrade script, note that parameter names are case sensitive.

CRITICAL WARNING: [IP_Flow 19-3419] Update of 'cmd_iserdes' to current project options has resulted in an incomplete parameterization. Please review the message log, and recustomize this instance before continuing with your design.
WARNING: [IP_Flow 19-4697] Upgrade has added interface 'clk_out' (xilinx.com:signal:clock:1.0)
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'cmd_iserdes'.
WARNING: [IP_Flow 19-4706] Upgraded port 'data_in_to_device' width 1 differs from original width 8
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'bitslip'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'clk_div_in'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'data_in_from_pins_n'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'data_in_from_pins_p'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'clk_out'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'data_in_from_pins'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'cmd_iserdes'. These changes may impact your design.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cmd_iserdes'...
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'cmd_iserdes' has identified issues that may require user intervention. Please review the upgrade log '/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips cmd_iserdes] -no_script -sync -force -quiet
generate_target all [get_files  /home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/sources_1/ip/cmd_iserdes/cmd_iserdes.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cmd_iserdes'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cmd_iserdes'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'cmd_iserdes'...
catch { config_ip_cache -export [get_ips -all cmd_iserdes] }
export_ip_user_files -of_objects [get_files /home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/sources_1/ip/cmd_iserdes/cmd_iserdes.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/sources_1/ip/cmd_iserdes/cmd_iserdes.xci]
launch_runs -jobs 4 cmd_iserdes_synth_1
[Mon Jul  2 11:25:12 2018] Launched cmd_iserdes_synth_1...
Run output will be captured here: /home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.runs/cmd_iserdes_synth_1/runme.log
export_simulation -of_objects [get_files /home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/sources_1/ip/cmd_iserdes/cmd_iserdes.xci] -directory /home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.ip_user_files/sim_scripts -ip_user_files_dir /home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.ip_user_files -ipstatic_source_dir /home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.cache/compile_simlib/modelsim} {questa=/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.cache/compile_simlib/questa} {ies=/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.cache/compile_simlib/ies} {vcs=/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.cache/compile_simlib/vcs} {riviera=/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.BUS_SIG_TYPE {DIFF} CONFIG.BUS_IO_STD {LVDS} CONFIG.USE_SERIALIZATION {true} CONFIG.SERIALIZATION_FACTOR {8} CONFIG.SELIO_CLK_BUF {MMCM} CONFIG.SELIO_CLK_SIG_TYPE {SINGLE} CONFIG.SELIO_CLK_IO_STD {LVCMOS18} CONFIG.SYSTEM_DATA_WIDTH {1} CONFIG.SELIO_INTERFACE_TYPE {NETWORKING} CONFIG.CLK_FWD_SIG_TYPE {DIFF} CONFIG.CLK_FWD_IO_STD {LVDS}] [get_ips cmd_iserdes]
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'SELIO_CLK_SIG_TYPE' from 'DIFF' to 'SINGLE' has been ignored for IP 'cmd_iserdes'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'SELIO_CLK_IO_STD' from 'LVDS' to 'LVCMOS18' has been ignored for IP 'cmd_iserdes'
generate_target all [get_files  /home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/sources_1/ip/cmd_iserdes/cmd_iserdes.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cmd_iserdes'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cmd_iserdes'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cmd_iserdes'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'cmd_iserdes'...
catch { config_ip_cache -export [get_ips -all cmd_iserdes] }
export_ip_user_files -of_objects [get_files /home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/sources_1/ip/cmd_iserdes/cmd_iserdes.xci] -no_script -sync -force -quiet
reset_run cmd_iserdes_synth_1
launch_runs -jobs 4 cmd_iserdes_synth_1
[Mon Jul  2 11:30:26 2018] Launched cmd_iserdes_synth_1...
Run output will be captured here: /home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.runs/cmd_iserdes_synth_1/runme.log
export_simulation -of_objects [get_files /home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/sources_1/ip/cmd_iserdes/cmd_iserdes.xci] -directory /home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.ip_user_files/sim_scripts -ip_user_files_dir /home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.ip_user_files -ipstatic_source_dir /home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.cache/compile_simlib/modelsim} {questa=/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.cache/compile_simlib/questa} {ies=/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.cache/compile_simlib/ies} {vcs=/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.cache/compile_simlib/vcs} {riviera=/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.C_PROBE6_WIDTH {64}] [get_ips ila_1]
generate_target all [get_files  /home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/sources_1/ip/ila_1/ila_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ila_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ila_1'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/sources_1/ip/ila_1/ila_1_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ila_1'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'ila_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ila_1'...
catch { config_ip_cache -export [get_ips -all ila_1] }
export_ip_user_files -of_objects [get_files /home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/sources_1/ip/ila_1/ila_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/sources_1/ip/ila_1/ila_1.xci]
create_ip_run: Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 6957.902 ; gain = 0.219 ; free physical = 1280 ; free virtual = 16516
launch_runs -jobs 4 ila_1_synth_1
[Mon Jul  2 11:33:53 2018] Launched ila_1_synth_1...
Run output will be captured here: /home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.runs/ila_1_synth_1/runme.log
export_simulation -of_objects [get_files /home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/sources_1/ip/ila_1/ila_1.xci] -directory /home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.ip_user_files/sim_scripts -ip_user_files_dir /home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.ip_user_files -ipstatic_source_dir /home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.cache/compile_simlib/modelsim} {questa=/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.cache/compile_simlib/questa} {ies=/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.cache/compile_simlib/ies} {vcs=/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.cache/compile_simlib/vcs} {riviera=/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.CLKOUT4_USED {true} CONFIG.CLKOUT4_REQUESTED_OUT_FREQ {50} CONFIG.OVERRIDE_MMCM {true} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {3} CONFIG.MMCM_CLKOUT0_DIVIDE_F {7.5} CONFIG.MMCM_CLKOUT1_DIVIDE {30} CONFIG.MMCM_CLKOUT2_DIVIDE {120} CONFIG.MMCM_CLKOUT3_DIVIDE {12} CONFIG.NUM_OUT_CLKS {4}] [get_ips clk_wiz_1]
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'CLKOUT4_REQUESTED_OUT_FREQ' from '400' to '50' has been ignored for IP 'clk_wiz_1'
generate_target all [get_files  /home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_1'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_1'...
catch { config_ip_cache -export [get_ips -all clk_wiz_1] }
export_ip_user_files -of_objects [get_files /home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci] -no_script -sync -force -quiet
reset_run clk_wiz_1_synth_1
launch_runs -jobs 4 clk_wiz_1_synth_1
[Mon Jul  2 11:37:13 2018] Launched clk_wiz_1_synth_1...
Run output will be captured here: /home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.runs/clk_wiz_1_synth_1/runme.log
export_simulation -of_objects [get_files /home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci] -directory /home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.ip_user_files/sim_scripts -ip_user_files_dir /home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.ip_user_files -ipstatic_source_dir /home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.cache/compile_simlib/modelsim} {questa=/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.cache/compile_simlib/questa} {ies=/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.cache/compile_simlib/ies} {vcs=/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.cache/compile_simlib/vcs} {riviera=/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Jul  2 11:42:14 2018] Launched synth_1...
Run output will be captured here: /home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:15 ; elapsed = 00:00:44 . Memory (MB): peak = 7041.164 ; gain = 0.000 ; free physical = 894 ; free virtual = 16217
launch_runs impl_1 -jobs 4
[Mon Jul  2 11:45:50 2018] Launched impl_1...
Run output will be captured here: /home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 379 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/pixdaq/kdunne/aurora_fmc_one_lane/.Xil/Vivado-21725-dhcp-130-148.ucsc.edu/dcp7/aurora_top_board.xdc]
Finished Parsing XDC File [/home/pixdaq/kdunne/aurora_fmc_one_lane/.Xil/Vivado-21725-dhcp-130-148.ucsc.edu/dcp7/aurora_top_board.xdc]
Parsing XDC File [/home/pixdaq/kdunne/aurora_fmc_one_lane/.Xil/Vivado-21725-dhcp-130-148.ucsc.edu/dcp7/aurora_top_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc:57]
get_clocks: Time (s): cpu = 00:00:16 ; elapsed = 00:00:40 . Memory (MB): peak = 7888.340 ; gain = 657.773 ; free physical = 737 ; free virtual = 16004
Finished Parsing XDC File [/home/pixdaq/kdunne/aurora_fmc_one_lane/.Xil/Vivado-21725-dhcp-130-148.ucsc.edu/dcp7/aurora_top_early.xdc]
Parsing XDC File [/home/pixdaq/kdunne/aurora_fmc_one_lane/.Xil/Vivado-21725-dhcp-130-148.ucsc.edu/dcp7/aurora_top.xdc]
WARNING: [Constraints 18-619] A clock with name 'sysclk_in_p' already exists, overwriting the previous clock with the same name. [/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/constrs_1/imports/constraints/aurora_fmc_one_lane.xdc:2]
Finished Parsing XDC File [/home/pixdaq/kdunne/aurora_fmc_one_lane/.Xil/Vivado-21725-dhcp-130-148.ucsc.edu/dcp7/aurora_top.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.36 . Memory (MB): peak = 7900.340 ; gain = 4.000 ; free physical = 719 ; free virtual = 15988
Restored from archive | CPU: 0.330000 secs | Memory: 8.037819 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.36 . Memory (MB): peak = 7900.340 ; gain = 4.000 ; free physical = 719 ; free virtual = 15988
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 158 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 152 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

open_run: Time (s): cpu = 00:00:31 ; elapsed = 00:00:52 . Memory (MB): peak = 8126.711 ; gain = 1065.754 ; free physical = 587 ; free virtual = 15885
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Jul  2 11:55:41 2018] Launched impl_1...
Run output will be captured here: /home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.runs/impl_1/runme.log
close_design
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:02:11
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210203A01D26A
set_property PROGRAM.FILE {/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.runs/impl_1/aurora_top.bit} [get_hw_devices xc7vx485t_0]
set_property PROBES.FILE {/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.runs/impl_1/aurora_top.ltx} [get_hw_devices xc7vx485t_0]
set_property FULL_PROBES.FILE {/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.runs/impl_1/aurora_top.ltx} [get_hw_devices xc7vx485t_0]
current_hw_device [get_hw_devices xc7vx485t_0]
refresh_hw_device [lindex [get_hw_devices xc7vx485t_0] 0]
INFO: [Labtools 27-1435] Device xc7vx485t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.runs/impl_1/aurora_top.ltx} [get_hw_devices xc7vx485t_0]
set_property FULL_PROBES.FILE {/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.runs/impl_1/aurora_top.ltx} [get_hw_devices xc7vx485t_0]
set_property PROGRAM.FILE {/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.runs/impl_1/aurora_top.bit} [get_hw_devices xc7vx485t_0]
program_hw_devices [get_hw_devices xc7vx485t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 8217.004 ; gain = 0.000 ; free physical = 1926 ; free virtual = 16021
refresh_hw_device [lindex [get_hw_devices xc7vx485t_0] 0]
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Labtools 27-3176] hw_server failed during internal command.
Resolution: Check that the hw_server is running and the hardware connectivity to the target
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210203A01D26A
close_hw
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.C_PROBE6_WIDTH {1} CONFIG.C_PROBE5_WIDTH {1} CONFIG.C_NUM_OF_PROBES {4}] [get_ips ila_1]
generate_target all [get_files  /home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/sources_1/ip/ila_1/ila_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ila_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ila_1'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/sources_1/ip/ila_1/ila_1_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ila_1'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'ila_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ila_1'...
catch { config_ip_cache -export [get_ips -all ila_1] }
export_ip_user_files -of_objects [get_files /home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/sources_1/ip/ila_1/ila_1.xci] -no_script -sync -force -quiet
reset_run ila_1_synth_1
launch_runs -jobs 4 ila_1_synth_1
[Mon Jul  2 12:12:54 2018] Launched ila_1_synth_1...
Run output will be captured here: /home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.runs/ila_1_synth_1/runme.log
export_simulation -of_objects [get_files /home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/sources_1/ip/ila_1/ila_1.xci] -directory /home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.ip_user_files/sim_scripts -ip_user_files_dir /home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.ip_user_files -ipstatic_source_dir /home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.cache/compile_simlib/modelsim} {questa=/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.cache/compile_simlib/questa} {ies=/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.cache/compile_simlib/ies} {vcs=/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.cache/compile_simlib/vcs} {riviera=/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Jul  2 12:32:33 2018] Launched synth_1...
Run output will be captured here: /home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Mon Jul  2 13:26:45 2018] Launched impl_1...
Run output will be captured here: /home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Jul  2 13:34:12 2018] Launched impl_1...
Run output will be captured here: /home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.runs/impl_1/runme.log
report_power -advisory
Command: report_power -advisory
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power failed
ERROR: [Common 17-53] User Exception: No open design. Please open an elaborated, synthesized or implemented design before executing this command.
open_run impl_1
INFO: [Netlist 29-17] Analyzing 237 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/pixdaq/kdunne/aurora_fmc_one_lane/.Xil/Vivado-21725-dhcp-130-148.ucsc.edu/dcp15/aurora_top_board.xdc]
Finished Parsing XDC File [/home/pixdaq/kdunne/aurora_fmc_one_lane/.Xil/Vivado-21725-dhcp-130-148.ucsc.edu/dcp15/aurora_top_board.xdc]
Parsing XDC File [/home/pixdaq/kdunne/aurora_fmc_one_lane/.Xil/Vivado-21725-dhcp-130-148.ucsc.edu/dcp15/aurora_top_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc:57]
Finished Parsing XDC File [/home/pixdaq/kdunne/aurora_fmc_one_lane/.Xil/Vivado-21725-dhcp-130-148.ucsc.edu/dcp15/aurora_top_early.xdc]
Parsing XDC File [/home/pixdaq/kdunne/aurora_fmc_one_lane/.Xil/Vivado-21725-dhcp-130-148.ucsc.edu/dcp15/aurora_top.xdc]
WARNING: [Constraints 18-619] A clock with name 'sysclk_in_p' already exists, overwriting the previous clock with the same name. [/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/constrs_1/imports/constraints/aurora_fmc_one_lane.xdc:2]
Finished Parsing XDC File [/home/pixdaq/kdunne/aurora_fmc_one_lane/.Xil/Vivado-21725-dhcp-130-148.ucsc.edu/dcp15/aurora_top.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.26 . Memory (MB): peak = 8624.543 ; gain = 4.000 ; free physical = 2976 ; free virtual = 15968
Restored from archive | CPU: 0.260000 secs | Memory: 6.474937 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.26 . Memory (MB): peak = 8624.543 ; gain = 4.000 ; free physical = 2976 ; free virtual = 15968
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 106 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 100 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 8832.141 ; gain = 466.414 ; free physical = 2930 ; free virtual = 15910
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:02:11
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210203A01D26A
set_property PROGRAM.FILE {/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.runs/impl_1/aurora_top.bit} [get_hw_devices xc7vx485t_0]
set_property PROBES.FILE {/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.runs/impl_1/aurora_top.ltx} [get_hw_devices xc7vx485t_0]
set_property FULL_PROBES.FILE {/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.runs/impl_1/aurora_top.ltx} [get_hw_devices xc7vx485t_0]
current_hw_device [get_hw_devices xc7vx485t_0]
refresh_hw_device [lindex [get_hw_devices xc7vx485t_0] 0]
INFO: [Labtools 27-1435] Device xc7vx485t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.runs/impl_1/aurora_top.ltx} [get_hw_devices xc7vx485t_0]
set_property FULL_PROBES.FILE {/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.runs/impl_1/aurora_top.ltx} [get_hw_devices xc7vx485t_0]
set_property PROGRAM.FILE {/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.runs/impl_1/aurora_top.bit} [get_hw_devices xc7vx485t_0]
program_hw_devices [get_hw_devices xc7vx485t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 8956.027 ; gain = 0.000 ; free physical = 3344 ; free virtual = 16343
refresh_hw_device [lindex [get_hw_devices xc7vx485t_0] 0]
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Labtools 27-3176] hw_server failed during internal command.
Resolution: Check that the hw_server is running and the hardware connectivity to the target
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210203A01D26A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210203A01D26A
INFO: [Labtools 27-1435] Device xc7vx485t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.runs/impl_1/aurora_top.ltx} [get_hw_devices xc7vx485t_0]
set_property FULL_PROBES.FILE {/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.runs/impl_1/aurora_top.ltx} [get_hw_devices xc7vx485t_0]
set_property PROGRAM.FILE {/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.runs/impl_1/aurora_top.bit} [get_hw_devices xc7vx485t_0]
program_hw_devices [get_hw_devices xc7vx485t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 8956.027 ; gain = 0.000 ; free physical = 3306 ; free virtual = 16288
refresh_hw_device [lindex [get_hw_devices xc7vx485t_0] 0]
INFO: [Labtools 27-2302] Device xc7vx485t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-2302] Device xc7vx485t (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtools 27-1972] Mismatch between the design programmed into the device xc7vx485t (JTAG device index = 0) and the probes file(s) /home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.runs/impl_1/aurora_top.ltx.
 The core at location uuid_660EAB5498625F8BBF9DC118A1059F55 has different widths for VIO output port 1. Port width in the device core is 1, but port width in the probes file is 5.
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
refresh_hw_device: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 8956.027 ; gain = 0.000 ; free physical = 3258 ; free virtual = 16243
refresh_hw_device [lindex [get_hw_devices xc7vx485t_0] 0]
INFO: [Labtools 27-2302] Device xc7vx485t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-2302] Device xc7vx485t (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtools 27-1973] Mismatch between the design programmed into the device xc7vx485t (JTAG device index = 0) and the probes file(s) /home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.runs/impl_1/aurora_top.ltx.
 The device core at location uuid_611DBA6DCE6854D299FCFC6B8BF3B212, has 0 ILA output port(s), but the core in the probes file(s) have 1 ILA output port(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
refresh_hw_device [lindex [get_hw_devices xc7vx485t_0] 0]
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Labtools 27-3176] hw_server failed during internal command.
Resolution: Check that the hw_server is running and the hardware connectivity to the target
close_hw
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Jul  2 13:53:20 2018] Launched synth_1...
Run output will be captured here: /home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 8956.027 ; gain = 0.000 ; free physical = 3365 ; free virtual = 16337
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:02:11
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210203A01D26A
current_hw_device [get_hw_devices xc7vx485t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7vx485t_0] 0]
ERROR: [Xicom 50-38] xicom: Device:0, user chain number:1, slave index:1. Reading intermittently wrong data from core. Try slower target speed. Make sure design meets timing requirements.
ERROR: [Xicom 50-38] xicom: Device:0, user chain number:1, slave index:1, is not a valid CseXsdb Slave core.
ERROR: [Labtools 27-3176] hw_server failed during internal command.
Resolution: Check that the hw_server is running and the hardware connectivity to the target
close_hw
launch_runs impl_1 -jobs 4
[Mon Jul  2 13:56:33 2018] Launched impl_1...
Run output will be captured here: /home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Jul  2 14:03:58 2018] Launched impl_1...
Run output will be captured here: /home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:02:11
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210203A01D26A
set_property PROGRAM.FILE {/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.runs/impl_1/aurora_top.bit} [get_hw_devices xc7vx485t_0]
set_property PROBES.FILE {/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.runs/impl_1/aurora_top.ltx} [get_hw_devices xc7vx485t_0]
set_property FULL_PROBES.FILE {/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.runs/impl_1/aurora_top.ltx} [get_hw_devices xc7vx485t_0]
current_hw_device [get_hw_devices xc7vx485t_0]
refresh_hw_device [lindex [get_hw_devices xc7vx485t_0] 0]
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Data structures not initialized for CseXsdb slave Device:0, user chain number/bus:1, slave index:0.
ERROR: [Xicom 50-38] xicom: Data structures not initialized for CseXsdb slave Device:0, user chain number/bus:1, slave index:0.
ERROR: [Labtools 27-3176] hw_server failed during internal command.
Resolution: Check that the hw_server is running and the hardware connectivity to the target
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210203A01D26A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210203A01D26A
INFO: [Labtools 27-1435] Device xc7vx485t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.runs/impl_1/aurora_top.ltx} [get_hw_devices xc7vx485t_0]
set_property FULL_PROBES.FILE {/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.runs/impl_1/aurora_top.ltx} [get_hw_devices xc7vx485t_0]
set_property PROGRAM.FILE {/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.runs/impl_1/aurora_top.bit} [get_hw_devices xc7vx485t_0]
program_hw_devices [get_hw_devices xc7vx485t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 8956.027 ; gain = 0.000 ; free physical = 3275 ; free virtual = 16226
refresh_hw_device [lindex [get_hw_devices xc7vx485t_0] 0]
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Data structures not initialized for CseXsdb slave Device:0, user chain number/bus:1, slave index:0.
ERROR: [Xicom 50-38] xicom: Data structures not initialized for CseXsdb slave Device:0, user chain number/bus:1, slave index:0.
ERROR: [Labtools 27-3176] hw_server failed during internal command.
Resolution: Check that the hw_server is running and the hardware connectivity to the target
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210203A01D26A
close_hw
refresh_design
INFO: [Netlist 29-17] Analyzing 251 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/pixdaq/kdunne/aurora_fmc_one_lane/.Xil/Vivado-21725-dhcp-130-148.ucsc.edu/dcp23/aurora_top_board.xdc]
Finished Parsing XDC File [/home/pixdaq/kdunne/aurora_fmc_one_lane/.Xil/Vivado-21725-dhcp-130-148.ucsc.edu/dcp23/aurora_top_board.xdc]
Parsing XDC File [/home/pixdaq/kdunne/aurora_fmc_one_lane/.Xil/Vivado-21725-dhcp-130-148.ucsc.edu/dcp23/aurora_top_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc:57]
Finished Parsing XDC File [/home/pixdaq/kdunne/aurora_fmc_one_lane/.Xil/Vivado-21725-dhcp-130-148.ucsc.edu/dcp23/aurora_top_early.xdc]
Parsing XDC File [/home/pixdaq/kdunne/aurora_fmc_one_lane/.Xil/Vivado-21725-dhcp-130-148.ucsc.edu/dcp23/aurora_top.xdc]
WARNING: [Constraints 18-619] A clock with name 'sysclk_in_p' already exists, overwriting the previous clock with the same name. [/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/constrs_1/imports/constraints/aurora_fmc_one_lane.xdc:2]
Finished Parsing XDC File [/home/pixdaq/kdunne/aurora_fmc_one_lane/.Xil/Vivado-21725-dhcp-130-148.ucsc.edu/dcp23/aurora_top.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.26 . Memory (MB): peak = 8956.027 ; gain = 0.000 ; free physical = 3387 ; free virtual = 16386
Restored from archive | CPU: 0.280000 secs | Memory: 6.486511 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.26 . Memory (MB): peak = 8956.027 ; gain = 0.000 ; free physical = 3387 ; free virtual = 16386
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 8956.027 ; gain = 0.000 ; free physical = 3365 ; free virtual = 16329
close_design
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jul  2 14:14:41 2018...
