// Seed: 1531771886
module module_0 (
    input tri id_0,
    output supply0 id_1
);
  wire id_3;
endmodule
module module_1 (
    output tri id_0,
    input supply1 id_1,
    output wor id_2,
    output supply0 id_3,
    input supply1 id_4,
    input wand id_5,
    output supply1 id_6,
    input supply0 id_7,
    output tri1 id_8,
    input tri id_9,
    output wand id_10,
    output supply1 id_11,
    input wand id_12,
    output wire id_13
);
  assign id_0 = id_4 & 1;
  module_0(
      id_7, id_10
  );
  wire id_15;
  and (id_10, id_4, id_12, id_9, id_5, id_7, id_1);
endmodule
