<?xml version="1.0" encoding="UTF-8"?>
<RootFolder label="COREGEN" treetype="folder" language="COREGEN">
	<Folder label="VERILOG Component Instantiation" treetype="folder">
		<Template label="fifo_d1k_w64_r32" treetype="template">
 
 
// The following must be inserted into your Verilog file for this
// core to be instantiated. Change the instance name and port connections
// (in parentheses) to your own signal names.
 
fifo_d1k_w64_r32 YourInstanceName (
    .din(din), // Bus [63 : 0] 
    .prog_empty_thresh(prog_empty_thresh), // Bus [10 : 0] 
    .prog_full_thresh(prog_full_thresh), // Bus [9 : 0] 
    .rd_clk(rd_clk),
    .rd_en(rd_en),
    .rst(rst),
    .wr_clk(wr_clk),
    .wr_en(wr_en),
    .almost_empty(almost_empty),
    .almost_full(almost_full),
    .dout(dout), // Bus [31 : 0] 
    .empty(empty),
    .full(full),
    .prog_empty(prog_empty),
    .prog_full(prog_full));

 
		</Template>
		<Template label="fifo_d1k_w64_r64" treetype="template">
 
 
// The following must be inserted into your Verilog file for this
// core to be instantiated. Change the instance name and port connections
// (in parentheses) to your own signal names.
 
fifo_d1k_w64_r64 YourInstanceName (
    .din(din), // Bus [63 : 0] 
    .prog_empty_thresh(prog_empty_thresh), // Bus [9 : 0] 
    .prog_full_thresh(prog_full_thresh), // Bus [9 : 0] 
    .rd_clk(rd_clk),
    .rd_en(rd_en),
    .rst(rst),
    .wr_clk(wr_clk),
    .wr_en(wr_en),
    .almost_empty(almost_empty),
    .almost_full(almost_full),
    .dout(dout), // Bus [63 : 0] 
    .empty(empty),
    .full(full),
    .prog_empty(prog_empty),
    .prog_full(prog_full));

 
		</Template>
		<Template label="fifo_d2k_w32_r64" treetype="template">
 
 
// The following must be inserted into your Verilog file for this
// core to be instantiated. Change the instance name and port connections
// (in parentheses) to your own signal names.
 
fifo_d2k_w32_r64 YourInstanceName (
    .din(din), // Bus [31 : 0] 
    .prog_empty_thresh(prog_empty_thresh), // Bus [9 : 0] 
    .prog_full_thresh(prog_full_thresh), // Bus [10 : 0] 
    .rd_clk(rd_clk),
    .rd_en(rd_en),
    .rst(rst),
    .wr_clk(wr_clk),
    .wr_en(wr_en),
    .almost_empty(almost_empty),
    .almost_full(almost_full),
    .dout(dout), // Bus [63 : 0] 
    .empty(empty),
    .full(full),
    .prog_empty(prog_empty),
    .prog_full(prog_full));

 
		</Template>
		<Template label="fifo_d8k_w64_r32" treetype="template">
 
 
// The following must be inserted into your Verilog file for this
// core to be instantiated. Change the instance name and port connections
// (in parentheses) to your own signal names.
 
fifo_d8k_w64_r32 YourInstanceName (
    .din(din), // Bus [63 : 0] 
    .prog_empty_thresh(prog_empty_thresh), // Bus [13 : 0] 
    .prog_full_thresh(prog_full_thresh), // Bus [12 : 0] 
    .rd_clk(rd_clk),
    .rd_en(rd_en),
    .rst(rst),
    .wr_clk(wr_clk),
    .wr_en(wr_en),
    .almost_empty(almost_empty),
    .almost_full(almost_full),
    .dout(dout), // Bus [31 : 0] 
    .empty(empty),
    .full(full),
    .prog_empty(prog_empty),
    .prog_full(prog_full));

 
		</Template>
	</Folder>
	<Folder label="VHDL Component Instantiation" treetype="folder">
		<Template label="fifo_d1k_w64_r32" treetype="template">
 
 
-- The following code must appear in the VHDL architecture header:
 
component fifo_d1k_w64_r32
    port (
    din: IN std_logic_VECTOR(63 downto 0);
    prog_empty_thresh: IN std_logic_VECTOR(10 downto 0);
    prog_full_thresh: IN std_logic_VECTOR(9 downto 0);
    rd_clk: IN std_logic;
    rd_en: IN std_logic;
    rst: IN std_logic;
    wr_clk: IN std_logic;
    wr_en: IN std_logic;
    almost_empty: OUT std_logic;
    almost_full: OUT std_logic;
    dout: OUT std_logic_VECTOR(31 downto 0);
    empty: OUT std_logic;
    full: OUT std_logic;
    prog_empty: OUT std_logic;
    prog_full: OUT std_logic);
end component;


 
-------------------------------------------------------------
 
-- The following code must appear in the VHDL architecture body.
-- Substitute your own instance name and net names.
 
your_instance_name : fifo_d1k_w64_r32
        port map (
            din =&gt; din,
            prog_empty_thresh =&gt; prog_empty_thresh,
            prog_full_thresh =&gt; prog_full_thresh,
            rd_clk =&gt; rd_clk,
            rd_en =&gt; rd_en,
            rst =&gt; rst,
            wr_clk =&gt; wr_clk,
            wr_en =&gt; wr_en,
            almost_empty =&gt; almost_empty,
            almost_full =&gt; almost_full,
            dout =&gt; dout,
            empty =&gt; empty,
            full =&gt; full,
            prog_empty =&gt; prog_empty,
            prog_full =&gt; prog_full);
 
		</Template>
		<Template label="fifo_d1k_w64_r64" treetype="template">
 
 
-- The following code must appear in the VHDL architecture header:
 
component fifo_d1k_w64_r64
    port (
    din: IN std_logic_VECTOR(63 downto 0);
    prog_empty_thresh: IN std_logic_VECTOR(9 downto 0);
    prog_full_thresh: IN std_logic_VECTOR(9 downto 0);
    rd_clk: IN std_logic;
    rd_en: IN std_logic;
    rst: IN std_logic;
    wr_clk: IN std_logic;
    wr_en: IN std_logic;
    almost_empty: OUT std_logic;
    almost_full: OUT std_logic;
    dout: OUT std_logic_VECTOR(63 downto 0);
    empty: OUT std_logic;
    full: OUT std_logic;
    prog_empty: OUT std_logic;
    prog_full: OUT std_logic);
end component;


 
-------------------------------------------------------------
 
-- The following code must appear in the VHDL architecture body.
-- Substitute your own instance name and net names.
 
your_instance_name : fifo_d1k_w64_r64
        port map (
            din =&gt; din,
            prog_empty_thresh =&gt; prog_empty_thresh,
            prog_full_thresh =&gt; prog_full_thresh,
            rd_clk =&gt; rd_clk,
            rd_en =&gt; rd_en,
            rst =&gt; rst,
            wr_clk =&gt; wr_clk,
            wr_en =&gt; wr_en,
            almost_empty =&gt; almost_empty,
            almost_full =&gt; almost_full,
            dout =&gt; dout,
            empty =&gt; empty,
            full =&gt; full,
            prog_empty =&gt; prog_empty,
            prog_full =&gt; prog_full);
 
		</Template>
		<Template label="fifo_d2k_w32_r64" treetype="template">
 
 
-- The following code must appear in the VHDL architecture header:
 
component fifo_d2k_w32_r64
    port (
    din: IN std_logic_VECTOR(31 downto 0);
    prog_empty_thresh: IN std_logic_VECTOR(9 downto 0);
    prog_full_thresh: IN std_logic_VECTOR(10 downto 0);
    rd_clk: IN std_logic;
    rd_en: IN std_logic;
    rst: IN std_logic;
    wr_clk: IN std_logic;
    wr_en: IN std_logic;
    almost_empty: OUT std_logic;
    almost_full: OUT std_logic;
    dout: OUT std_logic_VECTOR(63 downto 0);
    empty: OUT std_logic;
    full: OUT std_logic;
    prog_empty: OUT std_logic;
    prog_full: OUT std_logic);
end component;


 
-------------------------------------------------------------
 
-- The following code must appear in the VHDL architecture body.
-- Substitute your own instance name and net names.
 
your_instance_name : fifo_d2k_w32_r64
        port map (
            din =&gt; din,
            prog_empty_thresh =&gt; prog_empty_thresh,
            prog_full_thresh =&gt; prog_full_thresh,
            rd_clk =&gt; rd_clk,
            rd_en =&gt; rd_en,
            rst =&gt; rst,
            wr_clk =&gt; wr_clk,
            wr_en =&gt; wr_en,
            almost_empty =&gt; almost_empty,
            almost_full =&gt; almost_full,
            dout =&gt; dout,
            empty =&gt; empty,
            full =&gt; full,
            prog_empty =&gt; prog_empty,
            prog_full =&gt; prog_full);
 
		</Template>
		<Template label="fifo_d8k_w64_r32" treetype="template">
 
 
-- The following code must appear in the VHDL architecture header:
 
component fifo_d8k_w64_r32
    port (
    din: IN std_logic_VECTOR(63 downto 0);
    prog_empty_thresh: IN std_logic_VECTOR(13 downto 0);
    prog_full_thresh: IN std_logic_VECTOR(12 downto 0);
    rd_clk: IN std_logic;
    rd_en: IN std_logic;
    rst: IN std_logic;
    wr_clk: IN std_logic;
    wr_en: IN std_logic;
    almost_empty: OUT std_logic;
    almost_full: OUT std_logic;
    dout: OUT std_logic_VECTOR(31 downto 0);
    empty: OUT std_logic;
    full: OUT std_logic;
    prog_empty: OUT std_logic;
    prog_full: OUT std_logic);
end component;


 
-------------------------------------------------------------
 
-- The following code must appear in the VHDL architecture body.
-- Substitute your own instance name and net names.
 
your_instance_name : fifo_d8k_w64_r32
        port map (
            din =&gt; din,
            prog_empty_thresh =&gt; prog_empty_thresh,
            prog_full_thresh =&gt; prog_full_thresh,
            rd_clk =&gt; rd_clk,
            rd_en =&gt; rd_en,
            rst =&gt; rst,
            wr_clk =&gt; wr_clk,
            wr_en =&gt; wr_en,
            almost_empty =&gt; almost_empty,
            almost_full =&gt; almost_full,
            dout =&gt; dout,
            empty =&gt; empty,
            full =&gt; full,
            prog_empty =&gt; prog_empty,
            prog_full =&gt; prog_full);
 
		</Template>
	</Folder>
</RootFolder>
