<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="dft" solutionName="solution1" date="2022-11-13T21:43:51.288+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop9' (loop 'DFT_Loop'): Unable to schedule 'store' operation ('OUT_R_0_addr_write_ln85', fft.cpp:85) of variable 'bitcast_ln85', fft.cpp:85 on array 'OUT_R_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'OUT_R_0'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html" projectName="dft" solutionName="solution1" date="2022-11-13T21:43:38.256+0800" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'." projectName="dft" solutionName="solution1" date="2022-11-13T21:43:26.666+0800" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'." projectName="dft" solutionName="solution1" date="2022-11-13T21:43:26.518+0800" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'." projectName="dft" solutionName="solution1" date="2022-11-13T21:43:26.512+0800" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xD;&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xD;&#xA;## set coutputgroup [add_wave_group &quot;C Outputs&quot; -into $designtopgroup]&#xD;&#xA;## set return_group [add_wave_group return(memory) -into $coutputgroup]&#xD;&#xA;## add_wave /apatb_dft_top/AESL_inst_dft/OUT_I_3_d1 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/AESL_inst_dft/OUT_I_3_we1 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/AESL_inst_dft/OUT_I_3_ce1 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/AESL_inst_dft/OUT_I_3_address1 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/AESL_inst_dft/OUT_I_3_d0 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/AESL_inst_dft/OUT_I_3_we0 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/AESL_inst_dft/OUT_I_3_ce0 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/AESL_inst_dft/OUT_I_3_address0 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/AESL_inst_dft/OUT_I_2_d1 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/AESL_inst_dft/OUT_I_2_we1 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/AESL_inst_dft/OUT_I_2_ce1 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/AESL_inst_dft/OUT_I_2_address1 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/AESL_inst_dft/OUT_I_2_d0 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/AESL_inst_dft/OUT_I_2_we0 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/AESL_inst_dft/OUT_I_2_ce0 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/AESL_inst_dft/OUT_I_2_address0 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/AESL_inst_dft/OUT_I_1_d1 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/AESL_inst_dft/OUT_I_1_we1 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/AESL_inst_dft/OUT_I_1_ce1 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/AESL_inst_dft/OUT_I_1_address1 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/AESL_inst_dft/OUT_I_1_d0 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/AESL_inst_dft/OUT_I_1_we0 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/AESL_inst_dft/OUT_I_1_ce0 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/AESL_inst_dft/OUT_I_1_address0 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/AESL_inst_dft/OUT_R_3_d1 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/AESL_inst_dft/OUT_R_3_we1 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/AESL_inst_dft/OUT_R_3_ce1 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/AESL_inst_dft/OUT_R_3_address1 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/AESL_inst_dft/OUT_R_3_d0 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/AESL_inst_dft/OUT_R_3_we0 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/AESL_inst_dft/OUT_R_3_ce0 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/AESL_inst_dft/OUT_R_3_address0 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/AESL_inst_dft/OUT_R_2_d1 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/AESL_inst_dft/OUT_R_2_we1 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/AESL_inst_dft/OUT_R_2_ce1 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/AESL_inst_dft/OUT_R_2_address1 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/AESL_inst_dft/OUT_R_2_d0 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/AESL_inst_dft/OUT_R_2_we0 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/AESL_inst_dft/OUT_R_2_ce0 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/AESL_inst_dft/OUT_R_2_address0 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/AESL_inst_dft/OUT_R_1_d1 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/AESL_inst_dft/OUT_R_1_we1 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/AESL_inst_dft/OUT_R_1_ce1 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/AESL_inst_dft/OUT_R_1_address1 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/AESL_inst_dft/OUT_R_1_d0 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/AESL_inst_dft/OUT_R_1_we0 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/AESL_inst_dft/OUT_R_1_ce0 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/AESL_inst_dft/OUT_R_1_address0 -into $return_group -radix hex&#xD;&#xA;## set OUT_R_0__OUT_I_0__return_group [add_wave_group OUT_R_0__OUT_I_0__return(axi_slave) -into $coutputgroup]&#xD;&#xA;## add_wave /apatb_dft_top/AESL_inst_dft/interrupt -into $OUT_R_0__OUT_I_0__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/AESL_inst_dft/s_axi_control_BRESP -into $OUT_R_0__OUT_I_0__return_group -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/AESL_inst_dft/s_axi_control_BREADY -into $OUT_R_0__OUT_I_0__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/AESL_inst_dft/s_axi_control_BVALID -into $OUT_R_0__OUT_I_0__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/AESL_inst_dft/s_axi_control_RRESP -into $OUT_R_0__OUT_I_0__return_group -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/AESL_inst_dft/s_axi_control_RDATA -into $OUT_R_0__OUT_I_0__return_group -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/AESL_inst_dft/s_axi_control_RREADY -into $OUT_R_0__OUT_I_0__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/AESL_inst_dft/s_axi_control_RVALID -into $OUT_R_0__OUT_I_0__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/AESL_inst_dft/s_axi_control_ARREADY -into $OUT_R_0__OUT_I_0__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/AESL_inst_dft/s_axi_control_ARVALID -into $OUT_R_0__OUT_I_0__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/AESL_inst_dft/s_axi_control_ARADDR -into $OUT_R_0__OUT_I_0__return_group -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/AESL_inst_dft/s_axi_control_WSTRB -into $OUT_R_0__OUT_I_0__return_group -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/AESL_inst_dft/s_axi_control_WDATA -into $OUT_R_0__OUT_I_0__return_group -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/AESL_inst_dft/s_axi_control_WREADY -into $OUT_R_0__OUT_I_0__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/AESL_inst_dft/s_axi_control_WVALID -into $OUT_R_0__OUT_I_0__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/AESL_inst_dft/s_axi_control_AWREADY -into $OUT_R_0__OUT_I_0__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/AESL_inst_dft/s_axi_control_AWVALID -into $OUT_R_0__OUT_I_0__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/AESL_inst_dft/s_axi_control_AWADDR -into $OUT_R_0__OUT_I_0__return_group -radix hex&#xD;&#xA;## set cinputgroup [add_wave_group &quot;C Inputs&quot; -into $designtopgroup]&#xD;&#xA;## set return_group [add_wave_group return(axis) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_dft_top/AESL_inst_dft/X_I_TREADY -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/AESL_inst_dft/X_I_TVALID -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/AESL_inst_dft/X_I_TDATA -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/AESL_inst_dft/X_R_TREADY -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/AESL_inst_dft/X_R_TVALID -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/AESL_inst_dft/X_R_TDATA -into $return_group -radix hex&#xD;&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_dft_top/AESL_inst_dft/ap_rst_n -into $resetgroup&#xD;&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_dft_top/AESL_inst_dft/ap_clk -into $clockgroup&#xD;&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xD;&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xD;&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xD;&#xA;## add_wave /apatb_dft_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/ready_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/done_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/LENGTH_X_R -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/LENGTH_X_I -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/LENGTH_OUT_R_0 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/LENGTH_OUT_R_1 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/LENGTH_OUT_R_2 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/LENGTH_OUT_R_3 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/LENGTH_OUT_I_0 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/LENGTH_OUT_I_1 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/LENGTH_OUT_I_2 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/LENGTH_OUT_I_3 -into $tb_portdepth_group -radix hex&#xD;&#xA;## set tbcoutputgroup [add_wave_group &quot;C Outputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_return_group [add_wave_group return(memory) -into $tbcoutputgroup]&#xD;&#xA;## add_wave /apatb_dft_top/OUT_I_3_d1 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/OUT_I_3_we1 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/OUT_I_3_ce1 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/OUT_I_3_address1 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/OUT_I_3_d0 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/OUT_I_3_we0 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/OUT_I_3_ce0 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/OUT_I_3_address0 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/OUT_I_2_d1 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/OUT_I_2_we1 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/OUT_I_2_ce1 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/OUT_I_2_address1 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/OUT_I_2_d0 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/OUT_I_2_we0 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/OUT_I_2_ce0 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/OUT_I_2_address0 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/OUT_I_1_d1 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/OUT_I_1_we1 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/OUT_I_1_ce1 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/OUT_I_1_address1 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/OUT_I_1_d0 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/OUT_I_1_we0 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/OUT_I_1_ce0 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/OUT_I_1_address0 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/OUT_R_3_d1 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/OUT_R_3_we1 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/OUT_R_3_ce1 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/OUT_R_3_address1 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/OUT_R_3_d0 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/OUT_R_3_we0 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/OUT_R_3_ce0 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/OUT_R_3_address0 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/OUT_R_2_d1 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/OUT_R_2_we1 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/OUT_R_2_ce1 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/OUT_R_2_address1 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/OUT_R_2_d0 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/OUT_R_2_we0 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/OUT_R_2_ce0 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/OUT_R_2_address0 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/OUT_R_1_d1 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/OUT_R_1_we1 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/OUT_R_1_ce1 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/OUT_R_1_address1 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/OUT_R_1_d0 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/OUT_R_1_we0 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/OUT_R_1_ce0 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/OUT_R_1_address0 -into $tb_return_group -radix hex&#xD;&#xA;## set tb_OUT_R_0__OUT_I_0__return_group [add_wave_group OUT_R_0__OUT_I_0__return(axi_slave) -into $tbcoutputgroup]&#xD;&#xA;## add_wave /apatb_dft_top/control_INTERRUPT -into $tb_OUT_R_0__OUT_I_0__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/control_BRESP -into $tb_OUT_R_0__OUT_I_0__return_group -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/control_BREADY -into $tb_OUT_R_0__OUT_I_0__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/control_BVALID -into $tb_OUT_R_0__OUT_I_0__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/control_RRESP -into $tb_OUT_R_0__OUT_I_0__return_group -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/control_RDATA -into $tb_OUT_R_0__OUT_I_0__return_group -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/control_RREADY -into $tb_OUT_R_0__OUT_I_0__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/control_RVALID -into $tb_OUT_R_0__OUT_I_0__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/control_ARREADY -into $tb_OUT_R_0__OUT_I_0__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/control_ARVALID -into $tb_OUT_R_0__OUT_I_0__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/control_ARADDR -into $tb_OUT_R_0__OUT_I_0__return_group -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/control_WSTRB -into $tb_OUT_R_0__OUT_I_0__return_group -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/control_WDATA -into $tb_OUT_R_0__OUT_I_0__return_group -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/control_WREADY -into $tb_OUT_R_0__OUT_I_0__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/control_WVALID -into $tb_OUT_R_0__OUT_I_0__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/control_AWREADY -into $tb_OUT_R_0__OUT_I_0__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/control_AWVALID -into $tb_OUT_R_0__OUT_I_0__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/control_AWADDR -into $tb_OUT_R_0__OUT_I_0__return_group -radix hex&#xD;&#xA;## set tbcinputgroup [add_wave_group &quot;C Inputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_return_group [add_wave_group return(axis) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_dft_top/X_I_TREADY -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/X_I_TVALID -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/X_I_TDATA -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/X_R_TREADY -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/X_R_TVALID -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dft_top/X_R_TDATA -into $tb_return_group -radix hex&#xD;&#xA;## save_wave_config dft.wcfg&#xD;&#xA;## run all&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;//&#xD;&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 1 [0.00%] @ &quot;119000&quot;&#xD;&#xA;// RTL Simulation : 1 / 1 [100.00%] @ &quot;26718000&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;$finish called at time : 26738370 ps : File &quot;C:/Users/User/Documents/HLS/LabC/DFT/dft/solution1/sim/verilog/dft.autotb.v&quot; Line 770&#xD;&#xA;run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 1230.023 ; gain = 0.000&#xD;&#xA;## quit" projectName="dft" solutionName="solution1" date="2022-11-13T21:46:39.808+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [C:/Users/User/Documents/HLS/LabC/DFT/dft/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:50]&#xD;&#xA;Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor&#xD;&#xA;Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...&#xD;&#xA;Compiling module xil_defaultlib.nodf_module_intf&#xD;&#xA;Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)&#xD;&#xA;Compiling module xil_defaultlib.upc_loop_intf&#xD;&#xA;Compiling module xil_defaultlib.dataflow_monitor_1&#xD;&#xA;Compiling module xil_defaultlib.apatb_dft_top&#xD;&#xA;Compiling module work.glbl&#xD;&#xA;Built simulation snapshot dft&#xD;&#xA;&#xD;&#xA;****** xsim v2022.1 (64-bit)&#xD;&#xA;  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022&#xD;&#xA;  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022&#xD;&#xA;    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.&#xD;&#xA;&#xD;&#xA;source xsim.dir/dft/xsim_script.tcl&#xD;&#xA;# xsim {dft} -view {{dft_dataflow_ana.wcfg}} -tclbatch {dft.tcl} -protoinst {dft.protoinst}" projectName="dft" solutionName="solution1" date="2022-11-13T21:46:22.139+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [C:/Users/User/Documents/HLS/LabC/DFT/dft/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:42]" projectName="dft" solutionName="solution1" date="2022-11-13T21:46:13.044+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [C:/Users/User/Documents/HLS/LabC/DFT/dft/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:50]&#xD;&#xA;Completed static elaboration&#xD;&#xA;Starting simulation data flow analysis&#xD;&#xA;Completed simulation data flow analysis&#xD;&#xA;Time Resolution for simulation is 1ps&#xD;&#xA;Compiling package std.standard&#xD;&#xA;Compiling package std.textio&#xD;&#xA;Compiling package ieee.std_logic_1164&#xD;&#xA;Compiling package floating_point_v7_1_14.floating_point_v7_1_14_viv_comp&#xD;&#xA;Compiling package ieee.numeric_std&#xD;&#xA;Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg&#xD;&#xA;Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg&#xD;&#xA;Compiling package floating_point_v7_1_14.floating_point_v7_1_14_consts&#xD;&#xA;Compiling package ieee.math_real&#xD;&#xA;Compiling package floating_point_v7_1_14.floating_point_v7_1_14_exp_table...&#xD;&#xA;Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg&#xD;&#xA;Compiling package ieee.std_logic_arith&#xD;&#xA;Compiling package ieee.std_logic_signed&#xD;&#xA;Compiling package floating_point_v7_1_14.floating_point_v7_1_14_pkg&#xD;&#xA;Compiling package floating_point_v7_1_14.flt_utils&#xD;&#xA;Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp&#xD;&#xA;Compiling package unisim.vcomponents&#xD;&#xA;Compiling package ieee.vital_timing&#xD;&#xA;Compiling package ieee.vital_primitives&#xD;&#xA;Compiling package unisim.vpkg&#xD;&#xA;Compiling package xil_defaultlib.$unit_dataflow_monitor_sv&#xD;&#xA;Compiling module xil_defaultlib.dft_W_real_ROM_AUTO_1R&#xD;&#xA;Compiling module xil_defaultlib.dft_W_imag_ROM_AUTO_1R&#xD;&#xA;Compiling module xil_defaultlib.dft_buf0_R_RAM_AUTO_1R1W&#xD;&#xA;Compiling module xil_defaultlib.dft_flow_control_loop_pipe_seque...&#xD;&#xA;Compiling module xil_defaultlib.dft_dft_Pipeline_All_Loop&#xD;&#xA;Compiling module xil_defaultlib.dft_dft_Pipeline_DFT_Loop&#xD;&#xA;Compiling module xil_defaultlib.dft_dft_Pipeline_DFT_Loop1&#xD;&#xA;Compiling module xil_defaultlib.dft_dft_Pipeline_DFT_Loop2&#xD;&#xA;Compiling module xil_defaultlib.dft_dft_Pipeline_DFT_Loop3&#xD;&#xA;Compiling module xil_defaultlib.dft_dft_Pipeline_DFT_Loop4&#xD;&#xA;Compiling module xil_defaultlib.dft_dft_Pipeline_DFT_Loop5&#xD;&#xA;Compiling module xil_defaultlib.dft_dft_Pipeline_DFT_Loop6&#xD;&#xA;Compiling module xil_defaultlib.dft_dft_Pipeline_DFT_Loop7&#xD;&#xA;Compiling module xil_defaultlib.dft_dft_Pipeline_DFT_Loop8&#xD;&#xA;Compiling module xil_defaultlib.dft_dft_Pipeline_DFT_Loop9&#xD;&#xA;Compiling module xil_defaultlib.dft_control_s_axi_ram_default&#xD;&#xA;Compiling module xil_defaultlib.dft_control_s_axi&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [delay_default]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,fast_input=true)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(fast_input=true)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16,length=0)\]&#xD;&#xA;Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]&#xD;&#xA;Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]&#xD;&#xA;Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]&#xD;&#xA;Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]&#xD;&#xA;Compiling architecture fde_v of entity unisim.FDE [fde_default]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.zero_det_sel [\zero_det_sel(c_xdevicefamily=&quot;z...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.shift_msb_first [\shift_msb_first(a_width=25,resu...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26,length=0)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.alignment [\alignment(c_xdevicefamily=&quot;zynq...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2)\]&#xD;&#xA;Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=13)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=3)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=13,length=3)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=13,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14,fast_input=true)...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.addsub_logic [\addsub_logic(c_xdevicefamily=&quot;z...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.addsub [\addsub(c_xdevicefamily=&quot;zynq&quot;,c...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.align_add [\align_add(c_xdevicefamily=&quot;zynq...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=6,length=0,fast_inp...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,fast_input=true)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily=&quot;zynq&quot;,wid...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=2)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily=&quot;zynq&quot;,wid...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0,fast_inp...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.shift_msb_first [\shift_msb_first(a_width=27,resu...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,length=2)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,fast_input=true)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.norm_and_round_logic [\norm_and_round_logic(c_xdevicef...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=6)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,fast_input=true)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=6)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=3)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_14.compare_gt [\compare_gt(c_xdevicefamily=&quot;zyn...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_14.compare [\compare(c_xdevicefamily=&quot;zynq&quot;,...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=7,fast_inp...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=8,fast_input=true)...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=7,fast_input=true)...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2,fast_input=true)...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0,fast_inp...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_exp [\flt_add_exp(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily=&quot;zyn...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_logic [\flt_add_logic(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily=&quot;zynq&quot;,...]&#xD;&#xA;Compiling module unisims_ver.x_lut1_mux2&#xD;&#xA;Compiling module unisims_ver.LUT1&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32,length=0)\]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]&#xD;&#xA;Compiling module xil_defaultlib.dft_fsub_32ns_32ns_32_13_no_dsp_...&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily=&quot;zynq&quot;,...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]&#xD;&#xA;Compiling module xil_defaultlib.dft_fadd_32ns_32ns_32_13_no_dsp_...&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily=&quot;zynq&quot;,...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]&#xD;&#xA;Compiling module xil_defaultlib.dft_faddfsub_32ns_32ns_32_13_no_...&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=17,length=0)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,a_...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=48,length=0)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_14.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult [\fix_mult(c_xdevicefamily=&quot;zynq&quot;...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=3,fast_inp...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3,fast_input=true)...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4,fast_input=true)...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=3,fast_inp...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=2)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=0,fast_inp...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0,fast_input=true)...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_exp [\flt_mult_exp(c_xdevicefamily=&quot;z...]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=30,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=18,length=0)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_14.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult [\flt_mult(c_xdevicefamily=&quot;zynq&quot;...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]&#xD;&#xA;Compiling module xil_defaultlib.dft_fmul_32ns_32ns_32_8_max_dsp_...&#xD;&#xA;Compiling module xil_defaultlib.dft_regslice_both&#xD;&#xA;Compiling module xil_defaultlib.dft&#xD;&#xA;Compiling module xil_defaultlib.AESL_automem_OUT_R_1&#xD;&#xA;Compiling module xil_defaultlib.AESL_automem_OUT_R_2&#xD;&#xA;Compiling module xil_defaultlib.AESL_automem_OUT_R_3&#xD;&#xA;Compiling module xil_defaultlib.AESL_automem_OUT_I_1&#xD;&#xA;Compiling module xil_defaultlib.AESL_automem_OUT_I_2&#xD;&#xA;Compiling module xil_defaultlib.AESL_automem_OUT_I_3&#xD;&#xA;Compiling module xil_defaultlib.fifo(DEPTH=1024,WIDTH=32)&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_s_X_R&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_s_X_I&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_slave_control&#xD;&#xA;Compiling module xil_defaultlib.AESL_deadlock_idx1_monitor" projectName="dft" solutionName="solution1" date="2022-11-13T21:46:13.037+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [C:/Users/User/Documents/HLS/LabC/DFT/dft/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:42]" projectName="dft" solutionName="solution1" date="2022-11-13T21:45:58.813+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3645] port 'axis_block_info' remains unconnected for this instance [C:/Users/User/Documents/HLS/LabC/DFT/dft/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:20]" projectName="dft" solutionName="solution1" date="2022-11-13T21:45:58.807+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3824] variable 'block_delay' must explicitly be declared as automatic or static [C:/Users/User/Documents/HLS/LabC/DFT/dft/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:30]" projectName="dft" solutionName="solution1" date="2022-11-13T21:45:54.741+0800" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'dft_fsub_32ns_32ns_32_13_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.&#xD;" projectName="dft" solutionName="solution1" date="2022-11-13T21:45:52.530+0800" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'dft_fmul_32ns_32ns_32_8_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.&#xD;" projectName="dft" solutionName="solution1" date="2022-11-13T21:45:51.455+0800" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'dft_fadd_32ns_32ns_32_13_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.&#xD;" projectName="dft" solutionName="solution1" date="2022-11-13T21:45:47.435+0800" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'dft_faddfsub_32ns_32ns_32_13_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.&#xD;" projectName="dft" solutionName="solution1" date="2022-11-13T21:45:45.425+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find design file 'coefficients1024.h'" projectName="dft" solutionName="solution1" date="2022-11-13T21:45:26.987+0800" type="Warning"/>
      </simLog>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
