"""
Module for basic VHDL code generation.
"""

# VHDL code generation tab length
VHDL_TAB = r"    "

from b_asic.codegen.vhdl_src import architecture, common, entity
