$date
	Tue Jun 14 11:10:44 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module mux2X1 $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # sel $end
$var reg 1 $ c $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1$
1#
1"
0!
$end
#30000
0$
0"
0#
#50000
1$
1!
1"
#60000
0$
0!
0"
1#
#70000
0#
#80000
1$
1!
1"
1#
#90000
0$
0!
0"
#100000
1$
1!
1"
0#
#110000
0$
0"
1#
#120000
0!
#130000
1"
0#
#140000
0"
#150000
1$
1!
#160000
1$
0!
1"
1#
#170000
0$
0"
#180000
1$
1!
1"
0#
#190000
0$
0!
0"
#200000
1"
#210000
1$
1!
0"
#220000
1$
0!
1"
1#
#230000
0$
0#
#240000
1$
1!
#250000
0$
0!
0"
1#
#260000
1"
0#
#270000
0"
1#
#290000
1$
1!
1"
0#
#300000
0"
#310000
0$
1#
#320000
1$
1"
0#
#330000
0$
0"
1#
#340000
0!
1"
0#
#350000
0"
#360000
1$
1!
1"
#370000
0"
#390000
0$
0!
#400000
1$
1!
1"
1#
#410000
0$
0!
0"
#420000
1$
1"
#440000
1!
0"
0#
#450000
0$
0!
1"
#460000
0"
1#
#470000
0#
#480000
1$
1"
1#
#490000
0$
0#
#500000
1$
1#
#510000
0$
0"
#530000
1$
1!
1"
#540000
0$
0!
0"
#550000
1$
1"
#560000
0$
0#
#570000
0"
#580000
1$
1"
1#
#590000
0$
0"
0#
#600000
1$
1!
1"
1#
#610000
0$
0!
0"
#620000
0#
#630000
1$
1"
1#
#640000
1!
#650000
0$
0!
0#
#660000
1$
1#
#670000
0$
0#
#680000
0$
1!
0"
1#
#690000
1$
0!
1"
#700000
0$
0"
#710000
1$
1!
1"
#720000
0$
0!
0"
0#
#730000
1#
#740000
0$
1!
#750000
1$
0#
#760000
1$
0!
1"
1#
#780000
0$
0"
0#
#790000
1#
#800000
1$
1!
1"
#810000
0$
0!
0#
#820000
1$
1!
0"
#830000
1$
0!
1"
1#
#840000
0$
0"
0#
#850000
1$
1!
1"
1#
#860000
0$
0!
0"
0#
#870000
1$
1!
1"
1#
#880000
1$
0!
#890000
1!
0#
#900000
0$
0!
0"
#910000
1"
#920000
1$
1#
#930000
1!
#940000
1$
0!
#950000
0$
0"
#960000
1$
1!
1"
0#
#970000
1$
0!
1#
#980000
1!
0"
0#
#990000
0$
0!
1#
#1000001
