// Seed: 1036293739
module module_0 (
    input supply0 id_0,
    output uwire id_1,
    input supply0 id_2,
    input tri1 id_3,
    output wor id_4,
    input uwire id_5,
    input tri0 id_6,
    input tri id_7,
    output tri1 id_8,
    output supply0 id_9
);
  always @(negedge id_6) if (id_5) id_9 = 1;
endmodule
module module_1 #(
    parameter id_10 = 32'd70,
    parameter id_9  = 32'd52
) (
    input wand id_0,
    output supply0 id_1,
    output supply1 id_2,
    output supply0 id_3
);
  supply1 id_5 = 1'b0;
  wire id_6;
  wire id_7;
  wire id_8;
  assign id_7 = id_8;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_0,
      id_0,
      id_3,
      id_0,
      id_0,
      id_0,
      id_3,
      id_3
  );
  defparam id_9.id_10 = 1; id_11(
      .id_0(), .id_1(id_0), .id_2(id_9)
  );
  wire id_12;
endmodule
