<!doctype html>
<html lang="en">

<head>
  <meta charset="UTF-8">
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  <meta name="format-detection" content="telephone=no">
  <link rel="stylesheet" href="../public/tailwind.css" charset="utf-8">
  <link rel="stylesheet" href="../public/post.css" charset="utf-8">
  <title>apple silicon performance states - Bjorn Pagen</title>

  <!-- Google tag (gtag.js) -->
  <script async src="https://www.googletagmanager.com/gtag/js?id=G-5RPHJQQDZY"></script>
  <script>
    window.dataLayer = window.dataLayer || [];
    function gtag(){dataLayer.push(arguments);}
    gtag('js', new Date());

    gtag('config', 'G-5RPHJQQDZY');
  </script>
</head>

<body class="body-text_plex-serif">
  <main>
    <header>
      <time datetime="2023-06-17 02:05:54Z">
        June 17 2023
      </time>
      <topic>
        apple silicon performance states
      </topic>
    </header>
    <article>
      <p>The Apple M1/M2 family of chips have built-in mechanisms
to dynamically scale their battery usage. Doing this allows
Apple Silicon devices to have speed when you want it,
with the ability to <em>slow things down</em> to benefit battery usage.</p>
<p>Here are some of the built-in levers you can pull:</p>
<h2 id="clock-speed-controller">Clock speed controller</h2>
<p>The M2 chipset, my current laptop, has two clusters: a cluster of 4 efficiency cores, and
a cluster of 4 performance cores. You can modify the frequency of both of these
core clusters anytime!</p>
<p>This allows the kernel to speed up and slow down the CPUs.
You can change the cpu frequency from userpsace using tools
like cpupower on Linux.</p>
<p>I decided to dive into the code and exlore how it&rsquo;s implemented!
Here&rsquo;s the low-level <a href="https://github.com/AsahiLinux/linux/blob/95c5e22cd2e75b624d78bb3504c2e489b0dd86c6/drivers/clk/clk-apple-cluster.c">code</a> from the Asahi Linux kernel to that
directly sets the cpu frequency, with annotations. This code is called
by higher level modules in the Linux kernel, like <code>cpufreq</code>, which I&rsquo;ll
go over later.</p>
<p>This function sets the clock rate of a cluster of <code>cpus</code>, which are
more commonly known as <strong>cores</strong> outside of kernel-land.</p>
<pre><code class="language-c">static int apple_cluster_clk_set_rate(struct clk_hw *hw, unsigned long rate,
					 unsigned long parent_rate)
{
</code></pre>
<p><code>apple_cluster_clk</code> is hardware specific, unlike <code>clk_hw</code>, a generic
implementation for clock rate logic across all platforms.</p>
<pre><code class="language-c">	struct apple_cluster_clk *cluster = to_apple_cluster_clk(hw);
</code></pre>
<p>An <code>opp</code> is an &ldquo;operating performance point&rdquo;, not an &ldquo;operation&rdquo;.
A list of supported frequencies/voltages is already in the kernel.
Here we fetch the lowest opp &lt;= the user supplied clock rate.</p>
<pre><code class="language-c">	struct dev_pm_opp *opp;
	opp = dev_pm_opp_find_freq_floor(cluster-&gt;dev, &amp;rate);
</code></pre>
<p>Return early if there&rsquo;s an error.</p>
<pre><code class="language-c">	if (IS_ERR(opp))
		return PTR_ERR(opp);
</code></pre>
<p>The hardware doesn&rsquo;t understand linux internal data structures
this translates the opp struct into an index understood by the
hardware, like 0, 1, 2, etc&hellip;</p>
<pre><code class="language-c">	unsigned int level;
	level = dev_pm_opp_get_level(opp);
</code></pre>
<p>Log work so far.</p>
<pre><code class="language-c">	dev_dbg(cluster-&gt;dev, &quot;set_rate: %ld -&gt; %d\n&quot;, rate, level);
</code></pre>
<p><code>readq_poll_timeout</code> keeps trying to read a quad (64 bits) from memory
, until the operation times out. The table below demonstrates all the
arguments of the macro.</p>
<table>
<thead>
<tr>
<th>arg</th>
<th>parameter</th>
<th>value</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td><code>addr</code></td>
<td><code>cluster-&gt;reg_base + APPLE_CLUSTER_PSTATE</code></td>
</tr>
<tr>
<td>2</td>
<td><code>val</code></td>
<td><code>reg</code></td>
</tr>
<tr>
<td>3</td>
<td><code>cond</code></td>
<td><code>!(reg &amp; APPLE_CLUSTER_PSTATE_BUSY)</code></td>
</tr>
<tr>
<td>4</td>
<td><code>delay_us</code></td>
<td>2μs</td>
</tr>
<tr>
<td>5</td>
<td><code>timeout_us</code></td>
<td><code>APPLE_CLUSTER_SWITCH_TIMEOUT</code> = 100μs</td>
</tr>
</tbody>
</table>
<p>Now we read the hardware register associated with this cpu cluster and
keep polling until it&rsquo;s no longer busy. Then, we read the value into <code>reg</code>
and if it&rsquo;s still busy after 100us, return with an error.</p>
<pre><code class="language-c">	u64 reg;
	if (readq_poll_timeout(cluster-&gt;reg_base + APPLE_CLUSTER_PSTATE, reg,
				 !(reg &amp; APPLE_CLUSTER_PSTATE_BUSY), 2,
				 APPLE_CLUSTER_SWITCH_TIMEOUT)) {
		dev_err(cluster-&gt;dev, &quot;timed out waiting for busy flag\n&quot;);
		return -EIO;
	}
</code></pre>
<p>Do some bitwise logic to set the hardware register to desired level.</p>
<pre><code class="language-c">	reg &amp;= ~(APPLE_CLUSTER_PSTATE_DESIRED1 | APPLE_CLUSTER_PSTATE_DESIRED2);
	reg |= FIELD_PREP(APPLE_CLUSTER_PSTATE_DESIRED1, level);
	reg |= FIELD_PREP(APPLE_CLUSTER_PSTATE_DESIRED2, level);
	reg |= APPLE_CLUSTER_PSTATE_SET;
</code></pre>
<p>Write the register using hardware relaxed memory
model, which default on modern devices and arm64 Apple Silicon.</p>
<pre><code class="language-c">	writeq_relaxed(reg, cluster-&gt;reg_base + APPLE_CLUSTER_PSTATE);
</code></pre>
<p>If the cluster has an associated power domain, modify it
to reflect the new operating performance point.</p>
<pre><code class="language-c">	if (cluster-&gt;has_pd)
		dev_pm_genpd_set_performance_state(cluster-&gt;dev,
							 dev_pm_opp_get_required_pstate(opp, 0));

	return 0;
}
</code></pre>

    </article>
    <sig><a href="index.html">Bjorn Pagen</a></sig>
  </main>
</body>

</html>