-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
-- Date        : Sun Nov  8 20:18:35 2020
-- Host        : 13-02625 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top gtwizard_0 -prefix
--               gtwizard_0_ gtwizard_0_sim_netlist.vhdl
-- Design      : gtwizard_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7k325tffg900-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtwizard_0_gtwizard_0_GT is
  port (
    gt0_cpllfbclklost_out : out STD_LOGIC;
    gt0_cplllock_out : out STD_LOGIC;
    gt0_cpllrefclklost_i : out STD_LOGIC;
    gt0_drprdy_out : out STD_LOGIC;
    gt0_eyescandataerror_out : out STD_LOGIC;
    gt0_gtxtxn_out : out STD_LOGIC;
    gt0_gtxtxp_out : out STD_LOGIC;
    gt0_rxoutclk_out : out STD_LOGIC;
    gt0_rxoutclkfabric_out : out STD_LOGIC;
    gt0_rxresetdone_out : out STD_LOGIC;
    gt0_txoutclk_out : out STD_LOGIC;
    gt0_txoutclkfabric_out : out STD_LOGIC;
    gt0_txoutclkpcs_out : out STD_LOGIC;
    gt0_txresetdone_out : out STD_LOGIC;
    gt0_drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_rxdata_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt0_rxmonitorout_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    gt0_dmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt0_cplllockdetclk_in : in STD_LOGIC;
    gt0_cpllpd_i : in STD_LOGIC;
    gt0_cpllreset_i_0 : in STD_LOGIC;
    gt0_drpclk_in : in STD_LOGIC;
    gt0_drpen_in : in STD_LOGIC;
    gt0_drpwe_in : in STD_LOGIC;
    gt0_eyescanreset_in : in STD_LOGIC;
    gt0_eyescantrigger_in : in STD_LOGIC;
    gt0_gtrefclk0_in : in STD_LOGIC;
    gt0_gtrefclk1_in : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt0_gttxreset_i : in STD_LOGIC;
    gt0_gtxrxn_in : in STD_LOGIC;
    gt0_gtxrxp_in : in STD_LOGIC;
    gt0_qplloutclk_in : in STD_LOGIC;
    gt0_qplloutrefclk_in : in STD_LOGIC;
    gt0_rxdfelfhold_i : in STD_LOGIC;
    gt0_rxdfelpmreset_in : in STD_LOGIC;
    gt0_rxpmareset_in : in STD_LOGIC;
    gt0_rxuserrdy_i : in STD_LOGIC;
    gt0_rxusrclk_in : in STD_LOGIC;
    gt0_rxusrclk2_in : in STD_LOGIC;
    gt0_txuserrdy_i : in STD_LOGIC;
    gt0_txusrclk_in : in STD_LOGIC;
    gt0_txusrclk2_in : in STD_LOGIC;
    gt0_drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_txdata_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gt0_drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
end gtwizard_0_gtwizard_0_GT;

architecture STRUCTURE of gtwizard_0_gtwizard_0_GT is
  signal NLW_gtxe2_i_GTREFCLKMONITOR_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_PHYSTATUS_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXBYTEISALIGNED_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXBYTEREALIGN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCDRLOCK_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCHANBONDSEQ_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCHANISALIGNED_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCHANREALIGN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMINITDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMMADET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMSASDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMWAKEDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXDATAVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXELECIDLE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXHEADERVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXOUTCLKPCS_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXPRBSERR_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXQPISENN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXQPISENP_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXRATEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXSTARTOFSEQ_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXCOMFINISH_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXGEARBOXREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXPHINITDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXQPISENN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXQPISENP_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXRATEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_PCSRSVDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_gtxe2_i_RXBUFSTATUS_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_gtxe2_i_RXCHARISCOMMA_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gtxe2_i_RXCHARISK_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gtxe2_i_RXCHBONDO_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtxe2_i_RXCLKCORCNT_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gtxe2_i_RXDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal NLW_gtxe2_i_RXDISPERR_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gtxe2_i_RXHEADER_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_gtxe2_i_RXNOTINTABLE_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gtxe2_i_RXPHMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtxe2_i_RXPHSLIPMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtxe2_i_RXSTATUS_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_gtxe2_i_TSTOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_gtxe2_i_TXBUFSTATUS_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of gtxe2_i : label is "PRIMITIVE";
begin
gtxe2_i: unisim.vcomponents.GTXE2_CHANNEL
    generic map(
      ALIGN_COMMA_DOUBLE => "FALSE",
      ALIGN_COMMA_ENABLE => B"1111111111",
      ALIGN_COMMA_WORD => 1,
      ALIGN_MCOMMA_DET => "TRUE",
      ALIGN_MCOMMA_VALUE => B"1010000011",
      ALIGN_PCOMMA_DET => "TRUE",
      ALIGN_PCOMMA_VALUE => B"0101111100",
      CBCC_DATA_SOURCE_SEL => "ENCODED",
      CHAN_BOND_KEEP_ALIGN => "FALSE",
      CHAN_BOND_MAX_SKEW => 1,
      CHAN_BOND_SEQ_1_1 => B"0000000000",
      CHAN_BOND_SEQ_1_2 => B"0000000000",
      CHAN_BOND_SEQ_1_3 => B"0000000000",
      CHAN_BOND_SEQ_1_4 => B"0000000000",
      CHAN_BOND_SEQ_1_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_1 => B"0000000000",
      CHAN_BOND_SEQ_2_2 => B"0000000000",
      CHAN_BOND_SEQ_2_3 => B"0000000000",
      CHAN_BOND_SEQ_2_4 => B"0000000000",
      CHAN_BOND_SEQ_2_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_USE => "FALSE",
      CHAN_BOND_SEQ_LEN => 1,
      CLK_CORRECT_USE => "FALSE",
      CLK_COR_KEEP_IDLE => "FALSE",
      CLK_COR_MAX_LAT => 19,
      CLK_COR_MIN_LAT => 15,
      CLK_COR_PRECEDENCE => "TRUE",
      CLK_COR_REPEAT_WAIT => 0,
      CLK_COR_SEQ_1_1 => B"0100000000",
      CLK_COR_SEQ_1_2 => B"0000000000",
      CLK_COR_SEQ_1_3 => B"0000000000",
      CLK_COR_SEQ_1_4 => B"0000000000",
      CLK_COR_SEQ_1_ENABLE => B"1111",
      CLK_COR_SEQ_2_1 => B"0100000000",
      CLK_COR_SEQ_2_2 => B"0000000000",
      CLK_COR_SEQ_2_3 => B"0000000000",
      CLK_COR_SEQ_2_4 => B"0000000000",
      CLK_COR_SEQ_2_ENABLE => B"1111",
      CLK_COR_SEQ_2_USE => "FALSE",
      CLK_COR_SEQ_LEN => 1,
      CPLL_CFG => X"BC07DC",
      CPLL_FBDIV => 4,
      CPLL_FBDIV_45 => 4,
      CPLL_INIT_CFG => X"00001E",
      CPLL_LOCK_CFG => X"01E8",
      CPLL_REFCLK_DIV => 1,
      DEC_MCOMMA_DETECT => "FALSE",
      DEC_PCOMMA_DETECT => "FALSE",
      DEC_VALID_COMMA_ONLY => "FALSE",
      DMONITOR_CFG => X"000A00",
      ES_CONTROL => B"000000",
      ES_ERRDET_EN => "FALSE",
      ES_EYE_SCAN_EN => "TRUE",
      ES_HORZ_OFFSET => X"000",
      ES_PMA_CFG => B"0000000000",
      ES_PRESCALE => B"00000",
      ES_QUALIFIER => X"00000000000000000000",
      ES_QUAL_MASK => X"00000000000000000000",
      ES_SDATA_MASK => X"00000000000000000000",
      ES_VERT_OFFSET => B"000000000",
      FTS_DESKEW_SEQ_ENABLE => B"1111",
      FTS_LANE_DESKEW_CFG => B"1111",
      FTS_LANE_DESKEW_EN => "FALSE",
      GEARBOX_MODE => B"000",
      IS_CPLLLOCKDETCLK_INVERTED => '0',
      IS_DRPCLK_INVERTED => '0',
      IS_GTGREFCLK_INVERTED => '0',
      IS_RXUSRCLK2_INVERTED => '0',
      IS_RXUSRCLK_INVERTED => '0',
      IS_TXPHDLYTSTCLK_INVERTED => '0',
      IS_TXUSRCLK2_INVERTED => '0',
      IS_TXUSRCLK_INVERTED => '0',
      OUTREFCLK_SEL_INV => B"11",
      PCS_PCIE_EN => "FALSE",
      PCS_RSVD_ATTR => X"000000000000",
      PD_TRANS_TIME_FROM_P2 => X"03C",
      PD_TRANS_TIME_NONE_P2 => X"3C",
      PD_TRANS_TIME_TO_P2 => X"64",
      PMA_RSV => X"00018480",
      PMA_RSV2 => X"2050",
      PMA_RSV3 => B"00",
      PMA_RSV4 => X"00000000",
      RXBUFRESET_TIME => B"00001",
      RXBUF_ADDR_MODE => "FAST",
      RXBUF_EIDLE_HI_CNT => B"1000",
      RXBUF_EIDLE_LO_CNT => B"0000",
      RXBUF_EN => "TRUE",
      RXBUF_RESET_ON_CB_CHANGE => "TRUE",
      RXBUF_RESET_ON_COMMAALIGN => "FALSE",
      RXBUF_RESET_ON_EIDLE => "FALSE",
      RXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      RXBUF_THRESH_OVFLW => 61,
      RXBUF_THRESH_OVRD => "FALSE",
      RXBUF_THRESH_UNDFLW => 4,
      RXCDRFREQRESET_TIME => B"00001",
      RXCDRPHRESET_TIME => B"00001",
      RXCDR_CFG => X"03000023FF40100020",
      RXCDR_FR_RESET_ON_EIDLE => '0',
      RXCDR_HOLD_DURING_EIDLE => '0',
      RXCDR_LOCK_CFG => B"010101",
      RXCDR_PH_RESET_ON_EIDLE => '0',
      RXDFELPMRESET_TIME => B"0001111",
      RXDLY_CFG => X"001F",
      RXDLY_LCFG => X"030",
      RXDLY_TAP_CFG => X"0000",
      RXGEARBOX_EN => "FALSE",
      RXISCANRESET_TIME => B"00001",
      RXLPM_HF_CFG => B"00000011110000",
      RXLPM_LF_CFG => B"00000011110000",
      RXOOB_CFG => B"0000110",
      RXOUT_DIV => 4,
      RXPCSRESET_TIME => B"00001",
      RXPHDLY_CFG => X"084020",
      RXPH_CFG => X"000000",
      RXPH_MONITOR_SEL => B"00000",
      RXPMARESET_TIME => B"00011",
      RXPRBS_ERR_LOOPBACK => '0',
      RXSLIDE_AUTO_WAIT => 7,
      RXSLIDE_MODE => "OFF",
      RX_BIAS_CFG => B"000000000100",
      RX_BUFFER_CFG => B"000000",
      RX_CLK25_DIV => 7,
      RX_CLKMUX_PD => '1',
      RX_CM_SEL => B"11",
      RX_CM_TRIM => B"010",
      RX_DATA_WIDTH => 32,
      RX_DDI_SEL => B"000000",
      RX_DEBUG_CFG => B"000000000000",
      RX_DEFER_RESET_BUF_EN => "TRUE",
      RX_DFE_GAIN_CFG => X"020FEA",
      RX_DFE_H2_CFG => B"000000000000",
      RX_DFE_H3_CFG => B"000001000000",
      RX_DFE_H4_CFG => B"00011110000",
      RX_DFE_H5_CFG => B"00011100000",
      RX_DFE_KL_CFG => B"0000011111110",
      RX_DFE_KL_CFG2 => X"301148AC",
      RX_DFE_LPM_CFG => X"0954",
      RX_DFE_LPM_HOLD_DURING_EIDLE => '0',
      RX_DFE_UT_CFG => B"10001111000000000",
      RX_DFE_VP_CFG => B"00011111100000011",
      RX_DFE_XYD_CFG => B"0000000000000",
      RX_DISPERR_SEQ_MATCH => "FALSE",
      RX_INT_DATAWIDTH => 1,
      RX_OS_CFG => B"0000010000000",
      RX_SIG_VALID_DLY => 10,
      RX_XCLK_SEL => "RXREC",
      SAS_MAX_COM => 64,
      SAS_MIN_COM => 36,
      SATA_BURST_SEQ_LEN => B"0101",
      SATA_BURST_VAL => B"100",
      SATA_CPLL_CFG => "VCO_3000MHZ",
      SATA_EIDLE_VAL => B"100",
      SATA_MAX_BURST => 8,
      SATA_MAX_INIT => 21,
      SATA_MAX_WAKE => 7,
      SATA_MIN_BURST => 4,
      SATA_MIN_INIT => 12,
      SATA_MIN_WAKE => 4,
      SHOW_REALIGN_COMMA => "TRUE",
      SIM_CPLLREFCLK_SEL => B"010",
      SIM_RECEIVER_DETECT_PASS => "TRUE",
      SIM_RESET_SPEEDUP => "TRUE",
      SIM_TX_EIDLE_DRIVE_LEVEL => "X",
      SIM_VERSION => "4.0",
      TERM_RCAL_CFG => B"10000",
      TERM_RCAL_OVRD => '0',
      TRANS_TIME_RATE => X"0E",
      TST_RSV => X"00000000",
      TXBUF_EN => "TRUE",
      TXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      TXDLY_CFG => X"001F",
      TXDLY_LCFG => X"030",
      TXDLY_TAP_CFG => X"0000",
      TXGEARBOX_EN => "FALSE",
      TXOUT_DIV => 4,
      TXPCSRESET_TIME => B"00001",
      TXPHDLY_CFG => X"084020",
      TXPH_CFG => X"0780",
      TXPH_MONITOR_SEL => B"00000",
      TXPMARESET_TIME => B"00001",
      TX_CLK25_DIV => 7,
      TX_CLKMUX_PD => '1',
      TX_DATA_WIDTH => 32,
      TX_DEEMPH0 => B"00000",
      TX_DEEMPH1 => B"00000",
      TX_DRIVE_MODE => "DIRECT",
      TX_EIDLE_ASSERT_DELAY => B"110",
      TX_EIDLE_DEASSERT_DELAY => B"100",
      TX_INT_DATAWIDTH => 1,
      TX_LOOPBACK_DRIVE_HIZ => "FALSE",
      TX_MAINCURSOR_SEL => '0',
      TX_MARGIN_FULL_0 => B"1001110",
      TX_MARGIN_FULL_1 => B"1001001",
      TX_MARGIN_FULL_2 => B"1000101",
      TX_MARGIN_FULL_3 => B"1000010",
      TX_MARGIN_FULL_4 => B"1000000",
      TX_MARGIN_LOW_0 => B"1000110",
      TX_MARGIN_LOW_1 => B"1000100",
      TX_MARGIN_LOW_2 => B"1000010",
      TX_MARGIN_LOW_3 => B"1000000",
      TX_MARGIN_LOW_4 => B"1000000",
      TX_PREDRIVER_MODE => '0',
      TX_QPI_STATUS_EN => '0',
      TX_RXDETECT_CFG => X"1832",
      TX_RXDETECT_REF => B"100",
      TX_XCLK_SEL => "TXOUT",
      UCODEER_CLR => '0'
    )
        port map (
      CFGRESET => '0',
      CLKRSVD(3 downto 0) => B"0000",
      CPLLFBCLKLOST => gt0_cpllfbclklost_out,
      CPLLLOCK => gt0_cplllock_out,
      CPLLLOCKDETCLK => gt0_cplllockdetclk_in,
      CPLLLOCKEN => '1',
      CPLLPD => gt0_cpllpd_i,
      CPLLREFCLKLOST => gt0_cpllrefclklost_i,
      CPLLREFCLKSEL(2 downto 0) => B"010",
      CPLLRESET => gt0_cpllreset_i_0,
      DMONITOROUT(7 downto 0) => gt0_dmonitorout_out(7 downto 0),
      DRPADDR(8 downto 0) => gt0_drpaddr_in(8 downto 0),
      DRPCLK => gt0_drpclk_in,
      DRPDI(15 downto 0) => gt0_drpdi_in(15 downto 0),
      DRPDO(15 downto 0) => gt0_drpdo_out(15 downto 0),
      DRPEN => gt0_drpen_in,
      DRPRDY => gt0_drprdy_out,
      DRPWE => gt0_drpwe_in,
      EYESCANDATAERROR => gt0_eyescandataerror_out,
      EYESCANMODE => '0',
      EYESCANRESET => gt0_eyescanreset_in,
      EYESCANTRIGGER => gt0_eyescantrigger_in,
      GTGREFCLK => '0',
      GTNORTHREFCLK0 => '0',
      GTNORTHREFCLK1 => '0',
      GTREFCLK0 => gt0_gtrefclk0_in,
      GTREFCLK1 => gt0_gtrefclk1_in,
      GTREFCLKMONITOR => NLW_gtxe2_i_GTREFCLKMONITOR_UNCONNECTED,
      GTRESETSEL => '0',
      GTRSVD(15 downto 0) => B"0000000000000000",
      GTRXRESET => SR(0),
      GTSOUTHREFCLK0 => '0',
      GTSOUTHREFCLK1 => '0',
      GTTXRESET => gt0_gttxreset_i,
      GTXRXN => gt0_gtxrxn_in,
      GTXRXP => gt0_gtxrxp_in,
      GTXTXN => gt0_gtxtxn_out,
      GTXTXP => gt0_gtxtxp_out,
      LOOPBACK(2 downto 0) => B"000",
      PCSRSVDIN(15 downto 0) => B"0000000000000000",
      PCSRSVDIN2(4 downto 0) => B"00000",
      PCSRSVDOUT(15 downto 0) => NLW_gtxe2_i_PCSRSVDOUT_UNCONNECTED(15 downto 0),
      PHYSTATUS => NLW_gtxe2_i_PHYSTATUS_UNCONNECTED,
      PMARSVDIN(4 downto 0) => B"00000",
      PMARSVDIN2(4 downto 0) => B"00000",
      QPLLCLK => gt0_qplloutclk_in,
      QPLLREFCLK => gt0_qplloutrefclk_in,
      RESETOVRD => '0',
      RX8B10BEN => '0',
      RXBUFRESET => '0',
      RXBUFSTATUS(2 downto 0) => NLW_gtxe2_i_RXBUFSTATUS_UNCONNECTED(2 downto 0),
      RXBYTEISALIGNED => NLW_gtxe2_i_RXBYTEISALIGNED_UNCONNECTED,
      RXBYTEREALIGN => NLW_gtxe2_i_RXBYTEREALIGN_UNCONNECTED,
      RXCDRFREQRESET => '0',
      RXCDRHOLD => '0',
      RXCDRLOCK => NLW_gtxe2_i_RXCDRLOCK_UNCONNECTED,
      RXCDROVRDEN => '0',
      RXCDRRESET => '0',
      RXCDRRESETRSV => '0',
      RXCHANBONDSEQ => NLW_gtxe2_i_RXCHANBONDSEQ_UNCONNECTED,
      RXCHANISALIGNED => NLW_gtxe2_i_RXCHANISALIGNED_UNCONNECTED,
      RXCHANREALIGN => NLW_gtxe2_i_RXCHANREALIGN_UNCONNECTED,
      RXCHARISCOMMA(7 downto 0) => NLW_gtxe2_i_RXCHARISCOMMA_UNCONNECTED(7 downto 0),
      RXCHARISK(7 downto 0) => NLW_gtxe2_i_RXCHARISK_UNCONNECTED(7 downto 0),
      RXCHBONDEN => '0',
      RXCHBONDI(4 downto 0) => B"00000",
      RXCHBONDLEVEL(2 downto 0) => B"000",
      RXCHBONDMASTER => '0',
      RXCHBONDO(4 downto 0) => NLW_gtxe2_i_RXCHBONDO_UNCONNECTED(4 downto 0),
      RXCHBONDSLAVE => '0',
      RXCLKCORCNT(1 downto 0) => NLW_gtxe2_i_RXCLKCORCNT_UNCONNECTED(1 downto 0),
      RXCOMINITDET => NLW_gtxe2_i_RXCOMINITDET_UNCONNECTED,
      RXCOMMADET => NLW_gtxe2_i_RXCOMMADET_UNCONNECTED,
      RXCOMMADETEN => '0',
      RXCOMSASDET => NLW_gtxe2_i_RXCOMSASDET_UNCONNECTED,
      RXCOMWAKEDET => NLW_gtxe2_i_RXCOMWAKEDET_UNCONNECTED,
      RXDATA(63 downto 32) => NLW_gtxe2_i_RXDATA_UNCONNECTED(63 downto 32),
      RXDATA(31 downto 0) => gt0_rxdata_out(31 downto 0),
      RXDATAVALID => NLW_gtxe2_i_RXDATAVALID_UNCONNECTED,
      RXDDIEN => '0',
      RXDFEAGCHOLD => gt0_rxdfelfhold_i,
      RXDFEAGCOVRDEN => '0',
      RXDFECM1EN => '0',
      RXDFELFHOLD => gt0_rxdfelfhold_i,
      RXDFELFOVRDEN => '1',
      RXDFELPMRESET => gt0_rxdfelpmreset_in,
      RXDFETAP2HOLD => '0',
      RXDFETAP2OVRDEN => '0',
      RXDFETAP3HOLD => '0',
      RXDFETAP3OVRDEN => '0',
      RXDFETAP4HOLD => '0',
      RXDFETAP4OVRDEN => '0',
      RXDFETAP5HOLD => '0',
      RXDFETAP5OVRDEN => '0',
      RXDFEUTHOLD => '0',
      RXDFEUTOVRDEN => '0',
      RXDFEVPHOLD => '0',
      RXDFEVPOVRDEN => '0',
      RXDFEVSEN => '0',
      RXDFEXYDEN => '1',
      RXDFEXYDHOLD => '0',
      RXDFEXYDOVRDEN => '0',
      RXDISPERR(7 downto 0) => NLW_gtxe2_i_RXDISPERR_UNCONNECTED(7 downto 0),
      RXDLYBYPASS => '1',
      RXDLYEN => '0',
      RXDLYOVRDEN => '0',
      RXDLYSRESET => '0',
      RXDLYSRESETDONE => NLW_gtxe2_i_RXDLYSRESETDONE_UNCONNECTED,
      RXELECIDLE => NLW_gtxe2_i_RXELECIDLE_UNCONNECTED,
      RXELECIDLEMODE(1 downto 0) => B"11",
      RXGEARBOXSLIP => '0',
      RXHEADER(2 downto 0) => NLW_gtxe2_i_RXHEADER_UNCONNECTED(2 downto 0),
      RXHEADERVALID => NLW_gtxe2_i_RXHEADERVALID_UNCONNECTED,
      RXLPMEN => '0',
      RXLPMHFHOLD => '0',
      RXLPMHFOVRDEN => '0',
      RXLPMLFHOLD => '0',
      RXLPMLFKLOVRDEN => '0',
      RXMCOMMAALIGNEN => '0',
      RXMONITOROUT(6 downto 0) => gt0_rxmonitorout_out(6 downto 0),
      RXMONITORSEL(1 downto 0) => gt0_rxmonitorsel_in(1 downto 0),
      RXNOTINTABLE(7 downto 0) => NLW_gtxe2_i_RXNOTINTABLE_UNCONNECTED(7 downto 0),
      RXOOBRESET => '0',
      RXOSHOLD => '0',
      RXOSOVRDEN => '0',
      RXOUTCLK => gt0_rxoutclk_out,
      RXOUTCLKFABRIC => gt0_rxoutclkfabric_out,
      RXOUTCLKPCS => NLW_gtxe2_i_RXOUTCLKPCS_UNCONNECTED,
      RXOUTCLKSEL(2 downto 0) => B"010",
      RXPCOMMAALIGNEN => '0',
      RXPCSRESET => '0',
      RXPD(1 downto 0) => B"00",
      RXPHALIGN => '0',
      RXPHALIGNDONE => NLW_gtxe2_i_RXPHALIGNDONE_UNCONNECTED,
      RXPHALIGNEN => '0',
      RXPHDLYPD => '0',
      RXPHDLYRESET => '0',
      RXPHMONITOR(4 downto 0) => NLW_gtxe2_i_RXPHMONITOR_UNCONNECTED(4 downto 0),
      RXPHOVRDEN => '0',
      RXPHSLIPMONITOR(4 downto 0) => NLW_gtxe2_i_RXPHSLIPMONITOR_UNCONNECTED(4 downto 0),
      RXPMARESET => gt0_rxpmareset_in,
      RXPOLARITY => '0',
      RXPRBSCNTRESET => '0',
      RXPRBSERR => NLW_gtxe2_i_RXPRBSERR_UNCONNECTED,
      RXPRBSSEL(2 downto 0) => B"000",
      RXQPIEN => '0',
      RXQPISENN => NLW_gtxe2_i_RXQPISENN_UNCONNECTED,
      RXQPISENP => NLW_gtxe2_i_RXQPISENP_UNCONNECTED,
      RXRATE(2 downto 0) => B"000",
      RXRATEDONE => NLW_gtxe2_i_RXRATEDONE_UNCONNECTED,
      RXRESETDONE => gt0_rxresetdone_out,
      RXSLIDE => '0',
      RXSTARTOFSEQ => NLW_gtxe2_i_RXSTARTOFSEQ_UNCONNECTED,
      RXSTATUS(2 downto 0) => NLW_gtxe2_i_RXSTATUS_UNCONNECTED(2 downto 0),
      RXSYSCLKSEL(1 downto 0) => B"00",
      RXUSERRDY => gt0_rxuserrdy_i,
      RXUSRCLK => gt0_rxusrclk_in,
      RXUSRCLK2 => gt0_rxusrclk2_in,
      RXVALID => NLW_gtxe2_i_RXVALID_UNCONNECTED,
      SETERRSTATUS => '0',
      TSTIN(19 downto 0) => B"11111111111111111111",
      TSTOUT(9 downto 0) => NLW_gtxe2_i_TSTOUT_UNCONNECTED(9 downto 0),
      TX8B10BBYPASS(7 downto 0) => B"00000000",
      TX8B10BEN => '0',
      TXBUFDIFFCTRL(2 downto 0) => B"100",
      TXBUFSTATUS(1 downto 0) => NLW_gtxe2_i_TXBUFSTATUS_UNCONNECTED(1 downto 0),
      TXCHARDISPMODE(7 downto 0) => B"00000000",
      TXCHARDISPVAL(7 downto 0) => B"00000000",
      TXCHARISK(7 downto 0) => B"00000000",
      TXCOMFINISH => NLW_gtxe2_i_TXCOMFINISH_UNCONNECTED,
      TXCOMINIT => '0',
      TXCOMSAS => '0',
      TXCOMWAKE => '0',
      TXDATA(63 downto 32) => B"00000000000000000000000000000000",
      TXDATA(31 downto 0) => gt0_txdata_in(31 downto 0),
      TXDEEMPH => '0',
      TXDETECTRX => '0',
      TXDIFFCTRL(3 downto 0) => B"1000",
      TXDIFFPD => '0',
      TXDLYBYPASS => '1',
      TXDLYEN => '0',
      TXDLYHOLD => '0',
      TXDLYOVRDEN => '0',
      TXDLYSRESET => '0',
      TXDLYSRESETDONE => NLW_gtxe2_i_TXDLYSRESETDONE_UNCONNECTED,
      TXDLYUPDOWN => '0',
      TXELECIDLE => '0',
      TXGEARBOXREADY => NLW_gtxe2_i_TXGEARBOXREADY_UNCONNECTED,
      TXHEADER(2 downto 0) => B"000",
      TXINHIBIT => '0',
      TXMAINCURSOR(6 downto 0) => B"0000000",
      TXMARGIN(2 downto 0) => B"000",
      TXOUTCLK => gt0_txoutclk_out,
      TXOUTCLKFABRIC => gt0_txoutclkfabric_out,
      TXOUTCLKPCS => gt0_txoutclkpcs_out,
      TXOUTCLKSEL(2 downto 0) => B"010",
      TXPCSRESET => '0',
      TXPD(1 downto 0) => B"00",
      TXPDELECIDLEMODE => '0',
      TXPHALIGN => '0',
      TXPHALIGNDONE => NLW_gtxe2_i_TXPHALIGNDONE_UNCONNECTED,
      TXPHALIGNEN => '0',
      TXPHDLYPD => '0',
      TXPHDLYRESET => '0',
      TXPHDLYTSTCLK => '0',
      TXPHINIT => '0',
      TXPHINITDONE => NLW_gtxe2_i_TXPHINITDONE_UNCONNECTED,
      TXPHOVRDEN => '0',
      TXPISOPD => '0',
      TXPMARESET => '0',
      TXPOLARITY => '0',
      TXPOSTCURSOR(4 downto 0) => B"00000",
      TXPOSTCURSORINV => '0',
      TXPRBSFORCEERR => '0',
      TXPRBSSEL(2 downto 0) => B"000",
      TXPRECURSOR(4 downto 0) => B"00000",
      TXPRECURSORINV => '0',
      TXQPIBIASEN => '0',
      TXQPISENN => NLW_gtxe2_i_TXQPISENN_UNCONNECTED,
      TXQPISENP => NLW_gtxe2_i_TXQPISENP_UNCONNECTED,
      TXQPISTRONGPDOWN => '0',
      TXQPIWEAKPUP => '0',
      TXRATE(2 downto 0) => B"000",
      TXRATEDONE => NLW_gtxe2_i_TXRATEDONE_UNCONNECTED,
      TXRESETDONE => gt0_txresetdone_out,
      TXSEQUENCE(6 downto 0) => B"0000000",
      TXSTARTSEQ => '0',
      TXSWING => '0',
      TXSYSCLKSEL(1 downto 0) => B"00",
      TXUSERRDY => gt0_txuserrdy_i,
      TXUSRCLK => gt0_txusrclk_in,
      TXUSRCLK2 => gt0_txusrclk2_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtwizard_0_gtwizard_0_GT_12 is
  port (
    gt1_cpllfbclklost_out : out STD_LOGIC;
    gt1_cplllock_out : out STD_LOGIC;
    gt1_cpllrefclklost_i : out STD_LOGIC;
    gt1_drprdy_out : out STD_LOGIC;
    gt1_eyescandataerror_out : out STD_LOGIC;
    gt1_gtxtxn_out : out STD_LOGIC;
    gt1_gtxtxp_out : out STD_LOGIC;
    gt1_rxoutclk_out : out STD_LOGIC;
    gt1_rxoutclkfabric_out : out STD_LOGIC;
    gt1_rxresetdone_out : out STD_LOGIC;
    gt1_txoutclk_out : out STD_LOGIC;
    gt1_txoutclkfabric_out : out STD_LOGIC;
    gt1_txoutclkpcs_out : out STD_LOGIC;
    gt1_txresetdone_out : out STD_LOGIC;
    gt1_drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt1_rxdata_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt1_rxmonitorout_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    gt1_dmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt1_cplllockdetclk_in : in STD_LOGIC;
    gt0_cpllpd_i : in STD_LOGIC;
    gt1_cpllreset_i_1 : in STD_LOGIC;
    gt1_drpclk_in : in STD_LOGIC;
    gt1_drpen_in : in STD_LOGIC;
    gt1_drpwe_in : in STD_LOGIC;
    gt1_eyescanreset_in : in STD_LOGIC;
    gt1_eyescantrigger_in : in STD_LOGIC;
    gt1_gtrefclk0_in : in STD_LOGIC;
    gt1_gtrefclk1_in : in STD_LOGIC;
    gt1_cpllfbclklost_out_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt1_gttxreset_i : in STD_LOGIC;
    gt1_gtxrxn_in : in STD_LOGIC;
    gt1_gtxrxp_in : in STD_LOGIC;
    gt0_qplloutclk_in : in STD_LOGIC;
    gt0_qplloutrefclk_in : in STD_LOGIC;
    gt1_rxdfelfhold_i : in STD_LOGIC;
    gt1_rxdfelpmreset_in : in STD_LOGIC;
    gt1_rxpmareset_in : in STD_LOGIC;
    gt1_rxuserrdy_i : in STD_LOGIC;
    gt1_rxusrclk_in : in STD_LOGIC;
    gt1_rxusrclk2_in : in STD_LOGIC;
    gt1_txuserrdy_i : in STD_LOGIC;
    gt1_txusrclk_in : in STD_LOGIC;
    gt1_txusrclk2_in : in STD_LOGIC;
    gt1_drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt1_rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt1_txdata_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gt1_drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtwizard_0_gtwizard_0_GT_12 : entity is "gtwizard_0_GT";
end gtwizard_0_gtwizard_0_GT_12;

architecture STRUCTURE of gtwizard_0_gtwizard_0_GT_12 is
  signal NLW_gtxe2_i_GTREFCLKMONITOR_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_PHYSTATUS_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXBYTEISALIGNED_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXBYTEREALIGN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCDRLOCK_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCHANBONDSEQ_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCHANISALIGNED_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCHANREALIGN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMINITDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMMADET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMSASDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMWAKEDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXDATAVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXELECIDLE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXHEADERVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXOUTCLKPCS_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXPRBSERR_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXQPISENN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXQPISENP_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXRATEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXSTARTOFSEQ_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXCOMFINISH_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXGEARBOXREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXPHINITDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXQPISENN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXQPISENP_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXRATEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_PCSRSVDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_gtxe2_i_RXBUFSTATUS_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_gtxe2_i_RXCHARISCOMMA_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gtxe2_i_RXCHARISK_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gtxe2_i_RXCHBONDO_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtxe2_i_RXCLKCORCNT_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gtxe2_i_RXDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal NLW_gtxe2_i_RXDISPERR_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gtxe2_i_RXHEADER_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_gtxe2_i_RXNOTINTABLE_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gtxe2_i_RXPHMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtxe2_i_RXPHSLIPMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtxe2_i_RXSTATUS_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_gtxe2_i_TSTOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_gtxe2_i_TXBUFSTATUS_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of gtxe2_i : label is "PRIMITIVE";
begin
gtxe2_i: unisim.vcomponents.GTXE2_CHANNEL
    generic map(
      ALIGN_COMMA_DOUBLE => "FALSE",
      ALIGN_COMMA_ENABLE => B"1111111111",
      ALIGN_COMMA_WORD => 1,
      ALIGN_MCOMMA_DET => "TRUE",
      ALIGN_MCOMMA_VALUE => B"1010000011",
      ALIGN_PCOMMA_DET => "TRUE",
      ALIGN_PCOMMA_VALUE => B"0101111100",
      CBCC_DATA_SOURCE_SEL => "ENCODED",
      CHAN_BOND_KEEP_ALIGN => "FALSE",
      CHAN_BOND_MAX_SKEW => 1,
      CHAN_BOND_SEQ_1_1 => B"0000000000",
      CHAN_BOND_SEQ_1_2 => B"0000000000",
      CHAN_BOND_SEQ_1_3 => B"0000000000",
      CHAN_BOND_SEQ_1_4 => B"0000000000",
      CHAN_BOND_SEQ_1_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_1 => B"0000000000",
      CHAN_BOND_SEQ_2_2 => B"0000000000",
      CHAN_BOND_SEQ_2_3 => B"0000000000",
      CHAN_BOND_SEQ_2_4 => B"0000000000",
      CHAN_BOND_SEQ_2_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_USE => "FALSE",
      CHAN_BOND_SEQ_LEN => 1,
      CLK_CORRECT_USE => "FALSE",
      CLK_COR_KEEP_IDLE => "FALSE",
      CLK_COR_MAX_LAT => 19,
      CLK_COR_MIN_LAT => 15,
      CLK_COR_PRECEDENCE => "TRUE",
      CLK_COR_REPEAT_WAIT => 0,
      CLK_COR_SEQ_1_1 => B"0100000000",
      CLK_COR_SEQ_1_2 => B"0000000000",
      CLK_COR_SEQ_1_3 => B"0000000000",
      CLK_COR_SEQ_1_4 => B"0000000000",
      CLK_COR_SEQ_1_ENABLE => B"1111",
      CLK_COR_SEQ_2_1 => B"0100000000",
      CLK_COR_SEQ_2_2 => B"0000000000",
      CLK_COR_SEQ_2_3 => B"0000000000",
      CLK_COR_SEQ_2_4 => B"0000000000",
      CLK_COR_SEQ_2_ENABLE => B"1111",
      CLK_COR_SEQ_2_USE => "FALSE",
      CLK_COR_SEQ_LEN => 1,
      CPLL_CFG => X"BC07DC",
      CPLL_FBDIV => 4,
      CPLL_FBDIV_45 => 4,
      CPLL_INIT_CFG => X"00001E",
      CPLL_LOCK_CFG => X"01E8",
      CPLL_REFCLK_DIV => 1,
      DEC_MCOMMA_DETECT => "FALSE",
      DEC_PCOMMA_DETECT => "FALSE",
      DEC_VALID_COMMA_ONLY => "FALSE",
      DMONITOR_CFG => X"000A00",
      ES_CONTROL => B"000000",
      ES_ERRDET_EN => "FALSE",
      ES_EYE_SCAN_EN => "TRUE",
      ES_HORZ_OFFSET => X"000",
      ES_PMA_CFG => B"0000000000",
      ES_PRESCALE => B"00000",
      ES_QUALIFIER => X"00000000000000000000",
      ES_QUAL_MASK => X"00000000000000000000",
      ES_SDATA_MASK => X"00000000000000000000",
      ES_VERT_OFFSET => B"000000000",
      FTS_DESKEW_SEQ_ENABLE => B"1111",
      FTS_LANE_DESKEW_CFG => B"1111",
      FTS_LANE_DESKEW_EN => "FALSE",
      GEARBOX_MODE => B"000",
      IS_CPLLLOCKDETCLK_INVERTED => '0',
      IS_DRPCLK_INVERTED => '0',
      IS_GTGREFCLK_INVERTED => '0',
      IS_RXUSRCLK2_INVERTED => '0',
      IS_RXUSRCLK_INVERTED => '0',
      IS_TXPHDLYTSTCLK_INVERTED => '0',
      IS_TXUSRCLK2_INVERTED => '0',
      IS_TXUSRCLK_INVERTED => '0',
      OUTREFCLK_SEL_INV => B"11",
      PCS_PCIE_EN => "FALSE",
      PCS_RSVD_ATTR => X"000000000000",
      PD_TRANS_TIME_FROM_P2 => X"03C",
      PD_TRANS_TIME_NONE_P2 => X"3C",
      PD_TRANS_TIME_TO_P2 => X"64",
      PMA_RSV => X"00018480",
      PMA_RSV2 => X"2050",
      PMA_RSV3 => B"00",
      PMA_RSV4 => X"00000000",
      RXBUFRESET_TIME => B"00001",
      RXBUF_ADDR_MODE => "FAST",
      RXBUF_EIDLE_HI_CNT => B"1000",
      RXBUF_EIDLE_LO_CNT => B"0000",
      RXBUF_EN => "TRUE",
      RXBUF_RESET_ON_CB_CHANGE => "TRUE",
      RXBUF_RESET_ON_COMMAALIGN => "FALSE",
      RXBUF_RESET_ON_EIDLE => "FALSE",
      RXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      RXBUF_THRESH_OVFLW => 61,
      RXBUF_THRESH_OVRD => "FALSE",
      RXBUF_THRESH_UNDFLW => 4,
      RXCDRFREQRESET_TIME => B"00001",
      RXCDRPHRESET_TIME => B"00001",
      RXCDR_CFG => X"03000023FF40100020",
      RXCDR_FR_RESET_ON_EIDLE => '0',
      RXCDR_HOLD_DURING_EIDLE => '0',
      RXCDR_LOCK_CFG => B"010101",
      RXCDR_PH_RESET_ON_EIDLE => '0',
      RXDFELPMRESET_TIME => B"0001111",
      RXDLY_CFG => X"001F",
      RXDLY_LCFG => X"030",
      RXDLY_TAP_CFG => X"0000",
      RXGEARBOX_EN => "FALSE",
      RXISCANRESET_TIME => B"00001",
      RXLPM_HF_CFG => B"00000011110000",
      RXLPM_LF_CFG => B"00000011110000",
      RXOOB_CFG => B"0000110",
      RXOUT_DIV => 4,
      RXPCSRESET_TIME => B"00001",
      RXPHDLY_CFG => X"084020",
      RXPH_CFG => X"000000",
      RXPH_MONITOR_SEL => B"00000",
      RXPMARESET_TIME => B"00011",
      RXPRBS_ERR_LOOPBACK => '0',
      RXSLIDE_AUTO_WAIT => 7,
      RXSLIDE_MODE => "OFF",
      RX_BIAS_CFG => B"000000000100",
      RX_BUFFER_CFG => B"000000",
      RX_CLK25_DIV => 7,
      RX_CLKMUX_PD => '1',
      RX_CM_SEL => B"11",
      RX_CM_TRIM => B"010",
      RX_DATA_WIDTH => 32,
      RX_DDI_SEL => B"000000",
      RX_DEBUG_CFG => B"000000000000",
      RX_DEFER_RESET_BUF_EN => "TRUE",
      RX_DFE_GAIN_CFG => X"020FEA",
      RX_DFE_H2_CFG => B"000000000000",
      RX_DFE_H3_CFG => B"000001000000",
      RX_DFE_H4_CFG => B"00011110000",
      RX_DFE_H5_CFG => B"00011100000",
      RX_DFE_KL_CFG => B"0000011111110",
      RX_DFE_KL_CFG2 => X"301148AC",
      RX_DFE_LPM_CFG => X"0954",
      RX_DFE_LPM_HOLD_DURING_EIDLE => '0',
      RX_DFE_UT_CFG => B"10001111000000000",
      RX_DFE_VP_CFG => B"00011111100000011",
      RX_DFE_XYD_CFG => B"0000000000000",
      RX_DISPERR_SEQ_MATCH => "FALSE",
      RX_INT_DATAWIDTH => 1,
      RX_OS_CFG => B"0000010000000",
      RX_SIG_VALID_DLY => 10,
      RX_XCLK_SEL => "RXREC",
      SAS_MAX_COM => 64,
      SAS_MIN_COM => 36,
      SATA_BURST_SEQ_LEN => B"0101",
      SATA_BURST_VAL => B"100",
      SATA_CPLL_CFG => "VCO_3000MHZ",
      SATA_EIDLE_VAL => B"100",
      SATA_MAX_BURST => 8,
      SATA_MAX_INIT => 21,
      SATA_MAX_WAKE => 7,
      SATA_MIN_BURST => 4,
      SATA_MIN_INIT => 12,
      SATA_MIN_WAKE => 4,
      SHOW_REALIGN_COMMA => "TRUE",
      SIM_CPLLREFCLK_SEL => B"010",
      SIM_RECEIVER_DETECT_PASS => "TRUE",
      SIM_RESET_SPEEDUP => "TRUE",
      SIM_TX_EIDLE_DRIVE_LEVEL => "X",
      SIM_VERSION => "4.0",
      TERM_RCAL_CFG => B"10000",
      TERM_RCAL_OVRD => '0',
      TRANS_TIME_RATE => X"0E",
      TST_RSV => X"00000000",
      TXBUF_EN => "TRUE",
      TXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      TXDLY_CFG => X"001F",
      TXDLY_LCFG => X"030",
      TXDLY_TAP_CFG => X"0000",
      TXGEARBOX_EN => "FALSE",
      TXOUT_DIV => 4,
      TXPCSRESET_TIME => B"00001",
      TXPHDLY_CFG => X"084020",
      TXPH_CFG => X"0780",
      TXPH_MONITOR_SEL => B"00000",
      TXPMARESET_TIME => B"00001",
      TX_CLK25_DIV => 7,
      TX_CLKMUX_PD => '1',
      TX_DATA_WIDTH => 32,
      TX_DEEMPH0 => B"00000",
      TX_DEEMPH1 => B"00000",
      TX_DRIVE_MODE => "DIRECT",
      TX_EIDLE_ASSERT_DELAY => B"110",
      TX_EIDLE_DEASSERT_DELAY => B"100",
      TX_INT_DATAWIDTH => 1,
      TX_LOOPBACK_DRIVE_HIZ => "FALSE",
      TX_MAINCURSOR_SEL => '0',
      TX_MARGIN_FULL_0 => B"1001110",
      TX_MARGIN_FULL_1 => B"1001001",
      TX_MARGIN_FULL_2 => B"1000101",
      TX_MARGIN_FULL_3 => B"1000010",
      TX_MARGIN_FULL_4 => B"1000000",
      TX_MARGIN_LOW_0 => B"1000110",
      TX_MARGIN_LOW_1 => B"1000100",
      TX_MARGIN_LOW_2 => B"1000010",
      TX_MARGIN_LOW_3 => B"1000000",
      TX_MARGIN_LOW_4 => B"1000000",
      TX_PREDRIVER_MODE => '0',
      TX_QPI_STATUS_EN => '0',
      TX_RXDETECT_CFG => X"1832",
      TX_RXDETECT_REF => B"100",
      TX_XCLK_SEL => "TXOUT",
      UCODEER_CLR => '0'
    )
        port map (
      CFGRESET => '0',
      CLKRSVD(3 downto 0) => B"0000",
      CPLLFBCLKLOST => gt1_cpllfbclklost_out,
      CPLLLOCK => gt1_cplllock_out,
      CPLLLOCKDETCLK => gt1_cplllockdetclk_in,
      CPLLLOCKEN => '1',
      CPLLPD => gt0_cpllpd_i,
      CPLLREFCLKLOST => gt1_cpllrefclklost_i,
      CPLLREFCLKSEL(2 downto 0) => B"010",
      CPLLRESET => gt1_cpllreset_i_1,
      DMONITOROUT(7 downto 0) => gt1_dmonitorout_out(7 downto 0),
      DRPADDR(8 downto 0) => gt1_drpaddr_in(8 downto 0),
      DRPCLK => gt1_drpclk_in,
      DRPDI(15 downto 0) => gt1_drpdi_in(15 downto 0),
      DRPDO(15 downto 0) => gt1_drpdo_out(15 downto 0),
      DRPEN => gt1_drpen_in,
      DRPRDY => gt1_drprdy_out,
      DRPWE => gt1_drpwe_in,
      EYESCANDATAERROR => gt1_eyescandataerror_out,
      EYESCANMODE => '0',
      EYESCANRESET => gt1_eyescanreset_in,
      EYESCANTRIGGER => gt1_eyescantrigger_in,
      GTGREFCLK => '0',
      GTNORTHREFCLK0 => '0',
      GTNORTHREFCLK1 => '0',
      GTREFCLK0 => gt1_gtrefclk0_in,
      GTREFCLK1 => gt1_gtrefclk1_in,
      GTREFCLKMONITOR => NLW_gtxe2_i_GTREFCLKMONITOR_UNCONNECTED,
      GTRESETSEL => '0',
      GTRSVD(15 downto 0) => B"0000000000000000",
      GTRXRESET => gt1_cpllfbclklost_out_0(0),
      GTSOUTHREFCLK0 => '0',
      GTSOUTHREFCLK1 => '0',
      GTTXRESET => gt1_gttxreset_i,
      GTXRXN => gt1_gtxrxn_in,
      GTXRXP => gt1_gtxrxp_in,
      GTXTXN => gt1_gtxtxn_out,
      GTXTXP => gt1_gtxtxp_out,
      LOOPBACK(2 downto 0) => B"000",
      PCSRSVDIN(15 downto 0) => B"0000000000000000",
      PCSRSVDIN2(4 downto 0) => B"00000",
      PCSRSVDOUT(15 downto 0) => NLW_gtxe2_i_PCSRSVDOUT_UNCONNECTED(15 downto 0),
      PHYSTATUS => NLW_gtxe2_i_PHYSTATUS_UNCONNECTED,
      PMARSVDIN(4 downto 0) => B"00000",
      PMARSVDIN2(4 downto 0) => B"00000",
      QPLLCLK => gt0_qplloutclk_in,
      QPLLREFCLK => gt0_qplloutrefclk_in,
      RESETOVRD => '0',
      RX8B10BEN => '0',
      RXBUFRESET => '0',
      RXBUFSTATUS(2 downto 0) => NLW_gtxe2_i_RXBUFSTATUS_UNCONNECTED(2 downto 0),
      RXBYTEISALIGNED => NLW_gtxe2_i_RXBYTEISALIGNED_UNCONNECTED,
      RXBYTEREALIGN => NLW_gtxe2_i_RXBYTEREALIGN_UNCONNECTED,
      RXCDRFREQRESET => '0',
      RXCDRHOLD => '0',
      RXCDRLOCK => NLW_gtxe2_i_RXCDRLOCK_UNCONNECTED,
      RXCDROVRDEN => '0',
      RXCDRRESET => '0',
      RXCDRRESETRSV => '0',
      RXCHANBONDSEQ => NLW_gtxe2_i_RXCHANBONDSEQ_UNCONNECTED,
      RXCHANISALIGNED => NLW_gtxe2_i_RXCHANISALIGNED_UNCONNECTED,
      RXCHANREALIGN => NLW_gtxe2_i_RXCHANREALIGN_UNCONNECTED,
      RXCHARISCOMMA(7 downto 0) => NLW_gtxe2_i_RXCHARISCOMMA_UNCONNECTED(7 downto 0),
      RXCHARISK(7 downto 0) => NLW_gtxe2_i_RXCHARISK_UNCONNECTED(7 downto 0),
      RXCHBONDEN => '0',
      RXCHBONDI(4 downto 0) => B"00000",
      RXCHBONDLEVEL(2 downto 0) => B"000",
      RXCHBONDMASTER => '0',
      RXCHBONDO(4 downto 0) => NLW_gtxe2_i_RXCHBONDO_UNCONNECTED(4 downto 0),
      RXCHBONDSLAVE => '0',
      RXCLKCORCNT(1 downto 0) => NLW_gtxe2_i_RXCLKCORCNT_UNCONNECTED(1 downto 0),
      RXCOMINITDET => NLW_gtxe2_i_RXCOMINITDET_UNCONNECTED,
      RXCOMMADET => NLW_gtxe2_i_RXCOMMADET_UNCONNECTED,
      RXCOMMADETEN => '0',
      RXCOMSASDET => NLW_gtxe2_i_RXCOMSASDET_UNCONNECTED,
      RXCOMWAKEDET => NLW_gtxe2_i_RXCOMWAKEDET_UNCONNECTED,
      RXDATA(63 downto 32) => NLW_gtxe2_i_RXDATA_UNCONNECTED(63 downto 32),
      RXDATA(31 downto 0) => gt1_rxdata_out(31 downto 0),
      RXDATAVALID => NLW_gtxe2_i_RXDATAVALID_UNCONNECTED,
      RXDDIEN => '0',
      RXDFEAGCHOLD => gt1_rxdfelfhold_i,
      RXDFEAGCOVRDEN => '0',
      RXDFECM1EN => '0',
      RXDFELFHOLD => gt1_rxdfelfhold_i,
      RXDFELFOVRDEN => '1',
      RXDFELPMRESET => gt1_rxdfelpmreset_in,
      RXDFETAP2HOLD => '0',
      RXDFETAP2OVRDEN => '0',
      RXDFETAP3HOLD => '0',
      RXDFETAP3OVRDEN => '0',
      RXDFETAP4HOLD => '0',
      RXDFETAP4OVRDEN => '0',
      RXDFETAP5HOLD => '0',
      RXDFETAP5OVRDEN => '0',
      RXDFEUTHOLD => '0',
      RXDFEUTOVRDEN => '0',
      RXDFEVPHOLD => '0',
      RXDFEVPOVRDEN => '0',
      RXDFEVSEN => '0',
      RXDFEXYDEN => '1',
      RXDFEXYDHOLD => '0',
      RXDFEXYDOVRDEN => '0',
      RXDISPERR(7 downto 0) => NLW_gtxe2_i_RXDISPERR_UNCONNECTED(7 downto 0),
      RXDLYBYPASS => '1',
      RXDLYEN => '0',
      RXDLYOVRDEN => '0',
      RXDLYSRESET => '0',
      RXDLYSRESETDONE => NLW_gtxe2_i_RXDLYSRESETDONE_UNCONNECTED,
      RXELECIDLE => NLW_gtxe2_i_RXELECIDLE_UNCONNECTED,
      RXELECIDLEMODE(1 downto 0) => B"11",
      RXGEARBOXSLIP => '0',
      RXHEADER(2 downto 0) => NLW_gtxe2_i_RXHEADER_UNCONNECTED(2 downto 0),
      RXHEADERVALID => NLW_gtxe2_i_RXHEADERVALID_UNCONNECTED,
      RXLPMEN => '0',
      RXLPMHFHOLD => '0',
      RXLPMHFOVRDEN => '0',
      RXLPMLFHOLD => '0',
      RXLPMLFKLOVRDEN => '0',
      RXMCOMMAALIGNEN => '0',
      RXMONITOROUT(6 downto 0) => gt1_rxmonitorout_out(6 downto 0),
      RXMONITORSEL(1 downto 0) => gt1_rxmonitorsel_in(1 downto 0),
      RXNOTINTABLE(7 downto 0) => NLW_gtxe2_i_RXNOTINTABLE_UNCONNECTED(7 downto 0),
      RXOOBRESET => '0',
      RXOSHOLD => '0',
      RXOSOVRDEN => '0',
      RXOUTCLK => gt1_rxoutclk_out,
      RXOUTCLKFABRIC => gt1_rxoutclkfabric_out,
      RXOUTCLKPCS => NLW_gtxe2_i_RXOUTCLKPCS_UNCONNECTED,
      RXOUTCLKSEL(2 downto 0) => B"010",
      RXPCOMMAALIGNEN => '0',
      RXPCSRESET => '0',
      RXPD(1 downto 0) => B"00",
      RXPHALIGN => '0',
      RXPHALIGNDONE => NLW_gtxe2_i_RXPHALIGNDONE_UNCONNECTED,
      RXPHALIGNEN => '0',
      RXPHDLYPD => '0',
      RXPHDLYRESET => '0',
      RXPHMONITOR(4 downto 0) => NLW_gtxe2_i_RXPHMONITOR_UNCONNECTED(4 downto 0),
      RXPHOVRDEN => '0',
      RXPHSLIPMONITOR(4 downto 0) => NLW_gtxe2_i_RXPHSLIPMONITOR_UNCONNECTED(4 downto 0),
      RXPMARESET => gt1_rxpmareset_in,
      RXPOLARITY => '0',
      RXPRBSCNTRESET => '0',
      RXPRBSERR => NLW_gtxe2_i_RXPRBSERR_UNCONNECTED,
      RXPRBSSEL(2 downto 0) => B"000",
      RXQPIEN => '0',
      RXQPISENN => NLW_gtxe2_i_RXQPISENN_UNCONNECTED,
      RXQPISENP => NLW_gtxe2_i_RXQPISENP_UNCONNECTED,
      RXRATE(2 downto 0) => B"000",
      RXRATEDONE => NLW_gtxe2_i_RXRATEDONE_UNCONNECTED,
      RXRESETDONE => gt1_rxresetdone_out,
      RXSLIDE => '0',
      RXSTARTOFSEQ => NLW_gtxe2_i_RXSTARTOFSEQ_UNCONNECTED,
      RXSTATUS(2 downto 0) => NLW_gtxe2_i_RXSTATUS_UNCONNECTED(2 downto 0),
      RXSYSCLKSEL(1 downto 0) => B"00",
      RXUSERRDY => gt1_rxuserrdy_i,
      RXUSRCLK => gt1_rxusrclk_in,
      RXUSRCLK2 => gt1_rxusrclk2_in,
      RXVALID => NLW_gtxe2_i_RXVALID_UNCONNECTED,
      SETERRSTATUS => '0',
      TSTIN(19 downto 0) => B"11111111111111111111",
      TSTOUT(9 downto 0) => NLW_gtxe2_i_TSTOUT_UNCONNECTED(9 downto 0),
      TX8B10BBYPASS(7 downto 0) => B"00000000",
      TX8B10BEN => '0',
      TXBUFDIFFCTRL(2 downto 0) => B"100",
      TXBUFSTATUS(1 downto 0) => NLW_gtxe2_i_TXBUFSTATUS_UNCONNECTED(1 downto 0),
      TXCHARDISPMODE(7 downto 0) => B"00000000",
      TXCHARDISPVAL(7 downto 0) => B"00000000",
      TXCHARISK(7 downto 0) => B"00000000",
      TXCOMFINISH => NLW_gtxe2_i_TXCOMFINISH_UNCONNECTED,
      TXCOMINIT => '0',
      TXCOMSAS => '0',
      TXCOMWAKE => '0',
      TXDATA(63 downto 32) => B"00000000000000000000000000000000",
      TXDATA(31 downto 0) => gt1_txdata_in(31 downto 0),
      TXDEEMPH => '0',
      TXDETECTRX => '0',
      TXDIFFCTRL(3 downto 0) => B"1000",
      TXDIFFPD => '0',
      TXDLYBYPASS => '1',
      TXDLYEN => '0',
      TXDLYHOLD => '0',
      TXDLYOVRDEN => '0',
      TXDLYSRESET => '0',
      TXDLYSRESETDONE => NLW_gtxe2_i_TXDLYSRESETDONE_UNCONNECTED,
      TXDLYUPDOWN => '0',
      TXELECIDLE => '0',
      TXGEARBOXREADY => NLW_gtxe2_i_TXGEARBOXREADY_UNCONNECTED,
      TXHEADER(2 downto 0) => B"000",
      TXINHIBIT => '0',
      TXMAINCURSOR(6 downto 0) => B"0000000",
      TXMARGIN(2 downto 0) => B"000",
      TXOUTCLK => gt1_txoutclk_out,
      TXOUTCLKFABRIC => gt1_txoutclkfabric_out,
      TXOUTCLKPCS => gt1_txoutclkpcs_out,
      TXOUTCLKSEL(2 downto 0) => B"010",
      TXPCSRESET => '0',
      TXPD(1 downto 0) => B"00",
      TXPDELECIDLEMODE => '0',
      TXPHALIGN => '0',
      TXPHALIGNDONE => NLW_gtxe2_i_TXPHALIGNDONE_UNCONNECTED,
      TXPHALIGNEN => '0',
      TXPHDLYPD => '0',
      TXPHDLYRESET => '0',
      TXPHDLYTSTCLK => '0',
      TXPHINIT => '0',
      TXPHINITDONE => NLW_gtxe2_i_TXPHINITDONE_UNCONNECTED,
      TXPHOVRDEN => '0',
      TXPISOPD => '0',
      TXPMARESET => '0',
      TXPOLARITY => '0',
      TXPOSTCURSOR(4 downto 0) => B"00000",
      TXPOSTCURSORINV => '0',
      TXPRBSFORCEERR => '0',
      TXPRBSSEL(2 downto 0) => B"000",
      TXPRECURSOR(4 downto 0) => B"00000",
      TXPRECURSORINV => '0',
      TXQPIBIASEN => '0',
      TXQPISENN => NLW_gtxe2_i_TXQPISENN_UNCONNECTED,
      TXQPISENP => NLW_gtxe2_i_TXQPISENP_UNCONNECTED,
      TXQPISTRONGPDOWN => '0',
      TXQPIWEAKPUP => '0',
      TXRATE(2 downto 0) => B"000",
      TXRATEDONE => NLW_gtxe2_i_TXRATEDONE_UNCONNECTED,
      TXRESETDONE => gt1_txresetdone_out,
      TXSEQUENCE(6 downto 0) => B"0000000",
      TXSTARTSEQ => '0',
      TXSWING => '0',
      TXSYSCLKSEL(1 downto 0) => B"00",
      TXUSERRDY => gt1_txuserrdy_i,
      TXUSRCLK => gt1_txusrclk_in,
      TXUSRCLK2 => gt1_txusrclk2_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtwizard_0_gtwizard_0_GT_13 is
  port (
    gt2_cpllfbclklost_out : out STD_LOGIC;
    gt2_cplllock_out : out STD_LOGIC;
    gt2_cpllrefclklost_i : out STD_LOGIC;
    gt2_drprdy_out : out STD_LOGIC;
    gt2_eyescandataerror_out : out STD_LOGIC;
    gt2_gtxtxn_out : out STD_LOGIC;
    gt2_gtxtxp_out : out STD_LOGIC;
    gt2_rxoutclk_out : out STD_LOGIC;
    gt2_rxoutclkfabric_out : out STD_LOGIC;
    gt2_rxresetdone_out : out STD_LOGIC;
    gt2_txoutclk_out : out STD_LOGIC;
    gt2_txoutclkfabric_out : out STD_LOGIC;
    gt2_txoutclkpcs_out : out STD_LOGIC;
    gt2_txresetdone_out : out STD_LOGIC;
    gt2_drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt2_rxdata_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt2_rxmonitorout_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    gt2_dmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt2_cplllockdetclk_in : in STD_LOGIC;
    gt0_cpllpd_i : in STD_LOGIC;
    gt2_cpllreset_i_2 : in STD_LOGIC;
    gt2_drpclk_in : in STD_LOGIC;
    gt2_drpen_in : in STD_LOGIC;
    gt2_drpwe_in : in STD_LOGIC;
    gt2_eyescanreset_in : in STD_LOGIC;
    gt2_eyescantrigger_in : in STD_LOGIC;
    gt2_gtrefclk0_in : in STD_LOGIC;
    gt2_gtrefclk1_in : in STD_LOGIC;
    gt2_cpllfbclklost_out_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt2_gttxreset_i : in STD_LOGIC;
    gt2_gtxrxn_in : in STD_LOGIC;
    gt2_gtxrxp_in : in STD_LOGIC;
    gt0_qplloutclk_in : in STD_LOGIC;
    gt0_qplloutrefclk_in : in STD_LOGIC;
    gt2_rxdfelfhold_i : in STD_LOGIC;
    gt2_rxdfelpmreset_in : in STD_LOGIC;
    gt2_rxpmareset_in : in STD_LOGIC;
    gt2_rxuserrdy_i : in STD_LOGIC;
    gt2_rxusrclk_in : in STD_LOGIC;
    gt2_rxusrclk2_in : in STD_LOGIC;
    gt2_txuserrdy_i : in STD_LOGIC;
    gt2_txusrclk_in : in STD_LOGIC;
    gt2_txusrclk2_in : in STD_LOGIC;
    gt2_drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt2_rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt2_txdata_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gt2_drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtwizard_0_gtwizard_0_GT_13 : entity is "gtwizard_0_GT";
end gtwizard_0_gtwizard_0_GT_13;

architecture STRUCTURE of gtwizard_0_gtwizard_0_GT_13 is
  signal NLW_gtxe2_i_GTREFCLKMONITOR_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_PHYSTATUS_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXBYTEISALIGNED_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXBYTEREALIGN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCDRLOCK_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCHANBONDSEQ_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCHANISALIGNED_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCHANREALIGN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMINITDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMMADET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMSASDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMWAKEDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXDATAVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXELECIDLE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXHEADERVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXOUTCLKPCS_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXPRBSERR_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXQPISENN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXQPISENP_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXRATEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXSTARTOFSEQ_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXCOMFINISH_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXGEARBOXREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXPHINITDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXQPISENN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXQPISENP_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXRATEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_PCSRSVDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_gtxe2_i_RXBUFSTATUS_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_gtxe2_i_RXCHARISCOMMA_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gtxe2_i_RXCHARISK_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gtxe2_i_RXCHBONDO_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtxe2_i_RXCLKCORCNT_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gtxe2_i_RXDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal NLW_gtxe2_i_RXDISPERR_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gtxe2_i_RXHEADER_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_gtxe2_i_RXNOTINTABLE_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gtxe2_i_RXPHMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtxe2_i_RXPHSLIPMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtxe2_i_RXSTATUS_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_gtxe2_i_TSTOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_gtxe2_i_TXBUFSTATUS_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of gtxe2_i : label is "PRIMITIVE";
begin
gtxe2_i: unisim.vcomponents.GTXE2_CHANNEL
    generic map(
      ALIGN_COMMA_DOUBLE => "FALSE",
      ALIGN_COMMA_ENABLE => B"1111111111",
      ALIGN_COMMA_WORD => 1,
      ALIGN_MCOMMA_DET => "TRUE",
      ALIGN_MCOMMA_VALUE => B"1010000011",
      ALIGN_PCOMMA_DET => "TRUE",
      ALIGN_PCOMMA_VALUE => B"0101111100",
      CBCC_DATA_SOURCE_SEL => "ENCODED",
      CHAN_BOND_KEEP_ALIGN => "FALSE",
      CHAN_BOND_MAX_SKEW => 1,
      CHAN_BOND_SEQ_1_1 => B"0000000000",
      CHAN_BOND_SEQ_1_2 => B"0000000000",
      CHAN_BOND_SEQ_1_3 => B"0000000000",
      CHAN_BOND_SEQ_1_4 => B"0000000000",
      CHAN_BOND_SEQ_1_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_1 => B"0000000000",
      CHAN_BOND_SEQ_2_2 => B"0000000000",
      CHAN_BOND_SEQ_2_3 => B"0000000000",
      CHAN_BOND_SEQ_2_4 => B"0000000000",
      CHAN_BOND_SEQ_2_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_USE => "FALSE",
      CHAN_BOND_SEQ_LEN => 1,
      CLK_CORRECT_USE => "FALSE",
      CLK_COR_KEEP_IDLE => "FALSE",
      CLK_COR_MAX_LAT => 19,
      CLK_COR_MIN_LAT => 15,
      CLK_COR_PRECEDENCE => "TRUE",
      CLK_COR_REPEAT_WAIT => 0,
      CLK_COR_SEQ_1_1 => B"0100000000",
      CLK_COR_SEQ_1_2 => B"0000000000",
      CLK_COR_SEQ_1_3 => B"0000000000",
      CLK_COR_SEQ_1_4 => B"0000000000",
      CLK_COR_SEQ_1_ENABLE => B"1111",
      CLK_COR_SEQ_2_1 => B"0100000000",
      CLK_COR_SEQ_2_2 => B"0000000000",
      CLK_COR_SEQ_2_3 => B"0000000000",
      CLK_COR_SEQ_2_4 => B"0000000000",
      CLK_COR_SEQ_2_ENABLE => B"1111",
      CLK_COR_SEQ_2_USE => "FALSE",
      CLK_COR_SEQ_LEN => 1,
      CPLL_CFG => X"BC07DC",
      CPLL_FBDIV => 4,
      CPLL_FBDIV_45 => 4,
      CPLL_INIT_CFG => X"00001E",
      CPLL_LOCK_CFG => X"01E8",
      CPLL_REFCLK_DIV => 1,
      DEC_MCOMMA_DETECT => "FALSE",
      DEC_PCOMMA_DETECT => "FALSE",
      DEC_VALID_COMMA_ONLY => "FALSE",
      DMONITOR_CFG => X"000A00",
      ES_CONTROL => B"000000",
      ES_ERRDET_EN => "FALSE",
      ES_EYE_SCAN_EN => "TRUE",
      ES_HORZ_OFFSET => X"000",
      ES_PMA_CFG => B"0000000000",
      ES_PRESCALE => B"00000",
      ES_QUALIFIER => X"00000000000000000000",
      ES_QUAL_MASK => X"00000000000000000000",
      ES_SDATA_MASK => X"00000000000000000000",
      ES_VERT_OFFSET => B"000000000",
      FTS_DESKEW_SEQ_ENABLE => B"1111",
      FTS_LANE_DESKEW_CFG => B"1111",
      FTS_LANE_DESKEW_EN => "FALSE",
      GEARBOX_MODE => B"000",
      IS_CPLLLOCKDETCLK_INVERTED => '0',
      IS_DRPCLK_INVERTED => '0',
      IS_GTGREFCLK_INVERTED => '0',
      IS_RXUSRCLK2_INVERTED => '0',
      IS_RXUSRCLK_INVERTED => '0',
      IS_TXPHDLYTSTCLK_INVERTED => '0',
      IS_TXUSRCLK2_INVERTED => '0',
      IS_TXUSRCLK_INVERTED => '0',
      OUTREFCLK_SEL_INV => B"11",
      PCS_PCIE_EN => "FALSE",
      PCS_RSVD_ATTR => X"000000000000",
      PD_TRANS_TIME_FROM_P2 => X"03C",
      PD_TRANS_TIME_NONE_P2 => X"3C",
      PD_TRANS_TIME_TO_P2 => X"64",
      PMA_RSV => X"00018480",
      PMA_RSV2 => X"2050",
      PMA_RSV3 => B"00",
      PMA_RSV4 => X"00000000",
      RXBUFRESET_TIME => B"00001",
      RXBUF_ADDR_MODE => "FAST",
      RXBUF_EIDLE_HI_CNT => B"1000",
      RXBUF_EIDLE_LO_CNT => B"0000",
      RXBUF_EN => "TRUE",
      RXBUF_RESET_ON_CB_CHANGE => "TRUE",
      RXBUF_RESET_ON_COMMAALIGN => "FALSE",
      RXBUF_RESET_ON_EIDLE => "FALSE",
      RXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      RXBUF_THRESH_OVFLW => 61,
      RXBUF_THRESH_OVRD => "FALSE",
      RXBUF_THRESH_UNDFLW => 4,
      RXCDRFREQRESET_TIME => B"00001",
      RXCDRPHRESET_TIME => B"00001",
      RXCDR_CFG => X"03000023FF40100020",
      RXCDR_FR_RESET_ON_EIDLE => '0',
      RXCDR_HOLD_DURING_EIDLE => '0',
      RXCDR_LOCK_CFG => B"010101",
      RXCDR_PH_RESET_ON_EIDLE => '0',
      RXDFELPMRESET_TIME => B"0001111",
      RXDLY_CFG => X"001F",
      RXDLY_LCFG => X"030",
      RXDLY_TAP_CFG => X"0000",
      RXGEARBOX_EN => "FALSE",
      RXISCANRESET_TIME => B"00001",
      RXLPM_HF_CFG => B"00000011110000",
      RXLPM_LF_CFG => B"00000011110000",
      RXOOB_CFG => B"0000110",
      RXOUT_DIV => 4,
      RXPCSRESET_TIME => B"00001",
      RXPHDLY_CFG => X"084020",
      RXPH_CFG => X"000000",
      RXPH_MONITOR_SEL => B"00000",
      RXPMARESET_TIME => B"00011",
      RXPRBS_ERR_LOOPBACK => '0',
      RXSLIDE_AUTO_WAIT => 7,
      RXSLIDE_MODE => "OFF",
      RX_BIAS_CFG => B"000000000100",
      RX_BUFFER_CFG => B"000000",
      RX_CLK25_DIV => 7,
      RX_CLKMUX_PD => '1',
      RX_CM_SEL => B"11",
      RX_CM_TRIM => B"010",
      RX_DATA_WIDTH => 32,
      RX_DDI_SEL => B"000000",
      RX_DEBUG_CFG => B"000000000000",
      RX_DEFER_RESET_BUF_EN => "TRUE",
      RX_DFE_GAIN_CFG => X"020FEA",
      RX_DFE_H2_CFG => B"000000000000",
      RX_DFE_H3_CFG => B"000001000000",
      RX_DFE_H4_CFG => B"00011110000",
      RX_DFE_H5_CFG => B"00011100000",
      RX_DFE_KL_CFG => B"0000011111110",
      RX_DFE_KL_CFG2 => X"301148AC",
      RX_DFE_LPM_CFG => X"0954",
      RX_DFE_LPM_HOLD_DURING_EIDLE => '0',
      RX_DFE_UT_CFG => B"10001111000000000",
      RX_DFE_VP_CFG => B"00011111100000011",
      RX_DFE_XYD_CFG => B"0000000000000",
      RX_DISPERR_SEQ_MATCH => "FALSE",
      RX_INT_DATAWIDTH => 1,
      RX_OS_CFG => B"0000010000000",
      RX_SIG_VALID_DLY => 10,
      RX_XCLK_SEL => "RXREC",
      SAS_MAX_COM => 64,
      SAS_MIN_COM => 36,
      SATA_BURST_SEQ_LEN => B"0101",
      SATA_BURST_VAL => B"100",
      SATA_CPLL_CFG => "VCO_3000MHZ",
      SATA_EIDLE_VAL => B"100",
      SATA_MAX_BURST => 8,
      SATA_MAX_INIT => 21,
      SATA_MAX_WAKE => 7,
      SATA_MIN_BURST => 4,
      SATA_MIN_INIT => 12,
      SATA_MIN_WAKE => 4,
      SHOW_REALIGN_COMMA => "TRUE",
      SIM_CPLLREFCLK_SEL => B"010",
      SIM_RECEIVER_DETECT_PASS => "TRUE",
      SIM_RESET_SPEEDUP => "TRUE",
      SIM_TX_EIDLE_DRIVE_LEVEL => "X",
      SIM_VERSION => "4.0",
      TERM_RCAL_CFG => B"10000",
      TERM_RCAL_OVRD => '0',
      TRANS_TIME_RATE => X"0E",
      TST_RSV => X"00000000",
      TXBUF_EN => "TRUE",
      TXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      TXDLY_CFG => X"001F",
      TXDLY_LCFG => X"030",
      TXDLY_TAP_CFG => X"0000",
      TXGEARBOX_EN => "FALSE",
      TXOUT_DIV => 4,
      TXPCSRESET_TIME => B"00001",
      TXPHDLY_CFG => X"084020",
      TXPH_CFG => X"0780",
      TXPH_MONITOR_SEL => B"00000",
      TXPMARESET_TIME => B"00001",
      TX_CLK25_DIV => 7,
      TX_CLKMUX_PD => '1',
      TX_DATA_WIDTH => 32,
      TX_DEEMPH0 => B"00000",
      TX_DEEMPH1 => B"00000",
      TX_DRIVE_MODE => "DIRECT",
      TX_EIDLE_ASSERT_DELAY => B"110",
      TX_EIDLE_DEASSERT_DELAY => B"100",
      TX_INT_DATAWIDTH => 1,
      TX_LOOPBACK_DRIVE_HIZ => "FALSE",
      TX_MAINCURSOR_SEL => '0',
      TX_MARGIN_FULL_0 => B"1001110",
      TX_MARGIN_FULL_1 => B"1001001",
      TX_MARGIN_FULL_2 => B"1000101",
      TX_MARGIN_FULL_3 => B"1000010",
      TX_MARGIN_FULL_4 => B"1000000",
      TX_MARGIN_LOW_0 => B"1000110",
      TX_MARGIN_LOW_1 => B"1000100",
      TX_MARGIN_LOW_2 => B"1000010",
      TX_MARGIN_LOW_3 => B"1000000",
      TX_MARGIN_LOW_4 => B"1000000",
      TX_PREDRIVER_MODE => '0',
      TX_QPI_STATUS_EN => '0',
      TX_RXDETECT_CFG => X"1832",
      TX_RXDETECT_REF => B"100",
      TX_XCLK_SEL => "TXOUT",
      UCODEER_CLR => '0'
    )
        port map (
      CFGRESET => '0',
      CLKRSVD(3 downto 0) => B"0000",
      CPLLFBCLKLOST => gt2_cpllfbclklost_out,
      CPLLLOCK => gt2_cplllock_out,
      CPLLLOCKDETCLK => gt2_cplllockdetclk_in,
      CPLLLOCKEN => '1',
      CPLLPD => gt0_cpllpd_i,
      CPLLREFCLKLOST => gt2_cpllrefclklost_i,
      CPLLREFCLKSEL(2 downto 0) => B"010",
      CPLLRESET => gt2_cpllreset_i_2,
      DMONITOROUT(7 downto 0) => gt2_dmonitorout_out(7 downto 0),
      DRPADDR(8 downto 0) => gt2_drpaddr_in(8 downto 0),
      DRPCLK => gt2_drpclk_in,
      DRPDI(15 downto 0) => gt2_drpdi_in(15 downto 0),
      DRPDO(15 downto 0) => gt2_drpdo_out(15 downto 0),
      DRPEN => gt2_drpen_in,
      DRPRDY => gt2_drprdy_out,
      DRPWE => gt2_drpwe_in,
      EYESCANDATAERROR => gt2_eyescandataerror_out,
      EYESCANMODE => '0',
      EYESCANRESET => gt2_eyescanreset_in,
      EYESCANTRIGGER => gt2_eyescantrigger_in,
      GTGREFCLK => '0',
      GTNORTHREFCLK0 => '0',
      GTNORTHREFCLK1 => '0',
      GTREFCLK0 => gt2_gtrefclk0_in,
      GTREFCLK1 => gt2_gtrefclk1_in,
      GTREFCLKMONITOR => NLW_gtxe2_i_GTREFCLKMONITOR_UNCONNECTED,
      GTRESETSEL => '0',
      GTRSVD(15 downto 0) => B"0000000000000000",
      GTRXRESET => gt2_cpllfbclklost_out_0(0),
      GTSOUTHREFCLK0 => '0',
      GTSOUTHREFCLK1 => '0',
      GTTXRESET => gt2_gttxreset_i,
      GTXRXN => gt2_gtxrxn_in,
      GTXRXP => gt2_gtxrxp_in,
      GTXTXN => gt2_gtxtxn_out,
      GTXTXP => gt2_gtxtxp_out,
      LOOPBACK(2 downto 0) => B"000",
      PCSRSVDIN(15 downto 0) => B"0000000000000000",
      PCSRSVDIN2(4 downto 0) => B"00000",
      PCSRSVDOUT(15 downto 0) => NLW_gtxe2_i_PCSRSVDOUT_UNCONNECTED(15 downto 0),
      PHYSTATUS => NLW_gtxe2_i_PHYSTATUS_UNCONNECTED,
      PMARSVDIN(4 downto 0) => B"00000",
      PMARSVDIN2(4 downto 0) => B"00000",
      QPLLCLK => gt0_qplloutclk_in,
      QPLLREFCLK => gt0_qplloutrefclk_in,
      RESETOVRD => '0',
      RX8B10BEN => '0',
      RXBUFRESET => '0',
      RXBUFSTATUS(2 downto 0) => NLW_gtxe2_i_RXBUFSTATUS_UNCONNECTED(2 downto 0),
      RXBYTEISALIGNED => NLW_gtxe2_i_RXBYTEISALIGNED_UNCONNECTED,
      RXBYTEREALIGN => NLW_gtxe2_i_RXBYTEREALIGN_UNCONNECTED,
      RXCDRFREQRESET => '0',
      RXCDRHOLD => '0',
      RXCDRLOCK => NLW_gtxe2_i_RXCDRLOCK_UNCONNECTED,
      RXCDROVRDEN => '0',
      RXCDRRESET => '0',
      RXCDRRESETRSV => '0',
      RXCHANBONDSEQ => NLW_gtxe2_i_RXCHANBONDSEQ_UNCONNECTED,
      RXCHANISALIGNED => NLW_gtxe2_i_RXCHANISALIGNED_UNCONNECTED,
      RXCHANREALIGN => NLW_gtxe2_i_RXCHANREALIGN_UNCONNECTED,
      RXCHARISCOMMA(7 downto 0) => NLW_gtxe2_i_RXCHARISCOMMA_UNCONNECTED(7 downto 0),
      RXCHARISK(7 downto 0) => NLW_gtxe2_i_RXCHARISK_UNCONNECTED(7 downto 0),
      RXCHBONDEN => '0',
      RXCHBONDI(4 downto 0) => B"00000",
      RXCHBONDLEVEL(2 downto 0) => B"000",
      RXCHBONDMASTER => '0',
      RXCHBONDO(4 downto 0) => NLW_gtxe2_i_RXCHBONDO_UNCONNECTED(4 downto 0),
      RXCHBONDSLAVE => '0',
      RXCLKCORCNT(1 downto 0) => NLW_gtxe2_i_RXCLKCORCNT_UNCONNECTED(1 downto 0),
      RXCOMINITDET => NLW_gtxe2_i_RXCOMINITDET_UNCONNECTED,
      RXCOMMADET => NLW_gtxe2_i_RXCOMMADET_UNCONNECTED,
      RXCOMMADETEN => '0',
      RXCOMSASDET => NLW_gtxe2_i_RXCOMSASDET_UNCONNECTED,
      RXCOMWAKEDET => NLW_gtxe2_i_RXCOMWAKEDET_UNCONNECTED,
      RXDATA(63 downto 32) => NLW_gtxe2_i_RXDATA_UNCONNECTED(63 downto 32),
      RXDATA(31 downto 0) => gt2_rxdata_out(31 downto 0),
      RXDATAVALID => NLW_gtxe2_i_RXDATAVALID_UNCONNECTED,
      RXDDIEN => '0',
      RXDFEAGCHOLD => gt2_rxdfelfhold_i,
      RXDFEAGCOVRDEN => '0',
      RXDFECM1EN => '0',
      RXDFELFHOLD => gt2_rxdfelfhold_i,
      RXDFELFOVRDEN => '1',
      RXDFELPMRESET => gt2_rxdfelpmreset_in,
      RXDFETAP2HOLD => '0',
      RXDFETAP2OVRDEN => '0',
      RXDFETAP3HOLD => '0',
      RXDFETAP3OVRDEN => '0',
      RXDFETAP4HOLD => '0',
      RXDFETAP4OVRDEN => '0',
      RXDFETAP5HOLD => '0',
      RXDFETAP5OVRDEN => '0',
      RXDFEUTHOLD => '0',
      RXDFEUTOVRDEN => '0',
      RXDFEVPHOLD => '0',
      RXDFEVPOVRDEN => '0',
      RXDFEVSEN => '0',
      RXDFEXYDEN => '1',
      RXDFEXYDHOLD => '0',
      RXDFEXYDOVRDEN => '0',
      RXDISPERR(7 downto 0) => NLW_gtxe2_i_RXDISPERR_UNCONNECTED(7 downto 0),
      RXDLYBYPASS => '1',
      RXDLYEN => '0',
      RXDLYOVRDEN => '0',
      RXDLYSRESET => '0',
      RXDLYSRESETDONE => NLW_gtxe2_i_RXDLYSRESETDONE_UNCONNECTED,
      RXELECIDLE => NLW_gtxe2_i_RXELECIDLE_UNCONNECTED,
      RXELECIDLEMODE(1 downto 0) => B"11",
      RXGEARBOXSLIP => '0',
      RXHEADER(2 downto 0) => NLW_gtxe2_i_RXHEADER_UNCONNECTED(2 downto 0),
      RXHEADERVALID => NLW_gtxe2_i_RXHEADERVALID_UNCONNECTED,
      RXLPMEN => '0',
      RXLPMHFHOLD => '0',
      RXLPMHFOVRDEN => '0',
      RXLPMLFHOLD => '0',
      RXLPMLFKLOVRDEN => '0',
      RXMCOMMAALIGNEN => '0',
      RXMONITOROUT(6 downto 0) => gt2_rxmonitorout_out(6 downto 0),
      RXMONITORSEL(1 downto 0) => gt2_rxmonitorsel_in(1 downto 0),
      RXNOTINTABLE(7 downto 0) => NLW_gtxe2_i_RXNOTINTABLE_UNCONNECTED(7 downto 0),
      RXOOBRESET => '0',
      RXOSHOLD => '0',
      RXOSOVRDEN => '0',
      RXOUTCLK => gt2_rxoutclk_out,
      RXOUTCLKFABRIC => gt2_rxoutclkfabric_out,
      RXOUTCLKPCS => NLW_gtxe2_i_RXOUTCLKPCS_UNCONNECTED,
      RXOUTCLKSEL(2 downto 0) => B"010",
      RXPCOMMAALIGNEN => '0',
      RXPCSRESET => '0',
      RXPD(1 downto 0) => B"00",
      RXPHALIGN => '0',
      RXPHALIGNDONE => NLW_gtxe2_i_RXPHALIGNDONE_UNCONNECTED,
      RXPHALIGNEN => '0',
      RXPHDLYPD => '0',
      RXPHDLYRESET => '0',
      RXPHMONITOR(4 downto 0) => NLW_gtxe2_i_RXPHMONITOR_UNCONNECTED(4 downto 0),
      RXPHOVRDEN => '0',
      RXPHSLIPMONITOR(4 downto 0) => NLW_gtxe2_i_RXPHSLIPMONITOR_UNCONNECTED(4 downto 0),
      RXPMARESET => gt2_rxpmareset_in,
      RXPOLARITY => '0',
      RXPRBSCNTRESET => '0',
      RXPRBSERR => NLW_gtxe2_i_RXPRBSERR_UNCONNECTED,
      RXPRBSSEL(2 downto 0) => B"000",
      RXQPIEN => '0',
      RXQPISENN => NLW_gtxe2_i_RXQPISENN_UNCONNECTED,
      RXQPISENP => NLW_gtxe2_i_RXQPISENP_UNCONNECTED,
      RXRATE(2 downto 0) => B"000",
      RXRATEDONE => NLW_gtxe2_i_RXRATEDONE_UNCONNECTED,
      RXRESETDONE => gt2_rxresetdone_out,
      RXSLIDE => '0',
      RXSTARTOFSEQ => NLW_gtxe2_i_RXSTARTOFSEQ_UNCONNECTED,
      RXSTATUS(2 downto 0) => NLW_gtxe2_i_RXSTATUS_UNCONNECTED(2 downto 0),
      RXSYSCLKSEL(1 downto 0) => B"00",
      RXUSERRDY => gt2_rxuserrdy_i,
      RXUSRCLK => gt2_rxusrclk_in,
      RXUSRCLK2 => gt2_rxusrclk2_in,
      RXVALID => NLW_gtxe2_i_RXVALID_UNCONNECTED,
      SETERRSTATUS => '0',
      TSTIN(19 downto 0) => B"11111111111111111111",
      TSTOUT(9 downto 0) => NLW_gtxe2_i_TSTOUT_UNCONNECTED(9 downto 0),
      TX8B10BBYPASS(7 downto 0) => B"00000000",
      TX8B10BEN => '0',
      TXBUFDIFFCTRL(2 downto 0) => B"100",
      TXBUFSTATUS(1 downto 0) => NLW_gtxe2_i_TXBUFSTATUS_UNCONNECTED(1 downto 0),
      TXCHARDISPMODE(7 downto 0) => B"00000000",
      TXCHARDISPVAL(7 downto 0) => B"00000000",
      TXCHARISK(7 downto 0) => B"00000000",
      TXCOMFINISH => NLW_gtxe2_i_TXCOMFINISH_UNCONNECTED,
      TXCOMINIT => '0',
      TXCOMSAS => '0',
      TXCOMWAKE => '0',
      TXDATA(63 downto 32) => B"00000000000000000000000000000000",
      TXDATA(31 downto 0) => gt2_txdata_in(31 downto 0),
      TXDEEMPH => '0',
      TXDETECTRX => '0',
      TXDIFFCTRL(3 downto 0) => B"1000",
      TXDIFFPD => '0',
      TXDLYBYPASS => '1',
      TXDLYEN => '0',
      TXDLYHOLD => '0',
      TXDLYOVRDEN => '0',
      TXDLYSRESET => '0',
      TXDLYSRESETDONE => NLW_gtxe2_i_TXDLYSRESETDONE_UNCONNECTED,
      TXDLYUPDOWN => '0',
      TXELECIDLE => '0',
      TXGEARBOXREADY => NLW_gtxe2_i_TXGEARBOXREADY_UNCONNECTED,
      TXHEADER(2 downto 0) => B"000",
      TXINHIBIT => '0',
      TXMAINCURSOR(6 downto 0) => B"0000000",
      TXMARGIN(2 downto 0) => B"000",
      TXOUTCLK => gt2_txoutclk_out,
      TXOUTCLKFABRIC => gt2_txoutclkfabric_out,
      TXOUTCLKPCS => gt2_txoutclkpcs_out,
      TXOUTCLKSEL(2 downto 0) => B"010",
      TXPCSRESET => '0',
      TXPD(1 downto 0) => B"00",
      TXPDELECIDLEMODE => '0',
      TXPHALIGN => '0',
      TXPHALIGNDONE => NLW_gtxe2_i_TXPHALIGNDONE_UNCONNECTED,
      TXPHALIGNEN => '0',
      TXPHDLYPD => '0',
      TXPHDLYRESET => '0',
      TXPHDLYTSTCLK => '0',
      TXPHINIT => '0',
      TXPHINITDONE => NLW_gtxe2_i_TXPHINITDONE_UNCONNECTED,
      TXPHOVRDEN => '0',
      TXPISOPD => '0',
      TXPMARESET => '0',
      TXPOLARITY => '0',
      TXPOSTCURSOR(4 downto 0) => B"00000",
      TXPOSTCURSORINV => '0',
      TXPRBSFORCEERR => '0',
      TXPRBSSEL(2 downto 0) => B"000",
      TXPRECURSOR(4 downto 0) => B"00000",
      TXPRECURSORINV => '0',
      TXQPIBIASEN => '0',
      TXQPISENN => NLW_gtxe2_i_TXQPISENN_UNCONNECTED,
      TXQPISENP => NLW_gtxe2_i_TXQPISENP_UNCONNECTED,
      TXQPISTRONGPDOWN => '0',
      TXQPIWEAKPUP => '0',
      TXRATE(2 downto 0) => B"000",
      TXRATEDONE => NLW_gtxe2_i_TXRATEDONE_UNCONNECTED,
      TXRESETDONE => gt2_txresetdone_out,
      TXSEQUENCE(6 downto 0) => B"0000000",
      TXSTARTSEQ => '0',
      TXSWING => '0',
      TXSYSCLKSEL(1 downto 0) => B"00",
      TXUSERRDY => gt2_txuserrdy_i,
      TXUSRCLK => gt2_txusrclk_in,
      TXUSRCLK2 => gt2_txusrclk2_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtwizard_0_gtwizard_0_GT_14 is
  port (
    gt3_cpllfbclklost_out : out STD_LOGIC;
    gt3_cplllock_out : out STD_LOGIC;
    gt3_cpllrefclklost_i : out STD_LOGIC;
    gt3_drprdy_out : out STD_LOGIC;
    gt3_eyescandataerror_out : out STD_LOGIC;
    gt3_gtxtxn_out : out STD_LOGIC;
    gt3_gtxtxp_out : out STD_LOGIC;
    gt3_rxoutclk_out : out STD_LOGIC;
    gt3_rxoutclkfabric_out : out STD_LOGIC;
    gt3_rxresetdone_out : out STD_LOGIC;
    gt3_txoutclk_out : out STD_LOGIC;
    gt3_txoutclkfabric_out : out STD_LOGIC;
    gt3_txoutclkpcs_out : out STD_LOGIC;
    gt3_txresetdone_out : out STD_LOGIC;
    gt3_drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt3_rxdata_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt3_rxmonitorout_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    gt3_dmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt3_cplllockdetclk_in : in STD_LOGIC;
    gt0_cpllpd_i : in STD_LOGIC;
    gt3_cpllreset_i_3 : in STD_LOGIC;
    gt3_drpclk_in : in STD_LOGIC;
    gt3_drpen_in : in STD_LOGIC;
    gt3_drpwe_in : in STD_LOGIC;
    gt3_eyescanreset_in : in STD_LOGIC;
    gt3_eyescantrigger_in : in STD_LOGIC;
    gt3_gtrefclk0_in : in STD_LOGIC;
    gt3_gtrefclk1_in : in STD_LOGIC;
    gt3_cpllfbclklost_out_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt3_gttxreset_i : in STD_LOGIC;
    gt3_gtxrxn_in : in STD_LOGIC;
    gt3_gtxrxp_in : in STD_LOGIC;
    gt0_qplloutclk_in : in STD_LOGIC;
    gt0_qplloutrefclk_in : in STD_LOGIC;
    gt3_rxdfelfhold_i : in STD_LOGIC;
    gt3_rxdfelpmreset_in : in STD_LOGIC;
    gt3_rxpmareset_in : in STD_LOGIC;
    gt3_rxuserrdy_i : in STD_LOGIC;
    gt3_rxusrclk_in : in STD_LOGIC;
    gt3_rxusrclk2_in : in STD_LOGIC;
    gt3_txuserrdy_i : in STD_LOGIC;
    gt3_txusrclk_in : in STD_LOGIC;
    gt3_txusrclk2_in : in STD_LOGIC;
    gt3_drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt3_rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt3_txdata_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gt3_drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtwizard_0_gtwizard_0_GT_14 : entity is "gtwizard_0_GT";
end gtwizard_0_gtwizard_0_GT_14;

architecture STRUCTURE of gtwizard_0_gtwizard_0_GT_14 is
  signal NLW_gtxe2_i_GTREFCLKMONITOR_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_PHYSTATUS_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXBYTEISALIGNED_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXBYTEREALIGN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCDRLOCK_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCHANBONDSEQ_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCHANISALIGNED_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCHANREALIGN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMINITDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMMADET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMSASDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMWAKEDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXDATAVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXELECIDLE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXHEADERVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXOUTCLKPCS_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXPRBSERR_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXQPISENN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXQPISENP_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXRATEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXSTARTOFSEQ_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXCOMFINISH_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXGEARBOXREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXPHINITDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXQPISENN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXQPISENP_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXRATEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_PCSRSVDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_gtxe2_i_RXBUFSTATUS_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_gtxe2_i_RXCHARISCOMMA_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gtxe2_i_RXCHARISK_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gtxe2_i_RXCHBONDO_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtxe2_i_RXCLKCORCNT_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gtxe2_i_RXDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal NLW_gtxe2_i_RXDISPERR_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gtxe2_i_RXHEADER_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_gtxe2_i_RXNOTINTABLE_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gtxe2_i_RXPHMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtxe2_i_RXPHSLIPMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtxe2_i_RXSTATUS_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_gtxe2_i_TSTOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_gtxe2_i_TXBUFSTATUS_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of gtxe2_i : label is "PRIMITIVE";
begin
gtxe2_i: unisim.vcomponents.GTXE2_CHANNEL
    generic map(
      ALIGN_COMMA_DOUBLE => "FALSE",
      ALIGN_COMMA_ENABLE => B"1111111111",
      ALIGN_COMMA_WORD => 1,
      ALIGN_MCOMMA_DET => "TRUE",
      ALIGN_MCOMMA_VALUE => B"1010000011",
      ALIGN_PCOMMA_DET => "TRUE",
      ALIGN_PCOMMA_VALUE => B"0101111100",
      CBCC_DATA_SOURCE_SEL => "ENCODED",
      CHAN_BOND_KEEP_ALIGN => "FALSE",
      CHAN_BOND_MAX_SKEW => 1,
      CHAN_BOND_SEQ_1_1 => B"0000000000",
      CHAN_BOND_SEQ_1_2 => B"0000000000",
      CHAN_BOND_SEQ_1_3 => B"0000000000",
      CHAN_BOND_SEQ_1_4 => B"0000000000",
      CHAN_BOND_SEQ_1_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_1 => B"0000000000",
      CHAN_BOND_SEQ_2_2 => B"0000000000",
      CHAN_BOND_SEQ_2_3 => B"0000000000",
      CHAN_BOND_SEQ_2_4 => B"0000000000",
      CHAN_BOND_SEQ_2_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_USE => "FALSE",
      CHAN_BOND_SEQ_LEN => 1,
      CLK_CORRECT_USE => "FALSE",
      CLK_COR_KEEP_IDLE => "FALSE",
      CLK_COR_MAX_LAT => 19,
      CLK_COR_MIN_LAT => 15,
      CLK_COR_PRECEDENCE => "TRUE",
      CLK_COR_REPEAT_WAIT => 0,
      CLK_COR_SEQ_1_1 => B"0100000000",
      CLK_COR_SEQ_1_2 => B"0000000000",
      CLK_COR_SEQ_1_3 => B"0000000000",
      CLK_COR_SEQ_1_4 => B"0000000000",
      CLK_COR_SEQ_1_ENABLE => B"1111",
      CLK_COR_SEQ_2_1 => B"0100000000",
      CLK_COR_SEQ_2_2 => B"0000000000",
      CLK_COR_SEQ_2_3 => B"0000000000",
      CLK_COR_SEQ_2_4 => B"0000000000",
      CLK_COR_SEQ_2_ENABLE => B"1111",
      CLK_COR_SEQ_2_USE => "FALSE",
      CLK_COR_SEQ_LEN => 1,
      CPLL_CFG => X"BC07DC",
      CPLL_FBDIV => 4,
      CPLL_FBDIV_45 => 4,
      CPLL_INIT_CFG => X"00001E",
      CPLL_LOCK_CFG => X"01E8",
      CPLL_REFCLK_DIV => 1,
      DEC_MCOMMA_DETECT => "FALSE",
      DEC_PCOMMA_DETECT => "FALSE",
      DEC_VALID_COMMA_ONLY => "FALSE",
      DMONITOR_CFG => X"000A00",
      ES_CONTROL => B"000000",
      ES_ERRDET_EN => "FALSE",
      ES_EYE_SCAN_EN => "TRUE",
      ES_HORZ_OFFSET => X"000",
      ES_PMA_CFG => B"0000000000",
      ES_PRESCALE => B"00000",
      ES_QUALIFIER => X"00000000000000000000",
      ES_QUAL_MASK => X"00000000000000000000",
      ES_SDATA_MASK => X"00000000000000000000",
      ES_VERT_OFFSET => B"000000000",
      FTS_DESKEW_SEQ_ENABLE => B"1111",
      FTS_LANE_DESKEW_CFG => B"1111",
      FTS_LANE_DESKEW_EN => "FALSE",
      GEARBOX_MODE => B"000",
      IS_CPLLLOCKDETCLK_INVERTED => '0',
      IS_DRPCLK_INVERTED => '0',
      IS_GTGREFCLK_INVERTED => '0',
      IS_RXUSRCLK2_INVERTED => '0',
      IS_RXUSRCLK_INVERTED => '0',
      IS_TXPHDLYTSTCLK_INVERTED => '0',
      IS_TXUSRCLK2_INVERTED => '0',
      IS_TXUSRCLK_INVERTED => '0',
      OUTREFCLK_SEL_INV => B"11",
      PCS_PCIE_EN => "FALSE",
      PCS_RSVD_ATTR => X"000000000000",
      PD_TRANS_TIME_FROM_P2 => X"03C",
      PD_TRANS_TIME_NONE_P2 => X"3C",
      PD_TRANS_TIME_TO_P2 => X"64",
      PMA_RSV => X"00018480",
      PMA_RSV2 => X"2050",
      PMA_RSV3 => B"00",
      PMA_RSV4 => X"00000000",
      RXBUFRESET_TIME => B"00001",
      RXBUF_ADDR_MODE => "FAST",
      RXBUF_EIDLE_HI_CNT => B"1000",
      RXBUF_EIDLE_LO_CNT => B"0000",
      RXBUF_EN => "TRUE",
      RXBUF_RESET_ON_CB_CHANGE => "TRUE",
      RXBUF_RESET_ON_COMMAALIGN => "FALSE",
      RXBUF_RESET_ON_EIDLE => "FALSE",
      RXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      RXBUF_THRESH_OVFLW => 61,
      RXBUF_THRESH_OVRD => "FALSE",
      RXBUF_THRESH_UNDFLW => 4,
      RXCDRFREQRESET_TIME => B"00001",
      RXCDRPHRESET_TIME => B"00001",
      RXCDR_CFG => X"03000023FF40100020",
      RXCDR_FR_RESET_ON_EIDLE => '0',
      RXCDR_HOLD_DURING_EIDLE => '0',
      RXCDR_LOCK_CFG => B"010101",
      RXCDR_PH_RESET_ON_EIDLE => '0',
      RXDFELPMRESET_TIME => B"0001111",
      RXDLY_CFG => X"001F",
      RXDLY_LCFG => X"030",
      RXDLY_TAP_CFG => X"0000",
      RXGEARBOX_EN => "FALSE",
      RXISCANRESET_TIME => B"00001",
      RXLPM_HF_CFG => B"00000011110000",
      RXLPM_LF_CFG => B"00000011110000",
      RXOOB_CFG => B"0000110",
      RXOUT_DIV => 4,
      RXPCSRESET_TIME => B"00001",
      RXPHDLY_CFG => X"084020",
      RXPH_CFG => X"000000",
      RXPH_MONITOR_SEL => B"00000",
      RXPMARESET_TIME => B"00011",
      RXPRBS_ERR_LOOPBACK => '0',
      RXSLIDE_AUTO_WAIT => 7,
      RXSLIDE_MODE => "OFF",
      RX_BIAS_CFG => B"000000000100",
      RX_BUFFER_CFG => B"000000",
      RX_CLK25_DIV => 7,
      RX_CLKMUX_PD => '1',
      RX_CM_SEL => B"11",
      RX_CM_TRIM => B"010",
      RX_DATA_WIDTH => 32,
      RX_DDI_SEL => B"000000",
      RX_DEBUG_CFG => B"000000000000",
      RX_DEFER_RESET_BUF_EN => "TRUE",
      RX_DFE_GAIN_CFG => X"020FEA",
      RX_DFE_H2_CFG => B"000000000000",
      RX_DFE_H3_CFG => B"000001000000",
      RX_DFE_H4_CFG => B"00011110000",
      RX_DFE_H5_CFG => B"00011100000",
      RX_DFE_KL_CFG => B"0000011111110",
      RX_DFE_KL_CFG2 => X"301148AC",
      RX_DFE_LPM_CFG => X"0954",
      RX_DFE_LPM_HOLD_DURING_EIDLE => '0',
      RX_DFE_UT_CFG => B"10001111000000000",
      RX_DFE_VP_CFG => B"00011111100000011",
      RX_DFE_XYD_CFG => B"0000000000000",
      RX_DISPERR_SEQ_MATCH => "FALSE",
      RX_INT_DATAWIDTH => 1,
      RX_OS_CFG => B"0000010000000",
      RX_SIG_VALID_DLY => 10,
      RX_XCLK_SEL => "RXREC",
      SAS_MAX_COM => 64,
      SAS_MIN_COM => 36,
      SATA_BURST_SEQ_LEN => B"0101",
      SATA_BURST_VAL => B"100",
      SATA_CPLL_CFG => "VCO_3000MHZ",
      SATA_EIDLE_VAL => B"100",
      SATA_MAX_BURST => 8,
      SATA_MAX_INIT => 21,
      SATA_MAX_WAKE => 7,
      SATA_MIN_BURST => 4,
      SATA_MIN_INIT => 12,
      SATA_MIN_WAKE => 4,
      SHOW_REALIGN_COMMA => "TRUE",
      SIM_CPLLREFCLK_SEL => B"010",
      SIM_RECEIVER_DETECT_PASS => "TRUE",
      SIM_RESET_SPEEDUP => "TRUE",
      SIM_TX_EIDLE_DRIVE_LEVEL => "X",
      SIM_VERSION => "4.0",
      TERM_RCAL_CFG => B"10000",
      TERM_RCAL_OVRD => '0',
      TRANS_TIME_RATE => X"0E",
      TST_RSV => X"00000000",
      TXBUF_EN => "TRUE",
      TXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      TXDLY_CFG => X"001F",
      TXDLY_LCFG => X"030",
      TXDLY_TAP_CFG => X"0000",
      TXGEARBOX_EN => "FALSE",
      TXOUT_DIV => 4,
      TXPCSRESET_TIME => B"00001",
      TXPHDLY_CFG => X"084020",
      TXPH_CFG => X"0780",
      TXPH_MONITOR_SEL => B"00000",
      TXPMARESET_TIME => B"00001",
      TX_CLK25_DIV => 7,
      TX_CLKMUX_PD => '1',
      TX_DATA_WIDTH => 32,
      TX_DEEMPH0 => B"00000",
      TX_DEEMPH1 => B"00000",
      TX_DRIVE_MODE => "DIRECT",
      TX_EIDLE_ASSERT_DELAY => B"110",
      TX_EIDLE_DEASSERT_DELAY => B"100",
      TX_INT_DATAWIDTH => 1,
      TX_LOOPBACK_DRIVE_HIZ => "FALSE",
      TX_MAINCURSOR_SEL => '0',
      TX_MARGIN_FULL_0 => B"1001110",
      TX_MARGIN_FULL_1 => B"1001001",
      TX_MARGIN_FULL_2 => B"1000101",
      TX_MARGIN_FULL_3 => B"1000010",
      TX_MARGIN_FULL_4 => B"1000000",
      TX_MARGIN_LOW_0 => B"1000110",
      TX_MARGIN_LOW_1 => B"1000100",
      TX_MARGIN_LOW_2 => B"1000010",
      TX_MARGIN_LOW_3 => B"1000000",
      TX_MARGIN_LOW_4 => B"1000000",
      TX_PREDRIVER_MODE => '0',
      TX_QPI_STATUS_EN => '0',
      TX_RXDETECT_CFG => X"1832",
      TX_RXDETECT_REF => B"100",
      TX_XCLK_SEL => "TXOUT",
      UCODEER_CLR => '0'
    )
        port map (
      CFGRESET => '0',
      CLKRSVD(3 downto 0) => B"0000",
      CPLLFBCLKLOST => gt3_cpllfbclklost_out,
      CPLLLOCK => gt3_cplllock_out,
      CPLLLOCKDETCLK => gt3_cplllockdetclk_in,
      CPLLLOCKEN => '1',
      CPLLPD => gt0_cpllpd_i,
      CPLLREFCLKLOST => gt3_cpllrefclklost_i,
      CPLLREFCLKSEL(2 downto 0) => B"010",
      CPLLRESET => gt3_cpllreset_i_3,
      DMONITOROUT(7 downto 0) => gt3_dmonitorout_out(7 downto 0),
      DRPADDR(8 downto 0) => gt3_drpaddr_in(8 downto 0),
      DRPCLK => gt3_drpclk_in,
      DRPDI(15 downto 0) => gt3_drpdi_in(15 downto 0),
      DRPDO(15 downto 0) => gt3_drpdo_out(15 downto 0),
      DRPEN => gt3_drpen_in,
      DRPRDY => gt3_drprdy_out,
      DRPWE => gt3_drpwe_in,
      EYESCANDATAERROR => gt3_eyescandataerror_out,
      EYESCANMODE => '0',
      EYESCANRESET => gt3_eyescanreset_in,
      EYESCANTRIGGER => gt3_eyescantrigger_in,
      GTGREFCLK => '0',
      GTNORTHREFCLK0 => '0',
      GTNORTHREFCLK1 => '0',
      GTREFCLK0 => gt3_gtrefclk0_in,
      GTREFCLK1 => gt3_gtrefclk1_in,
      GTREFCLKMONITOR => NLW_gtxe2_i_GTREFCLKMONITOR_UNCONNECTED,
      GTRESETSEL => '0',
      GTRSVD(15 downto 0) => B"0000000000000000",
      GTRXRESET => gt3_cpllfbclklost_out_0(0),
      GTSOUTHREFCLK0 => '0',
      GTSOUTHREFCLK1 => '0',
      GTTXRESET => gt3_gttxreset_i,
      GTXRXN => gt3_gtxrxn_in,
      GTXRXP => gt3_gtxrxp_in,
      GTXTXN => gt3_gtxtxn_out,
      GTXTXP => gt3_gtxtxp_out,
      LOOPBACK(2 downto 0) => B"000",
      PCSRSVDIN(15 downto 0) => B"0000000000000000",
      PCSRSVDIN2(4 downto 0) => B"00000",
      PCSRSVDOUT(15 downto 0) => NLW_gtxe2_i_PCSRSVDOUT_UNCONNECTED(15 downto 0),
      PHYSTATUS => NLW_gtxe2_i_PHYSTATUS_UNCONNECTED,
      PMARSVDIN(4 downto 0) => B"00000",
      PMARSVDIN2(4 downto 0) => B"00000",
      QPLLCLK => gt0_qplloutclk_in,
      QPLLREFCLK => gt0_qplloutrefclk_in,
      RESETOVRD => '0',
      RX8B10BEN => '0',
      RXBUFRESET => '0',
      RXBUFSTATUS(2 downto 0) => NLW_gtxe2_i_RXBUFSTATUS_UNCONNECTED(2 downto 0),
      RXBYTEISALIGNED => NLW_gtxe2_i_RXBYTEISALIGNED_UNCONNECTED,
      RXBYTEREALIGN => NLW_gtxe2_i_RXBYTEREALIGN_UNCONNECTED,
      RXCDRFREQRESET => '0',
      RXCDRHOLD => '0',
      RXCDRLOCK => NLW_gtxe2_i_RXCDRLOCK_UNCONNECTED,
      RXCDROVRDEN => '0',
      RXCDRRESET => '0',
      RXCDRRESETRSV => '0',
      RXCHANBONDSEQ => NLW_gtxe2_i_RXCHANBONDSEQ_UNCONNECTED,
      RXCHANISALIGNED => NLW_gtxe2_i_RXCHANISALIGNED_UNCONNECTED,
      RXCHANREALIGN => NLW_gtxe2_i_RXCHANREALIGN_UNCONNECTED,
      RXCHARISCOMMA(7 downto 0) => NLW_gtxe2_i_RXCHARISCOMMA_UNCONNECTED(7 downto 0),
      RXCHARISK(7 downto 0) => NLW_gtxe2_i_RXCHARISK_UNCONNECTED(7 downto 0),
      RXCHBONDEN => '0',
      RXCHBONDI(4 downto 0) => B"00000",
      RXCHBONDLEVEL(2 downto 0) => B"000",
      RXCHBONDMASTER => '0',
      RXCHBONDO(4 downto 0) => NLW_gtxe2_i_RXCHBONDO_UNCONNECTED(4 downto 0),
      RXCHBONDSLAVE => '0',
      RXCLKCORCNT(1 downto 0) => NLW_gtxe2_i_RXCLKCORCNT_UNCONNECTED(1 downto 0),
      RXCOMINITDET => NLW_gtxe2_i_RXCOMINITDET_UNCONNECTED,
      RXCOMMADET => NLW_gtxe2_i_RXCOMMADET_UNCONNECTED,
      RXCOMMADETEN => '0',
      RXCOMSASDET => NLW_gtxe2_i_RXCOMSASDET_UNCONNECTED,
      RXCOMWAKEDET => NLW_gtxe2_i_RXCOMWAKEDET_UNCONNECTED,
      RXDATA(63 downto 32) => NLW_gtxe2_i_RXDATA_UNCONNECTED(63 downto 32),
      RXDATA(31 downto 0) => gt3_rxdata_out(31 downto 0),
      RXDATAVALID => NLW_gtxe2_i_RXDATAVALID_UNCONNECTED,
      RXDDIEN => '0',
      RXDFEAGCHOLD => gt3_rxdfelfhold_i,
      RXDFEAGCOVRDEN => '0',
      RXDFECM1EN => '0',
      RXDFELFHOLD => gt3_rxdfelfhold_i,
      RXDFELFOVRDEN => '1',
      RXDFELPMRESET => gt3_rxdfelpmreset_in,
      RXDFETAP2HOLD => '0',
      RXDFETAP2OVRDEN => '0',
      RXDFETAP3HOLD => '0',
      RXDFETAP3OVRDEN => '0',
      RXDFETAP4HOLD => '0',
      RXDFETAP4OVRDEN => '0',
      RXDFETAP5HOLD => '0',
      RXDFETAP5OVRDEN => '0',
      RXDFEUTHOLD => '0',
      RXDFEUTOVRDEN => '0',
      RXDFEVPHOLD => '0',
      RXDFEVPOVRDEN => '0',
      RXDFEVSEN => '0',
      RXDFEXYDEN => '1',
      RXDFEXYDHOLD => '0',
      RXDFEXYDOVRDEN => '0',
      RXDISPERR(7 downto 0) => NLW_gtxe2_i_RXDISPERR_UNCONNECTED(7 downto 0),
      RXDLYBYPASS => '1',
      RXDLYEN => '0',
      RXDLYOVRDEN => '0',
      RXDLYSRESET => '0',
      RXDLYSRESETDONE => NLW_gtxe2_i_RXDLYSRESETDONE_UNCONNECTED,
      RXELECIDLE => NLW_gtxe2_i_RXELECIDLE_UNCONNECTED,
      RXELECIDLEMODE(1 downto 0) => B"11",
      RXGEARBOXSLIP => '0',
      RXHEADER(2 downto 0) => NLW_gtxe2_i_RXHEADER_UNCONNECTED(2 downto 0),
      RXHEADERVALID => NLW_gtxe2_i_RXHEADERVALID_UNCONNECTED,
      RXLPMEN => '0',
      RXLPMHFHOLD => '0',
      RXLPMHFOVRDEN => '0',
      RXLPMLFHOLD => '0',
      RXLPMLFKLOVRDEN => '0',
      RXMCOMMAALIGNEN => '0',
      RXMONITOROUT(6 downto 0) => gt3_rxmonitorout_out(6 downto 0),
      RXMONITORSEL(1 downto 0) => gt3_rxmonitorsel_in(1 downto 0),
      RXNOTINTABLE(7 downto 0) => NLW_gtxe2_i_RXNOTINTABLE_UNCONNECTED(7 downto 0),
      RXOOBRESET => '0',
      RXOSHOLD => '0',
      RXOSOVRDEN => '0',
      RXOUTCLK => gt3_rxoutclk_out,
      RXOUTCLKFABRIC => gt3_rxoutclkfabric_out,
      RXOUTCLKPCS => NLW_gtxe2_i_RXOUTCLKPCS_UNCONNECTED,
      RXOUTCLKSEL(2 downto 0) => B"010",
      RXPCOMMAALIGNEN => '0',
      RXPCSRESET => '0',
      RXPD(1 downto 0) => B"00",
      RXPHALIGN => '0',
      RXPHALIGNDONE => NLW_gtxe2_i_RXPHALIGNDONE_UNCONNECTED,
      RXPHALIGNEN => '0',
      RXPHDLYPD => '0',
      RXPHDLYRESET => '0',
      RXPHMONITOR(4 downto 0) => NLW_gtxe2_i_RXPHMONITOR_UNCONNECTED(4 downto 0),
      RXPHOVRDEN => '0',
      RXPHSLIPMONITOR(4 downto 0) => NLW_gtxe2_i_RXPHSLIPMONITOR_UNCONNECTED(4 downto 0),
      RXPMARESET => gt3_rxpmareset_in,
      RXPOLARITY => '0',
      RXPRBSCNTRESET => '0',
      RXPRBSERR => NLW_gtxe2_i_RXPRBSERR_UNCONNECTED,
      RXPRBSSEL(2 downto 0) => B"000",
      RXQPIEN => '0',
      RXQPISENN => NLW_gtxe2_i_RXQPISENN_UNCONNECTED,
      RXQPISENP => NLW_gtxe2_i_RXQPISENP_UNCONNECTED,
      RXRATE(2 downto 0) => B"000",
      RXRATEDONE => NLW_gtxe2_i_RXRATEDONE_UNCONNECTED,
      RXRESETDONE => gt3_rxresetdone_out,
      RXSLIDE => '0',
      RXSTARTOFSEQ => NLW_gtxe2_i_RXSTARTOFSEQ_UNCONNECTED,
      RXSTATUS(2 downto 0) => NLW_gtxe2_i_RXSTATUS_UNCONNECTED(2 downto 0),
      RXSYSCLKSEL(1 downto 0) => B"00",
      RXUSERRDY => gt3_rxuserrdy_i,
      RXUSRCLK => gt3_rxusrclk_in,
      RXUSRCLK2 => gt3_rxusrclk2_in,
      RXVALID => NLW_gtxe2_i_RXVALID_UNCONNECTED,
      SETERRSTATUS => '0',
      TSTIN(19 downto 0) => B"11111111111111111111",
      TSTOUT(9 downto 0) => NLW_gtxe2_i_TSTOUT_UNCONNECTED(9 downto 0),
      TX8B10BBYPASS(7 downto 0) => B"00000000",
      TX8B10BEN => '0',
      TXBUFDIFFCTRL(2 downto 0) => B"100",
      TXBUFSTATUS(1 downto 0) => NLW_gtxe2_i_TXBUFSTATUS_UNCONNECTED(1 downto 0),
      TXCHARDISPMODE(7 downto 0) => B"00000000",
      TXCHARDISPVAL(7 downto 0) => B"00000000",
      TXCHARISK(7 downto 0) => B"00000000",
      TXCOMFINISH => NLW_gtxe2_i_TXCOMFINISH_UNCONNECTED,
      TXCOMINIT => '0',
      TXCOMSAS => '0',
      TXCOMWAKE => '0',
      TXDATA(63 downto 32) => B"00000000000000000000000000000000",
      TXDATA(31 downto 0) => gt3_txdata_in(31 downto 0),
      TXDEEMPH => '0',
      TXDETECTRX => '0',
      TXDIFFCTRL(3 downto 0) => B"1000",
      TXDIFFPD => '0',
      TXDLYBYPASS => '1',
      TXDLYEN => '0',
      TXDLYHOLD => '0',
      TXDLYOVRDEN => '0',
      TXDLYSRESET => '0',
      TXDLYSRESETDONE => NLW_gtxe2_i_TXDLYSRESETDONE_UNCONNECTED,
      TXDLYUPDOWN => '0',
      TXELECIDLE => '0',
      TXGEARBOXREADY => NLW_gtxe2_i_TXGEARBOXREADY_UNCONNECTED,
      TXHEADER(2 downto 0) => B"000",
      TXINHIBIT => '0',
      TXMAINCURSOR(6 downto 0) => B"0000000",
      TXMARGIN(2 downto 0) => B"000",
      TXOUTCLK => gt3_txoutclk_out,
      TXOUTCLKFABRIC => gt3_txoutclkfabric_out,
      TXOUTCLKPCS => gt3_txoutclkpcs_out,
      TXOUTCLKSEL(2 downto 0) => B"010",
      TXPCSRESET => '0',
      TXPD(1 downto 0) => B"00",
      TXPDELECIDLEMODE => '0',
      TXPHALIGN => '0',
      TXPHALIGNDONE => NLW_gtxe2_i_TXPHALIGNDONE_UNCONNECTED,
      TXPHALIGNEN => '0',
      TXPHDLYPD => '0',
      TXPHDLYRESET => '0',
      TXPHDLYTSTCLK => '0',
      TXPHINIT => '0',
      TXPHINITDONE => NLW_gtxe2_i_TXPHINITDONE_UNCONNECTED,
      TXPHOVRDEN => '0',
      TXPISOPD => '0',
      TXPMARESET => '0',
      TXPOLARITY => '0',
      TXPOSTCURSOR(4 downto 0) => B"00000",
      TXPOSTCURSORINV => '0',
      TXPRBSFORCEERR => '0',
      TXPRBSSEL(2 downto 0) => B"000",
      TXPRECURSOR(4 downto 0) => B"00000",
      TXPRECURSORINV => '0',
      TXQPIBIASEN => '0',
      TXQPISENN => NLW_gtxe2_i_TXQPISENN_UNCONNECTED,
      TXQPISENP => NLW_gtxe2_i_TXQPISENP_UNCONNECTED,
      TXQPISTRONGPDOWN => '0',
      TXQPIWEAKPUP => '0',
      TXRATE(2 downto 0) => B"000",
      TXRATEDONE => NLW_gtxe2_i_TXRATEDONE_UNCONNECTED,
      TXRESETDONE => gt3_txresetdone_out,
      TXSEQUENCE(6 downto 0) => B"0000000",
      TXSTARTSEQ => '0',
      TXSWING => '0',
      TXSYSCLKSEL(1 downto 0) => B"00",
      TXUSERRDY => gt3_txuserrdy_i,
      TXUSRCLK => gt3_txusrclk_in,
      TXUSRCLK2 => gt3_txusrclk2_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtwizard_0_gtwizard_0_GT_15 is
  port (
    gt4_cpllfbclklost_out : out STD_LOGIC;
    gt4_cplllock_out : out STD_LOGIC;
    gt4_cpllrefclklost_i : out STD_LOGIC;
    gt4_drprdy_out : out STD_LOGIC;
    gt4_eyescandataerror_out : out STD_LOGIC;
    gt4_gtxtxn_out : out STD_LOGIC;
    gt4_gtxtxp_out : out STD_LOGIC;
    gt4_rxoutclk_out : out STD_LOGIC;
    gt4_rxoutclkfabric_out : out STD_LOGIC;
    gt4_rxresetdone_out : out STD_LOGIC;
    gt4_txoutclk_out : out STD_LOGIC;
    gt4_txoutclkfabric_out : out STD_LOGIC;
    gt4_txoutclkpcs_out : out STD_LOGIC;
    gt4_txresetdone_out : out STD_LOGIC;
    gt4_drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt4_rxdata_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt4_rxmonitorout_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    gt4_dmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt4_cplllockdetclk_in : in STD_LOGIC;
    gt0_cpllpd_i : in STD_LOGIC;
    gt4_cpllreset_i_4 : in STD_LOGIC;
    gt4_drpclk_in : in STD_LOGIC;
    gt4_drpen_in : in STD_LOGIC;
    gt4_drpwe_in : in STD_LOGIC;
    gt4_eyescanreset_in : in STD_LOGIC;
    gt4_eyescantrigger_in : in STD_LOGIC;
    gt4_gtrefclk0_in : in STD_LOGIC;
    gt4_gtrefclk1_in : in STD_LOGIC;
    gt4_cpllfbclklost_out_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt4_gttxreset_i : in STD_LOGIC;
    gt4_gtxrxn_in : in STD_LOGIC;
    gt4_gtxrxp_in : in STD_LOGIC;
    gt1_qplloutclk_in : in STD_LOGIC;
    gt1_qplloutrefclk_in : in STD_LOGIC;
    gt4_rxdfelfhold_i : in STD_LOGIC;
    gt4_rxdfelpmreset_in : in STD_LOGIC;
    gt4_rxpmareset_in : in STD_LOGIC;
    gt4_rxuserrdy_i : in STD_LOGIC;
    gt4_rxusrclk_in : in STD_LOGIC;
    gt4_rxusrclk2_in : in STD_LOGIC;
    gt4_txuserrdy_i : in STD_LOGIC;
    gt4_txusrclk_in : in STD_LOGIC;
    gt4_txusrclk2_in : in STD_LOGIC;
    gt4_drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt4_rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt4_txdata_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gt4_drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtwizard_0_gtwizard_0_GT_15 : entity is "gtwizard_0_GT";
end gtwizard_0_gtwizard_0_GT_15;

architecture STRUCTURE of gtwizard_0_gtwizard_0_GT_15 is
  signal NLW_gtxe2_i_GTREFCLKMONITOR_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_PHYSTATUS_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXBYTEISALIGNED_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXBYTEREALIGN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCDRLOCK_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCHANBONDSEQ_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCHANISALIGNED_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCHANREALIGN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMINITDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMMADET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMSASDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMWAKEDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXDATAVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXELECIDLE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXHEADERVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXOUTCLKPCS_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXPRBSERR_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXQPISENN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXQPISENP_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXRATEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXSTARTOFSEQ_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXCOMFINISH_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXGEARBOXREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXPHINITDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXQPISENN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXQPISENP_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXRATEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_PCSRSVDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_gtxe2_i_RXBUFSTATUS_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_gtxe2_i_RXCHARISCOMMA_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gtxe2_i_RXCHARISK_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gtxe2_i_RXCHBONDO_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtxe2_i_RXCLKCORCNT_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gtxe2_i_RXDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal NLW_gtxe2_i_RXDISPERR_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gtxe2_i_RXHEADER_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_gtxe2_i_RXNOTINTABLE_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gtxe2_i_RXPHMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtxe2_i_RXPHSLIPMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtxe2_i_RXSTATUS_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_gtxe2_i_TSTOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_gtxe2_i_TXBUFSTATUS_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of gtxe2_i : label is "PRIMITIVE";
begin
gtxe2_i: unisim.vcomponents.GTXE2_CHANNEL
    generic map(
      ALIGN_COMMA_DOUBLE => "FALSE",
      ALIGN_COMMA_ENABLE => B"1111111111",
      ALIGN_COMMA_WORD => 1,
      ALIGN_MCOMMA_DET => "TRUE",
      ALIGN_MCOMMA_VALUE => B"1010000011",
      ALIGN_PCOMMA_DET => "TRUE",
      ALIGN_PCOMMA_VALUE => B"0101111100",
      CBCC_DATA_SOURCE_SEL => "ENCODED",
      CHAN_BOND_KEEP_ALIGN => "FALSE",
      CHAN_BOND_MAX_SKEW => 1,
      CHAN_BOND_SEQ_1_1 => B"0000000000",
      CHAN_BOND_SEQ_1_2 => B"0000000000",
      CHAN_BOND_SEQ_1_3 => B"0000000000",
      CHAN_BOND_SEQ_1_4 => B"0000000000",
      CHAN_BOND_SEQ_1_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_1 => B"0000000000",
      CHAN_BOND_SEQ_2_2 => B"0000000000",
      CHAN_BOND_SEQ_2_3 => B"0000000000",
      CHAN_BOND_SEQ_2_4 => B"0000000000",
      CHAN_BOND_SEQ_2_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_USE => "FALSE",
      CHAN_BOND_SEQ_LEN => 1,
      CLK_CORRECT_USE => "FALSE",
      CLK_COR_KEEP_IDLE => "FALSE",
      CLK_COR_MAX_LAT => 19,
      CLK_COR_MIN_LAT => 15,
      CLK_COR_PRECEDENCE => "TRUE",
      CLK_COR_REPEAT_WAIT => 0,
      CLK_COR_SEQ_1_1 => B"0100000000",
      CLK_COR_SEQ_1_2 => B"0000000000",
      CLK_COR_SEQ_1_3 => B"0000000000",
      CLK_COR_SEQ_1_4 => B"0000000000",
      CLK_COR_SEQ_1_ENABLE => B"1111",
      CLK_COR_SEQ_2_1 => B"0100000000",
      CLK_COR_SEQ_2_2 => B"0000000000",
      CLK_COR_SEQ_2_3 => B"0000000000",
      CLK_COR_SEQ_2_4 => B"0000000000",
      CLK_COR_SEQ_2_ENABLE => B"1111",
      CLK_COR_SEQ_2_USE => "FALSE",
      CLK_COR_SEQ_LEN => 1,
      CPLL_CFG => X"BC07DC",
      CPLL_FBDIV => 4,
      CPLL_FBDIV_45 => 4,
      CPLL_INIT_CFG => X"00001E",
      CPLL_LOCK_CFG => X"01E8",
      CPLL_REFCLK_DIV => 1,
      DEC_MCOMMA_DETECT => "FALSE",
      DEC_PCOMMA_DETECT => "FALSE",
      DEC_VALID_COMMA_ONLY => "FALSE",
      DMONITOR_CFG => X"000A00",
      ES_CONTROL => B"000000",
      ES_ERRDET_EN => "FALSE",
      ES_EYE_SCAN_EN => "TRUE",
      ES_HORZ_OFFSET => X"000",
      ES_PMA_CFG => B"0000000000",
      ES_PRESCALE => B"00000",
      ES_QUALIFIER => X"00000000000000000000",
      ES_QUAL_MASK => X"00000000000000000000",
      ES_SDATA_MASK => X"00000000000000000000",
      ES_VERT_OFFSET => B"000000000",
      FTS_DESKEW_SEQ_ENABLE => B"1111",
      FTS_LANE_DESKEW_CFG => B"1111",
      FTS_LANE_DESKEW_EN => "FALSE",
      GEARBOX_MODE => B"000",
      IS_CPLLLOCKDETCLK_INVERTED => '0',
      IS_DRPCLK_INVERTED => '0',
      IS_GTGREFCLK_INVERTED => '0',
      IS_RXUSRCLK2_INVERTED => '0',
      IS_RXUSRCLK_INVERTED => '0',
      IS_TXPHDLYTSTCLK_INVERTED => '0',
      IS_TXUSRCLK2_INVERTED => '0',
      IS_TXUSRCLK_INVERTED => '0',
      OUTREFCLK_SEL_INV => B"11",
      PCS_PCIE_EN => "FALSE",
      PCS_RSVD_ATTR => X"000000000000",
      PD_TRANS_TIME_FROM_P2 => X"03C",
      PD_TRANS_TIME_NONE_P2 => X"3C",
      PD_TRANS_TIME_TO_P2 => X"64",
      PMA_RSV => X"00018480",
      PMA_RSV2 => X"2050",
      PMA_RSV3 => B"00",
      PMA_RSV4 => X"00000000",
      RXBUFRESET_TIME => B"00001",
      RXBUF_ADDR_MODE => "FAST",
      RXBUF_EIDLE_HI_CNT => B"1000",
      RXBUF_EIDLE_LO_CNT => B"0000",
      RXBUF_EN => "TRUE",
      RXBUF_RESET_ON_CB_CHANGE => "TRUE",
      RXBUF_RESET_ON_COMMAALIGN => "FALSE",
      RXBUF_RESET_ON_EIDLE => "FALSE",
      RXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      RXBUF_THRESH_OVFLW => 61,
      RXBUF_THRESH_OVRD => "FALSE",
      RXBUF_THRESH_UNDFLW => 4,
      RXCDRFREQRESET_TIME => B"00001",
      RXCDRPHRESET_TIME => B"00001",
      RXCDR_CFG => X"03000023FF40100020",
      RXCDR_FR_RESET_ON_EIDLE => '0',
      RXCDR_HOLD_DURING_EIDLE => '0',
      RXCDR_LOCK_CFG => B"010101",
      RXCDR_PH_RESET_ON_EIDLE => '0',
      RXDFELPMRESET_TIME => B"0001111",
      RXDLY_CFG => X"001F",
      RXDLY_LCFG => X"030",
      RXDLY_TAP_CFG => X"0000",
      RXGEARBOX_EN => "FALSE",
      RXISCANRESET_TIME => B"00001",
      RXLPM_HF_CFG => B"00000011110000",
      RXLPM_LF_CFG => B"00000011110000",
      RXOOB_CFG => B"0000110",
      RXOUT_DIV => 4,
      RXPCSRESET_TIME => B"00001",
      RXPHDLY_CFG => X"084020",
      RXPH_CFG => X"000000",
      RXPH_MONITOR_SEL => B"00000",
      RXPMARESET_TIME => B"00011",
      RXPRBS_ERR_LOOPBACK => '0',
      RXSLIDE_AUTO_WAIT => 7,
      RXSLIDE_MODE => "OFF",
      RX_BIAS_CFG => B"000000000100",
      RX_BUFFER_CFG => B"000000",
      RX_CLK25_DIV => 7,
      RX_CLKMUX_PD => '1',
      RX_CM_SEL => B"11",
      RX_CM_TRIM => B"010",
      RX_DATA_WIDTH => 32,
      RX_DDI_SEL => B"000000",
      RX_DEBUG_CFG => B"000000000000",
      RX_DEFER_RESET_BUF_EN => "TRUE",
      RX_DFE_GAIN_CFG => X"020FEA",
      RX_DFE_H2_CFG => B"000000000000",
      RX_DFE_H3_CFG => B"000001000000",
      RX_DFE_H4_CFG => B"00011110000",
      RX_DFE_H5_CFG => B"00011100000",
      RX_DFE_KL_CFG => B"0000011111110",
      RX_DFE_KL_CFG2 => X"301148AC",
      RX_DFE_LPM_CFG => X"0954",
      RX_DFE_LPM_HOLD_DURING_EIDLE => '0',
      RX_DFE_UT_CFG => B"10001111000000000",
      RX_DFE_VP_CFG => B"00011111100000011",
      RX_DFE_XYD_CFG => B"0000000000000",
      RX_DISPERR_SEQ_MATCH => "FALSE",
      RX_INT_DATAWIDTH => 1,
      RX_OS_CFG => B"0000010000000",
      RX_SIG_VALID_DLY => 10,
      RX_XCLK_SEL => "RXREC",
      SAS_MAX_COM => 64,
      SAS_MIN_COM => 36,
      SATA_BURST_SEQ_LEN => B"0101",
      SATA_BURST_VAL => B"100",
      SATA_CPLL_CFG => "VCO_3000MHZ",
      SATA_EIDLE_VAL => B"100",
      SATA_MAX_BURST => 8,
      SATA_MAX_INIT => 21,
      SATA_MAX_WAKE => 7,
      SATA_MIN_BURST => 4,
      SATA_MIN_INIT => 12,
      SATA_MIN_WAKE => 4,
      SHOW_REALIGN_COMMA => "TRUE",
      SIM_CPLLREFCLK_SEL => B"010",
      SIM_RECEIVER_DETECT_PASS => "TRUE",
      SIM_RESET_SPEEDUP => "TRUE",
      SIM_TX_EIDLE_DRIVE_LEVEL => "X",
      SIM_VERSION => "4.0",
      TERM_RCAL_CFG => B"10000",
      TERM_RCAL_OVRD => '0',
      TRANS_TIME_RATE => X"0E",
      TST_RSV => X"00000000",
      TXBUF_EN => "TRUE",
      TXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      TXDLY_CFG => X"001F",
      TXDLY_LCFG => X"030",
      TXDLY_TAP_CFG => X"0000",
      TXGEARBOX_EN => "FALSE",
      TXOUT_DIV => 4,
      TXPCSRESET_TIME => B"00001",
      TXPHDLY_CFG => X"084020",
      TXPH_CFG => X"0780",
      TXPH_MONITOR_SEL => B"00000",
      TXPMARESET_TIME => B"00001",
      TX_CLK25_DIV => 7,
      TX_CLKMUX_PD => '1',
      TX_DATA_WIDTH => 32,
      TX_DEEMPH0 => B"00000",
      TX_DEEMPH1 => B"00000",
      TX_DRIVE_MODE => "DIRECT",
      TX_EIDLE_ASSERT_DELAY => B"110",
      TX_EIDLE_DEASSERT_DELAY => B"100",
      TX_INT_DATAWIDTH => 1,
      TX_LOOPBACK_DRIVE_HIZ => "FALSE",
      TX_MAINCURSOR_SEL => '0',
      TX_MARGIN_FULL_0 => B"1001110",
      TX_MARGIN_FULL_1 => B"1001001",
      TX_MARGIN_FULL_2 => B"1000101",
      TX_MARGIN_FULL_3 => B"1000010",
      TX_MARGIN_FULL_4 => B"1000000",
      TX_MARGIN_LOW_0 => B"1000110",
      TX_MARGIN_LOW_1 => B"1000100",
      TX_MARGIN_LOW_2 => B"1000010",
      TX_MARGIN_LOW_3 => B"1000000",
      TX_MARGIN_LOW_4 => B"1000000",
      TX_PREDRIVER_MODE => '0',
      TX_QPI_STATUS_EN => '0',
      TX_RXDETECT_CFG => X"1832",
      TX_RXDETECT_REF => B"100",
      TX_XCLK_SEL => "TXOUT",
      UCODEER_CLR => '0'
    )
        port map (
      CFGRESET => '0',
      CLKRSVD(3 downto 0) => B"0000",
      CPLLFBCLKLOST => gt4_cpllfbclklost_out,
      CPLLLOCK => gt4_cplllock_out,
      CPLLLOCKDETCLK => gt4_cplllockdetclk_in,
      CPLLLOCKEN => '1',
      CPLLPD => gt0_cpllpd_i,
      CPLLREFCLKLOST => gt4_cpllrefclklost_i,
      CPLLREFCLKSEL(2 downto 0) => B"010",
      CPLLRESET => gt4_cpllreset_i_4,
      DMONITOROUT(7 downto 0) => gt4_dmonitorout_out(7 downto 0),
      DRPADDR(8 downto 0) => gt4_drpaddr_in(8 downto 0),
      DRPCLK => gt4_drpclk_in,
      DRPDI(15 downto 0) => gt4_drpdi_in(15 downto 0),
      DRPDO(15 downto 0) => gt4_drpdo_out(15 downto 0),
      DRPEN => gt4_drpen_in,
      DRPRDY => gt4_drprdy_out,
      DRPWE => gt4_drpwe_in,
      EYESCANDATAERROR => gt4_eyescandataerror_out,
      EYESCANMODE => '0',
      EYESCANRESET => gt4_eyescanreset_in,
      EYESCANTRIGGER => gt4_eyescantrigger_in,
      GTGREFCLK => '0',
      GTNORTHREFCLK0 => '0',
      GTNORTHREFCLK1 => '0',
      GTREFCLK0 => gt4_gtrefclk0_in,
      GTREFCLK1 => gt4_gtrefclk1_in,
      GTREFCLKMONITOR => NLW_gtxe2_i_GTREFCLKMONITOR_UNCONNECTED,
      GTRESETSEL => '0',
      GTRSVD(15 downto 0) => B"0000000000000000",
      GTRXRESET => gt4_cpllfbclklost_out_0(0),
      GTSOUTHREFCLK0 => '0',
      GTSOUTHREFCLK1 => '0',
      GTTXRESET => gt4_gttxreset_i,
      GTXRXN => gt4_gtxrxn_in,
      GTXRXP => gt4_gtxrxp_in,
      GTXTXN => gt4_gtxtxn_out,
      GTXTXP => gt4_gtxtxp_out,
      LOOPBACK(2 downto 0) => B"000",
      PCSRSVDIN(15 downto 0) => B"0000000000000000",
      PCSRSVDIN2(4 downto 0) => B"00000",
      PCSRSVDOUT(15 downto 0) => NLW_gtxe2_i_PCSRSVDOUT_UNCONNECTED(15 downto 0),
      PHYSTATUS => NLW_gtxe2_i_PHYSTATUS_UNCONNECTED,
      PMARSVDIN(4 downto 0) => B"00000",
      PMARSVDIN2(4 downto 0) => B"00000",
      QPLLCLK => gt1_qplloutclk_in,
      QPLLREFCLK => gt1_qplloutrefclk_in,
      RESETOVRD => '0',
      RX8B10BEN => '0',
      RXBUFRESET => '0',
      RXBUFSTATUS(2 downto 0) => NLW_gtxe2_i_RXBUFSTATUS_UNCONNECTED(2 downto 0),
      RXBYTEISALIGNED => NLW_gtxe2_i_RXBYTEISALIGNED_UNCONNECTED,
      RXBYTEREALIGN => NLW_gtxe2_i_RXBYTEREALIGN_UNCONNECTED,
      RXCDRFREQRESET => '0',
      RXCDRHOLD => '0',
      RXCDRLOCK => NLW_gtxe2_i_RXCDRLOCK_UNCONNECTED,
      RXCDROVRDEN => '0',
      RXCDRRESET => '0',
      RXCDRRESETRSV => '0',
      RXCHANBONDSEQ => NLW_gtxe2_i_RXCHANBONDSEQ_UNCONNECTED,
      RXCHANISALIGNED => NLW_gtxe2_i_RXCHANISALIGNED_UNCONNECTED,
      RXCHANREALIGN => NLW_gtxe2_i_RXCHANREALIGN_UNCONNECTED,
      RXCHARISCOMMA(7 downto 0) => NLW_gtxe2_i_RXCHARISCOMMA_UNCONNECTED(7 downto 0),
      RXCHARISK(7 downto 0) => NLW_gtxe2_i_RXCHARISK_UNCONNECTED(7 downto 0),
      RXCHBONDEN => '0',
      RXCHBONDI(4 downto 0) => B"00000",
      RXCHBONDLEVEL(2 downto 0) => B"000",
      RXCHBONDMASTER => '0',
      RXCHBONDO(4 downto 0) => NLW_gtxe2_i_RXCHBONDO_UNCONNECTED(4 downto 0),
      RXCHBONDSLAVE => '0',
      RXCLKCORCNT(1 downto 0) => NLW_gtxe2_i_RXCLKCORCNT_UNCONNECTED(1 downto 0),
      RXCOMINITDET => NLW_gtxe2_i_RXCOMINITDET_UNCONNECTED,
      RXCOMMADET => NLW_gtxe2_i_RXCOMMADET_UNCONNECTED,
      RXCOMMADETEN => '0',
      RXCOMSASDET => NLW_gtxe2_i_RXCOMSASDET_UNCONNECTED,
      RXCOMWAKEDET => NLW_gtxe2_i_RXCOMWAKEDET_UNCONNECTED,
      RXDATA(63 downto 32) => NLW_gtxe2_i_RXDATA_UNCONNECTED(63 downto 32),
      RXDATA(31 downto 0) => gt4_rxdata_out(31 downto 0),
      RXDATAVALID => NLW_gtxe2_i_RXDATAVALID_UNCONNECTED,
      RXDDIEN => '0',
      RXDFEAGCHOLD => gt4_rxdfelfhold_i,
      RXDFEAGCOVRDEN => '0',
      RXDFECM1EN => '0',
      RXDFELFHOLD => gt4_rxdfelfhold_i,
      RXDFELFOVRDEN => '1',
      RXDFELPMRESET => gt4_rxdfelpmreset_in,
      RXDFETAP2HOLD => '0',
      RXDFETAP2OVRDEN => '0',
      RXDFETAP3HOLD => '0',
      RXDFETAP3OVRDEN => '0',
      RXDFETAP4HOLD => '0',
      RXDFETAP4OVRDEN => '0',
      RXDFETAP5HOLD => '0',
      RXDFETAP5OVRDEN => '0',
      RXDFEUTHOLD => '0',
      RXDFEUTOVRDEN => '0',
      RXDFEVPHOLD => '0',
      RXDFEVPOVRDEN => '0',
      RXDFEVSEN => '0',
      RXDFEXYDEN => '1',
      RXDFEXYDHOLD => '0',
      RXDFEXYDOVRDEN => '0',
      RXDISPERR(7 downto 0) => NLW_gtxe2_i_RXDISPERR_UNCONNECTED(7 downto 0),
      RXDLYBYPASS => '1',
      RXDLYEN => '0',
      RXDLYOVRDEN => '0',
      RXDLYSRESET => '0',
      RXDLYSRESETDONE => NLW_gtxe2_i_RXDLYSRESETDONE_UNCONNECTED,
      RXELECIDLE => NLW_gtxe2_i_RXELECIDLE_UNCONNECTED,
      RXELECIDLEMODE(1 downto 0) => B"11",
      RXGEARBOXSLIP => '0',
      RXHEADER(2 downto 0) => NLW_gtxe2_i_RXHEADER_UNCONNECTED(2 downto 0),
      RXHEADERVALID => NLW_gtxe2_i_RXHEADERVALID_UNCONNECTED,
      RXLPMEN => '0',
      RXLPMHFHOLD => '0',
      RXLPMHFOVRDEN => '0',
      RXLPMLFHOLD => '0',
      RXLPMLFKLOVRDEN => '0',
      RXMCOMMAALIGNEN => '0',
      RXMONITOROUT(6 downto 0) => gt4_rxmonitorout_out(6 downto 0),
      RXMONITORSEL(1 downto 0) => gt4_rxmonitorsel_in(1 downto 0),
      RXNOTINTABLE(7 downto 0) => NLW_gtxe2_i_RXNOTINTABLE_UNCONNECTED(7 downto 0),
      RXOOBRESET => '0',
      RXOSHOLD => '0',
      RXOSOVRDEN => '0',
      RXOUTCLK => gt4_rxoutclk_out,
      RXOUTCLKFABRIC => gt4_rxoutclkfabric_out,
      RXOUTCLKPCS => NLW_gtxe2_i_RXOUTCLKPCS_UNCONNECTED,
      RXOUTCLKSEL(2 downto 0) => B"010",
      RXPCOMMAALIGNEN => '0',
      RXPCSRESET => '0',
      RXPD(1 downto 0) => B"00",
      RXPHALIGN => '0',
      RXPHALIGNDONE => NLW_gtxe2_i_RXPHALIGNDONE_UNCONNECTED,
      RXPHALIGNEN => '0',
      RXPHDLYPD => '0',
      RXPHDLYRESET => '0',
      RXPHMONITOR(4 downto 0) => NLW_gtxe2_i_RXPHMONITOR_UNCONNECTED(4 downto 0),
      RXPHOVRDEN => '0',
      RXPHSLIPMONITOR(4 downto 0) => NLW_gtxe2_i_RXPHSLIPMONITOR_UNCONNECTED(4 downto 0),
      RXPMARESET => gt4_rxpmareset_in,
      RXPOLARITY => '0',
      RXPRBSCNTRESET => '0',
      RXPRBSERR => NLW_gtxe2_i_RXPRBSERR_UNCONNECTED,
      RXPRBSSEL(2 downto 0) => B"000",
      RXQPIEN => '0',
      RXQPISENN => NLW_gtxe2_i_RXQPISENN_UNCONNECTED,
      RXQPISENP => NLW_gtxe2_i_RXQPISENP_UNCONNECTED,
      RXRATE(2 downto 0) => B"000",
      RXRATEDONE => NLW_gtxe2_i_RXRATEDONE_UNCONNECTED,
      RXRESETDONE => gt4_rxresetdone_out,
      RXSLIDE => '0',
      RXSTARTOFSEQ => NLW_gtxe2_i_RXSTARTOFSEQ_UNCONNECTED,
      RXSTATUS(2 downto 0) => NLW_gtxe2_i_RXSTATUS_UNCONNECTED(2 downto 0),
      RXSYSCLKSEL(1 downto 0) => B"00",
      RXUSERRDY => gt4_rxuserrdy_i,
      RXUSRCLK => gt4_rxusrclk_in,
      RXUSRCLK2 => gt4_rxusrclk2_in,
      RXVALID => NLW_gtxe2_i_RXVALID_UNCONNECTED,
      SETERRSTATUS => '0',
      TSTIN(19 downto 0) => B"11111111111111111111",
      TSTOUT(9 downto 0) => NLW_gtxe2_i_TSTOUT_UNCONNECTED(9 downto 0),
      TX8B10BBYPASS(7 downto 0) => B"00000000",
      TX8B10BEN => '0',
      TXBUFDIFFCTRL(2 downto 0) => B"100",
      TXBUFSTATUS(1 downto 0) => NLW_gtxe2_i_TXBUFSTATUS_UNCONNECTED(1 downto 0),
      TXCHARDISPMODE(7 downto 0) => B"00000000",
      TXCHARDISPVAL(7 downto 0) => B"00000000",
      TXCHARISK(7 downto 0) => B"00000000",
      TXCOMFINISH => NLW_gtxe2_i_TXCOMFINISH_UNCONNECTED,
      TXCOMINIT => '0',
      TXCOMSAS => '0',
      TXCOMWAKE => '0',
      TXDATA(63 downto 32) => B"00000000000000000000000000000000",
      TXDATA(31 downto 0) => gt4_txdata_in(31 downto 0),
      TXDEEMPH => '0',
      TXDETECTRX => '0',
      TXDIFFCTRL(3 downto 0) => B"1000",
      TXDIFFPD => '0',
      TXDLYBYPASS => '1',
      TXDLYEN => '0',
      TXDLYHOLD => '0',
      TXDLYOVRDEN => '0',
      TXDLYSRESET => '0',
      TXDLYSRESETDONE => NLW_gtxe2_i_TXDLYSRESETDONE_UNCONNECTED,
      TXDLYUPDOWN => '0',
      TXELECIDLE => '0',
      TXGEARBOXREADY => NLW_gtxe2_i_TXGEARBOXREADY_UNCONNECTED,
      TXHEADER(2 downto 0) => B"000",
      TXINHIBIT => '0',
      TXMAINCURSOR(6 downto 0) => B"0000000",
      TXMARGIN(2 downto 0) => B"000",
      TXOUTCLK => gt4_txoutclk_out,
      TXOUTCLKFABRIC => gt4_txoutclkfabric_out,
      TXOUTCLKPCS => gt4_txoutclkpcs_out,
      TXOUTCLKSEL(2 downto 0) => B"010",
      TXPCSRESET => '0',
      TXPD(1 downto 0) => B"00",
      TXPDELECIDLEMODE => '0',
      TXPHALIGN => '0',
      TXPHALIGNDONE => NLW_gtxe2_i_TXPHALIGNDONE_UNCONNECTED,
      TXPHALIGNEN => '0',
      TXPHDLYPD => '0',
      TXPHDLYRESET => '0',
      TXPHDLYTSTCLK => '0',
      TXPHINIT => '0',
      TXPHINITDONE => NLW_gtxe2_i_TXPHINITDONE_UNCONNECTED,
      TXPHOVRDEN => '0',
      TXPISOPD => '0',
      TXPMARESET => '0',
      TXPOLARITY => '0',
      TXPOSTCURSOR(4 downto 0) => B"00000",
      TXPOSTCURSORINV => '0',
      TXPRBSFORCEERR => '0',
      TXPRBSSEL(2 downto 0) => B"000",
      TXPRECURSOR(4 downto 0) => B"00000",
      TXPRECURSORINV => '0',
      TXQPIBIASEN => '0',
      TXQPISENN => NLW_gtxe2_i_TXQPISENN_UNCONNECTED,
      TXQPISENP => NLW_gtxe2_i_TXQPISENP_UNCONNECTED,
      TXQPISTRONGPDOWN => '0',
      TXQPIWEAKPUP => '0',
      TXRATE(2 downto 0) => B"000",
      TXRATEDONE => NLW_gtxe2_i_TXRATEDONE_UNCONNECTED,
      TXRESETDONE => gt4_txresetdone_out,
      TXSEQUENCE(6 downto 0) => B"0000000",
      TXSTARTSEQ => '0',
      TXSWING => '0',
      TXSYSCLKSEL(1 downto 0) => B"00",
      TXUSERRDY => gt4_txuserrdy_i,
      TXUSRCLK => gt4_txusrclk_in,
      TXUSRCLK2 => gt4_txusrclk2_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtwizard_0_gtwizard_0_GT_16 is
  port (
    gt5_cpllfbclklost_out : out STD_LOGIC;
    gt5_cplllock_out : out STD_LOGIC;
    gt5_cpllrefclklost_i : out STD_LOGIC;
    gt5_drprdy_out : out STD_LOGIC;
    gt5_eyescandataerror_out : out STD_LOGIC;
    gt5_gtxtxn_out : out STD_LOGIC;
    gt5_gtxtxp_out : out STD_LOGIC;
    gt5_rxoutclk_out : out STD_LOGIC;
    gt5_rxoutclkfabric_out : out STD_LOGIC;
    gt5_rxresetdone_out : out STD_LOGIC;
    gt5_txoutclk_out : out STD_LOGIC;
    gt5_txoutclkfabric_out : out STD_LOGIC;
    gt5_txoutclkpcs_out : out STD_LOGIC;
    gt5_txresetdone_out : out STD_LOGIC;
    gt5_drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt5_rxdata_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt5_rxmonitorout_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    gt5_dmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt5_cplllockdetclk_in : in STD_LOGIC;
    gt0_cpllpd_i : in STD_LOGIC;
    gt5_cpllreset_i_5 : in STD_LOGIC;
    gt5_drpclk_in : in STD_LOGIC;
    gt5_drpen_in : in STD_LOGIC;
    gt5_drpwe_in : in STD_LOGIC;
    gt5_eyescanreset_in : in STD_LOGIC;
    gt5_eyescantrigger_in : in STD_LOGIC;
    gt5_gtrefclk0_in : in STD_LOGIC;
    gt5_gtrefclk1_in : in STD_LOGIC;
    gt5_cpllfbclklost_out_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt5_gttxreset_i : in STD_LOGIC;
    gt5_gtxrxn_in : in STD_LOGIC;
    gt5_gtxrxp_in : in STD_LOGIC;
    gt1_qplloutclk_in : in STD_LOGIC;
    gt1_qplloutrefclk_in : in STD_LOGIC;
    gt5_rxdfelfhold_i : in STD_LOGIC;
    gt5_rxdfelpmreset_in : in STD_LOGIC;
    gt5_rxpmareset_in : in STD_LOGIC;
    gt5_rxuserrdy_i : in STD_LOGIC;
    gt5_rxusrclk_in : in STD_LOGIC;
    gt5_rxusrclk2_in : in STD_LOGIC;
    gt5_txuserrdy_i : in STD_LOGIC;
    gt5_txusrclk_in : in STD_LOGIC;
    gt5_txusrclk2_in : in STD_LOGIC;
    gt5_drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt5_rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt5_txdata_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gt5_drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtwizard_0_gtwizard_0_GT_16 : entity is "gtwizard_0_GT";
end gtwizard_0_gtwizard_0_GT_16;

architecture STRUCTURE of gtwizard_0_gtwizard_0_GT_16 is
  signal NLW_gtxe2_i_GTREFCLKMONITOR_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_PHYSTATUS_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXBYTEISALIGNED_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXBYTEREALIGN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCDRLOCK_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCHANBONDSEQ_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCHANISALIGNED_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCHANREALIGN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMINITDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMMADET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMSASDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMWAKEDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXDATAVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXELECIDLE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXHEADERVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXOUTCLKPCS_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXPRBSERR_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXQPISENN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXQPISENP_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXRATEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXSTARTOFSEQ_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXCOMFINISH_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXGEARBOXREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXPHINITDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXQPISENN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXQPISENP_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXRATEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_PCSRSVDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_gtxe2_i_RXBUFSTATUS_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_gtxe2_i_RXCHARISCOMMA_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gtxe2_i_RXCHARISK_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gtxe2_i_RXCHBONDO_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtxe2_i_RXCLKCORCNT_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gtxe2_i_RXDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal NLW_gtxe2_i_RXDISPERR_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gtxe2_i_RXHEADER_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_gtxe2_i_RXNOTINTABLE_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gtxe2_i_RXPHMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtxe2_i_RXPHSLIPMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtxe2_i_RXSTATUS_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_gtxe2_i_TSTOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_gtxe2_i_TXBUFSTATUS_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of gtxe2_i : label is "PRIMITIVE";
begin
gtxe2_i: unisim.vcomponents.GTXE2_CHANNEL
    generic map(
      ALIGN_COMMA_DOUBLE => "FALSE",
      ALIGN_COMMA_ENABLE => B"1111111111",
      ALIGN_COMMA_WORD => 1,
      ALIGN_MCOMMA_DET => "TRUE",
      ALIGN_MCOMMA_VALUE => B"1010000011",
      ALIGN_PCOMMA_DET => "TRUE",
      ALIGN_PCOMMA_VALUE => B"0101111100",
      CBCC_DATA_SOURCE_SEL => "ENCODED",
      CHAN_BOND_KEEP_ALIGN => "FALSE",
      CHAN_BOND_MAX_SKEW => 1,
      CHAN_BOND_SEQ_1_1 => B"0000000000",
      CHAN_BOND_SEQ_1_2 => B"0000000000",
      CHAN_BOND_SEQ_1_3 => B"0000000000",
      CHAN_BOND_SEQ_1_4 => B"0000000000",
      CHAN_BOND_SEQ_1_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_1 => B"0000000000",
      CHAN_BOND_SEQ_2_2 => B"0000000000",
      CHAN_BOND_SEQ_2_3 => B"0000000000",
      CHAN_BOND_SEQ_2_4 => B"0000000000",
      CHAN_BOND_SEQ_2_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_USE => "FALSE",
      CHAN_BOND_SEQ_LEN => 1,
      CLK_CORRECT_USE => "FALSE",
      CLK_COR_KEEP_IDLE => "FALSE",
      CLK_COR_MAX_LAT => 19,
      CLK_COR_MIN_LAT => 15,
      CLK_COR_PRECEDENCE => "TRUE",
      CLK_COR_REPEAT_WAIT => 0,
      CLK_COR_SEQ_1_1 => B"0100000000",
      CLK_COR_SEQ_1_2 => B"0000000000",
      CLK_COR_SEQ_1_3 => B"0000000000",
      CLK_COR_SEQ_1_4 => B"0000000000",
      CLK_COR_SEQ_1_ENABLE => B"1111",
      CLK_COR_SEQ_2_1 => B"0100000000",
      CLK_COR_SEQ_2_2 => B"0000000000",
      CLK_COR_SEQ_2_3 => B"0000000000",
      CLK_COR_SEQ_2_4 => B"0000000000",
      CLK_COR_SEQ_2_ENABLE => B"1111",
      CLK_COR_SEQ_2_USE => "FALSE",
      CLK_COR_SEQ_LEN => 1,
      CPLL_CFG => X"BC07DC",
      CPLL_FBDIV => 4,
      CPLL_FBDIV_45 => 4,
      CPLL_INIT_CFG => X"00001E",
      CPLL_LOCK_CFG => X"01E8",
      CPLL_REFCLK_DIV => 1,
      DEC_MCOMMA_DETECT => "FALSE",
      DEC_PCOMMA_DETECT => "FALSE",
      DEC_VALID_COMMA_ONLY => "FALSE",
      DMONITOR_CFG => X"000A00",
      ES_CONTROL => B"000000",
      ES_ERRDET_EN => "FALSE",
      ES_EYE_SCAN_EN => "TRUE",
      ES_HORZ_OFFSET => X"000",
      ES_PMA_CFG => B"0000000000",
      ES_PRESCALE => B"00000",
      ES_QUALIFIER => X"00000000000000000000",
      ES_QUAL_MASK => X"00000000000000000000",
      ES_SDATA_MASK => X"00000000000000000000",
      ES_VERT_OFFSET => B"000000000",
      FTS_DESKEW_SEQ_ENABLE => B"1111",
      FTS_LANE_DESKEW_CFG => B"1111",
      FTS_LANE_DESKEW_EN => "FALSE",
      GEARBOX_MODE => B"000",
      IS_CPLLLOCKDETCLK_INVERTED => '0',
      IS_DRPCLK_INVERTED => '0',
      IS_GTGREFCLK_INVERTED => '0',
      IS_RXUSRCLK2_INVERTED => '0',
      IS_RXUSRCLK_INVERTED => '0',
      IS_TXPHDLYTSTCLK_INVERTED => '0',
      IS_TXUSRCLK2_INVERTED => '0',
      IS_TXUSRCLK_INVERTED => '0',
      OUTREFCLK_SEL_INV => B"11",
      PCS_PCIE_EN => "FALSE",
      PCS_RSVD_ATTR => X"000000000000",
      PD_TRANS_TIME_FROM_P2 => X"03C",
      PD_TRANS_TIME_NONE_P2 => X"3C",
      PD_TRANS_TIME_TO_P2 => X"64",
      PMA_RSV => X"00018480",
      PMA_RSV2 => X"2050",
      PMA_RSV3 => B"00",
      PMA_RSV4 => X"00000000",
      RXBUFRESET_TIME => B"00001",
      RXBUF_ADDR_MODE => "FAST",
      RXBUF_EIDLE_HI_CNT => B"1000",
      RXBUF_EIDLE_LO_CNT => B"0000",
      RXBUF_EN => "TRUE",
      RXBUF_RESET_ON_CB_CHANGE => "TRUE",
      RXBUF_RESET_ON_COMMAALIGN => "FALSE",
      RXBUF_RESET_ON_EIDLE => "FALSE",
      RXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      RXBUF_THRESH_OVFLW => 61,
      RXBUF_THRESH_OVRD => "FALSE",
      RXBUF_THRESH_UNDFLW => 4,
      RXCDRFREQRESET_TIME => B"00001",
      RXCDRPHRESET_TIME => B"00001",
      RXCDR_CFG => X"03000023FF40100020",
      RXCDR_FR_RESET_ON_EIDLE => '0',
      RXCDR_HOLD_DURING_EIDLE => '0',
      RXCDR_LOCK_CFG => B"010101",
      RXCDR_PH_RESET_ON_EIDLE => '0',
      RXDFELPMRESET_TIME => B"0001111",
      RXDLY_CFG => X"001F",
      RXDLY_LCFG => X"030",
      RXDLY_TAP_CFG => X"0000",
      RXGEARBOX_EN => "FALSE",
      RXISCANRESET_TIME => B"00001",
      RXLPM_HF_CFG => B"00000011110000",
      RXLPM_LF_CFG => B"00000011110000",
      RXOOB_CFG => B"0000110",
      RXOUT_DIV => 4,
      RXPCSRESET_TIME => B"00001",
      RXPHDLY_CFG => X"084020",
      RXPH_CFG => X"000000",
      RXPH_MONITOR_SEL => B"00000",
      RXPMARESET_TIME => B"00011",
      RXPRBS_ERR_LOOPBACK => '0',
      RXSLIDE_AUTO_WAIT => 7,
      RXSLIDE_MODE => "OFF",
      RX_BIAS_CFG => B"000000000100",
      RX_BUFFER_CFG => B"000000",
      RX_CLK25_DIV => 7,
      RX_CLKMUX_PD => '1',
      RX_CM_SEL => B"11",
      RX_CM_TRIM => B"010",
      RX_DATA_WIDTH => 32,
      RX_DDI_SEL => B"000000",
      RX_DEBUG_CFG => B"000000000000",
      RX_DEFER_RESET_BUF_EN => "TRUE",
      RX_DFE_GAIN_CFG => X"020FEA",
      RX_DFE_H2_CFG => B"000000000000",
      RX_DFE_H3_CFG => B"000001000000",
      RX_DFE_H4_CFG => B"00011110000",
      RX_DFE_H5_CFG => B"00011100000",
      RX_DFE_KL_CFG => B"0000011111110",
      RX_DFE_KL_CFG2 => X"301148AC",
      RX_DFE_LPM_CFG => X"0954",
      RX_DFE_LPM_HOLD_DURING_EIDLE => '0',
      RX_DFE_UT_CFG => B"10001111000000000",
      RX_DFE_VP_CFG => B"00011111100000011",
      RX_DFE_XYD_CFG => B"0000000000000",
      RX_DISPERR_SEQ_MATCH => "FALSE",
      RX_INT_DATAWIDTH => 1,
      RX_OS_CFG => B"0000010000000",
      RX_SIG_VALID_DLY => 10,
      RX_XCLK_SEL => "RXREC",
      SAS_MAX_COM => 64,
      SAS_MIN_COM => 36,
      SATA_BURST_SEQ_LEN => B"0101",
      SATA_BURST_VAL => B"100",
      SATA_CPLL_CFG => "VCO_3000MHZ",
      SATA_EIDLE_VAL => B"100",
      SATA_MAX_BURST => 8,
      SATA_MAX_INIT => 21,
      SATA_MAX_WAKE => 7,
      SATA_MIN_BURST => 4,
      SATA_MIN_INIT => 12,
      SATA_MIN_WAKE => 4,
      SHOW_REALIGN_COMMA => "TRUE",
      SIM_CPLLREFCLK_SEL => B"010",
      SIM_RECEIVER_DETECT_PASS => "TRUE",
      SIM_RESET_SPEEDUP => "TRUE",
      SIM_TX_EIDLE_DRIVE_LEVEL => "X",
      SIM_VERSION => "4.0",
      TERM_RCAL_CFG => B"10000",
      TERM_RCAL_OVRD => '0',
      TRANS_TIME_RATE => X"0E",
      TST_RSV => X"00000000",
      TXBUF_EN => "TRUE",
      TXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      TXDLY_CFG => X"001F",
      TXDLY_LCFG => X"030",
      TXDLY_TAP_CFG => X"0000",
      TXGEARBOX_EN => "FALSE",
      TXOUT_DIV => 4,
      TXPCSRESET_TIME => B"00001",
      TXPHDLY_CFG => X"084020",
      TXPH_CFG => X"0780",
      TXPH_MONITOR_SEL => B"00000",
      TXPMARESET_TIME => B"00001",
      TX_CLK25_DIV => 7,
      TX_CLKMUX_PD => '1',
      TX_DATA_WIDTH => 32,
      TX_DEEMPH0 => B"00000",
      TX_DEEMPH1 => B"00000",
      TX_DRIVE_MODE => "DIRECT",
      TX_EIDLE_ASSERT_DELAY => B"110",
      TX_EIDLE_DEASSERT_DELAY => B"100",
      TX_INT_DATAWIDTH => 1,
      TX_LOOPBACK_DRIVE_HIZ => "FALSE",
      TX_MAINCURSOR_SEL => '0',
      TX_MARGIN_FULL_0 => B"1001110",
      TX_MARGIN_FULL_1 => B"1001001",
      TX_MARGIN_FULL_2 => B"1000101",
      TX_MARGIN_FULL_3 => B"1000010",
      TX_MARGIN_FULL_4 => B"1000000",
      TX_MARGIN_LOW_0 => B"1000110",
      TX_MARGIN_LOW_1 => B"1000100",
      TX_MARGIN_LOW_2 => B"1000010",
      TX_MARGIN_LOW_3 => B"1000000",
      TX_MARGIN_LOW_4 => B"1000000",
      TX_PREDRIVER_MODE => '0',
      TX_QPI_STATUS_EN => '0',
      TX_RXDETECT_CFG => X"1832",
      TX_RXDETECT_REF => B"100",
      TX_XCLK_SEL => "TXOUT",
      UCODEER_CLR => '0'
    )
        port map (
      CFGRESET => '0',
      CLKRSVD(3 downto 0) => B"0000",
      CPLLFBCLKLOST => gt5_cpllfbclklost_out,
      CPLLLOCK => gt5_cplllock_out,
      CPLLLOCKDETCLK => gt5_cplllockdetclk_in,
      CPLLLOCKEN => '1',
      CPLLPD => gt0_cpllpd_i,
      CPLLREFCLKLOST => gt5_cpllrefclklost_i,
      CPLLREFCLKSEL(2 downto 0) => B"010",
      CPLLRESET => gt5_cpllreset_i_5,
      DMONITOROUT(7 downto 0) => gt5_dmonitorout_out(7 downto 0),
      DRPADDR(8 downto 0) => gt5_drpaddr_in(8 downto 0),
      DRPCLK => gt5_drpclk_in,
      DRPDI(15 downto 0) => gt5_drpdi_in(15 downto 0),
      DRPDO(15 downto 0) => gt5_drpdo_out(15 downto 0),
      DRPEN => gt5_drpen_in,
      DRPRDY => gt5_drprdy_out,
      DRPWE => gt5_drpwe_in,
      EYESCANDATAERROR => gt5_eyescandataerror_out,
      EYESCANMODE => '0',
      EYESCANRESET => gt5_eyescanreset_in,
      EYESCANTRIGGER => gt5_eyescantrigger_in,
      GTGREFCLK => '0',
      GTNORTHREFCLK0 => '0',
      GTNORTHREFCLK1 => '0',
      GTREFCLK0 => gt5_gtrefclk0_in,
      GTREFCLK1 => gt5_gtrefclk1_in,
      GTREFCLKMONITOR => NLW_gtxe2_i_GTREFCLKMONITOR_UNCONNECTED,
      GTRESETSEL => '0',
      GTRSVD(15 downto 0) => B"0000000000000000",
      GTRXRESET => gt5_cpllfbclklost_out_0(0),
      GTSOUTHREFCLK0 => '0',
      GTSOUTHREFCLK1 => '0',
      GTTXRESET => gt5_gttxreset_i,
      GTXRXN => gt5_gtxrxn_in,
      GTXRXP => gt5_gtxrxp_in,
      GTXTXN => gt5_gtxtxn_out,
      GTXTXP => gt5_gtxtxp_out,
      LOOPBACK(2 downto 0) => B"000",
      PCSRSVDIN(15 downto 0) => B"0000000000000000",
      PCSRSVDIN2(4 downto 0) => B"00000",
      PCSRSVDOUT(15 downto 0) => NLW_gtxe2_i_PCSRSVDOUT_UNCONNECTED(15 downto 0),
      PHYSTATUS => NLW_gtxe2_i_PHYSTATUS_UNCONNECTED,
      PMARSVDIN(4 downto 0) => B"00000",
      PMARSVDIN2(4 downto 0) => B"00000",
      QPLLCLK => gt1_qplloutclk_in,
      QPLLREFCLK => gt1_qplloutrefclk_in,
      RESETOVRD => '0',
      RX8B10BEN => '0',
      RXBUFRESET => '0',
      RXBUFSTATUS(2 downto 0) => NLW_gtxe2_i_RXBUFSTATUS_UNCONNECTED(2 downto 0),
      RXBYTEISALIGNED => NLW_gtxe2_i_RXBYTEISALIGNED_UNCONNECTED,
      RXBYTEREALIGN => NLW_gtxe2_i_RXBYTEREALIGN_UNCONNECTED,
      RXCDRFREQRESET => '0',
      RXCDRHOLD => '0',
      RXCDRLOCK => NLW_gtxe2_i_RXCDRLOCK_UNCONNECTED,
      RXCDROVRDEN => '0',
      RXCDRRESET => '0',
      RXCDRRESETRSV => '0',
      RXCHANBONDSEQ => NLW_gtxe2_i_RXCHANBONDSEQ_UNCONNECTED,
      RXCHANISALIGNED => NLW_gtxe2_i_RXCHANISALIGNED_UNCONNECTED,
      RXCHANREALIGN => NLW_gtxe2_i_RXCHANREALIGN_UNCONNECTED,
      RXCHARISCOMMA(7 downto 0) => NLW_gtxe2_i_RXCHARISCOMMA_UNCONNECTED(7 downto 0),
      RXCHARISK(7 downto 0) => NLW_gtxe2_i_RXCHARISK_UNCONNECTED(7 downto 0),
      RXCHBONDEN => '0',
      RXCHBONDI(4 downto 0) => B"00000",
      RXCHBONDLEVEL(2 downto 0) => B"000",
      RXCHBONDMASTER => '0',
      RXCHBONDO(4 downto 0) => NLW_gtxe2_i_RXCHBONDO_UNCONNECTED(4 downto 0),
      RXCHBONDSLAVE => '0',
      RXCLKCORCNT(1 downto 0) => NLW_gtxe2_i_RXCLKCORCNT_UNCONNECTED(1 downto 0),
      RXCOMINITDET => NLW_gtxe2_i_RXCOMINITDET_UNCONNECTED,
      RXCOMMADET => NLW_gtxe2_i_RXCOMMADET_UNCONNECTED,
      RXCOMMADETEN => '0',
      RXCOMSASDET => NLW_gtxe2_i_RXCOMSASDET_UNCONNECTED,
      RXCOMWAKEDET => NLW_gtxe2_i_RXCOMWAKEDET_UNCONNECTED,
      RXDATA(63 downto 32) => NLW_gtxe2_i_RXDATA_UNCONNECTED(63 downto 32),
      RXDATA(31 downto 0) => gt5_rxdata_out(31 downto 0),
      RXDATAVALID => NLW_gtxe2_i_RXDATAVALID_UNCONNECTED,
      RXDDIEN => '0',
      RXDFEAGCHOLD => gt5_rxdfelfhold_i,
      RXDFEAGCOVRDEN => '0',
      RXDFECM1EN => '0',
      RXDFELFHOLD => gt5_rxdfelfhold_i,
      RXDFELFOVRDEN => '1',
      RXDFELPMRESET => gt5_rxdfelpmreset_in,
      RXDFETAP2HOLD => '0',
      RXDFETAP2OVRDEN => '0',
      RXDFETAP3HOLD => '0',
      RXDFETAP3OVRDEN => '0',
      RXDFETAP4HOLD => '0',
      RXDFETAP4OVRDEN => '0',
      RXDFETAP5HOLD => '0',
      RXDFETAP5OVRDEN => '0',
      RXDFEUTHOLD => '0',
      RXDFEUTOVRDEN => '0',
      RXDFEVPHOLD => '0',
      RXDFEVPOVRDEN => '0',
      RXDFEVSEN => '0',
      RXDFEXYDEN => '1',
      RXDFEXYDHOLD => '0',
      RXDFEXYDOVRDEN => '0',
      RXDISPERR(7 downto 0) => NLW_gtxe2_i_RXDISPERR_UNCONNECTED(7 downto 0),
      RXDLYBYPASS => '1',
      RXDLYEN => '0',
      RXDLYOVRDEN => '0',
      RXDLYSRESET => '0',
      RXDLYSRESETDONE => NLW_gtxe2_i_RXDLYSRESETDONE_UNCONNECTED,
      RXELECIDLE => NLW_gtxe2_i_RXELECIDLE_UNCONNECTED,
      RXELECIDLEMODE(1 downto 0) => B"11",
      RXGEARBOXSLIP => '0',
      RXHEADER(2 downto 0) => NLW_gtxe2_i_RXHEADER_UNCONNECTED(2 downto 0),
      RXHEADERVALID => NLW_gtxe2_i_RXHEADERVALID_UNCONNECTED,
      RXLPMEN => '0',
      RXLPMHFHOLD => '0',
      RXLPMHFOVRDEN => '0',
      RXLPMLFHOLD => '0',
      RXLPMLFKLOVRDEN => '0',
      RXMCOMMAALIGNEN => '0',
      RXMONITOROUT(6 downto 0) => gt5_rxmonitorout_out(6 downto 0),
      RXMONITORSEL(1 downto 0) => gt5_rxmonitorsel_in(1 downto 0),
      RXNOTINTABLE(7 downto 0) => NLW_gtxe2_i_RXNOTINTABLE_UNCONNECTED(7 downto 0),
      RXOOBRESET => '0',
      RXOSHOLD => '0',
      RXOSOVRDEN => '0',
      RXOUTCLK => gt5_rxoutclk_out,
      RXOUTCLKFABRIC => gt5_rxoutclkfabric_out,
      RXOUTCLKPCS => NLW_gtxe2_i_RXOUTCLKPCS_UNCONNECTED,
      RXOUTCLKSEL(2 downto 0) => B"010",
      RXPCOMMAALIGNEN => '0',
      RXPCSRESET => '0',
      RXPD(1 downto 0) => B"00",
      RXPHALIGN => '0',
      RXPHALIGNDONE => NLW_gtxe2_i_RXPHALIGNDONE_UNCONNECTED,
      RXPHALIGNEN => '0',
      RXPHDLYPD => '0',
      RXPHDLYRESET => '0',
      RXPHMONITOR(4 downto 0) => NLW_gtxe2_i_RXPHMONITOR_UNCONNECTED(4 downto 0),
      RXPHOVRDEN => '0',
      RXPHSLIPMONITOR(4 downto 0) => NLW_gtxe2_i_RXPHSLIPMONITOR_UNCONNECTED(4 downto 0),
      RXPMARESET => gt5_rxpmareset_in,
      RXPOLARITY => '0',
      RXPRBSCNTRESET => '0',
      RXPRBSERR => NLW_gtxe2_i_RXPRBSERR_UNCONNECTED,
      RXPRBSSEL(2 downto 0) => B"000",
      RXQPIEN => '0',
      RXQPISENN => NLW_gtxe2_i_RXQPISENN_UNCONNECTED,
      RXQPISENP => NLW_gtxe2_i_RXQPISENP_UNCONNECTED,
      RXRATE(2 downto 0) => B"000",
      RXRATEDONE => NLW_gtxe2_i_RXRATEDONE_UNCONNECTED,
      RXRESETDONE => gt5_rxresetdone_out,
      RXSLIDE => '0',
      RXSTARTOFSEQ => NLW_gtxe2_i_RXSTARTOFSEQ_UNCONNECTED,
      RXSTATUS(2 downto 0) => NLW_gtxe2_i_RXSTATUS_UNCONNECTED(2 downto 0),
      RXSYSCLKSEL(1 downto 0) => B"00",
      RXUSERRDY => gt5_rxuserrdy_i,
      RXUSRCLK => gt5_rxusrclk_in,
      RXUSRCLK2 => gt5_rxusrclk2_in,
      RXVALID => NLW_gtxe2_i_RXVALID_UNCONNECTED,
      SETERRSTATUS => '0',
      TSTIN(19 downto 0) => B"11111111111111111111",
      TSTOUT(9 downto 0) => NLW_gtxe2_i_TSTOUT_UNCONNECTED(9 downto 0),
      TX8B10BBYPASS(7 downto 0) => B"00000000",
      TX8B10BEN => '0',
      TXBUFDIFFCTRL(2 downto 0) => B"100",
      TXBUFSTATUS(1 downto 0) => NLW_gtxe2_i_TXBUFSTATUS_UNCONNECTED(1 downto 0),
      TXCHARDISPMODE(7 downto 0) => B"00000000",
      TXCHARDISPVAL(7 downto 0) => B"00000000",
      TXCHARISK(7 downto 0) => B"00000000",
      TXCOMFINISH => NLW_gtxe2_i_TXCOMFINISH_UNCONNECTED,
      TXCOMINIT => '0',
      TXCOMSAS => '0',
      TXCOMWAKE => '0',
      TXDATA(63 downto 32) => B"00000000000000000000000000000000",
      TXDATA(31 downto 0) => gt5_txdata_in(31 downto 0),
      TXDEEMPH => '0',
      TXDETECTRX => '0',
      TXDIFFCTRL(3 downto 0) => B"1000",
      TXDIFFPD => '0',
      TXDLYBYPASS => '1',
      TXDLYEN => '0',
      TXDLYHOLD => '0',
      TXDLYOVRDEN => '0',
      TXDLYSRESET => '0',
      TXDLYSRESETDONE => NLW_gtxe2_i_TXDLYSRESETDONE_UNCONNECTED,
      TXDLYUPDOWN => '0',
      TXELECIDLE => '0',
      TXGEARBOXREADY => NLW_gtxe2_i_TXGEARBOXREADY_UNCONNECTED,
      TXHEADER(2 downto 0) => B"000",
      TXINHIBIT => '0',
      TXMAINCURSOR(6 downto 0) => B"0000000",
      TXMARGIN(2 downto 0) => B"000",
      TXOUTCLK => gt5_txoutclk_out,
      TXOUTCLKFABRIC => gt5_txoutclkfabric_out,
      TXOUTCLKPCS => gt5_txoutclkpcs_out,
      TXOUTCLKSEL(2 downto 0) => B"010",
      TXPCSRESET => '0',
      TXPD(1 downto 0) => B"00",
      TXPDELECIDLEMODE => '0',
      TXPHALIGN => '0',
      TXPHALIGNDONE => NLW_gtxe2_i_TXPHALIGNDONE_UNCONNECTED,
      TXPHALIGNEN => '0',
      TXPHDLYPD => '0',
      TXPHDLYRESET => '0',
      TXPHDLYTSTCLK => '0',
      TXPHINIT => '0',
      TXPHINITDONE => NLW_gtxe2_i_TXPHINITDONE_UNCONNECTED,
      TXPHOVRDEN => '0',
      TXPISOPD => '0',
      TXPMARESET => '0',
      TXPOLARITY => '0',
      TXPOSTCURSOR(4 downto 0) => B"00000",
      TXPOSTCURSORINV => '0',
      TXPRBSFORCEERR => '0',
      TXPRBSSEL(2 downto 0) => B"000",
      TXPRECURSOR(4 downto 0) => B"00000",
      TXPRECURSORINV => '0',
      TXQPIBIASEN => '0',
      TXQPISENN => NLW_gtxe2_i_TXQPISENN_UNCONNECTED,
      TXQPISENP => NLW_gtxe2_i_TXQPISENP_UNCONNECTED,
      TXQPISTRONGPDOWN => '0',
      TXQPIWEAKPUP => '0',
      TXRATE(2 downto 0) => B"000",
      TXRATEDONE => NLW_gtxe2_i_TXRATEDONE_UNCONNECTED,
      TXRESETDONE => gt5_txresetdone_out,
      TXSEQUENCE(6 downto 0) => B"0000000",
      TXSTARTSEQ => '0',
      TXSWING => '0',
      TXSYSCLKSEL(1 downto 0) => B"00",
      TXUSERRDY => gt5_txuserrdy_i,
      TXUSRCLK => gt5_txusrclk_in,
      TXUSRCLK2 => gt5_txusrclk2_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtwizard_0_gtwizard_0_GT_17 is
  port (
    gt6_cpllfbclklost_out : out STD_LOGIC;
    gt6_cplllock_out : out STD_LOGIC;
    gt6_cpllrefclklost_i : out STD_LOGIC;
    gt6_drprdy_out : out STD_LOGIC;
    gt6_eyescandataerror_out : out STD_LOGIC;
    gt6_gtxtxn_out : out STD_LOGIC;
    gt6_gtxtxp_out : out STD_LOGIC;
    gt6_rxoutclk_out : out STD_LOGIC;
    gt6_rxoutclkfabric_out : out STD_LOGIC;
    gt6_rxresetdone_out : out STD_LOGIC;
    gt6_txoutclk_out : out STD_LOGIC;
    gt6_txoutclkfabric_out : out STD_LOGIC;
    gt6_txoutclkpcs_out : out STD_LOGIC;
    gt6_txresetdone_out : out STD_LOGIC;
    gt6_drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt6_rxdata_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt6_rxmonitorout_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    gt6_dmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt6_cplllockdetclk_in : in STD_LOGIC;
    gt0_cpllpd_i : in STD_LOGIC;
    gt6_cpllreset_i_6 : in STD_LOGIC;
    gt6_drpclk_in : in STD_LOGIC;
    gt6_drpen_in : in STD_LOGIC;
    gt6_drpwe_in : in STD_LOGIC;
    gt6_eyescanreset_in : in STD_LOGIC;
    gt6_eyescantrigger_in : in STD_LOGIC;
    gt6_gtrefclk0_in : in STD_LOGIC;
    gt6_gtrefclk1_in : in STD_LOGIC;
    gt6_cpllfbclklost_out_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt6_gttxreset_i : in STD_LOGIC;
    gt6_gtxrxn_in : in STD_LOGIC;
    gt6_gtxrxp_in : in STD_LOGIC;
    gt1_qplloutclk_in : in STD_LOGIC;
    gt1_qplloutrefclk_in : in STD_LOGIC;
    gt6_rxdfelfhold_i : in STD_LOGIC;
    gt6_rxdfelpmreset_in : in STD_LOGIC;
    gt6_rxpmareset_in : in STD_LOGIC;
    gt6_rxuserrdy_i : in STD_LOGIC;
    gt6_rxusrclk_in : in STD_LOGIC;
    gt6_rxusrclk2_in : in STD_LOGIC;
    gt6_txuserrdy_i : in STD_LOGIC;
    gt6_txusrclk_in : in STD_LOGIC;
    gt6_txusrclk2_in : in STD_LOGIC;
    gt6_drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt6_rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt6_txdata_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gt6_drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtwizard_0_gtwizard_0_GT_17 : entity is "gtwizard_0_GT";
end gtwizard_0_gtwizard_0_GT_17;

architecture STRUCTURE of gtwizard_0_gtwizard_0_GT_17 is
  signal NLW_gtxe2_i_GTREFCLKMONITOR_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_PHYSTATUS_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXBYTEISALIGNED_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXBYTEREALIGN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCDRLOCK_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCHANBONDSEQ_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCHANISALIGNED_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCHANREALIGN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMINITDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMMADET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMSASDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMWAKEDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXDATAVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXELECIDLE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXHEADERVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXOUTCLKPCS_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXPRBSERR_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXQPISENN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXQPISENP_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXRATEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXSTARTOFSEQ_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXCOMFINISH_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXGEARBOXREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXPHINITDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXQPISENN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXQPISENP_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXRATEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_PCSRSVDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_gtxe2_i_RXBUFSTATUS_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_gtxe2_i_RXCHARISCOMMA_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gtxe2_i_RXCHARISK_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gtxe2_i_RXCHBONDO_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtxe2_i_RXCLKCORCNT_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gtxe2_i_RXDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal NLW_gtxe2_i_RXDISPERR_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gtxe2_i_RXHEADER_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_gtxe2_i_RXNOTINTABLE_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gtxe2_i_RXPHMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtxe2_i_RXPHSLIPMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtxe2_i_RXSTATUS_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_gtxe2_i_TSTOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_gtxe2_i_TXBUFSTATUS_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of gtxe2_i : label is "PRIMITIVE";
begin
gtxe2_i: unisim.vcomponents.GTXE2_CHANNEL
    generic map(
      ALIGN_COMMA_DOUBLE => "FALSE",
      ALIGN_COMMA_ENABLE => B"1111111111",
      ALIGN_COMMA_WORD => 1,
      ALIGN_MCOMMA_DET => "TRUE",
      ALIGN_MCOMMA_VALUE => B"1010000011",
      ALIGN_PCOMMA_DET => "TRUE",
      ALIGN_PCOMMA_VALUE => B"0101111100",
      CBCC_DATA_SOURCE_SEL => "ENCODED",
      CHAN_BOND_KEEP_ALIGN => "FALSE",
      CHAN_BOND_MAX_SKEW => 1,
      CHAN_BOND_SEQ_1_1 => B"0000000000",
      CHAN_BOND_SEQ_1_2 => B"0000000000",
      CHAN_BOND_SEQ_1_3 => B"0000000000",
      CHAN_BOND_SEQ_1_4 => B"0000000000",
      CHAN_BOND_SEQ_1_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_1 => B"0000000000",
      CHAN_BOND_SEQ_2_2 => B"0000000000",
      CHAN_BOND_SEQ_2_3 => B"0000000000",
      CHAN_BOND_SEQ_2_4 => B"0000000000",
      CHAN_BOND_SEQ_2_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_USE => "FALSE",
      CHAN_BOND_SEQ_LEN => 1,
      CLK_CORRECT_USE => "FALSE",
      CLK_COR_KEEP_IDLE => "FALSE",
      CLK_COR_MAX_LAT => 19,
      CLK_COR_MIN_LAT => 15,
      CLK_COR_PRECEDENCE => "TRUE",
      CLK_COR_REPEAT_WAIT => 0,
      CLK_COR_SEQ_1_1 => B"0100000000",
      CLK_COR_SEQ_1_2 => B"0000000000",
      CLK_COR_SEQ_1_3 => B"0000000000",
      CLK_COR_SEQ_1_4 => B"0000000000",
      CLK_COR_SEQ_1_ENABLE => B"1111",
      CLK_COR_SEQ_2_1 => B"0100000000",
      CLK_COR_SEQ_2_2 => B"0000000000",
      CLK_COR_SEQ_2_3 => B"0000000000",
      CLK_COR_SEQ_2_4 => B"0000000000",
      CLK_COR_SEQ_2_ENABLE => B"1111",
      CLK_COR_SEQ_2_USE => "FALSE",
      CLK_COR_SEQ_LEN => 1,
      CPLL_CFG => X"BC07DC",
      CPLL_FBDIV => 4,
      CPLL_FBDIV_45 => 4,
      CPLL_INIT_CFG => X"00001E",
      CPLL_LOCK_CFG => X"01E8",
      CPLL_REFCLK_DIV => 1,
      DEC_MCOMMA_DETECT => "FALSE",
      DEC_PCOMMA_DETECT => "FALSE",
      DEC_VALID_COMMA_ONLY => "FALSE",
      DMONITOR_CFG => X"000A00",
      ES_CONTROL => B"000000",
      ES_ERRDET_EN => "FALSE",
      ES_EYE_SCAN_EN => "TRUE",
      ES_HORZ_OFFSET => X"000",
      ES_PMA_CFG => B"0000000000",
      ES_PRESCALE => B"00000",
      ES_QUALIFIER => X"00000000000000000000",
      ES_QUAL_MASK => X"00000000000000000000",
      ES_SDATA_MASK => X"00000000000000000000",
      ES_VERT_OFFSET => B"000000000",
      FTS_DESKEW_SEQ_ENABLE => B"1111",
      FTS_LANE_DESKEW_CFG => B"1111",
      FTS_LANE_DESKEW_EN => "FALSE",
      GEARBOX_MODE => B"000",
      IS_CPLLLOCKDETCLK_INVERTED => '0',
      IS_DRPCLK_INVERTED => '0',
      IS_GTGREFCLK_INVERTED => '0',
      IS_RXUSRCLK2_INVERTED => '0',
      IS_RXUSRCLK_INVERTED => '0',
      IS_TXPHDLYTSTCLK_INVERTED => '0',
      IS_TXUSRCLK2_INVERTED => '0',
      IS_TXUSRCLK_INVERTED => '0',
      OUTREFCLK_SEL_INV => B"11",
      PCS_PCIE_EN => "FALSE",
      PCS_RSVD_ATTR => X"000000000000",
      PD_TRANS_TIME_FROM_P2 => X"03C",
      PD_TRANS_TIME_NONE_P2 => X"3C",
      PD_TRANS_TIME_TO_P2 => X"64",
      PMA_RSV => X"00018480",
      PMA_RSV2 => X"2050",
      PMA_RSV3 => B"00",
      PMA_RSV4 => X"00000000",
      RXBUFRESET_TIME => B"00001",
      RXBUF_ADDR_MODE => "FAST",
      RXBUF_EIDLE_HI_CNT => B"1000",
      RXBUF_EIDLE_LO_CNT => B"0000",
      RXBUF_EN => "TRUE",
      RXBUF_RESET_ON_CB_CHANGE => "TRUE",
      RXBUF_RESET_ON_COMMAALIGN => "FALSE",
      RXBUF_RESET_ON_EIDLE => "FALSE",
      RXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      RXBUF_THRESH_OVFLW => 61,
      RXBUF_THRESH_OVRD => "FALSE",
      RXBUF_THRESH_UNDFLW => 4,
      RXCDRFREQRESET_TIME => B"00001",
      RXCDRPHRESET_TIME => B"00001",
      RXCDR_CFG => X"03000023FF40100020",
      RXCDR_FR_RESET_ON_EIDLE => '0',
      RXCDR_HOLD_DURING_EIDLE => '0',
      RXCDR_LOCK_CFG => B"010101",
      RXCDR_PH_RESET_ON_EIDLE => '0',
      RXDFELPMRESET_TIME => B"0001111",
      RXDLY_CFG => X"001F",
      RXDLY_LCFG => X"030",
      RXDLY_TAP_CFG => X"0000",
      RXGEARBOX_EN => "FALSE",
      RXISCANRESET_TIME => B"00001",
      RXLPM_HF_CFG => B"00000011110000",
      RXLPM_LF_CFG => B"00000011110000",
      RXOOB_CFG => B"0000110",
      RXOUT_DIV => 4,
      RXPCSRESET_TIME => B"00001",
      RXPHDLY_CFG => X"084020",
      RXPH_CFG => X"000000",
      RXPH_MONITOR_SEL => B"00000",
      RXPMARESET_TIME => B"00011",
      RXPRBS_ERR_LOOPBACK => '0',
      RXSLIDE_AUTO_WAIT => 7,
      RXSLIDE_MODE => "OFF",
      RX_BIAS_CFG => B"000000000100",
      RX_BUFFER_CFG => B"000000",
      RX_CLK25_DIV => 7,
      RX_CLKMUX_PD => '1',
      RX_CM_SEL => B"11",
      RX_CM_TRIM => B"010",
      RX_DATA_WIDTH => 32,
      RX_DDI_SEL => B"000000",
      RX_DEBUG_CFG => B"000000000000",
      RX_DEFER_RESET_BUF_EN => "TRUE",
      RX_DFE_GAIN_CFG => X"020FEA",
      RX_DFE_H2_CFG => B"000000000000",
      RX_DFE_H3_CFG => B"000001000000",
      RX_DFE_H4_CFG => B"00011110000",
      RX_DFE_H5_CFG => B"00011100000",
      RX_DFE_KL_CFG => B"0000011111110",
      RX_DFE_KL_CFG2 => X"301148AC",
      RX_DFE_LPM_CFG => X"0954",
      RX_DFE_LPM_HOLD_DURING_EIDLE => '0',
      RX_DFE_UT_CFG => B"10001111000000000",
      RX_DFE_VP_CFG => B"00011111100000011",
      RX_DFE_XYD_CFG => B"0000000000000",
      RX_DISPERR_SEQ_MATCH => "FALSE",
      RX_INT_DATAWIDTH => 1,
      RX_OS_CFG => B"0000010000000",
      RX_SIG_VALID_DLY => 10,
      RX_XCLK_SEL => "RXREC",
      SAS_MAX_COM => 64,
      SAS_MIN_COM => 36,
      SATA_BURST_SEQ_LEN => B"0101",
      SATA_BURST_VAL => B"100",
      SATA_CPLL_CFG => "VCO_3000MHZ",
      SATA_EIDLE_VAL => B"100",
      SATA_MAX_BURST => 8,
      SATA_MAX_INIT => 21,
      SATA_MAX_WAKE => 7,
      SATA_MIN_BURST => 4,
      SATA_MIN_INIT => 12,
      SATA_MIN_WAKE => 4,
      SHOW_REALIGN_COMMA => "TRUE",
      SIM_CPLLREFCLK_SEL => B"010",
      SIM_RECEIVER_DETECT_PASS => "TRUE",
      SIM_RESET_SPEEDUP => "TRUE",
      SIM_TX_EIDLE_DRIVE_LEVEL => "X",
      SIM_VERSION => "4.0",
      TERM_RCAL_CFG => B"10000",
      TERM_RCAL_OVRD => '0',
      TRANS_TIME_RATE => X"0E",
      TST_RSV => X"00000000",
      TXBUF_EN => "TRUE",
      TXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      TXDLY_CFG => X"001F",
      TXDLY_LCFG => X"030",
      TXDLY_TAP_CFG => X"0000",
      TXGEARBOX_EN => "FALSE",
      TXOUT_DIV => 4,
      TXPCSRESET_TIME => B"00001",
      TXPHDLY_CFG => X"084020",
      TXPH_CFG => X"0780",
      TXPH_MONITOR_SEL => B"00000",
      TXPMARESET_TIME => B"00001",
      TX_CLK25_DIV => 7,
      TX_CLKMUX_PD => '1',
      TX_DATA_WIDTH => 32,
      TX_DEEMPH0 => B"00000",
      TX_DEEMPH1 => B"00000",
      TX_DRIVE_MODE => "DIRECT",
      TX_EIDLE_ASSERT_DELAY => B"110",
      TX_EIDLE_DEASSERT_DELAY => B"100",
      TX_INT_DATAWIDTH => 1,
      TX_LOOPBACK_DRIVE_HIZ => "FALSE",
      TX_MAINCURSOR_SEL => '0',
      TX_MARGIN_FULL_0 => B"1001110",
      TX_MARGIN_FULL_1 => B"1001001",
      TX_MARGIN_FULL_2 => B"1000101",
      TX_MARGIN_FULL_3 => B"1000010",
      TX_MARGIN_FULL_4 => B"1000000",
      TX_MARGIN_LOW_0 => B"1000110",
      TX_MARGIN_LOW_1 => B"1000100",
      TX_MARGIN_LOW_2 => B"1000010",
      TX_MARGIN_LOW_3 => B"1000000",
      TX_MARGIN_LOW_4 => B"1000000",
      TX_PREDRIVER_MODE => '0',
      TX_QPI_STATUS_EN => '0',
      TX_RXDETECT_CFG => X"1832",
      TX_RXDETECT_REF => B"100",
      TX_XCLK_SEL => "TXOUT",
      UCODEER_CLR => '0'
    )
        port map (
      CFGRESET => '0',
      CLKRSVD(3 downto 0) => B"0000",
      CPLLFBCLKLOST => gt6_cpllfbclklost_out,
      CPLLLOCK => gt6_cplllock_out,
      CPLLLOCKDETCLK => gt6_cplllockdetclk_in,
      CPLLLOCKEN => '1',
      CPLLPD => gt0_cpllpd_i,
      CPLLREFCLKLOST => gt6_cpllrefclklost_i,
      CPLLREFCLKSEL(2 downto 0) => B"010",
      CPLLRESET => gt6_cpllreset_i_6,
      DMONITOROUT(7 downto 0) => gt6_dmonitorout_out(7 downto 0),
      DRPADDR(8 downto 0) => gt6_drpaddr_in(8 downto 0),
      DRPCLK => gt6_drpclk_in,
      DRPDI(15 downto 0) => gt6_drpdi_in(15 downto 0),
      DRPDO(15 downto 0) => gt6_drpdo_out(15 downto 0),
      DRPEN => gt6_drpen_in,
      DRPRDY => gt6_drprdy_out,
      DRPWE => gt6_drpwe_in,
      EYESCANDATAERROR => gt6_eyescandataerror_out,
      EYESCANMODE => '0',
      EYESCANRESET => gt6_eyescanreset_in,
      EYESCANTRIGGER => gt6_eyescantrigger_in,
      GTGREFCLK => '0',
      GTNORTHREFCLK0 => '0',
      GTNORTHREFCLK1 => '0',
      GTREFCLK0 => gt6_gtrefclk0_in,
      GTREFCLK1 => gt6_gtrefclk1_in,
      GTREFCLKMONITOR => NLW_gtxe2_i_GTREFCLKMONITOR_UNCONNECTED,
      GTRESETSEL => '0',
      GTRSVD(15 downto 0) => B"0000000000000000",
      GTRXRESET => gt6_cpllfbclklost_out_0(0),
      GTSOUTHREFCLK0 => '0',
      GTSOUTHREFCLK1 => '0',
      GTTXRESET => gt6_gttxreset_i,
      GTXRXN => gt6_gtxrxn_in,
      GTXRXP => gt6_gtxrxp_in,
      GTXTXN => gt6_gtxtxn_out,
      GTXTXP => gt6_gtxtxp_out,
      LOOPBACK(2 downto 0) => B"000",
      PCSRSVDIN(15 downto 0) => B"0000000000000000",
      PCSRSVDIN2(4 downto 0) => B"00000",
      PCSRSVDOUT(15 downto 0) => NLW_gtxe2_i_PCSRSVDOUT_UNCONNECTED(15 downto 0),
      PHYSTATUS => NLW_gtxe2_i_PHYSTATUS_UNCONNECTED,
      PMARSVDIN(4 downto 0) => B"00000",
      PMARSVDIN2(4 downto 0) => B"00000",
      QPLLCLK => gt1_qplloutclk_in,
      QPLLREFCLK => gt1_qplloutrefclk_in,
      RESETOVRD => '0',
      RX8B10BEN => '0',
      RXBUFRESET => '0',
      RXBUFSTATUS(2 downto 0) => NLW_gtxe2_i_RXBUFSTATUS_UNCONNECTED(2 downto 0),
      RXBYTEISALIGNED => NLW_gtxe2_i_RXBYTEISALIGNED_UNCONNECTED,
      RXBYTEREALIGN => NLW_gtxe2_i_RXBYTEREALIGN_UNCONNECTED,
      RXCDRFREQRESET => '0',
      RXCDRHOLD => '0',
      RXCDRLOCK => NLW_gtxe2_i_RXCDRLOCK_UNCONNECTED,
      RXCDROVRDEN => '0',
      RXCDRRESET => '0',
      RXCDRRESETRSV => '0',
      RXCHANBONDSEQ => NLW_gtxe2_i_RXCHANBONDSEQ_UNCONNECTED,
      RXCHANISALIGNED => NLW_gtxe2_i_RXCHANISALIGNED_UNCONNECTED,
      RXCHANREALIGN => NLW_gtxe2_i_RXCHANREALIGN_UNCONNECTED,
      RXCHARISCOMMA(7 downto 0) => NLW_gtxe2_i_RXCHARISCOMMA_UNCONNECTED(7 downto 0),
      RXCHARISK(7 downto 0) => NLW_gtxe2_i_RXCHARISK_UNCONNECTED(7 downto 0),
      RXCHBONDEN => '0',
      RXCHBONDI(4 downto 0) => B"00000",
      RXCHBONDLEVEL(2 downto 0) => B"000",
      RXCHBONDMASTER => '0',
      RXCHBONDO(4 downto 0) => NLW_gtxe2_i_RXCHBONDO_UNCONNECTED(4 downto 0),
      RXCHBONDSLAVE => '0',
      RXCLKCORCNT(1 downto 0) => NLW_gtxe2_i_RXCLKCORCNT_UNCONNECTED(1 downto 0),
      RXCOMINITDET => NLW_gtxe2_i_RXCOMINITDET_UNCONNECTED,
      RXCOMMADET => NLW_gtxe2_i_RXCOMMADET_UNCONNECTED,
      RXCOMMADETEN => '0',
      RXCOMSASDET => NLW_gtxe2_i_RXCOMSASDET_UNCONNECTED,
      RXCOMWAKEDET => NLW_gtxe2_i_RXCOMWAKEDET_UNCONNECTED,
      RXDATA(63 downto 32) => NLW_gtxe2_i_RXDATA_UNCONNECTED(63 downto 32),
      RXDATA(31 downto 0) => gt6_rxdata_out(31 downto 0),
      RXDATAVALID => NLW_gtxe2_i_RXDATAVALID_UNCONNECTED,
      RXDDIEN => '0',
      RXDFEAGCHOLD => gt6_rxdfelfhold_i,
      RXDFEAGCOVRDEN => '0',
      RXDFECM1EN => '0',
      RXDFELFHOLD => gt6_rxdfelfhold_i,
      RXDFELFOVRDEN => '1',
      RXDFELPMRESET => gt6_rxdfelpmreset_in,
      RXDFETAP2HOLD => '0',
      RXDFETAP2OVRDEN => '0',
      RXDFETAP3HOLD => '0',
      RXDFETAP3OVRDEN => '0',
      RXDFETAP4HOLD => '0',
      RXDFETAP4OVRDEN => '0',
      RXDFETAP5HOLD => '0',
      RXDFETAP5OVRDEN => '0',
      RXDFEUTHOLD => '0',
      RXDFEUTOVRDEN => '0',
      RXDFEVPHOLD => '0',
      RXDFEVPOVRDEN => '0',
      RXDFEVSEN => '0',
      RXDFEXYDEN => '1',
      RXDFEXYDHOLD => '0',
      RXDFEXYDOVRDEN => '0',
      RXDISPERR(7 downto 0) => NLW_gtxe2_i_RXDISPERR_UNCONNECTED(7 downto 0),
      RXDLYBYPASS => '1',
      RXDLYEN => '0',
      RXDLYOVRDEN => '0',
      RXDLYSRESET => '0',
      RXDLYSRESETDONE => NLW_gtxe2_i_RXDLYSRESETDONE_UNCONNECTED,
      RXELECIDLE => NLW_gtxe2_i_RXELECIDLE_UNCONNECTED,
      RXELECIDLEMODE(1 downto 0) => B"11",
      RXGEARBOXSLIP => '0',
      RXHEADER(2 downto 0) => NLW_gtxe2_i_RXHEADER_UNCONNECTED(2 downto 0),
      RXHEADERVALID => NLW_gtxe2_i_RXHEADERVALID_UNCONNECTED,
      RXLPMEN => '0',
      RXLPMHFHOLD => '0',
      RXLPMHFOVRDEN => '0',
      RXLPMLFHOLD => '0',
      RXLPMLFKLOVRDEN => '0',
      RXMCOMMAALIGNEN => '0',
      RXMONITOROUT(6 downto 0) => gt6_rxmonitorout_out(6 downto 0),
      RXMONITORSEL(1 downto 0) => gt6_rxmonitorsel_in(1 downto 0),
      RXNOTINTABLE(7 downto 0) => NLW_gtxe2_i_RXNOTINTABLE_UNCONNECTED(7 downto 0),
      RXOOBRESET => '0',
      RXOSHOLD => '0',
      RXOSOVRDEN => '0',
      RXOUTCLK => gt6_rxoutclk_out,
      RXOUTCLKFABRIC => gt6_rxoutclkfabric_out,
      RXOUTCLKPCS => NLW_gtxe2_i_RXOUTCLKPCS_UNCONNECTED,
      RXOUTCLKSEL(2 downto 0) => B"010",
      RXPCOMMAALIGNEN => '0',
      RXPCSRESET => '0',
      RXPD(1 downto 0) => B"00",
      RXPHALIGN => '0',
      RXPHALIGNDONE => NLW_gtxe2_i_RXPHALIGNDONE_UNCONNECTED,
      RXPHALIGNEN => '0',
      RXPHDLYPD => '0',
      RXPHDLYRESET => '0',
      RXPHMONITOR(4 downto 0) => NLW_gtxe2_i_RXPHMONITOR_UNCONNECTED(4 downto 0),
      RXPHOVRDEN => '0',
      RXPHSLIPMONITOR(4 downto 0) => NLW_gtxe2_i_RXPHSLIPMONITOR_UNCONNECTED(4 downto 0),
      RXPMARESET => gt6_rxpmareset_in,
      RXPOLARITY => '0',
      RXPRBSCNTRESET => '0',
      RXPRBSERR => NLW_gtxe2_i_RXPRBSERR_UNCONNECTED,
      RXPRBSSEL(2 downto 0) => B"000",
      RXQPIEN => '0',
      RXQPISENN => NLW_gtxe2_i_RXQPISENN_UNCONNECTED,
      RXQPISENP => NLW_gtxe2_i_RXQPISENP_UNCONNECTED,
      RXRATE(2 downto 0) => B"000",
      RXRATEDONE => NLW_gtxe2_i_RXRATEDONE_UNCONNECTED,
      RXRESETDONE => gt6_rxresetdone_out,
      RXSLIDE => '0',
      RXSTARTOFSEQ => NLW_gtxe2_i_RXSTARTOFSEQ_UNCONNECTED,
      RXSTATUS(2 downto 0) => NLW_gtxe2_i_RXSTATUS_UNCONNECTED(2 downto 0),
      RXSYSCLKSEL(1 downto 0) => B"00",
      RXUSERRDY => gt6_rxuserrdy_i,
      RXUSRCLK => gt6_rxusrclk_in,
      RXUSRCLK2 => gt6_rxusrclk2_in,
      RXVALID => NLW_gtxe2_i_RXVALID_UNCONNECTED,
      SETERRSTATUS => '0',
      TSTIN(19 downto 0) => B"11111111111111111111",
      TSTOUT(9 downto 0) => NLW_gtxe2_i_TSTOUT_UNCONNECTED(9 downto 0),
      TX8B10BBYPASS(7 downto 0) => B"00000000",
      TX8B10BEN => '0',
      TXBUFDIFFCTRL(2 downto 0) => B"100",
      TXBUFSTATUS(1 downto 0) => NLW_gtxe2_i_TXBUFSTATUS_UNCONNECTED(1 downto 0),
      TXCHARDISPMODE(7 downto 0) => B"00000000",
      TXCHARDISPVAL(7 downto 0) => B"00000000",
      TXCHARISK(7 downto 0) => B"00000000",
      TXCOMFINISH => NLW_gtxe2_i_TXCOMFINISH_UNCONNECTED,
      TXCOMINIT => '0',
      TXCOMSAS => '0',
      TXCOMWAKE => '0',
      TXDATA(63 downto 32) => B"00000000000000000000000000000000",
      TXDATA(31 downto 0) => gt6_txdata_in(31 downto 0),
      TXDEEMPH => '0',
      TXDETECTRX => '0',
      TXDIFFCTRL(3 downto 0) => B"1000",
      TXDIFFPD => '0',
      TXDLYBYPASS => '1',
      TXDLYEN => '0',
      TXDLYHOLD => '0',
      TXDLYOVRDEN => '0',
      TXDLYSRESET => '0',
      TXDLYSRESETDONE => NLW_gtxe2_i_TXDLYSRESETDONE_UNCONNECTED,
      TXDLYUPDOWN => '0',
      TXELECIDLE => '0',
      TXGEARBOXREADY => NLW_gtxe2_i_TXGEARBOXREADY_UNCONNECTED,
      TXHEADER(2 downto 0) => B"000",
      TXINHIBIT => '0',
      TXMAINCURSOR(6 downto 0) => B"0000000",
      TXMARGIN(2 downto 0) => B"000",
      TXOUTCLK => gt6_txoutclk_out,
      TXOUTCLKFABRIC => gt6_txoutclkfabric_out,
      TXOUTCLKPCS => gt6_txoutclkpcs_out,
      TXOUTCLKSEL(2 downto 0) => B"010",
      TXPCSRESET => '0',
      TXPD(1 downto 0) => B"00",
      TXPDELECIDLEMODE => '0',
      TXPHALIGN => '0',
      TXPHALIGNDONE => NLW_gtxe2_i_TXPHALIGNDONE_UNCONNECTED,
      TXPHALIGNEN => '0',
      TXPHDLYPD => '0',
      TXPHDLYRESET => '0',
      TXPHDLYTSTCLK => '0',
      TXPHINIT => '0',
      TXPHINITDONE => NLW_gtxe2_i_TXPHINITDONE_UNCONNECTED,
      TXPHOVRDEN => '0',
      TXPISOPD => '0',
      TXPMARESET => '0',
      TXPOLARITY => '0',
      TXPOSTCURSOR(4 downto 0) => B"00000",
      TXPOSTCURSORINV => '0',
      TXPRBSFORCEERR => '0',
      TXPRBSSEL(2 downto 0) => B"000",
      TXPRECURSOR(4 downto 0) => B"00000",
      TXPRECURSORINV => '0',
      TXQPIBIASEN => '0',
      TXQPISENN => NLW_gtxe2_i_TXQPISENN_UNCONNECTED,
      TXQPISENP => NLW_gtxe2_i_TXQPISENP_UNCONNECTED,
      TXQPISTRONGPDOWN => '0',
      TXQPIWEAKPUP => '0',
      TXRATE(2 downto 0) => B"000",
      TXRATEDONE => NLW_gtxe2_i_TXRATEDONE_UNCONNECTED,
      TXRESETDONE => gt6_txresetdone_out,
      TXSEQUENCE(6 downto 0) => B"0000000",
      TXSTARTSEQ => '0',
      TXSWING => '0',
      TXSYSCLKSEL(1 downto 0) => B"00",
      TXUSERRDY => gt6_txuserrdy_i,
      TXUSRCLK => gt6_txusrclk_in,
      TXUSRCLK2 => gt6_txusrclk2_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtwizard_0_gtwizard_0_cpll_railing is
  port (
    gt0_cpllpd_i : out STD_LOGIC;
    gt0_cpllreset_i_0 : out STD_LOGIC;
    gt1_cpllreset_i_1 : out STD_LOGIC;
    gt2_cpllreset_i_2 : out STD_LOGIC;
    gt3_cpllreset_i_3 : out STD_LOGIC;
    gt4_cpllreset_i_4 : out STD_LOGIC;
    gt5_cpllreset_i_5 : out STD_LOGIC;
    gt6_cpllreset_i_6 : out STD_LOGIC;
    gt0_gtrefclk1_in : in STD_LOGIC;
    gt0_cpllreset_i : in STD_LOGIC;
    gt1_cpllreset_i : in STD_LOGIC;
    gt2_cpllreset_i : in STD_LOGIC;
    gt3_cpllreset_i : in STD_LOGIC;
    gt4_cpllreset_i : in STD_LOGIC;
    gt5_cpllreset_i : in STD_LOGIC;
    gt6_cpllreset_i : in STD_LOGIC
  );
end gtwizard_0_gtwizard_0_cpll_railing;

architecture STRUCTURE of gtwizard_0_gtwizard_0_cpll_railing is
  signal cpll_reset0_i : STD_LOGIC;
  signal \cpllpd_wait_reg[31]_srl32_n_1\ : STD_LOGIC;
  signal \cpllpd_wait_reg[63]_srl32_n_1\ : STD_LOGIC;
  signal \cpllpd_wait_reg[94]_srl31_n_0\ : STD_LOGIC;
  signal \cpllreset_wait_reg[126]_srl31_n_0\ : STD_LOGIC;
  signal \cpllreset_wait_reg[31]_srl32_n_1\ : STD_LOGIC;
  signal \cpllreset_wait_reg[63]_srl32_n_1\ : STD_LOGIC;
  signal \cpllreset_wait_reg[95]_srl32_n_1\ : STD_LOGIC;
  signal refclk_buf_n_0 : STD_LOGIC;
  signal \NLW_cpllpd_wait_reg[31]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllpd_wait_reg[63]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllpd_wait_reg[94]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllreset_wait_reg[126]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllreset_wait_reg[31]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllreset_wait_reg[63]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllreset_wait_reg[95]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \cpllpd_wait_reg[31]_srl32\ : label is "inst/\gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg ";
  attribute srl_name : string;
  attribute srl_name of \cpllpd_wait_reg[31]_srl32\ : label is "inst/\gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32 ";
  attribute srl_bus_name of \cpllpd_wait_reg[63]_srl32\ : label is "inst/\gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg ";
  attribute srl_name of \cpllpd_wait_reg[63]_srl32\ : label is "inst/\gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32 ";
  attribute srl_bus_name of \cpllpd_wait_reg[94]_srl31\ : label is "inst/\gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg ";
  attribute srl_name of \cpllpd_wait_reg[94]_srl31\ : label is "inst/\gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31 ";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \cpllpd_wait_reg[95]\ : label is "no";
  attribute srl_bus_name of \cpllreset_wait_reg[126]_srl31\ : label is "inst/\gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg ";
  attribute srl_name of \cpllreset_wait_reg[126]_srl31\ : label is "inst/\gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31 ";
  attribute equivalent_register_removal of \cpllreset_wait_reg[127]\ : label is "no";
  attribute srl_bus_name of \cpllreset_wait_reg[31]_srl32\ : label is "inst/\gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg ";
  attribute srl_name of \cpllreset_wait_reg[31]_srl32\ : label is "inst/\gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32 ";
  attribute srl_bus_name of \cpllreset_wait_reg[63]_srl32\ : label is "inst/\gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg ";
  attribute srl_name of \cpllreset_wait_reg[63]_srl32\ : label is "inst/\gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32 ";
  attribute srl_bus_name of \cpllreset_wait_reg[95]_srl32\ : label is "inst/\gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg ";
  attribute srl_name of \cpllreset_wait_reg[95]_srl32\ : label is "inst/\gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of gtxe2_i_i_1 : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \gtxe2_i_i_1__0\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \gtxe2_i_i_1__1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \gtxe2_i_i_1__2\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \gtxe2_i_i_1__3\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \gtxe2_i_i_1__4\ : label is "soft_lutpair177";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of refclk_buf : label is "PRIMITIVE";
begin
\cpllpd_wait_reg[31]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"FFFFFFFF"
    )
        port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => refclk_buf_n_0,
      D => '0',
      Q => \NLW_cpllpd_wait_reg[31]_srl32_Q_UNCONNECTED\,
      Q31 => \cpllpd_wait_reg[31]_srl32_n_1\
    );
\cpllpd_wait_reg[63]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"FFFFFFFF"
    )
        port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => refclk_buf_n_0,
      D => \cpllpd_wait_reg[31]_srl32_n_1\,
      Q => \NLW_cpllpd_wait_reg[63]_srl32_Q_UNCONNECTED\,
      Q31 => \cpllpd_wait_reg[63]_srl32_n_1\
    );
\cpllpd_wait_reg[94]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      A(4 downto 0) => B"11110",
      CE => '1',
      CLK => refclk_buf_n_0,
      D => \cpllpd_wait_reg[63]_srl32_n_1\,
      Q => \cpllpd_wait_reg[94]_srl31_n_0\,
      Q31 => \NLW_cpllpd_wait_reg[94]_srl31_Q31_UNCONNECTED\
    );
\cpllpd_wait_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => refclk_buf_n_0,
      CE => '1',
      D => \cpllpd_wait_reg[94]_srl31_n_0\,
      Q => gt0_cpllpd_i,
      R => '0'
    );
\cpllreset_wait_reg[126]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"11110",
      CE => '1',
      CLK => refclk_buf_n_0,
      D => \cpllreset_wait_reg[95]_srl32_n_1\,
      Q => \cpllreset_wait_reg[126]_srl31_n_0\,
      Q31 => \NLW_cpllreset_wait_reg[126]_srl31_Q31_UNCONNECTED\
    );
\cpllreset_wait_reg[127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => refclk_buf_n_0,
      CE => '1',
      D => \cpllreset_wait_reg[126]_srl31_n_0\,
      Q => cpll_reset0_i,
      R => '0'
    );
\cpllreset_wait_reg[31]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"000000FF"
    )
        port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => refclk_buf_n_0,
      D => '0',
      Q => \NLW_cpllreset_wait_reg[31]_srl32_Q_UNCONNECTED\,
      Q31 => \cpllreset_wait_reg[31]_srl32_n_1\
    );
\cpllreset_wait_reg[63]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => refclk_buf_n_0,
      D => \cpllreset_wait_reg[31]_srl32_n_1\,
      Q => \NLW_cpllreset_wait_reg[63]_srl32_Q_UNCONNECTED\,
      Q31 => \cpllreset_wait_reg[63]_srl32_n_1\
    );
\cpllreset_wait_reg[95]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => refclk_buf_n_0,
      D => \cpllreset_wait_reg[63]_srl32_n_1\,
      Q => \NLW_cpllreset_wait_reg[95]_srl32_Q_UNCONNECTED\,
      Q31 => \cpllreset_wait_reg[95]_srl32_n_1\
    );
gtxe2_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cpll_reset0_i,
      I1 => gt0_cpllreset_i,
      O => gt0_cpllreset_i_0
    );
\gtxe2_i_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cpll_reset0_i,
      I1 => gt1_cpllreset_i,
      O => gt1_cpllreset_i_1
    );
\gtxe2_i_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cpll_reset0_i,
      I1 => gt2_cpllreset_i,
      O => gt2_cpllreset_i_2
    );
\gtxe2_i_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cpll_reset0_i,
      I1 => gt3_cpllreset_i,
      O => gt3_cpllreset_i_3
    );
\gtxe2_i_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cpll_reset0_i,
      I1 => gt4_cpllreset_i,
      O => gt4_cpllreset_i_4
    );
\gtxe2_i_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cpll_reset0_i,
      I1 => gt5_cpllreset_i,
      O => gt5_cpllreset_i_5
    );
\gtxe2_i_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cpll_reset0_i,
      I1 => gt6_cpllreset_i,
      O => gt6_cpllreset_i_6
    );
refclk_buf: unisim.vcomponents.BUFH
     port map (
      I => gt0_gtrefclk1_in,
      O => refclk_buf_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtwizard_0_gtwizard_0_sync_block is
  port (
    data_out : out STD_LOGIC;
    gt6_txresetdone_out : in STD_LOGIC;
    sysclk_in : in STD_LOGIC
  );
end gtwizard_0_gtwizard_0_sync_block;

architecture STRUCTURE of gtwizard_0_gtwizard_0_sync_block is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt6_txresetdone_out,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtwizard_0_gtwizard_0_sync_block_18 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_tx_state_reg[3]\ : out STD_LOGIC;
    reset_time_out_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_sequential_tx_state_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_tx_state_reg[0]_0\ : in STD_LOGIC;
    sel : in STD_LOGIC;
    \FSM_sequential_tx_state_reg[3]_i_3__5_0\ : in STD_LOGIC;
    \reset_time_out__0\ : in STD_LOGIC;
    mmcm_lock_reclocked : in STD_LOGIC;
    \FSM_sequential_tx_state_reg[3]_i_3__5_1\ : in STD_LOGIC;
    \FSM_sequential_tx_state_reg[3]_i_3__5_2\ : in STD_LOGIC;
    txresetdone_s3 : in STD_LOGIC;
    \FSM_sequential_tx_state_reg[3]_i_3__5_3\ : in STD_LOGIC;
    gt6_cplllock_out : in STD_LOGIC;
    sysclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtwizard_0_gtwizard_0_sync_block_18 : entity is "gtwizard_0_sync_block";
end gtwizard_0_gtwizard_0_sync_block_18;

architecture STRUCTURE of gtwizard_0_gtwizard_0_sync_block_18 is
  signal \FSM_sequential_tx_state[3]_i_5__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_6__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state_reg[3]_i_3__5_n_0\ : STD_LOGIC;
  signal cplllock_sync : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal reset_time_out : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
\FSM_sequential_tx_state[3]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3300744433007477"
    )
        port map (
      I0 => \FSM_sequential_tx_state_reg[3]_i_3__5_n_0\,
      I1 => Q(0),
      I2 => \FSM_sequential_tx_state_reg[0]\,
      I3 => \FSM_sequential_tx_state_reg[0]_0\,
      I4 => Q(3),
      I5 => sel,
      O => E(0)
    );
\FSM_sequential_tx_state[3]_i_5__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0DFF0D000DFF0DFF"
    )
        port map (
      I0 => \FSM_sequential_tx_state_reg[3]_i_3__5_0\,
      I1 => \reset_time_out__0\,
      I2 => mmcm_lock_reclocked,
      I3 => Q(2),
      I4 => cplllock_sync,
      I5 => \FSM_sequential_tx_state_reg[3]_i_3__5_1\,
      O => \FSM_sequential_tx_state[3]_i_5__5_n_0\
    );
\FSM_sequential_tx_state[3]_i_6__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D0D00000D0D00FF"
    )
        port map (
      I0 => \FSM_sequential_tx_state_reg[3]_i_3__5_2\,
      I1 => \reset_time_out__0\,
      I2 => txresetdone_s3,
      I3 => \FSM_sequential_tx_state_reg[3]_i_3__5_3\,
      I4 => Q(2),
      I5 => cplllock_sync,
      O => \FSM_sequential_tx_state[3]_i_6__5_n_0\
    );
\FSM_sequential_tx_state_reg[3]_i_3__5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \FSM_sequential_tx_state[3]_i_5__5_n_0\,
      I1 => \FSM_sequential_tx_state[3]_i_6__5_n_0\,
      O => \FSM_sequential_tx_state_reg[3]_i_3__5_n_0\,
      S => Q(1)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt6_cplllock_out,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync5,
      Q => cplllock_sync,
      R => '0'
    );
\reset_time_out_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFAA202020AA"
    )
        port map (
      I0 => reset_time_out,
      I1 => Q(3),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(1),
      I5 => \reset_time_out__0\,
      O => \FSM_sequential_tx_state_reg[3]\
    );
\reset_time_out_i_2__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08BF08BB"
    )
        port map (
      I0 => reset_time_out_reg,
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(3),
      I4 => cplllock_sync,
      O => reset_time_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtwizard_0_gtwizard_0_sync_block_19 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    mmcm_lock_reclocked_reg : out STD_LOGIC;
    mmcm_lock_reclocked : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    mmcm_lock_reclocked_reg_0 : in STD_LOGIC;
    sysclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtwizard_0_gtwizard_0_sync_block_19 : entity is "gtwizard_0_sync_block";
end gtwizard_0_gtwizard_0_sync_block_19;

architecture STRUCTURE of gtwizard_0_gtwizard_0_sync_block_19 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal mmcm_lock_i : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => '1',
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync5,
      Q => mmcm_lock_i,
      R => '0'
    );
\mmcm_lock_count[7]_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mmcm_lock_i,
      O => SR(0)
    );
\mmcm_lock_reclocked_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA00000000"
    )
        port map (
      I0 => mmcm_lock_reclocked,
      I1 => Q(2),
      I2 => Q(0),
      I3 => mmcm_lock_reclocked_reg_0,
      I4 => Q(1),
      I5 => mmcm_lock_i,
      O => mmcm_lock_reclocked_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtwizard_0_gtwizard_0_sync_block_20 is
  port (
    data_out : out STD_LOGIC;
    gt6_rxresetdone_out : in STD_LOGIC;
    sysclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtwizard_0_gtwizard_0_sync_block_20 : entity is "gtwizard_0_sync_block";
end gtwizard_0_gtwizard_0_sync_block_20;

architecture STRUCTURE of gtwizard_0_gtwizard_0_sync_block_20 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt6_rxresetdone_out,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtwizard_0_gtwizard_0_sync_block_21 is
  port (
    \FSM_sequential_rx_state_reg[0]\ : out STD_LOGIC;
    data_out : out STD_LOGIC;
    \FSM_sequential_rx_state_reg[3]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_sequential_rx_state_reg[0]_0\ : in STD_LOGIC;
    adapt_count_reset_reg : in STD_LOGIC;
    gt6_cplllock_out : in STD_LOGIC;
    sysclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtwizard_0_gtwizard_0_sync_block_21 : entity is "gtwizard_0_sync_block";
end gtwizard_0_gtwizard_0_sync_block_21;

architecture STRUCTURE of gtwizard_0_gtwizard_0_sync_block_21 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
  data_out <= \^data_out\;
\FSM_sequential_rx_state[3]_i_5__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5500550055005700"
    )
        port map (
      I0 => Q(0),
      I1 => \FSM_sequential_rx_state_reg[0]_0\,
      I2 => \^data_out\,
      I3 => Q(1),
      I4 => Q(3),
      I5 => Q(2),
      O => \FSM_sequential_rx_state_reg[0]\
    );
\adapt_count_reset_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00000404"
    )
        port map (
      I0 => Q(3),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^data_out\,
      I4 => Q(2),
      I5 => adapt_count_reset_reg,
      O => \FSM_sequential_rx_state_reg[3]\
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt6_cplllock_out,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtwizard_0_gtwizard_0_sync_block_22 is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_rx_state_reg[3]\ : out STD_LOGIC;
    \FSM_sequential_rx_state_reg[3]_0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_sequential_rx_state_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[0]_0\ : in STD_LOGIC;
    reset_time_out_reg : in STD_LOGIC;
    rx_fsm_reset_done_int_reg : in STD_LOGIC;
    time_out_wait_bypass_s3 : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[3]_1\ : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[3]_2\ : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[0]_1\ : in STD_LOGIC;
    sel : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[0]_2\ : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[0]_3\ : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[1]\ : in STD_LOGIC;
    dont_reset_on_data_error_in : in STD_LOGIC;
    data_out : in STD_LOGIC;
    reset_time_out_reg_0 : in STD_LOGIC;
    reset_time_out_reg_1 : in STD_LOGIC;
    reset_time_out_reg_2 : in STD_LOGIC;
    gt6_rx_fsm_reset_done_out : in STD_LOGIC;
    gt6_data_valid_in : in STD_LOGIC;
    sysclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtwizard_0_gtwizard_0_sync_block_22 : entity is "gtwizard_0_sync_block";
end gtwizard_0_gtwizard_0_sync_block_22;

architecture STRUCTURE of gtwizard_0_gtwizard_0_sync_block_22 is
  signal \FSM_sequential_rx_state[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_3__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_7__5_n_0\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal data_valid_sync : STD_LOGIC;
  signal \reset_time_out_i_3__12_n_0\ : STD_LOGIC;
  signal rx_fsm_reset_done_int : STD_LOGIC;
  signal \rx_fsm_reset_done_int_i_3__5_n_0\ : STD_LOGIC;
  signal \rx_fsm_reset_done_int_i_4__5_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_rx_state[3]_i_7__5\ : label is "soft_lutpair153";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute SOFT_HLUTNM of \rx_fsm_reset_done_int_i_4__5\ : label is "soft_lutpair153";
begin
\FSM_sequential_rx_state[0]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \FSM_sequential_rx_state[1]_i_2__2_n_0\,
      I1 => Q(3),
      I2 => \FSM_sequential_rx_state_reg[0]\,
      I3 => \FSM_sequential_rx_state_reg[0]_0\,
      O => D(0)
    );
\FSM_sequential_rx_state[1]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B88BBBB"
    )
        port map (
      I0 => \FSM_sequential_rx_state[1]_i_2__2_n_0\,
      I1 => Q(3),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \FSM_sequential_rx_state_reg[0]_0\,
      O => D(1)
    );
\FSM_sequential_rx_state[1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFB0000"
    )
        port map (
      I0 => reset_time_out_reg,
      I1 => \FSM_sequential_rx_state_reg[1]\,
      I2 => dont_reset_on_data_error_in,
      I3 => data_valid_sync,
      I4 => Q(0),
      I5 => \FSM_sequential_rx_state_reg[3]_1\,
      O => \FSM_sequential_rx_state[1]_i_2__2_n_0\
    );
\FSM_sequential_rx_state[3]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABBBBBAAABAAAB"
    )
        port map (
      I0 => \FSM_sequential_rx_state[3]_i_3__5_n_0\,
      I1 => \FSM_sequential_rx_state_reg[0]_1\,
      I2 => sel,
      I3 => Q(0),
      I4 => \FSM_sequential_rx_state_reg[0]_2\,
      I5 => \FSM_sequential_rx_state_reg[0]_3\,
      O => E(0)
    );
\FSM_sequential_rx_state[3]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFABFFFFFFAB0000"
    )
        port map (
      I0 => \FSM_sequential_rx_state[3]_i_7__5_n_0\,
      I1 => time_out_wait_bypass_s3,
      I2 => Q(0),
      I3 => \FSM_sequential_rx_state_reg[3]_1\,
      I4 => Q(3),
      I5 => \FSM_sequential_rx_state_reg[3]_2\,
      O => D(2)
    );
\FSM_sequential_rx_state[3]_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CC4"
    )
        port map (
      I0 => \FSM_sequential_rx_state[3]_i_7__5_n_0\,
      I1 => Q(3),
      I2 => data_valid_sync,
      I3 => Q(1),
      O => \FSM_sequential_rx_state[3]_i_3__5_n_0\
    );
\FSM_sequential_rx_state[3]_i_7__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA8AA"
    )
        port map (
      I0 => Q(0),
      I1 => data_valid_sync,
      I2 => dont_reset_on_data_error_in,
      I3 => \FSM_sequential_rx_state_reg[1]\,
      I4 => reset_time_out_reg,
      O => \FSM_sequential_rx_state[3]_i_7__5_n_0\
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt6_data_valid_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync5,
      Q => data_valid_sync,
      R => '0'
    );
\reset_time_out_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00DFFFFF00DF0000"
    )
        port map (
      I0 => Q(3),
      I1 => data_valid_sync,
      I2 => reset_time_out_reg_1,
      I3 => \reset_time_out_i_3__12_n_0\,
      I4 => reset_time_out_reg_2,
      I5 => reset_time_out_reg,
      O => \FSM_sequential_rx_state_reg[3]\
    );
\reset_time_out_i_3__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888880000FF0C"
    )
        port map (
      I0 => data_valid_sync,
      I1 => Q(1),
      I2 => data_out,
      I3 => Q(2),
      I4 => reset_time_out_reg_0,
      I5 => Q(3),
      O => \reset_time_out_i_3__12_n_0\
    );
\rx_fsm_reset_done_int_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => rx_fsm_reset_done_int,
      I1 => \rx_fsm_reset_done_int_i_3__5_n_0\,
      I2 => Q(3),
      I3 => Q(2),
      I4 => gt6_rx_fsm_reset_done_out,
      O => \FSM_sequential_rx_state_reg[3]_0\
    );
\rx_fsm_reset_done_int_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => rx_fsm_reset_done_int_reg,
      I3 => reset_time_out_reg,
      I4 => data_valid_sync,
      O => rx_fsm_reset_done_int
    );
\rx_fsm_reset_done_int_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00004F4FFFF00000"
    )
        port map (
      I0 => reset_time_out_reg,
      I1 => rx_fsm_reset_done_int_reg,
      I2 => data_valid_sync,
      I3 => \rx_fsm_reset_done_int_i_4__5_n_0\,
      I4 => Q(0),
      I5 => Q(1),
      O => \rx_fsm_reset_done_int_i_3__5_n_0\
    );
\rx_fsm_reset_done_int_i_4__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => reset_time_out_reg,
      I1 => \FSM_sequential_rx_state_reg[1]\,
      I2 => dont_reset_on_data_error_in,
      I3 => data_valid_sync,
      O => \rx_fsm_reset_done_int_i_4__5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtwizard_0_gtwizard_0_sync_block_23 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    mmcm_lock_reclocked_reg : out STD_LOGIC;
    mmcm_lock_reclocked : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    mmcm_lock_reclocked_reg_0 : in STD_LOGIC;
    sysclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtwizard_0_gtwizard_0_sync_block_23 : entity is "gtwizard_0_sync_block";
end gtwizard_0_gtwizard_0_sync_block_23;

architecture STRUCTURE of gtwizard_0_gtwizard_0_sync_block_23 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal mmcm_lock_i : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => '1',
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync5,
      Q => mmcm_lock_i,
      R => '0'
    );
\mmcm_lock_count[7]_i_1__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mmcm_lock_i,
      O => SR(0)
    );
\mmcm_lock_reclocked_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA00000000"
    )
        port map (
      I0 => mmcm_lock_reclocked,
      I1 => Q(2),
      I2 => Q(0),
      I3 => mmcm_lock_reclocked_reg_0,
      I4 => Q(1),
      I5 => mmcm_lock_i,
      O => mmcm_lock_reclocked_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtwizard_0_gtwizard_0_sync_block_24 is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    gt6_rxusrclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtwizard_0_gtwizard_0_sync_block_24 : entity is "gtwizard_0_sync_block";
end gtwizard_0_gtwizard_0_sync_block_24;

architecture STRUCTURE of gtwizard_0_gtwizard_0_sync_block_24 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt6_rxusrclk_in,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt6_rxusrclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt6_rxusrclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt6_rxusrclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt6_rxusrclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt6_rxusrclk_in,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtwizard_0_gtwizard_0_sync_block_25 is
  port (
    data_out : out STD_LOGIC;
    gt6_rx_fsm_reset_done_out : in STD_LOGIC;
    gt6_rxusrclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtwizard_0_gtwizard_0_sync_block_25 : entity is "gtwizard_0_sync_block";
end gtwizard_0_gtwizard_0_sync_block_25;

architecture STRUCTURE of gtwizard_0_gtwizard_0_sync_block_25 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt6_rxusrclk_in,
      CE => '1',
      D => gt6_rx_fsm_reset_done_out,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt6_rxusrclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt6_rxusrclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt6_rxusrclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt6_rxusrclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt6_rxusrclk_in,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtwizard_0_gtwizard_0_sync_block_26 is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    sysclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtwizard_0_gtwizard_0_sync_block_26 : entity is "gtwizard_0_sync_block";
end gtwizard_0_gtwizard_0_sync_block_26;

architecture STRUCTURE of gtwizard_0_gtwizard_0_sync_block_26 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtwizard_0_gtwizard_0_sync_block_27 is
  port (
    data_out : out STD_LOGIC;
    gt5_txresetdone_out : in STD_LOGIC;
    sysclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtwizard_0_gtwizard_0_sync_block_27 : entity is "gtwizard_0_sync_block";
end gtwizard_0_gtwizard_0_sync_block_27;

architecture STRUCTURE of gtwizard_0_gtwizard_0_sync_block_27 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt5_txresetdone_out,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtwizard_0_gtwizard_0_sync_block_28 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_tx_state_reg[3]\ : out STD_LOGIC;
    reset_time_out_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_sequential_tx_state_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_tx_state_reg[0]_0\ : in STD_LOGIC;
    sel : in STD_LOGIC;
    txresetdone_s3 : in STD_LOGIC;
    \reset_time_out__0\ : in STD_LOGIC;
    \FSM_sequential_tx_state_reg[3]_i_3__4_0\ : in STD_LOGIC;
    \FSM_sequential_tx_state_reg[3]_i_3__4_1\ : in STD_LOGIC;
    \FSM_sequential_tx_state_reg[3]_i_3__4_2\ : in STD_LOGIC;
    mmcm_lock_reclocked : in STD_LOGIC;
    \FSM_sequential_tx_state_reg[3]_i_3__4_3\ : in STD_LOGIC;
    gt5_cplllock_out : in STD_LOGIC;
    sysclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtwizard_0_gtwizard_0_sync_block_28 : entity is "gtwizard_0_sync_block";
end gtwizard_0_gtwizard_0_sync_block_28;

architecture STRUCTURE of gtwizard_0_gtwizard_0_sync_block_28 is
  signal \FSM_sequential_tx_state[3]_i_5__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_6__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state_reg[3]_i_3__4_n_0\ : STD_LOGIC;
  signal cplllock_sync : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal reset_time_out : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
\FSM_sequential_tx_state[3]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3300744433007477"
    )
        port map (
      I0 => \FSM_sequential_tx_state_reg[3]_i_3__4_n_0\,
      I1 => Q(0),
      I2 => \FSM_sequential_tx_state_reg[0]\,
      I3 => \FSM_sequential_tx_state_reg[0]_0\,
      I4 => Q(3),
      I5 => sel,
      O => E(0)
    );
\FSM_sequential_tx_state[3]_i_5__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0DFF0D000DFF0DFF"
    )
        port map (
      I0 => \FSM_sequential_tx_state_reg[3]_i_3__4_2\,
      I1 => \reset_time_out__0\,
      I2 => mmcm_lock_reclocked,
      I3 => Q(2),
      I4 => cplllock_sync,
      I5 => \FSM_sequential_tx_state_reg[3]_i_3__4_3\,
      O => \FSM_sequential_tx_state[3]_i_5__4_n_0\
    );
\FSM_sequential_tx_state[3]_i_6__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45004500450045FF"
    )
        port map (
      I0 => txresetdone_s3,
      I1 => \reset_time_out__0\,
      I2 => \FSM_sequential_tx_state_reg[3]_i_3__4_0\,
      I3 => Q(2),
      I4 => cplllock_sync,
      I5 => \FSM_sequential_tx_state_reg[3]_i_3__4_1\,
      O => \FSM_sequential_tx_state[3]_i_6__4_n_0\
    );
\FSM_sequential_tx_state_reg[3]_i_3__4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \FSM_sequential_tx_state[3]_i_5__4_n_0\,
      I1 => \FSM_sequential_tx_state[3]_i_6__4_n_0\,
      O => \FSM_sequential_tx_state_reg[3]_i_3__4_n_0\,
      S => Q(1)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt5_cplllock_out,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync5,
      Q => cplllock_sync,
      R => '0'
    );
\reset_time_out_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFAA202020AA"
    )
        port map (
      I0 => reset_time_out,
      I1 => Q(3),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(1),
      I5 => \reset_time_out__0\,
      O => \FSM_sequential_tx_state_reg[3]\
    );
\reset_time_out_i_2__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08BF08BB"
    )
        port map (
      I0 => reset_time_out_reg,
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(3),
      I4 => cplllock_sync,
      O => reset_time_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtwizard_0_gtwizard_0_sync_block_29 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    mmcm_lock_reclocked_reg : out STD_LOGIC;
    mmcm_lock_reclocked : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    mmcm_lock_reclocked_reg_0 : in STD_LOGIC;
    sysclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtwizard_0_gtwizard_0_sync_block_29 : entity is "gtwizard_0_sync_block";
end gtwizard_0_gtwizard_0_sync_block_29;

architecture STRUCTURE of gtwizard_0_gtwizard_0_sync_block_29 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal mmcm_lock_i : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => '1',
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync5,
      Q => mmcm_lock_i,
      R => '0'
    );
\mmcm_lock_count[7]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mmcm_lock_i,
      O => SR(0)
    );
\mmcm_lock_reclocked_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA00000000"
    )
        port map (
      I0 => mmcm_lock_reclocked,
      I1 => Q(2),
      I2 => Q(0),
      I3 => mmcm_lock_reclocked_reg_0,
      I4 => Q(1),
      I5 => mmcm_lock_i,
      O => mmcm_lock_reclocked_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtwizard_0_gtwizard_0_sync_block_30 is
  port (
    data_out : out STD_LOGIC;
    gt5_rxresetdone_out : in STD_LOGIC;
    sysclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtwizard_0_gtwizard_0_sync_block_30 : entity is "gtwizard_0_sync_block";
end gtwizard_0_gtwizard_0_sync_block_30;

architecture STRUCTURE of gtwizard_0_gtwizard_0_sync_block_30 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt5_rxresetdone_out,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtwizard_0_gtwizard_0_sync_block_31 is
  port (
    \FSM_sequential_rx_state_reg[0]\ : out STD_LOGIC;
    \FSM_sequential_rx_state_reg[3]\ : out STD_LOGIC;
    \FSM_sequential_rx_state_reg[3]_0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_sequential_rx_state_reg[0]_0\ : in STD_LOGIC;
    reset_time_out_reg : in STD_LOGIC;
    reset_time_out_reg_0 : in STD_LOGIC;
    reset_time_out_reg_1 : in STD_LOGIC;
    reset_time_out_reg_2 : in STD_LOGIC;
    adapt_count_reset_reg : in STD_LOGIC;
    gt5_cplllock_out : in STD_LOGIC;
    sysclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtwizard_0_gtwizard_0_sync_block_31 : entity is "gtwizard_0_sync_block";
end gtwizard_0_gtwizard_0_sync_block_31;

architecture STRUCTURE of gtwizard_0_gtwizard_0_sync_block_31 is
  signal cplllock_sync : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal \reset_time_out_i_2__12_n_0\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
\FSM_sequential_rx_state[3]_i_5__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5500550055005700"
    )
        port map (
      I0 => Q(0),
      I1 => \FSM_sequential_rx_state_reg[0]_0\,
      I2 => cplllock_sync,
      I3 => Q(1),
      I4 => Q(3),
      I5 => Q(2),
      O => \FSM_sequential_rx_state_reg[0]\
    );
\adapt_count_reset_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00000404"
    )
        port map (
      I0 => Q(3),
      I1 => Q(0),
      I2 => Q(1),
      I3 => cplllock_sync,
      I4 => Q(2),
      I5 => adapt_count_reset_reg,
      O => \FSM_sequential_rx_state_reg[3]_0\
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt5_cplllock_out,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync5,
      Q => cplllock_sync,
      R => '0'
    );
\reset_time_out_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0DFFFFFF0D0000"
    )
        port map (
      I0 => \reset_time_out_i_2__12_n_0\,
      I1 => reset_time_out_reg,
      I2 => Q(3),
      I3 => reset_time_out_reg_0,
      I4 => reset_time_out_reg_1,
      I5 => reset_time_out_reg_2,
      O => \FSM_sequential_rx_state_reg[3]\
    );
\reset_time_out_i_2__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(2),
      I1 => cplllock_sync,
      I2 => Q(1),
      O => \reset_time_out_i_2__12_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtwizard_0_gtwizard_0_sync_block_32 is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_rx_state_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_rx_state_reg[3]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_sequential_rx_state_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[0]_1\ : in STD_LOGIC;
    rx_fsm_reset_done_int_reg : in STD_LOGIC;
    rx_fsm_reset_done_int_reg_0 : in STD_LOGIC;
    time_out_wait_bypass_s3 : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[3]_0\ : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[3]_1\ : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[0]_2\ : in STD_LOGIC;
    sel : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[0]_3\ : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[0]_4\ : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[1]\ : in STD_LOGIC;
    dont_reset_on_data_error_in : in STD_LOGIC;
    gt5_rx_fsm_reset_done_out : in STD_LOGIC;
    gt5_data_valid_in : in STD_LOGIC;
    sysclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtwizard_0_gtwizard_0_sync_block_32 : entity is "gtwizard_0_sync_block";
end gtwizard_0_gtwizard_0_sync_block_32;

architecture STRUCTURE of gtwizard_0_gtwizard_0_sync_block_32 is
  signal \FSM_sequential_rx_state[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_3__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_7__4_n_0\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal data_valid_sync : STD_LOGIC;
  signal rx_fsm_reset_done_int : STD_LOGIC;
  signal \rx_fsm_reset_done_int_i_3__4_n_0\ : STD_LOGIC;
  signal \rx_fsm_reset_done_int_i_4__4_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_rx_state[3]_i_3__4\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \FSM_sequential_rx_state[3]_i_7__4\ : label is "soft_lutpair128";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute SOFT_HLUTNM of \reset_time_out_i_4__1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \rx_fsm_reset_done_int_i_4__4\ : label is "soft_lutpair128";
begin
\FSM_sequential_rx_state[0]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \FSM_sequential_rx_state[1]_i_2__1_n_0\,
      I1 => Q(3),
      I2 => \FSM_sequential_rx_state_reg[0]_0\,
      I3 => \FSM_sequential_rx_state_reg[0]_1\,
      O => D(0)
    );
\FSM_sequential_rx_state[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B88BBBB"
    )
        port map (
      I0 => \FSM_sequential_rx_state[1]_i_2__1_n_0\,
      I1 => Q(3),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \FSM_sequential_rx_state_reg[0]_1\,
      O => D(1)
    );
\FSM_sequential_rx_state[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFB0000"
    )
        port map (
      I0 => rx_fsm_reset_done_int_reg,
      I1 => \FSM_sequential_rx_state_reg[1]\,
      I2 => dont_reset_on_data_error_in,
      I3 => data_valid_sync,
      I4 => Q(0),
      I5 => \FSM_sequential_rx_state_reg[3]_0\,
      O => \FSM_sequential_rx_state[1]_i_2__1_n_0\
    );
\FSM_sequential_rx_state[3]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABBBBBAAABAAAB"
    )
        port map (
      I0 => \FSM_sequential_rx_state[3]_i_3__4_n_0\,
      I1 => \FSM_sequential_rx_state_reg[0]_2\,
      I2 => sel,
      I3 => Q(0),
      I4 => \FSM_sequential_rx_state_reg[0]_3\,
      I5 => \FSM_sequential_rx_state_reg[0]_4\,
      O => E(0)
    );
\FSM_sequential_rx_state[3]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFABFFFFFFAB0000"
    )
        port map (
      I0 => \FSM_sequential_rx_state[3]_i_7__4_n_0\,
      I1 => time_out_wait_bypass_s3,
      I2 => Q(0),
      I3 => \FSM_sequential_rx_state_reg[3]_0\,
      I4 => Q(3),
      I5 => \FSM_sequential_rx_state_reg[3]_1\,
      O => D(2)
    );
\FSM_sequential_rx_state[3]_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CC4"
    )
        port map (
      I0 => \FSM_sequential_rx_state[3]_i_7__4_n_0\,
      I1 => Q(3),
      I2 => Q(1),
      I3 => data_valid_sync,
      O => \FSM_sequential_rx_state[3]_i_3__4_n_0\
    );
\FSM_sequential_rx_state[3]_i_7__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA8AA"
    )
        port map (
      I0 => Q(0),
      I1 => data_valid_sync,
      I2 => dont_reset_on_data_error_in,
      I3 => \FSM_sequential_rx_state_reg[1]\,
      I4 => rx_fsm_reset_done_int_reg,
      O => \FSM_sequential_rx_state[3]_i_7__4_n_0\
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt5_data_valid_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync5,
      Q => data_valid_sync,
      R => '0'
    );
\reset_time_out_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"30D0"
    )
        port map (
      I0 => Q(0),
      I1 => data_valid_sync,
      I2 => Q(3),
      I3 => Q(1),
      O => \FSM_sequential_rx_state_reg[0]\
    );
\rx_fsm_reset_done_int_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => rx_fsm_reset_done_int,
      I1 => \rx_fsm_reset_done_int_i_3__4_n_0\,
      I2 => Q(3),
      I3 => Q(2),
      I4 => gt5_rx_fsm_reset_done_out,
      O => \FSM_sequential_rx_state_reg[3]\
    );
\rx_fsm_reset_done_int_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => rx_fsm_reset_done_int_reg_0,
      I3 => rx_fsm_reset_done_int_reg,
      I4 => data_valid_sync,
      O => rx_fsm_reset_done_int
    );
\rx_fsm_reset_done_int_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00004F4FFFF00000"
    )
        port map (
      I0 => rx_fsm_reset_done_int_reg,
      I1 => rx_fsm_reset_done_int_reg_0,
      I2 => data_valid_sync,
      I3 => \rx_fsm_reset_done_int_i_4__4_n_0\,
      I4 => Q(0),
      I5 => Q(1),
      O => \rx_fsm_reset_done_int_i_3__4_n_0\
    );
\rx_fsm_reset_done_int_i_4__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => rx_fsm_reset_done_int_reg,
      I1 => \FSM_sequential_rx_state_reg[1]\,
      I2 => dont_reset_on_data_error_in,
      I3 => data_valid_sync,
      O => \rx_fsm_reset_done_int_i_4__4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtwizard_0_gtwizard_0_sync_block_33 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    mmcm_lock_reclocked_reg : out STD_LOGIC;
    mmcm_lock_reclocked : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    mmcm_lock_reclocked_reg_0 : in STD_LOGIC;
    sysclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtwizard_0_gtwizard_0_sync_block_33 : entity is "gtwizard_0_sync_block";
end gtwizard_0_gtwizard_0_sync_block_33;

architecture STRUCTURE of gtwizard_0_gtwizard_0_sync_block_33 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal mmcm_lock_i : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => '1',
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync5,
      Q => mmcm_lock_i,
      R => '0'
    );
\mmcm_lock_count[7]_i_1__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mmcm_lock_i,
      O => SR(0)
    );
\mmcm_lock_reclocked_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA00000000"
    )
        port map (
      I0 => mmcm_lock_reclocked,
      I1 => Q(2),
      I2 => Q(0),
      I3 => mmcm_lock_reclocked_reg_0,
      I4 => Q(1),
      I5 => mmcm_lock_i,
      O => mmcm_lock_reclocked_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtwizard_0_gtwizard_0_sync_block_34 is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    gt5_rxusrclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtwizard_0_gtwizard_0_sync_block_34 : entity is "gtwizard_0_sync_block";
end gtwizard_0_gtwizard_0_sync_block_34;

architecture STRUCTURE of gtwizard_0_gtwizard_0_sync_block_34 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt5_rxusrclk_in,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt5_rxusrclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt5_rxusrclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt5_rxusrclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt5_rxusrclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt5_rxusrclk_in,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtwizard_0_gtwizard_0_sync_block_35 is
  port (
    data_out : out STD_LOGIC;
    gt5_rx_fsm_reset_done_out : in STD_LOGIC;
    gt5_rxusrclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtwizard_0_gtwizard_0_sync_block_35 : entity is "gtwizard_0_sync_block";
end gtwizard_0_gtwizard_0_sync_block_35;

architecture STRUCTURE of gtwizard_0_gtwizard_0_sync_block_35 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt5_rxusrclk_in,
      CE => '1',
      D => gt5_rx_fsm_reset_done_out,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt5_rxusrclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt5_rxusrclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt5_rxusrclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt5_rxusrclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt5_rxusrclk_in,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtwizard_0_gtwizard_0_sync_block_36 is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    sysclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtwizard_0_gtwizard_0_sync_block_36 : entity is "gtwizard_0_sync_block";
end gtwizard_0_gtwizard_0_sync_block_36;

architecture STRUCTURE of gtwizard_0_gtwizard_0_sync_block_36 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtwizard_0_gtwizard_0_sync_block_37 is
  port (
    data_out : out STD_LOGIC;
    gt4_txresetdone_out : in STD_LOGIC;
    sysclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtwizard_0_gtwizard_0_sync_block_37 : entity is "gtwizard_0_sync_block";
end gtwizard_0_gtwizard_0_sync_block_37;

architecture STRUCTURE of gtwizard_0_gtwizard_0_sync_block_37 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt4_txresetdone_out,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtwizard_0_gtwizard_0_sync_block_38 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_tx_state_reg[3]\ : out STD_LOGIC;
    reset_time_out_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_sequential_tx_state_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_tx_state_reg[0]_0\ : in STD_LOGIC;
    sel : in STD_LOGIC;
    \FSM_sequential_tx_state_reg[3]_i_3__3_0\ : in STD_LOGIC;
    \reset_time_out__0\ : in STD_LOGIC;
    mmcm_lock_reclocked : in STD_LOGIC;
    \FSM_sequential_tx_state_reg[3]_i_3__3_1\ : in STD_LOGIC;
    \FSM_sequential_tx_state_reg[3]_i_3__3_2\ : in STD_LOGIC;
    txresetdone_s3 : in STD_LOGIC;
    \FSM_sequential_tx_state_reg[3]_i_3__3_3\ : in STD_LOGIC;
    gt4_cplllock_out : in STD_LOGIC;
    sysclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtwizard_0_gtwizard_0_sync_block_38 : entity is "gtwizard_0_sync_block";
end gtwizard_0_gtwizard_0_sync_block_38;

architecture STRUCTURE of gtwizard_0_gtwizard_0_sync_block_38 is
  signal \FSM_sequential_tx_state[3]_i_5__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_6__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state_reg[3]_i_3__3_n_0\ : STD_LOGIC;
  signal cplllock_sync : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal reset_time_out : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
\FSM_sequential_tx_state[3]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3300744433007477"
    )
        port map (
      I0 => \FSM_sequential_tx_state_reg[3]_i_3__3_n_0\,
      I1 => Q(0),
      I2 => \FSM_sequential_tx_state_reg[0]\,
      I3 => \FSM_sequential_tx_state_reg[0]_0\,
      I4 => Q(3),
      I5 => sel,
      O => E(0)
    );
\FSM_sequential_tx_state[3]_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0DFF0D000DFF0DFF"
    )
        port map (
      I0 => \FSM_sequential_tx_state_reg[3]_i_3__3_0\,
      I1 => \reset_time_out__0\,
      I2 => mmcm_lock_reclocked,
      I3 => Q(2),
      I4 => cplllock_sync,
      I5 => \FSM_sequential_tx_state_reg[3]_i_3__3_1\,
      O => \FSM_sequential_tx_state[3]_i_5__3_n_0\
    );
\FSM_sequential_tx_state[3]_i_6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D0D00000D0D00FF"
    )
        port map (
      I0 => \FSM_sequential_tx_state_reg[3]_i_3__3_2\,
      I1 => \reset_time_out__0\,
      I2 => txresetdone_s3,
      I3 => \FSM_sequential_tx_state_reg[3]_i_3__3_3\,
      I4 => Q(2),
      I5 => cplllock_sync,
      O => \FSM_sequential_tx_state[3]_i_6__3_n_0\
    );
\FSM_sequential_tx_state_reg[3]_i_3__3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \FSM_sequential_tx_state[3]_i_5__3_n_0\,
      I1 => \FSM_sequential_tx_state[3]_i_6__3_n_0\,
      O => \FSM_sequential_tx_state_reg[3]_i_3__3_n_0\,
      S => Q(1)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt4_cplllock_out,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync5,
      Q => cplllock_sync,
      R => '0'
    );
\reset_time_out_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFAA202020AA"
    )
        port map (
      I0 => reset_time_out,
      I1 => Q(3),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(1),
      I5 => \reset_time_out__0\,
      O => \FSM_sequential_tx_state_reg[3]\
    );
\reset_time_out_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08BF08BB"
    )
        port map (
      I0 => reset_time_out_reg,
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(3),
      I4 => cplllock_sync,
      O => reset_time_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtwizard_0_gtwizard_0_sync_block_39 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    mmcm_lock_reclocked_reg : out STD_LOGIC;
    mmcm_lock_reclocked : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    mmcm_lock_reclocked_reg_0 : in STD_LOGIC;
    sysclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtwizard_0_gtwizard_0_sync_block_39 : entity is "gtwizard_0_sync_block";
end gtwizard_0_gtwizard_0_sync_block_39;

architecture STRUCTURE of gtwizard_0_gtwizard_0_sync_block_39 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal mmcm_lock_i : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => '1',
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync5,
      Q => mmcm_lock_i,
      R => '0'
    );
\mmcm_lock_count[7]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mmcm_lock_i,
      O => SR(0)
    );
\mmcm_lock_reclocked_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA00000000"
    )
        port map (
      I0 => mmcm_lock_reclocked,
      I1 => Q(2),
      I2 => Q(0),
      I3 => mmcm_lock_reclocked_reg_0,
      I4 => Q(1),
      I5 => mmcm_lock_i,
      O => mmcm_lock_reclocked_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtwizard_0_gtwizard_0_sync_block_40 is
  port (
    data_out : out STD_LOGIC;
    gt4_rxresetdone_out : in STD_LOGIC;
    sysclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtwizard_0_gtwizard_0_sync_block_40 : entity is "gtwizard_0_sync_block";
end gtwizard_0_gtwizard_0_sync_block_40;

architecture STRUCTURE of gtwizard_0_gtwizard_0_sync_block_40 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt4_rxresetdone_out,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtwizard_0_gtwizard_0_sync_block_41 is
  port (
    \FSM_sequential_rx_state_reg[2]\ : out STD_LOGIC;
    data_out : out STD_LOGIC;
    \FSM_sequential_rx_state_reg[3]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_sequential_rx_state_reg[0]\ : in STD_LOGIC;
    adapt_count_reset_reg : in STD_LOGIC;
    gt4_cplllock_out : in STD_LOGIC;
    sysclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtwizard_0_gtwizard_0_sync_block_41 : entity is "gtwizard_0_sync_block";
end gtwizard_0_gtwizard_0_sync_block_41;

architecture STRUCTURE of gtwizard_0_gtwizard_0_sync_block_41 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
  data_out <= \^data_out\;
\FSM_sequential_rx_state[3]_i_6__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => \FSM_sequential_rx_state_reg[0]\,
      I3 => Q(1),
      I4 => \^data_out\,
      O => \FSM_sequential_rx_state_reg[2]\
    );
\adapt_count_reset_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00000404"
    )
        port map (
      I0 => Q(3),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^data_out\,
      I4 => Q(2),
      I5 => adapt_count_reset_reg,
      O => \FSM_sequential_rx_state_reg[3]\
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt4_cplllock_out,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtwizard_0_gtwizard_0_sync_block_42 is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_rx_state_reg[3]\ : out STD_LOGIC;
    \FSM_sequential_rx_state_reg[3]_0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_sequential_rx_state_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[0]_0\ : in STD_LOGIC;
    reset_time_out_reg : in STD_LOGIC;
    rx_fsm_reset_done_int_reg : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[0]_1\ : in STD_LOGIC;
    sel : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[0]_2\ : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[0]_3\ : in STD_LOGIC;
    time_out_wait_bypass_s3 : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[3]_1\ : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[3]_2\ : in STD_LOGIC;
    data_out : in STD_LOGIC;
    reset_time_out_reg_0 : in STD_LOGIC;
    dont_reset_on_data_error_in : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[1]\ : in STD_LOGIC;
    reset_time_out_reg_1 : in STD_LOGIC;
    reset_time_out_reg_2 : in STD_LOGIC;
    gt4_rx_fsm_reset_done_out : in STD_LOGIC;
    gt4_data_valid_in : in STD_LOGIC;
    sysclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtwizard_0_gtwizard_0_sync_block_42 : entity is "gtwizard_0_sync_block";
end gtwizard_0_gtwizard_0_sync_block_42;

architecture STRUCTURE of gtwizard_0_gtwizard_0_sync_block_42 is
  signal \FSM_sequential_rx_state[1]_i_2__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_3__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_7__3_n_0\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal data_valid_sync : STD_LOGIC;
  signal \reset_time_out_i_3__10_n_0\ : STD_LOGIC;
  signal rx_fsm_reset_done_int : STD_LOGIC;
  signal \rx_fsm_reset_done_int_i_3__3_n_0\ : STD_LOGIC;
  signal \rx_fsm_reset_done_int_i_4__3_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_rx_state[3]_i_7__3\ : label is "soft_lutpair102";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute SOFT_HLUTNM of \rx_fsm_reset_done_int_i_4__3\ : label is "soft_lutpair102";
begin
\FSM_sequential_rx_state[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \FSM_sequential_rx_state[1]_i_2__5_n_0\,
      I1 => Q(3),
      I2 => \FSM_sequential_rx_state_reg[0]\,
      I3 => \FSM_sequential_rx_state_reg[0]_0\,
      O => D(0)
    );
\FSM_sequential_rx_state[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B88BBBB"
    )
        port map (
      I0 => \FSM_sequential_rx_state[1]_i_2__5_n_0\,
      I1 => Q(3),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \FSM_sequential_rx_state_reg[0]_0\,
      O => D(1)
    );
\FSM_sequential_rx_state[1]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFB000000000000"
    )
        port map (
      I0 => reset_time_out_reg,
      I1 => \FSM_sequential_rx_state_reg[1]\,
      I2 => dont_reset_on_data_error_in,
      I3 => data_valid_sync,
      I4 => Q(0),
      I5 => \FSM_sequential_rx_state_reg[3]_1\,
      O => \FSM_sequential_rx_state[1]_i_2__5_n_0\
    );
\FSM_sequential_rx_state[3]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABBBBBAAABAAAB"
    )
        port map (
      I0 => \FSM_sequential_rx_state[3]_i_3__3_n_0\,
      I1 => \FSM_sequential_rx_state_reg[0]_1\,
      I2 => sel,
      I3 => Q(0),
      I4 => \FSM_sequential_rx_state_reg[0]_2\,
      I5 => \FSM_sequential_rx_state_reg[0]_3\,
      O => E(0)
    );
\FSM_sequential_rx_state[3]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFFFFFFABFF0000"
    )
        port map (
      I0 => \FSM_sequential_rx_state[3]_i_7__3_n_0\,
      I1 => time_out_wait_bypass_s3,
      I2 => Q(0),
      I3 => \FSM_sequential_rx_state_reg[3]_1\,
      I4 => Q(3),
      I5 => \FSM_sequential_rx_state_reg[3]_2\,
      O => D(2)
    );
\FSM_sequential_rx_state[3]_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CC4"
    )
        port map (
      I0 => \FSM_sequential_rx_state[3]_i_7__3_n_0\,
      I1 => Q(3),
      I2 => data_valid_sync,
      I3 => Q(1),
      O => \FSM_sequential_rx_state[3]_i_3__3_n_0\
    );
\FSM_sequential_rx_state[3]_i_7__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA8AA"
    )
        port map (
      I0 => Q(0),
      I1 => data_valid_sync,
      I2 => dont_reset_on_data_error_in,
      I3 => \FSM_sequential_rx_state_reg[1]\,
      I4 => reset_time_out_reg,
      O => \FSM_sequential_rx_state[3]_i_7__3_n_0\
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt4_data_valid_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync5,
      Q => data_valid_sync,
      R => '0'
    );
\reset_time_out_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00DFFFFF00DF0000"
    )
        port map (
      I0 => Q(3),
      I1 => data_valid_sync,
      I2 => reset_time_out_reg_1,
      I3 => \reset_time_out_i_3__10_n_0\,
      I4 => reset_time_out_reg_2,
      I5 => reset_time_out_reg,
      O => \FSM_sequential_rx_state_reg[3]\
    );
\reset_time_out_i_3__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888880000FF0C"
    )
        port map (
      I0 => data_valid_sync,
      I1 => Q(1),
      I2 => data_out,
      I3 => Q(2),
      I4 => reset_time_out_reg_0,
      I5 => Q(3),
      O => \reset_time_out_i_3__10_n_0\
    );
\rx_fsm_reset_done_int_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => rx_fsm_reset_done_int,
      I1 => \rx_fsm_reset_done_int_i_3__3_n_0\,
      I2 => Q(3),
      I3 => Q(2),
      I4 => gt4_rx_fsm_reset_done_out,
      O => \FSM_sequential_rx_state_reg[3]_0\
    );
\rx_fsm_reset_done_int_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => rx_fsm_reset_done_int_reg,
      I3 => reset_time_out_reg,
      I4 => data_valid_sync,
      O => rx_fsm_reset_done_int
    );
\rx_fsm_reset_done_int_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00004F4FFFF00000"
    )
        port map (
      I0 => reset_time_out_reg,
      I1 => rx_fsm_reset_done_int_reg,
      I2 => data_valid_sync,
      I3 => \rx_fsm_reset_done_int_i_4__3_n_0\,
      I4 => Q(0),
      I5 => Q(1),
      O => \rx_fsm_reset_done_int_i_3__3_n_0\
    );
\rx_fsm_reset_done_int_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => reset_time_out_reg,
      I1 => \FSM_sequential_rx_state_reg[1]\,
      I2 => dont_reset_on_data_error_in,
      I3 => data_valid_sync,
      O => \rx_fsm_reset_done_int_i_4__3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtwizard_0_gtwizard_0_sync_block_43 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    mmcm_lock_reclocked_reg : out STD_LOGIC;
    mmcm_lock_reclocked : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    mmcm_lock_reclocked_reg_0 : in STD_LOGIC;
    sysclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtwizard_0_gtwizard_0_sync_block_43 : entity is "gtwizard_0_sync_block";
end gtwizard_0_gtwizard_0_sync_block_43;

architecture STRUCTURE of gtwizard_0_gtwizard_0_sync_block_43 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal mmcm_lock_i : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => '1',
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync5,
      Q => mmcm_lock_i,
      R => '0'
    );
\mmcm_lock_count[7]_i_1__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mmcm_lock_i,
      O => SR(0)
    );
\mmcm_lock_reclocked_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA00000000"
    )
        port map (
      I0 => mmcm_lock_reclocked,
      I1 => Q(2),
      I2 => Q(0),
      I3 => mmcm_lock_reclocked_reg_0,
      I4 => Q(1),
      I5 => mmcm_lock_i,
      O => mmcm_lock_reclocked_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtwizard_0_gtwizard_0_sync_block_44 is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    gt4_rxusrclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtwizard_0_gtwizard_0_sync_block_44 : entity is "gtwizard_0_sync_block";
end gtwizard_0_gtwizard_0_sync_block_44;

architecture STRUCTURE of gtwizard_0_gtwizard_0_sync_block_44 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt4_rxusrclk_in,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt4_rxusrclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt4_rxusrclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt4_rxusrclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt4_rxusrclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt4_rxusrclk_in,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtwizard_0_gtwizard_0_sync_block_45 is
  port (
    data_out : out STD_LOGIC;
    gt4_rx_fsm_reset_done_out : in STD_LOGIC;
    gt4_rxusrclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtwizard_0_gtwizard_0_sync_block_45 : entity is "gtwizard_0_sync_block";
end gtwizard_0_gtwizard_0_sync_block_45;

architecture STRUCTURE of gtwizard_0_gtwizard_0_sync_block_45 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt4_rxusrclk_in,
      CE => '1',
      D => gt4_rx_fsm_reset_done_out,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt4_rxusrclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt4_rxusrclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt4_rxusrclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt4_rxusrclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt4_rxusrclk_in,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtwizard_0_gtwizard_0_sync_block_46 is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    sysclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtwizard_0_gtwizard_0_sync_block_46 : entity is "gtwizard_0_sync_block";
end gtwizard_0_gtwizard_0_sync_block_46;

architecture STRUCTURE of gtwizard_0_gtwizard_0_sync_block_46 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtwizard_0_gtwizard_0_sync_block_47 is
  port (
    data_out : out STD_LOGIC;
    gt3_txresetdone_out : in STD_LOGIC;
    sysclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtwizard_0_gtwizard_0_sync_block_47 : entity is "gtwizard_0_sync_block";
end gtwizard_0_gtwizard_0_sync_block_47;

architecture STRUCTURE of gtwizard_0_gtwizard_0_sync_block_47 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt3_txresetdone_out,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtwizard_0_gtwizard_0_sync_block_48 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_tx_state_reg[3]\ : out STD_LOGIC;
    reset_time_out_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_sequential_tx_state_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_tx_state_reg[0]_0\ : in STD_LOGIC;
    sel : in STD_LOGIC;
    txresetdone_s3 : in STD_LOGIC;
    \reset_time_out__0\ : in STD_LOGIC;
    \FSM_sequential_tx_state_reg[3]_i_3__2_0\ : in STD_LOGIC;
    \FSM_sequential_tx_state_reg[3]_i_3__2_1\ : in STD_LOGIC;
    \FSM_sequential_tx_state_reg[3]_i_3__2_2\ : in STD_LOGIC;
    mmcm_lock_reclocked : in STD_LOGIC;
    \FSM_sequential_tx_state_reg[3]_i_3__2_3\ : in STD_LOGIC;
    gt3_cplllock_out : in STD_LOGIC;
    sysclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtwizard_0_gtwizard_0_sync_block_48 : entity is "gtwizard_0_sync_block";
end gtwizard_0_gtwizard_0_sync_block_48;

architecture STRUCTURE of gtwizard_0_gtwizard_0_sync_block_48 is
  signal \FSM_sequential_tx_state[3]_i_5__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_6__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state_reg[3]_i_3__2_n_0\ : STD_LOGIC;
  signal cplllock_sync : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal reset_time_out : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
\FSM_sequential_tx_state[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3300744433007477"
    )
        port map (
      I0 => \FSM_sequential_tx_state_reg[3]_i_3__2_n_0\,
      I1 => Q(0),
      I2 => \FSM_sequential_tx_state_reg[0]\,
      I3 => \FSM_sequential_tx_state_reg[0]_0\,
      I4 => Q(3),
      I5 => sel,
      O => E(0)
    );
\FSM_sequential_tx_state[3]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0DFF0D000DFF0DFF"
    )
        port map (
      I0 => \FSM_sequential_tx_state_reg[3]_i_3__2_2\,
      I1 => \reset_time_out__0\,
      I2 => mmcm_lock_reclocked,
      I3 => Q(2),
      I4 => cplllock_sync,
      I5 => \FSM_sequential_tx_state_reg[3]_i_3__2_3\,
      O => \FSM_sequential_tx_state[3]_i_5__2_n_0\
    );
\FSM_sequential_tx_state[3]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45004500450045FF"
    )
        port map (
      I0 => txresetdone_s3,
      I1 => \reset_time_out__0\,
      I2 => \FSM_sequential_tx_state_reg[3]_i_3__2_0\,
      I3 => Q(2),
      I4 => cplllock_sync,
      I5 => \FSM_sequential_tx_state_reg[3]_i_3__2_1\,
      O => \FSM_sequential_tx_state[3]_i_6__2_n_0\
    );
\FSM_sequential_tx_state_reg[3]_i_3__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \FSM_sequential_tx_state[3]_i_5__2_n_0\,
      I1 => \FSM_sequential_tx_state[3]_i_6__2_n_0\,
      O => \FSM_sequential_tx_state_reg[3]_i_3__2_n_0\,
      S => Q(1)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt3_cplllock_out,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync5,
      Q => cplllock_sync,
      R => '0'
    );
\reset_time_out_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFAA202020AA"
    )
        port map (
      I0 => reset_time_out,
      I1 => Q(3),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(1),
      I5 => \reset_time_out__0\,
      O => \FSM_sequential_tx_state_reg[3]\
    );
\reset_time_out_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08BF08BB"
    )
        port map (
      I0 => reset_time_out_reg,
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(3),
      I4 => cplllock_sync,
      O => reset_time_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtwizard_0_gtwizard_0_sync_block_49 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    mmcm_lock_reclocked_reg : out STD_LOGIC;
    mmcm_lock_reclocked : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    mmcm_lock_reclocked_reg_0 : in STD_LOGIC;
    sysclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtwizard_0_gtwizard_0_sync_block_49 : entity is "gtwizard_0_sync_block";
end gtwizard_0_gtwizard_0_sync_block_49;

architecture STRUCTURE of gtwizard_0_gtwizard_0_sync_block_49 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal mmcm_lock_i : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => '1',
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync5,
      Q => mmcm_lock_i,
      R => '0'
    );
\mmcm_lock_count[7]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mmcm_lock_i,
      O => SR(0)
    );
\mmcm_lock_reclocked_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA00000000"
    )
        port map (
      I0 => mmcm_lock_reclocked,
      I1 => Q(2),
      I2 => Q(0),
      I3 => mmcm_lock_reclocked_reg_0,
      I4 => Q(1),
      I5 => mmcm_lock_i,
      O => mmcm_lock_reclocked_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtwizard_0_gtwizard_0_sync_block_50 is
  port (
    data_out : out STD_LOGIC;
    gt3_rxresetdone_out : in STD_LOGIC;
    sysclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtwizard_0_gtwizard_0_sync_block_50 : entity is "gtwizard_0_sync_block";
end gtwizard_0_gtwizard_0_sync_block_50;

architecture STRUCTURE of gtwizard_0_gtwizard_0_sync_block_50 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt3_rxresetdone_out,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtwizard_0_gtwizard_0_sync_block_51 is
  port (
    \FSM_sequential_rx_state_reg[0]\ : out STD_LOGIC;
    data_out : out STD_LOGIC;
    \FSM_sequential_rx_state_reg[3]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_sequential_rx_state_reg[0]_0\ : in STD_LOGIC;
    adapt_count_reset_reg : in STD_LOGIC;
    gt3_cplllock_out : in STD_LOGIC;
    sysclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtwizard_0_gtwizard_0_sync_block_51 : entity is "gtwizard_0_sync_block";
end gtwizard_0_gtwizard_0_sync_block_51;

architecture STRUCTURE of gtwizard_0_gtwizard_0_sync_block_51 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
  data_out <= \^data_out\;
\FSM_sequential_rx_state[3]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5500550055005700"
    )
        port map (
      I0 => Q(0),
      I1 => \FSM_sequential_rx_state_reg[0]_0\,
      I2 => \^data_out\,
      I3 => Q(1),
      I4 => Q(3),
      I5 => Q(2),
      O => \FSM_sequential_rx_state_reg[0]\
    );
\adapt_count_reset_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00000404"
    )
        port map (
      I0 => Q(3),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^data_out\,
      I4 => Q(2),
      I5 => adapt_count_reset_reg,
      O => \FSM_sequential_rx_state_reg[3]\
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt3_cplllock_out,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtwizard_0_gtwizard_0_sync_block_52 is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_rx_state_reg[3]\ : out STD_LOGIC;
    \FSM_sequential_rx_state_reg[3]_0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_sequential_rx_state_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[0]_0\ : in STD_LOGIC;
    reset_time_out_reg : in STD_LOGIC;
    rx_fsm_reset_done_int_reg : in STD_LOGIC;
    time_out_wait_bypass_s3 : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[3]_1\ : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[3]_2\ : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[0]_1\ : in STD_LOGIC;
    sel : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[0]_2\ : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[0]_3\ : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[1]\ : in STD_LOGIC;
    dont_reset_on_data_error_in : in STD_LOGIC;
    data_out : in STD_LOGIC;
    reset_time_out_reg_0 : in STD_LOGIC;
    reset_time_out_reg_1 : in STD_LOGIC;
    reset_time_out_reg_2 : in STD_LOGIC;
    gt3_rx_fsm_reset_done_out : in STD_LOGIC;
    gt3_data_valid_in : in STD_LOGIC;
    sysclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtwizard_0_gtwizard_0_sync_block_52 : entity is "gtwizard_0_sync_block";
end gtwizard_0_gtwizard_0_sync_block_52;

architecture STRUCTURE of gtwizard_0_gtwizard_0_sync_block_52 is
  signal \FSM_sequential_rx_state[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_3__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_7__2_n_0\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal data_valid_sync : STD_LOGIC;
  signal \reset_time_out_i_3__9_n_0\ : STD_LOGIC;
  signal rx_fsm_reset_done_int : STD_LOGIC;
  signal \rx_fsm_reset_done_int_i_3__2_n_0\ : STD_LOGIC;
  signal \rx_fsm_reset_done_int_i_4__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_rx_state[3]_i_7__2\ : label is "soft_lutpair77";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute SOFT_HLUTNM of \rx_fsm_reset_done_int_i_4__2\ : label is "soft_lutpair77";
begin
\FSM_sequential_rx_state[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \FSM_sequential_rx_state[1]_i_2__0_n_0\,
      I1 => Q(3),
      I2 => \FSM_sequential_rx_state_reg[0]\,
      I3 => \FSM_sequential_rx_state_reg[0]_0\,
      O => D(0)
    );
\FSM_sequential_rx_state[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B88BBBB"
    )
        port map (
      I0 => \FSM_sequential_rx_state[1]_i_2__0_n_0\,
      I1 => Q(3),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \FSM_sequential_rx_state_reg[0]_0\,
      O => D(1)
    );
\FSM_sequential_rx_state[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFB0000"
    )
        port map (
      I0 => reset_time_out_reg,
      I1 => \FSM_sequential_rx_state_reg[1]\,
      I2 => dont_reset_on_data_error_in,
      I3 => data_valid_sync,
      I4 => Q(0),
      I5 => \FSM_sequential_rx_state_reg[3]_1\,
      O => \FSM_sequential_rx_state[1]_i_2__0_n_0\
    );
\FSM_sequential_rx_state[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABBBBBAAABAAAB"
    )
        port map (
      I0 => \FSM_sequential_rx_state[3]_i_3__2_n_0\,
      I1 => \FSM_sequential_rx_state_reg[0]_1\,
      I2 => sel,
      I3 => Q(0),
      I4 => \FSM_sequential_rx_state_reg[0]_2\,
      I5 => \FSM_sequential_rx_state_reg[0]_3\,
      O => E(0)
    );
\FSM_sequential_rx_state[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFABFFFFFFAB0000"
    )
        port map (
      I0 => \FSM_sequential_rx_state[3]_i_7__2_n_0\,
      I1 => time_out_wait_bypass_s3,
      I2 => Q(0),
      I3 => \FSM_sequential_rx_state_reg[3]_1\,
      I4 => Q(3),
      I5 => \FSM_sequential_rx_state_reg[3]_2\,
      O => D(2)
    );
\FSM_sequential_rx_state[3]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CC4"
    )
        port map (
      I0 => \FSM_sequential_rx_state[3]_i_7__2_n_0\,
      I1 => Q(3),
      I2 => data_valid_sync,
      I3 => Q(1),
      O => \FSM_sequential_rx_state[3]_i_3__2_n_0\
    );
\FSM_sequential_rx_state[3]_i_7__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA8AA"
    )
        port map (
      I0 => Q(0),
      I1 => data_valid_sync,
      I2 => dont_reset_on_data_error_in,
      I3 => \FSM_sequential_rx_state_reg[1]\,
      I4 => reset_time_out_reg,
      O => \FSM_sequential_rx_state[3]_i_7__2_n_0\
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt3_data_valid_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync5,
      Q => data_valid_sync,
      R => '0'
    );
\reset_time_out_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00DFFFFF00DF0000"
    )
        port map (
      I0 => Q(3),
      I1 => data_valid_sync,
      I2 => reset_time_out_reg_1,
      I3 => \reset_time_out_i_3__9_n_0\,
      I4 => reset_time_out_reg_2,
      I5 => reset_time_out_reg,
      O => \FSM_sequential_rx_state_reg[3]\
    );
\reset_time_out_i_3__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888880000FF0C"
    )
        port map (
      I0 => data_valid_sync,
      I1 => Q(1),
      I2 => data_out,
      I3 => Q(2),
      I4 => reset_time_out_reg_0,
      I5 => Q(3),
      O => \reset_time_out_i_3__9_n_0\
    );
\rx_fsm_reset_done_int_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => rx_fsm_reset_done_int,
      I1 => \rx_fsm_reset_done_int_i_3__2_n_0\,
      I2 => Q(3),
      I3 => Q(2),
      I4 => gt3_rx_fsm_reset_done_out,
      O => \FSM_sequential_rx_state_reg[3]_0\
    );
\rx_fsm_reset_done_int_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => rx_fsm_reset_done_int_reg,
      I3 => reset_time_out_reg,
      I4 => data_valid_sync,
      O => rx_fsm_reset_done_int
    );
\rx_fsm_reset_done_int_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00004F4FFFF00000"
    )
        port map (
      I0 => reset_time_out_reg,
      I1 => rx_fsm_reset_done_int_reg,
      I2 => data_valid_sync,
      I3 => \rx_fsm_reset_done_int_i_4__2_n_0\,
      I4 => Q(0),
      I5 => Q(1),
      O => \rx_fsm_reset_done_int_i_3__2_n_0\
    );
\rx_fsm_reset_done_int_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => reset_time_out_reg,
      I1 => \FSM_sequential_rx_state_reg[1]\,
      I2 => dont_reset_on_data_error_in,
      I3 => data_valid_sync,
      O => \rx_fsm_reset_done_int_i_4__2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtwizard_0_gtwizard_0_sync_block_53 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    mmcm_lock_reclocked_reg : out STD_LOGIC;
    mmcm_lock_reclocked : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    mmcm_lock_reclocked_reg_0 : in STD_LOGIC;
    sysclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtwizard_0_gtwizard_0_sync_block_53 : entity is "gtwizard_0_sync_block";
end gtwizard_0_gtwizard_0_sync_block_53;

architecture STRUCTURE of gtwizard_0_gtwizard_0_sync_block_53 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal mmcm_lock_i : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => '1',
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync5,
      Q => mmcm_lock_i,
      R => '0'
    );
\mmcm_lock_count[7]_i_1__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mmcm_lock_i,
      O => SR(0)
    );
\mmcm_lock_reclocked_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA00000000"
    )
        port map (
      I0 => mmcm_lock_reclocked,
      I1 => Q(2),
      I2 => Q(0),
      I3 => mmcm_lock_reclocked_reg_0,
      I4 => Q(1),
      I5 => mmcm_lock_i,
      O => mmcm_lock_reclocked_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtwizard_0_gtwizard_0_sync_block_54 is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    gt3_rxusrclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtwizard_0_gtwizard_0_sync_block_54 : entity is "gtwizard_0_sync_block";
end gtwizard_0_gtwizard_0_sync_block_54;

architecture STRUCTURE of gtwizard_0_gtwizard_0_sync_block_54 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt3_rxusrclk_in,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt3_rxusrclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt3_rxusrclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt3_rxusrclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt3_rxusrclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt3_rxusrclk_in,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtwizard_0_gtwizard_0_sync_block_55 is
  port (
    data_out : out STD_LOGIC;
    gt3_rx_fsm_reset_done_out : in STD_LOGIC;
    gt3_rxusrclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtwizard_0_gtwizard_0_sync_block_55 : entity is "gtwizard_0_sync_block";
end gtwizard_0_gtwizard_0_sync_block_55;

architecture STRUCTURE of gtwizard_0_gtwizard_0_sync_block_55 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt3_rxusrclk_in,
      CE => '1',
      D => gt3_rx_fsm_reset_done_out,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt3_rxusrclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt3_rxusrclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt3_rxusrclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt3_rxusrclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt3_rxusrclk_in,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtwizard_0_gtwizard_0_sync_block_56 is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    sysclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtwizard_0_gtwizard_0_sync_block_56 : entity is "gtwizard_0_sync_block";
end gtwizard_0_gtwizard_0_sync_block_56;

architecture STRUCTURE of gtwizard_0_gtwizard_0_sync_block_56 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtwizard_0_gtwizard_0_sync_block_57 is
  port (
    data_out : out STD_LOGIC;
    gt2_txresetdone_out : in STD_LOGIC;
    sysclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtwizard_0_gtwizard_0_sync_block_57 : entity is "gtwizard_0_sync_block";
end gtwizard_0_gtwizard_0_sync_block_57;

architecture STRUCTURE of gtwizard_0_gtwizard_0_sync_block_57 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt2_txresetdone_out,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtwizard_0_gtwizard_0_sync_block_58 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_tx_state_reg[3]\ : out STD_LOGIC;
    reset_time_out_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_sequential_tx_state_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_tx_state_reg[0]_0\ : in STD_LOGIC;
    sel : in STD_LOGIC;
    txresetdone_s3 : in STD_LOGIC;
    \reset_time_out__0\ : in STD_LOGIC;
    \FSM_sequential_tx_state_reg[3]_i_3__1_0\ : in STD_LOGIC;
    \FSM_sequential_tx_state_reg[3]_i_3__1_1\ : in STD_LOGIC;
    \FSM_sequential_tx_state_reg[3]_i_3__1_2\ : in STD_LOGIC;
    mmcm_lock_reclocked : in STD_LOGIC;
    \FSM_sequential_tx_state_reg[3]_i_3__1_3\ : in STD_LOGIC;
    gt2_cplllock_out : in STD_LOGIC;
    sysclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtwizard_0_gtwizard_0_sync_block_58 : entity is "gtwizard_0_sync_block";
end gtwizard_0_gtwizard_0_sync_block_58;

architecture STRUCTURE of gtwizard_0_gtwizard_0_sync_block_58 is
  signal \FSM_sequential_tx_state[3]_i_5__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_6__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state_reg[3]_i_3__1_n_0\ : STD_LOGIC;
  signal cplllock_sync : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal reset_time_out : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
\FSM_sequential_tx_state[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3300744433007477"
    )
        port map (
      I0 => \FSM_sequential_tx_state_reg[3]_i_3__1_n_0\,
      I1 => Q(0),
      I2 => \FSM_sequential_tx_state_reg[0]\,
      I3 => \FSM_sequential_tx_state_reg[0]_0\,
      I4 => Q(3),
      I5 => sel,
      O => E(0)
    );
\FSM_sequential_tx_state[3]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0DFF0D000DFF0DFF"
    )
        port map (
      I0 => \FSM_sequential_tx_state_reg[3]_i_3__1_2\,
      I1 => \reset_time_out__0\,
      I2 => mmcm_lock_reclocked,
      I3 => Q(2),
      I4 => cplllock_sync,
      I5 => \FSM_sequential_tx_state_reg[3]_i_3__1_3\,
      O => \FSM_sequential_tx_state[3]_i_5__1_n_0\
    );
\FSM_sequential_tx_state[3]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45004500450045FF"
    )
        port map (
      I0 => txresetdone_s3,
      I1 => \reset_time_out__0\,
      I2 => \FSM_sequential_tx_state_reg[3]_i_3__1_0\,
      I3 => Q(2),
      I4 => cplllock_sync,
      I5 => \FSM_sequential_tx_state_reg[3]_i_3__1_1\,
      O => \FSM_sequential_tx_state[3]_i_6__1_n_0\
    );
\FSM_sequential_tx_state_reg[3]_i_3__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \FSM_sequential_tx_state[3]_i_5__1_n_0\,
      I1 => \FSM_sequential_tx_state[3]_i_6__1_n_0\,
      O => \FSM_sequential_tx_state_reg[3]_i_3__1_n_0\,
      S => Q(1)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt2_cplllock_out,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync5,
      Q => cplllock_sync,
      R => '0'
    );
\reset_time_out_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFAA202020AA"
    )
        port map (
      I0 => reset_time_out,
      I1 => Q(3),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(1),
      I5 => \reset_time_out__0\,
      O => \FSM_sequential_tx_state_reg[3]\
    );
\reset_time_out_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08BF08BB"
    )
        port map (
      I0 => reset_time_out_reg,
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(3),
      I4 => cplllock_sync,
      O => reset_time_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtwizard_0_gtwizard_0_sync_block_59 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    mmcm_lock_reclocked_reg : out STD_LOGIC;
    mmcm_lock_reclocked : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    mmcm_lock_reclocked_reg_0 : in STD_LOGIC;
    sysclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtwizard_0_gtwizard_0_sync_block_59 : entity is "gtwizard_0_sync_block";
end gtwizard_0_gtwizard_0_sync_block_59;

architecture STRUCTURE of gtwizard_0_gtwizard_0_sync_block_59 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal mmcm_lock_i : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => '1',
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync5,
      Q => mmcm_lock_i,
      R => '0'
    );
\mmcm_lock_count[7]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mmcm_lock_i,
      O => SR(0)
    );
\mmcm_lock_reclocked_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA00000000"
    )
        port map (
      I0 => mmcm_lock_reclocked,
      I1 => Q(2),
      I2 => Q(0),
      I3 => mmcm_lock_reclocked_reg_0,
      I4 => Q(1),
      I5 => mmcm_lock_i,
      O => mmcm_lock_reclocked_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtwizard_0_gtwizard_0_sync_block_60 is
  port (
    data_out : out STD_LOGIC;
    gt2_rxresetdone_out : in STD_LOGIC;
    sysclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtwizard_0_gtwizard_0_sync_block_60 : entity is "gtwizard_0_sync_block";
end gtwizard_0_gtwizard_0_sync_block_60;

architecture STRUCTURE of gtwizard_0_gtwizard_0_sync_block_60 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt2_rxresetdone_out,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtwizard_0_gtwizard_0_sync_block_61 is
  port (
    \FSM_sequential_rx_state_reg[2]\ : out STD_LOGIC;
    \FSM_sequential_rx_state_reg[3]\ : out STD_LOGIC;
    \FSM_sequential_rx_state_reg[3]_0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_sequential_rx_state_reg[0]\ : in STD_LOGIC;
    reset_time_out_reg : in STD_LOGIC;
    reset_time_out_reg_0 : in STD_LOGIC;
    reset_time_out_reg_1 : in STD_LOGIC;
    reset_time_out_reg_2 : in STD_LOGIC;
    adapt_count_reset_reg : in STD_LOGIC;
    gt2_cplllock_out : in STD_LOGIC;
    sysclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtwizard_0_gtwizard_0_sync_block_61 : entity is "gtwizard_0_sync_block";
end gtwizard_0_gtwizard_0_sync_block_61;

architecture STRUCTURE of gtwizard_0_gtwizard_0_sync_block_61 is
  signal cplllock_sync : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal \reset_time_out_i_2__11_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_rx_state[3]_i_6__1\ : label is "soft_lutpair50";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute SOFT_HLUTNM of \reset_time_out_i_2__11\ : label is "soft_lutpair50";
begin
\FSM_sequential_rx_state[3]_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => \FSM_sequential_rx_state_reg[0]\,
      I3 => Q(1),
      I4 => cplllock_sync,
      O => \FSM_sequential_rx_state_reg[2]\
    );
\adapt_count_reset_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00000404"
    )
        port map (
      I0 => Q(3),
      I1 => Q(0),
      I2 => Q(1),
      I3 => cplllock_sync,
      I4 => Q(2),
      I5 => adapt_count_reset_reg,
      O => \FSM_sequential_rx_state_reg[3]_0\
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt2_cplllock_out,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync5,
      Q => cplllock_sync,
      R => '0'
    );
\reset_time_out_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0DFFFFFF0D0000"
    )
        port map (
      I0 => \reset_time_out_i_2__11_n_0\,
      I1 => reset_time_out_reg,
      I2 => Q(3),
      I3 => reset_time_out_reg_0,
      I4 => reset_time_out_reg_1,
      I5 => reset_time_out_reg_2,
      O => \FSM_sequential_rx_state_reg[3]\
    );
\reset_time_out_i_2__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(2),
      I1 => cplllock_sync,
      I2 => Q(1),
      O => \reset_time_out_i_2__11_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtwizard_0_gtwizard_0_sync_block_62 is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_rx_state_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_rx_state_reg[3]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_sequential_rx_state_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[0]_1\ : in STD_LOGIC;
    rx_fsm_reset_done_int_reg : in STD_LOGIC;
    rx_fsm_reset_done_int_reg_0 : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[0]_2\ : in STD_LOGIC;
    sel : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[0]_3\ : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[0]_4\ : in STD_LOGIC;
    time_out_wait_bypass_s3 : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[3]_0\ : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[3]_1\ : in STD_LOGIC;
    dont_reset_on_data_error_in : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[1]\ : in STD_LOGIC;
    gt2_rx_fsm_reset_done_out : in STD_LOGIC;
    gt2_data_valid_in : in STD_LOGIC;
    sysclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtwizard_0_gtwizard_0_sync_block_62 : entity is "gtwizard_0_sync_block";
end gtwizard_0_gtwizard_0_sync_block_62;

architecture STRUCTURE of gtwizard_0_gtwizard_0_sync_block_62 is
  signal \FSM_sequential_rx_state[1]_i_2__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_3__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_7__1_n_0\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal data_valid_sync : STD_LOGIC;
  signal rx_fsm_reset_done_int : STD_LOGIC;
  signal \rx_fsm_reset_done_int_i_3__1_n_0\ : STD_LOGIC;
  signal \rx_fsm_reset_done_int_i_4__1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_rx_state[3]_i_3__1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \FSM_sequential_rx_state[3]_i_7__1\ : label is "soft_lutpair51";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute SOFT_HLUTNM of \reset_time_out_i_4__0\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \rx_fsm_reset_done_int_i_4__1\ : label is "soft_lutpair51";
begin
\FSM_sequential_rx_state[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \FSM_sequential_rx_state[1]_i_2__4_n_0\,
      I1 => Q(3),
      I2 => \FSM_sequential_rx_state_reg[0]_0\,
      I3 => \FSM_sequential_rx_state_reg[0]_1\,
      O => D(0)
    );
\FSM_sequential_rx_state[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B88BBBB"
    )
        port map (
      I0 => \FSM_sequential_rx_state[1]_i_2__4_n_0\,
      I1 => Q(3),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \FSM_sequential_rx_state_reg[0]_1\,
      O => D(1)
    );
\FSM_sequential_rx_state[1]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFB000000000000"
    )
        port map (
      I0 => rx_fsm_reset_done_int_reg,
      I1 => \FSM_sequential_rx_state_reg[1]\,
      I2 => dont_reset_on_data_error_in,
      I3 => data_valid_sync,
      I4 => Q(0),
      I5 => \FSM_sequential_rx_state_reg[3]_0\,
      O => \FSM_sequential_rx_state[1]_i_2__4_n_0\
    );
\FSM_sequential_rx_state[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABBBBBAAABAAAB"
    )
        port map (
      I0 => \FSM_sequential_rx_state[3]_i_3__1_n_0\,
      I1 => \FSM_sequential_rx_state_reg[0]_2\,
      I2 => sel,
      I3 => Q(0),
      I4 => \FSM_sequential_rx_state_reg[0]_3\,
      I5 => \FSM_sequential_rx_state_reg[0]_4\,
      O => E(0)
    );
\FSM_sequential_rx_state[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFFFFFFABFF0000"
    )
        port map (
      I0 => \FSM_sequential_rx_state[3]_i_7__1_n_0\,
      I1 => time_out_wait_bypass_s3,
      I2 => Q(0),
      I3 => \FSM_sequential_rx_state_reg[3]_0\,
      I4 => Q(3),
      I5 => \FSM_sequential_rx_state_reg[3]_1\,
      O => D(2)
    );
\FSM_sequential_rx_state[3]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CC4"
    )
        port map (
      I0 => \FSM_sequential_rx_state[3]_i_7__1_n_0\,
      I1 => Q(3),
      I2 => Q(1),
      I3 => data_valid_sync,
      O => \FSM_sequential_rx_state[3]_i_3__1_n_0\
    );
\FSM_sequential_rx_state[3]_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA8AA"
    )
        port map (
      I0 => Q(0),
      I1 => data_valid_sync,
      I2 => dont_reset_on_data_error_in,
      I3 => \FSM_sequential_rx_state_reg[1]\,
      I4 => rx_fsm_reset_done_int_reg,
      O => \FSM_sequential_rx_state[3]_i_7__1_n_0\
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt2_data_valid_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync5,
      Q => data_valid_sync,
      R => '0'
    );
\reset_time_out_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"30D0"
    )
        port map (
      I0 => Q(0),
      I1 => data_valid_sync,
      I2 => Q(3),
      I3 => Q(1),
      O => \FSM_sequential_rx_state_reg[0]\
    );
\rx_fsm_reset_done_int_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => rx_fsm_reset_done_int,
      I1 => \rx_fsm_reset_done_int_i_3__1_n_0\,
      I2 => Q(3),
      I3 => Q(2),
      I4 => gt2_rx_fsm_reset_done_out,
      O => \FSM_sequential_rx_state_reg[3]\
    );
\rx_fsm_reset_done_int_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => rx_fsm_reset_done_int_reg_0,
      I3 => rx_fsm_reset_done_int_reg,
      I4 => data_valid_sync,
      O => rx_fsm_reset_done_int
    );
\rx_fsm_reset_done_int_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00004F4FFFF00000"
    )
        port map (
      I0 => rx_fsm_reset_done_int_reg,
      I1 => rx_fsm_reset_done_int_reg_0,
      I2 => data_valid_sync,
      I3 => \rx_fsm_reset_done_int_i_4__1_n_0\,
      I4 => Q(0),
      I5 => Q(1),
      O => \rx_fsm_reset_done_int_i_3__1_n_0\
    );
\rx_fsm_reset_done_int_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => rx_fsm_reset_done_int_reg,
      I1 => \FSM_sequential_rx_state_reg[1]\,
      I2 => dont_reset_on_data_error_in,
      I3 => data_valid_sync,
      O => \rx_fsm_reset_done_int_i_4__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtwizard_0_gtwizard_0_sync_block_63 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    mmcm_lock_reclocked_reg : out STD_LOGIC;
    mmcm_lock_reclocked : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    mmcm_lock_reclocked_reg_0 : in STD_LOGIC;
    sysclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtwizard_0_gtwizard_0_sync_block_63 : entity is "gtwizard_0_sync_block";
end gtwizard_0_gtwizard_0_sync_block_63;

architecture STRUCTURE of gtwizard_0_gtwizard_0_sync_block_63 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal mmcm_lock_i : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => '1',
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync5,
      Q => mmcm_lock_i,
      R => '0'
    );
\mmcm_lock_count[7]_i_1__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mmcm_lock_i,
      O => SR(0)
    );
\mmcm_lock_reclocked_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA00000000"
    )
        port map (
      I0 => mmcm_lock_reclocked,
      I1 => Q(2),
      I2 => Q(0),
      I3 => mmcm_lock_reclocked_reg_0,
      I4 => Q(1),
      I5 => mmcm_lock_i,
      O => mmcm_lock_reclocked_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtwizard_0_gtwizard_0_sync_block_64 is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    gt2_rxusrclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtwizard_0_gtwizard_0_sync_block_64 : entity is "gtwizard_0_sync_block";
end gtwizard_0_gtwizard_0_sync_block_64;

architecture STRUCTURE of gtwizard_0_gtwizard_0_sync_block_64 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt2_rxusrclk_in,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt2_rxusrclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt2_rxusrclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt2_rxusrclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt2_rxusrclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt2_rxusrclk_in,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtwizard_0_gtwizard_0_sync_block_65 is
  port (
    data_out : out STD_LOGIC;
    gt2_rx_fsm_reset_done_out : in STD_LOGIC;
    gt2_rxusrclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtwizard_0_gtwizard_0_sync_block_65 : entity is "gtwizard_0_sync_block";
end gtwizard_0_gtwizard_0_sync_block_65;

architecture STRUCTURE of gtwizard_0_gtwizard_0_sync_block_65 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt2_rxusrclk_in,
      CE => '1',
      D => gt2_rx_fsm_reset_done_out,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt2_rxusrclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt2_rxusrclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt2_rxusrclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt2_rxusrclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt2_rxusrclk_in,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtwizard_0_gtwizard_0_sync_block_66 is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    sysclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtwizard_0_gtwizard_0_sync_block_66 : entity is "gtwizard_0_sync_block";
end gtwizard_0_gtwizard_0_sync_block_66;

architecture STRUCTURE of gtwizard_0_gtwizard_0_sync_block_66 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtwizard_0_gtwizard_0_sync_block_67 is
  port (
    data_out : out STD_LOGIC;
    gt1_txresetdone_out : in STD_LOGIC;
    sysclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtwizard_0_gtwizard_0_sync_block_67 : entity is "gtwizard_0_sync_block";
end gtwizard_0_gtwizard_0_sync_block_67;

architecture STRUCTURE of gtwizard_0_gtwizard_0_sync_block_67 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt1_txresetdone_out,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtwizard_0_gtwizard_0_sync_block_68 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_tx_state_reg[3]\ : out STD_LOGIC;
    reset_time_out_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_sequential_tx_state_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_tx_state_reg[0]_0\ : in STD_LOGIC;
    sel : in STD_LOGIC;
    txresetdone_s3 : in STD_LOGIC;
    \reset_time_out__0\ : in STD_LOGIC;
    \FSM_sequential_tx_state_reg[3]_i_3__0_0\ : in STD_LOGIC;
    \FSM_sequential_tx_state_reg[3]_i_3__0_1\ : in STD_LOGIC;
    \FSM_sequential_tx_state_reg[3]_i_3__0_2\ : in STD_LOGIC;
    mmcm_lock_reclocked : in STD_LOGIC;
    \FSM_sequential_tx_state_reg[3]_i_3__0_3\ : in STD_LOGIC;
    gt1_cplllock_out : in STD_LOGIC;
    sysclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtwizard_0_gtwizard_0_sync_block_68 : entity is "gtwizard_0_sync_block";
end gtwizard_0_gtwizard_0_sync_block_68;

architecture STRUCTURE of gtwizard_0_gtwizard_0_sync_block_68 is
  signal \FSM_sequential_tx_state[3]_i_5__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_6__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state_reg[3]_i_3__0_n_0\ : STD_LOGIC;
  signal cplllock_sync : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal reset_time_out : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
\FSM_sequential_tx_state[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3300744433007477"
    )
        port map (
      I0 => \FSM_sequential_tx_state_reg[3]_i_3__0_n_0\,
      I1 => Q(0),
      I2 => \FSM_sequential_tx_state_reg[0]\,
      I3 => \FSM_sequential_tx_state_reg[0]_0\,
      I4 => Q(3),
      I5 => sel,
      O => E(0)
    );
\FSM_sequential_tx_state[3]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0DFF0D000DFF0DFF"
    )
        port map (
      I0 => \FSM_sequential_tx_state_reg[3]_i_3__0_2\,
      I1 => \reset_time_out__0\,
      I2 => mmcm_lock_reclocked,
      I3 => Q(2),
      I4 => cplllock_sync,
      I5 => \FSM_sequential_tx_state_reg[3]_i_3__0_3\,
      O => \FSM_sequential_tx_state[3]_i_5__0_n_0\
    );
\FSM_sequential_tx_state[3]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45004500450045FF"
    )
        port map (
      I0 => txresetdone_s3,
      I1 => \reset_time_out__0\,
      I2 => \FSM_sequential_tx_state_reg[3]_i_3__0_0\,
      I3 => Q(2),
      I4 => cplllock_sync,
      I5 => \FSM_sequential_tx_state_reg[3]_i_3__0_1\,
      O => \FSM_sequential_tx_state[3]_i_6__0_n_0\
    );
\FSM_sequential_tx_state_reg[3]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \FSM_sequential_tx_state[3]_i_5__0_n_0\,
      I1 => \FSM_sequential_tx_state[3]_i_6__0_n_0\,
      O => \FSM_sequential_tx_state_reg[3]_i_3__0_n_0\,
      S => Q(1)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt1_cplllock_out,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync5,
      Q => cplllock_sync,
      R => '0'
    );
\reset_time_out_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFAA202020AA"
    )
        port map (
      I0 => reset_time_out,
      I1 => Q(3),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(1),
      I5 => \reset_time_out__0\,
      O => \FSM_sequential_tx_state_reg[3]\
    );
\reset_time_out_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08BF08BB"
    )
        port map (
      I0 => reset_time_out_reg,
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(3),
      I4 => cplllock_sync,
      O => reset_time_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtwizard_0_gtwizard_0_sync_block_69 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    mmcm_lock_reclocked_reg : out STD_LOGIC;
    mmcm_lock_reclocked : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    mmcm_lock_reclocked_reg_0 : in STD_LOGIC;
    sysclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtwizard_0_gtwizard_0_sync_block_69 : entity is "gtwizard_0_sync_block";
end gtwizard_0_gtwizard_0_sync_block_69;

architecture STRUCTURE of gtwizard_0_gtwizard_0_sync_block_69 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal mmcm_lock_i : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => '1',
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync5,
      Q => mmcm_lock_i,
      R => '0'
    );
\mmcm_lock_count[7]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mmcm_lock_i,
      O => SR(0)
    );
\mmcm_lock_reclocked_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA00000000"
    )
        port map (
      I0 => mmcm_lock_reclocked,
      I1 => Q(2),
      I2 => Q(0),
      I3 => mmcm_lock_reclocked_reg_0,
      I4 => Q(1),
      I5 => mmcm_lock_i,
      O => mmcm_lock_reclocked_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtwizard_0_gtwizard_0_sync_block_70 is
  port (
    data_out : out STD_LOGIC;
    gt1_rxresetdone_out : in STD_LOGIC;
    sysclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtwizard_0_gtwizard_0_sync_block_70 : entity is "gtwizard_0_sync_block";
end gtwizard_0_gtwizard_0_sync_block_70;

architecture STRUCTURE of gtwizard_0_gtwizard_0_sync_block_70 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt1_rxresetdone_out,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtwizard_0_gtwizard_0_sync_block_71 is
  port (
    \FSM_sequential_rx_state_reg[2]\ : out STD_LOGIC;
    \FSM_sequential_rx_state_reg[3]\ : out STD_LOGIC;
    \FSM_sequential_rx_state_reg[3]_0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_sequential_rx_state_reg[0]\ : in STD_LOGIC;
    reset_time_out_reg : in STD_LOGIC;
    reset_time_out_reg_0 : in STD_LOGIC;
    reset_time_out_reg_1 : in STD_LOGIC;
    reset_time_out_reg_2 : in STD_LOGIC;
    adapt_count_reset_reg : in STD_LOGIC;
    gt1_cplllock_out : in STD_LOGIC;
    sysclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtwizard_0_gtwizard_0_sync_block_71 : entity is "gtwizard_0_sync_block";
end gtwizard_0_gtwizard_0_sync_block_71;

architecture STRUCTURE of gtwizard_0_gtwizard_0_sync_block_71 is
  signal cplllock_sync : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal \reset_time_out_i_2__10_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_rx_state[3]_i_6__0\ : label is "soft_lutpair26";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute SOFT_HLUTNM of \reset_time_out_i_2__10\ : label is "soft_lutpair26";
begin
\FSM_sequential_rx_state[3]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => \FSM_sequential_rx_state_reg[0]\,
      I3 => Q(1),
      I4 => cplllock_sync,
      O => \FSM_sequential_rx_state_reg[2]\
    );
\adapt_count_reset_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00000404"
    )
        port map (
      I0 => Q(3),
      I1 => Q(0),
      I2 => Q(1),
      I3 => cplllock_sync,
      I4 => Q(2),
      I5 => adapt_count_reset_reg,
      O => \FSM_sequential_rx_state_reg[3]_0\
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt1_cplllock_out,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync5,
      Q => cplllock_sync,
      R => '0'
    );
\reset_time_out_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0DFFFFFF0D0000"
    )
        port map (
      I0 => \reset_time_out_i_2__10_n_0\,
      I1 => reset_time_out_reg,
      I2 => Q(3),
      I3 => reset_time_out_reg_0,
      I4 => reset_time_out_reg_1,
      I5 => reset_time_out_reg_2,
      O => \FSM_sequential_rx_state_reg[3]\
    );
\reset_time_out_i_2__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(2),
      I1 => cplllock_sync,
      I2 => Q(1),
      O => \reset_time_out_i_2__10_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtwizard_0_gtwizard_0_sync_block_72 is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_rx_state_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_rx_state_reg[3]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_sequential_rx_state_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[1]\ : in STD_LOGIC;
    rx_fsm_reset_done_int_reg : in STD_LOGIC;
    rx_fsm_reset_done_int_reg_0 : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[0]_1\ : in STD_LOGIC;
    sel : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[0]_2\ : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[0]_3\ : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[3]_0\ : in STD_LOGIC;
    time_out_wait_bypass_s3 : in STD_LOGIC;
    dont_reset_on_data_error_in : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[1]_0\ : in STD_LOGIC;
    gt1_rx_fsm_reset_done_out : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[1]_1\ : in STD_LOGIC;
    gt1_data_valid_in : in STD_LOGIC;
    sysclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtwizard_0_gtwizard_0_sync_block_72 : entity is "gtwizard_0_sync_block";
end gtwizard_0_gtwizard_0_sync_block_72;

architecture STRUCTURE of gtwizard_0_gtwizard_0_sync_block_72 is
  signal \FSM_sequential_rx_state[1]_i_2__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_8__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_9__5_n_0\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal data_valid_sync : STD_LOGIC;
  signal rx_fsm_reset_done_int : STD_LOGIC;
  signal \rx_fsm_reset_done_int_i_3__0_n_0\ : STD_LOGIC;
  signal \rx_fsm_reset_done_int_i_4__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_rx_state[3]_i_3__0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \FSM_sequential_rx_state[3]_i_9__5\ : label is "soft_lutpair27";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute SOFT_HLUTNM of reset_time_out_i_4 : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \rx_fsm_reset_done_int_i_4__0\ : label is "soft_lutpair27";
begin
\FSM_sequential_rx_state[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \FSM_sequential_rx_state[1]_i_2__3_n_0\,
      I1 => Q(3),
      I2 => \FSM_sequential_rx_state_reg[0]_0\,
      O => D(0)
    );
\FSM_sequential_rx_state[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B88BB88BB88BB8"
    )
        port map (
      I0 => \FSM_sequential_rx_state[1]_i_2__3_n_0\,
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(2),
      I5 => \FSM_sequential_rx_state_reg[1]\,
      O => D(1)
    );
\FSM_sequential_rx_state[1]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFB000000000000"
    )
        port map (
      I0 => rx_fsm_reset_done_int_reg,
      I1 => \FSM_sequential_rx_state_reg[1]_0\,
      I2 => dont_reset_on_data_error_in,
      I3 => data_valid_sync,
      I4 => Q(0),
      I5 => \FSM_sequential_rx_state_reg[1]_1\,
      O => \FSM_sequential_rx_state[1]_i_2__3_n_0\
    );
\FSM_sequential_rx_state[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABBBBBAAABAAAB"
    )
        port map (
      I0 => \FSM_sequential_rx_state[3]_i_3__0_n_0\,
      I1 => \FSM_sequential_rx_state_reg[0]_1\,
      I2 => sel,
      I3 => Q(0),
      I4 => \FSM_sequential_rx_state_reg[0]_2\,
      I5 => \FSM_sequential_rx_state_reg[0]_3\,
      O => E(0)
    );
\FSM_sequential_rx_state[3]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CC4"
    )
        port map (
      I0 => \FSM_sequential_rx_state[3]_i_9__5_n_0\,
      I1 => Q(3),
      I2 => Q(1),
      I3 => data_valid_sync,
      O => \FSM_sequential_rx_state[3]_i_3__0_n_0\
    );
\FSM_sequential_rx_state[3]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFABABFFABFFAB"
    )
        port map (
      I0 => \FSM_sequential_rx_state[3]_i_9__5_n_0\,
      I1 => time_out_wait_bypass_s3,
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(3),
      O => \FSM_sequential_rx_state[3]_i_8__0_n_0\
    );
\FSM_sequential_rx_state[3]_i_9__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA8AA"
    )
        port map (
      I0 => Q(0),
      I1 => data_valid_sync,
      I2 => dont_reset_on_data_error_in,
      I3 => \FSM_sequential_rx_state_reg[1]_0\,
      I4 => rx_fsm_reset_done_int_reg,
      O => \FSM_sequential_rx_state[3]_i_9__5_n_0\
    );
\FSM_sequential_rx_state_reg[3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \FSM_sequential_rx_state_reg[3]_0\,
      I1 => \FSM_sequential_rx_state[3]_i_8__0_n_0\,
      O => D(2),
      S => Q(3)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt1_data_valid_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync5,
      Q => data_valid_sync,
      R => '0'
    );
reset_time_out_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CC4"
    )
        port map (
      I0 => Q(0),
      I1 => Q(3),
      I2 => Q(1),
      I3 => data_valid_sync,
      O => \FSM_sequential_rx_state_reg[0]\
    );
\rx_fsm_reset_done_int_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => rx_fsm_reset_done_int,
      I1 => \rx_fsm_reset_done_int_i_3__0_n_0\,
      I2 => Q(3),
      I3 => Q(2),
      I4 => gt1_rx_fsm_reset_done_out,
      O => \FSM_sequential_rx_state_reg[3]\
    );
\rx_fsm_reset_done_int_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => rx_fsm_reset_done_int_reg_0,
      I3 => rx_fsm_reset_done_int_reg,
      I4 => data_valid_sync,
      O => rx_fsm_reset_done_int
    );
\rx_fsm_reset_done_int_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F400FF00F4000F0"
    )
        port map (
      I0 => rx_fsm_reset_done_int_reg,
      I1 => rx_fsm_reset_done_int_reg_0,
      I2 => Q(1),
      I3 => Q(0),
      I4 => data_valid_sync,
      I5 => \rx_fsm_reset_done_int_i_4__0_n_0\,
      O => \rx_fsm_reset_done_int_i_3__0_n_0\
    );
\rx_fsm_reset_done_int_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => rx_fsm_reset_done_int_reg,
      I1 => \FSM_sequential_rx_state_reg[1]_0\,
      I2 => dont_reset_on_data_error_in,
      I3 => data_valid_sync,
      O => \rx_fsm_reset_done_int_i_4__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtwizard_0_gtwizard_0_sync_block_73 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    mmcm_lock_reclocked_reg : out STD_LOGIC;
    mmcm_lock_reclocked : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    mmcm_lock_reclocked_reg_0 : in STD_LOGIC;
    sysclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtwizard_0_gtwizard_0_sync_block_73 : entity is "gtwizard_0_sync_block";
end gtwizard_0_gtwizard_0_sync_block_73;

architecture STRUCTURE of gtwizard_0_gtwizard_0_sync_block_73 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal mmcm_lock_i : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => '1',
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync5,
      Q => mmcm_lock_i,
      R => '0'
    );
\mmcm_lock_count[7]_i_1__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mmcm_lock_i,
      O => SR(0)
    );
\mmcm_lock_reclocked_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA00000000"
    )
        port map (
      I0 => mmcm_lock_reclocked,
      I1 => Q(2),
      I2 => Q(0),
      I3 => mmcm_lock_reclocked_reg_0,
      I4 => Q(1),
      I5 => mmcm_lock_i,
      O => mmcm_lock_reclocked_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtwizard_0_gtwizard_0_sync_block_74 is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    gt1_rxusrclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtwizard_0_gtwizard_0_sync_block_74 : entity is "gtwizard_0_sync_block";
end gtwizard_0_gtwizard_0_sync_block_74;

architecture STRUCTURE of gtwizard_0_gtwizard_0_sync_block_74 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt1_rxusrclk_in,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt1_rxusrclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt1_rxusrclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt1_rxusrclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt1_rxusrclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt1_rxusrclk_in,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtwizard_0_gtwizard_0_sync_block_75 is
  port (
    data_out : out STD_LOGIC;
    gt1_rx_fsm_reset_done_out : in STD_LOGIC;
    gt1_rxusrclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtwizard_0_gtwizard_0_sync_block_75 : entity is "gtwizard_0_sync_block";
end gtwizard_0_gtwizard_0_sync_block_75;

architecture STRUCTURE of gtwizard_0_gtwizard_0_sync_block_75 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt1_rxusrclk_in,
      CE => '1',
      D => gt1_rx_fsm_reset_done_out,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt1_rxusrclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt1_rxusrclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt1_rxusrclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt1_rxusrclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt1_rxusrclk_in,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtwizard_0_gtwizard_0_sync_block_76 is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    sysclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtwizard_0_gtwizard_0_sync_block_76 : entity is "gtwizard_0_sync_block";
end gtwizard_0_gtwizard_0_sync_block_76;

architecture STRUCTURE of gtwizard_0_gtwizard_0_sync_block_76 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtwizard_0_gtwizard_0_sync_block_77 is
  port (
    data_out : out STD_LOGIC;
    gt0_txresetdone_out : in STD_LOGIC;
    sysclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtwizard_0_gtwizard_0_sync_block_77 : entity is "gtwizard_0_sync_block";
end gtwizard_0_gtwizard_0_sync_block_77;

architecture STRUCTURE of gtwizard_0_gtwizard_0_sync_block_77 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt0_txresetdone_out,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtwizard_0_gtwizard_0_sync_block_78 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_tx_state_reg[3]\ : out STD_LOGIC;
    reset_time_out_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_sequential_tx_state_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_tx_state_reg[0]_0\ : in STD_LOGIC;
    sel : in STD_LOGIC;
    \FSM_sequential_tx_state_reg[3]_i_3_0\ : in STD_LOGIC;
    \reset_time_out__0\ : in STD_LOGIC;
    mmcm_lock_reclocked : in STD_LOGIC;
    \FSM_sequential_tx_state_reg[3]_i_3_1\ : in STD_LOGIC;
    \FSM_sequential_tx_state_reg[3]_i_3_2\ : in STD_LOGIC;
    txresetdone_s3 : in STD_LOGIC;
    \FSM_sequential_tx_state_reg[3]_i_3_3\ : in STD_LOGIC;
    gt0_cplllock_out : in STD_LOGIC;
    sysclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtwizard_0_gtwizard_0_sync_block_78 : entity is "gtwizard_0_sync_block";
end gtwizard_0_gtwizard_0_sync_block_78;

architecture STRUCTURE of gtwizard_0_gtwizard_0_sync_block_78 is
  signal \FSM_sequential_tx_state[3]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal cplllock_sync : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal reset_time_out : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
\FSM_sequential_tx_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3300744433007477"
    )
        port map (
      I0 => \FSM_sequential_tx_state_reg[3]_i_3_n_0\,
      I1 => Q(0),
      I2 => \FSM_sequential_tx_state_reg[0]\,
      I3 => \FSM_sequential_tx_state_reg[0]_0\,
      I4 => Q(3),
      I5 => sel,
      O => E(0)
    );
\FSM_sequential_tx_state[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0DFF0D000DFF0DFF"
    )
        port map (
      I0 => \FSM_sequential_tx_state_reg[3]_i_3_0\,
      I1 => \reset_time_out__0\,
      I2 => mmcm_lock_reclocked,
      I3 => Q(2),
      I4 => cplllock_sync,
      I5 => \FSM_sequential_tx_state_reg[3]_i_3_1\,
      O => \FSM_sequential_tx_state[3]_i_5_n_0\
    );
\FSM_sequential_tx_state[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D0D00000D0D00FF"
    )
        port map (
      I0 => \FSM_sequential_tx_state_reg[3]_i_3_2\,
      I1 => \reset_time_out__0\,
      I2 => txresetdone_s3,
      I3 => \FSM_sequential_tx_state_reg[3]_i_3_3\,
      I4 => Q(2),
      I5 => cplllock_sync,
      O => \FSM_sequential_tx_state[3]_i_6_n_0\
    );
\FSM_sequential_tx_state_reg[3]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \FSM_sequential_tx_state[3]_i_5_n_0\,
      I1 => \FSM_sequential_tx_state[3]_i_6_n_0\,
      O => \FSM_sequential_tx_state_reg[3]_i_3_n_0\,
      S => Q(1)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt0_cplllock_out,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync5,
      Q => cplllock_sync,
      R => '0'
    );
reset_time_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFAA202020AA"
    )
        port map (
      I0 => reset_time_out,
      I1 => Q(3),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(1),
      I5 => \reset_time_out__0\,
      O => \FSM_sequential_tx_state_reg[3]\
    );
\reset_time_out_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08BF08BB"
    )
        port map (
      I0 => reset_time_out_reg,
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(3),
      I4 => cplllock_sync,
      O => reset_time_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtwizard_0_gtwizard_0_sync_block_79 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    mmcm_lock_reclocked_reg : out STD_LOGIC;
    mmcm_lock_reclocked : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    mmcm_lock_reclocked_reg_0 : in STD_LOGIC;
    sysclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtwizard_0_gtwizard_0_sync_block_79 : entity is "gtwizard_0_sync_block";
end gtwizard_0_gtwizard_0_sync_block_79;

architecture STRUCTURE of gtwizard_0_gtwizard_0_sync_block_79 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal mmcm_lock_i : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => '1',
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync5,
      Q => mmcm_lock_i,
      R => '0'
    );
\mmcm_lock_count[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mmcm_lock_i,
      O => SR(0)
    );
mmcm_lock_reclocked_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA00000000"
    )
        port map (
      I0 => mmcm_lock_reclocked,
      I1 => Q(2),
      I2 => Q(0),
      I3 => mmcm_lock_reclocked_reg_0,
      I4 => Q(1),
      I5 => mmcm_lock_i,
      O => mmcm_lock_reclocked_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtwizard_0_gtwizard_0_sync_block_80 is
  port (
    data_out : out STD_LOGIC;
    gt0_rxresetdone_out : in STD_LOGIC;
    sysclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtwizard_0_gtwizard_0_sync_block_80 : entity is "gtwizard_0_sync_block";
end gtwizard_0_gtwizard_0_sync_block_80;

architecture STRUCTURE of gtwizard_0_gtwizard_0_sync_block_80 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt0_rxresetdone_out,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtwizard_0_gtwizard_0_sync_block_81 is
  port (
    \FSM_sequential_rx_state_reg[0]\ : out STD_LOGIC;
    data_out : out STD_LOGIC;
    \FSM_sequential_rx_state_reg[3]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_sequential_rx_state_reg[0]_0\ : in STD_LOGIC;
    adapt_count_reset_reg : in STD_LOGIC;
    gt0_cplllock_out : in STD_LOGIC;
    sysclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtwizard_0_gtwizard_0_sync_block_81 : entity is "gtwizard_0_sync_block";
end gtwizard_0_gtwizard_0_sync_block_81;

architecture STRUCTURE of gtwizard_0_gtwizard_0_sync_block_81 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
  data_out <= \^data_out\;
\FSM_sequential_rx_state[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5500550055005700"
    )
        port map (
      I0 => Q(0),
      I1 => \FSM_sequential_rx_state_reg[0]_0\,
      I2 => \^data_out\,
      I3 => Q(1),
      I4 => Q(3),
      I5 => Q(2),
      O => \FSM_sequential_rx_state_reg[0]\
    );
adapt_count_reset_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00000404"
    )
        port map (
      I0 => Q(3),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^data_out\,
      I4 => Q(2),
      I5 => adapt_count_reset_reg,
      O => \FSM_sequential_rx_state_reg[3]\
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt0_cplllock_out,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtwizard_0_gtwizard_0_sync_block_82 is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_rx_state_reg[3]\ : out STD_LOGIC;
    \FSM_sequential_rx_state_reg[3]_0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_sequential_rx_state_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[0]_0\ : in STD_LOGIC;
    reset_time_out_reg : in STD_LOGIC;
    rx_fsm_reset_done_int_reg : in STD_LOGIC;
    time_out_wait_bypass_s3 : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[3]_1\ : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[3]_2\ : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[0]_1\ : in STD_LOGIC;
    sel : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[0]_2\ : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[0]_3\ : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[1]\ : in STD_LOGIC;
    dont_reset_on_data_error_in : in STD_LOGIC;
    data_out : in STD_LOGIC;
    reset_time_out_reg_0 : in STD_LOGIC;
    reset_time_out_reg_1 : in STD_LOGIC;
    reset_time_out_reg_2 : in STD_LOGIC;
    gt0_rx_fsm_reset_done_out : in STD_LOGIC;
    gt0_data_valid_in : in STD_LOGIC;
    sysclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtwizard_0_gtwizard_0_sync_block_82 : entity is "gtwizard_0_sync_block";
end gtwizard_0_gtwizard_0_sync_block_82;

architecture STRUCTURE of gtwizard_0_gtwizard_0_sync_block_82 is
  signal \FSM_sequential_rx_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_7__0_n_0\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal data_valid_sync : STD_LOGIC;
  signal \reset_time_out_i_3__6_n_0\ : STD_LOGIC;
  signal rx_fsm_reset_done_int : STD_LOGIC;
  signal rx_fsm_reset_done_int_i_3_n_0 : STD_LOGIC;
  signal rx_fsm_reset_done_int_i_4_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_rx_state[3]_i_7__0\ : label is "soft_lutpair0";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute SOFT_HLUTNM of rx_fsm_reset_done_int_i_4 : label is "soft_lutpair0";
begin
\FSM_sequential_rx_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \FSM_sequential_rx_state[1]_i_2_n_0\,
      I1 => Q(3),
      I2 => \FSM_sequential_rx_state_reg[0]\,
      I3 => \FSM_sequential_rx_state_reg[0]_0\,
      O => D(0)
    );
\FSM_sequential_rx_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B88BBBB"
    )
        port map (
      I0 => \FSM_sequential_rx_state[1]_i_2_n_0\,
      I1 => Q(3),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \FSM_sequential_rx_state_reg[0]_0\,
      O => D(1)
    );
\FSM_sequential_rx_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFB0000"
    )
        port map (
      I0 => reset_time_out_reg,
      I1 => \FSM_sequential_rx_state_reg[1]\,
      I2 => dont_reset_on_data_error_in,
      I3 => data_valid_sync,
      I4 => Q(0),
      I5 => \FSM_sequential_rx_state_reg[3]_1\,
      O => \FSM_sequential_rx_state[1]_i_2_n_0\
    );
\FSM_sequential_rx_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABBBBBAAABAAAB"
    )
        port map (
      I0 => \FSM_sequential_rx_state[3]_i_3_n_0\,
      I1 => \FSM_sequential_rx_state_reg[0]_1\,
      I2 => sel,
      I3 => Q(0),
      I4 => \FSM_sequential_rx_state_reg[0]_2\,
      I5 => \FSM_sequential_rx_state_reg[0]_3\,
      O => E(0)
    );
\FSM_sequential_rx_state[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFABFFFFFFAB0000"
    )
        port map (
      I0 => \FSM_sequential_rx_state[3]_i_7__0_n_0\,
      I1 => time_out_wait_bypass_s3,
      I2 => Q(0),
      I3 => \FSM_sequential_rx_state_reg[3]_1\,
      I4 => Q(3),
      I5 => \FSM_sequential_rx_state_reg[3]_2\,
      O => D(2)
    );
\FSM_sequential_rx_state[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CC4"
    )
        port map (
      I0 => \FSM_sequential_rx_state[3]_i_7__0_n_0\,
      I1 => Q(3),
      I2 => data_valid_sync,
      I3 => Q(1),
      O => \FSM_sequential_rx_state[3]_i_3_n_0\
    );
\FSM_sequential_rx_state[3]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA8AA"
    )
        port map (
      I0 => Q(0),
      I1 => data_valid_sync,
      I2 => dont_reset_on_data_error_in,
      I3 => \FSM_sequential_rx_state_reg[1]\,
      I4 => reset_time_out_reg,
      O => \FSM_sequential_rx_state[3]_i_7__0_n_0\
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt0_data_valid_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync5,
      Q => data_valid_sync,
      R => '0'
    );
\reset_time_out_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00DFFFFF00DF0000"
    )
        port map (
      I0 => Q(3),
      I1 => data_valid_sync,
      I2 => reset_time_out_reg_1,
      I3 => \reset_time_out_i_3__6_n_0\,
      I4 => reset_time_out_reg_2,
      I5 => reset_time_out_reg,
      O => \FSM_sequential_rx_state_reg[3]\
    );
\reset_time_out_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888880000FF0C"
    )
        port map (
      I0 => data_valid_sync,
      I1 => Q(1),
      I2 => data_out,
      I3 => Q(2),
      I4 => reset_time_out_reg_0,
      I5 => Q(3),
      O => \reset_time_out_i_3__6_n_0\
    );
rx_fsm_reset_done_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => rx_fsm_reset_done_int,
      I1 => rx_fsm_reset_done_int_i_3_n_0,
      I2 => Q(3),
      I3 => Q(2),
      I4 => gt0_rx_fsm_reset_done_out,
      O => \FSM_sequential_rx_state_reg[3]_0\
    );
rx_fsm_reset_done_int_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => rx_fsm_reset_done_int_reg,
      I3 => reset_time_out_reg,
      I4 => data_valid_sync,
      O => rx_fsm_reset_done_int
    );
rx_fsm_reset_done_int_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00004F4FFFF00000"
    )
        port map (
      I0 => reset_time_out_reg,
      I1 => rx_fsm_reset_done_int_reg,
      I2 => data_valid_sync,
      I3 => rx_fsm_reset_done_int_i_4_n_0,
      I4 => Q(0),
      I5 => Q(1),
      O => rx_fsm_reset_done_int_i_3_n_0
    );
rx_fsm_reset_done_int_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => reset_time_out_reg,
      I1 => \FSM_sequential_rx_state_reg[1]\,
      I2 => dont_reset_on_data_error_in,
      I3 => data_valid_sync,
      O => rx_fsm_reset_done_int_i_4_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtwizard_0_gtwizard_0_sync_block_83 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    mmcm_lock_reclocked_reg : out STD_LOGIC;
    mmcm_lock_reclocked : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    mmcm_lock_reclocked_reg_0 : in STD_LOGIC;
    sysclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtwizard_0_gtwizard_0_sync_block_83 : entity is "gtwizard_0_sync_block";
end gtwizard_0_gtwizard_0_sync_block_83;

architecture STRUCTURE of gtwizard_0_gtwizard_0_sync_block_83 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal mmcm_lock_i : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => '1',
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync5,
      Q => mmcm_lock_i,
      R => '0'
    );
\mmcm_lock_count[7]_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mmcm_lock_i,
      O => SR(0)
    );
\mmcm_lock_reclocked_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA00000000"
    )
        port map (
      I0 => mmcm_lock_reclocked,
      I1 => Q(2),
      I2 => Q(0),
      I3 => mmcm_lock_reclocked_reg_0,
      I4 => Q(1),
      I5 => mmcm_lock_i,
      O => mmcm_lock_reclocked_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtwizard_0_gtwizard_0_sync_block_84 is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    gt0_rxusrclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtwizard_0_gtwizard_0_sync_block_84 : entity is "gtwizard_0_sync_block";
end gtwizard_0_gtwizard_0_sync_block_84;

architecture STRUCTURE of gtwizard_0_gtwizard_0_sync_block_84 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxusrclk_in,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxusrclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxusrclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxusrclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxusrclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxusrclk_in,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtwizard_0_gtwizard_0_sync_block_85 is
  port (
    data_out : out STD_LOGIC;
    gt0_rx_fsm_reset_done_out : in STD_LOGIC;
    gt0_rxusrclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtwizard_0_gtwizard_0_sync_block_85 : entity is "gtwizard_0_sync_block";
end gtwizard_0_gtwizard_0_sync_block_85;

architecture STRUCTURE of gtwizard_0_gtwizard_0_sync_block_85 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxusrclk_in,
      CE => '1',
      D => gt0_rx_fsm_reset_done_out,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxusrclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxusrclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxusrclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxusrclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxusrclk_in,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtwizard_0_gtwizard_0_sync_block_86 is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    sysclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtwizard_0_gtwizard_0_sync_block_86 : entity is "gtwizard_0_sync_block";
end gtwizard_0_gtwizard_0_sync_block_86;

architecture STRUCTURE of gtwizard_0_gtwizard_0_sync_block_86 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtwizard_0_gtwizard_0_RX_STARTUP_FSM is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt0_rx_fsm_reset_done_out : out STD_LOGIC;
    gt0_rxuserrdy_i : out STD_LOGIC;
    gt0_rxdfelfhold_i : out STD_LOGIC;
    sysclk_in : in STD_LOGIC;
    gt0_rxusrclk_in : in STD_LOGIC;
    soft_reset_rx_in : in STD_LOGIC;
    dont_reset_on_data_error_in : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[0]_0\ : in STD_LOGIC;
    gt0_rxresetdone_out : in STD_LOGIC;
    gt0_data_valid_in : in STD_LOGIC;
    gt0_cplllock_out : in STD_LOGIC
  );
end gtwizard_0_gtwizard_0_RX_STARTUP_FSM;

architecture STRUCTURE of gtwizard_0_gtwizard_0_RX_STARTUP_FSM is
  signal \FSM_sequential_rx_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_9_n_0\ : STD_LOGIC;
  signal RXDFEAGCHOLD_i_1_n_0 : STD_LOGIC;
  signal RXUSERRDY_i_1_n_0 : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal adapt_count : STD_LOGIC;
  signal \adapt_count[0]_i_10_n_0\ : STD_LOGIC;
  signal \adapt_count[0]_i_11_n_0\ : STD_LOGIC;
  signal \adapt_count[0]_i_3_n_0\ : STD_LOGIC;
  signal \adapt_count[0]_i_4_n_0\ : STD_LOGIC;
  signal \adapt_count[0]_i_5_n_0\ : STD_LOGIC;
  signal \adapt_count[0]_i_6_n_0\ : STD_LOGIC;
  signal \adapt_count[0]_i_7_n_0\ : STD_LOGIC;
  signal \adapt_count[0]_i_8_n_0\ : STD_LOGIC;
  signal \adapt_count[0]_i_9_n_0\ : STD_LOGIC;
  signal adapt_count_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \adapt_count_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \adapt_count_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \adapt_count_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \adapt_count_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \adapt_count_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \adapt_count_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \adapt_count_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \adapt_count_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \adapt_count_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \adapt_count_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \adapt_count_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \adapt_count_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \adapt_count_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \adapt_count_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \adapt_count_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \adapt_count_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \adapt_count_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \adapt_count_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \adapt_count_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \adapt_count_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \adapt_count_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \adapt_count_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \adapt_count_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \adapt_count_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \adapt_count_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \adapt_count_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \adapt_count_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \adapt_count_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \adapt_count_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \adapt_count_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \adapt_count_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \adapt_count_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \adapt_count_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \adapt_count_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \adapt_count_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \adapt_count_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \adapt_count_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \adapt_count_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \adapt_count_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \adapt_count_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \adapt_count_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \adapt_count_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \adapt_count_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \adapt_count_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \adapt_count_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \adapt_count_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \adapt_count_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \adapt_count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \adapt_count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \adapt_count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \adapt_count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \adapt_count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \adapt_count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \adapt_count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \adapt_count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \adapt_count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \adapt_count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \adapt_count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \adapt_count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \adapt_count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \adapt_count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \adapt_count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \adapt_count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal adapt_count_reset_reg_n_0 : STD_LOGIC;
  signal check_tlock_max_i_1_n_0 : STD_LOGIC;
  signal check_tlock_max_reg_n_0 : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal cplllock_sync : STD_LOGIC;
  signal \^gt0_rx_fsm_reset_done_out\ : STD_LOGIC;
  signal \^gt0_rxdfelfhold_i\ : STD_LOGIC;
  signal \^gt0_rxuserrdy_i\ : STD_LOGIC;
  signal gtrxreset_i_i_1_n_0 : STD_LOGIC;
  signal init_wait_count : STD_LOGIC;
  signal \init_wait_count[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \init_wait_count[7]_i_3__6_n_0\ : STD_LOGIC;
  signal \init_wait_count[7]_i_4__6_n_0\ : STD_LOGIC;
  signal init_wait_count_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \init_wait_done_i_1__6_n_0\ : STD_LOGIC;
  signal init_wait_done_reg_n_0 : STD_LOGIC;
  signal \mmcm_lock_count[7]_i_2__6_n_0\ : STD_LOGIC;
  signal \mmcm_lock_count[7]_i_4__6_n_0\ : STD_LOGIC;
  signal mmcm_lock_count_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mmcm_lock_reclocked : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal reset_time_out_i_2_n_0 : STD_LOGIC;
  signal \reset_time_out_i_4__2_n_0\ : STD_LOGIC;
  signal reset_time_out_i_5_n_0 : STD_LOGIC;
  signal reset_time_out_reg_n_0 : STD_LOGIC;
  signal run_phase_alignment_int_i_1_n_0 : STD_LOGIC;
  signal run_phase_alignment_int_reg_n_0 : STD_LOGIC;
  signal run_phase_alignment_int_s2 : STD_LOGIC;
  signal run_phase_alignment_int_s3 : STD_LOGIC;
  signal rx_fsm_reset_done_int_s2 : STD_LOGIC;
  signal rx_fsm_reset_done_int_s3 : STD_LOGIC;
  signal rx_state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rxresetdone_s2 : STD_LOGIC;
  signal rxresetdone_s3 : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal sync_cplllock_n_0 : STD_LOGIC;
  signal sync_cplllock_n_2 : STD_LOGIC;
  signal sync_data_valid_n_0 : STD_LOGIC;
  signal sync_data_valid_n_1 : STD_LOGIC;
  signal sync_data_valid_n_2 : STD_LOGIC;
  signal sync_data_valid_n_3 : STD_LOGIC;
  signal sync_data_valid_n_4 : STD_LOGIC;
  signal sync_data_valid_n_5 : STD_LOGIC;
  signal sync_mmcm_lock_reclocked_n_0 : STD_LOGIC;
  signal sync_mmcm_lock_reclocked_n_1 : STD_LOGIC;
  signal time_out_100us_i_1_n_0 : STD_LOGIC;
  signal time_out_100us_i_2_n_0 : STD_LOGIC;
  signal time_out_100us_i_3_n_0 : STD_LOGIC;
  signal time_out_100us_i_4_n_0 : STD_LOGIC;
  signal time_out_100us_reg_n_0 : STD_LOGIC;
  signal time_out_1us_i_1_n_0 : STD_LOGIC;
  signal time_out_1us_i_2_n_0 : STD_LOGIC;
  signal time_out_1us_i_3_n_0 : STD_LOGIC;
  signal time_out_1us_i_4_n_0 : STD_LOGIC;
  signal time_out_1us_reg_n_0 : STD_LOGIC;
  signal \time_out_2ms_i_1__6_n_0\ : STD_LOGIC;
  signal \time_out_2ms_i_2__6_n_0\ : STD_LOGIC;
  signal \time_out_2ms_i_3__6_n_0\ : STD_LOGIC;
  signal \time_out_2ms_i_4__4_n_0\ : STD_LOGIC;
  signal \time_out_2ms_i_5__3_n_0\ : STD_LOGIC;
  signal time_out_2ms_reg_n_0 : STD_LOGIC;
  signal time_out_adapt_i_1_n_0 : STD_LOGIC;
  signal time_out_adapt_reg_n_0 : STD_LOGIC;
  signal time_out_counter : STD_LOGIC;
  signal \time_out_counter[0]_i_3__6_n_0\ : STD_LOGIC;
  signal \time_out_counter[0]_i_4__6_n_0\ : STD_LOGIC;
  signal \time_out_counter[0]_i_5__3_n_0\ : STD_LOGIC;
  signal time_out_counter_reg : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \time_out_counter_reg[0]_i_2__6_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__6_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__6_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__6_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__6_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__6_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__6_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__6_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__6_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__6_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__6_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__6_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__6_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__6_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__6_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__6_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__6_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__6_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__6_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__6_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__6_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__6_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__6_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__6_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__6_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__6_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__6_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__6_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__6_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__6_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__6_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__6_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__6_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__6_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__6_n_7\ : STD_LOGIC;
  signal time_out_wait_bypass_i_1_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_reg_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_s2 : STD_LOGIC;
  signal time_out_wait_bypass_s3 : STD_LOGIC;
  signal time_tlock_max : STD_LOGIC;
  signal \time_tlock_max_i_1__6_n_0\ : STD_LOGIC;
  signal \time_tlock_max_i_2__6_n_0\ : STD_LOGIC;
  signal \time_tlock_max_i_3__6_n_0\ : STD_LOGIC;
  signal \time_tlock_max_i_4__4_n_0\ : STD_LOGIC;
  signal time_tlock_max_i_5_n_0 : STD_LOGIC;
  signal time_tlock_max_i_6_n_0 : STD_LOGIC;
  signal \wait_bypass_count[0]_i_2_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_4_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_5_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_6_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_7_n_0\ : STD_LOGIC;
  signal wait_bypass_count_reg : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \wait_bypass_count_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_10__6_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_11__6_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_4__6_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_5__6_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_6__6_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_7__6_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_8__6_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_9__6_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_2__6_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_3__6_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_4__6_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_5__6_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_2__6_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_3__6_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_4__6_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_5__6_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_2__6_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_3__6_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_4__6_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_5__6_n_0\ : STD_LOGIC;
  signal wait_time_cnt_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \wait_time_cnt_reg[0]_i_3__6_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__6_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__6_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__6_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__6_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__6_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__6_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__6_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__6_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__6_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__6_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__6_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__6_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__6_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__6_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__6_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__6_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__6_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__6_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__6_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__6_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__6_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__6_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__6_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__6_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__6_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__6_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__6_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__6_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__6_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__6_n_7\ : STD_LOGIC;
  signal \NLW_adapt_count_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_time_out_counter_reg[16]_i_1__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_time_out_counter_reg[16]_i_1__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_wait_bypass_count_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_wait_bypass_count_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_wait_time_cnt_reg[12]_i_1__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_rx_state[3]_i_10\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \FSM_sequential_rx_state[3]_i_8\ : label is "soft_lutpair3";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_rx_state_reg[0]\ : label is "RELEASE_PLL_RESET:0011,VERIFY_RECCLK_STABLE:0100,WAIT_FOR_PLL_LOCK:0010,FSM_DONE:1010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,MONITOR_DATA_VALID:1001,WAIT_FOR_RXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_rx_state_reg[1]\ : label is "RELEASE_PLL_RESET:0011,VERIFY_RECCLK_STABLE:0100,WAIT_FOR_PLL_LOCK:0010,FSM_DONE:1010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,MONITOR_DATA_VALID:1001,WAIT_FOR_RXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_rx_state_reg[2]\ : label is "RELEASE_PLL_RESET:0011,VERIFY_RECCLK_STABLE:0100,WAIT_FOR_PLL_LOCK:0010,FSM_DONE:1010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,MONITOR_DATA_VALID:1001,WAIT_FOR_RXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_rx_state_reg[3]\ : label is "RELEASE_PLL_RESET:0011,VERIFY_RECCLK_STABLE:0100,WAIT_FOR_PLL_LOCK:0010,FSM_DONE:1010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,MONITOR_DATA_VALID:1001,WAIT_FOR_RXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute SOFT_HLUTNM of \init_wait_count[1]_i_1__6\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \init_wait_count[2]_i_1__6\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \init_wait_count[3]_i_1__6\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \init_wait_count[4]_i_1__6\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \init_wait_count[7]_i_3__6\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \init_wait_count[7]_i_4__6\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \mmcm_lock_count[0]_i_1__6\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \mmcm_lock_count[1]_i_1__6\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \mmcm_lock_count[2]_i_1__6\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \mmcm_lock_count[3]_i_1__6\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \mmcm_lock_count[4]_i_1__6\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \mmcm_lock_count[6]_i_1__6\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \mmcm_lock_count[7]_i_3__6\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \mmcm_lock_count[7]_i_4__6\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of reset_time_out_i_2 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of run_phase_alignment_int_i_1 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of time_out_1us_i_3 : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of time_out_1us_i_4 : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \time_out_2ms_i_2__6\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \time_out_2ms_i_3__6\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \time_out_2ms_i_4__4\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \time_out_2ms_i_5__3\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \time_tlock_max_i_3__6\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \time_tlock_max_i_4__4\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of time_tlock_max_i_5 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of time_tlock_max_i_6 : label is "soft_lutpair7";
begin
  SR(0) <= \^sr\(0);
  gt0_rx_fsm_reset_done_out <= \^gt0_rx_fsm_reset_done_out\;
  gt0_rxdfelfhold_i <= \^gt0_rxdfelfhold_i\;
  gt0_rxuserrdy_i <= \^gt0_rxuserrdy_i\;
\FSM_sequential_rx_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8000AF00"
    )
        port map (
      I0 => rx_state(1),
      I1 => reset_time_out_reg_n_0,
      I2 => rx_state(2),
      I3 => rx_state(0),
      I4 => time_out_2ms_reg_n_0,
      I5 => rx_state(3),
      O => \FSM_sequential_rx_state[0]_i_2_n_0\
    );
\FSM_sequential_rx_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5F5FDF5F5F5F5"
    )
        port map (
      I0 => rx_state(0),
      I1 => rx_state(2),
      I2 => rx_state(1),
      I3 => rx_state(3),
      I4 => reset_time_out_reg_n_0,
      I5 => time_tlock_max,
      O => \FSM_sequential_rx_state[1]_i_3_n_0\
    );
\FSM_sequential_rx_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100005551555"
    )
        port map (
      I0 => rx_state(3),
      I1 => rx_state(2),
      I2 => rx_state(1),
      I3 => rx_state(0),
      I4 => time_out_2ms_reg_n_0,
      I5 => \FSM_sequential_rx_state[2]_i_2_n_0\,
      O => \FSM_sequential_rx_state[2]_i_1_n_0\
    );
\FSM_sequential_rx_state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2727FF2727272727"
    )
        port map (
      I0 => rx_state(3),
      I1 => rx_state(1),
      I2 => rx_state(2),
      I3 => rx_state(0),
      I4 => reset_time_out_reg_n_0,
      I5 => time_tlock_max,
      O => \FSM_sequential_rx_state[2]_i_2_n_0\
    );
\FSM_sequential_rx_state[3]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F0F0F1"
    )
        port map (
      I0 => rx_state(2),
      I1 => rx_state(1),
      I2 => rx_state(3),
      I3 => init_wait_done_reg_n_0,
      I4 => rx_state(0),
      O => \FSM_sequential_rx_state[3]_i_10_n_0\
    );
\FSM_sequential_rx_state[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00011101"
    )
        port map (
      I0 => \FSM_sequential_rx_state[2]_i_2_n_0\,
      I1 => rx_state(1),
      I2 => \FSM_sequential_rx_state_reg[0]_0\,
      I3 => rx_state(0),
      I4 => mmcm_lock_reclocked,
      I5 => \FSM_sequential_rx_state[3]_i_10_n_0\,
      O => \FSM_sequential_rx_state[3]_i_4_n_0\
    );
\FSM_sequential_rx_state[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF1FFFFFFF1FFF1F"
    )
        port map (
      I0 => rx_state(3),
      I1 => rx_state(2),
      I2 => rx_state(1),
      I3 => rxresetdone_s3,
      I4 => reset_time_out_reg_n_0,
      I5 => time_out_2ms_reg_n_0,
      O => \FSM_sequential_rx_state[3]_i_6_n_0\
    );
\FSM_sequential_rx_state[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => rx_state(2),
      I1 => rx_state(1),
      I2 => rx_state(3),
      O => \FSM_sequential_rx_state[3]_i_8_n_0\
    );
\FSM_sequential_rx_state[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0EE000000000000"
    )
        port map (
      I0 => rx_state(3),
      I1 => rx_state(2),
      I2 => reset_time_out_reg_n_0,
      I3 => time_out_2ms_reg_n_0,
      I4 => rx_state(1),
      I5 => rx_state(0),
      O => \FSM_sequential_rx_state[3]_i_9_n_0\
    );
\FSM_sequential_rx_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => sync_data_valid_n_3,
      D => sync_data_valid_n_2,
      Q => rx_state(0),
      R => soft_reset_rx_in
    );
\FSM_sequential_rx_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => sync_data_valid_n_3,
      D => sync_data_valid_n_1,
      Q => rx_state(1),
      R => soft_reset_rx_in
    );
\FSM_sequential_rx_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => sync_data_valid_n_3,
      D => \FSM_sequential_rx_state[2]_i_1_n_0\,
      Q => rx_state(2),
      R => soft_reset_rx_in
    );
\FSM_sequential_rx_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => sync_data_valid_n_3,
      D => sync_data_valid_n_0,
      Q => rx_state(3),
      R => soft_reset_rx_in
    );
RXDFEAGCHOLD_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00400000"
    )
        port map (
      I0 => rx_state(0),
      I1 => rx_state(3),
      I2 => rx_state(1),
      I3 => rx_state(2),
      I4 => time_out_adapt_reg_n_0,
      I5 => \^gt0_rxdfelfhold_i\,
      O => RXDFEAGCHOLD_i_1_n_0
    );
RXDFEAGCHOLD_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => RXDFEAGCHOLD_i_1_n_0,
      Q => \^gt0_rxdfelfhold_i\,
      R => soft_reset_rx_in
    );
RXUSERRDY_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB4000"
    )
        port map (
      I0 => rx_state(3),
      I1 => rx_state(0),
      I2 => rx_state(1),
      I3 => rx_state(2),
      I4 => \^gt0_rxuserrdy_i\,
      O => RXUSERRDY_i_1_n_0
    );
RXUSERRDY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => RXUSERRDY_i_1_n_0,
      Q => \^gt0_rxuserrdy_i\,
      R => soft_reset_rx_in
    );
\adapt_count[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \adapt_count[0]_i_3_n_0\,
      I1 => \adapt_count[0]_i_4_n_0\,
      I2 => \adapt_count[0]_i_5_n_0\,
      I3 => \adapt_count[0]_i_6_n_0\,
      O => adapt_count
    );
\adapt_count[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => adapt_count_reg(28),
      I1 => adapt_count_reg(31),
      I2 => adapt_count_reg(18),
      I3 => adapt_count_reg(4),
      O => \adapt_count[0]_i_10_n_0\
    );
\adapt_count[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => adapt_count_reg(19),
      I1 => adapt_count_reg(2),
      I2 => adapt_count_reg(11),
      I3 => adapt_count_reg(6),
      O => \adapt_count[0]_i_11_n_0\
    );
\adapt_count[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => adapt_count_reg(0),
      I1 => adapt_count_reg(25),
      I2 => adapt_count_reg(20),
      I3 => adapt_count_reg(12),
      I4 => \adapt_count[0]_i_8_n_0\,
      O => \adapt_count[0]_i_3_n_0\
    );
\adapt_count[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => adapt_count_reg(13),
      I1 => adapt_count_reg(22),
      I2 => adapt_count_reg(17),
      I3 => adapt_count_reg(24),
      I4 => \adapt_count[0]_i_9_n_0\,
      O => \adapt_count[0]_i_4_n_0\
    );
\adapt_count[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => adapt_count_reg(7),
      I1 => adapt_count_reg(21),
      I2 => adapt_count_reg(1),
      I3 => adapt_count_reg(3),
      I4 => \adapt_count[0]_i_10_n_0\,
      O => \adapt_count[0]_i_5_n_0\
    );
\adapt_count[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => adapt_count_reg(14),
      I1 => adapt_count_reg(30),
      I2 => adapt_count_reg(27),
      I3 => adapt_count_reg(8),
      I4 => \adapt_count[0]_i_11_n_0\,
      O => \adapt_count[0]_i_6_n_0\
    );
\adapt_count[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => adapt_count_reg(0),
      O => \adapt_count[0]_i_7_n_0\
    );
\adapt_count[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => adapt_count_reg(16),
      I1 => adapt_count_reg(15),
      I2 => adapt_count_reg(26),
      I3 => adapt_count_reg(29),
      O => \adapt_count[0]_i_8_n_0\
    );
\adapt_count[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => adapt_count_reg(23),
      I1 => adapt_count_reg(5),
      I2 => adapt_count_reg(9),
      I3 => adapt_count_reg(10),
      O => \adapt_count[0]_i_9_n_0\
    );
\adapt_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[0]_i_2_n_7\,
      Q => adapt_count_reg(0),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \adapt_count_reg[0]_i_2_n_0\,
      CO(2) => \adapt_count_reg[0]_i_2_n_1\,
      CO(1) => \adapt_count_reg[0]_i_2_n_2\,
      CO(0) => \adapt_count_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \adapt_count_reg[0]_i_2_n_4\,
      O(2) => \adapt_count_reg[0]_i_2_n_5\,
      O(1) => \adapt_count_reg[0]_i_2_n_6\,
      O(0) => \adapt_count_reg[0]_i_2_n_7\,
      S(3 downto 1) => adapt_count_reg(3 downto 1),
      S(0) => \adapt_count[0]_i_7_n_0\
    );
\adapt_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[8]_i_1_n_5\,
      Q => adapt_count_reg(10),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[8]_i_1_n_4\,
      Q => adapt_count_reg(11),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[12]_i_1_n_7\,
      Q => adapt_count_reg(12),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \adapt_count_reg[8]_i_1_n_0\,
      CO(3) => \adapt_count_reg[12]_i_1_n_0\,
      CO(2) => \adapt_count_reg[12]_i_1_n_1\,
      CO(1) => \adapt_count_reg[12]_i_1_n_2\,
      CO(0) => \adapt_count_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \adapt_count_reg[12]_i_1_n_4\,
      O(2) => \adapt_count_reg[12]_i_1_n_5\,
      O(1) => \adapt_count_reg[12]_i_1_n_6\,
      O(0) => \adapt_count_reg[12]_i_1_n_7\,
      S(3 downto 0) => adapt_count_reg(15 downto 12)
    );
\adapt_count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[12]_i_1_n_6\,
      Q => adapt_count_reg(13),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[12]_i_1_n_5\,
      Q => adapt_count_reg(14),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[12]_i_1_n_4\,
      Q => adapt_count_reg(15),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[16]_i_1_n_7\,
      Q => adapt_count_reg(16),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \adapt_count_reg[12]_i_1_n_0\,
      CO(3) => \adapt_count_reg[16]_i_1_n_0\,
      CO(2) => \adapt_count_reg[16]_i_1_n_1\,
      CO(1) => \adapt_count_reg[16]_i_1_n_2\,
      CO(0) => \adapt_count_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \adapt_count_reg[16]_i_1_n_4\,
      O(2) => \adapt_count_reg[16]_i_1_n_5\,
      O(1) => \adapt_count_reg[16]_i_1_n_6\,
      O(0) => \adapt_count_reg[16]_i_1_n_7\,
      S(3 downto 0) => adapt_count_reg(19 downto 16)
    );
\adapt_count_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[16]_i_1_n_6\,
      Q => adapt_count_reg(17),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[16]_i_1_n_5\,
      Q => adapt_count_reg(18),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[16]_i_1_n_4\,
      Q => adapt_count_reg(19),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[0]_i_2_n_6\,
      Q => adapt_count_reg(1),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[20]_i_1_n_7\,
      Q => adapt_count_reg(20),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \adapt_count_reg[16]_i_1_n_0\,
      CO(3) => \adapt_count_reg[20]_i_1_n_0\,
      CO(2) => \adapt_count_reg[20]_i_1_n_1\,
      CO(1) => \adapt_count_reg[20]_i_1_n_2\,
      CO(0) => \adapt_count_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \adapt_count_reg[20]_i_1_n_4\,
      O(2) => \adapt_count_reg[20]_i_1_n_5\,
      O(1) => \adapt_count_reg[20]_i_1_n_6\,
      O(0) => \adapt_count_reg[20]_i_1_n_7\,
      S(3 downto 0) => adapt_count_reg(23 downto 20)
    );
\adapt_count_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[20]_i_1_n_6\,
      Q => adapt_count_reg(21),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[20]_i_1_n_5\,
      Q => adapt_count_reg(22),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[20]_i_1_n_4\,
      Q => adapt_count_reg(23),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[24]_i_1_n_7\,
      Q => adapt_count_reg(24),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \adapt_count_reg[20]_i_1_n_0\,
      CO(3) => \adapt_count_reg[24]_i_1_n_0\,
      CO(2) => \adapt_count_reg[24]_i_1_n_1\,
      CO(1) => \adapt_count_reg[24]_i_1_n_2\,
      CO(0) => \adapt_count_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \adapt_count_reg[24]_i_1_n_4\,
      O(2) => \adapt_count_reg[24]_i_1_n_5\,
      O(1) => \adapt_count_reg[24]_i_1_n_6\,
      O(0) => \adapt_count_reg[24]_i_1_n_7\,
      S(3 downto 0) => adapt_count_reg(27 downto 24)
    );
\adapt_count_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[24]_i_1_n_6\,
      Q => adapt_count_reg(25),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[24]_i_1_n_5\,
      Q => adapt_count_reg(26),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[24]_i_1_n_4\,
      Q => adapt_count_reg(27),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[28]_i_1_n_7\,
      Q => adapt_count_reg(28),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \adapt_count_reg[24]_i_1_n_0\,
      CO(3) => \NLW_adapt_count_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \adapt_count_reg[28]_i_1_n_1\,
      CO(1) => \adapt_count_reg[28]_i_1_n_2\,
      CO(0) => \adapt_count_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \adapt_count_reg[28]_i_1_n_4\,
      O(2) => \adapt_count_reg[28]_i_1_n_5\,
      O(1) => \adapt_count_reg[28]_i_1_n_6\,
      O(0) => \adapt_count_reg[28]_i_1_n_7\,
      S(3 downto 0) => adapt_count_reg(31 downto 28)
    );
\adapt_count_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[28]_i_1_n_6\,
      Q => adapt_count_reg(29),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[0]_i_2_n_5\,
      Q => adapt_count_reg(2),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[28]_i_1_n_5\,
      Q => adapt_count_reg(30),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[28]_i_1_n_4\,
      Q => adapt_count_reg(31),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[0]_i_2_n_4\,
      Q => adapt_count_reg(3),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[4]_i_1_n_7\,
      Q => adapt_count_reg(4),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \adapt_count_reg[0]_i_2_n_0\,
      CO(3) => \adapt_count_reg[4]_i_1_n_0\,
      CO(2) => \adapt_count_reg[4]_i_1_n_1\,
      CO(1) => \adapt_count_reg[4]_i_1_n_2\,
      CO(0) => \adapt_count_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \adapt_count_reg[4]_i_1_n_4\,
      O(2) => \adapt_count_reg[4]_i_1_n_5\,
      O(1) => \adapt_count_reg[4]_i_1_n_6\,
      O(0) => \adapt_count_reg[4]_i_1_n_7\,
      S(3 downto 0) => adapt_count_reg(7 downto 4)
    );
\adapt_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[4]_i_1_n_6\,
      Q => adapt_count_reg(5),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[4]_i_1_n_5\,
      Q => adapt_count_reg(6),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[4]_i_1_n_4\,
      Q => adapt_count_reg(7),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[8]_i_1_n_7\,
      Q => adapt_count_reg(8),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \adapt_count_reg[4]_i_1_n_0\,
      CO(3) => \adapt_count_reg[8]_i_1_n_0\,
      CO(2) => \adapt_count_reg[8]_i_1_n_1\,
      CO(1) => \adapt_count_reg[8]_i_1_n_2\,
      CO(0) => \adapt_count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \adapt_count_reg[8]_i_1_n_4\,
      O(2) => \adapt_count_reg[8]_i_1_n_5\,
      O(1) => \adapt_count_reg[8]_i_1_n_6\,
      O(0) => \adapt_count_reg[8]_i_1_n_7\,
      S(3 downto 0) => adapt_count_reg(11 downto 8)
    );
\adapt_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[8]_i_1_n_6\,
      Q => adapt_count_reg(9),
      R => adapt_count_reset_reg_n_0
    );
adapt_count_reset_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => sync_cplllock_n_2,
      Q => adapt_count_reset_reg_n_0,
      S => soft_reset_rx_in
    );
check_tlock_max_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => rx_state(2),
      I1 => rx_state(1),
      I2 => rx_state(0),
      I3 => rx_state(3),
      I4 => check_tlock_max_reg_n_0,
      O => check_tlock_max_i_1_n_0
    );
check_tlock_max_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => check_tlock_max_i_1_n_0,
      Q => check_tlock_max_reg_n_0,
      R => soft_reset_rx_in
    );
gtrxreset_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0010"
    )
        port map (
      I0 => rx_state(1),
      I1 => rx_state(3),
      I2 => rx_state(0),
      I3 => rx_state(2),
      I4 => \^sr\(0),
      O => gtrxreset_i_i_1_n_0
    );
gtrxreset_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gtrxreset_i_i_1_n_0,
      Q => \^sr\(0),
      R => soft_reset_rx_in
    );
\init_wait_count[0]_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => init_wait_count_reg(0),
      O => \init_wait_count[0]_i_1__6_n_0\
    );
\init_wait_count[1]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => init_wait_count_reg(1),
      I1 => init_wait_count_reg(0),
      O => p_0_in(1)
    );
\init_wait_count[2]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => init_wait_count_reg(2),
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(0),
      O => p_0_in(2)
    );
\init_wait_count[3]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => init_wait_count_reg(0),
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(2),
      I3 => init_wait_count_reg(3),
      O => p_0_in(3)
    );
\init_wait_count[4]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => init_wait_count_reg(4),
      I1 => init_wait_count_reg(0),
      I2 => init_wait_count_reg(1),
      I3 => init_wait_count_reg(2),
      I4 => init_wait_count_reg(3),
      O => p_0_in(4)
    );
\init_wait_count[5]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => init_wait_count_reg(5),
      I1 => init_wait_count_reg(3),
      I2 => init_wait_count_reg(4),
      I3 => init_wait_count_reg(0),
      I4 => init_wait_count_reg(1),
      I5 => init_wait_count_reg(2),
      O => p_0_in(5)
    );
\init_wait_count[6]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AAAAAAA"
    )
        port map (
      I0 => init_wait_count_reg(6),
      I1 => \init_wait_count[7]_i_4__6_n_0\,
      I2 => init_wait_count_reg(4),
      I3 => init_wait_count_reg(3),
      I4 => init_wait_count_reg(5),
      O => p_0_in(6)
    );
\init_wait_count[7]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => \init_wait_count[7]_i_3__6_n_0\,
      I1 => init_wait_count_reg(7),
      I2 => init_wait_count_reg(2),
      I3 => init_wait_count_reg(5),
      I4 => init_wait_count_reg(6),
      O => init_wait_count
    );
\init_wait_count[7]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA6AAAAAAAAAAA"
    )
        port map (
      I0 => init_wait_count_reg(7),
      I1 => init_wait_count_reg(5),
      I2 => init_wait_count_reg(3),
      I3 => init_wait_count_reg(4),
      I4 => \init_wait_count[7]_i_4__6_n_0\,
      I5 => init_wait_count_reg(6),
      O => p_0_in(7)
    );
\init_wait_count[7]_i_3__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => init_wait_count_reg(4),
      I1 => init_wait_count_reg(3),
      I2 => init_wait_count_reg(0),
      I3 => init_wait_count_reg(1),
      O => \init_wait_count[7]_i_3__6_n_0\
    );
\init_wait_count[7]_i_4__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => init_wait_count_reg(0),
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(2),
      O => \init_wait_count[7]_i_4__6_n_0\
    );
\init_wait_count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_rx_in,
      D => \init_wait_count[0]_i_1__6_n_0\,
      Q => init_wait_count_reg(0)
    );
\init_wait_count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_rx_in,
      D => p_0_in(1),
      Q => init_wait_count_reg(1)
    );
\init_wait_count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_rx_in,
      D => p_0_in(2),
      Q => init_wait_count_reg(2)
    );
\init_wait_count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_rx_in,
      D => p_0_in(3),
      Q => init_wait_count_reg(3)
    );
\init_wait_count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_rx_in,
      D => p_0_in(4),
      Q => init_wait_count_reg(4)
    );
\init_wait_count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_rx_in,
      D => p_0_in(5),
      Q => init_wait_count_reg(5)
    );
\init_wait_count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_rx_in,
      D => p_0_in(6),
      Q => init_wait_count_reg(6)
    );
\init_wait_count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_rx_in,
      D => p_0_in(7),
      Q => init_wait_count_reg(7)
    );
\init_wait_done_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001000"
    )
        port map (
      I0 => \init_wait_count[7]_i_3__6_n_0\,
      I1 => init_wait_count_reg(7),
      I2 => init_wait_count_reg(2),
      I3 => init_wait_count_reg(5),
      I4 => init_wait_count_reg(6),
      I5 => init_wait_done_reg_n_0,
      O => \init_wait_done_i_1__6_n_0\
    );
init_wait_done_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      CLR => soft_reset_rx_in,
      D => \init_wait_done_i_1__6_n_0\,
      Q => init_wait_done_reg_n_0
    );
\mmcm_lock_count[0]_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mmcm_lock_count_reg(0),
      O => \p_0_in__0\(0)
    );
\mmcm_lock_count[1]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mmcm_lock_count_reg(0),
      I1 => mmcm_lock_count_reg(1),
      O => \p_0_in__0\(1)
    );
\mmcm_lock_count[2]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => mmcm_lock_count_reg(2),
      I1 => mmcm_lock_count_reg(0),
      I2 => mmcm_lock_count_reg(1),
      O => \p_0_in__0\(2)
    );
\mmcm_lock_count[3]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => mmcm_lock_count_reg(3),
      I1 => mmcm_lock_count_reg(1),
      I2 => mmcm_lock_count_reg(0),
      I3 => mmcm_lock_count_reg(2),
      O => \p_0_in__0\(3)
    );
\mmcm_lock_count[4]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => mmcm_lock_count_reg(2),
      I1 => mmcm_lock_count_reg(0),
      I2 => mmcm_lock_count_reg(1),
      I3 => mmcm_lock_count_reg(3),
      I4 => mmcm_lock_count_reg(4),
      O => \p_0_in__0\(4)
    );
\mmcm_lock_count[5]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => mmcm_lock_count_reg(5),
      I1 => mmcm_lock_count_reg(2),
      I2 => mmcm_lock_count_reg(0),
      I3 => mmcm_lock_count_reg(1),
      I4 => mmcm_lock_count_reg(3),
      I5 => mmcm_lock_count_reg(4),
      O => \p_0_in__0\(5)
    );
\mmcm_lock_count[6]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => mmcm_lock_count_reg(6),
      I1 => \mmcm_lock_count[7]_i_4__6_n_0\,
      I2 => mmcm_lock_count_reg(5),
      O => \p_0_in__0\(6)
    );
\mmcm_lock_count[7]_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => mmcm_lock_count_reg(6),
      I1 => \mmcm_lock_count[7]_i_4__6_n_0\,
      I2 => mmcm_lock_count_reg(5),
      I3 => mmcm_lock_count_reg(7),
      O => \mmcm_lock_count[7]_i_2__6_n_0\
    );
\mmcm_lock_count[7]_i_3__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => mmcm_lock_count_reg(7),
      I1 => mmcm_lock_count_reg(5),
      I2 => \mmcm_lock_count[7]_i_4__6_n_0\,
      I3 => mmcm_lock_count_reg(6),
      O => \p_0_in__0\(7)
    );
\mmcm_lock_count[7]_i_4__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => mmcm_lock_count_reg(4),
      I1 => mmcm_lock_count_reg(3),
      I2 => mmcm_lock_count_reg(1),
      I3 => mmcm_lock_count_reg(0),
      I4 => mmcm_lock_count_reg(2),
      O => \mmcm_lock_count[7]_i_4__6_n_0\
    );
\mmcm_lock_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__6_n_0\,
      D => \p_0_in__0\(0),
      Q => mmcm_lock_count_reg(0),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__6_n_0\,
      D => \p_0_in__0\(1),
      Q => mmcm_lock_count_reg(1),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__6_n_0\,
      D => \p_0_in__0\(2),
      Q => mmcm_lock_count_reg(2),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__6_n_0\,
      D => \p_0_in__0\(3),
      Q => mmcm_lock_count_reg(3),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__6_n_0\,
      D => \p_0_in__0\(4),
      Q => mmcm_lock_count_reg(4),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__6_n_0\,
      D => \p_0_in__0\(5),
      Q => mmcm_lock_count_reg(5),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__6_n_0\,
      D => \p_0_in__0\(6),
      Q => mmcm_lock_count_reg(6),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__6_n_0\,
      D => \p_0_in__0\(7),
      Q => mmcm_lock_count_reg(7),
      R => sync_mmcm_lock_reclocked_n_0
    );
mmcm_lock_reclocked_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => sync_mmcm_lock_reclocked_n_1,
      Q => mmcm_lock_reclocked,
      R => '0'
    );
reset_time_out_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_state(0),
      I1 => rx_state(1),
      O => reset_time_out_i_2_n_0
    );
\reset_time_out_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07DC07CC"
    )
        port map (
      I0 => rx_state(1),
      I1 => rx_state(0),
      I2 => rx_state(2),
      I3 => rx_state(3),
      I4 => \FSM_sequential_rx_state_reg[0]_0\,
      O => \reset_time_out_i_4__2_n_0\
    );
reset_time_out_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => mmcm_lock_reclocked,
      I1 => rx_state(0),
      I2 => \FSM_sequential_rx_state_reg[0]_0\,
      I3 => rx_state(2),
      I4 => rx_state(1),
      I5 => rxresetdone_s3,
      O => reset_time_out_i_5_n_0
    );
reset_time_out_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => sync_data_valid_n_4,
      Q => reset_time_out_reg_n_0,
      S => soft_reset_rx_in
    );
run_phase_alignment_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0004"
    )
        port map (
      I0 => rx_state(0),
      I1 => rx_state(3),
      I2 => rx_state(1),
      I3 => rx_state(2),
      I4 => run_phase_alignment_int_reg_n_0,
      O => run_phase_alignment_int_i_1_n_0
    );
run_phase_alignment_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => run_phase_alignment_int_i_1_n_0,
      Q => run_phase_alignment_int_reg_n_0,
      R => soft_reset_rx_in
    );
run_phase_alignment_int_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxusrclk_in,
      CE => '1',
      D => run_phase_alignment_int_s2,
      Q => run_phase_alignment_int_s3,
      R => '0'
    );
rx_fsm_reset_done_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => sync_data_valid_n_5,
      Q => \^gt0_rx_fsm_reset_done_out\,
      R => soft_reset_rx_in
    );
rx_fsm_reset_done_int_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxusrclk_in,
      CE => '1',
      D => rx_fsm_reset_done_int_s2,
      Q => rx_fsm_reset_done_int_s3,
      R => '0'
    );
rxresetdone_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => rxresetdone_s2,
      Q => rxresetdone_s3,
      R => '0'
    );
sync_RXRESETDONE: entity work.gtwizard_0_gtwizard_0_sync_block_80
     port map (
      data_out => rxresetdone_s2,
      gt0_rxresetdone_out => gt0_rxresetdone_out,
      sysclk_in => sysclk_in
    );
sync_cplllock: entity work.gtwizard_0_gtwizard_0_sync_block_81
     port map (
      \FSM_sequential_rx_state_reg[0]\ => sync_cplllock_n_0,
      \FSM_sequential_rx_state_reg[0]_0\ => time_out_2ms_reg_n_0,
      \FSM_sequential_rx_state_reg[3]\ => sync_cplllock_n_2,
      Q(3 downto 0) => rx_state(3 downto 0),
      adapt_count_reset_reg => adapt_count_reset_reg_n_0,
      data_out => cplllock_sync,
      gt0_cplllock_out => gt0_cplllock_out,
      sysclk_in => sysclk_in
    );
sync_data_valid: entity work.gtwizard_0_gtwizard_0_sync_block_82
     port map (
      D(2) => sync_data_valid_n_0,
      D(1) => sync_data_valid_n_1,
      D(0) => sync_data_valid_n_2,
      E(0) => sync_data_valid_n_3,
      \FSM_sequential_rx_state_reg[0]\ => \FSM_sequential_rx_state[0]_i_2_n_0\,
      \FSM_sequential_rx_state_reg[0]_0\ => \FSM_sequential_rx_state[1]_i_3_n_0\,
      \FSM_sequential_rx_state_reg[0]_1\ => \FSM_sequential_rx_state[3]_i_4_n_0\,
      \FSM_sequential_rx_state_reg[0]_2\ => sync_cplllock_n_0,
      \FSM_sequential_rx_state_reg[0]_3\ => \FSM_sequential_rx_state[3]_i_6_n_0\,
      \FSM_sequential_rx_state_reg[1]\ => time_out_100us_reg_n_0,
      \FSM_sequential_rx_state_reg[3]\ => sync_data_valid_n_4,
      \FSM_sequential_rx_state_reg[3]_0\ => sync_data_valid_n_5,
      \FSM_sequential_rx_state_reg[3]_1\ => \FSM_sequential_rx_state[3]_i_8_n_0\,
      \FSM_sequential_rx_state_reg[3]_2\ => \FSM_sequential_rx_state[3]_i_9_n_0\,
      Q(3 downto 0) => rx_state(3 downto 0),
      data_out => cplllock_sync,
      dont_reset_on_data_error_in => dont_reset_on_data_error_in,
      gt0_data_valid_in => gt0_data_valid_in,
      gt0_rx_fsm_reset_done_out => \^gt0_rx_fsm_reset_done_out\,
      reset_time_out_reg => reset_time_out_reg_n_0,
      reset_time_out_reg_0 => reset_time_out_i_5_n_0,
      reset_time_out_reg_1 => reset_time_out_i_2_n_0,
      reset_time_out_reg_2 => \reset_time_out_i_4__2_n_0\,
      rx_fsm_reset_done_int_reg => time_out_1us_reg_n_0,
      sel => sel,
      sysclk_in => sysclk_in,
      time_out_wait_bypass_s3 => time_out_wait_bypass_s3
    );
sync_mmcm_lock_reclocked: entity work.gtwizard_0_gtwizard_0_sync_block_83
     port map (
      Q(2 downto 0) => mmcm_lock_count_reg(7 downto 5),
      SR(0) => sync_mmcm_lock_reclocked_n_0,
      mmcm_lock_reclocked => mmcm_lock_reclocked,
      mmcm_lock_reclocked_reg => sync_mmcm_lock_reclocked_n_1,
      mmcm_lock_reclocked_reg_0 => \mmcm_lock_count[7]_i_4__6_n_0\,
      sysclk_in => sysclk_in
    );
sync_run_phase_alignment_int: entity work.gtwizard_0_gtwizard_0_sync_block_84
     port map (
      data_in => run_phase_alignment_int_reg_n_0,
      data_out => run_phase_alignment_int_s2,
      gt0_rxusrclk_in => gt0_rxusrclk_in
    );
sync_rx_fsm_reset_done_int: entity work.gtwizard_0_gtwizard_0_sync_block_85
     port map (
      data_out => rx_fsm_reset_done_int_s2,
      gt0_rx_fsm_reset_done_out => \^gt0_rx_fsm_reset_done_out\,
      gt0_rxusrclk_in => gt0_rxusrclk_in
    );
sync_time_out_wait_bypass: entity work.gtwizard_0_gtwizard_0_sync_block_86
     port map (
      data_in => time_out_wait_bypass_reg_n_0,
      data_out => time_out_wait_bypass_s2,
      sysclk_in => sysclk_in
    );
time_out_100us_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF10"
    )
        port map (
      I0 => time_out_100us_i_2_n_0,
      I1 => time_out_100us_i_3_n_0,
      I2 => time_out_100us_i_4_n_0,
      I3 => time_out_100us_reg_n_0,
      O => time_out_100us_i_1_n_0
    );
time_out_100us_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => time_out_counter_reg(3),
      I1 => time_out_counter_reg(0),
      I2 => time_out_counter_reg(15),
      I3 => time_out_counter_reg(14),
      O => time_out_100us_i_2_n_0
    );
time_out_100us_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFFFFFFFFFF"
    )
        port map (
      I0 => time_out_counter_reg(6),
      I1 => time_out_counter_reg(5),
      I2 => time_out_counter_reg(7),
      I3 => time_out_counter_reg(9),
      I4 => time_out_counter_reg(10),
      I5 => time_out_counter_reg(8),
      O => time_out_100us_i_3_n_0
    );
time_out_100us_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \time_tlock_max_i_3__6_n_0\,
      I1 => time_out_counter_reg(13),
      I2 => time_out_counter_reg(4),
      I3 => time_out_counter_reg(12),
      I4 => time_out_counter_reg(11),
      I5 => \time_out_2ms_i_4__4_n_0\,
      O => time_out_100us_i_4_n_0
    );
time_out_100us_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => time_out_100us_i_1_n_0,
      Q => time_out_100us_reg_n_0,
      R => reset_time_out_reg_n_0
    );
time_out_1us_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
        port map (
      I0 => time_out_1us_i_2_n_0,
      I1 => \time_tlock_max_i_3__6_n_0\,
      I2 => time_out_1us_i_3_n_0,
      I3 => time_out_1us_i_4_n_0,
      I4 => \time_out_counter[0]_i_4__6_n_0\,
      I5 => time_out_1us_reg_n_0,
      O => time_out_1us_i_1_n_0
    );
time_out_1us_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => time_out_counter_reg(2),
      I1 => time_out_counter_reg(8),
      I2 => time_out_counter_reg(5),
      I3 => time_out_counter_reg(1),
      O => time_out_1us_i_2_n_0
    );
time_out_1us_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => time_out_counter_reg(9),
      I1 => time_out_counter_reg(6),
      O => time_out_1us_i_3_n_0
    );
time_out_1us_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => time_out_counter_reg(7),
      I1 => time_out_counter_reg(4),
      I2 => time_out_counter_reg(11),
      I3 => time_out_counter_reg(10),
      O => time_out_1us_i_4_n_0
    );
time_out_1us_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => time_out_1us_i_1_n_0,
      Q => time_out_1us_reg_n_0,
      R => reset_time_out_reg_n_0
    );
\time_out_2ms_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
        port map (
      I0 => \time_out_2ms_i_2__6_n_0\,
      I1 => \time_out_2ms_i_3__6_n_0\,
      I2 => \time_out_2ms_i_4__4_n_0\,
      I3 => \time_out_2ms_i_5__3_n_0\,
      I4 => \time_out_counter[0]_i_4__6_n_0\,
      I5 => time_out_2ms_reg_n_0,
      O => \time_out_2ms_i_1__6_n_0\
    );
\time_out_2ms_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => time_out_counter_reg(16),
      I1 => time_out_counter_reg(5),
      I2 => time_out_counter_reg(11),
      I3 => time_out_counter_reg(17),
      O => \time_out_2ms_i_2__6_n_0\
    );
\time_out_2ms_i_3__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => time_out_counter_reg(8),
      I1 => time_out_counter_reg(10),
      I2 => time_out_counter_reg(6),
      I3 => time_out_counter_reg(9),
      O => \time_out_2ms_i_3__6_n_0\
    );
\time_out_2ms_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => time_out_counter_reg(2),
      I1 => time_out_counter_reg(1),
      O => \time_out_2ms_i_4__4_n_0\
    );
\time_out_2ms_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => time_out_counter_reg(4),
      I1 => time_out_counter_reg(7),
      O => \time_out_2ms_i_5__3_n_0\
    );
time_out_2ms_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \time_out_2ms_i_1__6_n_0\,
      Q => time_out_2ms_reg_n_0,
      R => reset_time_out_reg_n_0
    );
time_out_adapt_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAABA"
    )
        port map (
      I0 => time_out_adapt_reg_n_0,
      I1 => \adapt_count[0]_i_6_n_0\,
      I2 => \adapt_count[0]_i_5_n_0\,
      I3 => \adapt_count[0]_i_4_n_0\,
      I4 => \adapt_count[0]_i_3_n_0\,
      I5 => adapt_count_reset_reg_n_0,
      O => time_out_adapt_i_1_n_0
    );
time_out_adapt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => time_out_adapt_i_1_n_0,
      Q => time_out_adapt_reg_n_0,
      R => '0'
    );
\time_out_counter[0]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7FFFFFFFFFF"
    )
        port map (
      I0 => time_out_counter_reg(17),
      I1 => time_out_counter_reg(11),
      I2 => time_out_counter_reg(5),
      I3 => time_out_counter_reg(16),
      I4 => \time_out_counter[0]_i_3__6_n_0\,
      I5 => \time_out_counter[0]_i_4__6_n_0\,
      O => time_out_counter
    );
\time_out_counter[0]_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFFFFFF"
    )
        port map (
      I0 => time_out_counter_reg(4),
      I1 => time_out_counter_reg(7),
      I2 => \time_out_2ms_i_4__4_n_0\,
      I3 => time_out_1us_i_3_n_0,
      I4 => time_out_counter_reg(10),
      I5 => time_out_counter_reg(8),
      O => \time_out_counter[0]_i_3__6_n_0\
    );
\time_out_counter[0]_i_4__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => time_out_counter_reg(13),
      I1 => time_out_counter_reg(12),
      I2 => time_out_counter_reg(14),
      I3 => time_out_counter_reg(15),
      I4 => time_out_counter_reg(0),
      I5 => time_out_counter_reg(3),
      O => \time_out_counter[0]_i_4__6_n_0\
    );
\time_out_counter[0]_i_5__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_out_counter_reg(0),
      O => \time_out_counter[0]_i_5__3_n_0\
    );
\time_out_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__6_n_7\,
      Q => time_out_counter_reg(0),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[0]_i_2__6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \time_out_counter_reg[0]_i_2__6_n_0\,
      CO(2) => \time_out_counter_reg[0]_i_2__6_n_1\,
      CO(1) => \time_out_counter_reg[0]_i_2__6_n_2\,
      CO(0) => \time_out_counter_reg[0]_i_2__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \time_out_counter_reg[0]_i_2__6_n_4\,
      O(2) => \time_out_counter_reg[0]_i_2__6_n_5\,
      O(1) => \time_out_counter_reg[0]_i_2__6_n_6\,
      O(0) => \time_out_counter_reg[0]_i_2__6_n_7\,
      S(3 downto 1) => time_out_counter_reg(3 downto 1),
      S(0) => \time_out_counter[0]_i_5__3_n_0\
    );
\time_out_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__6_n_5\,
      Q => time_out_counter_reg(10),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__6_n_4\,
      Q => time_out_counter_reg(11),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__6_n_7\,
      Q => time_out_counter_reg(12),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[12]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[8]_i_1__6_n_0\,
      CO(3) => \time_out_counter_reg[12]_i_1__6_n_0\,
      CO(2) => \time_out_counter_reg[12]_i_1__6_n_1\,
      CO(1) => \time_out_counter_reg[12]_i_1__6_n_2\,
      CO(0) => \time_out_counter_reg[12]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[12]_i_1__6_n_4\,
      O(2) => \time_out_counter_reg[12]_i_1__6_n_5\,
      O(1) => \time_out_counter_reg[12]_i_1__6_n_6\,
      O(0) => \time_out_counter_reg[12]_i_1__6_n_7\,
      S(3 downto 0) => time_out_counter_reg(15 downto 12)
    );
\time_out_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__6_n_6\,
      Q => time_out_counter_reg(13),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__6_n_5\,
      Q => time_out_counter_reg(14),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__6_n_4\,
      Q => time_out_counter_reg(15),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1__6_n_7\,
      Q => time_out_counter_reg(16),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[16]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[12]_i_1__6_n_0\,
      CO(3 downto 1) => \NLW_time_out_counter_reg[16]_i_1__6_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \time_out_counter_reg[16]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_time_out_counter_reg[16]_i_1__6_O_UNCONNECTED\(3 downto 2),
      O(1) => \time_out_counter_reg[16]_i_1__6_n_6\,
      O(0) => \time_out_counter_reg[16]_i_1__6_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => time_out_counter_reg(17 downto 16)
    );
\time_out_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1__6_n_6\,
      Q => time_out_counter_reg(17),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__6_n_6\,
      Q => time_out_counter_reg(1),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__6_n_5\,
      Q => time_out_counter_reg(2),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__6_n_4\,
      Q => time_out_counter_reg(3),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__6_n_7\,
      Q => time_out_counter_reg(4),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[4]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[0]_i_2__6_n_0\,
      CO(3) => \time_out_counter_reg[4]_i_1__6_n_0\,
      CO(2) => \time_out_counter_reg[4]_i_1__6_n_1\,
      CO(1) => \time_out_counter_reg[4]_i_1__6_n_2\,
      CO(0) => \time_out_counter_reg[4]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[4]_i_1__6_n_4\,
      O(2) => \time_out_counter_reg[4]_i_1__6_n_5\,
      O(1) => \time_out_counter_reg[4]_i_1__6_n_6\,
      O(0) => \time_out_counter_reg[4]_i_1__6_n_7\,
      S(3 downto 0) => time_out_counter_reg(7 downto 4)
    );
\time_out_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__6_n_6\,
      Q => time_out_counter_reg(5),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__6_n_5\,
      Q => time_out_counter_reg(6),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__6_n_4\,
      Q => time_out_counter_reg(7),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__6_n_7\,
      Q => time_out_counter_reg(8),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[8]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[4]_i_1__6_n_0\,
      CO(3) => \time_out_counter_reg[8]_i_1__6_n_0\,
      CO(2) => \time_out_counter_reg[8]_i_1__6_n_1\,
      CO(1) => \time_out_counter_reg[8]_i_1__6_n_2\,
      CO(0) => \time_out_counter_reg[8]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[8]_i_1__6_n_4\,
      O(2) => \time_out_counter_reg[8]_i_1__6_n_5\,
      O(1) => \time_out_counter_reg[8]_i_1__6_n_6\,
      O(0) => \time_out_counter_reg[8]_i_1__6_n_7\,
      S(3 downto 0) => time_out_counter_reg(11 downto 8)
    );
\time_out_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__6_n_6\,
      Q => time_out_counter_reg(9),
      R => reset_time_out_reg_n_0
    );
time_out_wait_bypass_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB00"
    )
        port map (
      I0 => time_out_wait_bypass_reg_n_0,
      I1 => rx_fsm_reset_done_int_s3,
      I2 => \wait_bypass_count[0]_i_4_n_0\,
      I3 => run_phase_alignment_int_s3,
      O => time_out_wait_bypass_i_1_n_0
    );
time_out_wait_bypass_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxusrclk_in,
      CE => '1',
      D => time_out_wait_bypass_i_1_n_0,
      Q => time_out_wait_bypass_reg_n_0,
      R => '0'
    );
time_out_wait_bypass_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => time_out_wait_bypass_s2,
      Q => time_out_wait_bypass_s3,
      R => '0'
    );
\time_tlock_max_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFD0000"
    )
        port map (
      I0 => \time_tlock_max_i_2__6_n_0\,
      I1 => \time_tlock_max_i_3__6_n_0\,
      I2 => time_out_counter_reg(14),
      I3 => time_out_counter_reg(15),
      I4 => check_tlock_max_reg_n_0,
      I5 => time_tlock_max,
      O => \time_tlock_max_i_1__6_n_0\
    );
\time_tlock_max_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555555555FF75"
    )
        port map (
      I0 => time_out_counter_reg(13),
      I1 => \time_tlock_max_i_4__4_n_0\,
      I2 => time_tlock_max_i_5_n_0,
      I3 => time_tlock_max_i_6_n_0,
      I4 => time_out_counter_reg(12),
      I5 => time_out_counter_reg(11),
      O => \time_tlock_max_i_2__6_n_0\
    );
\time_tlock_max_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => time_out_counter_reg(17),
      I1 => time_out_counter_reg(16),
      O => \time_tlock_max_i_3__6_n_0\
    );
\time_tlock_max_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => time_out_counter_reg(7),
      I1 => time_out_counter_reg(5),
      I2 => time_out_counter_reg(6),
      O => \time_tlock_max_i_4__4_n_0\
    );
time_tlock_max_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555557"
    )
        port map (
      I0 => time_out_counter_reg(4),
      I1 => time_out_counter_reg(0),
      I2 => time_out_counter_reg(3),
      I3 => time_out_counter_reg(2),
      I4 => time_out_counter_reg(1),
      O => time_tlock_max_i_5_n_0
    );
time_tlock_max_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => time_out_counter_reg(8),
      I1 => time_out_counter_reg(10),
      I2 => time_out_counter_reg(9),
      O => time_tlock_max_i_6_n_0
    );
time_tlock_max_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \time_tlock_max_i_1__6_n_0\,
      Q => time_tlock_max,
      R => reset_time_out_reg_n_0
    );
\wait_bypass_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => run_phase_alignment_int_s3,
      O => clear
    );
\wait_bypass_count[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wait_bypass_count[0]_i_4_n_0\,
      I1 => rx_fsm_reset_done_int_s3,
      O => \wait_bypass_count[0]_i_2_n_0\
    );
\wait_bypass_count[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
        port map (
      I0 => \wait_bypass_count[0]_i_6_n_0\,
      I1 => wait_bypass_count_reg(1),
      I2 => wait_bypass_count_reg(8),
      I3 => wait_bypass_count_reg(0),
      I4 => \wait_bypass_count[0]_i_7_n_0\,
      O => \wait_bypass_count[0]_i_4_n_0\
    );
\wait_bypass_count[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_bypass_count_reg(0),
      O => \wait_bypass_count[0]_i_5_n_0\
    );
\wait_bypass_count[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => wait_bypass_count_reg(3),
      I1 => wait_bypass_count_reg(5),
      I2 => wait_bypass_count_reg(9),
      I3 => wait_bypass_count_reg(7),
      O => \wait_bypass_count[0]_i_6_n_0\
    );
\wait_bypass_count[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => wait_bypass_count_reg(2),
      I1 => wait_bypass_count_reg(12),
      I2 => wait_bypass_count_reg(4),
      I3 => wait_bypass_count_reg(10),
      I4 => wait_bypass_count_reg(6),
      I5 => wait_bypass_count_reg(11),
      O => \wait_bypass_count[0]_i_7_n_0\
    );
\wait_bypass_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[0]_i_3_n_7\,
      Q => wait_bypass_count_reg(0),
      R => clear
    );
\wait_bypass_count_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \wait_bypass_count_reg[0]_i_3_n_0\,
      CO(2) => \wait_bypass_count_reg[0]_i_3_n_1\,
      CO(1) => \wait_bypass_count_reg[0]_i_3_n_2\,
      CO(0) => \wait_bypass_count_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \wait_bypass_count_reg[0]_i_3_n_4\,
      O(2) => \wait_bypass_count_reg[0]_i_3_n_5\,
      O(1) => \wait_bypass_count_reg[0]_i_3_n_6\,
      O(0) => \wait_bypass_count_reg[0]_i_3_n_7\,
      S(3 downto 1) => wait_bypass_count_reg(3 downto 1),
      S(0) => \wait_bypass_count[0]_i_5_n_0\
    );
\wait_bypass_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[8]_i_1_n_5\,
      Q => wait_bypass_count_reg(10),
      R => clear
    );
\wait_bypass_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[8]_i_1_n_4\,
      Q => wait_bypass_count_reg(11),
      R => clear
    );
\wait_bypass_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[12]_i_1_n_7\,
      Q => wait_bypass_count_reg(12),
      R => clear
    );
\wait_bypass_count_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[8]_i_1_n_0\,
      CO(3 downto 0) => \NLW_wait_bypass_count_reg[12]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_wait_bypass_count_reg[12]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \wait_bypass_count_reg[12]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => wait_bypass_count_reg(12)
    );
\wait_bypass_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[0]_i_3_n_6\,
      Q => wait_bypass_count_reg(1),
      R => clear
    );
\wait_bypass_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[0]_i_3_n_5\,
      Q => wait_bypass_count_reg(2),
      R => clear
    );
\wait_bypass_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[0]_i_3_n_4\,
      Q => wait_bypass_count_reg(3),
      R => clear
    );
\wait_bypass_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[4]_i_1_n_7\,
      Q => wait_bypass_count_reg(4),
      R => clear
    );
\wait_bypass_count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[0]_i_3_n_0\,
      CO(3) => \wait_bypass_count_reg[4]_i_1_n_0\,
      CO(2) => \wait_bypass_count_reg[4]_i_1_n_1\,
      CO(1) => \wait_bypass_count_reg[4]_i_1_n_2\,
      CO(0) => \wait_bypass_count_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wait_bypass_count_reg[4]_i_1_n_4\,
      O(2) => \wait_bypass_count_reg[4]_i_1_n_5\,
      O(1) => \wait_bypass_count_reg[4]_i_1_n_6\,
      O(0) => \wait_bypass_count_reg[4]_i_1_n_7\,
      S(3 downto 0) => wait_bypass_count_reg(7 downto 4)
    );
\wait_bypass_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[4]_i_1_n_6\,
      Q => wait_bypass_count_reg(5),
      R => clear
    );
\wait_bypass_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[4]_i_1_n_5\,
      Q => wait_bypass_count_reg(6),
      R => clear
    );
\wait_bypass_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[4]_i_1_n_4\,
      Q => wait_bypass_count_reg(7),
      R => clear
    );
\wait_bypass_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[8]_i_1_n_7\,
      Q => wait_bypass_count_reg(8),
      R => clear
    );
\wait_bypass_count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[4]_i_1_n_0\,
      CO(3) => \wait_bypass_count_reg[8]_i_1_n_0\,
      CO(2) => \wait_bypass_count_reg[8]_i_1_n_1\,
      CO(1) => \wait_bypass_count_reg[8]_i_1_n_2\,
      CO(0) => \wait_bypass_count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wait_bypass_count_reg[8]_i_1_n_4\,
      O(2) => \wait_bypass_count_reg[8]_i_1_n_5\,
      O(1) => \wait_bypass_count_reg[8]_i_1_n_6\,
      O(0) => \wait_bypass_count_reg[8]_i_1_n_7\,
      S(3 downto 0) => wait_bypass_count_reg(11 downto 8)
    );
\wait_bypass_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[8]_i_1_n_6\,
      Q => wait_bypass_count_reg(9),
      R => clear
    );
\wait_time_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => rx_state(1),
      I1 => rx_state(0),
      I2 => rx_state(3),
      O => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt[0]_i_10__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(1),
      O => \wait_time_cnt[0]_i_10__6_n_0\
    );
\wait_time_cnt[0]_i_11__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(0),
      O => \wait_time_cnt[0]_i_11__6_n_0\
    );
\wait_time_cnt[0]_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \wait_time_cnt[0]_i_4__6_n_0\,
      I1 => \wait_time_cnt[0]_i_5__6_n_0\,
      I2 => \wait_time_cnt[0]_i_6__6_n_0\,
      I3 => \wait_time_cnt[0]_i_7__6_n_0\,
      O => sel
    );
\wait_time_cnt[0]_i_4__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(1),
      I1 => wait_time_cnt_reg(2),
      I2 => wait_time_cnt_reg(8),
      I3 => wait_time_cnt_reg(9),
      O => \wait_time_cnt[0]_i_4__6_n_0\
    );
\wait_time_cnt[0]_i_5__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(10),
      I1 => wait_time_cnt_reg(11),
      I2 => wait_time_cnt_reg(6),
      I3 => wait_time_cnt_reg(5),
      O => \wait_time_cnt[0]_i_5__6_n_0\
    );
\wait_time_cnt[0]_i_6__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(0),
      I1 => wait_time_cnt_reg(3),
      I2 => wait_time_cnt_reg(7),
      I3 => wait_time_cnt_reg(4),
      O => \wait_time_cnt[0]_i_6__6_n_0\
    );
\wait_time_cnt[0]_i_7__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(15),
      I1 => wait_time_cnt_reg(13),
      I2 => wait_time_cnt_reg(14),
      I3 => wait_time_cnt_reg(12),
      O => \wait_time_cnt[0]_i_7__6_n_0\
    );
\wait_time_cnt[0]_i_8__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(3),
      O => \wait_time_cnt[0]_i_8__6_n_0\
    );
\wait_time_cnt[0]_i_9__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(2),
      O => \wait_time_cnt[0]_i_9__6_n_0\
    );
\wait_time_cnt[12]_i_2__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(15),
      O => \wait_time_cnt[12]_i_2__6_n_0\
    );
\wait_time_cnt[12]_i_3__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(14),
      O => \wait_time_cnt[12]_i_3__6_n_0\
    );
\wait_time_cnt[12]_i_4__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(13),
      O => \wait_time_cnt[12]_i_4__6_n_0\
    );
\wait_time_cnt[12]_i_5__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(12),
      O => \wait_time_cnt[12]_i_5__6_n_0\
    );
\wait_time_cnt[4]_i_2__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(7),
      O => \wait_time_cnt[4]_i_2__6_n_0\
    );
\wait_time_cnt[4]_i_3__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(6),
      O => \wait_time_cnt[4]_i_3__6_n_0\
    );
\wait_time_cnt[4]_i_4__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(5),
      O => \wait_time_cnt[4]_i_4__6_n_0\
    );
\wait_time_cnt[4]_i_5__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(4),
      O => \wait_time_cnt[4]_i_5__6_n_0\
    );
\wait_time_cnt[8]_i_2__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(11),
      O => \wait_time_cnt[8]_i_2__6_n_0\
    );
\wait_time_cnt[8]_i_3__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(10),
      O => \wait_time_cnt[8]_i_3__6_n_0\
    );
\wait_time_cnt[8]_i_4__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(9),
      O => \wait_time_cnt[8]_i_4__6_n_0\
    );
\wait_time_cnt[8]_i_5__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(8),
      O => \wait_time_cnt[8]_i_5__6_n_0\
    );
\wait_time_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3__6_n_7\,
      Q => wait_time_cnt_reg(0),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[0]_i_3__6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \wait_time_cnt_reg[0]_i_3__6_n_0\,
      CO(2) => \wait_time_cnt_reg[0]_i_3__6_n_1\,
      CO(1) => \wait_time_cnt_reg[0]_i_3__6_n_2\,
      CO(0) => \wait_time_cnt_reg[0]_i_3__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[0]_i_3__6_n_4\,
      O(2) => \wait_time_cnt_reg[0]_i_3__6_n_5\,
      O(1) => \wait_time_cnt_reg[0]_i_3__6_n_6\,
      O(0) => \wait_time_cnt_reg[0]_i_3__6_n_7\,
      S(3) => \wait_time_cnt[0]_i_8__6_n_0\,
      S(2) => \wait_time_cnt[0]_i_9__6_n_0\,
      S(1) => \wait_time_cnt[0]_i_10__6_n_0\,
      S(0) => \wait_time_cnt[0]_i_11__6_n_0\
    );
\wait_time_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1__6_n_5\,
      Q => wait_time_cnt_reg(10),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1__6_n_4\,
      Q => wait_time_cnt_reg(11),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1__6_n_7\,
      Q => wait_time_cnt_reg(12),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[12]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[8]_i_1__6_n_0\,
      CO(3) => \NLW_wait_time_cnt_reg[12]_i_1__6_CO_UNCONNECTED\(3),
      CO(2) => \wait_time_cnt_reg[12]_i_1__6_n_1\,
      CO(1) => \wait_time_cnt_reg[12]_i_1__6_n_2\,
      CO(0) => \wait_time_cnt_reg[12]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0111",
      O(3) => \wait_time_cnt_reg[12]_i_1__6_n_4\,
      O(2) => \wait_time_cnt_reg[12]_i_1__6_n_5\,
      O(1) => \wait_time_cnt_reg[12]_i_1__6_n_6\,
      O(0) => \wait_time_cnt_reg[12]_i_1__6_n_7\,
      S(3) => \wait_time_cnt[12]_i_2__6_n_0\,
      S(2) => \wait_time_cnt[12]_i_3__6_n_0\,
      S(1) => \wait_time_cnt[12]_i_4__6_n_0\,
      S(0) => \wait_time_cnt[12]_i_5__6_n_0\
    );
\wait_time_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1__6_n_6\,
      Q => wait_time_cnt_reg(13),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1__6_n_5\,
      Q => wait_time_cnt_reg(14),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1__6_n_4\,
      Q => wait_time_cnt_reg(15),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3__6_n_6\,
      Q => wait_time_cnt_reg(1),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3__6_n_5\,
      Q => wait_time_cnt_reg(2),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3__6_n_4\,
      Q => wait_time_cnt_reg(3),
      S => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1__6_n_7\,
      Q => wait_time_cnt_reg(4),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[4]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[0]_i_3__6_n_0\,
      CO(3) => \wait_time_cnt_reg[4]_i_1__6_n_0\,
      CO(2) => \wait_time_cnt_reg[4]_i_1__6_n_1\,
      CO(1) => \wait_time_cnt_reg[4]_i_1__6_n_2\,
      CO(0) => \wait_time_cnt_reg[4]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[4]_i_1__6_n_4\,
      O(2) => \wait_time_cnt_reg[4]_i_1__6_n_5\,
      O(1) => \wait_time_cnt_reg[4]_i_1__6_n_6\,
      O(0) => \wait_time_cnt_reg[4]_i_1__6_n_7\,
      S(3) => \wait_time_cnt[4]_i_2__6_n_0\,
      S(2) => \wait_time_cnt[4]_i_3__6_n_0\,
      S(1) => \wait_time_cnt[4]_i_4__6_n_0\,
      S(0) => \wait_time_cnt[4]_i_5__6_n_0\
    );
\wait_time_cnt_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1__6_n_6\,
      Q => wait_time_cnt_reg(5),
      S => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1__6_n_5\,
      Q => wait_time_cnt_reg(6),
      S => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1__6_n_4\,
      Q => wait_time_cnt_reg(7),
      S => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1__6_n_7\,
      Q => wait_time_cnt_reg(8),
      S => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[8]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[4]_i_1__6_n_0\,
      CO(3) => \wait_time_cnt_reg[8]_i_1__6_n_0\,
      CO(2) => \wait_time_cnt_reg[8]_i_1__6_n_1\,
      CO(1) => \wait_time_cnt_reg[8]_i_1__6_n_2\,
      CO(0) => \wait_time_cnt_reg[8]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[8]_i_1__6_n_4\,
      O(2) => \wait_time_cnt_reg[8]_i_1__6_n_5\,
      O(1) => \wait_time_cnt_reg[8]_i_1__6_n_6\,
      O(0) => \wait_time_cnt_reg[8]_i_1__6_n_7\,
      S(3) => \wait_time_cnt[8]_i_2__6_n_0\,
      S(2) => \wait_time_cnt[8]_i_3__6_n_0\,
      S(1) => \wait_time_cnt[8]_i_4__6_n_0\,
      S(0) => \wait_time_cnt[8]_i_5__6_n_0\
    );
\wait_time_cnt_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1__6_n_6\,
      Q => wait_time_cnt_reg(9),
      S => \wait_time_cnt[0]_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtwizard_0_gtwizard_0_RX_STARTUP_FSM_0 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt1_rx_fsm_reset_done_out : out STD_LOGIC;
    gt1_rxuserrdy_i : out STD_LOGIC;
    gt1_rxdfelfhold_i : out STD_LOGIC;
    sysclk_in : in STD_LOGIC;
    gt1_rxusrclk_in : in STD_LOGIC;
    soft_reset_rx_in : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[0]_0\ : in STD_LOGIC;
    dont_reset_on_data_error_in : in STD_LOGIC;
    gt1_rxresetdone_out : in STD_LOGIC;
    gt1_data_valid_in : in STD_LOGIC;
    gt1_cplllock_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtwizard_0_gtwizard_0_RX_STARTUP_FSM_0 : entity is "gtwizard_0_RX_STARTUP_FSM";
end gtwizard_0_gtwizard_0_RX_STARTUP_FSM_0;

architecture STRUCTURE of gtwizard_0_gtwizard_0_RX_STARTUP_FSM_0 is
  signal \FSM_sequential_rx_state[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[2]_i_2__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_10__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_12_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_5__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_7_n_0\ : STD_LOGIC;
  signal \RXDFEAGCHOLD_i_1__0_n_0\ : STD_LOGIC;
  signal \RXUSERRDY_i_1__0_n_0\ : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal adapt_count : STD_LOGIC;
  signal \adapt_count[0]_i_10__0_n_0\ : STD_LOGIC;
  signal \adapt_count[0]_i_11__0_n_0\ : STD_LOGIC;
  signal \adapt_count[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \adapt_count[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \adapt_count[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \adapt_count[0]_i_6__0_n_0\ : STD_LOGIC;
  signal \adapt_count[0]_i_7__0_n_0\ : STD_LOGIC;
  signal \adapt_count[0]_i_8__0_n_0\ : STD_LOGIC;
  signal \adapt_count[0]_i_9__0_n_0\ : STD_LOGIC;
  signal adapt_count_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \adapt_count_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \adapt_count_reg[0]_i_2__0_n_1\ : STD_LOGIC;
  signal \adapt_count_reg[0]_i_2__0_n_2\ : STD_LOGIC;
  signal \adapt_count_reg[0]_i_2__0_n_3\ : STD_LOGIC;
  signal \adapt_count_reg[0]_i_2__0_n_4\ : STD_LOGIC;
  signal \adapt_count_reg[0]_i_2__0_n_5\ : STD_LOGIC;
  signal \adapt_count_reg[0]_i_2__0_n_6\ : STD_LOGIC;
  signal \adapt_count_reg[0]_i_2__0_n_7\ : STD_LOGIC;
  signal \adapt_count_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \adapt_count_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \adapt_count_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \adapt_count_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \adapt_count_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \adapt_count_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \adapt_count_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \adapt_count_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \adapt_count_reg[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \adapt_count_reg[16]_i_1__0_n_1\ : STD_LOGIC;
  signal \adapt_count_reg[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \adapt_count_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \adapt_count_reg[16]_i_1__0_n_4\ : STD_LOGIC;
  signal \adapt_count_reg[16]_i_1__0_n_5\ : STD_LOGIC;
  signal \adapt_count_reg[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \adapt_count_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \adapt_count_reg[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \adapt_count_reg[20]_i_1__0_n_1\ : STD_LOGIC;
  signal \adapt_count_reg[20]_i_1__0_n_2\ : STD_LOGIC;
  signal \adapt_count_reg[20]_i_1__0_n_3\ : STD_LOGIC;
  signal \adapt_count_reg[20]_i_1__0_n_4\ : STD_LOGIC;
  signal \adapt_count_reg[20]_i_1__0_n_5\ : STD_LOGIC;
  signal \adapt_count_reg[20]_i_1__0_n_6\ : STD_LOGIC;
  signal \adapt_count_reg[20]_i_1__0_n_7\ : STD_LOGIC;
  signal \adapt_count_reg[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \adapt_count_reg[24]_i_1__0_n_1\ : STD_LOGIC;
  signal \adapt_count_reg[24]_i_1__0_n_2\ : STD_LOGIC;
  signal \adapt_count_reg[24]_i_1__0_n_3\ : STD_LOGIC;
  signal \adapt_count_reg[24]_i_1__0_n_4\ : STD_LOGIC;
  signal \adapt_count_reg[24]_i_1__0_n_5\ : STD_LOGIC;
  signal \adapt_count_reg[24]_i_1__0_n_6\ : STD_LOGIC;
  signal \adapt_count_reg[24]_i_1__0_n_7\ : STD_LOGIC;
  signal \adapt_count_reg[28]_i_1__0_n_1\ : STD_LOGIC;
  signal \adapt_count_reg[28]_i_1__0_n_2\ : STD_LOGIC;
  signal \adapt_count_reg[28]_i_1__0_n_3\ : STD_LOGIC;
  signal \adapt_count_reg[28]_i_1__0_n_4\ : STD_LOGIC;
  signal \adapt_count_reg[28]_i_1__0_n_5\ : STD_LOGIC;
  signal \adapt_count_reg[28]_i_1__0_n_6\ : STD_LOGIC;
  signal \adapt_count_reg[28]_i_1__0_n_7\ : STD_LOGIC;
  signal \adapt_count_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \adapt_count_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \adapt_count_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \adapt_count_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \adapt_count_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \adapt_count_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \adapt_count_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \adapt_count_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \adapt_count_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \adapt_count_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \adapt_count_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \adapt_count_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \adapt_count_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \adapt_count_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \adapt_count_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \adapt_count_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal adapt_count_reset_reg_n_0 : STD_LOGIC;
  signal \check_tlock_max_i_1__0_n_0\ : STD_LOGIC;
  signal check_tlock_max_reg_n_0 : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal \^gt1_rx_fsm_reset_done_out\ : STD_LOGIC;
  signal \^gt1_rxdfelfhold_i\ : STD_LOGIC;
  signal \^gt1_rxuserrdy_i\ : STD_LOGIC;
  signal \gtrxreset_i_i_1__0_n_0\ : STD_LOGIC;
  signal init_wait_count : STD_LOGIC;
  signal \init_wait_count[0]_i_1__7_n_0\ : STD_LOGIC;
  signal \init_wait_count[7]_i_3__7_n_0\ : STD_LOGIC;
  signal \init_wait_count[7]_i_4__7_n_0\ : STD_LOGIC;
  signal init_wait_count_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \init_wait_done_i_1__7_n_0\ : STD_LOGIC;
  signal init_wait_done_reg_n_0 : STD_LOGIC;
  signal \mmcm_lock_count[7]_i_2__7_n_0\ : STD_LOGIC;
  signal \mmcm_lock_count[7]_i_4__7_n_0\ : STD_LOGIC;
  signal mmcm_lock_count_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mmcm_lock_reclocked : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \reset_time_out_i_3__7_n_0\ : STD_LOGIC;
  signal \reset_time_out_i_5__0_n_0\ : STD_LOGIC;
  signal reset_time_out_reg_n_0 : STD_LOGIC;
  signal \run_phase_alignment_int_i_1__0_n_0\ : STD_LOGIC;
  signal run_phase_alignment_int_reg_n_0 : STD_LOGIC;
  signal run_phase_alignment_int_s2 : STD_LOGIC;
  signal run_phase_alignment_int_s3 : STD_LOGIC;
  signal rx_fsm_reset_done_int_s2 : STD_LOGIC;
  signal rx_fsm_reset_done_int_s3 : STD_LOGIC;
  signal rx_state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rxresetdone_s2 : STD_LOGIC;
  signal rxresetdone_s3 : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal sync_cplllock_n_0 : STD_LOGIC;
  signal sync_cplllock_n_1 : STD_LOGIC;
  signal sync_cplllock_n_2 : STD_LOGIC;
  signal sync_data_valid_n_0 : STD_LOGIC;
  signal sync_data_valid_n_1 : STD_LOGIC;
  signal sync_data_valid_n_2 : STD_LOGIC;
  signal sync_data_valid_n_3 : STD_LOGIC;
  signal sync_data_valid_n_4 : STD_LOGIC;
  signal sync_data_valid_n_5 : STD_LOGIC;
  signal sync_mmcm_lock_reclocked_n_0 : STD_LOGIC;
  signal sync_mmcm_lock_reclocked_n_1 : STD_LOGIC;
  signal \time_out_100us_i_1__0_n_0\ : STD_LOGIC;
  signal \time_out_100us_i_2__0_n_0\ : STD_LOGIC;
  signal \time_out_100us_i_3__0_n_0\ : STD_LOGIC;
  signal time_out_100us_reg_n_0 : STD_LOGIC;
  signal \time_out_1us_i_1__0_n_0\ : STD_LOGIC;
  signal \time_out_1us_i_2__0_n_0\ : STD_LOGIC;
  signal \time_out_1us_i_3__0_n_0\ : STD_LOGIC;
  signal \time_out_1us_i_4__0_n_0\ : STD_LOGIC;
  signal time_out_1us_reg_n_0 : STD_LOGIC;
  signal \time_out_2ms_i_1__7_n_0\ : STD_LOGIC;
  signal \time_out_2ms_i_2__7_n_0\ : STD_LOGIC;
  signal \time_out_2ms_i_3__7_n_0\ : STD_LOGIC;
  signal time_out_2ms_reg_n_0 : STD_LOGIC;
  signal \time_out_adapt_i_1__0_n_0\ : STD_LOGIC;
  signal time_out_adapt_reg_n_0 : STD_LOGIC;
  signal time_out_counter : STD_LOGIC;
  signal \time_out_counter[0]_i_3__7_n_0\ : STD_LOGIC;
  signal \time_out_counter[0]_i_4__7_n_0\ : STD_LOGIC;
  signal \time_out_counter[0]_i_5__12_n_0\ : STD_LOGIC;
  signal \time_out_counter[0]_i_6__2_n_0\ : STD_LOGIC;
  signal time_out_counter_reg : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \time_out_counter_reg[0]_i_2__7_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__7_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__7_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__7_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__7_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__7_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__7_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__7_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__7_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__7_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__7_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__7_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__7_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__7_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__7_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__7_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__7_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__7_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__7_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__7_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__7_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__7_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__7_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__7_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__7_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__7_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__7_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__7_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__7_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__7_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__7_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__7_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__7_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__7_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__7_n_7\ : STD_LOGIC;
  signal \time_out_wait_bypass_i_1__0_n_0\ : STD_LOGIC;
  signal time_out_wait_bypass_reg_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_s2 : STD_LOGIC;
  signal time_out_wait_bypass_s3 : STD_LOGIC;
  signal time_tlock_max : STD_LOGIC;
  signal \time_tlock_max_i_1__7_n_0\ : STD_LOGIC;
  signal \time_tlock_max_i_2__7_n_0\ : STD_LOGIC;
  signal \time_tlock_max_i_3__7_n_0\ : STD_LOGIC;
  signal \time_tlock_max_i_4__5_n_0\ : STD_LOGIC;
  signal \time_tlock_max_i_5__0_n_0\ : STD_LOGIC;
  signal \time_tlock_max_i_6__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_6__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_7__0_n_0\ : STD_LOGIC;
  signal wait_bypass_count_reg : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \wait_bypass_count_reg[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__0_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__0_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__0_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__0_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__0_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__0_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__0_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_10__7_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_11__7_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_1__12_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_4__7_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_5__7_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_6__7_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_7__7_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_8__7_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_9__7_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_2__7_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_3__7_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_4__7_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_5__7_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_2__7_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_3__7_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_4__7_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_5__7_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_2__7_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_3__7_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_4__7_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_5__7_n_0\ : STD_LOGIC;
  signal wait_time_cnt_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \wait_time_cnt_reg[0]_i_3__7_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__7_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__7_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__7_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__7_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__7_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__7_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__7_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__7_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__7_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__7_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__7_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__7_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__7_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__7_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__7_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__7_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__7_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__7_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__7_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__7_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__7_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__7_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__7_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__7_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__7_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__7_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__7_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__7_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__7_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__7_n_7\ : STD_LOGIC;
  signal \NLW_adapt_count_reg[28]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_time_out_counter_reg[16]_i_1__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_time_out_counter_reg[16]_i_1__7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_wait_bypass_count_reg[12]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_wait_bypass_count_reg[12]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_wait_time_cnt_reg[12]_i_1__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_rx_state[3]_i_11\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \FSM_sequential_rx_state[3]_i_12\ : label is "soft_lutpair29";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_rx_state_reg[0]\ : label is "RELEASE_PLL_RESET:0011,VERIFY_RECCLK_STABLE:0100,WAIT_FOR_PLL_LOCK:0010,FSM_DONE:1010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,MONITOR_DATA_VALID:1001,WAIT_FOR_RXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_rx_state_reg[1]\ : label is "RELEASE_PLL_RESET:0011,VERIFY_RECCLK_STABLE:0100,WAIT_FOR_PLL_LOCK:0010,FSM_DONE:1010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,MONITOR_DATA_VALID:1001,WAIT_FOR_RXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_rx_state_reg[2]\ : label is "RELEASE_PLL_RESET:0011,VERIFY_RECCLK_STABLE:0100,WAIT_FOR_PLL_LOCK:0010,FSM_DONE:1010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,MONITOR_DATA_VALID:1001,WAIT_FOR_RXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_rx_state_reg[3]\ : label is "RELEASE_PLL_RESET:0011,VERIFY_RECCLK_STABLE:0100,WAIT_FOR_PLL_LOCK:0010,FSM_DONE:1010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,MONITOR_DATA_VALID:1001,WAIT_FOR_RXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute SOFT_HLUTNM of \init_wait_count[1]_i_1__7\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \init_wait_count[2]_i_1__7\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \init_wait_count[3]_i_1__7\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \init_wait_count[4]_i_1__7\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \init_wait_count[7]_i_3__7\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \init_wait_count[7]_i_4__7\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \mmcm_lock_count[0]_i_1__7\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \mmcm_lock_count[1]_i_1__7\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \mmcm_lock_count[2]_i_1__7\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \mmcm_lock_count[3]_i_1__7\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \mmcm_lock_count[4]_i_1__7\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \mmcm_lock_count[6]_i_1__7\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \mmcm_lock_count[7]_i_3__7\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \mmcm_lock_count[7]_i_4__7\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \time_out_1us_i_4__0\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \time_out_2ms_i_3__7\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \time_out_counter[0]_i_4__7\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \time_tlock_max_i_4__5\ : label is "soft_lutpair33";
begin
  SR(0) <= \^sr\(0);
  gt1_rx_fsm_reset_done_out <= \^gt1_rx_fsm_reset_done_out\;
  gt1_rxdfelfhold_i <= \^gt1_rxdfelfhold_i\;
  gt1_rxuserrdy_i <= \^gt1_rxuserrdy_i\;
\FSM_sequential_rx_state[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80C580C0FFFFFFFF"
    )
        port map (
      I0 => \FSM_sequential_rx_state[3]_i_12_n_0\,
      I1 => time_out_2ms_reg_n_0,
      I2 => rx_state(1),
      I3 => reset_time_out_reg_n_0,
      I4 => time_tlock_max,
      I5 => rx_state(0),
      O => \FSM_sequential_rx_state[0]_i_2__0_n_0\
    );
\FSM_sequential_rx_state[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004AA26AA"
    )
        port map (
      I0 => rx_state(2),
      I1 => rx_state(1),
      I2 => time_out_2ms_reg_n_0,
      I3 => rx_state(0),
      I4 => \FSM_sequential_rx_state[2]_i_2__3_n_0\,
      I5 => rx_state(3),
      O => \FSM_sequential_rx_state[2]_i_1__0_n_0\
    );
\FSM_sequential_rx_state[2]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => time_tlock_max,
      I1 => reset_time_out_reg_n_0,
      O => \FSM_sequential_rx_state[2]_i_2__3_n_0\
    );
\FSM_sequential_rx_state[3]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"27272727FF272727"
    )
        port map (
      I0 => rx_state(3),
      I1 => rx_state(1),
      I2 => rx_state(2),
      I3 => rx_state(0),
      I4 => time_tlock_max,
      I5 => reset_time_out_reg_n_0,
      O => \FSM_sequential_rx_state[3]_i_10__0_n_0\
    );
\FSM_sequential_rx_state[3]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0001"
    )
        port map (
      I0 => rx_state(1),
      I1 => init_wait_done_reg_n_0,
      I2 => rx_state(0),
      I3 => rx_state(2),
      I4 => rx_state(3),
      O => \FSM_sequential_rx_state[3]_i_11_n_0\
    );
\FSM_sequential_rx_state[3]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => rx_state(2),
      I1 => rx_state(1),
      I2 => rx_state(3),
      O => \FSM_sequential_rx_state[3]_i_12_n_0\
    );
\FSM_sequential_rx_state[3]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00011101"
    )
        port map (
      I0 => \FSM_sequential_rx_state[3]_i_10__0_n_0\,
      I1 => rx_state(1),
      I2 => \FSM_sequential_rx_state_reg[0]_0\,
      I3 => rx_state(0),
      I4 => mmcm_lock_reclocked,
      I5 => \FSM_sequential_rx_state[3]_i_11_n_0\,
      O => \FSM_sequential_rx_state[3]_i_4__0_n_0\
    );
\FSM_sequential_rx_state[3]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5700550057005700"
    )
        port map (
      I0 => rx_state(0),
      I1 => \FSM_sequential_rx_state[3]_i_12_n_0\,
      I2 => rxresetdone_s3,
      I3 => rx_state(1),
      I4 => reset_time_out_reg_n_0,
      I5 => time_out_2ms_reg_n_0,
      O => \FSM_sequential_rx_state[3]_i_5__0_n_0\
    );
\FSM_sequential_rx_state[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0D00000D0000000"
    )
        port map (
      I0 => time_out_2ms_reg_n_0,
      I1 => reset_time_out_reg_n_0,
      I2 => rx_state(0),
      I3 => rx_state(3),
      I4 => rx_state(1),
      I5 => rx_state(2),
      O => \FSM_sequential_rx_state[3]_i_7_n_0\
    );
\FSM_sequential_rx_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => sync_data_valid_n_4,
      D => sync_data_valid_n_2,
      Q => rx_state(0),
      R => soft_reset_rx_in
    );
\FSM_sequential_rx_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => sync_data_valid_n_4,
      D => sync_data_valid_n_1,
      Q => rx_state(1),
      R => soft_reset_rx_in
    );
\FSM_sequential_rx_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => sync_data_valid_n_4,
      D => \FSM_sequential_rx_state[2]_i_1__0_n_0\,
      Q => rx_state(2),
      R => soft_reset_rx_in
    );
\FSM_sequential_rx_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => sync_data_valid_n_4,
      D => sync_data_valid_n_0,
      Q => rx_state(3),
      R => soft_reset_rx_in
    );
\RXDFEAGCHOLD_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00400000"
    )
        port map (
      I0 => rx_state(0),
      I1 => rx_state(3),
      I2 => rx_state(1),
      I3 => rx_state(2),
      I4 => time_out_adapt_reg_n_0,
      I5 => \^gt1_rxdfelfhold_i\,
      O => \RXDFEAGCHOLD_i_1__0_n_0\
    );
RXDFEAGCHOLD_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \RXDFEAGCHOLD_i_1__0_n_0\,
      Q => \^gt1_rxdfelfhold_i\,
      R => soft_reset_rx_in
    );
\RXUSERRDY_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB4000"
    )
        port map (
      I0 => rx_state(3),
      I1 => rx_state(0),
      I2 => rx_state(1),
      I3 => rx_state(2),
      I4 => \^gt1_rxuserrdy_i\,
      O => \RXUSERRDY_i_1__0_n_0\
    );
RXUSERRDY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \RXUSERRDY_i_1__0_n_0\,
      Q => \^gt1_rxuserrdy_i\,
      R => soft_reset_rx_in
    );
\adapt_count[0]_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => adapt_count_reg(28),
      I1 => adapt_count_reg(31),
      I2 => adapt_count_reg(18),
      I3 => adapt_count_reg(4),
      O => \adapt_count[0]_i_10__0_n_0\
    );
\adapt_count[0]_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => adapt_count_reg(19),
      I1 => adapt_count_reg(2),
      I2 => adapt_count_reg(11),
      I3 => adapt_count_reg(6),
      O => \adapt_count[0]_i_11__0_n_0\
    );
\adapt_count[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \adapt_count[0]_i_3__0_n_0\,
      I1 => \adapt_count[0]_i_4__0_n_0\,
      I2 => \adapt_count[0]_i_5__0_n_0\,
      I3 => \adapt_count[0]_i_6__0_n_0\,
      O => adapt_count
    );
\adapt_count[0]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => adapt_count_reg(0),
      I1 => adapt_count_reg(25),
      I2 => adapt_count_reg(20),
      I3 => adapt_count_reg(12),
      I4 => \adapt_count[0]_i_8__0_n_0\,
      O => \adapt_count[0]_i_3__0_n_0\
    );
\adapt_count[0]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => adapt_count_reg(13),
      I1 => adapt_count_reg(22),
      I2 => adapt_count_reg(17),
      I3 => adapt_count_reg(24),
      I4 => \adapt_count[0]_i_9__0_n_0\,
      O => \adapt_count[0]_i_4__0_n_0\
    );
\adapt_count[0]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => adapt_count_reg(7),
      I1 => adapt_count_reg(21),
      I2 => adapt_count_reg(1),
      I3 => adapt_count_reg(3),
      I4 => \adapt_count[0]_i_10__0_n_0\,
      O => \adapt_count[0]_i_5__0_n_0\
    );
\adapt_count[0]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => adapt_count_reg(14),
      I1 => adapt_count_reg(30),
      I2 => adapt_count_reg(27),
      I3 => adapt_count_reg(8),
      I4 => \adapt_count[0]_i_11__0_n_0\,
      O => \adapt_count[0]_i_6__0_n_0\
    );
\adapt_count[0]_i_7__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => adapt_count_reg(0),
      O => \adapt_count[0]_i_7__0_n_0\
    );
\adapt_count[0]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => adapt_count_reg(16),
      I1 => adapt_count_reg(15),
      I2 => adapt_count_reg(26),
      I3 => adapt_count_reg(29),
      O => \adapt_count[0]_i_8__0_n_0\
    );
\adapt_count[0]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => adapt_count_reg(23),
      I1 => adapt_count_reg(5),
      I2 => adapt_count_reg(9),
      I3 => adapt_count_reg(10),
      O => \adapt_count[0]_i_9__0_n_0\
    );
\adapt_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[0]_i_2__0_n_7\,
      Q => adapt_count_reg(0),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[0]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \adapt_count_reg[0]_i_2__0_n_0\,
      CO(2) => \adapt_count_reg[0]_i_2__0_n_1\,
      CO(1) => \adapt_count_reg[0]_i_2__0_n_2\,
      CO(0) => \adapt_count_reg[0]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \adapt_count_reg[0]_i_2__0_n_4\,
      O(2) => \adapt_count_reg[0]_i_2__0_n_5\,
      O(1) => \adapt_count_reg[0]_i_2__0_n_6\,
      O(0) => \adapt_count_reg[0]_i_2__0_n_7\,
      S(3 downto 1) => adapt_count_reg(3 downto 1),
      S(0) => \adapt_count[0]_i_7__0_n_0\
    );
\adapt_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[8]_i_1__0_n_5\,
      Q => adapt_count_reg(10),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[8]_i_1__0_n_4\,
      Q => adapt_count_reg(11),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[12]_i_1__0_n_7\,
      Q => adapt_count_reg(12),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \adapt_count_reg[8]_i_1__0_n_0\,
      CO(3) => \adapt_count_reg[12]_i_1__0_n_0\,
      CO(2) => \adapt_count_reg[12]_i_1__0_n_1\,
      CO(1) => \adapt_count_reg[12]_i_1__0_n_2\,
      CO(0) => \adapt_count_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \adapt_count_reg[12]_i_1__0_n_4\,
      O(2) => \adapt_count_reg[12]_i_1__0_n_5\,
      O(1) => \adapt_count_reg[12]_i_1__0_n_6\,
      O(0) => \adapt_count_reg[12]_i_1__0_n_7\,
      S(3 downto 0) => adapt_count_reg(15 downto 12)
    );
\adapt_count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[12]_i_1__0_n_6\,
      Q => adapt_count_reg(13),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[12]_i_1__0_n_5\,
      Q => adapt_count_reg(14),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[12]_i_1__0_n_4\,
      Q => adapt_count_reg(15),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[16]_i_1__0_n_7\,
      Q => adapt_count_reg(16),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \adapt_count_reg[12]_i_1__0_n_0\,
      CO(3) => \adapt_count_reg[16]_i_1__0_n_0\,
      CO(2) => \adapt_count_reg[16]_i_1__0_n_1\,
      CO(1) => \adapt_count_reg[16]_i_1__0_n_2\,
      CO(0) => \adapt_count_reg[16]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \adapt_count_reg[16]_i_1__0_n_4\,
      O(2) => \adapt_count_reg[16]_i_1__0_n_5\,
      O(1) => \adapt_count_reg[16]_i_1__0_n_6\,
      O(0) => \adapt_count_reg[16]_i_1__0_n_7\,
      S(3 downto 0) => adapt_count_reg(19 downto 16)
    );
\adapt_count_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[16]_i_1__0_n_6\,
      Q => adapt_count_reg(17),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[16]_i_1__0_n_5\,
      Q => adapt_count_reg(18),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[16]_i_1__0_n_4\,
      Q => adapt_count_reg(19),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[0]_i_2__0_n_6\,
      Q => adapt_count_reg(1),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[20]_i_1__0_n_7\,
      Q => adapt_count_reg(20),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[20]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \adapt_count_reg[16]_i_1__0_n_0\,
      CO(3) => \adapt_count_reg[20]_i_1__0_n_0\,
      CO(2) => \adapt_count_reg[20]_i_1__0_n_1\,
      CO(1) => \adapt_count_reg[20]_i_1__0_n_2\,
      CO(0) => \adapt_count_reg[20]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \adapt_count_reg[20]_i_1__0_n_4\,
      O(2) => \adapt_count_reg[20]_i_1__0_n_5\,
      O(1) => \adapt_count_reg[20]_i_1__0_n_6\,
      O(0) => \adapt_count_reg[20]_i_1__0_n_7\,
      S(3 downto 0) => adapt_count_reg(23 downto 20)
    );
\adapt_count_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[20]_i_1__0_n_6\,
      Q => adapt_count_reg(21),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[20]_i_1__0_n_5\,
      Q => adapt_count_reg(22),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[20]_i_1__0_n_4\,
      Q => adapt_count_reg(23),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[24]_i_1__0_n_7\,
      Q => adapt_count_reg(24),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[24]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \adapt_count_reg[20]_i_1__0_n_0\,
      CO(3) => \adapt_count_reg[24]_i_1__0_n_0\,
      CO(2) => \adapt_count_reg[24]_i_1__0_n_1\,
      CO(1) => \adapt_count_reg[24]_i_1__0_n_2\,
      CO(0) => \adapt_count_reg[24]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \adapt_count_reg[24]_i_1__0_n_4\,
      O(2) => \adapt_count_reg[24]_i_1__0_n_5\,
      O(1) => \adapt_count_reg[24]_i_1__0_n_6\,
      O(0) => \adapt_count_reg[24]_i_1__0_n_7\,
      S(3 downto 0) => adapt_count_reg(27 downto 24)
    );
\adapt_count_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[24]_i_1__0_n_6\,
      Q => adapt_count_reg(25),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[24]_i_1__0_n_5\,
      Q => adapt_count_reg(26),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[24]_i_1__0_n_4\,
      Q => adapt_count_reg(27),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[28]_i_1__0_n_7\,
      Q => adapt_count_reg(28),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[28]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \adapt_count_reg[24]_i_1__0_n_0\,
      CO(3) => \NLW_adapt_count_reg[28]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \adapt_count_reg[28]_i_1__0_n_1\,
      CO(1) => \adapt_count_reg[28]_i_1__0_n_2\,
      CO(0) => \adapt_count_reg[28]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \adapt_count_reg[28]_i_1__0_n_4\,
      O(2) => \adapt_count_reg[28]_i_1__0_n_5\,
      O(1) => \adapt_count_reg[28]_i_1__0_n_6\,
      O(0) => \adapt_count_reg[28]_i_1__0_n_7\,
      S(3 downto 0) => adapt_count_reg(31 downto 28)
    );
\adapt_count_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[28]_i_1__0_n_6\,
      Q => adapt_count_reg(29),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[0]_i_2__0_n_5\,
      Q => adapt_count_reg(2),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[28]_i_1__0_n_5\,
      Q => adapt_count_reg(30),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[28]_i_1__0_n_4\,
      Q => adapt_count_reg(31),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[0]_i_2__0_n_4\,
      Q => adapt_count_reg(3),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[4]_i_1__0_n_7\,
      Q => adapt_count_reg(4),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \adapt_count_reg[0]_i_2__0_n_0\,
      CO(3) => \adapt_count_reg[4]_i_1__0_n_0\,
      CO(2) => \adapt_count_reg[4]_i_1__0_n_1\,
      CO(1) => \adapt_count_reg[4]_i_1__0_n_2\,
      CO(0) => \adapt_count_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \adapt_count_reg[4]_i_1__0_n_4\,
      O(2) => \adapt_count_reg[4]_i_1__0_n_5\,
      O(1) => \adapt_count_reg[4]_i_1__0_n_6\,
      O(0) => \adapt_count_reg[4]_i_1__0_n_7\,
      S(3 downto 0) => adapt_count_reg(7 downto 4)
    );
\adapt_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[4]_i_1__0_n_6\,
      Q => adapt_count_reg(5),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[4]_i_1__0_n_5\,
      Q => adapt_count_reg(6),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[4]_i_1__0_n_4\,
      Q => adapt_count_reg(7),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[8]_i_1__0_n_7\,
      Q => adapt_count_reg(8),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \adapt_count_reg[4]_i_1__0_n_0\,
      CO(3) => \adapt_count_reg[8]_i_1__0_n_0\,
      CO(2) => \adapt_count_reg[8]_i_1__0_n_1\,
      CO(1) => \adapt_count_reg[8]_i_1__0_n_2\,
      CO(0) => \adapt_count_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \adapt_count_reg[8]_i_1__0_n_4\,
      O(2) => \adapt_count_reg[8]_i_1__0_n_5\,
      O(1) => \adapt_count_reg[8]_i_1__0_n_6\,
      O(0) => \adapt_count_reg[8]_i_1__0_n_7\,
      S(3 downto 0) => adapt_count_reg(11 downto 8)
    );
\adapt_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[8]_i_1__0_n_6\,
      Q => adapt_count_reg(9),
      R => adapt_count_reset_reg_n_0
    );
adapt_count_reset_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => sync_cplllock_n_2,
      Q => adapt_count_reset_reg_n_0,
      S => soft_reset_rx_in
    );
\check_tlock_max_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => rx_state(2),
      I1 => rx_state(3),
      I2 => rx_state(0),
      I3 => rx_state(1),
      I4 => check_tlock_max_reg_n_0,
      O => \check_tlock_max_i_1__0_n_0\
    );
check_tlock_max_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \check_tlock_max_i_1__0_n_0\,
      Q => check_tlock_max_reg_n_0,
      R => soft_reset_rx_in
    );
\gtrxreset_i_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0010"
    )
        port map (
      I0 => rx_state(1),
      I1 => rx_state(3),
      I2 => rx_state(0),
      I3 => rx_state(2),
      I4 => \^sr\(0),
      O => \gtrxreset_i_i_1__0_n_0\
    );
gtrxreset_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \gtrxreset_i_i_1__0_n_0\,
      Q => \^sr\(0),
      R => soft_reset_rx_in
    );
\init_wait_count[0]_i_1__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => init_wait_count_reg(0),
      O => \init_wait_count[0]_i_1__7_n_0\
    );
\init_wait_count[1]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => init_wait_count_reg(1),
      I1 => init_wait_count_reg(0),
      O => p_0_in(1)
    );
\init_wait_count[2]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => init_wait_count_reg(2),
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(0),
      O => p_0_in(2)
    );
\init_wait_count[3]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => init_wait_count_reg(0),
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(2),
      I3 => init_wait_count_reg(3),
      O => p_0_in(3)
    );
\init_wait_count[4]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => init_wait_count_reg(4),
      I1 => init_wait_count_reg(0),
      I2 => init_wait_count_reg(1),
      I3 => init_wait_count_reg(2),
      I4 => init_wait_count_reg(3),
      O => p_0_in(4)
    );
\init_wait_count[5]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => init_wait_count_reg(5),
      I1 => init_wait_count_reg(3),
      I2 => init_wait_count_reg(4),
      I3 => init_wait_count_reg(0),
      I4 => init_wait_count_reg(1),
      I5 => init_wait_count_reg(2),
      O => p_0_in(5)
    );
\init_wait_count[6]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AAAAAAA"
    )
        port map (
      I0 => init_wait_count_reg(6),
      I1 => \init_wait_count[7]_i_4__7_n_0\,
      I2 => init_wait_count_reg(4),
      I3 => init_wait_count_reg(3),
      I4 => init_wait_count_reg(5),
      O => p_0_in(6)
    );
\init_wait_count[7]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => \init_wait_count[7]_i_3__7_n_0\,
      I1 => init_wait_count_reg(7),
      I2 => init_wait_count_reg(2),
      I3 => init_wait_count_reg(5),
      I4 => init_wait_count_reg(6),
      O => init_wait_count
    );
\init_wait_count[7]_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA6AAAAAAAAAAA"
    )
        port map (
      I0 => init_wait_count_reg(7),
      I1 => init_wait_count_reg(5),
      I2 => init_wait_count_reg(3),
      I3 => init_wait_count_reg(4),
      I4 => \init_wait_count[7]_i_4__7_n_0\,
      I5 => init_wait_count_reg(6),
      O => p_0_in(7)
    );
\init_wait_count[7]_i_3__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => init_wait_count_reg(4),
      I1 => init_wait_count_reg(3),
      I2 => init_wait_count_reg(0),
      I3 => init_wait_count_reg(1),
      O => \init_wait_count[7]_i_3__7_n_0\
    );
\init_wait_count[7]_i_4__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => init_wait_count_reg(0),
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(2),
      O => \init_wait_count[7]_i_4__7_n_0\
    );
\init_wait_count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_rx_in,
      D => \init_wait_count[0]_i_1__7_n_0\,
      Q => init_wait_count_reg(0)
    );
\init_wait_count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_rx_in,
      D => p_0_in(1),
      Q => init_wait_count_reg(1)
    );
\init_wait_count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_rx_in,
      D => p_0_in(2),
      Q => init_wait_count_reg(2)
    );
\init_wait_count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_rx_in,
      D => p_0_in(3),
      Q => init_wait_count_reg(3)
    );
\init_wait_count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_rx_in,
      D => p_0_in(4),
      Q => init_wait_count_reg(4)
    );
\init_wait_count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_rx_in,
      D => p_0_in(5),
      Q => init_wait_count_reg(5)
    );
\init_wait_count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_rx_in,
      D => p_0_in(6),
      Q => init_wait_count_reg(6)
    );
\init_wait_count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_rx_in,
      D => p_0_in(7),
      Q => init_wait_count_reg(7)
    );
\init_wait_done_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001000"
    )
        port map (
      I0 => \init_wait_count[7]_i_3__7_n_0\,
      I1 => init_wait_count_reg(7),
      I2 => init_wait_count_reg(2),
      I3 => init_wait_count_reg(5),
      I4 => init_wait_count_reg(6),
      I5 => init_wait_done_reg_n_0,
      O => \init_wait_done_i_1__7_n_0\
    );
init_wait_done_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      CLR => soft_reset_rx_in,
      D => \init_wait_done_i_1__7_n_0\,
      Q => init_wait_done_reg_n_0
    );
\mmcm_lock_count[0]_i_1__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mmcm_lock_count_reg(0),
      O => \p_0_in__0\(0)
    );
\mmcm_lock_count[1]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mmcm_lock_count_reg(0),
      I1 => mmcm_lock_count_reg(1),
      O => \p_0_in__0\(1)
    );
\mmcm_lock_count[2]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => mmcm_lock_count_reg(2),
      I1 => mmcm_lock_count_reg(0),
      I2 => mmcm_lock_count_reg(1),
      O => \p_0_in__0\(2)
    );
\mmcm_lock_count[3]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => mmcm_lock_count_reg(3),
      I1 => mmcm_lock_count_reg(1),
      I2 => mmcm_lock_count_reg(0),
      I3 => mmcm_lock_count_reg(2),
      O => \p_0_in__0\(3)
    );
\mmcm_lock_count[4]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => mmcm_lock_count_reg(2),
      I1 => mmcm_lock_count_reg(0),
      I2 => mmcm_lock_count_reg(1),
      I3 => mmcm_lock_count_reg(3),
      I4 => mmcm_lock_count_reg(4),
      O => \p_0_in__0\(4)
    );
\mmcm_lock_count[5]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => mmcm_lock_count_reg(5),
      I1 => mmcm_lock_count_reg(2),
      I2 => mmcm_lock_count_reg(0),
      I3 => mmcm_lock_count_reg(1),
      I4 => mmcm_lock_count_reg(3),
      I5 => mmcm_lock_count_reg(4),
      O => \p_0_in__0\(5)
    );
\mmcm_lock_count[6]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => mmcm_lock_count_reg(6),
      I1 => \mmcm_lock_count[7]_i_4__7_n_0\,
      I2 => mmcm_lock_count_reg(5),
      O => \p_0_in__0\(6)
    );
\mmcm_lock_count[7]_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => mmcm_lock_count_reg(6),
      I1 => \mmcm_lock_count[7]_i_4__7_n_0\,
      I2 => mmcm_lock_count_reg(5),
      I3 => mmcm_lock_count_reg(7),
      O => \mmcm_lock_count[7]_i_2__7_n_0\
    );
\mmcm_lock_count[7]_i_3__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => mmcm_lock_count_reg(7),
      I1 => mmcm_lock_count_reg(5),
      I2 => \mmcm_lock_count[7]_i_4__7_n_0\,
      I3 => mmcm_lock_count_reg(6),
      O => \p_0_in__0\(7)
    );
\mmcm_lock_count[7]_i_4__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => mmcm_lock_count_reg(4),
      I1 => mmcm_lock_count_reg(3),
      I2 => mmcm_lock_count_reg(1),
      I3 => mmcm_lock_count_reg(0),
      I4 => mmcm_lock_count_reg(2),
      O => \mmcm_lock_count[7]_i_4__7_n_0\
    );
\mmcm_lock_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__7_n_0\,
      D => \p_0_in__0\(0),
      Q => mmcm_lock_count_reg(0),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__7_n_0\,
      D => \p_0_in__0\(1),
      Q => mmcm_lock_count_reg(1),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__7_n_0\,
      D => \p_0_in__0\(2),
      Q => mmcm_lock_count_reg(2),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__7_n_0\,
      D => \p_0_in__0\(3),
      Q => mmcm_lock_count_reg(3),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__7_n_0\,
      D => \p_0_in__0\(4),
      Q => mmcm_lock_count_reg(4),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__7_n_0\,
      D => \p_0_in__0\(5),
      Q => mmcm_lock_count_reg(5),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__7_n_0\,
      D => \p_0_in__0\(6),
      Q => mmcm_lock_count_reg(6),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__7_n_0\,
      D => \p_0_in__0\(7),
      Q => mmcm_lock_count_reg(7),
      R => sync_mmcm_lock_reclocked_n_0
    );
mmcm_lock_reclocked_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => sync_mmcm_lock_reclocked_n_1,
      Q => mmcm_lock_reclocked,
      R => '0'
    );
\reset_time_out_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => mmcm_lock_reclocked,
      I1 => rx_state(0),
      I2 => \FSM_sequential_rx_state_reg[0]_0\,
      I3 => rx_state(2),
      I4 => rx_state(1),
      I5 => rxresetdone_s3,
      O => \reset_time_out_i_3__7_n_0\
    );
\reset_time_out_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07DC07CC"
    )
        port map (
      I0 => rx_state(1),
      I1 => rx_state(0),
      I2 => rx_state(2),
      I3 => rx_state(3),
      I4 => \FSM_sequential_rx_state_reg[0]_0\,
      O => \reset_time_out_i_5__0_n_0\
    );
reset_time_out_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => sync_cplllock_n_1,
      Q => reset_time_out_reg_n_0,
      S => soft_reset_rx_in
    );
\run_phase_alignment_int_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0004"
    )
        port map (
      I0 => rx_state(0),
      I1 => rx_state(3),
      I2 => rx_state(1),
      I3 => rx_state(2),
      I4 => run_phase_alignment_int_reg_n_0,
      O => \run_phase_alignment_int_i_1__0_n_0\
    );
run_phase_alignment_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \run_phase_alignment_int_i_1__0_n_0\,
      Q => run_phase_alignment_int_reg_n_0,
      R => soft_reset_rx_in
    );
run_phase_alignment_int_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt1_rxusrclk_in,
      CE => '1',
      D => run_phase_alignment_int_s2,
      Q => run_phase_alignment_int_s3,
      R => '0'
    );
rx_fsm_reset_done_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => sync_data_valid_n_5,
      Q => \^gt1_rx_fsm_reset_done_out\,
      R => soft_reset_rx_in
    );
rx_fsm_reset_done_int_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt1_rxusrclk_in,
      CE => '1',
      D => rx_fsm_reset_done_int_s2,
      Q => rx_fsm_reset_done_int_s3,
      R => '0'
    );
rxresetdone_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => rxresetdone_s2,
      Q => rxresetdone_s3,
      R => '0'
    );
sync_RXRESETDONE: entity work.gtwizard_0_gtwizard_0_sync_block_70
     port map (
      data_out => rxresetdone_s2,
      gt1_rxresetdone_out => gt1_rxresetdone_out,
      sysclk_in => sysclk_in
    );
sync_cplllock: entity work.gtwizard_0_gtwizard_0_sync_block_71
     port map (
      \FSM_sequential_rx_state_reg[0]\ => time_out_2ms_reg_n_0,
      \FSM_sequential_rx_state_reg[2]\ => sync_cplllock_n_0,
      \FSM_sequential_rx_state_reg[3]\ => sync_cplllock_n_1,
      \FSM_sequential_rx_state_reg[3]_0\ => sync_cplllock_n_2,
      Q(3 downto 0) => rx_state(3 downto 0),
      adapt_count_reset_reg => adapt_count_reset_reg_n_0,
      gt1_cplllock_out => gt1_cplllock_out,
      reset_time_out_reg => \reset_time_out_i_3__7_n_0\,
      reset_time_out_reg_0 => sync_data_valid_n_3,
      reset_time_out_reg_1 => \reset_time_out_i_5__0_n_0\,
      reset_time_out_reg_2 => reset_time_out_reg_n_0,
      sysclk_in => sysclk_in
    );
sync_data_valid: entity work.gtwizard_0_gtwizard_0_sync_block_72
     port map (
      D(2) => sync_data_valid_n_0,
      D(1) => sync_data_valid_n_1,
      D(0) => sync_data_valid_n_2,
      E(0) => sync_data_valid_n_4,
      \FSM_sequential_rx_state_reg[0]\ => sync_data_valid_n_3,
      \FSM_sequential_rx_state_reg[0]_0\ => \FSM_sequential_rx_state[0]_i_2__0_n_0\,
      \FSM_sequential_rx_state_reg[0]_1\ => \FSM_sequential_rx_state[3]_i_4__0_n_0\,
      \FSM_sequential_rx_state_reg[0]_2\ => \FSM_sequential_rx_state[3]_i_5__0_n_0\,
      \FSM_sequential_rx_state_reg[0]_3\ => sync_cplllock_n_0,
      \FSM_sequential_rx_state_reg[1]\ => \FSM_sequential_rx_state[2]_i_2__3_n_0\,
      \FSM_sequential_rx_state_reg[1]_0\ => time_out_100us_reg_n_0,
      \FSM_sequential_rx_state_reg[1]_1\ => \FSM_sequential_rx_state[3]_i_12_n_0\,
      \FSM_sequential_rx_state_reg[3]\ => sync_data_valid_n_5,
      \FSM_sequential_rx_state_reg[3]_0\ => \FSM_sequential_rx_state[3]_i_7_n_0\,
      Q(3 downto 0) => rx_state(3 downto 0),
      dont_reset_on_data_error_in => dont_reset_on_data_error_in,
      gt1_data_valid_in => gt1_data_valid_in,
      gt1_rx_fsm_reset_done_out => \^gt1_rx_fsm_reset_done_out\,
      rx_fsm_reset_done_int_reg => reset_time_out_reg_n_0,
      rx_fsm_reset_done_int_reg_0 => time_out_1us_reg_n_0,
      sel => sel,
      sysclk_in => sysclk_in,
      time_out_wait_bypass_s3 => time_out_wait_bypass_s3
    );
sync_mmcm_lock_reclocked: entity work.gtwizard_0_gtwizard_0_sync_block_73
     port map (
      Q(2 downto 0) => mmcm_lock_count_reg(7 downto 5),
      SR(0) => sync_mmcm_lock_reclocked_n_0,
      mmcm_lock_reclocked => mmcm_lock_reclocked,
      mmcm_lock_reclocked_reg => sync_mmcm_lock_reclocked_n_1,
      mmcm_lock_reclocked_reg_0 => \mmcm_lock_count[7]_i_4__7_n_0\,
      sysclk_in => sysclk_in
    );
sync_run_phase_alignment_int: entity work.gtwizard_0_gtwizard_0_sync_block_74
     port map (
      data_in => run_phase_alignment_int_reg_n_0,
      data_out => run_phase_alignment_int_s2,
      gt1_rxusrclk_in => gt1_rxusrclk_in
    );
sync_rx_fsm_reset_done_int: entity work.gtwizard_0_gtwizard_0_sync_block_75
     port map (
      data_out => rx_fsm_reset_done_int_s2,
      gt1_rx_fsm_reset_done_out => \^gt1_rx_fsm_reset_done_out\,
      gt1_rxusrclk_in => gt1_rxusrclk_in
    );
sync_time_out_wait_bypass: entity work.gtwizard_0_gtwizard_0_sync_block_76
     port map (
      data_in => time_out_wait_bypass_reg_n_0,
      data_out => time_out_wait_bypass_s2,
      sysclk_in => sysclk_in
    );
\time_out_100us_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000010"
    )
        port map (
      I0 => \time_out_100us_i_2__0_n_0\,
      I1 => \time_out_100us_i_3__0_n_0\,
      I2 => \time_out_2ms_i_2__7_n_0\,
      I3 => time_out_counter_reg(15),
      I4 => time_out_counter_reg(14),
      I5 => time_out_100us_reg_n_0,
      O => \time_out_100us_i_1__0_n_0\
    );
\time_out_100us_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFFF"
    )
        port map (
      I0 => time_out_counter_reg(16),
      I1 => time_out_counter_reg(17),
      I2 => time_out_counter_reg(13),
      I3 => time_out_counter_reg(4),
      I4 => time_out_counter_reg(12),
      I5 => time_out_counter_reg(11),
      O => \time_out_100us_i_2__0_n_0\
    );
\time_out_100us_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFFFFFFFFFF"
    )
        port map (
      I0 => time_out_counter_reg(6),
      I1 => time_out_counter_reg(5),
      I2 => time_out_counter_reg(7),
      I3 => time_out_counter_reg(9),
      I4 => time_out_counter_reg(10),
      I5 => time_out_counter_reg(8),
      O => \time_out_100us_i_3__0_n_0\
    );
time_out_100us_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \time_out_100us_i_1__0_n_0\,
      Q => time_out_100us_reg_n_0,
      R => reset_time_out_reg_n_0
    );
\time_out_1us_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
        port map (
      I0 => time_out_counter_reg(0),
      I1 => time_out_counter_reg(3),
      I2 => time_out_counter_reg(1),
      I3 => \time_out_1us_i_2__0_n_0\,
      I4 => \time_out_1us_i_3__0_n_0\,
      I5 => time_out_1us_reg_n_0,
      O => \time_out_1us_i_1__0_n_0\
    );
\time_out_1us_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => time_out_counter_reg(12),
      I1 => time_out_counter_reg(13),
      I2 => \time_tlock_max_i_4__5_n_0\,
      I3 => time_out_counter_reg(5),
      I4 => time_out_counter_reg(8),
      I5 => time_out_counter_reg(11),
      O => \time_out_1us_i_2__0_n_0\
    );
\time_out_1us_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => time_out_counter_reg(4),
      I1 => time_out_counter_reg(7),
      I2 => time_out_counter_reg(2),
      I3 => time_out_counter_reg(10),
      I4 => \time_out_1us_i_4__0_n_0\,
      I5 => \time_tlock_max_i_3__7_n_0\,
      O => \time_out_1us_i_3__0_n_0\
    );
\time_out_1us_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => time_out_counter_reg(9),
      I1 => time_out_counter_reg(6),
      O => \time_out_1us_i_4__0_n_0\
    );
time_out_1us_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \time_out_1us_i_1__0_n_0\,
      Q => time_out_1us_reg_n_0,
      R => reset_time_out_reg_n_0
    );
\time_out_2ms_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000004"
    )
        port map (
      I0 => \time_out_counter[0]_i_5__12_n_0\,
      I1 => \time_out_2ms_i_2__7_n_0\,
      I2 => \time_out_counter[0]_i_4__7_n_0\,
      I3 => time_out_counter_reg(5),
      I4 => \time_out_2ms_i_3__7_n_0\,
      I5 => time_out_2ms_reg_n_0,
      O => \time_out_2ms_i_1__7_n_0\
    );
\time_out_2ms_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => time_out_counter_reg(1),
      I1 => time_out_counter_reg(0),
      I2 => time_out_counter_reg(3),
      I3 => time_out_counter_reg(2),
      O => \time_out_2ms_i_2__7_n_0\
    );
\time_out_2ms_i_3__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => time_out_counter_reg(15),
      I1 => time_out_counter_reg(14),
      I2 => time_out_counter_reg(13),
      I3 => time_out_counter_reg(12),
      O => \time_out_2ms_i_3__7_n_0\
    );
time_out_2ms_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \time_out_2ms_i_1__7_n_0\,
      Q => time_out_2ms_reg_n_0,
      R => reset_time_out_reg_n_0
    );
\time_out_adapt_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAABA"
    )
        port map (
      I0 => time_out_adapt_reg_n_0,
      I1 => \adapt_count[0]_i_6__0_n_0\,
      I2 => \adapt_count[0]_i_5__0_n_0\,
      I3 => \adapt_count[0]_i_4__0_n_0\,
      I4 => \adapt_count[0]_i_3__0_n_0\,
      I5 => adapt_count_reset_reg_n_0,
      O => \time_out_adapt_i_1__0_n_0\
    );
time_out_adapt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \time_out_adapt_i_1__0_n_0\,
      Q => time_out_adapt_reg_n_0,
      R => '0'
    );
\time_out_counter[0]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \time_out_counter[0]_i_3__7_n_0\,
      I1 => \time_out_counter[0]_i_4__7_n_0\,
      I2 => time_out_counter_reg(12),
      I3 => time_out_counter_reg(13),
      I4 => time_out_counter_reg(5),
      I5 => \time_out_counter[0]_i_5__12_n_0\,
      O => time_out_counter
    );
\time_out_counter[0]_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => time_out_counter_reg(2),
      I1 => time_out_counter_reg(3),
      I2 => time_out_counter_reg(0),
      I3 => time_out_counter_reg(1),
      I4 => time_out_counter_reg(15),
      I5 => time_out_counter_reg(14),
      O => \time_out_counter[0]_i_3__7_n_0\
    );
\time_out_counter[0]_i_4__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => time_out_counter_reg(6),
      I1 => time_out_counter_reg(9),
      I2 => time_out_counter_reg(16),
      O => \time_out_counter[0]_i_4__7_n_0\
    );
\time_out_counter[0]_i_5__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7FFF"
    )
        port map (
      I0 => time_out_counter_reg(8),
      I1 => time_out_counter_reg(10),
      I2 => time_out_counter_reg(17),
      I3 => time_out_counter_reg(11),
      I4 => time_out_counter_reg(4),
      I5 => time_out_counter_reg(7),
      O => \time_out_counter[0]_i_5__12_n_0\
    );
\time_out_counter[0]_i_6__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_out_counter_reg(0),
      O => \time_out_counter[0]_i_6__2_n_0\
    );
\time_out_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__7_n_7\,
      Q => time_out_counter_reg(0),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[0]_i_2__7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \time_out_counter_reg[0]_i_2__7_n_0\,
      CO(2) => \time_out_counter_reg[0]_i_2__7_n_1\,
      CO(1) => \time_out_counter_reg[0]_i_2__7_n_2\,
      CO(0) => \time_out_counter_reg[0]_i_2__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \time_out_counter_reg[0]_i_2__7_n_4\,
      O(2) => \time_out_counter_reg[0]_i_2__7_n_5\,
      O(1) => \time_out_counter_reg[0]_i_2__7_n_6\,
      O(0) => \time_out_counter_reg[0]_i_2__7_n_7\,
      S(3 downto 1) => time_out_counter_reg(3 downto 1),
      S(0) => \time_out_counter[0]_i_6__2_n_0\
    );
\time_out_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__7_n_5\,
      Q => time_out_counter_reg(10),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__7_n_4\,
      Q => time_out_counter_reg(11),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__7_n_7\,
      Q => time_out_counter_reg(12),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[12]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[8]_i_1__7_n_0\,
      CO(3) => \time_out_counter_reg[12]_i_1__7_n_0\,
      CO(2) => \time_out_counter_reg[12]_i_1__7_n_1\,
      CO(1) => \time_out_counter_reg[12]_i_1__7_n_2\,
      CO(0) => \time_out_counter_reg[12]_i_1__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[12]_i_1__7_n_4\,
      O(2) => \time_out_counter_reg[12]_i_1__7_n_5\,
      O(1) => \time_out_counter_reg[12]_i_1__7_n_6\,
      O(0) => \time_out_counter_reg[12]_i_1__7_n_7\,
      S(3 downto 0) => time_out_counter_reg(15 downto 12)
    );
\time_out_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__7_n_6\,
      Q => time_out_counter_reg(13),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__7_n_5\,
      Q => time_out_counter_reg(14),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__7_n_4\,
      Q => time_out_counter_reg(15),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1__7_n_7\,
      Q => time_out_counter_reg(16),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[16]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[12]_i_1__7_n_0\,
      CO(3 downto 1) => \NLW_time_out_counter_reg[16]_i_1__7_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \time_out_counter_reg[16]_i_1__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_time_out_counter_reg[16]_i_1__7_O_UNCONNECTED\(3 downto 2),
      O(1) => \time_out_counter_reg[16]_i_1__7_n_6\,
      O(0) => \time_out_counter_reg[16]_i_1__7_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => time_out_counter_reg(17 downto 16)
    );
\time_out_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1__7_n_6\,
      Q => time_out_counter_reg(17),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__7_n_6\,
      Q => time_out_counter_reg(1),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__7_n_5\,
      Q => time_out_counter_reg(2),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__7_n_4\,
      Q => time_out_counter_reg(3),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__7_n_7\,
      Q => time_out_counter_reg(4),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[4]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[0]_i_2__7_n_0\,
      CO(3) => \time_out_counter_reg[4]_i_1__7_n_0\,
      CO(2) => \time_out_counter_reg[4]_i_1__7_n_1\,
      CO(1) => \time_out_counter_reg[4]_i_1__7_n_2\,
      CO(0) => \time_out_counter_reg[4]_i_1__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[4]_i_1__7_n_4\,
      O(2) => \time_out_counter_reg[4]_i_1__7_n_5\,
      O(1) => \time_out_counter_reg[4]_i_1__7_n_6\,
      O(0) => \time_out_counter_reg[4]_i_1__7_n_7\,
      S(3 downto 0) => time_out_counter_reg(7 downto 4)
    );
\time_out_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__7_n_6\,
      Q => time_out_counter_reg(5),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__7_n_5\,
      Q => time_out_counter_reg(6),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__7_n_4\,
      Q => time_out_counter_reg(7),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__7_n_7\,
      Q => time_out_counter_reg(8),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[8]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[4]_i_1__7_n_0\,
      CO(3) => \time_out_counter_reg[8]_i_1__7_n_0\,
      CO(2) => \time_out_counter_reg[8]_i_1__7_n_1\,
      CO(1) => \time_out_counter_reg[8]_i_1__7_n_2\,
      CO(0) => \time_out_counter_reg[8]_i_1__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[8]_i_1__7_n_4\,
      O(2) => \time_out_counter_reg[8]_i_1__7_n_5\,
      O(1) => \time_out_counter_reg[8]_i_1__7_n_6\,
      O(0) => \time_out_counter_reg[8]_i_1__7_n_7\,
      S(3 downto 0) => time_out_counter_reg(11 downto 8)
    );
\time_out_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__7_n_6\,
      Q => time_out_counter_reg(9),
      R => reset_time_out_reg_n_0
    );
\time_out_wait_bypass_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB00"
    )
        port map (
      I0 => time_out_wait_bypass_reg_n_0,
      I1 => rx_fsm_reset_done_int_s3,
      I2 => \wait_bypass_count[0]_i_4__0_n_0\,
      I3 => run_phase_alignment_int_s3,
      O => \time_out_wait_bypass_i_1__0_n_0\
    );
time_out_wait_bypass_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt1_rxusrclk_in,
      CE => '1',
      D => \time_out_wait_bypass_i_1__0_n_0\,
      Q => time_out_wait_bypass_reg_n_0,
      R => '0'
    );
time_out_wait_bypass_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => time_out_wait_bypass_s2,
      Q => time_out_wait_bypass_s3,
      R => '0'
    );
\time_tlock_max_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF80000"
    )
        port map (
      I0 => \time_tlock_max_i_2__7_n_0\,
      I1 => time_out_counter_reg(13),
      I2 => \time_tlock_max_i_3__7_n_0\,
      I3 => \time_tlock_max_i_4__5_n_0\,
      I4 => check_tlock_max_reg_n_0,
      I5 => time_tlock_max,
      O => \time_tlock_max_i_1__7_n_0\
    );
\time_tlock_max_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFEFEEEEEFEE"
    )
        port map (
      I0 => time_out_counter_reg(11),
      I1 => time_out_counter_reg(12),
      I2 => \time_tlock_max_i_5__0_n_0\,
      I3 => time_out_counter_reg(4),
      I4 => \time_out_2ms_i_2__7_n_0\,
      I5 => \time_tlock_max_i_6__0_n_0\,
      O => \time_tlock_max_i_2__7_n_0\
    );
\time_tlock_max_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => time_out_counter_reg(17),
      I1 => time_out_counter_reg(16),
      O => \time_tlock_max_i_3__7_n_0\
    );
\time_tlock_max_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => time_out_counter_reg(14),
      I1 => time_out_counter_reg(15),
      O => \time_tlock_max_i_4__5_n_0\
    );
\time_tlock_max_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => time_out_counter_reg(8),
      I1 => time_out_counter_reg(10),
      I2 => time_out_counter_reg(9),
      O => \time_tlock_max_i_5__0_n_0\
    );
\time_tlock_max_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => time_out_counter_reg(7),
      I1 => time_out_counter_reg(5),
      I2 => time_out_counter_reg(6),
      O => \time_tlock_max_i_6__0_n_0\
    );
time_tlock_max_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \time_tlock_max_i_1__7_n_0\,
      Q => time_tlock_max,
      R => reset_time_out_reg_n_0
    );
\wait_bypass_count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => run_phase_alignment_int_s3,
      O => clear
    );
\wait_bypass_count[0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wait_bypass_count[0]_i_4__0_n_0\,
      I1 => rx_fsm_reset_done_int_s3,
      O => \wait_bypass_count[0]_i_2__0_n_0\
    );
\wait_bypass_count[0]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
        port map (
      I0 => \wait_bypass_count[0]_i_6__0_n_0\,
      I1 => wait_bypass_count_reg(1),
      I2 => wait_bypass_count_reg(8),
      I3 => wait_bypass_count_reg(0),
      I4 => \wait_bypass_count[0]_i_7__0_n_0\,
      O => \wait_bypass_count[0]_i_4__0_n_0\
    );
\wait_bypass_count[0]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_bypass_count_reg(0),
      O => \wait_bypass_count[0]_i_5__0_n_0\
    );
\wait_bypass_count[0]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => wait_bypass_count_reg(3),
      I1 => wait_bypass_count_reg(5),
      I2 => wait_bypass_count_reg(9),
      I3 => wait_bypass_count_reg(7),
      O => \wait_bypass_count[0]_i_6__0_n_0\
    );
\wait_bypass_count[0]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => wait_bypass_count_reg(2),
      I1 => wait_bypass_count_reg(12),
      I2 => wait_bypass_count_reg(4),
      I3 => wait_bypass_count_reg(10),
      I4 => wait_bypass_count_reg(6),
      I5 => wait_bypass_count_reg(11),
      O => \wait_bypass_count[0]_i_7__0_n_0\
    );
\wait_bypass_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt1_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[0]_i_3__0_n_7\,
      Q => wait_bypass_count_reg(0),
      R => clear
    );
\wait_bypass_count_reg[0]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \wait_bypass_count_reg[0]_i_3__0_n_0\,
      CO(2) => \wait_bypass_count_reg[0]_i_3__0_n_1\,
      CO(1) => \wait_bypass_count_reg[0]_i_3__0_n_2\,
      CO(0) => \wait_bypass_count_reg[0]_i_3__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \wait_bypass_count_reg[0]_i_3__0_n_4\,
      O(2) => \wait_bypass_count_reg[0]_i_3__0_n_5\,
      O(1) => \wait_bypass_count_reg[0]_i_3__0_n_6\,
      O(0) => \wait_bypass_count_reg[0]_i_3__0_n_7\,
      S(3 downto 1) => wait_bypass_count_reg(3 downto 1),
      S(0) => \wait_bypass_count[0]_i_5__0_n_0\
    );
\wait_bypass_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt1_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[8]_i_1__0_n_5\,
      Q => wait_bypass_count_reg(10),
      R => clear
    );
\wait_bypass_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt1_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[8]_i_1__0_n_4\,
      Q => wait_bypass_count_reg(11),
      R => clear
    );
\wait_bypass_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt1_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[12]_i_1__0_n_7\,
      Q => wait_bypass_count_reg(12),
      R => clear
    );
\wait_bypass_count_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[8]_i_1__0_n_0\,
      CO(3 downto 0) => \NLW_wait_bypass_count_reg[12]_i_1__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_wait_bypass_count_reg[12]_i_1__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \wait_bypass_count_reg[12]_i_1__0_n_7\,
      S(3 downto 1) => B"000",
      S(0) => wait_bypass_count_reg(12)
    );
\wait_bypass_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt1_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[0]_i_3__0_n_6\,
      Q => wait_bypass_count_reg(1),
      R => clear
    );
\wait_bypass_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt1_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[0]_i_3__0_n_5\,
      Q => wait_bypass_count_reg(2),
      R => clear
    );
\wait_bypass_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt1_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[0]_i_3__0_n_4\,
      Q => wait_bypass_count_reg(3),
      R => clear
    );
\wait_bypass_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt1_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[4]_i_1__0_n_7\,
      Q => wait_bypass_count_reg(4),
      R => clear
    );
\wait_bypass_count_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[0]_i_3__0_n_0\,
      CO(3) => \wait_bypass_count_reg[4]_i_1__0_n_0\,
      CO(2) => \wait_bypass_count_reg[4]_i_1__0_n_1\,
      CO(1) => \wait_bypass_count_reg[4]_i_1__0_n_2\,
      CO(0) => \wait_bypass_count_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wait_bypass_count_reg[4]_i_1__0_n_4\,
      O(2) => \wait_bypass_count_reg[4]_i_1__0_n_5\,
      O(1) => \wait_bypass_count_reg[4]_i_1__0_n_6\,
      O(0) => \wait_bypass_count_reg[4]_i_1__0_n_7\,
      S(3 downto 0) => wait_bypass_count_reg(7 downto 4)
    );
\wait_bypass_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt1_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[4]_i_1__0_n_6\,
      Q => wait_bypass_count_reg(5),
      R => clear
    );
\wait_bypass_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt1_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[4]_i_1__0_n_5\,
      Q => wait_bypass_count_reg(6),
      R => clear
    );
\wait_bypass_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt1_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[4]_i_1__0_n_4\,
      Q => wait_bypass_count_reg(7),
      R => clear
    );
\wait_bypass_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt1_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[8]_i_1__0_n_7\,
      Q => wait_bypass_count_reg(8),
      R => clear
    );
\wait_bypass_count_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[4]_i_1__0_n_0\,
      CO(3) => \wait_bypass_count_reg[8]_i_1__0_n_0\,
      CO(2) => \wait_bypass_count_reg[8]_i_1__0_n_1\,
      CO(1) => \wait_bypass_count_reg[8]_i_1__0_n_2\,
      CO(0) => \wait_bypass_count_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wait_bypass_count_reg[8]_i_1__0_n_4\,
      O(2) => \wait_bypass_count_reg[8]_i_1__0_n_5\,
      O(1) => \wait_bypass_count_reg[8]_i_1__0_n_6\,
      O(0) => \wait_bypass_count_reg[8]_i_1__0_n_7\,
      S(3 downto 0) => wait_bypass_count_reg(11 downto 8)
    );
\wait_bypass_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt1_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[8]_i_1__0_n_6\,
      Q => wait_bypass_count_reg(9),
      R => clear
    );
\wait_time_cnt[0]_i_10__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(1),
      O => \wait_time_cnt[0]_i_10__7_n_0\
    );
\wait_time_cnt[0]_i_11__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(0),
      O => \wait_time_cnt[0]_i_11__7_n_0\
    );
\wait_time_cnt[0]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => rx_state(3),
      I1 => rx_state(0),
      I2 => rx_state(1),
      O => \wait_time_cnt[0]_i_1__12_n_0\
    );
\wait_time_cnt[0]_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \wait_time_cnt[0]_i_4__7_n_0\,
      I1 => \wait_time_cnt[0]_i_5__7_n_0\,
      I2 => \wait_time_cnt[0]_i_6__7_n_0\,
      I3 => \wait_time_cnt[0]_i_7__7_n_0\,
      O => sel
    );
\wait_time_cnt[0]_i_4__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(0),
      I1 => wait_time_cnt_reg(3),
      I2 => wait_time_cnt_reg(15),
      I3 => wait_time_cnt_reg(13),
      O => \wait_time_cnt[0]_i_4__7_n_0\
    );
\wait_time_cnt[0]_i_5__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(9),
      I1 => wait_time_cnt_reg(10),
      I2 => wait_time_cnt_reg(14),
      I3 => wait_time_cnt_reg(12),
      O => \wait_time_cnt[0]_i_5__7_n_0\
    );
\wait_time_cnt[0]_i_6__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(1),
      I1 => wait_time_cnt_reg(2),
      I2 => wait_time_cnt_reg(8),
      I3 => wait_time_cnt_reg(11),
      O => \wait_time_cnt[0]_i_6__7_n_0\
    );
\wait_time_cnt[0]_i_7__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(6),
      I1 => wait_time_cnt_reg(5),
      I2 => wait_time_cnt_reg(7),
      I3 => wait_time_cnt_reg(4),
      O => \wait_time_cnt[0]_i_7__7_n_0\
    );
\wait_time_cnt[0]_i_8__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(3),
      O => \wait_time_cnt[0]_i_8__7_n_0\
    );
\wait_time_cnt[0]_i_9__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(2),
      O => \wait_time_cnt[0]_i_9__7_n_0\
    );
\wait_time_cnt[12]_i_2__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(15),
      O => \wait_time_cnt[12]_i_2__7_n_0\
    );
\wait_time_cnt[12]_i_3__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(14),
      O => \wait_time_cnt[12]_i_3__7_n_0\
    );
\wait_time_cnt[12]_i_4__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(13),
      O => \wait_time_cnt[12]_i_4__7_n_0\
    );
\wait_time_cnt[12]_i_5__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(12),
      O => \wait_time_cnt[12]_i_5__7_n_0\
    );
\wait_time_cnt[4]_i_2__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(7),
      O => \wait_time_cnt[4]_i_2__7_n_0\
    );
\wait_time_cnt[4]_i_3__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(6),
      O => \wait_time_cnt[4]_i_3__7_n_0\
    );
\wait_time_cnt[4]_i_4__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(5),
      O => \wait_time_cnt[4]_i_4__7_n_0\
    );
\wait_time_cnt[4]_i_5__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(4),
      O => \wait_time_cnt[4]_i_5__7_n_0\
    );
\wait_time_cnt[8]_i_2__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(11),
      O => \wait_time_cnt[8]_i_2__7_n_0\
    );
\wait_time_cnt[8]_i_3__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(10),
      O => \wait_time_cnt[8]_i_3__7_n_0\
    );
\wait_time_cnt[8]_i_4__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(9),
      O => \wait_time_cnt[8]_i_4__7_n_0\
    );
\wait_time_cnt[8]_i_5__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(8),
      O => \wait_time_cnt[8]_i_5__7_n_0\
    );
\wait_time_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3__7_n_7\,
      Q => wait_time_cnt_reg(0),
      R => \wait_time_cnt[0]_i_1__12_n_0\
    );
\wait_time_cnt_reg[0]_i_3__7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \wait_time_cnt_reg[0]_i_3__7_n_0\,
      CO(2) => \wait_time_cnt_reg[0]_i_3__7_n_1\,
      CO(1) => \wait_time_cnt_reg[0]_i_3__7_n_2\,
      CO(0) => \wait_time_cnt_reg[0]_i_3__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[0]_i_3__7_n_4\,
      O(2) => \wait_time_cnt_reg[0]_i_3__7_n_5\,
      O(1) => \wait_time_cnt_reg[0]_i_3__7_n_6\,
      O(0) => \wait_time_cnt_reg[0]_i_3__7_n_7\,
      S(3) => \wait_time_cnt[0]_i_8__7_n_0\,
      S(2) => \wait_time_cnt[0]_i_9__7_n_0\,
      S(1) => \wait_time_cnt[0]_i_10__7_n_0\,
      S(0) => \wait_time_cnt[0]_i_11__7_n_0\
    );
\wait_time_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1__7_n_5\,
      Q => wait_time_cnt_reg(10),
      R => \wait_time_cnt[0]_i_1__12_n_0\
    );
\wait_time_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1__7_n_4\,
      Q => wait_time_cnt_reg(11),
      R => \wait_time_cnt[0]_i_1__12_n_0\
    );
\wait_time_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1__7_n_7\,
      Q => wait_time_cnt_reg(12),
      R => \wait_time_cnt[0]_i_1__12_n_0\
    );
\wait_time_cnt_reg[12]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[8]_i_1__7_n_0\,
      CO(3) => \NLW_wait_time_cnt_reg[12]_i_1__7_CO_UNCONNECTED\(3),
      CO(2) => \wait_time_cnt_reg[12]_i_1__7_n_1\,
      CO(1) => \wait_time_cnt_reg[12]_i_1__7_n_2\,
      CO(0) => \wait_time_cnt_reg[12]_i_1__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0111",
      O(3) => \wait_time_cnt_reg[12]_i_1__7_n_4\,
      O(2) => \wait_time_cnt_reg[12]_i_1__7_n_5\,
      O(1) => \wait_time_cnt_reg[12]_i_1__7_n_6\,
      O(0) => \wait_time_cnt_reg[12]_i_1__7_n_7\,
      S(3) => \wait_time_cnt[12]_i_2__7_n_0\,
      S(2) => \wait_time_cnt[12]_i_3__7_n_0\,
      S(1) => \wait_time_cnt[12]_i_4__7_n_0\,
      S(0) => \wait_time_cnt[12]_i_5__7_n_0\
    );
\wait_time_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1__7_n_6\,
      Q => wait_time_cnt_reg(13),
      R => \wait_time_cnt[0]_i_1__12_n_0\
    );
\wait_time_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1__7_n_5\,
      Q => wait_time_cnt_reg(14),
      R => \wait_time_cnt[0]_i_1__12_n_0\
    );
\wait_time_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1__7_n_4\,
      Q => wait_time_cnt_reg(15),
      R => \wait_time_cnt[0]_i_1__12_n_0\
    );
\wait_time_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3__7_n_6\,
      Q => wait_time_cnt_reg(1),
      R => \wait_time_cnt[0]_i_1__12_n_0\
    );
\wait_time_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3__7_n_5\,
      Q => wait_time_cnt_reg(2),
      R => \wait_time_cnt[0]_i_1__12_n_0\
    );
\wait_time_cnt_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3__7_n_4\,
      Q => wait_time_cnt_reg(3),
      S => \wait_time_cnt[0]_i_1__12_n_0\
    );
\wait_time_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1__7_n_7\,
      Q => wait_time_cnt_reg(4),
      R => \wait_time_cnt[0]_i_1__12_n_0\
    );
\wait_time_cnt_reg[4]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[0]_i_3__7_n_0\,
      CO(3) => \wait_time_cnt_reg[4]_i_1__7_n_0\,
      CO(2) => \wait_time_cnt_reg[4]_i_1__7_n_1\,
      CO(1) => \wait_time_cnt_reg[4]_i_1__7_n_2\,
      CO(0) => \wait_time_cnt_reg[4]_i_1__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[4]_i_1__7_n_4\,
      O(2) => \wait_time_cnt_reg[4]_i_1__7_n_5\,
      O(1) => \wait_time_cnt_reg[4]_i_1__7_n_6\,
      O(0) => \wait_time_cnt_reg[4]_i_1__7_n_7\,
      S(3) => \wait_time_cnt[4]_i_2__7_n_0\,
      S(2) => \wait_time_cnt[4]_i_3__7_n_0\,
      S(1) => \wait_time_cnt[4]_i_4__7_n_0\,
      S(0) => \wait_time_cnt[4]_i_5__7_n_0\
    );
\wait_time_cnt_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1__7_n_6\,
      Q => wait_time_cnt_reg(5),
      S => \wait_time_cnt[0]_i_1__12_n_0\
    );
\wait_time_cnt_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1__7_n_5\,
      Q => wait_time_cnt_reg(6),
      S => \wait_time_cnt[0]_i_1__12_n_0\
    );
\wait_time_cnt_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1__7_n_4\,
      Q => wait_time_cnt_reg(7),
      S => \wait_time_cnt[0]_i_1__12_n_0\
    );
\wait_time_cnt_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1__7_n_7\,
      Q => wait_time_cnt_reg(8),
      S => \wait_time_cnt[0]_i_1__12_n_0\
    );
\wait_time_cnt_reg[8]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[4]_i_1__7_n_0\,
      CO(3) => \wait_time_cnt_reg[8]_i_1__7_n_0\,
      CO(2) => \wait_time_cnt_reg[8]_i_1__7_n_1\,
      CO(1) => \wait_time_cnt_reg[8]_i_1__7_n_2\,
      CO(0) => \wait_time_cnt_reg[8]_i_1__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[8]_i_1__7_n_4\,
      O(2) => \wait_time_cnt_reg[8]_i_1__7_n_5\,
      O(1) => \wait_time_cnt_reg[8]_i_1__7_n_6\,
      O(0) => \wait_time_cnt_reg[8]_i_1__7_n_7\,
      S(3) => \wait_time_cnt[8]_i_2__7_n_0\,
      S(2) => \wait_time_cnt[8]_i_3__7_n_0\,
      S(1) => \wait_time_cnt[8]_i_4__7_n_0\,
      S(0) => \wait_time_cnt[8]_i_5__7_n_0\
    );
\wait_time_cnt_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1__7_n_6\,
      Q => wait_time_cnt_reg(9),
      S => \wait_time_cnt[0]_i_1__12_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtwizard_0_gtwizard_0_RX_STARTUP_FSM_10 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt6_rx_fsm_reset_done_out : out STD_LOGIC;
    gt6_rxuserrdy_i : out STD_LOGIC;
    gt6_rxdfelfhold_i : out STD_LOGIC;
    sysclk_in : in STD_LOGIC;
    gt6_rxusrclk_in : in STD_LOGIC;
    soft_reset_rx_in : in STD_LOGIC;
    dont_reset_on_data_error_in : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[0]_0\ : in STD_LOGIC;
    gt6_rxresetdone_out : in STD_LOGIC;
    gt6_data_valid_in : in STD_LOGIC;
    gt6_cplllock_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtwizard_0_gtwizard_0_RX_STARTUP_FSM_10 : entity is "gtwizard_0_RX_STARTUP_FSM";
end gtwizard_0_gtwizard_0_RX_STARTUP_FSM_10;

architecture STRUCTURE of gtwizard_0_gtwizard_0_RX_STARTUP_FSM_10 is
  signal \FSM_sequential_rx_state[0]_i_2__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[1]_i_3__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[2]_i_1__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[2]_i_2__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_10__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_4__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_6__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_8__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_9__4_n_0\ : STD_LOGIC;
  signal \RXDFEAGCHOLD_i_1__5_n_0\ : STD_LOGIC;
  signal \RXUSERRDY_i_1__5_n_0\ : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal adapt_count : STD_LOGIC;
  signal \adapt_count[0]_i_10__5_n_0\ : STD_LOGIC;
  signal \adapt_count[0]_i_11__5_n_0\ : STD_LOGIC;
  signal \adapt_count[0]_i_3__5_n_0\ : STD_LOGIC;
  signal \adapt_count[0]_i_4__5_n_0\ : STD_LOGIC;
  signal \adapt_count[0]_i_5__5_n_0\ : STD_LOGIC;
  signal \adapt_count[0]_i_6__5_n_0\ : STD_LOGIC;
  signal \adapt_count[0]_i_7__5_n_0\ : STD_LOGIC;
  signal \adapt_count[0]_i_8__5_n_0\ : STD_LOGIC;
  signal \adapt_count[0]_i_9__5_n_0\ : STD_LOGIC;
  signal adapt_count_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \adapt_count_reg[0]_i_2__5_n_0\ : STD_LOGIC;
  signal \adapt_count_reg[0]_i_2__5_n_1\ : STD_LOGIC;
  signal \adapt_count_reg[0]_i_2__5_n_2\ : STD_LOGIC;
  signal \adapt_count_reg[0]_i_2__5_n_3\ : STD_LOGIC;
  signal \adapt_count_reg[0]_i_2__5_n_4\ : STD_LOGIC;
  signal \adapt_count_reg[0]_i_2__5_n_5\ : STD_LOGIC;
  signal \adapt_count_reg[0]_i_2__5_n_6\ : STD_LOGIC;
  signal \adapt_count_reg[0]_i_2__5_n_7\ : STD_LOGIC;
  signal \adapt_count_reg[12]_i_1__5_n_0\ : STD_LOGIC;
  signal \adapt_count_reg[12]_i_1__5_n_1\ : STD_LOGIC;
  signal \adapt_count_reg[12]_i_1__5_n_2\ : STD_LOGIC;
  signal \adapt_count_reg[12]_i_1__5_n_3\ : STD_LOGIC;
  signal \adapt_count_reg[12]_i_1__5_n_4\ : STD_LOGIC;
  signal \adapt_count_reg[12]_i_1__5_n_5\ : STD_LOGIC;
  signal \adapt_count_reg[12]_i_1__5_n_6\ : STD_LOGIC;
  signal \adapt_count_reg[12]_i_1__5_n_7\ : STD_LOGIC;
  signal \adapt_count_reg[16]_i_1__5_n_0\ : STD_LOGIC;
  signal \adapt_count_reg[16]_i_1__5_n_1\ : STD_LOGIC;
  signal \adapt_count_reg[16]_i_1__5_n_2\ : STD_LOGIC;
  signal \adapt_count_reg[16]_i_1__5_n_3\ : STD_LOGIC;
  signal \adapt_count_reg[16]_i_1__5_n_4\ : STD_LOGIC;
  signal \adapt_count_reg[16]_i_1__5_n_5\ : STD_LOGIC;
  signal \adapt_count_reg[16]_i_1__5_n_6\ : STD_LOGIC;
  signal \adapt_count_reg[16]_i_1__5_n_7\ : STD_LOGIC;
  signal \adapt_count_reg[20]_i_1__5_n_0\ : STD_LOGIC;
  signal \adapt_count_reg[20]_i_1__5_n_1\ : STD_LOGIC;
  signal \adapt_count_reg[20]_i_1__5_n_2\ : STD_LOGIC;
  signal \adapt_count_reg[20]_i_1__5_n_3\ : STD_LOGIC;
  signal \adapt_count_reg[20]_i_1__5_n_4\ : STD_LOGIC;
  signal \adapt_count_reg[20]_i_1__5_n_5\ : STD_LOGIC;
  signal \adapt_count_reg[20]_i_1__5_n_6\ : STD_LOGIC;
  signal \adapt_count_reg[20]_i_1__5_n_7\ : STD_LOGIC;
  signal \adapt_count_reg[24]_i_1__5_n_0\ : STD_LOGIC;
  signal \adapt_count_reg[24]_i_1__5_n_1\ : STD_LOGIC;
  signal \adapt_count_reg[24]_i_1__5_n_2\ : STD_LOGIC;
  signal \adapt_count_reg[24]_i_1__5_n_3\ : STD_LOGIC;
  signal \adapt_count_reg[24]_i_1__5_n_4\ : STD_LOGIC;
  signal \adapt_count_reg[24]_i_1__5_n_5\ : STD_LOGIC;
  signal \adapt_count_reg[24]_i_1__5_n_6\ : STD_LOGIC;
  signal \adapt_count_reg[24]_i_1__5_n_7\ : STD_LOGIC;
  signal \adapt_count_reg[28]_i_1__5_n_1\ : STD_LOGIC;
  signal \adapt_count_reg[28]_i_1__5_n_2\ : STD_LOGIC;
  signal \adapt_count_reg[28]_i_1__5_n_3\ : STD_LOGIC;
  signal \adapt_count_reg[28]_i_1__5_n_4\ : STD_LOGIC;
  signal \adapt_count_reg[28]_i_1__5_n_5\ : STD_LOGIC;
  signal \adapt_count_reg[28]_i_1__5_n_6\ : STD_LOGIC;
  signal \adapt_count_reg[28]_i_1__5_n_7\ : STD_LOGIC;
  signal \adapt_count_reg[4]_i_1__5_n_0\ : STD_LOGIC;
  signal \adapt_count_reg[4]_i_1__5_n_1\ : STD_LOGIC;
  signal \adapt_count_reg[4]_i_1__5_n_2\ : STD_LOGIC;
  signal \adapt_count_reg[4]_i_1__5_n_3\ : STD_LOGIC;
  signal \adapt_count_reg[4]_i_1__5_n_4\ : STD_LOGIC;
  signal \adapt_count_reg[4]_i_1__5_n_5\ : STD_LOGIC;
  signal \adapt_count_reg[4]_i_1__5_n_6\ : STD_LOGIC;
  signal \adapt_count_reg[4]_i_1__5_n_7\ : STD_LOGIC;
  signal \adapt_count_reg[8]_i_1__5_n_0\ : STD_LOGIC;
  signal \adapt_count_reg[8]_i_1__5_n_1\ : STD_LOGIC;
  signal \adapt_count_reg[8]_i_1__5_n_2\ : STD_LOGIC;
  signal \adapt_count_reg[8]_i_1__5_n_3\ : STD_LOGIC;
  signal \adapt_count_reg[8]_i_1__5_n_4\ : STD_LOGIC;
  signal \adapt_count_reg[8]_i_1__5_n_5\ : STD_LOGIC;
  signal \adapt_count_reg[8]_i_1__5_n_6\ : STD_LOGIC;
  signal \adapt_count_reg[8]_i_1__5_n_7\ : STD_LOGIC;
  signal adapt_count_reset_reg_n_0 : STD_LOGIC;
  signal \check_tlock_max_i_1__5_n_0\ : STD_LOGIC;
  signal check_tlock_max_reg_n_0 : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal cplllock_sync : STD_LOGIC;
  signal \^gt6_rx_fsm_reset_done_out\ : STD_LOGIC;
  signal \^gt6_rxdfelfhold_i\ : STD_LOGIC;
  signal \^gt6_rxuserrdy_i\ : STD_LOGIC;
  signal \gtrxreset_i_i_1__5_n_0\ : STD_LOGIC;
  signal init_wait_count : STD_LOGIC;
  signal \init_wait_count[0]_i_1__12_n_0\ : STD_LOGIC;
  signal \init_wait_count[7]_i_3__12_n_0\ : STD_LOGIC;
  signal \init_wait_count[7]_i_4__12_n_0\ : STD_LOGIC;
  signal init_wait_count_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \init_wait_done_i_1__12_n_0\ : STD_LOGIC;
  signal init_wait_done_reg_n_0 : STD_LOGIC;
  signal \mmcm_lock_count[7]_i_2__12_n_0\ : STD_LOGIC;
  signal \mmcm_lock_count[7]_i_4__12_n_0\ : STD_LOGIC;
  signal mmcm_lock_count_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mmcm_lock_reclocked : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \reset_time_out_i_2__2_n_0\ : STD_LOGIC;
  signal \reset_time_out_i_4__5_n_0\ : STD_LOGIC;
  signal \reset_time_out_i_5__5_n_0\ : STD_LOGIC;
  signal reset_time_out_reg_n_0 : STD_LOGIC;
  signal \run_phase_alignment_int_i_1__5_n_0\ : STD_LOGIC;
  signal run_phase_alignment_int_reg_n_0 : STD_LOGIC;
  signal run_phase_alignment_int_s2 : STD_LOGIC;
  signal run_phase_alignment_int_s3 : STD_LOGIC;
  signal rx_fsm_reset_done_int_s2 : STD_LOGIC;
  signal rx_fsm_reset_done_int_s3 : STD_LOGIC;
  signal rx_state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rxresetdone_s2 : STD_LOGIC;
  signal rxresetdone_s3 : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal sync_cplllock_n_0 : STD_LOGIC;
  signal sync_cplllock_n_2 : STD_LOGIC;
  signal sync_data_valid_n_0 : STD_LOGIC;
  signal sync_data_valid_n_1 : STD_LOGIC;
  signal sync_data_valid_n_2 : STD_LOGIC;
  signal sync_data_valid_n_3 : STD_LOGIC;
  signal sync_data_valid_n_4 : STD_LOGIC;
  signal sync_data_valid_n_5 : STD_LOGIC;
  signal sync_mmcm_lock_reclocked_n_0 : STD_LOGIC;
  signal sync_mmcm_lock_reclocked_n_1 : STD_LOGIC;
  signal \time_out_100us_i_1__5_n_0\ : STD_LOGIC;
  signal \time_out_100us_i_2__5_n_0\ : STD_LOGIC;
  signal \time_out_100us_i_3__5_n_0\ : STD_LOGIC;
  signal time_out_100us_reg_n_0 : STD_LOGIC;
  signal \time_out_1us_i_1__5_n_0\ : STD_LOGIC;
  signal \time_out_1us_i_2__5_n_0\ : STD_LOGIC;
  signal \time_out_1us_i_3__5_n_0\ : STD_LOGIC;
  signal time_out_1us_reg_n_0 : STD_LOGIC;
  signal \time_out_2ms_i_1__12_n_0\ : STD_LOGIC;
  signal \time_out_2ms_i_2__12_n_0\ : STD_LOGIC;
  signal \time_out_2ms_i_3__12_n_0\ : STD_LOGIC;
  signal \time_out_2ms_i_4__9_n_0\ : STD_LOGIC;
  signal time_out_2ms_reg_n_0 : STD_LOGIC;
  signal \time_out_adapt_i_1__5_n_0\ : STD_LOGIC;
  signal time_out_adapt_reg_n_0 : STD_LOGIC;
  signal time_out_counter : STD_LOGIC;
  signal \time_out_counter[0]_i_3__12_n_0\ : STD_LOGIC;
  signal \time_out_counter[0]_i_4__12_n_0\ : STD_LOGIC;
  signal \time_out_counter[0]_i_5__8_n_0\ : STD_LOGIC;
  signal time_out_counter_reg : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \time_out_counter_reg[0]_i_2__12_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__12_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__12_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__12_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__12_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__12_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__12_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__12_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__12_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__12_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__12_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__12_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__12_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__12_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__12_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__12_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__12_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__12_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__12_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__12_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__12_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__12_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__12_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__12_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__12_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__12_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__12_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__12_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__12_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__12_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__12_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__12_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__12_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__12_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__12_n_7\ : STD_LOGIC;
  signal \time_out_wait_bypass_i_1__5_n_0\ : STD_LOGIC;
  signal time_out_wait_bypass_reg_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_s2 : STD_LOGIC;
  signal time_out_wait_bypass_s3 : STD_LOGIC;
  signal time_tlock_max : STD_LOGIC;
  signal \time_tlock_max_i_1__12_n_0\ : STD_LOGIC;
  signal \time_tlock_max_i_2__12_n_0\ : STD_LOGIC;
  signal \time_tlock_max_i_3__12_n_0\ : STD_LOGIC;
  signal \time_tlock_max_i_4__10_n_0\ : STD_LOGIC;
  signal \time_tlock_max_i_5__4_n_0\ : STD_LOGIC;
  signal \time_tlock_max_i_6__3_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_2__5_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_4__5_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_5__5_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_6__5_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_7__5_n_0\ : STD_LOGIC;
  signal wait_bypass_count_reg : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \wait_bypass_count_reg[0]_i_3__5_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__5_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__5_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__5_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__5_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__5_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__5_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__5_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1__5_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__5_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__5_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__5_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__5_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__5_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__5_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__5_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__5_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__5_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__5_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__5_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__5_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__5_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__5_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__5_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__5_n_7\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_10__12_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_11__12_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_4__12_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_5__12_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_6__12_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_7__12_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_8__12_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_9__12_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_2__12_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_3__12_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_4__12_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_5__12_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_2__12_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_3__12_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_4__12_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_5__12_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_2__12_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_3__12_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_4__12_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_5__12_n_0\ : STD_LOGIC;
  signal wait_time_cnt_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \wait_time_cnt_reg[0]_i_3__12_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__12_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__12_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__12_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__12_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__12_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__12_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__12_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__12_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__12_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__12_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__12_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__12_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__12_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__12_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__12_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__12_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__12_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__12_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__12_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__12_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__12_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__12_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__12_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__12_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__12_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__12_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__12_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__12_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__12_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__12_n_7\ : STD_LOGIC;
  signal \NLW_adapt_count_reg[28]_i_1__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_time_out_counter_reg[16]_i_1__12_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_time_out_counter_reg[16]_i_1__12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_wait_bypass_count_reg[12]_i_1__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_wait_bypass_count_reg[12]_i_1__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_wait_time_cnt_reg[12]_i_1__12_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_rx_state[3]_i_8__5\ : label is "soft_lutpair156";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_rx_state_reg[0]\ : label is "RELEASE_PLL_RESET:0011,VERIFY_RECCLK_STABLE:0100,WAIT_FOR_PLL_LOCK:0010,FSM_DONE:1010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,MONITOR_DATA_VALID:1001,WAIT_FOR_RXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_rx_state_reg[1]\ : label is "RELEASE_PLL_RESET:0011,VERIFY_RECCLK_STABLE:0100,WAIT_FOR_PLL_LOCK:0010,FSM_DONE:1010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,MONITOR_DATA_VALID:1001,WAIT_FOR_RXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_rx_state_reg[2]\ : label is "RELEASE_PLL_RESET:0011,VERIFY_RECCLK_STABLE:0100,WAIT_FOR_PLL_LOCK:0010,FSM_DONE:1010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,MONITOR_DATA_VALID:1001,WAIT_FOR_RXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_rx_state_reg[3]\ : label is "RELEASE_PLL_RESET:0011,VERIFY_RECCLK_STABLE:0100,WAIT_FOR_PLL_LOCK:0010,FSM_DONE:1010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,MONITOR_DATA_VALID:1001,WAIT_FOR_RXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute SOFT_HLUTNM of \check_tlock_max_i_1__5\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \init_wait_count[1]_i_1__12\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \init_wait_count[2]_i_1__12\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \init_wait_count[3]_i_1__12\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \init_wait_count[4]_i_1__12\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \init_wait_count[7]_i_3__12\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \init_wait_count[7]_i_4__12\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \mmcm_lock_count[0]_i_1__12\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \mmcm_lock_count[1]_i_1__12\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \mmcm_lock_count[2]_i_1__12\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \mmcm_lock_count[3]_i_1__12\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \mmcm_lock_count[4]_i_1__12\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \mmcm_lock_count[6]_i_1__12\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \mmcm_lock_count[7]_i_3__12\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \mmcm_lock_count[7]_i_4__12\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \reset_time_out_i_2__2\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \run_phase_alignment_int_i_1__5\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \time_out_2ms_i_3__12\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \time_out_counter[0]_i_3__12\ : label is "soft_lutpair155";
begin
  SR(0) <= \^sr\(0);
  gt6_rx_fsm_reset_done_out <= \^gt6_rx_fsm_reset_done_out\;
  gt6_rxdfelfhold_i <= \^gt6_rxdfelfhold_i\;
  gt6_rxuserrdy_i <= \^gt6_rxuserrdy_i\;
\FSM_sequential_rx_state[0]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8000AF00"
    )
        port map (
      I0 => rx_state(1),
      I1 => reset_time_out_reg_n_0,
      I2 => rx_state(2),
      I3 => rx_state(0),
      I4 => time_out_2ms_reg_n_0,
      I5 => rx_state(3),
      O => \FSM_sequential_rx_state[0]_i_2__5_n_0\
    );
\FSM_sequential_rx_state[1]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5F5FDF5F5F5F5"
    )
        port map (
      I0 => rx_state(0),
      I1 => rx_state(2),
      I2 => rx_state(1),
      I3 => rx_state(3),
      I4 => reset_time_out_reg_n_0,
      I5 => time_tlock_max,
      O => \FSM_sequential_rx_state[1]_i_3__4_n_0\
    );
\FSM_sequential_rx_state[2]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100005551555"
    )
        port map (
      I0 => rx_state(3),
      I1 => rx_state(2),
      I2 => rx_state(1),
      I3 => rx_state(0),
      I4 => time_out_2ms_reg_n_0,
      I5 => \FSM_sequential_rx_state[2]_i_2__2_n_0\,
      O => \FSM_sequential_rx_state[2]_i_1__5_n_0\
    );
\FSM_sequential_rx_state[2]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2727FF2727272727"
    )
        port map (
      I0 => rx_state(3),
      I1 => rx_state(1),
      I2 => rx_state(2),
      I3 => rx_state(0),
      I4 => reset_time_out_reg_n_0,
      I5 => time_tlock_max,
      O => \FSM_sequential_rx_state[2]_i_2__2_n_0\
    );
\FSM_sequential_rx_state[3]_i_10__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F0F0F1"
    )
        port map (
      I0 => rx_state(2),
      I1 => rx_state(1),
      I2 => rx_state(3),
      I3 => init_wait_done_reg_n_0,
      I4 => rx_state(0),
      O => \FSM_sequential_rx_state[3]_i_10__3_n_0\
    );
\FSM_sequential_rx_state[3]_i_4__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00011101"
    )
        port map (
      I0 => \FSM_sequential_rx_state[2]_i_2__2_n_0\,
      I1 => rx_state(1),
      I2 => \FSM_sequential_rx_state_reg[0]_0\,
      I3 => rx_state(0),
      I4 => mmcm_lock_reclocked,
      I5 => \FSM_sequential_rx_state[3]_i_10__3_n_0\,
      O => \FSM_sequential_rx_state[3]_i_4__5_n_0\
    );
\FSM_sequential_rx_state[3]_i_6__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF1FFFFFFF1FFF1F"
    )
        port map (
      I0 => rx_state(3),
      I1 => rx_state(2),
      I2 => rx_state(1),
      I3 => rxresetdone_s3,
      I4 => reset_time_out_reg_n_0,
      I5 => time_out_2ms_reg_n_0,
      O => \FSM_sequential_rx_state[3]_i_6__5_n_0\
    );
\FSM_sequential_rx_state[3]_i_8__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => rx_state(2),
      I1 => rx_state(1),
      I2 => rx_state(3),
      O => \FSM_sequential_rx_state[3]_i_8__5_n_0\
    );
\FSM_sequential_rx_state[3]_i_9__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0EE000000000000"
    )
        port map (
      I0 => rx_state(3),
      I1 => rx_state(2),
      I2 => reset_time_out_reg_n_0,
      I3 => time_out_2ms_reg_n_0,
      I4 => rx_state(1),
      I5 => rx_state(0),
      O => \FSM_sequential_rx_state[3]_i_9__4_n_0\
    );
\FSM_sequential_rx_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => sync_data_valid_n_3,
      D => sync_data_valid_n_2,
      Q => rx_state(0),
      R => soft_reset_rx_in
    );
\FSM_sequential_rx_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => sync_data_valid_n_3,
      D => sync_data_valid_n_1,
      Q => rx_state(1),
      R => soft_reset_rx_in
    );
\FSM_sequential_rx_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => sync_data_valid_n_3,
      D => \FSM_sequential_rx_state[2]_i_1__5_n_0\,
      Q => rx_state(2),
      R => soft_reset_rx_in
    );
\FSM_sequential_rx_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => sync_data_valid_n_3,
      D => sync_data_valid_n_0,
      Q => rx_state(3),
      R => soft_reset_rx_in
    );
\RXDFEAGCHOLD_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00400000"
    )
        port map (
      I0 => rx_state(0),
      I1 => rx_state(3),
      I2 => rx_state(1),
      I3 => rx_state(2),
      I4 => time_out_adapt_reg_n_0,
      I5 => \^gt6_rxdfelfhold_i\,
      O => \RXDFEAGCHOLD_i_1__5_n_0\
    );
RXDFEAGCHOLD_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \RXDFEAGCHOLD_i_1__5_n_0\,
      Q => \^gt6_rxdfelfhold_i\,
      R => soft_reset_rx_in
    );
\RXUSERRDY_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB4000"
    )
        port map (
      I0 => rx_state(3),
      I1 => rx_state(0),
      I2 => rx_state(1),
      I3 => rx_state(2),
      I4 => \^gt6_rxuserrdy_i\,
      O => \RXUSERRDY_i_1__5_n_0\
    );
RXUSERRDY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \RXUSERRDY_i_1__5_n_0\,
      Q => \^gt6_rxuserrdy_i\,
      R => soft_reset_rx_in
    );
\adapt_count[0]_i_10__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => adapt_count_reg(30),
      I1 => adapt_count_reg(22),
      I2 => adapt_count_reg(13),
      I3 => adapt_count_reg(28),
      O => \adapt_count[0]_i_10__5_n_0\
    );
\adapt_count[0]_i_11__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => adapt_count_reg(21),
      I1 => adapt_count_reg(3),
      I2 => adapt_count_reg(7),
      I3 => adapt_count_reg(19),
      O => \adapt_count[0]_i_11__5_n_0\
    );
\adapt_count[0]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \adapt_count[0]_i_3__5_n_0\,
      I1 => \adapt_count[0]_i_4__5_n_0\,
      I2 => \adapt_count[0]_i_5__5_n_0\,
      I3 => \adapt_count[0]_i_6__5_n_0\,
      O => adapt_count
    );
\adapt_count[0]_i_3__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => adapt_count_reg(0),
      I1 => adapt_count_reg(25),
      I2 => adapt_count_reg(20),
      I3 => adapt_count_reg(12),
      I4 => \adapt_count[0]_i_8__5_n_0\,
      O => \adapt_count[0]_i_3__5_n_0\
    );
\adapt_count[0]_i_4__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => adapt_count_reg(14),
      I1 => adapt_count_reg(27),
      I2 => adapt_count_reg(17),
      I3 => adapt_count_reg(24),
      I4 => \adapt_count[0]_i_9__5_n_0\,
      O => \adapt_count[0]_i_4__5_n_0\
    );
\adapt_count[0]_i_5__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => adapt_count_reg(1),
      I1 => adapt_count_reg(4),
      I2 => adapt_count_reg(18),
      I3 => adapt_count_reg(31),
      I4 => \adapt_count[0]_i_10__5_n_0\,
      O => \adapt_count[0]_i_5__5_n_0\
    );
\adapt_count[0]_i_6__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF7"
    )
        port map (
      I0 => adapt_count_reg(11),
      I1 => adapt_count_reg(8),
      I2 => adapt_count_reg(2),
      I3 => adapt_count_reg(6),
      I4 => \adapt_count[0]_i_11__5_n_0\,
      O => \adapt_count[0]_i_6__5_n_0\
    );
\adapt_count[0]_i_7__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => adapt_count_reg(0),
      O => \adapt_count[0]_i_7__5_n_0\
    );
\adapt_count[0]_i_8__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => adapt_count_reg(16),
      I1 => adapt_count_reg(15),
      I2 => adapt_count_reg(26),
      I3 => adapt_count_reg(29),
      O => \adapt_count[0]_i_8__5_n_0\
    );
\adapt_count[0]_i_9__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => adapt_count_reg(23),
      I1 => adapt_count_reg(5),
      I2 => adapt_count_reg(9),
      I3 => adapt_count_reg(10),
      O => \adapt_count[0]_i_9__5_n_0\
    );
\adapt_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[0]_i_2__5_n_7\,
      Q => adapt_count_reg(0),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[0]_i_2__5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \adapt_count_reg[0]_i_2__5_n_0\,
      CO(2) => \adapt_count_reg[0]_i_2__5_n_1\,
      CO(1) => \adapt_count_reg[0]_i_2__5_n_2\,
      CO(0) => \adapt_count_reg[0]_i_2__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \adapt_count_reg[0]_i_2__5_n_4\,
      O(2) => \adapt_count_reg[0]_i_2__5_n_5\,
      O(1) => \adapt_count_reg[0]_i_2__5_n_6\,
      O(0) => \adapt_count_reg[0]_i_2__5_n_7\,
      S(3 downto 1) => adapt_count_reg(3 downto 1),
      S(0) => \adapt_count[0]_i_7__5_n_0\
    );
\adapt_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[8]_i_1__5_n_5\,
      Q => adapt_count_reg(10),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[8]_i_1__5_n_4\,
      Q => adapt_count_reg(11),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[12]_i_1__5_n_7\,
      Q => adapt_count_reg(12),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[12]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \adapt_count_reg[8]_i_1__5_n_0\,
      CO(3) => \adapt_count_reg[12]_i_1__5_n_0\,
      CO(2) => \adapt_count_reg[12]_i_1__5_n_1\,
      CO(1) => \adapt_count_reg[12]_i_1__5_n_2\,
      CO(0) => \adapt_count_reg[12]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \adapt_count_reg[12]_i_1__5_n_4\,
      O(2) => \adapt_count_reg[12]_i_1__5_n_5\,
      O(1) => \adapt_count_reg[12]_i_1__5_n_6\,
      O(0) => \adapt_count_reg[12]_i_1__5_n_7\,
      S(3 downto 0) => adapt_count_reg(15 downto 12)
    );
\adapt_count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[12]_i_1__5_n_6\,
      Q => adapt_count_reg(13),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[12]_i_1__5_n_5\,
      Q => adapt_count_reg(14),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[12]_i_1__5_n_4\,
      Q => adapt_count_reg(15),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[16]_i_1__5_n_7\,
      Q => adapt_count_reg(16),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[16]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \adapt_count_reg[12]_i_1__5_n_0\,
      CO(3) => \adapt_count_reg[16]_i_1__5_n_0\,
      CO(2) => \adapt_count_reg[16]_i_1__5_n_1\,
      CO(1) => \adapt_count_reg[16]_i_1__5_n_2\,
      CO(0) => \adapt_count_reg[16]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \adapt_count_reg[16]_i_1__5_n_4\,
      O(2) => \adapt_count_reg[16]_i_1__5_n_5\,
      O(1) => \adapt_count_reg[16]_i_1__5_n_6\,
      O(0) => \adapt_count_reg[16]_i_1__5_n_7\,
      S(3 downto 0) => adapt_count_reg(19 downto 16)
    );
\adapt_count_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[16]_i_1__5_n_6\,
      Q => adapt_count_reg(17),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[16]_i_1__5_n_5\,
      Q => adapt_count_reg(18),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[16]_i_1__5_n_4\,
      Q => adapt_count_reg(19),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[0]_i_2__5_n_6\,
      Q => adapt_count_reg(1),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[20]_i_1__5_n_7\,
      Q => adapt_count_reg(20),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[20]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \adapt_count_reg[16]_i_1__5_n_0\,
      CO(3) => \adapt_count_reg[20]_i_1__5_n_0\,
      CO(2) => \adapt_count_reg[20]_i_1__5_n_1\,
      CO(1) => \adapt_count_reg[20]_i_1__5_n_2\,
      CO(0) => \adapt_count_reg[20]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \adapt_count_reg[20]_i_1__5_n_4\,
      O(2) => \adapt_count_reg[20]_i_1__5_n_5\,
      O(1) => \adapt_count_reg[20]_i_1__5_n_6\,
      O(0) => \adapt_count_reg[20]_i_1__5_n_7\,
      S(3 downto 0) => adapt_count_reg(23 downto 20)
    );
\adapt_count_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[20]_i_1__5_n_6\,
      Q => adapt_count_reg(21),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[20]_i_1__5_n_5\,
      Q => adapt_count_reg(22),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[20]_i_1__5_n_4\,
      Q => adapt_count_reg(23),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[24]_i_1__5_n_7\,
      Q => adapt_count_reg(24),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[24]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \adapt_count_reg[20]_i_1__5_n_0\,
      CO(3) => \adapt_count_reg[24]_i_1__5_n_0\,
      CO(2) => \adapt_count_reg[24]_i_1__5_n_1\,
      CO(1) => \adapt_count_reg[24]_i_1__5_n_2\,
      CO(0) => \adapt_count_reg[24]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \adapt_count_reg[24]_i_1__5_n_4\,
      O(2) => \adapt_count_reg[24]_i_1__5_n_5\,
      O(1) => \adapt_count_reg[24]_i_1__5_n_6\,
      O(0) => \adapt_count_reg[24]_i_1__5_n_7\,
      S(3 downto 0) => adapt_count_reg(27 downto 24)
    );
\adapt_count_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[24]_i_1__5_n_6\,
      Q => adapt_count_reg(25),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[24]_i_1__5_n_5\,
      Q => adapt_count_reg(26),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[24]_i_1__5_n_4\,
      Q => adapt_count_reg(27),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[28]_i_1__5_n_7\,
      Q => adapt_count_reg(28),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[28]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \adapt_count_reg[24]_i_1__5_n_0\,
      CO(3) => \NLW_adapt_count_reg[28]_i_1__5_CO_UNCONNECTED\(3),
      CO(2) => \adapt_count_reg[28]_i_1__5_n_1\,
      CO(1) => \adapt_count_reg[28]_i_1__5_n_2\,
      CO(0) => \adapt_count_reg[28]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \adapt_count_reg[28]_i_1__5_n_4\,
      O(2) => \adapt_count_reg[28]_i_1__5_n_5\,
      O(1) => \adapt_count_reg[28]_i_1__5_n_6\,
      O(0) => \adapt_count_reg[28]_i_1__5_n_7\,
      S(3 downto 0) => adapt_count_reg(31 downto 28)
    );
\adapt_count_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[28]_i_1__5_n_6\,
      Q => adapt_count_reg(29),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[0]_i_2__5_n_5\,
      Q => adapt_count_reg(2),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[28]_i_1__5_n_5\,
      Q => adapt_count_reg(30),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[28]_i_1__5_n_4\,
      Q => adapt_count_reg(31),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[0]_i_2__5_n_4\,
      Q => adapt_count_reg(3),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[4]_i_1__5_n_7\,
      Q => adapt_count_reg(4),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[4]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \adapt_count_reg[0]_i_2__5_n_0\,
      CO(3) => \adapt_count_reg[4]_i_1__5_n_0\,
      CO(2) => \adapt_count_reg[4]_i_1__5_n_1\,
      CO(1) => \adapt_count_reg[4]_i_1__5_n_2\,
      CO(0) => \adapt_count_reg[4]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \adapt_count_reg[4]_i_1__5_n_4\,
      O(2) => \adapt_count_reg[4]_i_1__5_n_5\,
      O(1) => \adapt_count_reg[4]_i_1__5_n_6\,
      O(0) => \adapt_count_reg[4]_i_1__5_n_7\,
      S(3 downto 0) => adapt_count_reg(7 downto 4)
    );
\adapt_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[4]_i_1__5_n_6\,
      Q => adapt_count_reg(5),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[4]_i_1__5_n_5\,
      Q => adapt_count_reg(6),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[4]_i_1__5_n_4\,
      Q => adapt_count_reg(7),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[8]_i_1__5_n_7\,
      Q => adapt_count_reg(8),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[8]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \adapt_count_reg[4]_i_1__5_n_0\,
      CO(3) => \adapt_count_reg[8]_i_1__5_n_0\,
      CO(2) => \adapt_count_reg[8]_i_1__5_n_1\,
      CO(1) => \adapt_count_reg[8]_i_1__5_n_2\,
      CO(0) => \adapt_count_reg[8]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \adapt_count_reg[8]_i_1__5_n_4\,
      O(2) => \adapt_count_reg[8]_i_1__5_n_5\,
      O(1) => \adapt_count_reg[8]_i_1__5_n_6\,
      O(0) => \adapt_count_reg[8]_i_1__5_n_7\,
      S(3 downto 0) => adapt_count_reg(11 downto 8)
    );
\adapt_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[8]_i_1__5_n_6\,
      Q => adapt_count_reg(9),
      R => adapt_count_reset_reg_n_0
    );
adapt_count_reset_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => sync_cplllock_n_2,
      Q => adapt_count_reset_reg_n_0,
      S => soft_reset_rx_in
    );
\check_tlock_max_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => rx_state(2),
      I1 => rx_state(1),
      I2 => rx_state(0),
      I3 => rx_state(3),
      I4 => check_tlock_max_reg_n_0,
      O => \check_tlock_max_i_1__5_n_0\
    );
check_tlock_max_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \check_tlock_max_i_1__5_n_0\,
      Q => check_tlock_max_reg_n_0,
      R => soft_reset_rx_in
    );
\gtrxreset_i_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0010"
    )
        port map (
      I0 => rx_state(1),
      I1 => rx_state(3),
      I2 => rx_state(0),
      I3 => rx_state(2),
      I4 => \^sr\(0),
      O => \gtrxreset_i_i_1__5_n_0\
    );
gtrxreset_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \gtrxreset_i_i_1__5_n_0\,
      Q => \^sr\(0),
      R => soft_reset_rx_in
    );
\init_wait_count[0]_i_1__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => init_wait_count_reg(0),
      O => \init_wait_count[0]_i_1__12_n_0\
    );
\init_wait_count[1]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => init_wait_count_reg(1),
      I1 => init_wait_count_reg(0),
      O => p_0_in(1)
    );
\init_wait_count[2]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => init_wait_count_reg(2),
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(0),
      O => p_0_in(2)
    );
\init_wait_count[3]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => init_wait_count_reg(0),
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(2),
      I3 => init_wait_count_reg(3),
      O => p_0_in(3)
    );
\init_wait_count[4]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => init_wait_count_reg(4),
      I1 => init_wait_count_reg(0),
      I2 => init_wait_count_reg(1),
      I3 => init_wait_count_reg(2),
      I4 => init_wait_count_reg(3),
      O => p_0_in(4)
    );
\init_wait_count[5]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => init_wait_count_reg(5),
      I1 => init_wait_count_reg(3),
      I2 => init_wait_count_reg(4),
      I3 => init_wait_count_reg(0),
      I4 => init_wait_count_reg(1),
      I5 => init_wait_count_reg(2),
      O => p_0_in(5)
    );
\init_wait_count[6]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AAAAAAA"
    )
        port map (
      I0 => init_wait_count_reg(6),
      I1 => \init_wait_count[7]_i_4__12_n_0\,
      I2 => init_wait_count_reg(4),
      I3 => init_wait_count_reg(3),
      I4 => init_wait_count_reg(5),
      O => p_0_in(6)
    );
\init_wait_count[7]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => \init_wait_count[7]_i_3__12_n_0\,
      I1 => init_wait_count_reg(7),
      I2 => init_wait_count_reg(2),
      I3 => init_wait_count_reg(5),
      I4 => init_wait_count_reg(6),
      O => init_wait_count
    );
\init_wait_count[7]_i_2__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA6AAAAAAAAAAA"
    )
        port map (
      I0 => init_wait_count_reg(7),
      I1 => init_wait_count_reg(5),
      I2 => init_wait_count_reg(3),
      I3 => init_wait_count_reg(4),
      I4 => \init_wait_count[7]_i_4__12_n_0\,
      I5 => init_wait_count_reg(6),
      O => p_0_in(7)
    );
\init_wait_count[7]_i_3__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => init_wait_count_reg(4),
      I1 => init_wait_count_reg(3),
      I2 => init_wait_count_reg(0),
      I3 => init_wait_count_reg(1),
      O => \init_wait_count[7]_i_3__12_n_0\
    );
\init_wait_count[7]_i_4__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => init_wait_count_reg(0),
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(2),
      O => \init_wait_count[7]_i_4__12_n_0\
    );
\init_wait_count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_rx_in,
      D => \init_wait_count[0]_i_1__12_n_0\,
      Q => init_wait_count_reg(0)
    );
\init_wait_count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_rx_in,
      D => p_0_in(1),
      Q => init_wait_count_reg(1)
    );
\init_wait_count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_rx_in,
      D => p_0_in(2),
      Q => init_wait_count_reg(2)
    );
\init_wait_count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_rx_in,
      D => p_0_in(3),
      Q => init_wait_count_reg(3)
    );
\init_wait_count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_rx_in,
      D => p_0_in(4),
      Q => init_wait_count_reg(4)
    );
\init_wait_count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_rx_in,
      D => p_0_in(5),
      Q => init_wait_count_reg(5)
    );
\init_wait_count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_rx_in,
      D => p_0_in(6),
      Q => init_wait_count_reg(6)
    );
\init_wait_count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_rx_in,
      D => p_0_in(7),
      Q => init_wait_count_reg(7)
    );
\init_wait_done_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001000"
    )
        port map (
      I0 => \init_wait_count[7]_i_3__12_n_0\,
      I1 => init_wait_count_reg(7),
      I2 => init_wait_count_reg(2),
      I3 => init_wait_count_reg(5),
      I4 => init_wait_count_reg(6),
      I5 => init_wait_done_reg_n_0,
      O => \init_wait_done_i_1__12_n_0\
    );
init_wait_done_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      CLR => soft_reset_rx_in,
      D => \init_wait_done_i_1__12_n_0\,
      Q => init_wait_done_reg_n_0
    );
\mmcm_lock_count[0]_i_1__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mmcm_lock_count_reg(0),
      O => \p_0_in__0\(0)
    );
\mmcm_lock_count[1]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mmcm_lock_count_reg(0),
      I1 => mmcm_lock_count_reg(1),
      O => \p_0_in__0\(1)
    );
\mmcm_lock_count[2]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => mmcm_lock_count_reg(2),
      I1 => mmcm_lock_count_reg(0),
      I2 => mmcm_lock_count_reg(1),
      O => \p_0_in__0\(2)
    );
\mmcm_lock_count[3]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => mmcm_lock_count_reg(3),
      I1 => mmcm_lock_count_reg(1),
      I2 => mmcm_lock_count_reg(0),
      I3 => mmcm_lock_count_reg(2),
      O => \p_0_in__0\(3)
    );
\mmcm_lock_count[4]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => mmcm_lock_count_reg(2),
      I1 => mmcm_lock_count_reg(0),
      I2 => mmcm_lock_count_reg(1),
      I3 => mmcm_lock_count_reg(3),
      I4 => mmcm_lock_count_reg(4),
      O => \p_0_in__0\(4)
    );
\mmcm_lock_count[5]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => mmcm_lock_count_reg(5),
      I1 => mmcm_lock_count_reg(2),
      I2 => mmcm_lock_count_reg(0),
      I3 => mmcm_lock_count_reg(1),
      I4 => mmcm_lock_count_reg(3),
      I5 => mmcm_lock_count_reg(4),
      O => \p_0_in__0\(5)
    );
\mmcm_lock_count[6]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => mmcm_lock_count_reg(6),
      I1 => \mmcm_lock_count[7]_i_4__12_n_0\,
      I2 => mmcm_lock_count_reg(5),
      O => \p_0_in__0\(6)
    );
\mmcm_lock_count[7]_i_2__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => mmcm_lock_count_reg(6),
      I1 => \mmcm_lock_count[7]_i_4__12_n_0\,
      I2 => mmcm_lock_count_reg(5),
      I3 => mmcm_lock_count_reg(7),
      O => \mmcm_lock_count[7]_i_2__12_n_0\
    );
\mmcm_lock_count[7]_i_3__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => mmcm_lock_count_reg(7),
      I1 => mmcm_lock_count_reg(5),
      I2 => \mmcm_lock_count[7]_i_4__12_n_0\,
      I3 => mmcm_lock_count_reg(6),
      O => \p_0_in__0\(7)
    );
\mmcm_lock_count[7]_i_4__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => mmcm_lock_count_reg(4),
      I1 => mmcm_lock_count_reg(3),
      I2 => mmcm_lock_count_reg(1),
      I3 => mmcm_lock_count_reg(0),
      I4 => mmcm_lock_count_reg(2),
      O => \mmcm_lock_count[7]_i_4__12_n_0\
    );
\mmcm_lock_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__12_n_0\,
      D => \p_0_in__0\(0),
      Q => mmcm_lock_count_reg(0),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__12_n_0\,
      D => \p_0_in__0\(1),
      Q => mmcm_lock_count_reg(1),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__12_n_0\,
      D => \p_0_in__0\(2),
      Q => mmcm_lock_count_reg(2),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__12_n_0\,
      D => \p_0_in__0\(3),
      Q => mmcm_lock_count_reg(3),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__12_n_0\,
      D => \p_0_in__0\(4),
      Q => mmcm_lock_count_reg(4),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__12_n_0\,
      D => \p_0_in__0\(5),
      Q => mmcm_lock_count_reg(5),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__12_n_0\,
      D => \p_0_in__0\(6),
      Q => mmcm_lock_count_reg(6),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__12_n_0\,
      D => \p_0_in__0\(7),
      Q => mmcm_lock_count_reg(7),
      R => sync_mmcm_lock_reclocked_n_0
    );
mmcm_lock_reclocked_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => sync_mmcm_lock_reclocked_n_1,
      Q => mmcm_lock_reclocked,
      R => '0'
    );
\reset_time_out_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_state(0),
      I1 => rx_state(1),
      O => \reset_time_out_i_2__2_n_0\
    );
\reset_time_out_i_4__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07DC07CC"
    )
        port map (
      I0 => rx_state(1),
      I1 => rx_state(0),
      I2 => rx_state(2),
      I3 => rx_state(3),
      I4 => \FSM_sequential_rx_state_reg[0]_0\,
      O => \reset_time_out_i_4__5_n_0\
    );
\reset_time_out_i_5__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => mmcm_lock_reclocked,
      I1 => rx_state(0),
      I2 => \FSM_sequential_rx_state_reg[0]_0\,
      I3 => rx_state(2),
      I4 => rx_state(1),
      I5 => rxresetdone_s3,
      O => \reset_time_out_i_5__5_n_0\
    );
reset_time_out_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => sync_data_valid_n_4,
      Q => reset_time_out_reg_n_0,
      S => soft_reset_rx_in
    );
\run_phase_alignment_int_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0004"
    )
        port map (
      I0 => rx_state(0),
      I1 => rx_state(3),
      I2 => rx_state(1),
      I3 => rx_state(2),
      I4 => run_phase_alignment_int_reg_n_0,
      O => \run_phase_alignment_int_i_1__5_n_0\
    );
run_phase_alignment_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \run_phase_alignment_int_i_1__5_n_0\,
      Q => run_phase_alignment_int_reg_n_0,
      R => soft_reset_rx_in
    );
run_phase_alignment_int_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt6_rxusrclk_in,
      CE => '1',
      D => run_phase_alignment_int_s2,
      Q => run_phase_alignment_int_s3,
      R => '0'
    );
rx_fsm_reset_done_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => sync_data_valid_n_5,
      Q => \^gt6_rx_fsm_reset_done_out\,
      R => soft_reset_rx_in
    );
rx_fsm_reset_done_int_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt6_rxusrclk_in,
      CE => '1',
      D => rx_fsm_reset_done_int_s2,
      Q => rx_fsm_reset_done_int_s3,
      R => '0'
    );
rxresetdone_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => rxresetdone_s2,
      Q => rxresetdone_s3,
      R => '0'
    );
sync_RXRESETDONE: entity work.gtwizard_0_gtwizard_0_sync_block_20
     port map (
      data_out => rxresetdone_s2,
      gt6_rxresetdone_out => gt6_rxresetdone_out,
      sysclk_in => sysclk_in
    );
sync_cplllock: entity work.gtwizard_0_gtwizard_0_sync_block_21
     port map (
      \FSM_sequential_rx_state_reg[0]\ => sync_cplllock_n_0,
      \FSM_sequential_rx_state_reg[0]_0\ => time_out_2ms_reg_n_0,
      \FSM_sequential_rx_state_reg[3]\ => sync_cplllock_n_2,
      Q(3 downto 0) => rx_state(3 downto 0),
      adapt_count_reset_reg => adapt_count_reset_reg_n_0,
      data_out => cplllock_sync,
      gt6_cplllock_out => gt6_cplllock_out,
      sysclk_in => sysclk_in
    );
sync_data_valid: entity work.gtwizard_0_gtwizard_0_sync_block_22
     port map (
      D(2) => sync_data_valid_n_0,
      D(1) => sync_data_valid_n_1,
      D(0) => sync_data_valid_n_2,
      E(0) => sync_data_valid_n_3,
      \FSM_sequential_rx_state_reg[0]\ => \FSM_sequential_rx_state[0]_i_2__5_n_0\,
      \FSM_sequential_rx_state_reg[0]_0\ => \FSM_sequential_rx_state[1]_i_3__4_n_0\,
      \FSM_sequential_rx_state_reg[0]_1\ => \FSM_sequential_rx_state[3]_i_4__5_n_0\,
      \FSM_sequential_rx_state_reg[0]_2\ => sync_cplllock_n_0,
      \FSM_sequential_rx_state_reg[0]_3\ => \FSM_sequential_rx_state[3]_i_6__5_n_0\,
      \FSM_sequential_rx_state_reg[1]\ => time_out_100us_reg_n_0,
      \FSM_sequential_rx_state_reg[3]\ => sync_data_valid_n_4,
      \FSM_sequential_rx_state_reg[3]_0\ => sync_data_valid_n_5,
      \FSM_sequential_rx_state_reg[3]_1\ => \FSM_sequential_rx_state[3]_i_8__5_n_0\,
      \FSM_sequential_rx_state_reg[3]_2\ => \FSM_sequential_rx_state[3]_i_9__4_n_0\,
      Q(3 downto 0) => rx_state(3 downto 0),
      data_out => cplllock_sync,
      dont_reset_on_data_error_in => dont_reset_on_data_error_in,
      gt6_data_valid_in => gt6_data_valid_in,
      gt6_rx_fsm_reset_done_out => \^gt6_rx_fsm_reset_done_out\,
      reset_time_out_reg => reset_time_out_reg_n_0,
      reset_time_out_reg_0 => \reset_time_out_i_5__5_n_0\,
      reset_time_out_reg_1 => \reset_time_out_i_2__2_n_0\,
      reset_time_out_reg_2 => \reset_time_out_i_4__5_n_0\,
      rx_fsm_reset_done_int_reg => time_out_1us_reg_n_0,
      sel => sel,
      sysclk_in => sysclk_in,
      time_out_wait_bypass_s3 => time_out_wait_bypass_s3
    );
sync_mmcm_lock_reclocked: entity work.gtwizard_0_gtwizard_0_sync_block_23
     port map (
      Q(2 downto 0) => mmcm_lock_count_reg(7 downto 5),
      SR(0) => sync_mmcm_lock_reclocked_n_0,
      mmcm_lock_reclocked => mmcm_lock_reclocked,
      mmcm_lock_reclocked_reg => sync_mmcm_lock_reclocked_n_1,
      mmcm_lock_reclocked_reg_0 => \mmcm_lock_count[7]_i_4__12_n_0\,
      sysclk_in => sysclk_in
    );
sync_run_phase_alignment_int: entity work.gtwizard_0_gtwizard_0_sync_block_24
     port map (
      data_in => run_phase_alignment_int_reg_n_0,
      data_out => run_phase_alignment_int_s2,
      gt6_rxusrclk_in => gt6_rxusrclk_in
    );
sync_rx_fsm_reset_done_int: entity work.gtwizard_0_gtwizard_0_sync_block_25
     port map (
      data_out => rx_fsm_reset_done_int_s2,
      gt6_rx_fsm_reset_done_out => \^gt6_rx_fsm_reset_done_out\,
      gt6_rxusrclk_in => gt6_rxusrclk_in
    );
sync_time_out_wait_bypass: entity work.gtwizard_0_gtwizard_0_sync_block_26
     port map (
      data_in => time_out_wait_bypass_reg_n_0,
      data_out => time_out_wait_bypass_s2,
      sysclk_in => sysclk_in
    );
\time_out_100us_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF10"
    )
        port map (
      I0 => \time_out_100us_i_2__5_n_0\,
      I1 => \time_out_100us_i_3__5_n_0\,
      I2 => \time_out_counter[0]_i_4__12_n_0\,
      I3 => time_out_100us_reg_n_0,
      O => \time_out_100us_i_1__5_n_0\
    );
\time_out_100us_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFFF"
    )
        port map (
      I0 => time_out_counter_reg(11),
      I1 => time_out_counter_reg(12),
      I2 => time_out_counter_reg(13),
      I3 => time_out_counter_reg(4),
      I4 => time_out_counter_reg(17),
      I5 => time_out_counter_reg(16),
      O => \time_out_100us_i_2__5_n_0\
    );
\time_out_100us_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFFFFFFFFFF"
    )
        port map (
      I0 => time_out_counter_reg(6),
      I1 => time_out_counter_reg(5),
      I2 => time_out_counter_reg(7),
      I3 => time_out_counter_reg(9),
      I4 => time_out_counter_reg(10),
      I5 => time_out_counter_reg(8),
      O => \time_out_100us_i_3__5_n_0\
    );
time_out_100us_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \time_out_100us_i_1__5_n_0\,
      Q => time_out_100us_reg_n_0,
      R => reset_time_out_reg_n_0
    );
\time_out_1us_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0001"
    )
        port map (
      I0 => \time_out_1us_i_2__5_n_0\,
      I1 => time_out_counter_reg(3),
      I2 => time_out_counter_reg(0),
      I3 => \time_out_2ms_i_4__9_n_0\,
      I4 => time_out_1us_reg_n_0,
      O => \time_out_1us_i_1__5_n_0\
    );
\time_out_1us_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \time_tlock_max_i_3__12_n_0\,
      I1 => \time_out_1us_i_3__5_n_0\,
      I2 => time_out_counter_reg(1),
      I3 => time_out_counter_reg(8),
      I4 => time_out_counter_reg(5),
      I5 => time_out_counter_reg(10),
      O => \time_out_1us_i_2__5_n_0\
    );
\time_out_1us_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => time_out_counter_reg(7),
      I1 => time_out_counter_reg(4),
      I2 => time_out_counter_reg(2),
      I3 => time_out_counter_reg(11),
      O => \time_out_1us_i_3__5_n_0\
    );
time_out_1us_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \time_out_1us_i_1__5_n_0\,
      Q => time_out_1us_reg_n_0,
      R => reset_time_out_reg_n_0
    );
\time_out_2ms_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0100"
    )
        port map (
      I0 => \time_out_2ms_i_2__12_n_0\,
      I1 => \time_out_2ms_i_3__12_n_0\,
      I2 => \time_out_2ms_i_4__9_n_0\,
      I3 => \time_out_counter[0]_i_4__12_n_0\,
      I4 => time_out_2ms_reg_n_0,
      O => \time_out_2ms_i_1__12_n_0\
    );
\time_out_2ms_i_2__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => time_out_counter_reg(11),
      I1 => time_out_counter_reg(17),
      I2 => time_out_counter_reg(16),
      I3 => time_out_counter_reg(5),
      O => \time_out_2ms_i_2__12_n_0\
    );
\time_out_2ms_i_3__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => time_out_counter_reg(8),
      I1 => time_out_counter_reg(10),
      I2 => time_out_counter_reg(7),
      I3 => time_out_counter_reg(4),
      O => \time_out_2ms_i_3__12_n_0\
    );
\time_out_2ms_i_4__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => time_out_counter_reg(6),
      I1 => time_out_counter_reg(9),
      I2 => time_out_counter_reg(13),
      I3 => time_out_counter_reg(12),
      O => \time_out_2ms_i_4__9_n_0\
    );
time_out_2ms_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \time_out_2ms_i_1__12_n_0\,
      Q => time_out_2ms_reg_n_0,
      R => reset_time_out_reg_n_0
    );
\time_out_adapt_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAABA"
    )
        port map (
      I0 => time_out_adapt_reg_n_0,
      I1 => \adapt_count[0]_i_6__5_n_0\,
      I2 => \adapt_count[0]_i_5__5_n_0\,
      I3 => \adapt_count[0]_i_4__5_n_0\,
      I4 => \adapt_count[0]_i_3__5_n_0\,
      I5 => adapt_count_reset_reg_n_0,
      O => \time_out_adapt_i_1__5_n_0\
    );
time_out_adapt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \time_out_adapt_i_1__5_n_0\,
      Q => time_out_adapt_reg_n_0,
      R => '0'
    );
\time_out_counter[0]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFFFFFFFFFF"
    )
        port map (
      I0 => time_out_counter_reg(5),
      I1 => time_out_counter_reg(16),
      I2 => time_out_counter_reg(17),
      I3 => time_out_counter_reg(11),
      I4 => \time_out_counter[0]_i_3__12_n_0\,
      I5 => \time_out_counter[0]_i_4__12_n_0\,
      O => time_out_counter
    );
\time_out_counter[0]_i_3__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFF"
    )
        port map (
      I0 => \time_out_2ms_i_4__9_n_0\,
      I1 => time_out_counter_reg(4),
      I2 => time_out_counter_reg(7),
      I3 => time_out_counter_reg(10),
      I4 => time_out_counter_reg(8),
      O => \time_out_counter[0]_i_3__12_n_0\
    );
\time_out_counter[0]_i_4__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => time_out_counter_reg(2),
      I1 => time_out_counter_reg(1),
      I2 => time_out_counter_reg(0),
      I3 => time_out_counter_reg(3),
      I4 => time_out_counter_reg(15),
      I5 => time_out_counter_reg(14),
      O => \time_out_counter[0]_i_4__12_n_0\
    );
\time_out_counter[0]_i_5__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_out_counter_reg(0),
      O => \time_out_counter[0]_i_5__8_n_0\
    );
\time_out_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__12_n_7\,
      Q => time_out_counter_reg(0),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[0]_i_2__12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \time_out_counter_reg[0]_i_2__12_n_0\,
      CO(2) => \time_out_counter_reg[0]_i_2__12_n_1\,
      CO(1) => \time_out_counter_reg[0]_i_2__12_n_2\,
      CO(0) => \time_out_counter_reg[0]_i_2__12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \time_out_counter_reg[0]_i_2__12_n_4\,
      O(2) => \time_out_counter_reg[0]_i_2__12_n_5\,
      O(1) => \time_out_counter_reg[0]_i_2__12_n_6\,
      O(0) => \time_out_counter_reg[0]_i_2__12_n_7\,
      S(3 downto 1) => time_out_counter_reg(3 downto 1),
      S(0) => \time_out_counter[0]_i_5__8_n_0\
    );
\time_out_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__12_n_5\,
      Q => time_out_counter_reg(10),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__12_n_4\,
      Q => time_out_counter_reg(11),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__12_n_7\,
      Q => time_out_counter_reg(12),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[12]_i_1__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[8]_i_1__12_n_0\,
      CO(3) => \time_out_counter_reg[12]_i_1__12_n_0\,
      CO(2) => \time_out_counter_reg[12]_i_1__12_n_1\,
      CO(1) => \time_out_counter_reg[12]_i_1__12_n_2\,
      CO(0) => \time_out_counter_reg[12]_i_1__12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[12]_i_1__12_n_4\,
      O(2) => \time_out_counter_reg[12]_i_1__12_n_5\,
      O(1) => \time_out_counter_reg[12]_i_1__12_n_6\,
      O(0) => \time_out_counter_reg[12]_i_1__12_n_7\,
      S(3 downto 0) => time_out_counter_reg(15 downto 12)
    );
\time_out_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__12_n_6\,
      Q => time_out_counter_reg(13),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__12_n_5\,
      Q => time_out_counter_reg(14),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__12_n_4\,
      Q => time_out_counter_reg(15),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1__12_n_7\,
      Q => time_out_counter_reg(16),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[16]_i_1__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[12]_i_1__12_n_0\,
      CO(3 downto 1) => \NLW_time_out_counter_reg[16]_i_1__12_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \time_out_counter_reg[16]_i_1__12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_time_out_counter_reg[16]_i_1__12_O_UNCONNECTED\(3 downto 2),
      O(1) => \time_out_counter_reg[16]_i_1__12_n_6\,
      O(0) => \time_out_counter_reg[16]_i_1__12_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => time_out_counter_reg(17 downto 16)
    );
\time_out_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1__12_n_6\,
      Q => time_out_counter_reg(17),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__12_n_6\,
      Q => time_out_counter_reg(1),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__12_n_5\,
      Q => time_out_counter_reg(2),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__12_n_4\,
      Q => time_out_counter_reg(3),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__12_n_7\,
      Q => time_out_counter_reg(4),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[4]_i_1__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[0]_i_2__12_n_0\,
      CO(3) => \time_out_counter_reg[4]_i_1__12_n_0\,
      CO(2) => \time_out_counter_reg[4]_i_1__12_n_1\,
      CO(1) => \time_out_counter_reg[4]_i_1__12_n_2\,
      CO(0) => \time_out_counter_reg[4]_i_1__12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[4]_i_1__12_n_4\,
      O(2) => \time_out_counter_reg[4]_i_1__12_n_5\,
      O(1) => \time_out_counter_reg[4]_i_1__12_n_6\,
      O(0) => \time_out_counter_reg[4]_i_1__12_n_7\,
      S(3 downto 0) => time_out_counter_reg(7 downto 4)
    );
\time_out_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__12_n_6\,
      Q => time_out_counter_reg(5),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__12_n_5\,
      Q => time_out_counter_reg(6),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__12_n_4\,
      Q => time_out_counter_reg(7),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__12_n_7\,
      Q => time_out_counter_reg(8),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[8]_i_1__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[4]_i_1__12_n_0\,
      CO(3) => \time_out_counter_reg[8]_i_1__12_n_0\,
      CO(2) => \time_out_counter_reg[8]_i_1__12_n_1\,
      CO(1) => \time_out_counter_reg[8]_i_1__12_n_2\,
      CO(0) => \time_out_counter_reg[8]_i_1__12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[8]_i_1__12_n_4\,
      O(2) => \time_out_counter_reg[8]_i_1__12_n_5\,
      O(1) => \time_out_counter_reg[8]_i_1__12_n_6\,
      O(0) => \time_out_counter_reg[8]_i_1__12_n_7\,
      S(3 downto 0) => time_out_counter_reg(11 downto 8)
    );
\time_out_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__12_n_6\,
      Q => time_out_counter_reg(9),
      R => reset_time_out_reg_n_0
    );
\time_out_wait_bypass_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB00"
    )
        port map (
      I0 => time_out_wait_bypass_reg_n_0,
      I1 => rx_fsm_reset_done_int_s3,
      I2 => \wait_bypass_count[0]_i_4__5_n_0\,
      I3 => run_phase_alignment_int_s3,
      O => \time_out_wait_bypass_i_1__5_n_0\
    );
time_out_wait_bypass_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt6_rxusrclk_in,
      CE => '1',
      D => \time_out_wait_bypass_i_1__5_n_0\,
      Q => time_out_wait_bypass_reg_n_0,
      R => '0'
    );
time_out_wait_bypass_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => time_out_wait_bypass_s2,
      Q => time_out_wait_bypass_s3,
      R => '0'
    );
\time_tlock_max_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF800"
    )
        port map (
      I0 => \time_tlock_max_i_2__12_n_0\,
      I1 => time_out_counter_reg(13),
      I2 => \time_tlock_max_i_3__12_n_0\,
      I3 => check_tlock_max_reg_n_0,
      I4 => time_tlock_max,
      O => \time_tlock_max_i_1__12_n_0\
    );
\time_tlock_max_i_2__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFEFEEEEEFEE"
    )
        port map (
      I0 => time_out_counter_reg(11),
      I1 => time_out_counter_reg(12),
      I2 => \time_tlock_max_i_4__10_n_0\,
      I3 => time_out_counter_reg(4),
      I4 => \time_tlock_max_i_5__4_n_0\,
      I5 => \time_tlock_max_i_6__3_n_0\,
      O => \time_tlock_max_i_2__12_n_0\
    );
\time_tlock_max_i_3__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => time_out_counter_reg(15),
      I1 => time_out_counter_reg(14),
      I2 => time_out_counter_reg(16),
      I3 => time_out_counter_reg(17),
      O => \time_tlock_max_i_3__12_n_0\
    );
\time_tlock_max_i_4__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => time_out_counter_reg(8),
      I1 => time_out_counter_reg(10),
      I2 => time_out_counter_reg(9),
      O => \time_tlock_max_i_4__10_n_0\
    );
\time_tlock_max_i_5__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => time_out_counter_reg(3),
      I1 => time_out_counter_reg(0),
      I2 => time_out_counter_reg(1),
      I3 => time_out_counter_reg(2),
      O => \time_tlock_max_i_5__4_n_0\
    );
\time_tlock_max_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => time_out_counter_reg(7),
      I1 => time_out_counter_reg(5),
      I2 => time_out_counter_reg(6),
      O => \time_tlock_max_i_6__3_n_0\
    );
time_tlock_max_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \time_tlock_max_i_1__12_n_0\,
      Q => time_tlock_max,
      R => reset_time_out_reg_n_0
    );
\wait_bypass_count[0]_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => run_phase_alignment_int_s3,
      O => clear
    );
\wait_bypass_count[0]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wait_bypass_count[0]_i_4__5_n_0\,
      I1 => rx_fsm_reset_done_int_s3,
      O => \wait_bypass_count[0]_i_2__5_n_0\
    );
\wait_bypass_count[0]_i_4__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
        port map (
      I0 => \wait_bypass_count[0]_i_6__5_n_0\,
      I1 => wait_bypass_count_reg(1),
      I2 => wait_bypass_count_reg(8),
      I3 => wait_bypass_count_reg(0),
      I4 => \wait_bypass_count[0]_i_7__5_n_0\,
      O => \wait_bypass_count[0]_i_4__5_n_0\
    );
\wait_bypass_count[0]_i_5__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_bypass_count_reg(0),
      O => \wait_bypass_count[0]_i_5__5_n_0\
    );
\wait_bypass_count[0]_i_6__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => wait_bypass_count_reg(3),
      I1 => wait_bypass_count_reg(5),
      I2 => wait_bypass_count_reg(9),
      I3 => wait_bypass_count_reg(7),
      O => \wait_bypass_count[0]_i_6__5_n_0\
    );
\wait_bypass_count[0]_i_7__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => wait_bypass_count_reg(2),
      I1 => wait_bypass_count_reg(12),
      I2 => wait_bypass_count_reg(4),
      I3 => wait_bypass_count_reg(10),
      I4 => wait_bypass_count_reg(6),
      I5 => wait_bypass_count_reg(11),
      O => \wait_bypass_count[0]_i_7__5_n_0\
    );
\wait_bypass_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt6_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__5_n_0\,
      D => \wait_bypass_count_reg[0]_i_3__5_n_7\,
      Q => wait_bypass_count_reg(0),
      R => clear
    );
\wait_bypass_count_reg[0]_i_3__5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \wait_bypass_count_reg[0]_i_3__5_n_0\,
      CO(2) => \wait_bypass_count_reg[0]_i_3__5_n_1\,
      CO(1) => \wait_bypass_count_reg[0]_i_3__5_n_2\,
      CO(0) => \wait_bypass_count_reg[0]_i_3__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \wait_bypass_count_reg[0]_i_3__5_n_4\,
      O(2) => \wait_bypass_count_reg[0]_i_3__5_n_5\,
      O(1) => \wait_bypass_count_reg[0]_i_3__5_n_6\,
      O(0) => \wait_bypass_count_reg[0]_i_3__5_n_7\,
      S(3 downto 1) => wait_bypass_count_reg(3 downto 1),
      S(0) => \wait_bypass_count[0]_i_5__5_n_0\
    );
\wait_bypass_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt6_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__5_n_0\,
      D => \wait_bypass_count_reg[8]_i_1__5_n_5\,
      Q => wait_bypass_count_reg(10),
      R => clear
    );
\wait_bypass_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt6_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__5_n_0\,
      D => \wait_bypass_count_reg[8]_i_1__5_n_4\,
      Q => wait_bypass_count_reg(11),
      R => clear
    );
\wait_bypass_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt6_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__5_n_0\,
      D => \wait_bypass_count_reg[12]_i_1__5_n_7\,
      Q => wait_bypass_count_reg(12),
      R => clear
    );
\wait_bypass_count_reg[12]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[8]_i_1__5_n_0\,
      CO(3 downto 0) => \NLW_wait_bypass_count_reg[12]_i_1__5_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_wait_bypass_count_reg[12]_i_1__5_O_UNCONNECTED\(3 downto 1),
      O(0) => \wait_bypass_count_reg[12]_i_1__5_n_7\,
      S(3 downto 1) => B"000",
      S(0) => wait_bypass_count_reg(12)
    );
\wait_bypass_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt6_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__5_n_0\,
      D => \wait_bypass_count_reg[0]_i_3__5_n_6\,
      Q => wait_bypass_count_reg(1),
      R => clear
    );
\wait_bypass_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt6_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__5_n_0\,
      D => \wait_bypass_count_reg[0]_i_3__5_n_5\,
      Q => wait_bypass_count_reg(2),
      R => clear
    );
\wait_bypass_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt6_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__5_n_0\,
      D => \wait_bypass_count_reg[0]_i_3__5_n_4\,
      Q => wait_bypass_count_reg(3),
      R => clear
    );
\wait_bypass_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt6_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__5_n_0\,
      D => \wait_bypass_count_reg[4]_i_1__5_n_7\,
      Q => wait_bypass_count_reg(4),
      R => clear
    );
\wait_bypass_count_reg[4]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[0]_i_3__5_n_0\,
      CO(3) => \wait_bypass_count_reg[4]_i_1__5_n_0\,
      CO(2) => \wait_bypass_count_reg[4]_i_1__5_n_1\,
      CO(1) => \wait_bypass_count_reg[4]_i_1__5_n_2\,
      CO(0) => \wait_bypass_count_reg[4]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wait_bypass_count_reg[4]_i_1__5_n_4\,
      O(2) => \wait_bypass_count_reg[4]_i_1__5_n_5\,
      O(1) => \wait_bypass_count_reg[4]_i_1__5_n_6\,
      O(0) => \wait_bypass_count_reg[4]_i_1__5_n_7\,
      S(3 downto 0) => wait_bypass_count_reg(7 downto 4)
    );
\wait_bypass_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt6_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__5_n_0\,
      D => \wait_bypass_count_reg[4]_i_1__5_n_6\,
      Q => wait_bypass_count_reg(5),
      R => clear
    );
\wait_bypass_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt6_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__5_n_0\,
      D => \wait_bypass_count_reg[4]_i_1__5_n_5\,
      Q => wait_bypass_count_reg(6),
      R => clear
    );
\wait_bypass_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt6_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__5_n_0\,
      D => \wait_bypass_count_reg[4]_i_1__5_n_4\,
      Q => wait_bypass_count_reg(7),
      R => clear
    );
\wait_bypass_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt6_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__5_n_0\,
      D => \wait_bypass_count_reg[8]_i_1__5_n_7\,
      Q => wait_bypass_count_reg(8),
      R => clear
    );
\wait_bypass_count_reg[8]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[4]_i_1__5_n_0\,
      CO(3) => \wait_bypass_count_reg[8]_i_1__5_n_0\,
      CO(2) => \wait_bypass_count_reg[8]_i_1__5_n_1\,
      CO(1) => \wait_bypass_count_reg[8]_i_1__5_n_2\,
      CO(0) => \wait_bypass_count_reg[8]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wait_bypass_count_reg[8]_i_1__5_n_4\,
      O(2) => \wait_bypass_count_reg[8]_i_1__5_n_5\,
      O(1) => \wait_bypass_count_reg[8]_i_1__5_n_6\,
      O(0) => \wait_bypass_count_reg[8]_i_1__5_n_7\,
      S(3 downto 0) => wait_bypass_count_reg(11 downto 8)
    );
\wait_bypass_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt6_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__5_n_0\,
      D => \wait_bypass_count_reg[8]_i_1__5_n_6\,
      Q => wait_bypass_count_reg(9),
      R => clear
    );
\wait_time_cnt[0]_i_10__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(1),
      O => \wait_time_cnt[0]_i_10__12_n_0\
    );
\wait_time_cnt[0]_i_11__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(0),
      O => \wait_time_cnt[0]_i_11__12_n_0\
    );
\wait_time_cnt[0]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => rx_state(1),
      I1 => rx_state(0),
      I2 => rx_state(3),
      O => \wait_time_cnt[0]_i_1__4_n_0\
    );
\wait_time_cnt[0]_i_2__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \wait_time_cnt[0]_i_4__12_n_0\,
      I1 => \wait_time_cnt[0]_i_5__12_n_0\,
      I2 => \wait_time_cnt[0]_i_6__12_n_0\,
      I3 => \wait_time_cnt[0]_i_7__12_n_0\,
      O => sel
    );
\wait_time_cnt[0]_i_4__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(0),
      I1 => wait_time_cnt_reg(3),
      I2 => wait_time_cnt_reg(15),
      I3 => wait_time_cnt_reg(13),
      O => \wait_time_cnt[0]_i_4__12_n_0\
    );
\wait_time_cnt[0]_i_5__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(9),
      I1 => wait_time_cnt_reg(10),
      I2 => wait_time_cnt_reg(14),
      I3 => wait_time_cnt_reg(12),
      O => \wait_time_cnt[0]_i_5__12_n_0\
    );
\wait_time_cnt[0]_i_6__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(1),
      I1 => wait_time_cnt_reg(2),
      I2 => wait_time_cnt_reg(8),
      I3 => wait_time_cnt_reg(11),
      O => \wait_time_cnt[0]_i_6__12_n_0\
    );
\wait_time_cnt[0]_i_7__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(6),
      I1 => wait_time_cnt_reg(5),
      I2 => wait_time_cnt_reg(7),
      I3 => wait_time_cnt_reg(4),
      O => \wait_time_cnt[0]_i_7__12_n_0\
    );
\wait_time_cnt[0]_i_8__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(3),
      O => \wait_time_cnt[0]_i_8__12_n_0\
    );
\wait_time_cnt[0]_i_9__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(2),
      O => \wait_time_cnt[0]_i_9__12_n_0\
    );
\wait_time_cnt[12]_i_2__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(15),
      O => \wait_time_cnt[12]_i_2__12_n_0\
    );
\wait_time_cnt[12]_i_3__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(14),
      O => \wait_time_cnt[12]_i_3__12_n_0\
    );
\wait_time_cnt[12]_i_4__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(13),
      O => \wait_time_cnt[12]_i_4__12_n_0\
    );
\wait_time_cnt[12]_i_5__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(12),
      O => \wait_time_cnt[12]_i_5__12_n_0\
    );
\wait_time_cnt[4]_i_2__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(7),
      O => \wait_time_cnt[4]_i_2__12_n_0\
    );
\wait_time_cnt[4]_i_3__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(6),
      O => \wait_time_cnt[4]_i_3__12_n_0\
    );
\wait_time_cnt[4]_i_4__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(5),
      O => \wait_time_cnt[4]_i_4__12_n_0\
    );
\wait_time_cnt[4]_i_5__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(4),
      O => \wait_time_cnt[4]_i_5__12_n_0\
    );
\wait_time_cnt[8]_i_2__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(11),
      O => \wait_time_cnt[8]_i_2__12_n_0\
    );
\wait_time_cnt[8]_i_3__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(10),
      O => \wait_time_cnt[8]_i_3__12_n_0\
    );
\wait_time_cnt[8]_i_4__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(9),
      O => \wait_time_cnt[8]_i_4__12_n_0\
    );
\wait_time_cnt[8]_i_5__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(8),
      O => \wait_time_cnt[8]_i_5__12_n_0\
    );
\wait_time_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3__12_n_7\,
      Q => wait_time_cnt_reg(0),
      R => \wait_time_cnt[0]_i_1__4_n_0\
    );
\wait_time_cnt_reg[0]_i_3__12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \wait_time_cnt_reg[0]_i_3__12_n_0\,
      CO(2) => \wait_time_cnt_reg[0]_i_3__12_n_1\,
      CO(1) => \wait_time_cnt_reg[0]_i_3__12_n_2\,
      CO(0) => \wait_time_cnt_reg[0]_i_3__12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[0]_i_3__12_n_4\,
      O(2) => \wait_time_cnt_reg[0]_i_3__12_n_5\,
      O(1) => \wait_time_cnt_reg[0]_i_3__12_n_6\,
      O(0) => \wait_time_cnt_reg[0]_i_3__12_n_7\,
      S(3) => \wait_time_cnt[0]_i_8__12_n_0\,
      S(2) => \wait_time_cnt[0]_i_9__12_n_0\,
      S(1) => \wait_time_cnt[0]_i_10__12_n_0\,
      S(0) => \wait_time_cnt[0]_i_11__12_n_0\
    );
\wait_time_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1__12_n_5\,
      Q => wait_time_cnt_reg(10),
      R => \wait_time_cnt[0]_i_1__4_n_0\
    );
\wait_time_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1__12_n_4\,
      Q => wait_time_cnt_reg(11),
      R => \wait_time_cnt[0]_i_1__4_n_0\
    );
\wait_time_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1__12_n_7\,
      Q => wait_time_cnt_reg(12),
      R => \wait_time_cnt[0]_i_1__4_n_0\
    );
\wait_time_cnt_reg[12]_i_1__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[8]_i_1__12_n_0\,
      CO(3) => \NLW_wait_time_cnt_reg[12]_i_1__12_CO_UNCONNECTED\(3),
      CO(2) => \wait_time_cnt_reg[12]_i_1__12_n_1\,
      CO(1) => \wait_time_cnt_reg[12]_i_1__12_n_2\,
      CO(0) => \wait_time_cnt_reg[12]_i_1__12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0111",
      O(3) => \wait_time_cnt_reg[12]_i_1__12_n_4\,
      O(2) => \wait_time_cnt_reg[12]_i_1__12_n_5\,
      O(1) => \wait_time_cnt_reg[12]_i_1__12_n_6\,
      O(0) => \wait_time_cnt_reg[12]_i_1__12_n_7\,
      S(3) => \wait_time_cnt[12]_i_2__12_n_0\,
      S(2) => \wait_time_cnt[12]_i_3__12_n_0\,
      S(1) => \wait_time_cnt[12]_i_4__12_n_0\,
      S(0) => \wait_time_cnt[12]_i_5__12_n_0\
    );
\wait_time_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1__12_n_6\,
      Q => wait_time_cnt_reg(13),
      R => \wait_time_cnt[0]_i_1__4_n_0\
    );
\wait_time_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1__12_n_5\,
      Q => wait_time_cnt_reg(14),
      R => \wait_time_cnt[0]_i_1__4_n_0\
    );
\wait_time_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1__12_n_4\,
      Q => wait_time_cnt_reg(15),
      R => \wait_time_cnt[0]_i_1__4_n_0\
    );
\wait_time_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3__12_n_6\,
      Q => wait_time_cnt_reg(1),
      R => \wait_time_cnt[0]_i_1__4_n_0\
    );
\wait_time_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3__12_n_5\,
      Q => wait_time_cnt_reg(2),
      R => \wait_time_cnt[0]_i_1__4_n_0\
    );
\wait_time_cnt_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3__12_n_4\,
      Q => wait_time_cnt_reg(3),
      S => \wait_time_cnt[0]_i_1__4_n_0\
    );
\wait_time_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1__12_n_7\,
      Q => wait_time_cnt_reg(4),
      R => \wait_time_cnt[0]_i_1__4_n_0\
    );
\wait_time_cnt_reg[4]_i_1__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[0]_i_3__12_n_0\,
      CO(3) => \wait_time_cnt_reg[4]_i_1__12_n_0\,
      CO(2) => \wait_time_cnt_reg[4]_i_1__12_n_1\,
      CO(1) => \wait_time_cnt_reg[4]_i_1__12_n_2\,
      CO(0) => \wait_time_cnt_reg[4]_i_1__12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[4]_i_1__12_n_4\,
      O(2) => \wait_time_cnt_reg[4]_i_1__12_n_5\,
      O(1) => \wait_time_cnt_reg[4]_i_1__12_n_6\,
      O(0) => \wait_time_cnt_reg[4]_i_1__12_n_7\,
      S(3) => \wait_time_cnt[4]_i_2__12_n_0\,
      S(2) => \wait_time_cnt[4]_i_3__12_n_0\,
      S(1) => \wait_time_cnt[4]_i_4__12_n_0\,
      S(0) => \wait_time_cnt[4]_i_5__12_n_0\
    );
\wait_time_cnt_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1__12_n_6\,
      Q => wait_time_cnt_reg(5),
      S => \wait_time_cnt[0]_i_1__4_n_0\
    );
\wait_time_cnt_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1__12_n_5\,
      Q => wait_time_cnt_reg(6),
      S => \wait_time_cnt[0]_i_1__4_n_0\
    );
\wait_time_cnt_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1__12_n_4\,
      Q => wait_time_cnt_reg(7),
      S => \wait_time_cnt[0]_i_1__4_n_0\
    );
\wait_time_cnt_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1__12_n_7\,
      Q => wait_time_cnt_reg(8),
      S => \wait_time_cnt[0]_i_1__4_n_0\
    );
\wait_time_cnt_reg[8]_i_1__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[4]_i_1__12_n_0\,
      CO(3) => \wait_time_cnt_reg[8]_i_1__12_n_0\,
      CO(2) => \wait_time_cnt_reg[8]_i_1__12_n_1\,
      CO(1) => \wait_time_cnt_reg[8]_i_1__12_n_2\,
      CO(0) => \wait_time_cnt_reg[8]_i_1__12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[8]_i_1__12_n_4\,
      O(2) => \wait_time_cnt_reg[8]_i_1__12_n_5\,
      O(1) => \wait_time_cnt_reg[8]_i_1__12_n_6\,
      O(0) => \wait_time_cnt_reg[8]_i_1__12_n_7\,
      S(3) => \wait_time_cnt[8]_i_2__12_n_0\,
      S(2) => \wait_time_cnt[8]_i_3__12_n_0\,
      S(1) => \wait_time_cnt[8]_i_4__12_n_0\,
      S(0) => \wait_time_cnt[8]_i_5__12_n_0\
    );
\wait_time_cnt_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1__12_n_6\,
      Q => wait_time_cnt_reg(9),
      S => \wait_time_cnt[0]_i_1__4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtwizard_0_gtwizard_0_RX_STARTUP_FSM_2 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt2_rx_fsm_reset_done_out : out STD_LOGIC;
    gt2_rxuserrdy_i : out STD_LOGIC;
    gt2_rxdfelfhold_i : out STD_LOGIC;
    sysclk_in : in STD_LOGIC;
    gt2_rxusrclk_in : in STD_LOGIC;
    soft_reset_rx_in : in STD_LOGIC;
    reset_time_out_reg_0 : in STD_LOGIC;
    dont_reset_on_data_error_in : in STD_LOGIC;
    gt2_rxresetdone_out : in STD_LOGIC;
    gt2_data_valid_in : in STD_LOGIC;
    gt2_cplllock_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtwizard_0_gtwizard_0_RX_STARTUP_FSM_2 : entity is "gtwizard_0_RX_STARTUP_FSM";
end gtwizard_0_gtwizard_0_RX_STARTUP_FSM_2;

architecture STRUCTURE of gtwizard_0_gtwizard_0_RX_STARTUP_FSM_2 is
  signal \FSM_sequential_rx_state[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[2]_i_2__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_10__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_11__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_4__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_5__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_8__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_9__0_n_0\ : STD_LOGIC;
  signal \RXDFEAGCHOLD_i_1__1_n_0\ : STD_LOGIC;
  signal \RXUSERRDY_i_1__1_n_0\ : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal adapt_count : STD_LOGIC;
  signal \adapt_count[0]_i_10__1_n_0\ : STD_LOGIC;
  signal \adapt_count[0]_i_11__1_n_0\ : STD_LOGIC;
  signal \adapt_count[0]_i_3__1_n_0\ : STD_LOGIC;
  signal \adapt_count[0]_i_4__1_n_0\ : STD_LOGIC;
  signal \adapt_count[0]_i_5__1_n_0\ : STD_LOGIC;
  signal \adapt_count[0]_i_6__1_n_0\ : STD_LOGIC;
  signal \adapt_count[0]_i_7__1_n_0\ : STD_LOGIC;
  signal \adapt_count[0]_i_8__1_n_0\ : STD_LOGIC;
  signal \adapt_count[0]_i_9__1_n_0\ : STD_LOGIC;
  signal adapt_count_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \adapt_count_reg[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \adapt_count_reg[0]_i_2__1_n_1\ : STD_LOGIC;
  signal \adapt_count_reg[0]_i_2__1_n_2\ : STD_LOGIC;
  signal \adapt_count_reg[0]_i_2__1_n_3\ : STD_LOGIC;
  signal \adapt_count_reg[0]_i_2__1_n_4\ : STD_LOGIC;
  signal \adapt_count_reg[0]_i_2__1_n_5\ : STD_LOGIC;
  signal \adapt_count_reg[0]_i_2__1_n_6\ : STD_LOGIC;
  signal \adapt_count_reg[0]_i_2__1_n_7\ : STD_LOGIC;
  signal \adapt_count_reg[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \adapt_count_reg[12]_i_1__1_n_1\ : STD_LOGIC;
  signal \adapt_count_reg[12]_i_1__1_n_2\ : STD_LOGIC;
  signal \adapt_count_reg[12]_i_1__1_n_3\ : STD_LOGIC;
  signal \adapt_count_reg[12]_i_1__1_n_4\ : STD_LOGIC;
  signal \adapt_count_reg[12]_i_1__1_n_5\ : STD_LOGIC;
  signal \adapt_count_reg[12]_i_1__1_n_6\ : STD_LOGIC;
  signal \adapt_count_reg[12]_i_1__1_n_7\ : STD_LOGIC;
  signal \adapt_count_reg[16]_i_1__1_n_0\ : STD_LOGIC;
  signal \adapt_count_reg[16]_i_1__1_n_1\ : STD_LOGIC;
  signal \adapt_count_reg[16]_i_1__1_n_2\ : STD_LOGIC;
  signal \adapt_count_reg[16]_i_1__1_n_3\ : STD_LOGIC;
  signal \adapt_count_reg[16]_i_1__1_n_4\ : STD_LOGIC;
  signal \adapt_count_reg[16]_i_1__1_n_5\ : STD_LOGIC;
  signal \adapt_count_reg[16]_i_1__1_n_6\ : STD_LOGIC;
  signal \adapt_count_reg[16]_i_1__1_n_7\ : STD_LOGIC;
  signal \adapt_count_reg[20]_i_1__1_n_0\ : STD_LOGIC;
  signal \adapt_count_reg[20]_i_1__1_n_1\ : STD_LOGIC;
  signal \adapt_count_reg[20]_i_1__1_n_2\ : STD_LOGIC;
  signal \adapt_count_reg[20]_i_1__1_n_3\ : STD_LOGIC;
  signal \adapt_count_reg[20]_i_1__1_n_4\ : STD_LOGIC;
  signal \adapt_count_reg[20]_i_1__1_n_5\ : STD_LOGIC;
  signal \adapt_count_reg[20]_i_1__1_n_6\ : STD_LOGIC;
  signal \adapt_count_reg[20]_i_1__1_n_7\ : STD_LOGIC;
  signal \adapt_count_reg[24]_i_1__1_n_0\ : STD_LOGIC;
  signal \adapt_count_reg[24]_i_1__1_n_1\ : STD_LOGIC;
  signal \adapt_count_reg[24]_i_1__1_n_2\ : STD_LOGIC;
  signal \adapt_count_reg[24]_i_1__1_n_3\ : STD_LOGIC;
  signal \adapt_count_reg[24]_i_1__1_n_4\ : STD_LOGIC;
  signal \adapt_count_reg[24]_i_1__1_n_5\ : STD_LOGIC;
  signal \adapt_count_reg[24]_i_1__1_n_6\ : STD_LOGIC;
  signal \adapt_count_reg[24]_i_1__1_n_7\ : STD_LOGIC;
  signal \adapt_count_reg[28]_i_1__1_n_1\ : STD_LOGIC;
  signal \adapt_count_reg[28]_i_1__1_n_2\ : STD_LOGIC;
  signal \adapt_count_reg[28]_i_1__1_n_3\ : STD_LOGIC;
  signal \adapt_count_reg[28]_i_1__1_n_4\ : STD_LOGIC;
  signal \adapt_count_reg[28]_i_1__1_n_5\ : STD_LOGIC;
  signal \adapt_count_reg[28]_i_1__1_n_6\ : STD_LOGIC;
  signal \adapt_count_reg[28]_i_1__1_n_7\ : STD_LOGIC;
  signal \adapt_count_reg[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \adapt_count_reg[4]_i_1__1_n_1\ : STD_LOGIC;
  signal \adapt_count_reg[4]_i_1__1_n_2\ : STD_LOGIC;
  signal \adapt_count_reg[4]_i_1__1_n_3\ : STD_LOGIC;
  signal \adapt_count_reg[4]_i_1__1_n_4\ : STD_LOGIC;
  signal \adapt_count_reg[4]_i_1__1_n_5\ : STD_LOGIC;
  signal \adapt_count_reg[4]_i_1__1_n_6\ : STD_LOGIC;
  signal \adapt_count_reg[4]_i_1__1_n_7\ : STD_LOGIC;
  signal \adapt_count_reg[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \adapt_count_reg[8]_i_1__1_n_1\ : STD_LOGIC;
  signal \adapt_count_reg[8]_i_1__1_n_2\ : STD_LOGIC;
  signal \adapt_count_reg[8]_i_1__1_n_3\ : STD_LOGIC;
  signal \adapt_count_reg[8]_i_1__1_n_4\ : STD_LOGIC;
  signal \adapt_count_reg[8]_i_1__1_n_5\ : STD_LOGIC;
  signal \adapt_count_reg[8]_i_1__1_n_6\ : STD_LOGIC;
  signal \adapt_count_reg[8]_i_1__1_n_7\ : STD_LOGIC;
  signal adapt_count_reset_reg_n_0 : STD_LOGIC;
  signal \check_tlock_max_i_1__1_n_0\ : STD_LOGIC;
  signal check_tlock_max_reg_n_0 : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal \^gt2_rx_fsm_reset_done_out\ : STD_LOGIC;
  signal \^gt2_rxdfelfhold_i\ : STD_LOGIC;
  signal \^gt2_rxuserrdy_i\ : STD_LOGIC;
  signal \gtrxreset_i_i_1__1_n_0\ : STD_LOGIC;
  signal init_wait_count : STD_LOGIC;
  signal \init_wait_count[0]_i_1__8_n_0\ : STD_LOGIC;
  signal \init_wait_count[7]_i_3__8_n_0\ : STD_LOGIC;
  signal \init_wait_count[7]_i_4__8_n_0\ : STD_LOGIC;
  signal init_wait_count_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \init_wait_done_i_1__8_n_0\ : STD_LOGIC;
  signal init_wait_done_reg_n_0 : STD_LOGIC;
  signal \mmcm_lock_count[7]_i_2__8_n_0\ : STD_LOGIC;
  signal \mmcm_lock_count[7]_i_4__8_n_0\ : STD_LOGIC;
  signal mmcm_lock_count_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mmcm_lock_reclocked : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \reset_time_out_i_3__8_n_0\ : STD_LOGIC;
  signal \reset_time_out_i_5__1_n_0\ : STD_LOGIC;
  signal reset_time_out_reg_n_0 : STD_LOGIC;
  signal \run_phase_alignment_int_i_1__1_n_0\ : STD_LOGIC;
  signal run_phase_alignment_int_reg_n_0 : STD_LOGIC;
  signal run_phase_alignment_int_s2 : STD_LOGIC;
  signal run_phase_alignment_int_s3 : STD_LOGIC;
  signal rx_fsm_reset_done_int_s2 : STD_LOGIC;
  signal rx_fsm_reset_done_int_s3 : STD_LOGIC;
  signal rx_state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rxresetdone_s2 : STD_LOGIC;
  signal rxresetdone_s3 : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal sync_cplllock_n_0 : STD_LOGIC;
  signal sync_cplllock_n_1 : STD_LOGIC;
  signal sync_cplllock_n_2 : STD_LOGIC;
  signal sync_data_valid_n_0 : STD_LOGIC;
  signal sync_data_valid_n_1 : STD_LOGIC;
  signal sync_data_valid_n_2 : STD_LOGIC;
  signal sync_data_valid_n_3 : STD_LOGIC;
  signal sync_data_valid_n_4 : STD_LOGIC;
  signal sync_data_valid_n_5 : STD_LOGIC;
  signal sync_mmcm_lock_reclocked_n_0 : STD_LOGIC;
  signal sync_mmcm_lock_reclocked_n_1 : STD_LOGIC;
  signal \time_out_100us_i_1__1_n_0\ : STD_LOGIC;
  signal \time_out_100us_i_2__1_n_0\ : STD_LOGIC;
  signal \time_out_100us_i_3__1_n_0\ : STD_LOGIC;
  signal \time_out_100us_i_4__0_n_0\ : STD_LOGIC;
  signal time_out_100us_i_5_n_0 : STD_LOGIC;
  signal time_out_100us_reg_n_0 : STD_LOGIC;
  signal \time_out_1us_i_1__1_n_0\ : STD_LOGIC;
  signal \time_out_1us_i_2__1_n_0\ : STD_LOGIC;
  signal \time_out_1us_i_3__1_n_0\ : STD_LOGIC;
  signal \time_out_1us_i_4__1_n_0\ : STD_LOGIC;
  signal time_out_1us_reg_n_0 : STD_LOGIC;
  signal \time_out_2ms_i_1__8_n_0\ : STD_LOGIC;
  signal \time_out_2ms_i_2__8_n_0\ : STD_LOGIC;
  signal \time_out_2ms_i_3__8_n_0\ : STD_LOGIC;
  signal \time_out_2ms_i_4__5_n_0\ : STD_LOGIC;
  signal \time_out_2ms_i_5__4_n_0\ : STD_LOGIC;
  signal time_out_2ms_reg_n_0 : STD_LOGIC;
  signal \time_out_adapt_i_1__1_n_0\ : STD_LOGIC;
  signal time_out_adapt_reg_n_0 : STD_LOGIC;
  signal time_out_counter : STD_LOGIC;
  signal \time_out_counter[0]_i_3__8_n_0\ : STD_LOGIC;
  signal \time_out_counter[0]_i_4__8_n_0\ : STD_LOGIC;
  signal \time_out_counter[0]_i_5__4_n_0\ : STD_LOGIC;
  signal time_out_counter_reg : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \time_out_counter_reg[0]_i_2__8_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__8_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__8_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__8_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__8_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__8_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__8_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__8_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__8_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__8_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__8_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__8_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__8_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__8_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__8_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__8_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__8_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__8_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__8_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__8_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__8_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__8_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__8_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__8_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__8_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__8_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__8_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__8_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__8_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__8_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__8_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__8_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__8_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__8_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__8_n_7\ : STD_LOGIC;
  signal \time_out_wait_bypass_i_1__1_n_0\ : STD_LOGIC;
  signal time_out_wait_bypass_reg_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_s2 : STD_LOGIC;
  signal time_out_wait_bypass_s3 : STD_LOGIC;
  signal time_tlock_max : STD_LOGIC;
  signal \time_tlock_max_i_1__8_n_0\ : STD_LOGIC;
  signal \time_tlock_max_i_2__8_n_0\ : STD_LOGIC;
  signal \time_tlock_max_i_3__8_n_0\ : STD_LOGIC;
  signal \time_tlock_max_i_4__6_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_4__1_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_5__1_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_6__1_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_7__1_n_0\ : STD_LOGIC;
  signal wait_bypass_count_reg : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \wait_bypass_count_reg[0]_i_3__1_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__1_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__1_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__1_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__1_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__1_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__1_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__1_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1__1_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__1_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__1_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__1_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__1_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__1_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__1_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__1_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__1_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__1_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__1_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__1_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__1_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__1_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__1_n_7\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_10__8_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_11__8_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_4__8_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_5__8_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_6__8_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_7__8_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_8__8_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_9__8_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_2__8_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_3__8_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_4__8_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_5__8_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_2__8_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_3__8_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_4__8_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_5__8_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_2__8_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_3__8_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_4__8_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_5__8_n_0\ : STD_LOGIC;
  signal wait_time_cnt_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \wait_time_cnt_reg[0]_i_3__8_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__8_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__8_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__8_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__8_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__8_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__8_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__8_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__8_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__8_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__8_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__8_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__8_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__8_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__8_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__8_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__8_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__8_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__8_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__8_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__8_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__8_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__8_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__8_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__8_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__8_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__8_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__8_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__8_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__8_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__8_n_7\ : STD_LOGIC;
  signal \NLW_adapt_count_reg[28]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_time_out_counter_reg[16]_i_1__8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_time_out_counter_reg[16]_i_1__8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_wait_bypass_count_reg[12]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_wait_bypass_count_reg[12]_i_1__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_wait_time_cnt_reg[12]_i_1__8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_rx_state[3]_i_8__1\ : label is "soft_lutpair54";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_rx_state_reg[0]\ : label is "RELEASE_PLL_RESET:0011,VERIFY_RECCLK_STABLE:0100,WAIT_FOR_PLL_LOCK:0010,FSM_DONE:1010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,MONITOR_DATA_VALID:1001,WAIT_FOR_RXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_rx_state_reg[1]\ : label is "RELEASE_PLL_RESET:0011,VERIFY_RECCLK_STABLE:0100,WAIT_FOR_PLL_LOCK:0010,FSM_DONE:1010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,MONITOR_DATA_VALID:1001,WAIT_FOR_RXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_rx_state_reg[2]\ : label is "RELEASE_PLL_RESET:0011,VERIFY_RECCLK_STABLE:0100,WAIT_FOR_PLL_LOCK:0010,FSM_DONE:1010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,MONITOR_DATA_VALID:1001,WAIT_FOR_RXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_rx_state_reg[3]\ : label is "RELEASE_PLL_RESET:0011,VERIFY_RECCLK_STABLE:0100,WAIT_FOR_PLL_LOCK:0010,FSM_DONE:1010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,MONITOR_DATA_VALID:1001,WAIT_FOR_RXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute SOFT_HLUTNM of \init_wait_count[1]_i_1__8\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \init_wait_count[2]_i_1__8\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \init_wait_count[3]_i_1__8\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \init_wait_count[4]_i_1__8\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \init_wait_count[7]_i_3__8\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \init_wait_count[7]_i_4__8\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \mmcm_lock_count[0]_i_1__8\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \mmcm_lock_count[1]_i_1__8\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \mmcm_lock_count[2]_i_1__8\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \mmcm_lock_count[3]_i_1__8\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \mmcm_lock_count[4]_i_1__8\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \mmcm_lock_count[6]_i_1__8\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \mmcm_lock_count[7]_i_3__8\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \mmcm_lock_count[7]_i_4__8\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \run_phase_alignment_int_i_1__1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \time_out_100us_i_2__1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \time_out_100us_i_4__0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \time_out_1us_i_3__1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \time_out_1us_i_4__1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \time_out_2ms_i_2__8\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \time_out_2ms_i_3__8\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \time_out_2ms_i_4__5\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \time_out_2ms_i_5__4\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \time_tlock_max_i_3__8\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \time_tlock_max_i_4__6\ : label is "soft_lutpair55";
begin
  SR(0) <= \^sr\(0);
  gt2_rx_fsm_reset_done_out <= \^gt2_rx_fsm_reset_done_out\;
  gt2_rxdfelfhold_i <= \^gt2_rxdfelfhold_i\;
  gt2_rxuserrdy_i <= \^gt2_rxuserrdy_i\;
\FSM_sequential_rx_state[0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8000AF00"
    )
        port map (
      I0 => rx_state(1),
      I1 => reset_time_out_reg_n_0,
      I2 => rx_state(2),
      I3 => rx_state(0),
      I4 => time_out_2ms_reg_n_0,
      I5 => rx_state(3),
      O => \FSM_sequential_rx_state[0]_i_2__1_n_0\
    );
\FSM_sequential_rx_state[1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF5555FFFF7555"
    )
        port map (
      I0 => rx_state(0),
      I1 => reset_time_out_reg_n_0,
      I2 => time_tlock_max,
      I3 => rx_state(2),
      I4 => rx_state(1),
      I5 => rx_state(3),
      O => \FSM_sequential_rx_state[1]_i_3__0_n_0\
    );
\FSM_sequential_rx_state[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0103000001030A00"
    )
        port map (
      I0 => rx_state(0),
      I1 => \FSM_sequential_rx_state[2]_i_2__4_n_0\,
      I2 => rx_state(3),
      I3 => rx_state(1),
      I4 => rx_state(2),
      I5 => time_out_2ms_reg_n_0,
      O => \FSM_sequential_rx_state[2]_i_1__1_n_0\
    );
\FSM_sequential_rx_state[2]_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => rx_state(0),
      I1 => time_tlock_max,
      I2 => reset_time_out_reg_n_0,
      O => \FSM_sequential_rx_state[2]_i_2__4_n_0\
    );
\FSM_sequential_rx_state[3]_i_10__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => rx_state(1),
      I1 => reset_time_out_reg_0,
      I2 => rx_state(0),
      I3 => mmcm_lock_reclocked,
      O => \FSM_sequential_rx_state[3]_i_10__4_n_0\
    );
\FSM_sequential_rx_state[3]_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0001"
    )
        port map (
      I0 => rx_state(1),
      I1 => init_wait_done_reg_n_0,
      I2 => rx_state(0),
      I3 => rx_state(2),
      I4 => rx_state(3),
      O => \FSM_sequential_rx_state[3]_i_11__0_n_0\
    );
\FSM_sequential_rx_state[3]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10111111"
    )
        port map (
      I0 => \FSM_sequential_rx_state[3]_i_10__4_n_0\,
      I1 => \FSM_sequential_rx_state[3]_i_8__1_n_0\,
      I2 => reset_time_out_reg_n_0,
      I3 => time_tlock_max,
      I4 => rx_state(0),
      I5 => \FSM_sequential_rx_state[3]_i_11__0_n_0\,
      O => \FSM_sequential_rx_state[3]_i_4__1_n_0\
    );
\FSM_sequential_rx_state[3]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555775700000000"
    )
        port map (
      I0 => rx_state(0),
      I1 => \FSM_sequential_rx_state[3]_i_8__1_n_0\,
      I2 => time_out_2ms_reg_n_0,
      I3 => reset_time_out_reg_n_0,
      I4 => rxresetdone_s3,
      I5 => rx_state(1),
      O => \FSM_sequential_rx_state[3]_i_5__1_n_0\
    );
\FSM_sequential_rx_state[3]_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => rx_state(2),
      I1 => rx_state(1),
      I2 => rx_state(3),
      O => \FSM_sequential_rx_state[3]_i_8__1_n_0\
    );
\FSM_sequential_rx_state[3]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8A00008A000000"
    )
        port map (
      I0 => rx_state(0),
      I1 => reset_time_out_reg_n_0,
      I2 => time_out_2ms_reg_n_0,
      I3 => rx_state(3),
      I4 => rx_state(1),
      I5 => rx_state(2),
      O => \FSM_sequential_rx_state[3]_i_9__0_n_0\
    );
\FSM_sequential_rx_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => sync_data_valid_n_4,
      D => sync_data_valid_n_2,
      Q => rx_state(0),
      R => soft_reset_rx_in
    );
\FSM_sequential_rx_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => sync_data_valid_n_4,
      D => sync_data_valid_n_1,
      Q => rx_state(1),
      R => soft_reset_rx_in
    );
\FSM_sequential_rx_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => sync_data_valid_n_4,
      D => \FSM_sequential_rx_state[2]_i_1__1_n_0\,
      Q => rx_state(2),
      R => soft_reset_rx_in
    );
\FSM_sequential_rx_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => sync_data_valid_n_4,
      D => sync_data_valid_n_0,
      Q => rx_state(3),
      R => soft_reset_rx_in
    );
\RXDFEAGCHOLD_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00400000"
    )
        port map (
      I0 => rx_state(0),
      I1 => rx_state(3),
      I2 => rx_state(1),
      I3 => rx_state(2),
      I4 => time_out_adapt_reg_n_0,
      I5 => \^gt2_rxdfelfhold_i\,
      O => \RXDFEAGCHOLD_i_1__1_n_0\
    );
RXDFEAGCHOLD_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \RXDFEAGCHOLD_i_1__1_n_0\,
      Q => \^gt2_rxdfelfhold_i\,
      R => soft_reset_rx_in
    );
\RXUSERRDY_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB4000"
    )
        port map (
      I0 => rx_state(3),
      I1 => rx_state(0),
      I2 => rx_state(1),
      I3 => rx_state(2),
      I4 => \^gt2_rxuserrdy_i\,
      O => \RXUSERRDY_i_1__1_n_0\
    );
RXUSERRDY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \RXUSERRDY_i_1__1_n_0\,
      Q => \^gt2_rxuserrdy_i\,
      R => soft_reset_rx_in
    );
\adapt_count[0]_i_10__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => adapt_count_reg(23),
      I1 => adapt_count_reg(5),
      I2 => adapt_count_reg(9),
      I3 => adapt_count_reg(10),
      O => \adapt_count[0]_i_10__1_n_0\
    );
\adapt_count[0]_i_11__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => adapt_count_reg(4),
      I1 => adapt_count_reg(1),
      I2 => adapt_count_reg(13),
      I3 => adapt_count_reg(28),
      O => \adapt_count[0]_i_11__1_n_0\
    );
\adapt_count[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \adapt_count[0]_i_3__1_n_0\,
      I1 => \adapt_count[0]_i_4__1_n_0\,
      I2 => \adapt_count[0]_i_5__1_n_0\,
      I3 => \adapt_count[0]_i_6__1_n_0\,
      O => adapt_count
    );
\adapt_count[0]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF7"
    )
        port map (
      I0 => adapt_count_reg(11),
      I1 => adapt_count_reg(8),
      I2 => adapt_count_reg(2),
      I3 => adapt_count_reg(6),
      I4 => \adapt_count[0]_i_8__1_n_0\,
      O => \adapt_count[0]_i_3__1_n_0\
    );
\adapt_count[0]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => adapt_count_reg(0),
      I1 => adapt_count_reg(25),
      I2 => adapt_count_reg(20),
      I3 => adapt_count_reg(12),
      I4 => \adapt_count[0]_i_9__1_n_0\,
      O => \adapt_count[0]_i_4__1_n_0\
    );
\adapt_count[0]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => adapt_count_reg(31),
      I1 => adapt_count_reg(18),
      I2 => adapt_count_reg(17),
      I3 => adapt_count_reg(24),
      I4 => \adapt_count[0]_i_10__1_n_0\,
      O => \adapt_count[0]_i_5__1_n_0\
    );
\adapt_count[0]_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => adapt_count_reg(14),
      I1 => adapt_count_reg(30),
      I2 => adapt_count_reg(27),
      I3 => adapt_count_reg(22),
      I4 => \adapt_count[0]_i_11__1_n_0\,
      O => \adapt_count[0]_i_6__1_n_0\
    );
\adapt_count[0]_i_7__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => adapt_count_reg(0),
      O => \adapt_count[0]_i_7__1_n_0\
    );
\adapt_count[0]_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => adapt_count_reg(21),
      I1 => adapt_count_reg(3),
      I2 => adapt_count_reg(7),
      I3 => adapt_count_reg(19),
      O => \adapt_count[0]_i_8__1_n_0\
    );
\adapt_count[0]_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => adapt_count_reg(16),
      I1 => adapt_count_reg(15),
      I2 => adapt_count_reg(26),
      I3 => adapt_count_reg(29),
      O => \adapt_count[0]_i_9__1_n_0\
    );
\adapt_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[0]_i_2__1_n_7\,
      Q => adapt_count_reg(0),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[0]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \adapt_count_reg[0]_i_2__1_n_0\,
      CO(2) => \adapt_count_reg[0]_i_2__1_n_1\,
      CO(1) => \adapt_count_reg[0]_i_2__1_n_2\,
      CO(0) => \adapt_count_reg[0]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \adapt_count_reg[0]_i_2__1_n_4\,
      O(2) => \adapt_count_reg[0]_i_2__1_n_5\,
      O(1) => \adapt_count_reg[0]_i_2__1_n_6\,
      O(0) => \adapt_count_reg[0]_i_2__1_n_7\,
      S(3 downto 1) => adapt_count_reg(3 downto 1),
      S(0) => \adapt_count[0]_i_7__1_n_0\
    );
\adapt_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[8]_i_1__1_n_5\,
      Q => adapt_count_reg(10),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[8]_i_1__1_n_4\,
      Q => adapt_count_reg(11),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[12]_i_1__1_n_7\,
      Q => adapt_count_reg(12),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[12]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \adapt_count_reg[8]_i_1__1_n_0\,
      CO(3) => \adapt_count_reg[12]_i_1__1_n_0\,
      CO(2) => \adapt_count_reg[12]_i_1__1_n_1\,
      CO(1) => \adapt_count_reg[12]_i_1__1_n_2\,
      CO(0) => \adapt_count_reg[12]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \adapt_count_reg[12]_i_1__1_n_4\,
      O(2) => \adapt_count_reg[12]_i_1__1_n_5\,
      O(1) => \adapt_count_reg[12]_i_1__1_n_6\,
      O(0) => \adapt_count_reg[12]_i_1__1_n_7\,
      S(3 downto 0) => adapt_count_reg(15 downto 12)
    );
\adapt_count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[12]_i_1__1_n_6\,
      Q => adapt_count_reg(13),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[12]_i_1__1_n_5\,
      Q => adapt_count_reg(14),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[12]_i_1__1_n_4\,
      Q => adapt_count_reg(15),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[16]_i_1__1_n_7\,
      Q => adapt_count_reg(16),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[16]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \adapt_count_reg[12]_i_1__1_n_0\,
      CO(3) => \adapt_count_reg[16]_i_1__1_n_0\,
      CO(2) => \adapt_count_reg[16]_i_1__1_n_1\,
      CO(1) => \adapt_count_reg[16]_i_1__1_n_2\,
      CO(0) => \adapt_count_reg[16]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \adapt_count_reg[16]_i_1__1_n_4\,
      O(2) => \adapt_count_reg[16]_i_1__1_n_5\,
      O(1) => \adapt_count_reg[16]_i_1__1_n_6\,
      O(0) => \adapt_count_reg[16]_i_1__1_n_7\,
      S(3 downto 0) => adapt_count_reg(19 downto 16)
    );
\adapt_count_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[16]_i_1__1_n_6\,
      Q => adapt_count_reg(17),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[16]_i_1__1_n_5\,
      Q => adapt_count_reg(18),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[16]_i_1__1_n_4\,
      Q => adapt_count_reg(19),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[0]_i_2__1_n_6\,
      Q => adapt_count_reg(1),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[20]_i_1__1_n_7\,
      Q => adapt_count_reg(20),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[20]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \adapt_count_reg[16]_i_1__1_n_0\,
      CO(3) => \adapt_count_reg[20]_i_1__1_n_0\,
      CO(2) => \adapt_count_reg[20]_i_1__1_n_1\,
      CO(1) => \adapt_count_reg[20]_i_1__1_n_2\,
      CO(0) => \adapt_count_reg[20]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \adapt_count_reg[20]_i_1__1_n_4\,
      O(2) => \adapt_count_reg[20]_i_1__1_n_5\,
      O(1) => \adapt_count_reg[20]_i_1__1_n_6\,
      O(0) => \adapt_count_reg[20]_i_1__1_n_7\,
      S(3 downto 0) => adapt_count_reg(23 downto 20)
    );
\adapt_count_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[20]_i_1__1_n_6\,
      Q => adapt_count_reg(21),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[20]_i_1__1_n_5\,
      Q => adapt_count_reg(22),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[20]_i_1__1_n_4\,
      Q => adapt_count_reg(23),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[24]_i_1__1_n_7\,
      Q => adapt_count_reg(24),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[24]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \adapt_count_reg[20]_i_1__1_n_0\,
      CO(3) => \adapt_count_reg[24]_i_1__1_n_0\,
      CO(2) => \adapt_count_reg[24]_i_1__1_n_1\,
      CO(1) => \adapt_count_reg[24]_i_1__1_n_2\,
      CO(0) => \adapt_count_reg[24]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \adapt_count_reg[24]_i_1__1_n_4\,
      O(2) => \adapt_count_reg[24]_i_1__1_n_5\,
      O(1) => \adapt_count_reg[24]_i_1__1_n_6\,
      O(0) => \adapt_count_reg[24]_i_1__1_n_7\,
      S(3 downto 0) => adapt_count_reg(27 downto 24)
    );
\adapt_count_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[24]_i_1__1_n_6\,
      Q => adapt_count_reg(25),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[24]_i_1__1_n_5\,
      Q => adapt_count_reg(26),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[24]_i_1__1_n_4\,
      Q => adapt_count_reg(27),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[28]_i_1__1_n_7\,
      Q => adapt_count_reg(28),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[28]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \adapt_count_reg[24]_i_1__1_n_0\,
      CO(3) => \NLW_adapt_count_reg[28]_i_1__1_CO_UNCONNECTED\(3),
      CO(2) => \adapt_count_reg[28]_i_1__1_n_1\,
      CO(1) => \adapt_count_reg[28]_i_1__1_n_2\,
      CO(0) => \adapt_count_reg[28]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \adapt_count_reg[28]_i_1__1_n_4\,
      O(2) => \adapt_count_reg[28]_i_1__1_n_5\,
      O(1) => \adapt_count_reg[28]_i_1__1_n_6\,
      O(0) => \adapt_count_reg[28]_i_1__1_n_7\,
      S(3 downto 0) => adapt_count_reg(31 downto 28)
    );
\adapt_count_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[28]_i_1__1_n_6\,
      Q => adapt_count_reg(29),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[0]_i_2__1_n_5\,
      Q => adapt_count_reg(2),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[28]_i_1__1_n_5\,
      Q => adapt_count_reg(30),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[28]_i_1__1_n_4\,
      Q => adapt_count_reg(31),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[0]_i_2__1_n_4\,
      Q => adapt_count_reg(3),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[4]_i_1__1_n_7\,
      Q => adapt_count_reg(4),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[4]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \adapt_count_reg[0]_i_2__1_n_0\,
      CO(3) => \adapt_count_reg[4]_i_1__1_n_0\,
      CO(2) => \adapt_count_reg[4]_i_1__1_n_1\,
      CO(1) => \adapt_count_reg[4]_i_1__1_n_2\,
      CO(0) => \adapt_count_reg[4]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \adapt_count_reg[4]_i_1__1_n_4\,
      O(2) => \adapt_count_reg[4]_i_1__1_n_5\,
      O(1) => \adapt_count_reg[4]_i_1__1_n_6\,
      O(0) => \adapt_count_reg[4]_i_1__1_n_7\,
      S(3 downto 0) => adapt_count_reg(7 downto 4)
    );
\adapt_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[4]_i_1__1_n_6\,
      Q => adapt_count_reg(5),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[4]_i_1__1_n_5\,
      Q => adapt_count_reg(6),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[4]_i_1__1_n_4\,
      Q => adapt_count_reg(7),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[8]_i_1__1_n_7\,
      Q => adapt_count_reg(8),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[8]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \adapt_count_reg[4]_i_1__1_n_0\,
      CO(3) => \adapt_count_reg[8]_i_1__1_n_0\,
      CO(2) => \adapt_count_reg[8]_i_1__1_n_1\,
      CO(1) => \adapt_count_reg[8]_i_1__1_n_2\,
      CO(0) => \adapt_count_reg[8]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \adapt_count_reg[8]_i_1__1_n_4\,
      O(2) => \adapt_count_reg[8]_i_1__1_n_5\,
      O(1) => \adapt_count_reg[8]_i_1__1_n_6\,
      O(0) => \adapt_count_reg[8]_i_1__1_n_7\,
      S(3 downto 0) => adapt_count_reg(11 downto 8)
    );
\adapt_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[8]_i_1__1_n_6\,
      Q => adapt_count_reg(9),
      R => adapt_count_reset_reg_n_0
    );
adapt_count_reset_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => sync_cplllock_n_2,
      Q => adapt_count_reset_reg_n_0,
      S => soft_reset_rx_in
    );
\check_tlock_max_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => rx_state(2),
      I1 => rx_state(1),
      I2 => rx_state(0),
      I3 => rx_state(3),
      I4 => check_tlock_max_reg_n_0,
      O => \check_tlock_max_i_1__1_n_0\
    );
check_tlock_max_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \check_tlock_max_i_1__1_n_0\,
      Q => check_tlock_max_reg_n_0,
      R => soft_reset_rx_in
    );
\gtrxreset_i_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0010"
    )
        port map (
      I0 => rx_state(1),
      I1 => rx_state(3),
      I2 => rx_state(0),
      I3 => rx_state(2),
      I4 => \^sr\(0),
      O => \gtrxreset_i_i_1__1_n_0\
    );
gtrxreset_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \gtrxreset_i_i_1__1_n_0\,
      Q => \^sr\(0),
      R => soft_reset_rx_in
    );
\init_wait_count[0]_i_1__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => init_wait_count_reg(0),
      O => \init_wait_count[0]_i_1__8_n_0\
    );
\init_wait_count[1]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => init_wait_count_reg(1),
      I1 => init_wait_count_reg(0),
      O => p_0_in(1)
    );
\init_wait_count[2]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => init_wait_count_reg(2),
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(0),
      O => p_0_in(2)
    );
\init_wait_count[3]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => init_wait_count_reg(0),
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(2),
      I3 => init_wait_count_reg(3),
      O => p_0_in(3)
    );
\init_wait_count[4]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => init_wait_count_reg(4),
      I1 => init_wait_count_reg(0),
      I2 => init_wait_count_reg(1),
      I3 => init_wait_count_reg(2),
      I4 => init_wait_count_reg(3),
      O => p_0_in(4)
    );
\init_wait_count[5]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => init_wait_count_reg(5),
      I1 => init_wait_count_reg(3),
      I2 => init_wait_count_reg(4),
      I3 => init_wait_count_reg(0),
      I4 => init_wait_count_reg(1),
      I5 => init_wait_count_reg(2),
      O => p_0_in(5)
    );
\init_wait_count[6]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AAAAAAA"
    )
        port map (
      I0 => init_wait_count_reg(6),
      I1 => \init_wait_count[7]_i_4__8_n_0\,
      I2 => init_wait_count_reg(4),
      I3 => init_wait_count_reg(3),
      I4 => init_wait_count_reg(5),
      O => p_0_in(6)
    );
\init_wait_count[7]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => \init_wait_count[7]_i_3__8_n_0\,
      I1 => init_wait_count_reg(7),
      I2 => init_wait_count_reg(2),
      I3 => init_wait_count_reg(5),
      I4 => init_wait_count_reg(6),
      O => init_wait_count
    );
\init_wait_count[7]_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA6AAAAAAAAAAA"
    )
        port map (
      I0 => init_wait_count_reg(7),
      I1 => init_wait_count_reg(5),
      I2 => init_wait_count_reg(3),
      I3 => init_wait_count_reg(4),
      I4 => \init_wait_count[7]_i_4__8_n_0\,
      I5 => init_wait_count_reg(6),
      O => p_0_in(7)
    );
\init_wait_count[7]_i_3__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => init_wait_count_reg(4),
      I1 => init_wait_count_reg(3),
      I2 => init_wait_count_reg(0),
      I3 => init_wait_count_reg(1),
      O => \init_wait_count[7]_i_3__8_n_0\
    );
\init_wait_count[7]_i_4__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => init_wait_count_reg(0),
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(2),
      O => \init_wait_count[7]_i_4__8_n_0\
    );
\init_wait_count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_rx_in,
      D => \init_wait_count[0]_i_1__8_n_0\,
      Q => init_wait_count_reg(0)
    );
\init_wait_count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_rx_in,
      D => p_0_in(1),
      Q => init_wait_count_reg(1)
    );
\init_wait_count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_rx_in,
      D => p_0_in(2),
      Q => init_wait_count_reg(2)
    );
\init_wait_count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_rx_in,
      D => p_0_in(3),
      Q => init_wait_count_reg(3)
    );
\init_wait_count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_rx_in,
      D => p_0_in(4),
      Q => init_wait_count_reg(4)
    );
\init_wait_count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_rx_in,
      D => p_0_in(5),
      Q => init_wait_count_reg(5)
    );
\init_wait_count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_rx_in,
      D => p_0_in(6),
      Q => init_wait_count_reg(6)
    );
\init_wait_count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_rx_in,
      D => p_0_in(7),
      Q => init_wait_count_reg(7)
    );
\init_wait_done_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001000"
    )
        port map (
      I0 => \init_wait_count[7]_i_3__8_n_0\,
      I1 => init_wait_count_reg(7),
      I2 => init_wait_count_reg(2),
      I3 => init_wait_count_reg(5),
      I4 => init_wait_count_reg(6),
      I5 => init_wait_done_reg_n_0,
      O => \init_wait_done_i_1__8_n_0\
    );
init_wait_done_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      CLR => soft_reset_rx_in,
      D => \init_wait_done_i_1__8_n_0\,
      Q => init_wait_done_reg_n_0
    );
\mmcm_lock_count[0]_i_1__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mmcm_lock_count_reg(0),
      O => \p_0_in__0\(0)
    );
\mmcm_lock_count[1]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mmcm_lock_count_reg(0),
      I1 => mmcm_lock_count_reg(1),
      O => \p_0_in__0\(1)
    );
\mmcm_lock_count[2]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => mmcm_lock_count_reg(2),
      I1 => mmcm_lock_count_reg(0),
      I2 => mmcm_lock_count_reg(1),
      O => \p_0_in__0\(2)
    );
\mmcm_lock_count[3]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => mmcm_lock_count_reg(3),
      I1 => mmcm_lock_count_reg(1),
      I2 => mmcm_lock_count_reg(0),
      I3 => mmcm_lock_count_reg(2),
      O => \p_0_in__0\(3)
    );
\mmcm_lock_count[4]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => mmcm_lock_count_reg(2),
      I1 => mmcm_lock_count_reg(0),
      I2 => mmcm_lock_count_reg(1),
      I3 => mmcm_lock_count_reg(3),
      I4 => mmcm_lock_count_reg(4),
      O => \p_0_in__0\(4)
    );
\mmcm_lock_count[5]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => mmcm_lock_count_reg(5),
      I1 => mmcm_lock_count_reg(2),
      I2 => mmcm_lock_count_reg(0),
      I3 => mmcm_lock_count_reg(1),
      I4 => mmcm_lock_count_reg(3),
      I5 => mmcm_lock_count_reg(4),
      O => \p_0_in__0\(5)
    );
\mmcm_lock_count[6]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => mmcm_lock_count_reg(6),
      I1 => \mmcm_lock_count[7]_i_4__8_n_0\,
      I2 => mmcm_lock_count_reg(5),
      O => \p_0_in__0\(6)
    );
\mmcm_lock_count[7]_i_2__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => mmcm_lock_count_reg(6),
      I1 => \mmcm_lock_count[7]_i_4__8_n_0\,
      I2 => mmcm_lock_count_reg(5),
      I3 => mmcm_lock_count_reg(7),
      O => \mmcm_lock_count[7]_i_2__8_n_0\
    );
\mmcm_lock_count[7]_i_3__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => mmcm_lock_count_reg(7),
      I1 => mmcm_lock_count_reg(5),
      I2 => \mmcm_lock_count[7]_i_4__8_n_0\,
      I3 => mmcm_lock_count_reg(6),
      O => \p_0_in__0\(7)
    );
\mmcm_lock_count[7]_i_4__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => mmcm_lock_count_reg(4),
      I1 => mmcm_lock_count_reg(3),
      I2 => mmcm_lock_count_reg(1),
      I3 => mmcm_lock_count_reg(0),
      I4 => mmcm_lock_count_reg(2),
      O => \mmcm_lock_count[7]_i_4__8_n_0\
    );
\mmcm_lock_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__8_n_0\,
      D => \p_0_in__0\(0),
      Q => mmcm_lock_count_reg(0),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__8_n_0\,
      D => \p_0_in__0\(1),
      Q => mmcm_lock_count_reg(1),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__8_n_0\,
      D => \p_0_in__0\(2),
      Q => mmcm_lock_count_reg(2),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__8_n_0\,
      D => \p_0_in__0\(3),
      Q => mmcm_lock_count_reg(3),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__8_n_0\,
      D => \p_0_in__0\(4),
      Q => mmcm_lock_count_reg(4),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__8_n_0\,
      D => \p_0_in__0\(5),
      Q => mmcm_lock_count_reg(5),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__8_n_0\,
      D => \p_0_in__0\(6),
      Q => mmcm_lock_count_reg(6),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__8_n_0\,
      D => \p_0_in__0\(7),
      Q => mmcm_lock_count_reg(7),
      R => sync_mmcm_lock_reclocked_n_0
    );
mmcm_lock_reclocked_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => sync_mmcm_lock_reclocked_n_1,
      Q => mmcm_lock_reclocked,
      R => '0'
    );
\reset_time_out_i_3__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => mmcm_lock_reclocked,
      I1 => rx_state(0),
      I2 => reset_time_out_reg_0,
      I3 => rx_state(2),
      I4 => rx_state(1),
      I5 => rxresetdone_s3,
      O => \reset_time_out_i_3__8_n_0\
    );
\reset_time_out_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07DC07CC"
    )
        port map (
      I0 => rx_state(1),
      I1 => rx_state(0),
      I2 => rx_state(2),
      I3 => rx_state(3),
      I4 => reset_time_out_reg_0,
      O => \reset_time_out_i_5__1_n_0\
    );
reset_time_out_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => sync_cplllock_n_1,
      Q => reset_time_out_reg_n_0,
      S => soft_reset_rx_in
    );
\run_phase_alignment_int_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0004"
    )
        port map (
      I0 => rx_state(0),
      I1 => rx_state(3),
      I2 => rx_state(1),
      I3 => rx_state(2),
      I4 => run_phase_alignment_int_reg_n_0,
      O => \run_phase_alignment_int_i_1__1_n_0\
    );
run_phase_alignment_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \run_phase_alignment_int_i_1__1_n_0\,
      Q => run_phase_alignment_int_reg_n_0,
      R => soft_reset_rx_in
    );
run_phase_alignment_int_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt2_rxusrclk_in,
      CE => '1',
      D => run_phase_alignment_int_s2,
      Q => run_phase_alignment_int_s3,
      R => '0'
    );
rx_fsm_reset_done_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => sync_data_valid_n_5,
      Q => \^gt2_rx_fsm_reset_done_out\,
      R => soft_reset_rx_in
    );
rx_fsm_reset_done_int_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt2_rxusrclk_in,
      CE => '1',
      D => rx_fsm_reset_done_int_s2,
      Q => rx_fsm_reset_done_int_s3,
      R => '0'
    );
rxresetdone_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => rxresetdone_s2,
      Q => rxresetdone_s3,
      R => '0'
    );
sync_RXRESETDONE: entity work.gtwizard_0_gtwizard_0_sync_block_60
     port map (
      data_out => rxresetdone_s2,
      gt2_rxresetdone_out => gt2_rxresetdone_out,
      sysclk_in => sysclk_in
    );
sync_cplllock: entity work.gtwizard_0_gtwizard_0_sync_block_61
     port map (
      \FSM_sequential_rx_state_reg[0]\ => time_out_2ms_reg_n_0,
      \FSM_sequential_rx_state_reg[2]\ => sync_cplllock_n_0,
      \FSM_sequential_rx_state_reg[3]\ => sync_cplllock_n_1,
      \FSM_sequential_rx_state_reg[3]_0\ => sync_cplllock_n_2,
      Q(3 downto 0) => rx_state(3 downto 0),
      adapt_count_reset_reg => adapt_count_reset_reg_n_0,
      gt2_cplllock_out => gt2_cplllock_out,
      reset_time_out_reg => \reset_time_out_i_3__8_n_0\,
      reset_time_out_reg_0 => sync_data_valid_n_3,
      reset_time_out_reg_1 => \reset_time_out_i_5__1_n_0\,
      reset_time_out_reg_2 => reset_time_out_reg_n_0,
      sysclk_in => sysclk_in
    );
sync_data_valid: entity work.gtwizard_0_gtwizard_0_sync_block_62
     port map (
      D(2) => sync_data_valid_n_0,
      D(1) => sync_data_valid_n_1,
      D(0) => sync_data_valid_n_2,
      E(0) => sync_data_valid_n_4,
      \FSM_sequential_rx_state_reg[0]\ => sync_data_valid_n_3,
      \FSM_sequential_rx_state_reg[0]_0\ => \FSM_sequential_rx_state[0]_i_2__1_n_0\,
      \FSM_sequential_rx_state_reg[0]_1\ => \FSM_sequential_rx_state[1]_i_3__0_n_0\,
      \FSM_sequential_rx_state_reg[0]_2\ => \FSM_sequential_rx_state[3]_i_4__1_n_0\,
      \FSM_sequential_rx_state_reg[0]_3\ => \FSM_sequential_rx_state[3]_i_5__1_n_0\,
      \FSM_sequential_rx_state_reg[0]_4\ => sync_cplllock_n_0,
      \FSM_sequential_rx_state_reg[1]\ => time_out_100us_reg_n_0,
      \FSM_sequential_rx_state_reg[3]\ => sync_data_valid_n_5,
      \FSM_sequential_rx_state_reg[3]_0\ => \FSM_sequential_rx_state[3]_i_8__1_n_0\,
      \FSM_sequential_rx_state_reg[3]_1\ => \FSM_sequential_rx_state[3]_i_9__0_n_0\,
      Q(3 downto 0) => rx_state(3 downto 0),
      dont_reset_on_data_error_in => dont_reset_on_data_error_in,
      gt2_data_valid_in => gt2_data_valid_in,
      gt2_rx_fsm_reset_done_out => \^gt2_rx_fsm_reset_done_out\,
      rx_fsm_reset_done_int_reg => reset_time_out_reg_n_0,
      rx_fsm_reset_done_int_reg_0 => time_out_1us_reg_n_0,
      sel => sel,
      sysclk_in => sysclk_in,
      time_out_wait_bypass_s3 => time_out_wait_bypass_s3
    );
sync_mmcm_lock_reclocked: entity work.gtwizard_0_gtwizard_0_sync_block_63
     port map (
      Q(2 downto 0) => mmcm_lock_count_reg(7 downto 5),
      SR(0) => sync_mmcm_lock_reclocked_n_0,
      mmcm_lock_reclocked => mmcm_lock_reclocked,
      mmcm_lock_reclocked_reg => sync_mmcm_lock_reclocked_n_1,
      mmcm_lock_reclocked_reg_0 => \mmcm_lock_count[7]_i_4__8_n_0\,
      sysclk_in => sysclk_in
    );
sync_run_phase_alignment_int: entity work.gtwizard_0_gtwizard_0_sync_block_64
     port map (
      data_in => run_phase_alignment_int_reg_n_0,
      data_out => run_phase_alignment_int_s2,
      gt2_rxusrclk_in => gt2_rxusrclk_in
    );
sync_rx_fsm_reset_done_int: entity work.gtwizard_0_gtwizard_0_sync_block_65
     port map (
      data_out => rx_fsm_reset_done_int_s2,
      gt2_rx_fsm_reset_done_out => \^gt2_rx_fsm_reset_done_out\,
      gt2_rxusrclk_in => gt2_rxusrclk_in
    );
sync_time_out_wait_bypass: entity work.gtwizard_0_gtwizard_0_sync_block_66
     port map (
      data_in => time_out_wait_bypass_reg_n_0,
      data_out => time_out_wait_bypass_s2,
      sysclk_in => sysclk_in
    );
\time_out_100us_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0100"
    )
        port map (
      I0 => \time_out_100us_i_2__1_n_0\,
      I1 => \time_out_100us_i_3__1_n_0\,
      I2 => \time_out_100us_i_4__0_n_0\,
      I3 => time_out_100us_i_5_n_0,
      I4 => time_out_100us_reg_n_0,
      O => \time_out_100us_i_1__1_n_0\
    );
\time_out_100us_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => time_out_counter_reg(8),
      I1 => time_out_counter_reg(10),
      I2 => time_out_counter_reg(9),
      O => \time_out_100us_i_2__1_n_0\
    );
\time_out_100us_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => time_out_counter_reg(3),
      I1 => time_out_counter_reg(0),
      I2 => time_out_counter_reg(15),
      I3 => time_out_counter_reg(14),
      O => \time_out_100us_i_3__1_n_0\
    );
\time_out_100us_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => time_out_counter_reg(7),
      I1 => time_out_counter_reg(5),
      I2 => time_out_counter_reg(6),
      O => \time_out_100us_i_4__0_n_0\
    );
time_out_100us_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \time_out_2ms_i_4__5_n_0\,
      I1 => time_out_counter_reg(13),
      I2 => time_out_counter_reg(4),
      I3 => \time_tlock_max_i_3__8_n_0\,
      I4 => time_out_counter_reg(12),
      I5 => time_out_counter_reg(11),
      O => time_out_100us_i_5_n_0
    );
time_out_100us_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \time_out_100us_i_1__1_n_0\,
      Q => time_out_100us_reg_n_0,
      R => reset_time_out_reg_n_0
    );
\time_out_1us_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
        port map (
      I0 => \time_out_1us_i_2__1_n_0\,
      I1 => \time_tlock_max_i_3__8_n_0\,
      I2 => \time_out_1us_i_3__1_n_0\,
      I3 => \time_out_1us_i_4__1_n_0\,
      I4 => \time_out_counter[0]_i_4__8_n_0\,
      I5 => time_out_1us_reg_n_0,
      O => \time_out_1us_i_1__1_n_0\
    );
\time_out_1us_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => time_out_counter_reg(2),
      I1 => time_out_counter_reg(11),
      I2 => time_out_counter_reg(5),
      I3 => time_out_counter_reg(1),
      O => \time_out_1us_i_2__1_n_0\
    );
\time_out_1us_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => time_out_counter_reg(9),
      I1 => time_out_counter_reg(6),
      O => \time_out_1us_i_3__1_n_0\
    );
\time_out_1us_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => time_out_counter_reg(7),
      I1 => time_out_counter_reg(4),
      I2 => time_out_counter_reg(8),
      I3 => time_out_counter_reg(10),
      O => \time_out_1us_i_4__1_n_0\
    );
time_out_1us_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \time_out_1us_i_1__1_n_0\,
      Q => time_out_1us_reg_n_0,
      R => reset_time_out_reg_n_0
    );
\time_out_2ms_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
        port map (
      I0 => \time_out_2ms_i_2__8_n_0\,
      I1 => \time_out_2ms_i_3__8_n_0\,
      I2 => \time_out_2ms_i_4__5_n_0\,
      I3 => \time_out_2ms_i_5__4_n_0\,
      I4 => \time_out_counter[0]_i_4__8_n_0\,
      I5 => time_out_2ms_reg_n_0,
      O => \time_out_2ms_i_1__8_n_0\
    );
\time_out_2ms_i_2__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => time_out_counter_reg(16),
      I1 => time_out_counter_reg(5),
      I2 => time_out_counter_reg(11),
      I3 => time_out_counter_reg(17),
      O => \time_out_2ms_i_2__8_n_0\
    );
\time_out_2ms_i_3__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => time_out_counter_reg(8),
      I1 => time_out_counter_reg(10),
      I2 => time_out_counter_reg(6),
      I3 => time_out_counter_reg(9),
      O => \time_out_2ms_i_3__8_n_0\
    );
\time_out_2ms_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => time_out_counter_reg(2),
      I1 => time_out_counter_reg(1),
      O => \time_out_2ms_i_4__5_n_0\
    );
\time_out_2ms_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => time_out_counter_reg(4),
      I1 => time_out_counter_reg(7),
      O => \time_out_2ms_i_5__4_n_0\
    );
time_out_2ms_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \time_out_2ms_i_1__8_n_0\,
      Q => time_out_2ms_reg_n_0,
      R => reset_time_out_reg_n_0
    );
\time_out_adapt_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAABA"
    )
        port map (
      I0 => time_out_adapt_reg_n_0,
      I1 => \adapt_count[0]_i_6__1_n_0\,
      I2 => \adapt_count[0]_i_5__1_n_0\,
      I3 => \adapt_count[0]_i_4__1_n_0\,
      I4 => \adapt_count[0]_i_3__1_n_0\,
      I5 => adapt_count_reset_reg_n_0,
      O => \time_out_adapt_i_1__1_n_0\
    );
time_out_adapt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \time_out_adapt_i_1__1_n_0\,
      Q => time_out_adapt_reg_n_0,
      R => '0'
    );
\time_out_counter[0]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7FFFFFFFFFF"
    )
        port map (
      I0 => time_out_counter_reg(17),
      I1 => time_out_counter_reg(11),
      I2 => time_out_counter_reg(5),
      I3 => time_out_counter_reg(16),
      I4 => \time_out_counter[0]_i_3__8_n_0\,
      I5 => \time_out_counter[0]_i_4__8_n_0\,
      O => time_out_counter
    );
\time_out_counter[0]_i_3__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFFFFFF"
    )
        port map (
      I0 => time_out_counter_reg(4),
      I1 => time_out_counter_reg(7),
      I2 => \time_out_2ms_i_4__5_n_0\,
      I3 => \time_out_1us_i_3__1_n_0\,
      I4 => time_out_counter_reg(10),
      I5 => time_out_counter_reg(8),
      O => \time_out_counter[0]_i_3__8_n_0\
    );
\time_out_counter[0]_i_4__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => time_out_counter_reg(13),
      I1 => time_out_counter_reg(12),
      I2 => time_out_counter_reg(14),
      I3 => time_out_counter_reg(15),
      I4 => time_out_counter_reg(0),
      I5 => time_out_counter_reg(3),
      O => \time_out_counter[0]_i_4__8_n_0\
    );
\time_out_counter[0]_i_5__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_out_counter_reg(0),
      O => \time_out_counter[0]_i_5__4_n_0\
    );
\time_out_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__8_n_7\,
      Q => time_out_counter_reg(0),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[0]_i_2__8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \time_out_counter_reg[0]_i_2__8_n_0\,
      CO(2) => \time_out_counter_reg[0]_i_2__8_n_1\,
      CO(1) => \time_out_counter_reg[0]_i_2__8_n_2\,
      CO(0) => \time_out_counter_reg[0]_i_2__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \time_out_counter_reg[0]_i_2__8_n_4\,
      O(2) => \time_out_counter_reg[0]_i_2__8_n_5\,
      O(1) => \time_out_counter_reg[0]_i_2__8_n_6\,
      O(0) => \time_out_counter_reg[0]_i_2__8_n_7\,
      S(3 downto 1) => time_out_counter_reg(3 downto 1),
      S(0) => \time_out_counter[0]_i_5__4_n_0\
    );
\time_out_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__8_n_5\,
      Q => time_out_counter_reg(10),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__8_n_4\,
      Q => time_out_counter_reg(11),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__8_n_7\,
      Q => time_out_counter_reg(12),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[12]_i_1__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[8]_i_1__8_n_0\,
      CO(3) => \time_out_counter_reg[12]_i_1__8_n_0\,
      CO(2) => \time_out_counter_reg[12]_i_1__8_n_1\,
      CO(1) => \time_out_counter_reg[12]_i_1__8_n_2\,
      CO(0) => \time_out_counter_reg[12]_i_1__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[12]_i_1__8_n_4\,
      O(2) => \time_out_counter_reg[12]_i_1__8_n_5\,
      O(1) => \time_out_counter_reg[12]_i_1__8_n_6\,
      O(0) => \time_out_counter_reg[12]_i_1__8_n_7\,
      S(3 downto 0) => time_out_counter_reg(15 downto 12)
    );
\time_out_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__8_n_6\,
      Q => time_out_counter_reg(13),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__8_n_5\,
      Q => time_out_counter_reg(14),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__8_n_4\,
      Q => time_out_counter_reg(15),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1__8_n_7\,
      Q => time_out_counter_reg(16),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[16]_i_1__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[12]_i_1__8_n_0\,
      CO(3 downto 1) => \NLW_time_out_counter_reg[16]_i_1__8_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \time_out_counter_reg[16]_i_1__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_time_out_counter_reg[16]_i_1__8_O_UNCONNECTED\(3 downto 2),
      O(1) => \time_out_counter_reg[16]_i_1__8_n_6\,
      O(0) => \time_out_counter_reg[16]_i_1__8_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => time_out_counter_reg(17 downto 16)
    );
\time_out_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1__8_n_6\,
      Q => time_out_counter_reg(17),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__8_n_6\,
      Q => time_out_counter_reg(1),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__8_n_5\,
      Q => time_out_counter_reg(2),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__8_n_4\,
      Q => time_out_counter_reg(3),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__8_n_7\,
      Q => time_out_counter_reg(4),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[4]_i_1__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[0]_i_2__8_n_0\,
      CO(3) => \time_out_counter_reg[4]_i_1__8_n_0\,
      CO(2) => \time_out_counter_reg[4]_i_1__8_n_1\,
      CO(1) => \time_out_counter_reg[4]_i_1__8_n_2\,
      CO(0) => \time_out_counter_reg[4]_i_1__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[4]_i_1__8_n_4\,
      O(2) => \time_out_counter_reg[4]_i_1__8_n_5\,
      O(1) => \time_out_counter_reg[4]_i_1__8_n_6\,
      O(0) => \time_out_counter_reg[4]_i_1__8_n_7\,
      S(3 downto 0) => time_out_counter_reg(7 downto 4)
    );
\time_out_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__8_n_6\,
      Q => time_out_counter_reg(5),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__8_n_5\,
      Q => time_out_counter_reg(6),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__8_n_4\,
      Q => time_out_counter_reg(7),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__8_n_7\,
      Q => time_out_counter_reg(8),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[8]_i_1__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[4]_i_1__8_n_0\,
      CO(3) => \time_out_counter_reg[8]_i_1__8_n_0\,
      CO(2) => \time_out_counter_reg[8]_i_1__8_n_1\,
      CO(1) => \time_out_counter_reg[8]_i_1__8_n_2\,
      CO(0) => \time_out_counter_reg[8]_i_1__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[8]_i_1__8_n_4\,
      O(2) => \time_out_counter_reg[8]_i_1__8_n_5\,
      O(1) => \time_out_counter_reg[8]_i_1__8_n_6\,
      O(0) => \time_out_counter_reg[8]_i_1__8_n_7\,
      S(3 downto 0) => time_out_counter_reg(11 downto 8)
    );
\time_out_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__8_n_6\,
      Q => time_out_counter_reg(9),
      R => reset_time_out_reg_n_0
    );
\time_out_wait_bypass_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB00"
    )
        port map (
      I0 => time_out_wait_bypass_reg_n_0,
      I1 => rx_fsm_reset_done_int_s3,
      I2 => \wait_bypass_count[0]_i_4__1_n_0\,
      I3 => run_phase_alignment_int_s3,
      O => \time_out_wait_bypass_i_1__1_n_0\
    );
time_out_wait_bypass_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt2_rxusrclk_in,
      CE => '1',
      D => \time_out_wait_bypass_i_1__1_n_0\,
      Q => time_out_wait_bypass_reg_n_0,
      R => '0'
    );
time_out_wait_bypass_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => time_out_wait_bypass_s2,
      Q => time_out_wait_bypass_s3,
      R => '0'
    );
\time_tlock_max_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFD0000"
    )
        port map (
      I0 => \time_tlock_max_i_2__8_n_0\,
      I1 => \time_tlock_max_i_3__8_n_0\,
      I2 => time_out_counter_reg(14),
      I3 => time_out_counter_reg(15),
      I4 => check_tlock_max_reg_n_0,
      I5 => time_tlock_max,
      O => \time_tlock_max_i_1__8_n_0\
    );
\time_tlock_max_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555555555FF75"
    )
        port map (
      I0 => time_out_counter_reg(13),
      I1 => \time_out_100us_i_4__0_n_0\,
      I2 => \time_tlock_max_i_4__6_n_0\,
      I3 => \time_out_100us_i_2__1_n_0\,
      I4 => time_out_counter_reg(12),
      I5 => time_out_counter_reg(11),
      O => \time_tlock_max_i_2__8_n_0\
    );
\time_tlock_max_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => time_out_counter_reg(17),
      I1 => time_out_counter_reg(16),
      O => \time_tlock_max_i_3__8_n_0\
    );
\time_tlock_max_i_4__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555557"
    )
        port map (
      I0 => time_out_counter_reg(4),
      I1 => time_out_counter_reg(0),
      I2 => time_out_counter_reg(3),
      I3 => time_out_counter_reg(2),
      I4 => time_out_counter_reg(1),
      O => \time_tlock_max_i_4__6_n_0\
    );
time_tlock_max_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \time_tlock_max_i_1__8_n_0\,
      Q => time_tlock_max,
      R => reset_time_out_reg_n_0
    );
\wait_bypass_count[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => run_phase_alignment_int_s3,
      O => clear
    );
\wait_bypass_count[0]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wait_bypass_count[0]_i_4__1_n_0\,
      I1 => rx_fsm_reset_done_int_s3,
      O => \wait_bypass_count[0]_i_2__1_n_0\
    );
\wait_bypass_count[0]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
        port map (
      I0 => \wait_bypass_count[0]_i_6__1_n_0\,
      I1 => wait_bypass_count_reg(1),
      I2 => wait_bypass_count_reg(8),
      I3 => wait_bypass_count_reg(0),
      I4 => \wait_bypass_count[0]_i_7__1_n_0\,
      O => \wait_bypass_count[0]_i_4__1_n_0\
    );
\wait_bypass_count[0]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_bypass_count_reg(0),
      O => \wait_bypass_count[0]_i_5__1_n_0\
    );
\wait_bypass_count[0]_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => wait_bypass_count_reg(3),
      I1 => wait_bypass_count_reg(5),
      I2 => wait_bypass_count_reg(9),
      I3 => wait_bypass_count_reg(7),
      O => \wait_bypass_count[0]_i_6__1_n_0\
    );
\wait_bypass_count[0]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => wait_bypass_count_reg(2),
      I1 => wait_bypass_count_reg(12),
      I2 => wait_bypass_count_reg(4),
      I3 => wait_bypass_count_reg(10),
      I4 => wait_bypass_count_reg(6),
      I5 => wait_bypass_count_reg(11),
      O => \wait_bypass_count[0]_i_7__1_n_0\
    );
\wait_bypass_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt2_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__1_n_0\,
      D => \wait_bypass_count_reg[0]_i_3__1_n_7\,
      Q => wait_bypass_count_reg(0),
      R => clear
    );
\wait_bypass_count_reg[0]_i_3__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \wait_bypass_count_reg[0]_i_3__1_n_0\,
      CO(2) => \wait_bypass_count_reg[0]_i_3__1_n_1\,
      CO(1) => \wait_bypass_count_reg[0]_i_3__1_n_2\,
      CO(0) => \wait_bypass_count_reg[0]_i_3__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \wait_bypass_count_reg[0]_i_3__1_n_4\,
      O(2) => \wait_bypass_count_reg[0]_i_3__1_n_5\,
      O(1) => \wait_bypass_count_reg[0]_i_3__1_n_6\,
      O(0) => \wait_bypass_count_reg[0]_i_3__1_n_7\,
      S(3 downto 1) => wait_bypass_count_reg(3 downto 1),
      S(0) => \wait_bypass_count[0]_i_5__1_n_0\
    );
\wait_bypass_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt2_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__1_n_0\,
      D => \wait_bypass_count_reg[8]_i_1__1_n_5\,
      Q => wait_bypass_count_reg(10),
      R => clear
    );
\wait_bypass_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt2_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__1_n_0\,
      D => \wait_bypass_count_reg[8]_i_1__1_n_4\,
      Q => wait_bypass_count_reg(11),
      R => clear
    );
\wait_bypass_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt2_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__1_n_0\,
      D => \wait_bypass_count_reg[12]_i_1__1_n_7\,
      Q => wait_bypass_count_reg(12),
      R => clear
    );
\wait_bypass_count_reg[12]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[8]_i_1__1_n_0\,
      CO(3 downto 0) => \NLW_wait_bypass_count_reg[12]_i_1__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_wait_bypass_count_reg[12]_i_1__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \wait_bypass_count_reg[12]_i_1__1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => wait_bypass_count_reg(12)
    );
\wait_bypass_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt2_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__1_n_0\,
      D => \wait_bypass_count_reg[0]_i_3__1_n_6\,
      Q => wait_bypass_count_reg(1),
      R => clear
    );
\wait_bypass_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt2_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__1_n_0\,
      D => \wait_bypass_count_reg[0]_i_3__1_n_5\,
      Q => wait_bypass_count_reg(2),
      R => clear
    );
\wait_bypass_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt2_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__1_n_0\,
      D => \wait_bypass_count_reg[0]_i_3__1_n_4\,
      Q => wait_bypass_count_reg(3),
      R => clear
    );
\wait_bypass_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt2_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__1_n_0\,
      D => \wait_bypass_count_reg[4]_i_1__1_n_7\,
      Q => wait_bypass_count_reg(4),
      R => clear
    );
\wait_bypass_count_reg[4]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[0]_i_3__1_n_0\,
      CO(3) => \wait_bypass_count_reg[4]_i_1__1_n_0\,
      CO(2) => \wait_bypass_count_reg[4]_i_1__1_n_1\,
      CO(1) => \wait_bypass_count_reg[4]_i_1__1_n_2\,
      CO(0) => \wait_bypass_count_reg[4]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wait_bypass_count_reg[4]_i_1__1_n_4\,
      O(2) => \wait_bypass_count_reg[4]_i_1__1_n_5\,
      O(1) => \wait_bypass_count_reg[4]_i_1__1_n_6\,
      O(0) => \wait_bypass_count_reg[4]_i_1__1_n_7\,
      S(3 downto 0) => wait_bypass_count_reg(7 downto 4)
    );
\wait_bypass_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt2_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__1_n_0\,
      D => \wait_bypass_count_reg[4]_i_1__1_n_6\,
      Q => wait_bypass_count_reg(5),
      R => clear
    );
\wait_bypass_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt2_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__1_n_0\,
      D => \wait_bypass_count_reg[4]_i_1__1_n_5\,
      Q => wait_bypass_count_reg(6),
      R => clear
    );
\wait_bypass_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt2_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__1_n_0\,
      D => \wait_bypass_count_reg[4]_i_1__1_n_4\,
      Q => wait_bypass_count_reg(7),
      R => clear
    );
\wait_bypass_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt2_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__1_n_0\,
      D => \wait_bypass_count_reg[8]_i_1__1_n_7\,
      Q => wait_bypass_count_reg(8),
      R => clear
    );
\wait_bypass_count_reg[8]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[4]_i_1__1_n_0\,
      CO(3) => \wait_bypass_count_reg[8]_i_1__1_n_0\,
      CO(2) => \wait_bypass_count_reg[8]_i_1__1_n_1\,
      CO(1) => \wait_bypass_count_reg[8]_i_1__1_n_2\,
      CO(0) => \wait_bypass_count_reg[8]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wait_bypass_count_reg[8]_i_1__1_n_4\,
      O(2) => \wait_bypass_count_reg[8]_i_1__1_n_5\,
      O(1) => \wait_bypass_count_reg[8]_i_1__1_n_6\,
      O(0) => \wait_bypass_count_reg[8]_i_1__1_n_7\,
      S(3 downto 0) => wait_bypass_count_reg(11 downto 8)
    );
\wait_bypass_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt2_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__1_n_0\,
      D => \wait_bypass_count_reg[8]_i_1__1_n_6\,
      Q => wait_bypass_count_reg(9),
      R => clear
    );
\wait_time_cnt[0]_i_10__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(1),
      O => \wait_time_cnt[0]_i_10__8_n_0\
    );
\wait_time_cnt[0]_i_11__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(0),
      O => \wait_time_cnt[0]_i_11__8_n_0\
    );
\wait_time_cnt[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => rx_state(1),
      I1 => rx_state(0),
      I2 => rx_state(3),
      O => \wait_time_cnt[0]_i_1__0_n_0\
    );
\wait_time_cnt[0]_i_2__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \wait_time_cnt[0]_i_4__8_n_0\,
      I1 => \wait_time_cnt[0]_i_5__8_n_0\,
      I2 => \wait_time_cnt[0]_i_6__8_n_0\,
      I3 => \wait_time_cnt[0]_i_7__8_n_0\,
      O => sel
    );
\wait_time_cnt[0]_i_4__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(0),
      I1 => wait_time_cnt_reg(3),
      I2 => wait_time_cnt_reg(15),
      I3 => wait_time_cnt_reg(13),
      O => \wait_time_cnt[0]_i_4__8_n_0\
    );
\wait_time_cnt[0]_i_5__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(9),
      I1 => wait_time_cnt_reg(10),
      I2 => wait_time_cnt_reg(14),
      I3 => wait_time_cnt_reg(12),
      O => \wait_time_cnt[0]_i_5__8_n_0\
    );
\wait_time_cnt[0]_i_6__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(1),
      I1 => wait_time_cnt_reg(2),
      I2 => wait_time_cnt_reg(8),
      I3 => wait_time_cnt_reg(11),
      O => \wait_time_cnt[0]_i_6__8_n_0\
    );
\wait_time_cnt[0]_i_7__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(6),
      I1 => wait_time_cnt_reg(5),
      I2 => wait_time_cnt_reg(7),
      I3 => wait_time_cnt_reg(4),
      O => \wait_time_cnt[0]_i_7__8_n_0\
    );
\wait_time_cnt[0]_i_8__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(3),
      O => \wait_time_cnt[0]_i_8__8_n_0\
    );
\wait_time_cnt[0]_i_9__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(2),
      O => \wait_time_cnt[0]_i_9__8_n_0\
    );
\wait_time_cnt[12]_i_2__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(15),
      O => \wait_time_cnt[12]_i_2__8_n_0\
    );
\wait_time_cnt[12]_i_3__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(14),
      O => \wait_time_cnt[12]_i_3__8_n_0\
    );
\wait_time_cnt[12]_i_4__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(13),
      O => \wait_time_cnt[12]_i_4__8_n_0\
    );
\wait_time_cnt[12]_i_5__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(12),
      O => \wait_time_cnt[12]_i_5__8_n_0\
    );
\wait_time_cnt[4]_i_2__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(7),
      O => \wait_time_cnt[4]_i_2__8_n_0\
    );
\wait_time_cnt[4]_i_3__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(6),
      O => \wait_time_cnt[4]_i_3__8_n_0\
    );
\wait_time_cnt[4]_i_4__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(5),
      O => \wait_time_cnt[4]_i_4__8_n_0\
    );
\wait_time_cnt[4]_i_5__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(4),
      O => \wait_time_cnt[4]_i_5__8_n_0\
    );
\wait_time_cnt[8]_i_2__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(11),
      O => \wait_time_cnt[8]_i_2__8_n_0\
    );
\wait_time_cnt[8]_i_3__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(10),
      O => \wait_time_cnt[8]_i_3__8_n_0\
    );
\wait_time_cnt[8]_i_4__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(9),
      O => \wait_time_cnt[8]_i_4__8_n_0\
    );
\wait_time_cnt[8]_i_5__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(8),
      O => \wait_time_cnt[8]_i_5__8_n_0\
    );
\wait_time_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3__8_n_7\,
      Q => wait_time_cnt_reg(0),
      R => \wait_time_cnt[0]_i_1__0_n_0\
    );
\wait_time_cnt_reg[0]_i_3__8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \wait_time_cnt_reg[0]_i_3__8_n_0\,
      CO(2) => \wait_time_cnt_reg[0]_i_3__8_n_1\,
      CO(1) => \wait_time_cnt_reg[0]_i_3__8_n_2\,
      CO(0) => \wait_time_cnt_reg[0]_i_3__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[0]_i_3__8_n_4\,
      O(2) => \wait_time_cnt_reg[0]_i_3__8_n_5\,
      O(1) => \wait_time_cnt_reg[0]_i_3__8_n_6\,
      O(0) => \wait_time_cnt_reg[0]_i_3__8_n_7\,
      S(3) => \wait_time_cnt[0]_i_8__8_n_0\,
      S(2) => \wait_time_cnt[0]_i_9__8_n_0\,
      S(1) => \wait_time_cnt[0]_i_10__8_n_0\,
      S(0) => \wait_time_cnt[0]_i_11__8_n_0\
    );
\wait_time_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1__8_n_5\,
      Q => wait_time_cnt_reg(10),
      R => \wait_time_cnt[0]_i_1__0_n_0\
    );
\wait_time_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1__8_n_4\,
      Q => wait_time_cnt_reg(11),
      R => \wait_time_cnt[0]_i_1__0_n_0\
    );
\wait_time_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1__8_n_7\,
      Q => wait_time_cnt_reg(12),
      R => \wait_time_cnt[0]_i_1__0_n_0\
    );
\wait_time_cnt_reg[12]_i_1__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[8]_i_1__8_n_0\,
      CO(3) => \NLW_wait_time_cnt_reg[12]_i_1__8_CO_UNCONNECTED\(3),
      CO(2) => \wait_time_cnt_reg[12]_i_1__8_n_1\,
      CO(1) => \wait_time_cnt_reg[12]_i_1__8_n_2\,
      CO(0) => \wait_time_cnt_reg[12]_i_1__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0111",
      O(3) => \wait_time_cnt_reg[12]_i_1__8_n_4\,
      O(2) => \wait_time_cnt_reg[12]_i_1__8_n_5\,
      O(1) => \wait_time_cnt_reg[12]_i_1__8_n_6\,
      O(0) => \wait_time_cnt_reg[12]_i_1__8_n_7\,
      S(3) => \wait_time_cnt[12]_i_2__8_n_0\,
      S(2) => \wait_time_cnt[12]_i_3__8_n_0\,
      S(1) => \wait_time_cnt[12]_i_4__8_n_0\,
      S(0) => \wait_time_cnt[12]_i_5__8_n_0\
    );
\wait_time_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1__8_n_6\,
      Q => wait_time_cnt_reg(13),
      R => \wait_time_cnt[0]_i_1__0_n_0\
    );
\wait_time_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1__8_n_5\,
      Q => wait_time_cnt_reg(14),
      R => \wait_time_cnt[0]_i_1__0_n_0\
    );
\wait_time_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1__8_n_4\,
      Q => wait_time_cnt_reg(15),
      R => \wait_time_cnt[0]_i_1__0_n_0\
    );
\wait_time_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3__8_n_6\,
      Q => wait_time_cnt_reg(1),
      R => \wait_time_cnt[0]_i_1__0_n_0\
    );
\wait_time_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3__8_n_5\,
      Q => wait_time_cnt_reg(2),
      R => \wait_time_cnt[0]_i_1__0_n_0\
    );
\wait_time_cnt_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3__8_n_4\,
      Q => wait_time_cnt_reg(3),
      S => \wait_time_cnt[0]_i_1__0_n_0\
    );
\wait_time_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1__8_n_7\,
      Q => wait_time_cnt_reg(4),
      R => \wait_time_cnt[0]_i_1__0_n_0\
    );
\wait_time_cnt_reg[4]_i_1__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[0]_i_3__8_n_0\,
      CO(3) => \wait_time_cnt_reg[4]_i_1__8_n_0\,
      CO(2) => \wait_time_cnt_reg[4]_i_1__8_n_1\,
      CO(1) => \wait_time_cnt_reg[4]_i_1__8_n_2\,
      CO(0) => \wait_time_cnt_reg[4]_i_1__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[4]_i_1__8_n_4\,
      O(2) => \wait_time_cnt_reg[4]_i_1__8_n_5\,
      O(1) => \wait_time_cnt_reg[4]_i_1__8_n_6\,
      O(0) => \wait_time_cnt_reg[4]_i_1__8_n_7\,
      S(3) => \wait_time_cnt[4]_i_2__8_n_0\,
      S(2) => \wait_time_cnt[4]_i_3__8_n_0\,
      S(1) => \wait_time_cnt[4]_i_4__8_n_0\,
      S(0) => \wait_time_cnt[4]_i_5__8_n_0\
    );
\wait_time_cnt_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1__8_n_6\,
      Q => wait_time_cnt_reg(5),
      S => \wait_time_cnt[0]_i_1__0_n_0\
    );
\wait_time_cnt_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1__8_n_5\,
      Q => wait_time_cnt_reg(6),
      S => \wait_time_cnt[0]_i_1__0_n_0\
    );
\wait_time_cnt_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1__8_n_4\,
      Q => wait_time_cnt_reg(7),
      S => \wait_time_cnt[0]_i_1__0_n_0\
    );
\wait_time_cnt_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1__8_n_7\,
      Q => wait_time_cnt_reg(8),
      S => \wait_time_cnt[0]_i_1__0_n_0\
    );
\wait_time_cnt_reg[8]_i_1__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[4]_i_1__8_n_0\,
      CO(3) => \wait_time_cnt_reg[8]_i_1__8_n_0\,
      CO(2) => \wait_time_cnt_reg[8]_i_1__8_n_1\,
      CO(1) => \wait_time_cnt_reg[8]_i_1__8_n_2\,
      CO(0) => \wait_time_cnt_reg[8]_i_1__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[8]_i_1__8_n_4\,
      O(2) => \wait_time_cnt_reg[8]_i_1__8_n_5\,
      O(1) => \wait_time_cnt_reg[8]_i_1__8_n_6\,
      O(0) => \wait_time_cnt_reg[8]_i_1__8_n_7\,
      S(3) => \wait_time_cnt[8]_i_2__8_n_0\,
      S(2) => \wait_time_cnt[8]_i_3__8_n_0\,
      S(1) => \wait_time_cnt[8]_i_4__8_n_0\,
      S(0) => \wait_time_cnt[8]_i_5__8_n_0\
    );
\wait_time_cnt_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1__8_n_6\,
      Q => wait_time_cnt_reg(9),
      S => \wait_time_cnt[0]_i_1__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtwizard_0_gtwizard_0_RX_STARTUP_FSM_4 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt3_rx_fsm_reset_done_out : out STD_LOGIC;
    gt3_rxuserrdy_i : out STD_LOGIC;
    gt3_rxdfelfhold_i : out STD_LOGIC;
    sysclk_in : in STD_LOGIC;
    gt3_rxusrclk_in : in STD_LOGIC;
    soft_reset_rx_in : in STD_LOGIC;
    dont_reset_on_data_error_in : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[0]_0\ : in STD_LOGIC;
    gt3_rxresetdone_out : in STD_LOGIC;
    gt3_data_valid_in : in STD_LOGIC;
    gt3_cplllock_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtwizard_0_gtwizard_0_RX_STARTUP_FSM_4 : entity is "gtwizard_0_RX_STARTUP_FSM";
end gtwizard_0_gtwizard_0_RX_STARTUP_FSM_4;

architecture STRUCTURE of gtwizard_0_gtwizard_0_RX_STARTUP_FSM_4 is
  signal \FSM_sequential_rx_state[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[1]_i_3__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_10__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_4__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_6__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_8__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_9__1_n_0\ : STD_LOGIC;
  signal \RXDFEAGCHOLD_i_1__2_n_0\ : STD_LOGIC;
  signal \RXUSERRDY_i_1__2_n_0\ : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal adapt_count : STD_LOGIC;
  signal \adapt_count[0]_i_10__2_n_0\ : STD_LOGIC;
  signal \adapt_count[0]_i_11__2_n_0\ : STD_LOGIC;
  signal \adapt_count[0]_i_3__2_n_0\ : STD_LOGIC;
  signal \adapt_count[0]_i_4__2_n_0\ : STD_LOGIC;
  signal \adapt_count[0]_i_5__2_n_0\ : STD_LOGIC;
  signal \adapt_count[0]_i_6__2_n_0\ : STD_LOGIC;
  signal \adapt_count[0]_i_7__2_n_0\ : STD_LOGIC;
  signal \adapt_count[0]_i_8__2_n_0\ : STD_LOGIC;
  signal \adapt_count[0]_i_9__2_n_0\ : STD_LOGIC;
  signal adapt_count_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \adapt_count_reg[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \adapt_count_reg[0]_i_2__2_n_1\ : STD_LOGIC;
  signal \adapt_count_reg[0]_i_2__2_n_2\ : STD_LOGIC;
  signal \adapt_count_reg[0]_i_2__2_n_3\ : STD_LOGIC;
  signal \adapt_count_reg[0]_i_2__2_n_4\ : STD_LOGIC;
  signal \adapt_count_reg[0]_i_2__2_n_5\ : STD_LOGIC;
  signal \adapt_count_reg[0]_i_2__2_n_6\ : STD_LOGIC;
  signal \adapt_count_reg[0]_i_2__2_n_7\ : STD_LOGIC;
  signal \adapt_count_reg[12]_i_1__2_n_0\ : STD_LOGIC;
  signal \adapt_count_reg[12]_i_1__2_n_1\ : STD_LOGIC;
  signal \adapt_count_reg[12]_i_1__2_n_2\ : STD_LOGIC;
  signal \adapt_count_reg[12]_i_1__2_n_3\ : STD_LOGIC;
  signal \adapt_count_reg[12]_i_1__2_n_4\ : STD_LOGIC;
  signal \adapt_count_reg[12]_i_1__2_n_5\ : STD_LOGIC;
  signal \adapt_count_reg[12]_i_1__2_n_6\ : STD_LOGIC;
  signal \adapt_count_reg[12]_i_1__2_n_7\ : STD_LOGIC;
  signal \adapt_count_reg[16]_i_1__2_n_0\ : STD_LOGIC;
  signal \adapt_count_reg[16]_i_1__2_n_1\ : STD_LOGIC;
  signal \adapt_count_reg[16]_i_1__2_n_2\ : STD_LOGIC;
  signal \adapt_count_reg[16]_i_1__2_n_3\ : STD_LOGIC;
  signal \adapt_count_reg[16]_i_1__2_n_4\ : STD_LOGIC;
  signal \adapt_count_reg[16]_i_1__2_n_5\ : STD_LOGIC;
  signal \adapt_count_reg[16]_i_1__2_n_6\ : STD_LOGIC;
  signal \adapt_count_reg[16]_i_1__2_n_7\ : STD_LOGIC;
  signal \adapt_count_reg[20]_i_1__2_n_0\ : STD_LOGIC;
  signal \adapt_count_reg[20]_i_1__2_n_1\ : STD_LOGIC;
  signal \adapt_count_reg[20]_i_1__2_n_2\ : STD_LOGIC;
  signal \adapt_count_reg[20]_i_1__2_n_3\ : STD_LOGIC;
  signal \adapt_count_reg[20]_i_1__2_n_4\ : STD_LOGIC;
  signal \adapt_count_reg[20]_i_1__2_n_5\ : STD_LOGIC;
  signal \adapt_count_reg[20]_i_1__2_n_6\ : STD_LOGIC;
  signal \adapt_count_reg[20]_i_1__2_n_7\ : STD_LOGIC;
  signal \adapt_count_reg[24]_i_1__2_n_0\ : STD_LOGIC;
  signal \adapt_count_reg[24]_i_1__2_n_1\ : STD_LOGIC;
  signal \adapt_count_reg[24]_i_1__2_n_2\ : STD_LOGIC;
  signal \adapt_count_reg[24]_i_1__2_n_3\ : STD_LOGIC;
  signal \adapt_count_reg[24]_i_1__2_n_4\ : STD_LOGIC;
  signal \adapt_count_reg[24]_i_1__2_n_5\ : STD_LOGIC;
  signal \adapt_count_reg[24]_i_1__2_n_6\ : STD_LOGIC;
  signal \adapt_count_reg[24]_i_1__2_n_7\ : STD_LOGIC;
  signal \adapt_count_reg[28]_i_1__2_n_1\ : STD_LOGIC;
  signal \adapt_count_reg[28]_i_1__2_n_2\ : STD_LOGIC;
  signal \adapt_count_reg[28]_i_1__2_n_3\ : STD_LOGIC;
  signal \adapt_count_reg[28]_i_1__2_n_4\ : STD_LOGIC;
  signal \adapt_count_reg[28]_i_1__2_n_5\ : STD_LOGIC;
  signal \adapt_count_reg[28]_i_1__2_n_6\ : STD_LOGIC;
  signal \adapt_count_reg[28]_i_1__2_n_7\ : STD_LOGIC;
  signal \adapt_count_reg[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \adapt_count_reg[4]_i_1__2_n_1\ : STD_LOGIC;
  signal \adapt_count_reg[4]_i_1__2_n_2\ : STD_LOGIC;
  signal \adapt_count_reg[4]_i_1__2_n_3\ : STD_LOGIC;
  signal \adapt_count_reg[4]_i_1__2_n_4\ : STD_LOGIC;
  signal \adapt_count_reg[4]_i_1__2_n_5\ : STD_LOGIC;
  signal \adapt_count_reg[4]_i_1__2_n_6\ : STD_LOGIC;
  signal \adapt_count_reg[4]_i_1__2_n_7\ : STD_LOGIC;
  signal \adapt_count_reg[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \adapt_count_reg[8]_i_1__2_n_1\ : STD_LOGIC;
  signal \adapt_count_reg[8]_i_1__2_n_2\ : STD_LOGIC;
  signal \adapt_count_reg[8]_i_1__2_n_3\ : STD_LOGIC;
  signal \adapt_count_reg[8]_i_1__2_n_4\ : STD_LOGIC;
  signal \adapt_count_reg[8]_i_1__2_n_5\ : STD_LOGIC;
  signal \adapt_count_reg[8]_i_1__2_n_6\ : STD_LOGIC;
  signal \adapt_count_reg[8]_i_1__2_n_7\ : STD_LOGIC;
  signal adapt_count_reset_reg_n_0 : STD_LOGIC;
  signal \check_tlock_max_i_1__2_n_0\ : STD_LOGIC;
  signal check_tlock_max_reg_n_0 : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal cplllock_sync : STD_LOGIC;
  signal \^gt3_rx_fsm_reset_done_out\ : STD_LOGIC;
  signal \^gt3_rxdfelfhold_i\ : STD_LOGIC;
  signal \^gt3_rxuserrdy_i\ : STD_LOGIC;
  signal \gtrxreset_i_i_1__2_n_0\ : STD_LOGIC;
  signal init_wait_count : STD_LOGIC;
  signal \init_wait_count[0]_i_1__9_n_0\ : STD_LOGIC;
  signal \init_wait_count[7]_i_3__9_n_0\ : STD_LOGIC;
  signal \init_wait_count[7]_i_4__9_n_0\ : STD_LOGIC;
  signal init_wait_count_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \init_wait_done_i_1__9_n_0\ : STD_LOGIC;
  signal init_wait_done_reg_n_0 : STD_LOGIC;
  signal \mmcm_lock_count[7]_i_2__9_n_0\ : STD_LOGIC;
  signal \mmcm_lock_count[7]_i_4__9_n_0\ : STD_LOGIC;
  signal mmcm_lock_count_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mmcm_lock_reclocked : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \reset_time_out_i_2__0_n_0\ : STD_LOGIC;
  signal \reset_time_out_i_4__3_n_0\ : STD_LOGIC;
  signal \reset_time_out_i_5__2_n_0\ : STD_LOGIC;
  signal reset_time_out_reg_n_0 : STD_LOGIC;
  signal \run_phase_alignment_int_i_1__2_n_0\ : STD_LOGIC;
  signal run_phase_alignment_int_reg_n_0 : STD_LOGIC;
  signal run_phase_alignment_int_s2 : STD_LOGIC;
  signal run_phase_alignment_int_s3 : STD_LOGIC;
  signal rx_fsm_reset_done_int_s2 : STD_LOGIC;
  signal rx_fsm_reset_done_int_s3 : STD_LOGIC;
  signal rx_state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rxresetdone_s2 : STD_LOGIC;
  signal rxresetdone_s3 : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal sync_cplllock_n_0 : STD_LOGIC;
  signal sync_cplllock_n_2 : STD_LOGIC;
  signal sync_data_valid_n_0 : STD_LOGIC;
  signal sync_data_valid_n_1 : STD_LOGIC;
  signal sync_data_valid_n_2 : STD_LOGIC;
  signal sync_data_valid_n_3 : STD_LOGIC;
  signal sync_data_valid_n_4 : STD_LOGIC;
  signal sync_data_valid_n_5 : STD_LOGIC;
  signal sync_mmcm_lock_reclocked_n_0 : STD_LOGIC;
  signal sync_mmcm_lock_reclocked_n_1 : STD_LOGIC;
  signal \time_out_100us_i_1__2_n_0\ : STD_LOGIC;
  signal \time_out_100us_i_2__2_n_0\ : STD_LOGIC;
  signal \time_out_100us_i_3__2_n_0\ : STD_LOGIC;
  signal \time_out_100us_i_4__1_n_0\ : STD_LOGIC;
  signal time_out_100us_reg_n_0 : STD_LOGIC;
  signal \time_out_1us_i_1__2_n_0\ : STD_LOGIC;
  signal \time_out_1us_i_2__2_n_0\ : STD_LOGIC;
  signal \time_out_1us_i_3__2_n_0\ : STD_LOGIC;
  signal \time_out_1us_i_4__2_n_0\ : STD_LOGIC;
  signal time_out_1us_reg_n_0 : STD_LOGIC;
  signal \time_out_2ms_i_1__9_n_0\ : STD_LOGIC;
  signal \time_out_2ms_i_2__9_n_0\ : STD_LOGIC;
  signal \time_out_2ms_i_3__9_n_0\ : STD_LOGIC;
  signal \time_out_2ms_i_4__6_n_0\ : STD_LOGIC;
  signal time_out_2ms_reg_n_0 : STD_LOGIC;
  signal \time_out_adapt_i_1__2_n_0\ : STD_LOGIC;
  signal time_out_adapt_reg_n_0 : STD_LOGIC;
  signal time_out_counter : STD_LOGIC;
  signal \time_out_counter[0]_i_3__9_n_0\ : STD_LOGIC;
  signal \time_out_counter[0]_i_4__9_n_0\ : STD_LOGIC;
  signal \time_out_counter[0]_i_5__5_n_0\ : STD_LOGIC;
  signal \time_out_counter[0]_i_6__3_n_0\ : STD_LOGIC;
  signal time_out_counter_reg : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \time_out_counter_reg[0]_i_2__9_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__9_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__9_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__9_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__9_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__9_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__9_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__9_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__9_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__9_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__9_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__9_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__9_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__9_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__9_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__9_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__9_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__9_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__9_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__9_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__9_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__9_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__9_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__9_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__9_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__9_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__9_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__9_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__9_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__9_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__9_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__9_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__9_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__9_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__9_n_7\ : STD_LOGIC;
  signal \time_out_wait_bypass_i_1__2_n_0\ : STD_LOGIC;
  signal time_out_wait_bypass_reg_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_s2 : STD_LOGIC;
  signal time_out_wait_bypass_s3 : STD_LOGIC;
  signal time_tlock_max : STD_LOGIC;
  signal \time_tlock_max_i_1__9_n_0\ : STD_LOGIC;
  signal \time_tlock_max_i_2__9_n_0\ : STD_LOGIC;
  signal \time_tlock_max_i_3__9_n_0\ : STD_LOGIC;
  signal \time_tlock_max_i_4__7_n_0\ : STD_LOGIC;
  signal \time_tlock_max_i_5__1_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_4__2_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_5__2_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_6__2_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_7__2_n_0\ : STD_LOGIC;
  signal wait_bypass_count_reg : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \wait_bypass_count_reg[0]_i_3__2_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__2_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__2_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__2_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__2_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__2_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__2_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__2_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1__2_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__2_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__2_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__2_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__2_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__2_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__2_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__2_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__2_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__2_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__2_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__2_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__2_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__2_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__2_n_7\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_10__9_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_11__9_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_4__9_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_5__9_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_6__9_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_7__9_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_8__9_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_9__9_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_2__9_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_3__9_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_4__9_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_5__9_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_2__9_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_3__9_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_4__9_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_5__9_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_2__9_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_3__9_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_4__9_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_5__9_n_0\ : STD_LOGIC;
  signal wait_time_cnt_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \wait_time_cnt_reg[0]_i_3__9_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__9_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__9_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__9_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__9_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__9_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__9_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__9_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__9_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__9_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__9_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__9_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__9_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__9_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__9_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__9_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__9_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__9_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__9_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__9_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__9_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__9_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__9_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__9_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__9_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__9_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__9_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__9_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__9_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__9_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__9_n_7\ : STD_LOGIC;
  signal \NLW_adapt_count_reg[28]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_time_out_counter_reg[16]_i_1__9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_time_out_counter_reg[16]_i_1__9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_wait_bypass_count_reg[12]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_wait_bypass_count_reg[12]_i_1__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_wait_time_cnt_reg[12]_i_1__9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_rx_state[3]_i_8__2\ : label is "soft_lutpair79";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_rx_state_reg[0]\ : label is "RELEASE_PLL_RESET:0011,VERIFY_RECCLK_STABLE:0100,WAIT_FOR_PLL_LOCK:0010,FSM_DONE:1010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,MONITOR_DATA_VALID:1001,WAIT_FOR_RXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_rx_state_reg[1]\ : label is "RELEASE_PLL_RESET:0011,VERIFY_RECCLK_STABLE:0100,WAIT_FOR_PLL_LOCK:0010,FSM_DONE:1010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,MONITOR_DATA_VALID:1001,WAIT_FOR_RXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_rx_state_reg[2]\ : label is "RELEASE_PLL_RESET:0011,VERIFY_RECCLK_STABLE:0100,WAIT_FOR_PLL_LOCK:0010,FSM_DONE:1010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,MONITOR_DATA_VALID:1001,WAIT_FOR_RXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_rx_state_reg[3]\ : label is "RELEASE_PLL_RESET:0011,VERIFY_RECCLK_STABLE:0100,WAIT_FOR_PLL_LOCK:0010,FSM_DONE:1010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,MONITOR_DATA_VALID:1001,WAIT_FOR_RXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute SOFT_HLUTNM of \RXUSERRDY_i_1__2\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \gtrxreset_i_i_1__2\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \init_wait_count[1]_i_1__9\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \init_wait_count[2]_i_1__9\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \init_wait_count[3]_i_1__9\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \init_wait_count[4]_i_1__9\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \init_wait_count[7]_i_3__9\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \init_wait_count[7]_i_4__9\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \mmcm_lock_count[0]_i_1__9\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \mmcm_lock_count[1]_i_1__9\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \mmcm_lock_count[2]_i_1__9\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \mmcm_lock_count[3]_i_1__9\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \mmcm_lock_count[4]_i_1__9\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \mmcm_lock_count[6]_i_1__9\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \mmcm_lock_count[7]_i_3__9\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \mmcm_lock_count[7]_i_4__9\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \reset_time_out_i_2__0\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \time_out_1us_i_3__2\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \time_out_1us_i_4__2\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \time_out_2ms_i_2__9\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \time_out_2ms_i_3__9\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \time_out_counter[0]_i_4__9\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \time_out_counter[0]_i_6__3\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \time_tlock_max_i_3__9\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \time_tlock_max_i_5__1\ : label is "soft_lutpair89";
begin
  SR(0) <= \^sr\(0);
  gt3_rx_fsm_reset_done_out <= \^gt3_rx_fsm_reset_done_out\;
  gt3_rxdfelfhold_i <= \^gt3_rxdfelfhold_i\;
  gt3_rxuserrdy_i <= \^gt3_rxuserrdy_i\;
\FSM_sequential_rx_state[0]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8000AF00"
    )
        port map (
      I0 => rx_state(1),
      I1 => reset_time_out_reg_n_0,
      I2 => rx_state(2),
      I3 => rx_state(0),
      I4 => time_out_2ms_reg_n_0,
      I5 => rx_state(3),
      O => \FSM_sequential_rx_state[0]_i_2__2_n_0\
    );
\FSM_sequential_rx_state[1]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5F5FDF5F5F5F5"
    )
        port map (
      I0 => rx_state(0),
      I1 => rx_state(2),
      I2 => rx_state(1),
      I3 => rx_state(3),
      I4 => reset_time_out_reg_n_0,
      I5 => time_tlock_max,
      O => \FSM_sequential_rx_state[1]_i_3__1_n_0\
    );
\FSM_sequential_rx_state[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100005551555"
    )
        port map (
      I0 => rx_state(3),
      I1 => rx_state(2),
      I2 => rx_state(1),
      I3 => rx_state(0),
      I4 => time_out_2ms_reg_n_0,
      I5 => \FSM_sequential_rx_state[2]_i_2__0_n_0\,
      O => \FSM_sequential_rx_state[2]_i_1__2_n_0\
    );
\FSM_sequential_rx_state[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2727FF2727272727"
    )
        port map (
      I0 => rx_state(3),
      I1 => rx_state(1),
      I2 => rx_state(2),
      I3 => rx_state(0),
      I4 => reset_time_out_reg_n_0,
      I5 => time_tlock_max,
      O => \FSM_sequential_rx_state[2]_i_2__0_n_0\
    );
\FSM_sequential_rx_state[3]_i_10__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F0F0F1"
    )
        port map (
      I0 => rx_state(2),
      I1 => rx_state(1),
      I2 => rx_state(3),
      I3 => init_wait_done_reg_n_0,
      I4 => rx_state(0),
      O => \FSM_sequential_rx_state[3]_i_10__1_n_0\
    );
\FSM_sequential_rx_state[3]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00011101"
    )
        port map (
      I0 => \FSM_sequential_rx_state[2]_i_2__0_n_0\,
      I1 => rx_state(1),
      I2 => \FSM_sequential_rx_state_reg[0]_0\,
      I3 => rx_state(0),
      I4 => mmcm_lock_reclocked,
      I5 => \FSM_sequential_rx_state[3]_i_10__1_n_0\,
      O => \FSM_sequential_rx_state[3]_i_4__2_n_0\
    );
\FSM_sequential_rx_state[3]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF1FFFFFFF1FFF1F"
    )
        port map (
      I0 => rx_state(3),
      I1 => rx_state(2),
      I2 => rx_state(1),
      I3 => rxresetdone_s3,
      I4 => reset_time_out_reg_n_0,
      I5 => time_out_2ms_reg_n_0,
      O => \FSM_sequential_rx_state[3]_i_6__2_n_0\
    );
\FSM_sequential_rx_state[3]_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => rx_state(2),
      I1 => rx_state(1),
      I2 => rx_state(3),
      O => \FSM_sequential_rx_state[3]_i_8__2_n_0\
    );
\FSM_sequential_rx_state[3]_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0EE000000000000"
    )
        port map (
      I0 => rx_state(3),
      I1 => rx_state(2),
      I2 => reset_time_out_reg_n_0,
      I3 => time_out_2ms_reg_n_0,
      I4 => rx_state(1),
      I5 => rx_state(0),
      O => \FSM_sequential_rx_state[3]_i_9__1_n_0\
    );
\FSM_sequential_rx_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => sync_data_valid_n_3,
      D => sync_data_valid_n_2,
      Q => rx_state(0),
      R => soft_reset_rx_in
    );
\FSM_sequential_rx_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => sync_data_valid_n_3,
      D => sync_data_valid_n_1,
      Q => rx_state(1),
      R => soft_reset_rx_in
    );
\FSM_sequential_rx_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => sync_data_valid_n_3,
      D => \FSM_sequential_rx_state[2]_i_1__2_n_0\,
      Q => rx_state(2),
      R => soft_reset_rx_in
    );
\FSM_sequential_rx_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => sync_data_valid_n_3,
      D => sync_data_valid_n_0,
      Q => rx_state(3),
      R => soft_reset_rx_in
    );
\RXDFEAGCHOLD_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00400000"
    )
        port map (
      I0 => rx_state(0),
      I1 => rx_state(3),
      I2 => rx_state(1),
      I3 => rx_state(2),
      I4 => time_out_adapt_reg_n_0,
      I5 => \^gt3_rxdfelfhold_i\,
      O => \RXDFEAGCHOLD_i_1__2_n_0\
    );
RXDFEAGCHOLD_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \RXDFEAGCHOLD_i_1__2_n_0\,
      Q => \^gt3_rxdfelfhold_i\,
      R => soft_reset_rx_in
    );
\RXUSERRDY_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB4000"
    )
        port map (
      I0 => rx_state(3),
      I1 => rx_state(0),
      I2 => rx_state(1),
      I3 => rx_state(2),
      I4 => \^gt3_rxuserrdy_i\,
      O => \RXUSERRDY_i_1__2_n_0\
    );
RXUSERRDY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \RXUSERRDY_i_1__2_n_0\,
      Q => \^gt3_rxuserrdy_i\,
      R => soft_reset_rx_in
    );
\adapt_count[0]_i_10__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => adapt_count_reg(23),
      I1 => adapt_count_reg(5),
      I2 => adapt_count_reg(9),
      I3 => adapt_count_reg(10),
      O => \adapt_count[0]_i_10__2_n_0\
    );
\adapt_count[0]_i_11__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => adapt_count_reg(4),
      I1 => adapt_count_reg(1),
      I2 => adapt_count_reg(13),
      I3 => adapt_count_reg(28),
      O => \adapt_count[0]_i_11__2_n_0\
    );
\adapt_count[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \adapt_count[0]_i_3__2_n_0\,
      I1 => \adapt_count[0]_i_4__2_n_0\,
      I2 => \adapt_count[0]_i_5__2_n_0\,
      I3 => \adapt_count[0]_i_6__2_n_0\,
      O => adapt_count
    );
\adapt_count[0]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF7"
    )
        port map (
      I0 => adapt_count_reg(11),
      I1 => adapt_count_reg(8),
      I2 => adapt_count_reg(2),
      I3 => adapt_count_reg(6),
      I4 => \adapt_count[0]_i_8__2_n_0\,
      O => \adapt_count[0]_i_3__2_n_0\
    );
\adapt_count[0]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => adapt_count_reg(0),
      I1 => adapt_count_reg(25),
      I2 => adapt_count_reg(20),
      I3 => adapt_count_reg(12),
      I4 => \adapt_count[0]_i_9__2_n_0\,
      O => \adapt_count[0]_i_4__2_n_0\
    );
\adapt_count[0]_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => adapt_count_reg(31),
      I1 => adapt_count_reg(18),
      I2 => adapt_count_reg(17),
      I3 => adapt_count_reg(24),
      I4 => \adapt_count[0]_i_10__2_n_0\,
      O => \adapt_count[0]_i_5__2_n_0\
    );
\adapt_count[0]_i_6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => adapt_count_reg(14),
      I1 => adapt_count_reg(30),
      I2 => adapt_count_reg(27),
      I3 => adapt_count_reg(22),
      I4 => \adapt_count[0]_i_11__2_n_0\,
      O => \adapt_count[0]_i_6__2_n_0\
    );
\adapt_count[0]_i_7__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => adapt_count_reg(0),
      O => \adapt_count[0]_i_7__2_n_0\
    );
\adapt_count[0]_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => adapt_count_reg(21),
      I1 => adapt_count_reg(3),
      I2 => adapt_count_reg(7),
      I3 => adapt_count_reg(19),
      O => \adapt_count[0]_i_8__2_n_0\
    );
\adapt_count[0]_i_9__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => adapt_count_reg(16),
      I1 => adapt_count_reg(15),
      I2 => adapt_count_reg(26),
      I3 => adapt_count_reg(29),
      O => \adapt_count[0]_i_9__2_n_0\
    );
\adapt_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[0]_i_2__2_n_7\,
      Q => adapt_count_reg(0),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[0]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \adapt_count_reg[0]_i_2__2_n_0\,
      CO(2) => \adapt_count_reg[0]_i_2__2_n_1\,
      CO(1) => \adapt_count_reg[0]_i_2__2_n_2\,
      CO(0) => \adapt_count_reg[0]_i_2__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \adapt_count_reg[0]_i_2__2_n_4\,
      O(2) => \adapt_count_reg[0]_i_2__2_n_5\,
      O(1) => \adapt_count_reg[0]_i_2__2_n_6\,
      O(0) => \adapt_count_reg[0]_i_2__2_n_7\,
      S(3 downto 1) => adapt_count_reg(3 downto 1),
      S(0) => \adapt_count[0]_i_7__2_n_0\
    );
\adapt_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[8]_i_1__2_n_5\,
      Q => adapt_count_reg(10),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[8]_i_1__2_n_4\,
      Q => adapt_count_reg(11),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[12]_i_1__2_n_7\,
      Q => adapt_count_reg(12),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[12]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \adapt_count_reg[8]_i_1__2_n_0\,
      CO(3) => \adapt_count_reg[12]_i_1__2_n_0\,
      CO(2) => \adapt_count_reg[12]_i_1__2_n_1\,
      CO(1) => \adapt_count_reg[12]_i_1__2_n_2\,
      CO(0) => \adapt_count_reg[12]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \adapt_count_reg[12]_i_1__2_n_4\,
      O(2) => \adapt_count_reg[12]_i_1__2_n_5\,
      O(1) => \adapt_count_reg[12]_i_1__2_n_6\,
      O(0) => \adapt_count_reg[12]_i_1__2_n_7\,
      S(3 downto 0) => adapt_count_reg(15 downto 12)
    );
\adapt_count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[12]_i_1__2_n_6\,
      Q => adapt_count_reg(13),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[12]_i_1__2_n_5\,
      Q => adapt_count_reg(14),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[12]_i_1__2_n_4\,
      Q => adapt_count_reg(15),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[16]_i_1__2_n_7\,
      Q => adapt_count_reg(16),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[16]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \adapt_count_reg[12]_i_1__2_n_0\,
      CO(3) => \adapt_count_reg[16]_i_1__2_n_0\,
      CO(2) => \adapt_count_reg[16]_i_1__2_n_1\,
      CO(1) => \adapt_count_reg[16]_i_1__2_n_2\,
      CO(0) => \adapt_count_reg[16]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \adapt_count_reg[16]_i_1__2_n_4\,
      O(2) => \adapt_count_reg[16]_i_1__2_n_5\,
      O(1) => \adapt_count_reg[16]_i_1__2_n_6\,
      O(0) => \adapt_count_reg[16]_i_1__2_n_7\,
      S(3 downto 0) => adapt_count_reg(19 downto 16)
    );
\adapt_count_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[16]_i_1__2_n_6\,
      Q => adapt_count_reg(17),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[16]_i_1__2_n_5\,
      Q => adapt_count_reg(18),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[16]_i_1__2_n_4\,
      Q => adapt_count_reg(19),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[0]_i_2__2_n_6\,
      Q => adapt_count_reg(1),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[20]_i_1__2_n_7\,
      Q => adapt_count_reg(20),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[20]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \adapt_count_reg[16]_i_1__2_n_0\,
      CO(3) => \adapt_count_reg[20]_i_1__2_n_0\,
      CO(2) => \adapt_count_reg[20]_i_1__2_n_1\,
      CO(1) => \adapt_count_reg[20]_i_1__2_n_2\,
      CO(0) => \adapt_count_reg[20]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \adapt_count_reg[20]_i_1__2_n_4\,
      O(2) => \adapt_count_reg[20]_i_1__2_n_5\,
      O(1) => \adapt_count_reg[20]_i_1__2_n_6\,
      O(0) => \adapt_count_reg[20]_i_1__2_n_7\,
      S(3 downto 0) => adapt_count_reg(23 downto 20)
    );
\adapt_count_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[20]_i_1__2_n_6\,
      Q => adapt_count_reg(21),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[20]_i_1__2_n_5\,
      Q => adapt_count_reg(22),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[20]_i_1__2_n_4\,
      Q => adapt_count_reg(23),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[24]_i_1__2_n_7\,
      Q => adapt_count_reg(24),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[24]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \adapt_count_reg[20]_i_1__2_n_0\,
      CO(3) => \adapt_count_reg[24]_i_1__2_n_0\,
      CO(2) => \adapt_count_reg[24]_i_1__2_n_1\,
      CO(1) => \adapt_count_reg[24]_i_1__2_n_2\,
      CO(0) => \adapt_count_reg[24]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \adapt_count_reg[24]_i_1__2_n_4\,
      O(2) => \adapt_count_reg[24]_i_1__2_n_5\,
      O(1) => \adapt_count_reg[24]_i_1__2_n_6\,
      O(0) => \adapt_count_reg[24]_i_1__2_n_7\,
      S(3 downto 0) => adapt_count_reg(27 downto 24)
    );
\adapt_count_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[24]_i_1__2_n_6\,
      Q => adapt_count_reg(25),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[24]_i_1__2_n_5\,
      Q => adapt_count_reg(26),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[24]_i_1__2_n_4\,
      Q => adapt_count_reg(27),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[28]_i_1__2_n_7\,
      Q => adapt_count_reg(28),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[28]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \adapt_count_reg[24]_i_1__2_n_0\,
      CO(3) => \NLW_adapt_count_reg[28]_i_1__2_CO_UNCONNECTED\(3),
      CO(2) => \adapt_count_reg[28]_i_1__2_n_1\,
      CO(1) => \adapt_count_reg[28]_i_1__2_n_2\,
      CO(0) => \adapt_count_reg[28]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \adapt_count_reg[28]_i_1__2_n_4\,
      O(2) => \adapt_count_reg[28]_i_1__2_n_5\,
      O(1) => \adapt_count_reg[28]_i_1__2_n_6\,
      O(0) => \adapt_count_reg[28]_i_1__2_n_7\,
      S(3 downto 0) => adapt_count_reg(31 downto 28)
    );
\adapt_count_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[28]_i_1__2_n_6\,
      Q => adapt_count_reg(29),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[0]_i_2__2_n_5\,
      Q => adapt_count_reg(2),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[28]_i_1__2_n_5\,
      Q => adapt_count_reg(30),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[28]_i_1__2_n_4\,
      Q => adapt_count_reg(31),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[0]_i_2__2_n_4\,
      Q => adapt_count_reg(3),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[4]_i_1__2_n_7\,
      Q => adapt_count_reg(4),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[4]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \adapt_count_reg[0]_i_2__2_n_0\,
      CO(3) => \adapt_count_reg[4]_i_1__2_n_0\,
      CO(2) => \adapt_count_reg[4]_i_1__2_n_1\,
      CO(1) => \adapt_count_reg[4]_i_1__2_n_2\,
      CO(0) => \adapt_count_reg[4]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \adapt_count_reg[4]_i_1__2_n_4\,
      O(2) => \adapt_count_reg[4]_i_1__2_n_5\,
      O(1) => \adapt_count_reg[4]_i_1__2_n_6\,
      O(0) => \adapt_count_reg[4]_i_1__2_n_7\,
      S(3 downto 0) => adapt_count_reg(7 downto 4)
    );
\adapt_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[4]_i_1__2_n_6\,
      Q => adapt_count_reg(5),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[4]_i_1__2_n_5\,
      Q => adapt_count_reg(6),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[4]_i_1__2_n_4\,
      Q => adapt_count_reg(7),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[8]_i_1__2_n_7\,
      Q => adapt_count_reg(8),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[8]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \adapt_count_reg[4]_i_1__2_n_0\,
      CO(3) => \adapt_count_reg[8]_i_1__2_n_0\,
      CO(2) => \adapt_count_reg[8]_i_1__2_n_1\,
      CO(1) => \adapt_count_reg[8]_i_1__2_n_2\,
      CO(0) => \adapt_count_reg[8]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \adapt_count_reg[8]_i_1__2_n_4\,
      O(2) => \adapt_count_reg[8]_i_1__2_n_5\,
      O(1) => \adapt_count_reg[8]_i_1__2_n_6\,
      O(0) => \adapt_count_reg[8]_i_1__2_n_7\,
      S(3 downto 0) => adapt_count_reg(11 downto 8)
    );
\adapt_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[8]_i_1__2_n_6\,
      Q => adapt_count_reg(9),
      R => adapt_count_reset_reg_n_0
    );
adapt_count_reset_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => sync_cplllock_n_2,
      Q => adapt_count_reset_reg_n_0,
      S => soft_reset_rx_in
    );
\check_tlock_max_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => rx_state(2),
      I1 => rx_state(1),
      I2 => rx_state(0),
      I3 => rx_state(3),
      I4 => check_tlock_max_reg_n_0,
      O => \check_tlock_max_i_1__2_n_0\
    );
check_tlock_max_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \check_tlock_max_i_1__2_n_0\,
      Q => check_tlock_max_reg_n_0,
      R => soft_reset_rx_in
    );
\gtrxreset_i_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0010"
    )
        port map (
      I0 => rx_state(1),
      I1 => rx_state(3),
      I2 => rx_state(0),
      I3 => rx_state(2),
      I4 => \^sr\(0),
      O => \gtrxreset_i_i_1__2_n_0\
    );
gtrxreset_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \gtrxreset_i_i_1__2_n_0\,
      Q => \^sr\(0),
      R => soft_reset_rx_in
    );
\init_wait_count[0]_i_1__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => init_wait_count_reg(0),
      O => \init_wait_count[0]_i_1__9_n_0\
    );
\init_wait_count[1]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => init_wait_count_reg(1),
      I1 => init_wait_count_reg(0),
      O => p_0_in(1)
    );
\init_wait_count[2]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => init_wait_count_reg(2),
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(0),
      O => p_0_in(2)
    );
\init_wait_count[3]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => init_wait_count_reg(0),
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(2),
      I3 => init_wait_count_reg(3),
      O => p_0_in(3)
    );
\init_wait_count[4]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => init_wait_count_reg(4),
      I1 => init_wait_count_reg(0),
      I2 => init_wait_count_reg(1),
      I3 => init_wait_count_reg(2),
      I4 => init_wait_count_reg(3),
      O => p_0_in(4)
    );
\init_wait_count[5]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => init_wait_count_reg(2),
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(0),
      I3 => init_wait_count_reg(4),
      I4 => init_wait_count_reg(3),
      I5 => init_wait_count_reg(5),
      O => p_0_in(5)
    );
\init_wait_count[6]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AAAAAAA"
    )
        port map (
      I0 => init_wait_count_reg(6),
      I1 => \init_wait_count[7]_i_4__9_n_0\,
      I2 => init_wait_count_reg(4),
      I3 => init_wait_count_reg(3),
      I4 => init_wait_count_reg(5),
      O => p_0_in(6)
    );
\init_wait_count[7]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => \init_wait_count[7]_i_3__9_n_0\,
      I1 => init_wait_count_reg(7),
      I2 => init_wait_count_reg(2),
      I3 => init_wait_count_reg(5),
      I4 => init_wait_count_reg(6),
      O => init_wait_count
    );
\init_wait_count[7]_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA6AAAAAAAAAAA"
    )
        port map (
      I0 => init_wait_count_reg(7),
      I1 => init_wait_count_reg(5),
      I2 => init_wait_count_reg(3),
      I3 => init_wait_count_reg(4),
      I4 => \init_wait_count[7]_i_4__9_n_0\,
      I5 => init_wait_count_reg(6),
      O => p_0_in(7)
    );
\init_wait_count[7]_i_3__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => init_wait_count_reg(4),
      I1 => init_wait_count_reg(3),
      I2 => init_wait_count_reg(0),
      I3 => init_wait_count_reg(1),
      O => \init_wait_count[7]_i_3__9_n_0\
    );
\init_wait_count[7]_i_4__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => init_wait_count_reg(0),
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(2),
      O => \init_wait_count[7]_i_4__9_n_0\
    );
\init_wait_count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_rx_in,
      D => \init_wait_count[0]_i_1__9_n_0\,
      Q => init_wait_count_reg(0)
    );
\init_wait_count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_rx_in,
      D => p_0_in(1),
      Q => init_wait_count_reg(1)
    );
\init_wait_count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_rx_in,
      D => p_0_in(2),
      Q => init_wait_count_reg(2)
    );
\init_wait_count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_rx_in,
      D => p_0_in(3),
      Q => init_wait_count_reg(3)
    );
\init_wait_count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_rx_in,
      D => p_0_in(4),
      Q => init_wait_count_reg(4)
    );
\init_wait_count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_rx_in,
      D => p_0_in(5),
      Q => init_wait_count_reg(5)
    );
\init_wait_count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_rx_in,
      D => p_0_in(6),
      Q => init_wait_count_reg(6)
    );
\init_wait_count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_rx_in,
      D => p_0_in(7),
      Q => init_wait_count_reg(7)
    );
\init_wait_done_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001000"
    )
        port map (
      I0 => \init_wait_count[7]_i_3__9_n_0\,
      I1 => init_wait_count_reg(7),
      I2 => init_wait_count_reg(2),
      I3 => init_wait_count_reg(5),
      I4 => init_wait_count_reg(6),
      I5 => init_wait_done_reg_n_0,
      O => \init_wait_done_i_1__9_n_0\
    );
init_wait_done_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      CLR => soft_reset_rx_in,
      D => \init_wait_done_i_1__9_n_0\,
      Q => init_wait_done_reg_n_0
    );
\mmcm_lock_count[0]_i_1__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mmcm_lock_count_reg(0),
      O => \p_0_in__0\(0)
    );
\mmcm_lock_count[1]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mmcm_lock_count_reg(0),
      I1 => mmcm_lock_count_reg(1),
      O => \p_0_in__0\(1)
    );
\mmcm_lock_count[2]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => mmcm_lock_count_reg(2),
      I1 => mmcm_lock_count_reg(0),
      I2 => mmcm_lock_count_reg(1),
      O => \p_0_in__0\(2)
    );
\mmcm_lock_count[3]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => mmcm_lock_count_reg(3),
      I1 => mmcm_lock_count_reg(1),
      I2 => mmcm_lock_count_reg(0),
      I3 => mmcm_lock_count_reg(2),
      O => \p_0_in__0\(3)
    );
\mmcm_lock_count[4]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => mmcm_lock_count_reg(2),
      I1 => mmcm_lock_count_reg(0),
      I2 => mmcm_lock_count_reg(1),
      I3 => mmcm_lock_count_reg(3),
      I4 => mmcm_lock_count_reg(4),
      O => \p_0_in__0\(4)
    );
\mmcm_lock_count[5]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => mmcm_lock_count_reg(5),
      I1 => mmcm_lock_count_reg(2),
      I2 => mmcm_lock_count_reg(0),
      I3 => mmcm_lock_count_reg(1),
      I4 => mmcm_lock_count_reg(3),
      I5 => mmcm_lock_count_reg(4),
      O => \p_0_in__0\(5)
    );
\mmcm_lock_count[6]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => mmcm_lock_count_reg(6),
      I1 => \mmcm_lock_count[7]_i_4__9_n_0\,
      I2 => mmcm_lock_count_reg(5),
      O => \p_0_in__0\(6)
    );
\mmcm_lock_count[7]_i_2__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => mmcm_lock_count_reg(6),
      I1 => \mmcm_lock_count[7]_i_4__9_n_0\,
      I2 => mmcm_lock_count_reg(5),
      I3 => mmcm_lock_count_reg(7),
      O => \mmcm_lock_count[7]_i_2__9_n_0\
    );
\mmcm_lock_count[7]_i_3__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => mmcm_lock_count_reg(7),
      I1 => mmcm_lock_count_reg(5),
      I2 => \mmcm_lock_count[7]_i_4__9_n_0\,
      I3 => mmcm_lock_count_reg(6),
      O => \p_0_in__0\(7)
    );
\mmcm_lock_count[7]_i_4__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => mmcm_lock_count_reg(4),
      I1 => mmcm_lock_count_reg(3),
      I2 => mmcm_lock_count_reg(1),
      I3 => mmcm_lock_count_reg(0),
      I4 => mmcm_lock_count_reg(2),
      O => \mmcm_lock_count[7]_i_4__9_n_0\
    );
\mmcm_lock_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__9_n_0\,
      D => \p_0_in__0\(0),
      Q => mmcm_lock_count_reg(0),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__9_n_0\,
      D => \p_0_in__0\(1),
      Q => mmcm_lock_count_reg(1),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__9_n_0\,
      D => \p_0_in__0\(2),
      Q => mmcm_lock_count_reg(2),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__9_n_0\,
      D => \p_0_in__0\(3),
      Q => mmcm_lock_count_reg(3),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__9_n_0\,
      D => \p_0_in__0\(4),
      Q => mmcm_lock_count_reg(4),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__9_n_0\,
      D => \p_0_in__0\(5),
      Q => mmcm_lock_count_reg(5),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__9_n_0\,
      D => \p_0_in__0\(6),
      Q => mmcm_lock_count_reg(6),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__9_n_0\,
      D => \p_0_in__0\(7),
      Q => mmcm_lock_count_reg(7),
      R => sync_mmcm_lock_reclocked_n_0
    );
mmcm_lock_reclocked_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => sync_mmcm_lock_reclocked_n_1,
      Q => mmcm_lock_reclocked,
      R => '0'
    );
\reset_time_out_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_state(0),
      I1 => rx_state(1),
      O => \reset_time_out_i_2__0_n_0\
    );
\reset_time_out_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07DC07CC"
    )
        port map (
      I0 => rx_state(1),
      I1 => rx_state(0),
      I2 => rx_state(2),
      I3 => rx_state(3),
      I4 => \FSM_sequential_rx_state_reg[0]_0\,
      O => \reset_time_out_i_4__3_n_0\
    );
\reset_time_out_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => mmcm_lock_reclocked,
      I1 => rx_state(0),
      I2 => \FSM_sequential_rx_state_reg[0]_0\,
      I3 => rx_state(2),
      I4 => rx_state(1),
      I5 => rxresetdone_s3,
      O => \reset_time_out_i_5__2_n_0\
    );
reset_time_out_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => sync_data_valid_n_4,
      Q => reset_time_out_reg_n_0,
      S => soft_reset_rx_in
    );
\run_phase_alignment_int_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0004"
    )
        port map (
      I0 => rx_state(0),
      I1 => rx_state(3),
      I2 => rx_state(1),
      I3 => rx_state(2),
      I4 => run_phase_alignment_int_reg_n_0,
      O => \run_phase_alignment_int_i_1__2_n_0\
    );
run_phase_alignment_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \run_phase_alignment_int_i_1__2_n_0\,
      Q => run_phase_alignment_int_reg_n_0,
      R => soft_reset_rx_in
    );
run_phase_alignment_int_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt3_rxusrclk_in,
      CE => '1',
      D => run_phase_alignment_int_s2,
      Q => run_phase_alignment_int_s3,
      R => '0'
    );
rx_fsm_reset_done_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => sync_data_valid_n_5,
      Q => \^gt3_rx_fsm_reset_done_out\,
      R => soft_reset_rx_in
    );
rx_fsm_reset_done_int_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt3_rxusrclk_in,
      CE => '1',
      D => rx_fsm_reset_done_int_s2,
      Q => rx_fsm_reset_done_int_s3,
      R => '0'
    );
rxresetdone_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => rxresetdone_s2,
      Q => rxresetdone_s3,
      R => '0'
    );
sync_RXRESETDONE: entity work.gtwizard_0_gtwizard_0_sync_block_50
     port map (
      data_out => rxresetdone_s2,
      gt3_rxresetdone_out => gt3_rxresetdone_out,
      sysclk_in => sysclk_in
    );
sync_cplllock: entity work.gtwizard_0_gtwizard_0_sync_block_51
     port map (
      \FSM_sequential_rx_state_reg[0]\ => sync_cplllock_n_0,
      \FSM_sequential_rx_state_reg[0]_0\ => time_out_2ms_reg_n_0,
      \FSM_sequential_rx_state_reg[3]\ => sync_cplllock_n_2,
      Q(3 downto 0) => rx_state(3 downto 0),
      adapt_count_reset_reg => adapt_count_reset_reg_n_0,
      data_out => cplllock_sync,
      gt3_cplllock_out => gt3_cplllock_out,
      sysclk_in => sysclk_in
    );
sync_data_valid: entity work.gtwizard_0_gtwizard_0_sync_block_52
     port map (
      D(2) => sync_data_valid_n_0,
      D(1) => sync_data_valid_n_1,
      D(0) => sync_data_valid_n_2,
      E(0) => sync_data_valid_n_3,
      \FSM_sequential_rx_state_reg[0]\ => \FSM_sequential_rx_state[0]_i_2__2_n_0\,
      \FSM_sequential_rx_state_reg[0]_0\ => \FSM_sequential_rx_state[1]_i_3__1_n_0\,
      \FSM_sequential_rx_state_reg[0]_1\ => \FSM_sequential_rx_state[3]_i_4__2_n_0\,
      \FSM_sequential_rx_state_reg[0]_2\ => sync_cplllock_n_0,
      \FSM_sequential_rx_state_reg[0]_3\ => \FSM_sequential_rx_state[3]_i_6__2_n_0\,
      \FSM_sequential_rx_state_reg[1]\ => time_out_100us_reg_n_0,
      \FSM_sequential_rx_state_reg[3]\ => sync_data_valid_n_4,
      \FSM_sequential_rx_state_reg[3]_0\ => sync_data_valid_n_5,
      \FSM_sequential_rx_state_reg[3]_1\ => \FSM_sequential_rx_state[3]_i_8__2_n_0\,
      \FSM_sequential_rx_state_reg[3]_2\ => \FSM_sequential_rx_state[3]_i_9__1_n_0\,
      Q(3 downto 0) => rx_state(3 downto 0),
      data_out => cplllock_sync,
      dont_reset_on_data_error_in => dont_reset_on_data_error_in,
      gt3_data_valid_in => gt3_data_valid_in,
      gt3_rx_fsm_reset_done_out => \^gt3_rx_fsm_reset_done_out\,
      reset_time_out_reg => reset_time_out_reg_n_0,
      reset_time_out_reg_0 => \reset_time_out_i_5__2_n_0\,
      reset_time_out_reg_1 => \reset_time_out_i_2__0_n_0\,
      reset_time_out_reg_2 => \reset_time_out_i_4__3_n_0\,
      rx_fsm_reset_done_int_reg => time_out_1us_reg_n_0,
      sel => sel,
      sysclk_in => sysclk_in,
      time_out_wait_bypass_s3 => time_out_wait_bypass_s3
    );
sync_mmcm_lock_reclocked: entity work.gtwizard_0_gtwizard_0_sync_block_53
     port map (
      Q(2 downto 0) => mmcm_lock_count_reg(7 downto 5),
      SR(0) => sync_mmcm_lock_reclocked_n_0,
      mmcm_lock_reclocked => mmcm_lock_reclocked,
      mmcm_lock_reclocked_reg => sync_mmcm_lock_reclocked_n_1,
      mmcm_lock_reclocked_reg_0 => \mmcm_lock_count[7]_i_4__9_n_0\,
      sysclk_in => sysclk_in
    );
sync_run_phase_alignment_int: entity work.gtwizard_0_gtwizard_0_sync_block_54
     port map (
      data_in => run_phase_alignment_int_reg_n_0,
      data_out => run_phase_alignment_int_s2,
      gt3_rxusrclk_in => gt3_rxusrclk_in
    );
sync_rx_fsm_reset_done_int: entity work.gtwizard_0_gtwizard_0_sync_block_55
     port map (
      data_out => rx_fsm_reset_done_int_s2,
      gt3_rx_fsm_reset_done_out => \^gt3_rx_fsm_reset_done_out\,
      gt3_rxusrclk_in => gt3_rxusrclk_in
    );
sync_time_out_wait_bypass: entity work.gtwizard_0_gtwizard_0_sync_block_56
     port map (
      data_in => time_out_wait_bypass_reg_n_0,
      data_out => time_out_wait_bypass_s2,
      sysclk_in => sysclk_in
    );
\time_out_100us_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF10"
    )
        port map (
      I0 => \time_out_100us_i_2__2_n_0\,
      I1 => \time_out_100us_i_3__2_n_0\,
      I2 => \time_out_100us_i_4__1_n_0\,
      I3 => time_out_100us_reg_n_0,
      O => \time_out_100us_i_1__2_n_0\
    );
\time_out_100us_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => time_out_counter_reg(1),
      I1 => time_out_counter_reg(2),
      I2 => time_out_counter_reg(3),
      I3 => time_out_counter_reg(0),
      O => \time_out_100us_i_2__2_n_0\
    );
\time_out_100us_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFFFFFFFFFF"
    )
        port map (
      I0 => time_out_counter_reg(6),
      I1 => time_out_counter_reg(5),
      I2 => time_out_counter_reg(7),
      I3 => time_out_counter_reg(9),
      I4 => time_out_counter_reg(10),
      I5 => time_out_counter_reg(8),
      O => \time_out_100us_i_3__2_n_0\
    );
\time_out_100us_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => time_out_counter_reg(13),
      I1 => time_out_counter_reg(4),
      I2 => \time_tlock_max_i_3__9_n_0\,
      I3 => \time_out_2ms_i_2__9_n_0\,
      I4 => time_out_counter_reg(12),
      I5 => time_out_counter_reg(11),
      O => \time_out_100us_i_4__1_n_0\
    );
time_out_100us_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \time_out_100us_i_1__2_n_0\,
      Q => time_out_100us_reg_n_0,
      R => reset_time_out_reg_n_0
    );
\time_out_1us_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000100"
    )
        port map (
      I0 => \time_out_1us_i_2__2_n_0\,
      I1 => time_out_counter_reg(3),
      I2 => time_out_counter_reg(0),
      I3 => \time_tlock_max_i_3__9_n_0\,
      I4 => \time_out_1us_i_3__2_n_0\,
      I5 => time_out_1us_reg_n_0,
      O => \time_out_1us_i_1__2_n_0\
    );
\time_out_1us_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \time_out_counter[0]_i_6__3_n_0\,
      I1 => \time_out_1us_i_4__2_n_0\,
      I2 => time_out_counter_reg(11),
      I3 => time_out_counter_reg(8),
      I4 => time_out_counter_reg(5),
      I5 => time_out_counter_reg(10),
      O => \time_out_1us_i_2__2_n_0\
    );
\time_out_1us_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => time_out_counter_reg(4),
      I1 => time_out_counter_reg(7),
      O => \time_out_1us_i_3__2_n_0\
    );
\time_out_1us_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => time_out_counter_reg(6),
      I1 => time_out_counter_reg(9),
      I2 => time_out_counter_reg(2),
      I3 => time_out_counter_reg(1),
      O => \time_out_1us_i_4__2_n_0\
    );
time_out_1us_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \time_out_1us_i_1__2_n_0\,
      Q => time_out_1us_reg_n_0,
      R => reset_time_out_reg_n_0
    );
\time_out_2ms_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
        port map (
      I0 => time_out_counter_reg(12),
      I1 => time_out_counter_reg(13),
      I2 => \time_out_2ms_i_2__9_n_0\,
      I3 => \time_out_2ms_i_3__9_n_0\,
      I4 => \time_out_2ms_i_4__6_n_0\,
      I5 => time_out_2ms_reg_n_0,
      O => \time_out_2ms_i_1__9_n_0\
    );
\time_out_2ms_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => time_out_counter_reg(14),
      I1 => time_out_counter_reg(15),
      O => \time_out_2ms_i_2__9_n_0\
    );
\time_out_2ms_i_3__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFFFFF"
    )
        port map (
      I0 => \time_out_100us_i_2__2_n_0\,
      I1 => time_out_counter_reg(5),
      I2 => time_out_counter_reg(11),
      I3 => time_out_counter_reg(17),
      I4 => time_out_counter_reg(16),
      O => \time_out_2ms_i_3__9_n_0\
    );
\time_out_2ms_i_4__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => time_out_counter_reg(8),
      I1 => time_out_counter_reg(10),
      I2 => time_out_counter_reg(9),
      I3 => time_out_counter_reg(6),
      I4 => time_out_counter_reg(4),
      I5 => time_out_counter_reg(7),
      O => \time_out_2ms_i_4__6_n_0\
    );
time_out_2ms_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \time_out_2ms_i_1__9_n_0\,
      Q => time_out_2ms_reg_n_0,
      R => reset_time_out_reg_n_0
    );
\time_out_adapt_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAABA"
    )
        port map (
      I0 => time_out_adapt_reg_n_0,
      I1 => \adapt_count[0]_i_6__2_n_0\,
      I2 => \adapt_count[0]_i_5__2_n_0\,
      I3 => \adapt_count[0]_i_4__2_n_0\,
      I4 => \adapt_count[0]_i_3__2_n_0\,
      I5 => adapt_count_reset_reg_n_0,
      O => \time_out_adapt_i_1__2_n_0\
    );
time_out_adapt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \time_out_adapt_i_1__2_n_0\,
      Q => time_out_adapt_reg_n_0,
      R => '0'
    );
\time_out_counter[0]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBF"
    )
        port map (
      I0 => \time_out_counter[0]_i_3__9_n_0\,
      I1 => time_out_counter_reg(8),
      I2 => time_out_counter_reg(10),
      I3 => \time_out_counter[0]_i_4__9_n_0\,
      I4 => time_out_counter_reg(4),
      I5 => time_out_counter_reg(7),
      O => time_out_counter
    );
\time_out_counter[0]_i_3__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBFFF"
    )
        port map (
      I0 => \time_out_counter[0]_i_6__3_n_0\,
      I1 => time_out_counter_reg(16),
      I2 => time_out_counter_reg(17),
      I3 => time_out_counter_reg(11),
      I4 => time_out_counter_reg(5),
      I5 => \time_out_100us_i_2__2_n_0\,
      O => \time_out_counter[0]_i_3__9_n_0\
    );
\time_out_counter[0]_i_4__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => time_out_counter_reg(9),
      I1 => time_out_counter_reg(6),
      O => \time_out_counter[0]_i_4__9_n_0\
    );
\time_out_counter[0]_i_5__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_out_counter_reg(0),
      O => \time_out_counter[0]_i_5__5_n_0\
    );
\time_out_counter[0]_i_6__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => time_out_counter_reg(15),
      I1 => time_out_counter_reg(14),
      I2 => time_out_counter_reg(13),
      I3 => time_out_counter_reg(12),
      O => \time_out_counter[0]_i_6__3_n_0\
    );
\time_out_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__9_n_7\,
      Q => time_out_counter_reg(0),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[0]_i_2__9\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \time_out_counter_reg[0]_i_2__9_n_0\,
      CO(2) => \time_out_counter_reg[0]_i_2__9_n_1\,
      CO(1) => \time_out_counter_reg[0]_i_2__9_n_2\,
      CO(0) => \time_out_counter_reg[0]_i_2__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \time_out_counter_reg[0]_i_2__9_n_4\,
      O(2) => \time_out_counter_reg[0]_i_2__9_n_5\,
      O(1) => \time_out_counter_reg[0]_i_2__9_n_6\,
      O(0) => \time_out_counter_reg[0]_i_2__9_n_7\,
      S(3 downto 1) => time_out_counter_reg(3 downto 1),
      S(0) => \time_out_counter[0]_i_5__5_n_0\
    );
\time_out_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__9_n_5\,
      Q => time_out_counter_reg(10),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__9_n_4\,
      Q => time_out_counter_reg(11),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__9_n_7\,
      Q => time_out_counter_reg(12),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[12]_i_1__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[8]_i_1__9_n_0\,
      CO(3) => \time_out_counter_reg[12]_i_1__9_n_0\,
      CO(2) => \time_out_counter_reg[12]_i_1__9_n_1\,
      CO(1) => \time_out_counter_reg[12]_i_1__9_n_2\,
      CO(0) => \time_out_counter_reg[12]_i_1__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[12]_i_1__9_n_4\,
      O(2) => \time_out_counter_reg[12]_i_1__9_n_5\,
      O(1) => \time_out_counter_reg[12]_i_1__9_n_6\,
      O(0) => \time_out_counter_reg[12]_i_1__9_n_7\,
      S(3 downto 0) => time_out_counter_reg(15 downto 12)
    );
\time_out_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__9_n_6\,
      Q => time_out_counter_reg(13),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__9_n_5\,
      Q => time_out_counter_reg(14),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__9_n_4\,
      Q => time_out_counter_reg(15),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1__9_n_7\,
      Q => time_out_counter_reg(16),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[16]_i_1__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[12]_i_1__9_n_0\,
      CO(3 downto 1) => \NLW_time_out_counter_reg[16]_i_1__9_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \time_out_counter_reg[16]_i_1__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_time_out_counter_reg[16]_i_1__9_O_UNCONNECTED\(3 downto 2),
      O(1) => \time_out_counter_reg[16]_i_1__9_n_6\,
      O(0) => \time_out_counter_reg[16]_i_1__9_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => time_out_counter_reg(17 downto 16)
    );
\time_out_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1__9_n_6\,
      Q => time_out_counter_reg(17),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__9_n_6\,
      Q => time_out_counter_reg(1),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__9_n_5\,
      Q => time_out_counter_reg(2),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__9_n_4\,
      Q => time_out_counter_reg(3),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__9_n_7\,
      Q => time_out_counter_reg(4),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[4]_i_1__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[0]_i_2__9_n_0\,
      CO(3) => \time_out_counter_reg[4]_i_1__9_n_0\,
      CO(2) => \time_out_counter_reg[4]_i_1__9_n_1\,
      CO(1) => \time_out_counter_reg[4]_i_1__9_n_2\,
      CO(0) => \time_out_counter_reg[4]_i_1__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[4]_i_1__9_n_4\,
      O(2) => \time_out_counter_reg[4]_i_1__9_n_5\,
      O(1) => \time_out_counter_reg[4]_i_1__9_n_6\,
      O(0) => \time_out_counter_reg[4]_i_1__9_n_7\,
      S(3 downto 0) => time_out_counter_reg(7 downto 4)
    );
\time_out_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__9_n_6\,
      Q => time_out_counter_reg(5),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__9_n_5\,
      Q => time_out_counter_reg(6),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__9_n_4\,
      Q => time_out_counter_reg(7),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__9_n_7\,
      Q => time_out_counter_reg(8),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[8]_i_1__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[4]_i_1__9_n_0\,
      CO(3) => \time_out_counter_reg[8]_i_1__9_n_0\,
      CO(2) => \time_out_counter_reg[8]_i_1__9_n_1\,
      CO(1) => \time_out_counter_reg[8]_i_1__9_n_2\,
      CO(0) => \time_out_counter_reg[8]_i_1__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[8]_i_1__9_n_4\,
      O(2) => \time_out_counter_reg[8]_i_1__9_n_5\,
      O(1) => \time_out_counter_reg[8]_i_1__9_n_6\,
      O(0) => \time_out_counter_reg[8]_i_1__9_n_7\,
      S(3 downto 0) => time_out_counter_reg(11 downto 8)
    );
\time_out_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__9_n_6\,
      Q => time_out_counter_reg(9),
      R => reset_time_out_reg_n_0
    );
\time_out_wait_bypass_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB00"
    )
        port map (
      I0 => time_out_wait_bypass_reg_n_0,
      I1 => rx_fsm_reset_done_int_s3,
      I2 => \wait_bypass_count[0]_i_4__2_n_0\,
      I3 => run_phase_alignment_int_s3,
      O => \time_out_wait_bypass_i_1__2_n_0\
    );
time_out_wait_bypass_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt3_rxusrclk_in,
      CE => '1',
      D => \time_out_wait_bypass_i_1__2_n_0\,
      Q => time_out_wait_bypass_reg_n_0,
      R => '0'
    );
time_out_wait_bypass_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => time_out_wait_bypass_s2,
      Q => time_out_wait_bypass_s3,
      R => '0'
    );
\time_tlock_max_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF8F0000"
    )
        port map (
      I0 => \time_tlock_max_i_2__9_n_0\,
      I1 => time_out_counter_reg(13),
      I2 => \time_tlock_max_i_3__9_n_0\,
      I3 => \time_out_2ms_i_2__9_n_0\,
      I4 => check_tlock_max_reg_n_0,
      I5 => time_tlock_max,
      O => \time_tlock_max_i_1__9_n_0\
    );
\time_tlock_max_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFEFEFEEEEEE"
    )
        port map (
      I0 => time_out_counter_reg(11),
      I1 => time_out_counter_reg(12),
      I2 => \time_tlock_max_i_4__7_n_0\,
      I3 => \time_out_100us_i_2__2_n_0\,
      I4 => time_out_counter_reg(4),
      I5 => \time_tlock_max_i_5__1_n_0\,
      O => \time_tlock_max_i_2__9_n_0\
    );
\time_tlock_max_i_3__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_out_counter_reg(17),
      I1 => time_out_counter_reg(16),
      O => \time_tlock_max_i_3__9_n_0\
    );
\time_tlock_max_i_4__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => time_out_counter_reg(8),
      I1 => time_out_counter_reg(10),
      I2 => time_out_counter_reg(9),
      O => \time_tlock_max_i_4__7_n_0\
    );
\time_tlock_max_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => time_out_counter_reg(7),
      I1 => time_out_counter_reg(5),
      I2 => time_out_counter_reg(6),
      O => \time_tlock_max_i_5__1_n_0\
    );
time_tlock_max_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \time_tlock_max_i_1__9_n_0\,
      Q => time_tlock_max,
      R => reset_time_out_reg_n_0
    );
\wait_bypass_count[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => run_phase_alignment_int_s3,
      O => clear
    );
\wait_bypass_count[0]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wait_bypass_count[0]_i_4__2_n_0\,
      I1 => rx_fsm_reset_done_int_s3,
      O => \wait_bypass_count[0]_i_2__2_n_0\
    );
\wait_bypass_count[0]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
        port map (
      I0 => \wait_bypass_count[0]_i_6__2_n_0\,
      I1 => wait_bypass_count_reg(1),
      I2 => wait_bypass_count_reg(8),
      I3 => wait_bypass_count_reg(0),
      I4 => \wait_bypass_count[0]_i_7__2_n_0\,
      O => \wait_bypass_count[0]_i_4__2_n_0\
    );
\wait_bypass_count[0]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_bypass_count_reg(0),
      O => \wait_bypass_count[0]_i_5__2_n_0\
    );
\wait_bypass_count[0]_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => wait_bypass_count_reg(3),
      I1 => wait_bypass_count_reg(5),
      I2 => wait_bypass_count_reg(9),
      I3 => wait_bypass_count_reg(7),
      O => \wait_bypass_count[0]_i_6__2_n_0\
    );
\wait_bypass_count[0]_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => wait_bypass_count_reg(2),
      I1 => wait_bypass_count_reg(12),
      I2 => wait_bypass_count_reg(4),
      I3 => wait_bypass_count_reg(10),
      I4 => wait_bypass_count_reg(6),
      I5 => wait_bypass_count_reg(11),
      O => \wait_bypass_count[0]_i_7__2_n_0\
    );
\wait_bypass_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt3_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__2_n_0\,
      D => \wait_bypass_count_reg[0]_i_3__2_n_7\,
      Q => wait_bypass_count_reg(0),
      R => clear
    );
\wait_bypass_count_reg[0]_i_3__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \wait_bypass_count_reg[0]_i_3__2_n_0\,
      CO(2) => \wait_bypass_count_reg[0]_i_3__2_n_1\,
      CO(1) => \wait_bypass_count_reg[0]_i_3__2_n_2\,
      CO(0) => \wait_bypass_count_reg[0]_i_3__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \wait_bypass_count_reg[0]_i_3__2_n_4\,
      O(2) => \wait_bypass_count_reg[0]_i_3__2_n_5\,
      O(1) => \wait_bypass_count_reg[0]_i_3__2_n_6\,
      O(0) => \wait_bypass_count_reg[0]_i_3__2_n_7\,
      S(3 downto 1) => wait_bypass_count_reg(3 downto 1),
      S(0) => \wait_bypass_count[0]_i_5__2_n_0\
    );
\wait_bypass_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt3_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__2_n_0\,
      D => \wait_bypass_count_reg[8]_i_1__2_n_5\,
      Q => wait_bypass_count_reg(10),
      R => clear
    );
\wait_bypass_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt3_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__2_n_0\,
      D => \wait_bypass_count_reg[8]_i_1__2_n_4\,
      Q => wait_bypass_count_reg(11),
      R => clear
    );
\wait_bypass_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt3_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__2_n_0\,
      D => \wait_bypass_count_reg[12]_i_1__2_n_7\,
      Q => wait_bypass_count_reg(12),
      R => clear
    );
\wait_bypass_count_reg[12]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[8]_i_1__2_n_0\,
      CO(3 downto 0) => \NLW_wait_bypass_count_reg[12]_i_1__2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_wait_bypass_count_reg[12]_i_1__2_O_UNCONNECTED\(3 downto 1),
      O(0) => \wait_bypass_count_reg[12]_i_1__2_n_7\,
      S(3 downto 1) => B"000",
      S(0) => wait_bypass_count_reg(12)
    );
\wait_bypass_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt3_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__2_n_0\,
      D => \wait_bypass_count_reg[0]_i_3__2_n_6\,
      Q => wait_bypass_count_reg(1),
      R => clear
    );
\wait_bypass_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt3_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__2_n_0\,
      D => \wait_bypass_count_reg[0]_i_3__2_n_5\,
      Q => wait_bypass_count_reg(2),
      R => clear
    );
\wait_bypass_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt3_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__2_n_0\,
      D => \wait_bypass_count_reg[0]_i_3__2_n_4\,
      Q => wait_bypass_count_reg(3),
      R => clear
    );
\wait_bypass_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt3_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__2_n_0\,
      D => \wait_bypass_count_reg[4]_i_1__2_n_7\,
      Q => wait_bypass_count_reg(4),
      R => clear
    );
\wait_bypass_count_reg[4]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[0]_i_3__2_n_0\,
      CO(3) => \wait_bypass_count_reg[4]_i_1__2_n_0\,
      CO(2) => \wait_bypass_count_reg[4]_i_1__2_n_1\,
      CO(1) => \wait_bypass_count_reg[4]_i_1__2_n_2\,
      CO(0) => \wait_bypass_count_reg[4]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wait_bypass_count_reg[4]_i_1__2_n_4\,
      O(2) => \wait_bypass_count_reg[4]_i_1__2_n_5\,
      O(1) => \wait_bypass_count_reg[4]_i_1__2_n_6\,
      O(0) => \wait_bypass_count_reg[4]_i_1__2_n_7\,
      S(3 downto 0) => wait_bypass_count_reg(7 downto 4)
    );
\wait_bypass_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt3_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__2_n_0\,
      D => \wait_bypass_count_reg[4]_i_1__2_n_6\,
      Q => wait_bypass_count_reg(5),
      R => clear
    );
\wait_bypass_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt3_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__2_n_0\,
      D => \wait_bypass_count_reg[4]_i_1__2_n_5\,
      Q => wait_bypass_count_reg(6),
      R => clear
    );
\wait_bypass_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt3_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__2_n_0\,
      D => \wait_bypass_count_reg[4]_i_1__2_n_4\,
      Q => wait_bypass_count_reg(7),
      R => clear
    );
\wait_bypass_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt3_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__2_n_0\,
      D => \wait_bypass_count_reg[8]_i_1__2_n_7\,
      Q => wait_bypass_count_reg(8),
      R => clear
    );
\wait_bypass_count_reg[8]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[4]_i_1__2_n_0\,
      CO(3) => \wait_bypass_count_reg[8]_i_1__2_n_0\,
      CO(2) => \wait_bypass_count_reg[8]_i_1__2_n_1\,
      CO(1) => \wait_bypass_count_reg[8]_i_1__2_n_2\,
      CO(0) => \wait_bypass_count_reg[8]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wait_bypass_count_reg[8]_i_1__2_n_4\,
      O(2) => \wait_bypass_count_reg[8]_i_1__2_n_5\,
      O(1) => \wait_bypass_count_reg[8]_i_1__2_n_6\,
      O(0) => \wait_bypass_count_reg[8]_i_1__2_n_7\,
      S(3 downto 0) => wait_bypass_count_reg(11 downto 8)
    );
\wait_bypass_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt3_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__2_n_0\,
      D => \wait_bypass_count_reg[8]_i_1__2_n_6\,
      Q => wait_bypass_count_reg(9),
      R => clear
    );
\wait_time_cnt[0]_i_10__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(1),
      O => \wait_time_cnt[0]_i_10__9_n_0\
    );
\wait_time_cnt[0]_i_11__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(0),
      O => \wait_time_cnt[0]_i_11__9_n_0\
    );
\wait_time_cnt[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => rx_state(1),
      I1 => rx_state(0),
      I2 => rx_state(3),
      O => \wait_time_cnt[0]_i_1__1_n_0\
    );
\wait_time_cnt[0]_i_2__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \wait_time_cnt[0]_i_4__9_n_0\,
      I1 => \wait_time_cnt[0]_i_5__9_n_0\,
      I2 => \wait_time_cnt[0]_i_6__9_n_0\,
      I3 => \wait_time_cnt[0]_i_7__9_n_0\,
      O => sel
    );
\wait_time_cnt[0]_i_4__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(0),
      I1 => wait_time_cnt_reg(3),
      I2 => wait_time_cnt_reg(15),
      I3 => wait_time_cnt_reg(13),
      O => \wait_time_cnt[0]_i_4__9_n_0\
    );
\wait_time_cnt[0]_i_5__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(9),
      I1 => wait_time_cnt_reg(10),
      I2 => wait_time_cnt_reg(14),
      I3 => wait_time_cnt_reg(12),
      O => \wait_time_cnt[0]_i_5__9_n_0\
    );
\wait_time_cnt[0]_i_6__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(1),
      I1 => wait_time_cnt_reg(2),
      I2 => wait_time_cnt_reg(8),
      I3 => wait_time_cnt_reg(11),
      O => \wait_time_cnt[0]_i_6__9_n_0\
    );
\wait_time_cnt[0]_i_7__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(6),
      I1 => wait_time_cnt_reg(5),
      I2 => wait_time_cnt_reg(7),
      I3 => wait_time_cnt_reg(4),
      O => \wait_time_cnt[0]_i_7__9_n_0\
    );
\wait_time_cnt[0]_i_8__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(3),
      O => \wait_time_cnt[0]_i_8__9_n_0\
    );
\wait_time_cnt[0]_i_9__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(2),
      O => \wait_time_cnt[0]_i_9__9_n_0\
    );
\wait_time_cnt[12]_i_2__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(15),
      O => \wait_time_cnt[12]_i_2__9_n_0\
    );
\wait_time_cnt[12]_i_3__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(14),
      O => \wait_time_cnt[12]_i_3__9_n_0\
    );
\wait_time_cnt[12]_i_4__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(13),
      O => \wait_time_cnt[12]_i_4__9_n_0\
    );
\wait_time_cnt[12]_i_5__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(12),
      O => \wait_time_cnt[12]_i_5__9_n_0\
    );
\wait_time_cnt[4]_i_2__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(7),
      O => \wait_time_cnt[4]_i_2__9_n_0\
    );
\wait_time_cnt[4]_i_3__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(6),
      O => \wait_time_cnt[4]_i_3__9_n_0\
    );
\wait_time_cnt[4]_i_4__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(5),
      O => \wait_time_cnt[4]_i_4__9_n_0\
    );
\wait_time_cnt[4]_i_5__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(4),
      O => \wait_time_cnt[4]_i_5__9_n_0\
    );
\wait_time_cnt[8]_i_2__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(11),
      O => \wait_time_cnt[8]_i_2__9_n_0\
    );
\wait_time_cnt[8]_i_3__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(10),
      O => \wait_time_cnt[8]_i_3__9_n_0\
    );
\wait_time_cnt[8]_i_4__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(9),
      O => \wait_time_cnt[8]_i_4__9_n_0\
    );
\wait_time_cnt[8]_i_5__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(8),
      O => \wait_time_cnt[8]_i_5__9_n_0\
    );
\wait_time_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3__9_n_7\,
      Q => wait_time_cnt_reg(0),
      R => \wait_time_cnt[0]_i_1__1_n_0\
    );
\wait_time_cnt_reg[0]_i_3__9\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \wait_time_cnt_reg[0]_i_3__9_n_0\,
      CO(2) => \wait_time_cnt_reg[0]_i_3__9_n_1\,
      CO(1) => \wait_time_cnt_reg[0]_i_3__9_n_2\,
      CO(0) => \wait_time_cnt_reg[0]_i_3__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[0]_i_3__9_n_4\,
      O(2) => \wait_time_cnt_reg[0]_i_3__9_n_5\,
      O(1) => \wait_time_cnt_reg[0]_i_3__9_n_6\,
      O(0) => \wait_time_cnt_reg[0]_i_3__9_n_7\,
      S(3) => \wait_time_cnt[0]_i_8__9_n_0\,
      S(2) => \wait_time_cnt[0]_i_9__9_n_0\,
      S(1) => \wait_time_cnt[0]_i_10__9_n_0\,
      S(0) => \wait_time_cnt[0]_i_11__9_n_0\
    );
\wait_time_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1__9_n_5\,
      Q => wait_time_cnt_reg(10),
      R => \wait_time_cnt[0]_i_1__1_n_0\
    );
\wait_time_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1__9_n_4\,
      Q => wait_time_cnt_reg(11),
      R => \wait_time_cnt[0]_i_1__1_n_0\
    );
\wait_time_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1__9_n_7\,
      Q => wait_time_cnt_reg(12),
      R => \wait_time_cnt[0]_i_1__1_n_0\
    );
\wait_time_cnt_reg[12]_i_1__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[8]_i_1__9_n_0\,
      CO(3) => \NLW_wait_time_cnt_reg[12]_i_1__9_CO_UNCONNECTED\(3),
      CO(2) => \wait_time_cnt_reg[12]_i_1__9_n_1\,
      CO(1) => \wait_time_cnt_reg[12]_i_1__9_n_2\,
      CO(0) => \wait_time_cnt_reg[12]_i_1__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0111",
      O(3) => \wait_time_cnt_reg[12]_i_1__9_n_4\,
      O(2) => \wait_time_cnt_reg[12]_i_1__9_n_5\,
      O(1) => \wait_time_cnt_reg[12]_i_1__9_n_6\,
      O(0) => \wait_time_cnt_reg[12]_i_1__9_n_7\,
      S(3) => \wait_time_cnt[12]_i_2__9_n_0\,
      S(2) => \wait_time_cnt[12]_i_3__9_n_0\,
      S(1) => \wait_time_cnt[12]_i_4__9_n_0\,
      S(0) => \wait_time_cnt[12]_i_5__9_n_0\
    );
\wait_time_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1__9_n_6\,
      Q => wait_time_cnt_reg(13),
      R => \wait_time_cnt[0]_i_1__1_n_0\
    );
\wait_time_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1__9_n_5\,
      Q => wait_time_cnt_reg(14),
      R => \wait_time_cnt[0]_i_1__1_n_0\
    );
\wait_time_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1__9_n_4\,
      Q => wait_time_cnt_reg(15),
      R => \wait_time_cnt[0]_i_1__1_n_0\
    );
\wait_time_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3__9_n_6\,
      Q => wait_time_cnt_reg(1),
      R => \wait_time_cnt[0]_i_1__1_n_0\
    );
\wait_time_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3__9_n_5\,
      Q => wait_time_cnt_reg(2),
      R => \wait_time_cnt[0]_i_1__1_n_0\
    );
\wait_time_cnt_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3__9_n_4\,
      Q => wait_time_cnt_reg(3),
      S => \wait_time_cnt[0]_i_1__1_n_0\
    );
\wait_time_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1__9_n_7\,
      Q => wait_time_cnt_reg(4),
      R => \wait_time_cnt[0]_i_1__1_n_0\
    );
\wait_time_cnt_reg[4]_i_1__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[0]_i_3__9_n_0\,
      CO(3) => \wait_time_cnt_reg[4]_i_1__9_n_0\,
      CO(2) => \wait_time_cnt_reg[4]_i_1__9_n_1\,
      CO(1) => \wait_time_cnt_reg[4]_i_1__9_n_2\,
      CO(0) => \wait_time_cnt_reg[4]_i_1__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[4]_i_1__9_n_4\,
      O(2) => \wait_time_cnt_reg[4]_i_1__9_n_5\,
      O(1) => \wait_time_cnt_reg[4]_i_1__9_n_6\,
      O(0) => \wait_time_cnt_reg[4]_i_1__9_n_7\,
      S(3) => \wait_time_cnt[4]_i_2__9_n_0\,
      S(2) => \wait_time_cnt[4]_i_3__9_n_0\,
      S(1) => \wait_time_cnt[4]_i_4__9_n_0\,
      S(0) => \wait_time_cnt[4]_i_5__9_n_0\
    );
\wait_time_cnt_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1__9_n_6\,
      Q => wait_time_cnt_reg(5),
      S => \wait_time_cnt[0]_i_1__1_n_0\
    );
\wait_time_cnt_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1__9_n_5\,
      Q => wait_time_cnt_reg(6),
      S => \wait_time_cnt[0]_i_1__1_n_0\
    );
\wait_time_cnt_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1__9_n_4\,
      Q => wait_time_cnt_reg(7),
      S => \wait_time_cnt[0]_i_1__1_n_0\
    );
\wait_time_cnt_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1__9_n_7\,
      Q => wait_time_cnt_reg(8),
      S => \wait_time_cnt[0]_i_1__1_n_0\
    );
\wait_time_cnt_reg[8]_i_1__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[4]_i_1__9_n_0\,
      CO(3) => \wait_time_cnt_reg[8]_i_1__9_n_0\,
      CO(2) => \wait_time_cnt_reg[8]_i_1__9_n_1\,
      CO(1) => \wait_time_cnt_reg[8]_i_1__9_n_2\,
      CO(0) => \wait_time_cnt_reg[8]_i_1__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[8]_i_1__9_n_4\,
      O(2) => \wait_time_cnt_reg[8]_i_1__9_n_5\,
      O(1) => \wait_time_cnt_reg[8]_i_1__9_n_6\,
      O(0) => \wait_time_cnt_reg[8]_i_1__9_n_7\,
      S(3) => \wait_time_cnt[8]_i_2__9_n_0\,
      S(2) => \wait_time_cnt[8]_i_3__9_n_0\,
      S(1) => \wait_time_cnt[8]_i_4__9_n_0\,
      S(0) => \wait_time_cnt[8]_i_5__9_n_0\
    );
\wait_time_cnt_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1__9_n_6\,
      Q => wait_time_cnt_reg(9),
      S => \wait_time_cnt[0]_i_1__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtwizard_0_gtwizard_0_RX_STARTUP_FSM_6 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt4_rx_fsm_reset_done_out : out STD_LOGIC;
    gt4_rxuserrdy_i : out STD_LOGIC;
    gt4_rxdfelfhold_i : out STD_LOGIC;
    sysclk_in : in STD_LOGIC;
    gt4_rxusrclk_in : in STD_LOGIC;
    soft_reset_rx_in : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[0]_0\ : in STD_LOGIC;
    dont_reset_on_data_error_in : in STD_LOGIC;
    gt4_rxresetdone_out : in STD_LOGIC;
    gt4_data_valid_in : in STD_LOGIC;
    gt4_cplllock_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtwizard_0_gtwizard_0_RX_STARTUP_FSM_6 : entity is "gtwizard_0_RX_STARTUP_FSM";
end gtwizard_0_gtwizard_0_RX_STARTUP_FSM_6;

architecture STRUCTURE of gtwizard_0_gtwizard_0_RX_STARTUP_FSM_6 is
  signal \FSM_sequential_rx_state[0]_i_2__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[1]_i_3__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_10__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_4__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_5__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_8__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_9__2_n_0\ : STD_LOGIC;
  signal \RXDFEAGCHOLD_i_1__3_n_0\ : STD_LOGIC;
  signal \RXUSERRDY_i_1__3_n_0\ : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal adapt_count : STD_LOGIC;
  signal \adapt_count[0]_i_10__3_n_0\ : STD_LOGIC;
  signal \adapt_count[0]_i_11__3_n_0\ : STD_LOGIC;
  signal \adapt_count[0]_i_3__3_n_0\ : STD_LOGIC;
  signal \adapt_count[0]_i_4__3_n_0\ : STD_LOGIC;
  signal \adapt_count[0]_i_5__3_n_0\ : STD_LOGIC;
  signal \adapt_count[0]_i_6__3_n_0\ : STD_LOGIC;
  signal \adapt_count[0]_i_7__3_n_0\ : STD_LOGIC;
  signal \adapt_count[0]_i_8__3_n_0\ : STD_LOGIC;
  signal \adapt_count[0]_i_9__3_n_0\ : STD_LOGIC;
  signal adapt_count_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \adapt_count_reg[0]_i_2__3_n_0\ : STD_LOGIC;
  signal \adapt_count_reg[0]_i_2__3_n_1\ : STD_LOGIC;
  signal \adapt_count_reg[0]_i_2__3_n_2\ : STD_LOGIC;
  signal \adapt_count_reg[0]_i_2__3_n_3\ : STD_LOGIC;
  signal \adapt_count_reg[0]_i_2__3_n_4\ : STD_LOGIC;
  signal \adapt_count_reg[0]_i_2__3_n_5\ : STD_LOGIC;
  signal \adapt_count_reg[0]_i_2__3_n_6\ : STD_LOGIC;
  signal \adapt_count_reg[0]_i_2__3_n_7\ : STD_LOGIC;
  signal \adapt_count_reg[12]_i_1__3_n_0\ : STD_LOGIC;
  signal \adapt_count_reg[12]_i_1__3_n_1\ : STD_LOGIC;
  signal \adapt_count_reg[12]_i_1__3_n_2\ : STD_LOGIC;
  signal \adapt_count_reg[12]_i_1__3_n_3\ : STD_LOGIC;
  signal \adapt_count_reg[12]_i_1__3_n_4\ : STD_LOGIC;
  signal \adapt_count_reg[12]_i_1__3_n_5\ : STD_LOGIC;
  signal \adapt_count_reg[12]_i_1__3_n_6\ : STD_LOGIC;
  signal \adapt_count_reg[12]_i_1__3_n_7\ : STD_LOGIC;
  signal \adapt_count_reg[16]_i_1__3_n_0\ : STD_LOGIC;
  signal \adapt_count_reg[16]_i_1__3_n_1\ : STD_LOGIC;
  signal \adapt_count_reg[16]_i_1__3_n_2\ : STD_LOGIC;
  signal \adapt_count_reg[16]_i_1__3_n_3\ : STD_LOGIC;
  signal \adapt_count_reg[16]_i_1__3_n_4\ : STD_LOGIC;
  signal \adapt_count_reg[16]_i_1__3_n_5\ : STD_LOGIC;
  signal \adapt_count_reg[16]_i_1__3_n_6\ : STD_LOGIC;
  signal \adapt_count_reg[16]_i_1__3_n_7\ : STD_LOGIC;
  signal \adapt_count_reg[20]_i_1__3_n_0\ : STD_LOGIC;
  signal \adapt_count_reg[20]_i_1__3_n_1\ : STD_LOGIC;
  signal \adapt_count_reg[20]_i_1__3_n_2\ : STD_LOGIC;
  signal \adapt_count_reg[20]_i_1__3_n_3\ : STD_LOGIC;
  signal \adapt_count_reg[20]_i_1__3_n_4\ : STD_LOGIC;
  signal \adapt_count_reg[20]_i_1__3_n_5\ : STD_LOGIC;
  signal \adapt_count_reg[20]_i_1__3_n_6\ : STD_LOGIC;
  signal \adapt_count_reg[20]_i_1__3_n_7\ : STD_LOGIC;
  signal \adapt_count_reg[24]_i_1__3_n_0\ : STD_LOGIC;
  signal \adapt_count_reg[24]_i_1__3_n_1\ : STD_LOGIC;
  signal \adapt_count_reg[24]_i_1__3_n_2\ : STD_LOGIC;
  signal \adapt_count_reg[24]_i_1__3_n_3\ : STD_LOGIC;
  signal \adapt_count_reg[24]_i_1__3_n_4\ : STD_LOGIC;
  signal \adapt_count_reg[24]_i_1__3_n_5\ : STD_LOGIC;
  signal \adapt_count_reg[24]_i_1__3_n_6\ : STD_LOGIC;
  signal \adapt_count_reg[24]_i_1__3_n_7\ : STD_LOGIC;
  signal \adapt_count_reg[28]_i_1__3_n_1\ : STD_LOGIC;
  signal \adapt_count_reg[28]_i_1__3_n_2\ : STD_LOGIC;
  signal \adapt_count_reg[28]_i_1__3_n_3\ : STD_LOGIC;
  signal \adapt_count_reg[28]_i_1__3_n_4\ : STD_LOGIC;
  signal \adapt_count_reg[28]_i_1__3_n_5\ : STD_LOGIC;
  signal \adapt_count_reg[28]_i_1__3_n_6\ : STD_LOGIC;
  signal \adapt_count_reg[28]_i_1__3_n_7\ : STD_LOGIC;
  signal \adapt_count_reg[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \adapt_count_reg[4]_i_1__3_n_1\ : STD_LOGIC;
  signal \adapt_count_reg[4]_i_1__3_n_2\ : STD_LOGIC;
  signal \adapt_count_reg[4]_i_1__3_n_3\ : STD_LOGIC;
  signal \adapt_count_reg[4]_i_1__3_n_4\ : STD_LOGIC;
  signal \adapt_count_reg[4]_i_1__3_n_5\ : STD_LOGIC;
  signal \adapt_count_reg[4]_i_1__3_n_6\ : STD_LOGIC;
  signal \adapt_count_reg[4]_i_1__3_n_7\ : STD_LOGIC;
  signal \adapt_count_reg[8]_i_1__3_n_0\ : STD_LOGIC;
  signal \adapt_count_reg[8]_i_1__3_n_1\ : STD_LOGIC;
  signal \adapt_count_reg[8]_i_1__3_n_2\ : STD_LOGIC;
  signal \adapt_count_reg[8]_i_1__3_n_3\ : STD_LOGIC;
  signal \adapt_count_reg[8]_i_1__3_n_4\ : STD_LOGIC;
  signal \adapt_count_reg[8]_i_1__3_n_5\ : STD_LOGIC;
  signal \adapt_count_reg[8]_i_1__3_n_6\ : STD_LOGIC;
  signal \adapt_count_reg[8]_i_1__3_n_7\ : STD_LOGIC;
  signal adapt_count_reset_reg_n_0 : STD_LOGIC;
  signal \check_tlock_max_i_1__3_n_0\ : STD_LOGIC;
  signal check_tlock_max_reg_n_0 : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal cplllock_sync : STD_LOGIC;
  signal \^gt4_rx_fsm_reset_done_out\ : STD_LOGIC;
  signal \^gt4_rxdfelfhold_i\ : STD_LOGIC;
  signal \^gt4_rxuserrdy_i\ : STD_LOGIC;
  signal \gtrxreset_i_i_1__3_n_0\ : STD_LOGIC;
  signal init_wait_count : STD_LOGIC;
  signal \init_wait_count[0]_i_1__10_n_0\ : STD_LOGIC;
  signal \init_wait_count[7]_i_3__10_n_0\ : STD_LOGIC;
  signal \init_wait_count[7]_i_4__10_n_0\ : STD_LOGIC;
  signal init_wait_count_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \init_wait_done_i_1__10_n_0\ : STD_LOGIC;
  signal init_wait_done_reg_n_0 : STD_LOGIC;
  signal \mmcm_lock_count[7]_i_2__10_n_0\ : STD_LOGIC;
  signal \mmcm_lock_count[7]_i_4__10_n_0\ : STD_LOGIC;
  signal mmcm_lock_count_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mmcm_lock_reclocked : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \reset_time_out_i_2__1_n_0\ : STD_LOGIC;
  signal \reset_time_out_i_4__4_n_0\ : STD_LOGIC;
  signal \reset_time_out_i_5__3_n_0\ : STD_LOGIC;
  signal reset_time_out_reg_n_0 : STD_LOGIC;
  signal \run_phase_alignment_int_i_1__3_n_0\ : STD_LOGIC;
  signal run_phase_alignment_int_reg_n_0 : STD_LOGIC;
  signal run_phase_alignment_int_s2 : STD_LOGIC;
  signal run_phase_alignment_int_s3 : STD_LOGIC;
  signal rx_fsm_reset_done_int_s2 : STD_LOGIC;
  signal rx_fsm_reset_done_int_s3 : STD_LOGIC;
  signal rx_state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rxresetdone_s2 : STD_LOGIC;
  signal rxresetdone_s3 : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal sync_cplllock_n_0 : STD_LOGIC;
  signal sync_cplllock_n_2 : STD_LOGIC;
  signal sync_data_valid_n_0 : STD_LOGIC;
  signal sync_data_valid_n_1 : STD_LOGIC;
  signal sync_data_valid_n_2 : STD_LOGIC;
  signal sync_data_valid_n_3 : STD_LOGIC;
  signal sync_data_valid_n_4 : STD_LOGIC;
  signal sync_data_valid_n_5 : STD_LOGIC;
  signal sync_mmcm_lock_reclocked_n_0 : STD_LOGIC;
  signal sync_mmcm_lock_reclocked_n_1 : STD_LOGIC;
  signal \time_out_100us_i_1__3_n_0\ : STD_LOGIC;
  signal \time_out_100us_i_2__3_n_0\ : STD_LOGIC;
  signal \time_out_100us_i_3__3_n_0\ : STD_LOGIC;
  signal time_out_100us_reg_n_0 : STD_LOGIC;
  signal \time_out_1us_i_1__3_n_0\ : STD_LOGIC;
  signal \time_out_1us_i_2__3_n_0\ : STD_LOGIC;
  signal \time_out_1us_i_3__3_n_0\ : STD_LOGIC;
  signal \time_out_1us_i_4__3_n_0\ : STD_LOGIC;
  signal time_out_1us_reg_n_0 : STD_LOGIC;
  signal \time_out_2ms_i_1__10_n_0\ : STD_LOGIC;
  signal \time_out_2ms_i_2__10_n_0\ : STD_LOGIC;
  signal \time_out_2ms_i_3__10_n_0\ : STD_LOGIC;
  signal \time_out_2ms_i_4__7_n_0\ : STD_LOGIC;
  signal time_out_2ms_reg_n_0 : STD_LOGIC;
  signal \time_out_adapt_i_1__3_n_0\ : STD_LOGIC;
  signal time_out_adapt_reg_n_0 : STD_LOGIC;
  signal time_out_counter : STD_LOGIC;
  signal \time_out_counter[0]_i_3__10_n_0\ : STD_LOGIC;
  signal \time_out_counter[0]_i_4__10_n_0\ : STD_LOGIC;
  signal \time_out_counter[0]_i_5__6_n_0\ : STD_LOGIC;
  signal time_out_counter_reg : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \time_out_counter_reg[0]_i_2__10_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__10_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__10_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__10_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__10_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__10_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__10_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__10_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__10_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__10_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__10_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__10_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__10_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__10_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__10_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__10_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__10_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__10_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__10_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__10_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__10_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__10_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__10_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__10_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__10_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__10_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__10_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__10_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__10_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__10_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__10_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__10_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__10_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__10_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__10_n_7\ : STD_LOGIC;
  signal \time_out_wait_bypass_i_1__3_n_0\ : STD_LOGIC;
  signal time_out_wait_bypass_reg_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_s2 : STD_LOGIC;
  signal time_out_wait_bypass_s3 : STD_LOGIC;
  signal time_tlock_max : STD_LOGIC;
  signal \time_tlock_max_i_1__10_n_0\ : STD_LOGIC;
  signal \time_tlock_max_i_2__10_n_0\ : STD_LOGIC;
  signal \time_tlock_max_i_3__10_n_0\ : STD_LOGIC;
  signal \time_tlock_max_i_4__8_n_0\ : STD_LOGIC;
  signal \time_tlock_max_i_5__2_n_0\ : STD_LOGIC;
  signal \time_tlock_max_i_6__1_n_0\ : STD_LOGIC;
  signal time_tlock_max_i_7_n_0 : STD_LOGIC;
  signal \wait_bypass_count[0]_i_2__3_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_4__3_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_5__3_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_6__3_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_7__3_n_0\ : STD_LOGIC;
  signal wait_bypass_count_reg : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \wait_bypass_count_reg[0]_i_3__3_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__3_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__3_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__3_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__3_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__3_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__3_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__3_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1__3_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__3_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__3_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__3_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__3_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__3_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__3_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__3_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__3_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__3_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__3_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__3_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__3_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__3_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__3_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__3_n_7\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_10__10_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_11__10_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_4__10_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_5__10_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_6__10_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_7__10_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_8__10_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_9__10_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_2__10_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_3__10_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_4__10_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_5__10_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_2__10_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_3__10_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_4__10_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_5__10_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_2__10_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_3__10_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_4__10_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_5__10_n_0\ : STD_LOGIC;
  signal wait_time_cnt_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \wait_time_cnt_reg[0]_i_3__10_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__10_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__10_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__10_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__10_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__10_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__10_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__10_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__10_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__10_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__10_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__10_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__10_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__10_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__10_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__10_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__10_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__10_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__10_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__10_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__10_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__10_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__10_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__10_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__10_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__10_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__10_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__10_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__10_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__10_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__10_n_7\ : STD_LOGIC;
  signal \NLW_adapt_count_reg[28]_i_1__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_time_out_counter_reg[16]_i_1__10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_time_out_counter_reg[16]_i_1__10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_wait_bypass_count_reg[12]_i_1__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_wait_bypass_count_reg[12]_i_1__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_wait_time_cnt_reg[12]_i_1__10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_rx_state[3]_i_10__2\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \FSM_sequential_rx_state[3]_i_8__3\ : label is "soft_lutpair105";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_rx_state_reg[0]\ : label is "RELEASE_PLL_RESET:0011,VERIFY_RECCLK_STABLE:0100,WAIT_FOR_PLL_LOCK:0010,FSM_DONE:1010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,MONITOR_DATA_VALID:1001,WAIT_FOR_RXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_rx_state_reg[1]\ : label is "RELEASE_PLL_RESET:0011,VERIFY_RECCLK_STABLE:0100,WAIT_FOR_PLL_LOCK:0010,FSM_DONE:1010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,MONITOR_DATA_VALID:1001,WAIT_FOR_RXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_rx_state_reg[2]\ : label is "RELEASE_PLL_RESET:0011,VERIFY_RECCLK_STABLE:0100,WAIT_FOR_PLL_LOCK:0010,FSM_DONE:1010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,MONITOR_DATA_VALID:1001,WAIT_FOR_RXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_rx_state_reg[3]\ : label is "RELEASE_PLL_RESET:0011,VERIFY_RECCLK_STABLE:0100,WAIT_FOR_PLL_LOCK:0010,FSM_DONE:1010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,MONITOR_DATA_VALID:1001,WAIT_FOR_RXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute SOFT_HLUTNM of \init_wait_count[1]_i_1__10\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \init_wait_count[2]_i_1__10\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \init_wait_count[3]_i_1__10\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \init_wait_count[4]_i_1__10\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \init_wait_count[7]_i_3__10\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \init_wait_count[7]_i_4__10\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \mmcm_lock_count[0]_i_1__10\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \mmcm_lock_count[1]_i_1__10\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \mmcm_lock_count[2]_i_1__10\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \mmcm_lock_count[3]_i_1__10\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \mmcm_lock_count[4]_i_1__10\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \mmcm_lock_count[6]_i_1__10\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \mmcm_lock_count[7]_i_3__10\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \mmcm_lock_count[7]_i_4__10\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \reset_time_out_i_2__1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \reset_time_out_i_4__4\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \time_out_100us_i_2__3\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \time_out_1us_i_3__3\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \time_out_2ms_i_3__10\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \time_out_2ms_i_4__7\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \time_out_counter[0]_i_3__10\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \time_tlock_max_i_3__10\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \time_tlock_max_i_5__2\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of time_tlock_max_i_7 : label is "soft_lutpair114";
begin
  SR(0) <= \^sr\(0);
  gt4_rx_fsm_reset_done_out <= \^gt4_rx_fsm_reset_done_out\;
  gt4_rxdfelfhold_i <= \^gt4_rxdfelfhold_i\;
  gt4_rxuserrdy_i <= \^gt4_rxuserrdy_i\;
\FSM_sequential_rx_state[0]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8000AF00"
    )
        port map (
      I0 => rx_state(1),
      I1 => reset_time_out_reg_n_0,
      I2 => rx_state(2),
      I3 => rx_state(0),
      I4 => time_out_2ms_reg_n_0,
      I5 => rx_state(3),
      O => \FSM_sequential_rx_state[0]_i_2__3_n_0\
    );
\FSM_sequential_rx_state[1]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF5555FFFF7555"
    )
        port map (
      I0 => rx_state(0),
      I1 => reset_time_out_reg_n_0,
      I2 => time_tlock_max,
      I3 => rx_state(2),
      I4 => rx_state(1),
      I5 => rx_state(3),
      O => \FSM_sequential_rx_state[1]_i_3__2_n_0\
    );
\FSM_sequential_rx_state[2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100005551555"
    )
        port map (
      I0 => rx_state(3),
      I1 => rx_state(2),
      I2 => rx_state(1),
      I3 => rx_state(0),
      I4 => time_out_2ms_reg_n_0,
      I5 => \FSM_sequential_rx_state[2]_i_2__1_n_0\,
      O => \FSM_sequential_rx_state[2]_i_1__3_n_0\
    );
\FSM_sequential_rx_state[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"27FF272727272727"
    )
        port map (
      I0 => rx_state(3),
      I1 => rx_state(1),
      I2 => rx_state(2),
      I3 => reset_time_out_reg_n_0,
      I4 => time_tlock_max,
      I5 => rx_state(0),
      O => \FSM_sequential_rx_state[2]_i_2__1_n_0\
    );
\FSM_sequential_rx_state[3]_i_10__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0001"
    )
        port map (
      I0 => rx_state(1),
      I1 => init_wait_done_reg_n_0,
      I2 => rx_state(0),
      I3 => rx_state(2),
      I4 => rx_state(3),
      O => \FSM_sequential_rx_state[3]_i_10__2_n_0\
    );
\FSM_sequential_rx_state[3]_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00011101"
    )
        port map (
      I0 => \FSM_sequential_rx_state[2]_i_2__1_n_0\,
      I1 => rx_state(1),
      I2 => \FSM_sequential_rx_state_reg[0]_0\,
      I3 => rx_state(0),
      I4 => mmcm_lock_reclocked,
      I5 => \FSM_sequential_rx_state[3]_i_10__2_n_0\,
      O => \FSM_sequential_rx_state[3]_i_4__3_n_0\
    );
\FSM_sequential_rx_state[3]_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555775700000000"
    )
        port map (
      I0 => rx_state(0),
      I1 => \FSM_sequential_rx_state[3]_i_8__3_n_0\,
      I2 => time_out_2ms_reg_n_0,
      I3 => reset_time_out_reg_n_0,
      I4 => rxresetdone_s3,
      I5 => rx_state(1),
      O => \FSM_sequential_rx_state[3]_i_5__3_n_0\
    );
\FSM_sequential_rx_state[3]_i_8__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => rx_state(2),
      I1 => rx_state(1),
      I2 => rx_state(3),
      O => \FSM_sequential_rx_state[3]_i_8__3_n_0\
    );
\FSM_sequential_rx_state[3]_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8A00008A000000"
    )
        port map (
      I0 => rx_state(0),
      I1 => reset_time_out_reg_n_0,
      I2 => time_out_2ms_reg_n_0,
      I3 => rx_state(3),
      I4 => rx_state(1),
      I5 => rx_state(2),
      O => \FSM_sequential_rx_state[3]_i_9__2_n_0\
    );
\FSM_sequential_rx_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => sync_data_valid_n_3,
      D => sync_data_valid_n_2,
      Q => rx_state(0),
      R => soft_reset_rx_in
    );
\FSM_sequential_rx_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => sync_data_valid_n_3,
      D => sync_data_valid_n_1,
      Q => rx_state(1),
      R => soft_reset_rx_in
    );
\FSM_sequential_rx_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => sync_data_valid_n_3,
      D => \FSM_sequential_rx_state[2]_i_1__3_n_0\,
      Q => rx_state(2),
      R => soft_reset_rx_in
    );
\FSM_sequential_rx_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => sync_data_valid_n_3,
      D => sync_data_valid_n_0,
      Q => rx_state(3),
      R => soft_reset_rx_in
    );
\RXDFEAGCHOLD_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00400000"
    )
        port map (
      I0 => rx_state(0),
      I1 => rx_state(3),
      I2 => rx_state(1),
      I3 => rx_state(2),
      I4 => time_out_adapt_reg_n_0,
      I5 => \^gt4_rxdfelfhold_i\,
      O => \RXDFEAGCHOLD_i_1__3_n_0\
    );
RXDFEAGCHOLD_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \RXDFEAGCHOLD_i_1__3_n_0\,
      Q => \^gt4_rxdfelfhold_i\,
      R => soft_reset_rx_in
    );
\RXUSERRDY_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB4000"
    )
        port map (
      I0 => rx_state(3),
      I1 => rx_state(0),
      I2 => rx_state(1),
      I3 => rx_state(2),
      I4 => \^gt4_rxuserrdy_i\,
      O => \RXUSERRDY_i_1__3_n_0\
    );
RXUSERRDY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \RXUSERRDY_i_1__3_n_0\,
      Q => \^gt4_rxuserrdy_i\,
      R => soft_reset_rx_in
    );
\adapt_count[0]_i_10__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => adapt_count_reg(23),
      I1 => adapt_count_reg(5),
      I2 => adapt_count_reg(9),
      I3 => adapt_count_reg(10),
      O => \adapt_count[0]_i_10__3_n_0\
    );
\adapt_count[0]_i_11__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => adapt_count_reg(4),
      I1 => adapt_count_reg(1),
      I2 => adapt_count_reg(13),
      I3 => adapt_count_reg(28),
      O => \adapt_count[0]_i_11__3_n_0\
    );
\adapt_count[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \adapt_count[0]_i_3__3_n_0\,
      I1 => \adapt_count[0]_i_4__3_n_0\,
      I2 => \adapt_count[0]_i_5__3_n_0\,
      I3 => \adapt_count[0]_i_6__3_n_0\,
      O => adapt_count
    );
\adapt_count[0]_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF7"
    )
        port map (
      I0 => adapt_count_reg(11),
      I1 => adapt_count_reg(8),
      I2 => adapt_count_reg(2),
      I3 => adapt_count_reg(6),
      I4 => \adapt_count[0]_i_8__3_n_0\,
      O => \adapt_count[0]_i_3__3_n_0\
    );
\adapt_count[0]_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => adapt_count_reg(0),
      I1 => adapt_count_reg(25),
      I2 => adapt_count_reg(20),
      I3 => adapt_count_reg(12),
      I4 => \adapt_count[0]_i_9__3_n_0\,
      O => \adapt_count[0]_i_4__3_n_0\
    );
\adapt_count[0]_i_5__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => adapt_count_reg(31),
      I1 => adapt_count_reg(18),
      I2 => adapt_count_reg(17),
      I3 => adapt_count_reg(24),
      I4 => \adapt_count[0]_i_10__3_n_0\,
      O => \adapt_count[0]_i_5__3_n_0\
    );
\adapt_count[0]_i_6__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => adapt_count_reg(14),
      I1 => adapt_count_reg(30),
      I2 => adapt_count_reg(27),
      I3 => adapt_count_reg(22),
      I4 => \adapt_count[0]_i_11__3_n_0\,
      O => \adapt_count[0]_i_6__3_n_0\
    );
\adapt_count[0]_i_7__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => adapt_count_reg(0),
      O => \adapt_count[0]_i_7__3_n_0\
    );
\adapt_count[0]_i_8__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => adapt_count_reg(21),
      I1 => adapt_count_reg(3),
      I2 => adapt_count_reg(7),
      I3 => adapt_count_reg(19),
      O => \adapt_count[0]_i_8__3_n_0\
    );
\adapt_count[0]_i_9__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => adapt_count_reg(16),
      I1 => adapt_count_reg(15),
      I2 => adapt_count_reg(26),
      I3 => adapt_count_reg(29),
      O => \adapt_count[0]_i_9__3_n_0\
    );
\adapt_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[0]_i_2__3_n_7\,
      Q => adapt_count_reg(0),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[0]_i_2__3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \adapt_count_reg[0]_i_2__3_n_0\,
      CO(2) => \adapt_count_reg[0]_i_2__3_n_1\,
      CO(1) => \adapt_count_reg[0]_i_2__3_n_2\,
      CO(0) => \adapt_count_reg[0]_i_2__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \adapt_count_reg[0]_i_2__3_n_4\,
      O(2) => \adapt_count_reg[0]_i_2__3_n_5\,
      O(1) => \adapt_count_reg[0]_i_2__3_n_6\,
      O(0) => \adapt_count_reg[0]_i_2__3_n_7\,
      S(3 downto 1) => adapt_count_reg(3 downto 1),
      S(0) => \adapt_count[0]_i_7__3_n_0\
    );
\adapt_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[8]_i_1__3_n_5\,
      Q => adapt_count_reg(10),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[8]_i_1__3_n_4\,
      Q => adapt_count_reg(11),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[12]_i_1__3_n_7\,
      Q => adapt_count_reg(12),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[12]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \adapt_count_reg[8]_i_1__3_n_0\,
      CO(3) => \adapt_count_reg[12]_i_1__3_n_0\,
      CO(2) => \adapt_count_reg[12]_i_1__3_n_1\,
      CO(1) => \adapt_count_reg[12]_i_1__3_n_2\,
      CO(0) => \adapt_count_reg[12]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \adapt_count_reg[12]_i_1__3_n_4\,
      O(2) => \adapt_count_reg[12]_i_1__3_n_5\,
      O(1) => \adapt_count_reg[12]_i_1__3_n_6\,
      O(0) => \adapt_count_reg[12]_i_1__3_n_7\,
      S(3 downto 0) => adapt_count_reg(15 downto 12)
    );
\adapt_count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[12]_i_1__3_n_6\,
      Q => adapt_count_reg(13),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[12]_i_1__3_n_5\,
      Q => adapt_count_reg(14),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[12]_i_1__3_n_4\,
      Q => adapt_count_reg(15),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[16]_i_1__3_n_7\,
      Q => adapt_count_reg(16),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[16]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \adapt_count_reg[12]_i_1__3_n_0\,
      CO(3) => \adapt_count_reg[16]_i_1__3_n_0\,
      CO(2) => \adapt_count_reg[16]_i_1__3_n_1\,
      CO(1) => \adapt_count_reg[16]_i_1__3_n_2\,
      CO(0) => \adapt_count_reg[16]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \adapt_count_reg[16]_i_1__3_n_4\,
      O(2) => \adapt_count_reg[16]_i_1__3_n_5\,
      O(1) => \adapt_count_reg[16]_i_1__3_n_6\,
      O(0) => \adapt_count_reg[16]_i_1__3_n_7\,
      S(3 downto 0) => adapt_count_reg(19 downto 16)
    );
\adapt_count_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[16]_i_1__3_n_6\,
      Q => adapt_count_reg(17),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[16]_i_1__3_n_5\,
      Q => adapt_count_reg(18),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[16]_i_1__3_n_4\,
      Q => adapt_count_reg(19),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[0]_i_2__3_n_6\,
      Q => adapt_count_reg(1),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[20]_i_1__3_n_7\,
      Q => adapt_count_reg(20),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[20]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \adapt_count_reg[16]_i_1__3_n_0\,
      CO(3) => \adapt_count_reg[20]_i_1__3_n_0\,
      CO(2) => \adapt_count_reg[20]_i_1__3_n_1\,
      CO(1) => \adapt_count_reg[20]_i_1__3_n_2\,
      CO(0) => \adapt_count_reg[20]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \adapt_count_reg[20]_i_1__3_n_4\,
      O(2) => \adapt_count_reg[20]_i_1__3_n_5\,
      O(1) => \adapt_count_reg[20]_i_1__3_n_6\,
      O(0) => \adapt_count_reg[20]_i_1__3_n_7\,
      S(3 downto 0) => adapt_count_reg(23 downto 20)
    );
\adapt_count_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[20]_i_1__3_n_6\,
      Q => adapt_count_reg(21),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[20]_i_1__3_n_5\,
      Q => adapt_count_reg(22),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[20]_i_1__3_n_4\,
      Q => adapt_count_reg(23),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[24]_i_1__3_n_7\,
      Q => adapt_count_reg(24),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[24]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \adapt_count_reg[20]_i_1__3_n_0\,
      CO(3) => \adapt_count_reg[24]_i_1__3_n_0\,
      CO(2) => \adapt_count_reg[24]_i_1__3_n_1\,
      CO(1) => \adapt_count_reg[24]_i_1__3_n_2\,
      CO(0) => \adapt_count_reg[24]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \adapt_count_reg[24]_i_1__3_n_4\,
      O(2) => \adapt_count_reg[24]_i_1__3_n_5\,
      O(1) => \adapt_count_reg[24]_i_1__3_n_6\,
      O(0) => \adapt_count_reg[24]_i_1__3_n_7\,
      S(3 downto 0) => adapt_count_reg(27 downto 24)
    );
\adapt_count_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[24]_i_1__3_n_6\,
      Q => adapt_count_reg(25),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[24]_i_1__3_n_5\,
      Q => adapt_count_reg(26),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[24]_i_1__3_n_4\,
      Q => adapt_count_reg(27),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[28]_i_1__3_n_7\,
      Q => adapt_count_reg(28),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[28]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \adapt_count_reg[24]_i_1__3_n_0\,
      CO(3) => \NLW_adapt_count_reg[28]_i_1__3_CO_UNCONNECTED\(3),
      CO(2) => \adapt_count_reg[28]_i_1__3_n_1\,
      CO(1) => \adapt_count_reg[28]_i_1__3_n_2\,
      CO(0) => \adapt_count_reg[28]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \adapt_count_reg[28]_i_1__3_n_4\,
      O(2) => \adapt_count_reg[28]_i_1__3_n_5\,
      O(1) => \adapt_count_reg[28]_i_1__3_n_6\,
      O(0) => \adapt_count_reg[28]_i_1__3_n_7\,
      S(3 downto 0) => adapt_count_reg(31 downto 28)
    );
\adapt_count_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[28]_i_1__3_n_6\,
      Q => adapt_count_reg(29),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[0]_i_2__3_n_5\,
      Q => adapt_count_reg(2),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[28]_i_1__3_n_5\,
      Q => adapt_count_reg(30),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[28]_i_1__3_n_4\,
      Q => adapt_count_reg(31),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[0]_i_2__3_n_4\,
      Q => adapt_count_reg(3),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[4]_i_1__3_n_7\,
      Q => adapt_count_reg(4),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[4]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \adapt_count_reg[0]_i_2__3_n_0\,
      CO(3) => \adapt_count_reg[4]_i_1__3_n_0\,
      CO(2) => \adapt_count_reg[4]_i_1__3_n_1\,
      CO(1) => \adapt_count_reg[4]_i_1__3_n_2\,
      CO(0) => \adapt_count_reg[4]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \adapt_count_reg[4]_i_1__3_n_4\,
      O(2) => \adapt_count_reg[4]_i_1__3_n_5\,
      O(1) => \adapt_count_reg[4]_i_1__3_n_6\,
      O(0) => \adapt_count_reg[4]_i_1__3_n_7\,
      S(3 downto 0) => adapt_count_reg(7 downto 4)
    );
\adapt_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[4]_i_1__3_n_6\,
      Q => adapt_count_reg(5),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[4]_i_1__3_n_5\,
      Q => adapt_count_reg(6),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[4]_i_1__3_n_4\,
      Q => adapt_count_reg(7),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[8]_i_1__3_n_7\,
      Q => adapt_count_reg(8),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[8]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \adapt_count_reg[4]_i_1__3_n_0\,
      CO(3) => \adapt_count_reg[8]_i_1__3_n_0\,
      CO(2) => \adapt_count_reg[8]_i_1__3_n_1\,
      CO(1) => \adapt_count_reg[8]_i_1__3_n_2\,
      CO(0) => \adapt_count_reg[8]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \adapt_count_reg[8]_i_1__3_n_4\,
      O(2) => \adapt_count_reg[8]_i_1__3_n_5\,
      O(1) => \adapt_count_reg[8]_i_1__3_n_6\,
      O(0) => \adapt_count_reg[8]_i_1__3_n_7\,
      S(3 downto 0) => adapt_count_reg(11 downto 8)
    );
\adapt_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[8]_i_1__3_n_6\,
      Q => adapt_count_reg(9),
      R => adapt_count_reset_reg_n_0
    );
adapt_count_reset_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => sync_cplllock_n_2,
      Q => adapt_count_reset_reg_n_0,
      S => soft_reset_rx_in
    );
\check_tlock_max_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => rx_state(2),
      I1 => rx_state(1),
      I2 => rx_state(0),
      I3 => rx_state(3),
      I4 => check_tlock_max_reg_n_0,
      O => \check_tlock_max_i_1__3_n_0\
    );
check_tlock_max_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \check_tlock_max_i_1__3_n_0\,
      Q => check_tlock_max_reg_n_0,
      R => soft_reset_rx_in
    );
\gtrxreset_i_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0010"
    )
        port map (
      I0 => rx_state(1),
      I1 => rx_state(3),
      I2 => rx_state(0),
      I3 => rx_state(2),
      I4 => \^sr\(0),
      O => \gtrxreset_i_i_1__3_n_0\
    );
gtrxreset_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \gtrxreset_i_i_1__3_n_0\,
      Q => \^sr\(0),
      R => soft_reset_rx_in
    );
\init_wait_count[0]_i_1__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => init_wait_count_reg(0),
      O => \init_wait_count[0]_i_1__10_n_0\
    );
\init_wait_count[1]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => init_wait_count_reg(1),
      I1 => init_wait_count_reg(0),
      O => p_0_in(1)
    );
\init_wait_count[2]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => init_wait_count_reg(2),
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(0),
      O => p_0_in(2)
    );
\init_wait_count[3]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => init_wait_count_reg(0),
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(2),
      I3 => init_wait_count_reg(3),
      O => p_0_in(3)
    );
\init_wait_count[4]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => init_wait_count_reg(4),
      I1 => init_wait_count_reg(0),
      I2 => init_wait_count_reg(1),
      I3 => init_wait_count_reg(2),
      I4 => init_wait_count_reg(3),
      O => p_0_in(4)
    );
\init_wait_count[5]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => init_wait_count_reg(2),
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(0),
      I3 => init_wait_count_reg(4),
      I4 => init_wait_count_reg(3),
      I5 => init_wait_count_reg(5),
      O => p_0_in(5)
    );
\init_wait_count[6]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AAAAAAA"
    )
        port map (
      I0 => init_wait_count_reg(6),
      I1 => \init_wait_count[7]_i_4__10_n_0\,
      I2 => init_wait_count_reg(4),
      I3 => init_wait_count_reg(3),
      I4 => init_wait_count_reg(5),
      O => p_0_in(6)
    );
\init_wait_count[7]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => \init_wait_count[7]_i_3__10_n_0\,
      I1 => init_wait_count_reg(7),
      I2 => init_wait_count_reg(2),
      I3 => init_wait_count_reg(5),
      I4 => init_wait_count_reg(6),
      O => init_wait_count
    );
\init_wait_count[7]_i_2__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA6AAAAAAAAAAA"
    )
        port map (
      I0 => init_wait_count_reg(7),
      I1 => init_wait_count_reg(5),
      I2 => init_wait_count_reg(3),
      I3 => init_wait_count_reg(4),
      I4 => \init_wait_count[7]_i_4__10_n_0\,
      I5 => init_wait_count_reg(6),
      O => p_0_in(7)
    );
\init_wait_count[7]_i_3__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => init_wait_count_reg(4),
      I1 => init_wait_count_reg(3),
      I2 => init_wait_count_reg(0),
      I3 => init_wait_count_reg(1),
      O => \init_wait_count[7]_i_3__10_n_0\
    );
\init_wait_count[7]_i_4__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => init_wait_count_reg(0),
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(2),
      O => \init_wait_count[7]_i_4__10_n_0\
    );
\init_wait_count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_rx_in,
      D => \init_wait_count[0]_i_1__10_n_0\,
      Q => init_wait_count_reg(0)
    );
\init_wait_count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_rx_in,
      D => p_0_in(1),
      Q => init_wait_count_reg(1)
    );
\init_wait_count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_rx_in,
      D => p_0_in(2),
      Q => init_wait_count_reg(2)
    );
\init_wait_count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_rx_in,
      D => p_0_in(3),
      Q => init_wait_count_reg(3)
    );
\init_wait_count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_rx_in,
      D => p_0_in(4),
      Q => init_wait_count_reg(4)
    );
\init_wait_count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_rx_in,
      D => p_0_in(5),
      Q => init_wait_count_reg(5)
    );
\init_wait_count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_rx_in,
      D => p_0_in(6),
      Q => init_wait_count_reg(6)
    );
\init_wait_count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_rx_in,
      D => p_0_in(7),
      Q => init_wait_count_reg(7)
    );
\init_wait_done_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001000"
    )
        port map (
      I0 => \init_wait_count[7]_i_3__10_n_0\,
      I1 => init_wait_count_reg(7),
      I2 => init_wait_count_reg(2),
      I3 => init_wait_count_reg(5),
      I4 => init_wait_count_reg(6),
      I5 => init_wait_done_reg_n_0,
      O => \init_wait_done_i_1__10_n_0\
    );
init_wait_done_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      CLR => soft_reset_rx_in,
      D => \init_wait_done_i_1__10_n_0\,
      Q => init_wait_done_reg_n_0
    );
\mmcm_lock_count[0]_i_1__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mmcm_lock_count_reg(0),
      O => \p_0_in__0\(0)
    );
\mmcm_lock_count[1]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mmcm_lock_count_reg(0),
      I1 => mmcm_lock_count_reg(1),
      O => \p_0_in__0\(1)
    );
\mmcm_lock_count[2]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => mmcm_lock_count_reg(2),
      I1 => mmcm_lock_count_reg(0),
      I2 => mmcm_lock_count_reg(1),
      O => \p_0_in__0\(2)
    );
\mmcm_lock_count[3]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => mmcm_lock_count_reg(3),
      I1 => mmcm_lock_count_reg(1),
      I2 => mmcm_lock_count_reg(0),
      I3 => mmcm_lock_count_reg(2),
      O => \p_0_in__0\(3)
    );
\mmcm_lock_count[4]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => mmcm_lock_count_reg(2),
      I1 => mmcm_lock_count_reg(0),
      I2 => mmcm_lock_count_reg(1),
      I3 => mmcm_lock_count_reg(3),
      I4 => mmcm_lock_count_reg(4),
      O => \p_0_in__0\(4)
    );
\mmcm_lock_count[5]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => mmcm_lock_count_reg(5),
      I1 => mmcm_lock_count_reg(2),
      I2 => mmcm_lock_count_reg(0),
      I3 => mmcm_lock_count_reg(1),
      I4 => mmcm_lock_count_reg(3),
      I5 => mmcm_lock_count_reg(4),
      O => \p_0_in__0\(5)
    );
\mmcm_lock_count[6]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => mmcm_lock_count_reg(6),
      I1 => \mmcm_lock_count[7]_i_4__10_n_0\,
      I2 => mmcm_lock_count_reg(5),
      O => \p_0_in__0\(6)
    );
\mmcm_lock_count[7]_i_2__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => mmcm_lock_count_reg(6),
      I1 => \mmcm_lock_count[7]_i_4__10_n_0\,
      I2 => mmcm_lock_count_reg(5),
      I3 => mmcm_lock_count_reg(7),
      O => \mmcm_lock_count[7]_i_2__10_n_0\
    );
\mmcm_lock_count[7]_i_3__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => mmcm_lock_count_reg(7),
      I1 => mmcm_lock_count_reg(5),
      I2 => \mmcm_lock_count[7]_i_4__10_n_0\,
      I3 => mmcm_lock_count_reg(6),
      O => \p_0_in__0\(7)
    );
\mmcm_lock_count[7]_i_4__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => mmcm_lock_count_reg(4),
      I1 => mmcm_lock_count_reg(3),
      I2 => mmcm_lock_count_reg(1),
      I3 => mmcm_lock_count_reg(0),
      I4 => mmcm_lock_count_reg(2),
      O => \mmcm_lock_count[7]_i_4__10_n_0\
    );
\mmcm_lock_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__10_n_0\,
      D => \p_0_in__0\(0),
      Q => mmcm_lock_count_reg(0),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__10_n_0\,
      D => \p_0_in__0\(1),
      Q => mmcm_lock_count_reg(1),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__10_n_0\,
      D => \p_0_in__0\(2),
      Q => mmcm_lock_count_reg(2),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__10_n_0\,
      D => \p_0_in__0\(3),
      Q => mmcm_lock_count_reg(3),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__10_n_0\,
      D => \p_0_in__0\(4),
      Q => mmcm_lock_count_reg(4),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__10_n_0\,
      D => \p_0_in__0\(5),
      Q => mmcm_lock_count_reg(5),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__10_n_0\,
      D => \p_0_in__0\(6),
      Q => mmcm_lock_count_reg(6),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__10_n_0\,
      D => \p_0_in__0\(7),
      Q => mmcm_lock_count_reg(7),
      R => sync_mmcm_lock_reclocked_n_0
    );
mmcm_lock_reclocked_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => sync_mmcm_lock_reclocked_n_1,
      Q => mmcm_lock_reclocked,
      R => '0'
    );
\reset_time_out_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_state(0),
      I1 => rx_state(1),
      O => \reset_time_out_i_2__1_n_0\
    );
\reset_time_out_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07DC07CC"
    )
        port map (
      I0 => rx_state(1),
      I1 => rx_state(0),
      I2 => rx_state(2),
      I3 => rx_state(3),
      I4 => \FSM_sequential_rx_state_reg[0]_0\,
      O => \reset_time_out_i_4__4_n_0\
    );
\reset_time_out_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => mmcm_lock_reclocked,
      I1 => rx_state(0),
      I2 => \FSM_sequential_rx_state_reg[0]_0\,
      I3 => rx_state(2),
      I4 => rx_state(1),
      I5 => rxresetdone_s3,
      O => \reset_time_out_i_5__3_n_0\
    );
reset_time_out_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => sync_data_valid_n_4,
      Q => reset_time_out_reg_n_0,
      S => soft_reset_rx_in
    );
\run_phase_alignment_int_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0004"
    )
        port map (
      I0 => rx_state(0),
      I1 => rx_state(3),
      I2 => rx_state(1),
      I3 => rx_state(2),
      I4 => run_phase_alignment_int_reg_n_0,
      O => \run_phase_alignment_int_i_1__3_n_0\
    );
run_phase_alignment_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \run_phase_alignment_int_i_1__3_n_0\,
      Q => run_phase_alignment_int_reg_n_0,
      R => soft_reset_rx_in
    );
run_phase_alignment_int_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt4_rxusrclk_in,
      CE => '1',
      D => run_phase_alignment_int_s2,
      Q => run_phase_alignment_int_s3,
      R => '0'
    );
rx_fsm_reset_done_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => sync_data_valid_n_5,
      Q => \^gt4_rx_fsm_reset_done_out\,
      R => soft_reset_rx_in
    );
rx_fsm_reset_done_int_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt4_rxusrclk_in,
      CE => '1',
      D => rx_fsm_reset_done_int_s2,
      Q => rx_fsm_reset_done_int_s3,
      R => '0'
    );
rxresetdone_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => rxresetdone_s2,
      Q => rxresetdone_s3,
      R => '0'
    );
sync_RXRESETDONE: entity work.gtwizard_0_gtwizard_0_sync_block_40
     port map (
      data_out => rxresetdone_s2,
      gt4_rxresetdone_out => gt4_rxresetdone_out,
      sysclk_in => sysclk_in
    );
sync_cplllock: entity work.gtwizard_0_gtwizard_0_sync_block_41
     port map (
      \FSM_sequential_rx_state_reg[0]\ => time_out_2ms_reg_n_0,
      \FSM_sequential_rx_state_reg[2]\ => sync_cplllock_n_0,
      \FSM_sequential_rx_state_reg[3]\ => sync_cplllock_n_2,
      Q(3 downto 0) => rx_state(3 downto 0),
      adapt_count_reset_reg => adapt_count_reset_reg_n_0,
      data_out => cplllock_sync,
      gt4_cplllock_out => gt4_cplllock_out,
      sysclk_in => sysclk_in
    );
sync_data_valid: entity work.gtwizard_0_gtwizard_0_sync_block_42
     port map (
      D(2) => sync_data_valid_n_0,
      D(1) => sync_data_valid_n_1,
      D(0) => sync_data_valid_n_2,
      E(0) => sync_data_valid_n_3,
      \FSM_sequential_rx_state_reg[0]\ => \FSM_sequential_rx_state[0]_i_2__3_n_0\,
      \FSM_sequential_rx_state_reg[0]_0\ => \FSM_sequential_rx_state[1]_i_3__2_n_0\,
      \FSM_sequential_rx_state_reg[0]_1\ => \FSM_sequential_rx_state[3]_i_4__3_n_0\,
      \FSM_sequential_rx_state_reg[0]_2\ => \FSM_sequential_rx_state[3]_i_5__3_n_0\,
      \FSM_sequential_rx_state_reg[0]_3\ => sync_cplllock_n_0,
      \FSM_sequential_rx_state_reg[1]\ => time_out_100us_reg_n_0,
      \FSM_sequential_rx_state_reg[3]\ => sync_data_valid_n_4,
      \FSM_sequential_rx_state_reg[3]_0\ => sync_data_valid_n_5,
      \FSM_sequential_rx_state_reg[3]_1\ => \FSM_sequential_rx_state[3]_i_8__3_n_0\,
      \FSM_sequential_rx_state_reg[3]_2\ => \FSM_sequential_rx_state[3]_i_9__2_n_0\,
      Q(3 downto 0) => rx_state(3 downto 0),
      data_out => cplllock_sync,
      dont_reset_on_data_error_in => dont_reset_on_data_error_in,
      gt4_data_valid_in => gt4_data_valid_in,
      gt4_rx_fsm_reset_done_out => \^gt4_rx_fsm_reset_done_out\,
      reset_time_out_reg => reset_time_out_reg_n_0,
      reset_time_out_reg_0 => \reset_time_out_i_5__3_n_0\,
      reset_time_out_reg_1 => \reset_time_out_i_2__1_n_0\,
      reset_time_out_reg_2 => \reset_time_out_i_4__4_n_0\,
      rx_fsm_reset_done_int_reg => time_out_1us_reg_n_0,
      sel => sel,
      sysclk_in => sysclk_in,
      time_out_wait_bypass_s3 => time_out_wait_bypass_s3
    );
sync_mmcm_lock_reclocked: entity work.gtwizard_0_gtwizard_0_sync_block_43
     port map (
      Q(2 downto 0) => mmcm_lock_count_reg(7 downto 5),
      SR(0) => sync_mmcm_lock_reclocked_n_0,
      mmcm_lock_reclocked => mmcm_lock_reclocked,
      mmcm_lock_reclocked_reg => sync_mmcm_lock_reclocked_n_1,
      mmcm_lock_reclocked_reg_0 => \mmcm_lock_count[7]_i_4__10_n_0\,
      sysclk_in => sysclk_in
    );
sync_run_phase_alignment_int: entity work.gtwizard_0_gtwizard_0_sync_block_44
     port map (
      data_in => run_phase_alignment_int_reg_n_0,
      data_out => run_phase_alignment_int_s2,
      gt4_rxusrclk_in => gt4_rxusrclk_in
    );
sync_rx_fsm_reset_done_int: entity work.gtwizard_0_gtwizard_0_sync_block_45
     port map (
      data_out => rx_fsm_reset_done_int_s2,
      gt4_rx_fsm_reset_done_out => \^gt4_rx_fsm_reset_done_out\,
      gt4_rxusrclk_in => gt4_rxusrclk_in
    );
sync_time_out_wait_bypass: entity work.gtwizard_0_gtwizard_0_sync_block_46
     port map (
      data_in => time_out_wait_bypass_reg_n_0,
      data_out => time_out_wait_bypass_s2,
      sysclk_in => sysclk_in
    );
\time_out_100us_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00080000"
    )
        port map (
      I0 => time_out_counter_reg(13),
      I1 => time_out_counter_reg(4),
      I2 => \time_out_100us_i_2__3_n_0\,
      I3 => \time_out_100us_i_3__3_n_0\,
      I4 => \time_out_counter[0]_i_4__10_n_0\,
      I5 => time_out_100us_reg_n_0,
      O => \time_out_100us_i_1__3_n_0\
    );
\time_out_100us_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => time_out_counter_reg(11),
      I1 => time_out_counter_reg(12),
      I2 => time_out_counter_reg(16),
      I3 => time_out_counter_reg(17),
      O => \time_out_100us_i_2__3_n_0\
    );
\time_out_100us_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFFFFFFFFFF"
    )
        port map (
      I0 => time_out_counter_reg(6),
      I1 => time_out_counter_reg(5),
      I2 => time_out_counter_reg(7),
      I3 => time_out_counter_reg(9),
      I4 => time_out_counter_reg(10),
      I5 => time_out_counter_reg(8),
      O => \time_out_100us_i_3__3_n_0\
    );
time_out_100us_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \time_out_100us_i_1__3_n_0\,
      Q => time_out_100us_reg_n_0,
      R => reset_time_out_reg_n_0
    );
\time_out_1us_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000010"
    )
        port map (
      I0 => \time_out_1us_i_2__3_n_0\,
      I1 => time_out_counter_reg(9),
      I2 => time_out_counter_reg(6),
      I3 => \time_tlock_max_i_4__8_n_0\,
      I4 => \time_out_1us_i_3__3_n_0\,
      I5 => time_out_1us_reg_n_0,
      O => \time_out_1us_i_1__3_n_0\
    );
\time_out_1us_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEFFFFF"
    )
        port map (
      I0 => \time_out_100us_i_2__3_n_0\,
      I1 => \time_out_1us_i_4__3_n_0\,
      I2 => time_out_counter_reg(2),
      I3 => time_out_counter_reg(10),
      I4 => time_out_counter_reg(5),
      I5 => time_out_counter_reg(1),
      O => \time_out_1us_i_2__3_n_0\
    );
\time_out_1us_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => time_out_counter_reg(4),
      I1 => time_out_counter_reg(7),
      O => \time_out_1us_i_3__3_n_0\
    );
\time_out_1us_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => time_out_counter_reg(3),
      I1 => time_out_counter_reg(0),
      I2 => time_out_counter_reg(8),
      I3 => time_out_counter_reg(13),
      O => \time_out_1us_i_4__3_n_0\
    );
time_out_1us_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \time_out_1us_i_1__3_n_0\,
      Q => time_out_1us_reg_n_0,
      R => reset_time_out_reg_n_0
    );
\time_out_2ms_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0100"
    )
        port map (
      I0 => \time_out_2ms_i_2__10_n_0\,
      I1 => \time_out_2ms_i_3__10_n_0\,
      I2 => \time_out_2ms_i_4__7_n_0\,
      I3 => \time_out_counter[0]_i_4__10_n_0\,
      I4 => time_out_2ms_reg_n_0,
      O => \time_out_2ms_i_1__10_n_0\
    );
\time_out_2ms_i_2__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => time_out_counter_reg(17),
      I1 => time_out_counter_reg(13),
      I2 => time_out_counter_reg(11),
      I3 => time_out_counter_reg(5),
      O => \time_out_2ms_i_2__10_n_0\
    );
\time_out_2ms_i_3__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => time_out_counter_reg(8),
      I1 => time_out_counter_reg(10),
      I2 => time_out_counter_reg(7),
      I3 => time_out_counter_reg(4),
      O => \time_out_2ms_i_3__10_n_0\
    );
\time_out_2ms_i_4__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => time_out_counter_reg(6),
      I1 => time_out_counter_reg(9),
      I2 => time_out_counter_reg(16),
      I3 => time_out_counter_reg(12),
      O => \time_out_2ms_i_4__7_n_0\
    );
time_out_2ms_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \time_out_2ms_i_1__10_n_0\,
      Q => time_out_2ms_reg_n_0,
      R => reset_time_out_reg_n_0
    );
\time_out_adapt_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAABA"
    )
        port map (
      I0 => time_out_adapt_reg_n_0,
      I1 => \adapt_count[0]_i_6__3_n_0\,
      I2 => \adapt_count[0]_i_5__3_n_0\,
      I3 => \adapt_count[0]_i_4__3_n_0\,
      I4 => \adapt_count[0]_i_3__3_n_0\,
      I5 => adapt_count_reset_reg_n_0,
      O => \time_out_adapt_i_1__3_n_0\
    );
time_out_adapt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \time_out_adapt_i_1__3_n_0\,
      Q => time_out_adapt_reg_n_0,
      R => '0'
    );
\time_out_counter[0]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFFFFFFFFFF"
    )
        port map (
      I0 => time_out_counter_reg(5),
      I1 => time_out_counter_reg(11),
      I2 => time_out_counter_reg(13),
      I3 => time_out_counter_reg(17),
      I4 => \time_out_counter[0]_i_3__10_n_0\,
      I5 => \time_out_counter[0]_i_4__10_n_0\,
      O => time_out_counter
    );
\time_out_counter[0]_i_3__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => time_out_counter_reg(12),
      I1 => time_out_counter_reg(16),
      I2 => time_out_counter_reg(9),
      I3 => time_out_counter_reg(6),
      I4 => \time_out_2ms_i_3__10_n_0\,
      O => \time_out_counter[0]_i_3__10_n_0\
    );
\time_out_counter[0]_i_4__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => time_out_counter_reg(2),
      I1 => time_out_counter_reg(1),
      I2 => time_out_counter_reg(0),
      I3 => time_out_counter_reg(3),
      I4 => time_out_counter_reg(15),
      I5 => time_out_counter_reg(14),
      O => \time_out_counter[0]_i_4__10_n_0\
    );
\time_out_counter[0]_i_5__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_out_counter_reg(0),
      O => \time_out_counter[0]_i_5__6_n_0\
    );
\time_out_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__10_n_7\,
      Q => time_out_counter_reg(0),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[0]_i_2__10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \time_out_counter_reg[0]_i_2__10_n_0\,
      CO(2) => \time_out_counter_reg[0]_i_2__10_n_1\,
      CO(1) => \time_out_counter_reg[0]_i_2__10_n_2\,
      CO(0) => \time_out_counter_reg[0]_i_2__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \time_out_counter_reg[0]_i_2__10_n_4\,
      O(2) => \time_out_counter_reg[0]_i_2__10_n_5\,
      O(1) => \time_out_counter_reg[0]_i_2__10_n_6\,
      O(0) => \time_out_counter_reg[0]_i_2__10_n_7\,
      S(3 downto 1) => time_out_counter_reg(3 downto 1),
      S(0) => \time_out_counter[0]_i_5__6_n_0\
    );
\time_out_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__10_n_5\,
      Q => time_out_counter_reg(10),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__10_n_4\,
      Q => time_out_counter_reg(11),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__10_n_7\,
      Q => time_out_counter_reg(12),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[12]_i_1__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[8]_i_1__10_n_0\,
      CO(3) => \time_out_counter_reg[12]_i_1__10_n_0\,
      CO(2) => \time_out_counter_reg[12]_i_1__10_n_1\,
      CO(1) => \time_out_counter_reg[12]_i_1__10_n_2\,
      CO(0) => \time_out_counter_reg[12]_i_1__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[12]_i_1__10_n_4\,
      O(2) => \time_out_counter_reg[12]_i_1__10_n_5\,
      O(1) => \time_out_counter_reg[12]_i_1__10_n_6\,
      O(0) => \time_out_counter_reg[12]_i_1__10_n_7\,
      S(3 downto 0) => time_out_counter_reg(15 downto 12)
    );
\time_out_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__10_n_6\,
      Q => time_out_counter_reg(13),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__10_n_5\,
      Q => time_out_counter_reg(14),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__10_n_4\,
      Q => time_out_counter_reg(15),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1__10_n_7\,
      Q => time_out_counter_reg(16),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[16]_i_1__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[12]_i_1__10_n_0\,
      CO(3 downto 1) => \NLW_time_out_counter_reg[16]_i_1__10_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \time_out_counter_reg[16]_i_1__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_time_out_counter_reg[16]_i_1__10_O_UNCONNECTED\(3 downto 2),
      O(1) => \time_out_counter_reg[16]_i_1__10_n_6\,
      O(0) => \time_out_counter_reg[16]_i_1__10_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => time_out_counter_reg(17 downto 16)
    );
\time_out_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1__10_n_6\,
      Q => time_out_counter_reg(17),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__10_n_6\,
      Q => time_out_counter_reg(1),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__10_n_5\,
      Q => time_out_counter_reg(2),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__10_n_4\,
      Q => time_out_counter_reg(3),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__10_n_7\,
      Q => time_out_counter_reg(4),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[4]_i_1__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[0]_i_2__10_n_0\,
      CO(3) => \time_out_counter_reg[4]_i_1__10_n_0\,
      CO(2) => \time_out_counter_reg[4]_i_1__10_n_1\,
      CO(1) => \time_out_counter_reg[4]_i_1__10_n_2\,
      CO(0) => \time_out_counter_reg[4]_i_1__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[4]_i_1__10_n_4\,
      O(2) => \time_out_counter_reg[4]_i_1__10_n_5\,
      O(1) => \time_out_counter_reg[4]_i_1__10_n_6\,
      O(0) => \time_out_counter_reg[4]_i_1__10_n_7\,
      S(3 downto 0) => time_out_counter_reg(7 downto 4)
    );
\time_out_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__10_n_6\,
      Q => time_out_counter_reg(5),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__10_n_5\,
      Q => time_out_counter_reg(6),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__10_n_4\,
      Q => time_out_counter_reg(7),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__10_n_7\,
      Q => time_out_counter_reg(8),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[8]_i_1__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[4]_i_1__10_n_0\,
      CO(3) => \time_out_counter_reg[8]_i_1__10_n_0\,
      CO(2) => \time_out_counter_reg[8]_i_1__10_n_1\,
      CO(1) => \time_out_counter_reg[8]_i_1__10_n_2\,
      CO(0) => \time_out_counter_reg[8]_i_1__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[8]_i_1__10_n_4\,
      O(2) => \time_out_counter_reg[8]_i_1__10_n_5\,
      O(1) => \time_out_counter_reg[8]_i_1__10_n_6\,
      O(0) => \time_out_counter_reg[8]_i_1__10_n_7\,
      S(3 downto 0) => time_out_counter_reg(11 downto 8)
    );
\time_out_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__10_n_6\,
      Q => time_out_counter_reg(9),
      R => reset_time_out_reg_n_0
    );
\time_out_wait_bypass_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB00"
    )
        port map (
      I0 => time_out_wait_bypass_reg_n_0,
      I1 => rx_fsm_reset_done_int_s3,
      I2 => \wait_bypass_count[0]_i_4__3_n_0\,
      I3 => run_phase_alignment_int_s3,
      O => \time_out_wait_bypass_i_1__3_n_0\
    );
time_out_wait_bypass_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt4_rxusrclk_in,
      CE => '1',
      D => \time_out_wait_bypass_i_1__3_n_0\,
      Q => time_out_wait_bypass_reg_n_0,
      R => '0'
    );
time_out_wait_bypass_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => time_out_wait_bypass_s2,
      Q => time_out_wait_bypass_s3,
      R => '0'
    );
\time_tlock_max_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF80000"
    )
        port map (
      I0 => \time_tlock_max_i_2__10_n_0\,
      I1 => time_out_counter_reg(13),
      I2 => \time_tlock_max_i_3__10_n_0\,
      I3 => \time_tlock_max_i_4__8_n_0\,
      I4 => check_tlock_max_reg_n_0,
      I5 => time_tlock_max,
      O => \time_tlock_max_i_1__10_n_0\
    );
\time_tlock_max_i_2__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFEFEEEEEFEE"
    )
        port map (
      I0 => time_out_counter_reg(11),
      I1 => time_out_counter_reg(12),
      I2 => \time_tlock_max_i_5__2_n_0\,
      I3 => time_out_counter_reg(4),
      I4 => \time_tlock_max_i_6__1_n_0\,
      I5 => time_tlock_max_i_7_n_0,
      O => \time_tlock_max_i_2__10_n_0\
    );
\time_tlock_max_i_3__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => time_out_counter_reg(17),
      I1 => time_out_counter_reg(16),
      O => \time_tlock_max_i_3__10_n_0\
    );
\time_tlock_max_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => time_out_counter_reg(14),
      I1 => time_out_counter_reg(15),
      O => \time_tlock_max_i_4__8_n_0\
    );
\time_tlock_max_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => time_out_counter_reg(8),
      I1 => time_out_counter_reg(10),
      I2 => time_out_counter_reg(9),
      O => \time_tlock_max_i_5__2_n_0\
    );
\time_tlock_max_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => time_out_counter_reg(3),
      I1 => time_out_counter_reg(0),
      I2 => time_out_counter_reg(1),
      I3 => time_out_counter_reg(2),
      O => \time_tlock_max_i_6__1_n_0\
    );
time_tlock_max_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => time_out_counter_reg(7),
      I1 => time_out_counter_reg(5),
      I2 => time_out_counter_reg(6),
      O => time_tlock_max_i_7_n_0
    );
time_tlock_max_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \time_tlock_max_i_1__10_n_0\,
      Q => time_tlock_max,
      R => reset_time_out_reg_n_0
    );
\wait_bypass_count[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => run_phase_alignment_int_s3,
      O => clear
    );
\wait_bypass_count[0]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wait_bypass_count[0]_i_4__3_n_0\,
      I1 => rx_fsm_reset_done_int_s3,
      O => \wait_bypass_count[0]_i_2__3_n_0\
    );
\wait_bypass_count[0]_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
        port map (
      I0 => \wait_bypass_count[0]_i_6__3_n_0\,
      I1 => wait_bypass_count_reg(1),
      I2 => wait_bypass_count_reg(8),
      I3 => wait_bypass_count_reg(0),
      I4 => \wait_bypass_count[0]_i_7__3_n_0\,
      O => \wait_bypass_count[0]_i_4__3_n_0\
    );
\wait_bypass_count[0]_i_5__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_bypass_count_reg(0),
      O => \wait_bypass_count[0]_i_5__3_n_0\
    );
\wait_bypass_count[0]_i_6__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => wait_bypass_count_reg(3),
      I1 => wait_bypass_count_reg(5),
      I2 => wait_bypass_count_reg(9),
      I3 => wait_bypass_count_reg(7),
      O => \wait_bypass_count[0]_i_6__3_n_0\
    );
\wait_bypass_count[0]_i_7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => wait_bypass_count_reg(2),
      I1 => wait_bypass_count_reg(12),
      I2 => wait_bypass_count_reg(4),
      I3 => wait_bypass_count_reg(10),
      I4 => wait_bypass_count_reg(6),
      I5 => wait_bypass_count_reg(11),
      O => \wait_bypass_count[0]_i_7__3_n_0\
    );
\wait_bypass_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt4_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__3_n_0\,
      D => \wait_bypass_count_reg[0]_i_3__3_n_7\,
      Q => wait_bypass_count_reg(0),
      R => clear
    );
\wait_bypass_count_reg[0]_i_3__3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \wait_bypass_count_reg[0]_i_3__3_n_0\,
      CO(2) => \wait_bypass_count_reg[0]_i_3__3_n_1\,
      CO(1) => \wait_bypass_count_reg[0]_i_3__3_n_2\,
      CO(0) => \wait_bypass_count_reg[0]_i_3__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \wait_bypass_count_reg[0]_i_3__3_n_4\,
      O(2) => \wait_bypass_count_reg[0]_i_3__3_n_5\,
      O(1) => \wait_bypass_count_reg[0]_i_3__3_n_6\,
      O(0) => \wait_bypass_count_reg[0]_i_3__3_n_7\,
      S(3 downto 1) => wait_bypass_count_reg(3 downto 1),
      S(0) => \wait_bypass_count[0]_i_5__3_n_0\
    );
\wait_bypass_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt4_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__3_n_0\,
      D => \wait_bypass_count_reg[8]_i_1__3_n_5\,
      Q => wait_bypass_count_reg(10),
      R => clear
    );
\wait_bypass_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt4_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__3_n_0\,
      D => \wait_bypass_count_reg[8]_i_1__3_n_4\,
      Q => wait_bypass_count_reg(11),
      R => clear
    );
\wait_bypass_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt4_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__3_n_0\,
      D => \wait_bypass_count_reg[12]_i_1__3_n_7\,
      Q => wait_bypass_count_reg(12),
      R => clear
    );
\wait_bypass_count_reg[12]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[8]_i_1__3_n_0\,
      CO(3 downto 0) => \NLW_wait_bypass_count_reg[12]_i_1__3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_wait_bypass_count_reg[12]_i_1__3_O_UNCONNECTED\(3 downto 1),
      O(0) => \wait_bypass_count_reg[12]_i_1__3_n_7\,
      S(3 downto 1) => B"000",
      S(0) => wait_bypass_count_reg(12)
    );
\wait_bypass_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt4_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__3_n_0\,
      D => \wait_bypass_count_reg[0]_i_3__3_n_6\,
      Q => wait_bypass_count_reg(1),
      R => clear
    );
\wait_bypass_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt4_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__3_n_0\,
      D => \wait_bypass_count_reg[0]_i_3__3_n_5\,
      Q => wait_bypass_count_reg(2),
      R => clear
    );
\wait_bypass_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt4_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__3_n_0\,
      D => \wait_bypass_count_reg[0]_i_3__3_n_4\,
      Q => wait_bypass_count_reg(3),
      R => clear
    );
\wait_bypass_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt4_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__3_n_0\,
      D => \wait_bypass_count_reg[4]_i_1__3_n_7\,
      Q => wait_bypass_count_reg(4),
      R => clear
    );
\wait_bypass_count_reg[4]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[0]_i_3__3_n_0\,
      CO(3) => \wait_bypass_count_reg[4]_i_1__3_n_0\,
      CO(2) => \wait_bypass_count_reg[4]_i_1__3_n_1\,
      CO(1) => \wait_bypass_count_reg[4]_i_1__3_n_2\,
      CO(0) => \wait_bypass_count_reg[4]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wait_bypass_count_reg[4]_i_1__3_n_4\,
      O(2) => \wait_bypass_count_reg[4]_i_1__3_n_5\,
      O(1) => \wait_bypass_count_reg[4]_i_1__3_n_6\,
      O(0) => \wait_bypass_count_reg[4]_i_1__3_n_7\,
      S(3 downto 0) => wait_bypass_count_reg(7 downto 4)
    );
\wait_bypass_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt4_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__3_n_0\,
      D => \wait_bypass_count_reg[4]_i_1__3_n_6\,
      Q => wait_bypass_count_reg(5),
      R => clear
    );
\wait_bypass_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt4_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__3_n_0\,
      D => \wait_bypass_count_reg[4]_i_1__3_n_5\,
      Q => wait_bypass_count_reg(6),
      R => clear
    );
\wait_bypass_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt4_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__3_n_0\,
      D => \wait_bypass_count_reg[4]_i_1__3_n_4\,
      Q => wait_bypass_count_reg(7),
      R => clear
    );
\wait_bypass_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt4_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__3_n_0\,
      D => \wait_bypass_count_reg[8]_i_1__3_n_7\,
      Q => wait_bypass_count_reg(8),
      R => clear
    );
\wait_bypass_count_reg[8]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[4]_i_1__3_n_0\,
      CO(3) => \wait_bypass_count_reg[8]_i_1__3_n_0\,
      CO(2) => \wait_bypass_count_reg[8]_i_1__3_n_1\,
      CO(1) => \wait_bypass_count_reg[8]_i_1__3_n_2\,
      CO(0) => \wait_bypass_count_reg[8]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wait_bypass_count_reg[8]_i_1__3_n_4\,
      O(2) => \wait_bypass_count_reg[8]_i_1__3_n_5\,
      O(1) => \wait_bypass_count_reg[8]_i_1__3_n_6\,
      O(0) => \wait_bypass_count_reg[8]_i_1__3_n_7\,
      S(3 downto 0) => wait_bypass_count_reg(11 downto 8)
    );
\wait_bypass_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt4_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__3_n_0\,
      D => \wait_bypass_count_reg[8]_i_1__3_n_6\,
      Q => wait_bypass_count_reg(9),
      R => clear
    );
\wait_time_cnt[0]_i_10__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(1),
      O => \wait_time_cnt[0]_i_10__10_n_0\
    );
\wait_time_cnt[0]_i_11__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(0),
      O => \wait_time_cnt[0]_i_11__10_n_0\
    );
\wait_time_cnt[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => rx_state(1),
      I1 => rx_state(0),
      I2 => rx_state(3),
      O => \wait_time_cnt[0]_i_1__2_n_0\
    );
\wait_time_cnt[0]_i_2__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \wait_time_cnt[0]_i_4__10_n_0\,
      I1 => \wait_time_cnt[0]_i_5__10_n_0\,
      I2 => \wait_time_cnt[0]_i_6__10_n_0\,
      I3 => \wait_time_cnt[0]_i_7__10_n_0\,
      O => sel
    );
\wait_time_cnt[0]_i_4__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(0),
      I1 => wait_time_cnt_reg(3),
      I2 => wait_time_cnt_reg(15),
      I3 => wait_time_cnt_reg(13),
      O => \wait_time_cnt[0]_i_4__10_n_0\
    );
\wait_time_cnt[0]_i_5__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(9),
      I1 => wait_time_cnt_reg(10),
      I2 => wait_time_cnt_reg(14),
      I3 => wait_time_cnt_reg(12),
      O => \wait_time_cnt[0]_i_5__10_n_0\
    );
\wait_time_cnt[0]_i_6__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(1),
      I1 => wait_time_cnt_reg(2),
      I2 => wait_time_cnt_reg(8),
      I3 => wait_time_cnt_reg(11),
      O => \wait_time_cnt[0]_i_6__10_n_0\
    );
\wait_time_cnt[0]_i_7__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(6),
      I1 => wait_time_cnt_reg(5),
      I2 => wait_time_cnt_reg(7),
      I3 => wait_time_cnt_reg(4),
      O => \wait_time_cnt[0]_i_7__10_n_0\
    );
\wait_time_cnt[0]_i_8__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(3),
      O => \wait_time_cnt[0]_i_8__10_n_0\
    );
\wait_time_cnt[0]_i_9__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(2),
      O => \wait_time_cnt[0]_i_9__10_n_0\
    );
\wait_time_cnt[12]_i_2__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(15),
      O => \wait_time_cnt[12]_i_2__10_n_0\
    );
\wait_time_cnt[12]_i_3__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(14),
      O => \wait_time_cnt[12]_i_3__10_n_0\
    );
\wait_time_cnt[12]_i_4__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(13),
      O => \wait_time_cnt[12]_i_4__10_n_0\
    );
\wait_time_cnt[12]_i_5__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(12),
      O => \wait_time_cnt[12]_i_5__10_n_0\
    );
\wait_time_cnt[4]_i_2__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(7),
      O => \wait_time_cnt[4]_i_2__10_n_0\
    );
\wait_time_cnt[4]_i_3__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(6),
      O => \wait_time_cnt[4]_i_3__10_n_0\
    );
\wait_time_cnt[4]_i_4__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(5),
      O => \wait_time_cnt[4]_i_4__10_n_0\
    );
\wait_time_cnt[4]_i_5__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(4),
      O => \wait_time_cnt[4]_i_5__10_n_0\
    );
\wait_time_cnt[8]_i_2__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(11),
      O => \wait_time_cnt[8]_i_2__10_n_0\
    );
\wait_time_cnt[8]_i_3__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(10),
      O => \wait_time_cnt[8]_i_3__10_n_0\
    );
\wait_time_cnt[8]_i_4__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(9),
      O => \wait_time_cnt[8]_i_4__10_n_0\
    );
\wait_time_cnt[8]_i_5__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(8),
      O => \wait_time_cnt[8]_i_5__10_n_0\
    );
\wait_time_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3__10_n_7\,
      Q => wait_time_cnt_reg(0),
      R => \wait_time_cnt[0]_i_1__2_n_0\
    );
\wait_time_cnt_reg[0]_i_3__10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \wait_time_cnt_reg[0]_i_3__10_n_0\,
      CO(2) => \wait_time_cnt_reg[0]_i_3__10_n_1\,
      CO(1) => \wait_time_cnt_reg[0]_i_3__10_n_2\,
      CO(0) => \wait_time_cnt_reg[0]_i_3__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[0]_i_3__10_n_4\,
      O(2) => \wait_time_cnt_reg[0]_i_3__10_n_5\,
      O(1) => \wait_time_cnt_reg[0]_i_3__10_n_6\,
      O(0) => \wait_time_cnt_reg[0]_i_3__10_n_7\,
      S(3) => \wait_time_cnt[0]_i_8__10_n_0\,
      S(2) => \wait_time_cnt[0]_i_9__10_n_0\,
      S(1) => \wait_time_cnt[0]_i_10__10_n_0\,
      S(0) => \wait_time_cnt[0]_i_11__10_n_0\
    );
\wait_time_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1__10_n_5\,
      Q => wait_time_cnt_reg(10),
      R => \wait_time_cnt[0]_i_1__2_n_0\
    );
\wait_time_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1__10_n_4\,
      Q => wait_time_cnt_reg(11),
      R => \wait_time_cnt[0]_i_1__2_n_0\
    );
\wait_time_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1__10_n_7\,
      Q => wait_time_cnt_reg(12),
      R => \wait_time_cnt[0]_i_1__2_n_0\
    );
\wait_time_cnt_reg[12]_i_1__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[8]_i_1__10_n_0\,
      CO(3) => \NLW_wait_time_cnt_reg[12]_i_1__10_CO_UNCONNECTED\(3),
      CO(2) => \wait_time_cnt_reg[12]_i_1__10_n_1\,
      CO(1) => \wait_time_cnt_reg[12]_i_1__10_n_2\,
      CO(0) => \wait_time_cnt_reg[12]_i_1__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0111",
      O(3) => \wait_time_cnt_reg[12]_i_1__10_n_4\,
      O(2) => \wait_time_cnt_reg[12]_i_1__10_n_5\,
      O(1) => \wait_time_cnt_reg[12]_i_1__10_n_6\,
      O(0) => \wait_time_cnt_reg[12]_i_1__10_n_7\,
      S(3) => \wait_time_cnt[12]_i_2__10_n_0\,
      S(2) => \wait_time_cnt[12]_i_3__10_n_0\,
      S(1) => \wait_time_cnt[12]_i_4__10_n_0\,
      S(0) => \wait_time_cnt[12]_i_5__10_n_0\
    );
\wait_time_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1__10_n_6\,
      Q => wait_time_cnt_reg(13),
      R => \wait_time_cnt[0]_i_1__2_n_0\
    );
\wait_time_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1__10_n_5\,
      Q => wait_time_cnt_reg(14),
      R => \wait_time_cnt[0]_i_1__2_n_0\
    );
\wait_time_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1__10_n_4\,
      Q => wait_time_cnt_reg(15),
      R => \wait_time_cnt[0]_i_1__2_n_0\
    );
\wait_time_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3__10_n_6\,
      Q => wait_time_cnt_reg(1),
      R => \wait_time_cnt[0]_i_1__2_n_0\
    );
\wait_time_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3__10_n_5\,
      Q => wait_time_cnt_reg(2),
      R => \wait_time_cnt[0]_i_1__2_n_0\
    );
\wait_time_cnt_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3__10_n_4\,
      Q => wait_time_cnt_reg(3),
      S => \wait_time_cnt[0]_i_1__2_n_0\
    );
\wait_time_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1__10_n_7\,
      Q => wait_time_cnt_reg(4),
      R => \wait_time_cnt[0]_i_1__2_n_0\
    );
\wait_time_cnt_reg[4]_i_1__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[0]_i_3__10_n_0\,
      CO(3) => \wait_time_cnt_reg[4]_i_1__10_n_0\,
      CO(2) => \wait_time_cnt_reg[4]_i_1__10_n_1\,
      CO(1) => \wait_time_cnt_reg[4]_i_1__10_n_2\,
      CO(0) => \wait_time_cnt_reg[4]_i_1__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[4]_i_1__10_n_4\,
      O(2) => \wait_time_cnt_reg[4]_i_1__10_n_5\,
      O(1) => \wait_time_cnt_reg[4]_i_1__10_n_6\,
      O(0) => \wait_time_cnt_reg[4]_i_1__10_n_7\,
      S(3) => \wait_time_cnt[4]_i_2__10_n_0\,
      S(2) => \wait_time_cnt[4]_i_3__10_n_0\,
      S(1) => \wait_time_cnt[4]_i_4__10_n_0\,
      S(0) => \wait_time_cnt[4]_i_5__10_n_0\
    );
\wait_time_cnt_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1__10_n_6\,
      Q => wait_time_cnt_reg(5),
      S => \wait_time_cnt[0]_i_1__2_n_0\
    );
\wait_time_cnt_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1__10_n_5\,
      Q => wait_time_cnt_reg(6),
      S => \wait_time_cnt[0]_i_1__2_n_0\
    );
\wait_time_cnt_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1__10_n_4\,
      Q => wait_time_cnt_reg(7),
      S => \wait_time_cnt[0]_i_1__2_n_0\
    );
\wait_time_cnt_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1__10_n_7\,
      Q => wait_time_cnt_reg(8),
      S => \wait_time_cnt[0]_i_1__2_n_0\
    );
\wait_time_cnt_reg[8]_i_1__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[4]_i_1__10_n_0\,
      CO(3) => \wait_time_cnt_reg[8]_i_1__10_n_0\,
      CO(2) => \wait_time_cnt_reg[8]_i_1__10_n_1\,
      CO(1) => \wait_time_cnt_reg[8]_i_1__10_n_2\,
      CO(0) => \wait_time_cnt_reg[8]_i_1__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[8]_i_1__10_n_4\,
      O(2) => \wait_time_cnt_reg[8]_i_1__10_n_5\,
      O(1) => \wait_time_cnt_reg[8]_i_1__10_n_6\,
      O(0) => \wait_time_cnt_reg[8]_i_1__10_n_7\,
      S(3) => \wait_time_cnt[8]_i_2__10_n_0\,
      S(2) => \wait_time_cnt[8]_i_3__10_n_0\,
      S(1) => \wait_time_cnt[8]_i_4__10_n_0\,
      S(0) => \wait_time_cnt[8]_i_5__10_n_0\
    );
\wait_time_cnt_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1__10_n_6\,
      Q => wait_time_cnt_reg(9),
      S => \wait_time_cnt[0]_i_1__2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtwizard_0_gtwizard_0_RX_STARTUP_FSM_8 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt5_rx_fsm_reset_done_out : out STD_LOGIC;
    gt5_rxuserrdy_i : out STD_LOGIC;
    gt5_rxdfelfhold_i : out STD_LOGIC;
    sysclk_in : in STD_LOGIC;
    gt5_rxusrclk_in : in STD_LOGIC;
    soft_reset_rx_in : in STD_LOGIC;
    dont_reset_on_data_error_in : in STD_LOGIC;
    reset_time_out_reg_0 : in STD_LOGIC;
    gt5_rxresetdone_out : in STD_LOGIC;
    gt5_data_valid_in : in STD_LOGIC;
    gt5_cplllock_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtwizard_0_gtwizard_0_RX_STARTUP_FSM_8 : entity is "gtwizard_0_RX_STARTUP_FSM";
end gtwizard_0_gtwizard_0_RX_STARTUP_FSM_8;

architecture STRUCTURE of gtwizard_0_gtwizard_0_RX_STARTUP_FSM_8 is
  signal \FSM_sequential_rx_state[0]_i_2__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[1]_i_3__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[2]_i_1__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[2]_i_2__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_10__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_11__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_4__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_6__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_8__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_9__3_n_0\ : STD_LOGIC;
  signal \RXDFEAGCHOLD_i_1__4_n_0\ : STD_LOGIC;
  signal \RXUSERRDY_i_1__4_n_0\ : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal adapt_count : STD_LOGIC;
  signal \adapt_count[0]_i_10__4_n_0\ : STD_LOGIC;
  signal \adapt_count[0]_i_11__4_n_0\ : STD_LOGIC;
  signal \adapt_count[0]_i_3__4_n_0\ : STD_LOGIC;
  signal \adapt_count[0]_i_4__4_n_0\ : STD_LOGIC;
  signal \adapt_count[0]_i_5__4_n_0\ : STD_LOGIC;
  signal \adapt_count[0]_i_6__4_n_0\ : STD_LOGIC;
  signal \adapt_count[0]_i_7__4_n_0\ : STD_LOGIC;
  signal \adapt_count[0]_i_8__4_n_0\ : STD_LOGIC;
  signal \adapt_count[0]_i_9__4_n_0\ : STD_LOGIC;
  signal adapt_count_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \adapt_count_reg[0]_i_2__4_n_0\ : STD_LOGIC;
  signal \adapt_count_reg[0]_i_2__4_n_1\ : STD_LOGIC;
  signal \adapt_count_reg[0]_i_2__4_n_2\ : STD_LOGIC;
  signal \adapt_count_reg[0]_i_2__4_n_3\ : STD_LOGIC;
  signal \adapt_count_reg[0]_i_2__4_n_4\ : STD_LOGIC;
  signal \adapt_count_reg[0]_i_2__4_n_5\ : STD_LOGIC;
  signal \adapt_count_reg[0]_i_2__4_n_6\ : STD_LOGIC;
  signal \adapt_count_reg[0]_i_2__4_n_7\ : STD_LOGIC;
  signal \adapt_count_reg[12]_i_1__4_n_0\ : STD_LOGIC;
  signal \adapt_count_reg[12]_i_1__4_n_1\ : STD_LOGIC;
  signal \adapt_count_reg[12]_i_1__4_n_2\ : STD_LOGIC;
  signal \adapt_count_reg[12]_i_1__4_n_3\ : STD_LOGIC;
  signal \adapt_count_reg[12]_i_1__4_n_4\ : STD_LOGIC;
  signal \adapt_count_reg[12]_i_1__4_n_5\ : STD_LOGIC;
  signal \adapt_count_reg[12]_i_1__4_n_6\ : STD_LOGIC;
  signal \adapt_count_reg[12]_i_1__4_n_7\ : STD_LOGIC;
  signal \adapt_count_reg[16]_i_1__4_n_0\ : STD_LOGIC;
  signal \adapt_count_reg[16]_i_1__4_n_1\ : STD_LOGIC;
  signal \adapt_count_reg[16]_i_1__4_n_2\ : STD_LOGIC;
  signal \adapt_count_reg[16]_i_1__4_n_3\ : STD_LOGIC;
  signal \adapt_count_reg[16]_i_1__4_n_4\ : STD_LOGIC;
  signal \adapt_count_reg[16]_i_1__4_n_5\ : STD_LOGIC;
  signal \adapt_count_reg[16]_i_1__4_n_6\ : STD_LOGIC;
  signal \adapt_count_reg[16]_i_1__4_n_7\ : STD_LOGIC;
  signal \adapt_count_reg[20]_i_1__4_n_0\ : STD_LOGIC;
  signal \adapt_count_reg[20]_i_1__4_n_1\ : STD_LOGIC;
  signal \adapt_count_reg[20]_i_1__4_n_2\ : STD_LOGIC;
  signal \adapt_count_reg[20]_i_1__4_n_3\ : STD_LOGIC;
  signal \adapt_count_reg[20]_i_1__4_n_4\ : STD_LOGIC;
  signal \adapt_count_reg[20]_i_1__4_n_5\ : STD_LOGIC;
  signal \adapt_count_reg[20]_i_1__4_n_6\ : STD_LOGIC;
  signal \adapt_count_reg[20]_i_1__4_n_7\ : STD_LOGIC;
  signal \adapt_count_reg[24]_i_1__4_n_0\ : STD_LOGIC;
  signal \adapt_count_reg[24]_i_1__4_n_1\ : STD_LOGIC;
  signal \adapt_count_reg[24]_i_1__4_n_2\ : STD_LOGIC;
  signal \adapt_count_reg[24]_i_1__4_n_3\ : STD_LOGIC;
  signal \adapt_count_reg[24]_i_1__4_n_4\ : STD_LOGIC;
  signal \adapt_count_reg[24]_i_1__4_n_5\ : STD_LOGIC;
  signal \adapt_count_reg[24]_i_1__4_n_6\ : STD_LOGIC;
  signal \adapt_count_reg[24]_i_1__4_n_7\ : STD_LOGIC;
  signal \adapt_count_reg[28]_i_1__4_n_1\ : STD_LOGIC;
  signal \adapt_count_reg[28]_i_1__4_n_2\ : STD_LOGIC;
  signal \adapt_count_reg[28]_i_1__4_n_3\ : STD_LOGIC;
  signal \adapt_count_reg[28]_i_1__4_n_4\ : STD_LOGIC;
  signal \adapt_count_reg[28]_i_1__4_n_5\ : STD_LOGIC;
  signal \adapt_count_reg[28]_i_1__4_n_6\ : STD_LOGIC;
  signal \adapt_count_reg[28]_i_1__4_n_7\ : STD_LOGIC;
  signal \adapt_count_reg[4]_i_1__4_n_0\ : STD_LOGIC;
  signal \adapt_count_reg[4]_i_1__4_n_1\ : STD_LOGIC;
  signal \adapt_count_reg[4]_i_1__4_n_2\ : STD_LOGIC;
  signal \adapt_count_reg[4]_i_1__4_n_3\ : STD_LOGIC;
  signal \adapt_count_reg[4]_i_1__4_n_4\ : STD_LOGIC;
  signal \adapt_count_reg[4]_i_1__4_n_5\ : STD_LOGIC;
  signal \adapt_count_reg[4]_i_1__4_n_6\ : STD_LOGIC;
  signal \adapt_count_reg[4]_i_1__4_n_7\ : STD_LOGIC;
  signal \adapt_count_reg[8]_i_1__4_n_0\ : STD_LOGIC;
  signal \adapt_count_reg[8]_i_1__4_n_1\ : STD_LOGIC;
  signal \adapt_count_reg[8]_i_1__4_n_2\ : STD_LOGIC;
  signal \adapt_count_reg[8]_i_1__4_n_3\ : STD_LOGIC;
  signal \adapt_count_reg[8]_i_1__4_n_4\ : STD_LOGIC;
  signal \adapt_count_reg[8]_i_1__4_n_5\ : STD_LOGIC;
  signal \adapt_count_reg[8]_i_1__4_n_6\ : STD_LOGIC;
  signal \adapt_count_reg[8]_i_1__4_n_7\ : STD_LOGIC;
  signal adapt_count_reset_reg_n_0 : STD_LOGIC;
  signal \check_tlock_max_i_1__4_n_0\ : STD_LOGIC;
  signal check_tlock_max_reg_n_0 : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal \^gt5_rx_fsm_reset_done_out\ : STD_LOGIC;
  signal \^gt5_rxdfelfhold_i\ : STD_LOGIC;
  signal \^gt5_rxuserrdy_i\ : STD_LOGIC;
  signal \gtrxreset_i_i_1__4_n_0\ : STD_LOGIC;
  signal init_wait_count : STD_LOGIC;
  signal \init_wait_count[0]_i_1__11_n_0\ : STD_LOGIC;
  signal \init_wait_count[7]_i_3__11_n_0\ : STD_LOGIC;
  signal \init_wait_count[7]_i_4__11_n_0\ : STD_LOGIC;
  signal init_wait_count_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \init_wait_done_i_1__11_n_0\ : STD_LOGIC;
  signal init_wait_done_reg_n_0 : STD_LOGIC;
  signal \mmcm_lock_count[7]_i_2__11_n_0\ : STD_LOGIC;
  signal \mmcm_lock_count[7]_i_4__11_n_0\ : STD_LOGIC;
  signal mmcm_lock_count_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mmcm_lock_reclocked : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \reset_time_out_i_3__11_n_0\ : STD_LOGIC;
  signal \reset_time_out_i_5__4_n_0\ : STD_LOGIC;
  signal reset_time_out_reg_n_0 : STD_LOGIC;
  signal \run_phase_alignment_int_i_1__4_n_0\ : STD_LOGIC;
  signal run_phase_alignment_int_reg_n_0 : STD_LOGIC;
  signal run_phase_alignment_int_s2 : STD_LOGIC;
  signal run_phase_alignment_int_s3 : STD_LOGIC;
  signal rx_fsm_reset_done_int_s2 : STD_LOGIC;
  signal rx_fsm_reset_done_int_s3 : STD_LOGIC;
  signal rx_state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rxresetdone_s2 : STD_LOGIC;
  signal rxresetdone_s3 : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal sync_cplllock_n_0 : STD_LOGIC;
  signal sync_cplllock_n_1 : STD_LOGIC;
  signal sync_cplllock_n_2 : STD_LOGIC;
  signal sync_data_valid_n_0 : STD_LOGIC;
  signal sync_data_valid_n_1 : STD_LOGIC;
  signal sync_data_valid_n_2 : STD_LOGIC;
  signal sync_data_valid_n_3 : STD_LOGIC;
  signal sync_data_valid_n_4 : STD_LOGIC;
  signal sync_data_valid_n_5 : STD_LOGIC;
  signal sync_mmcm_lock_reclocked_n_0 : STD_LOGIC;
  signal sync_mmcm_lock_reclocked_n_1 : STD_LOGIC;
  signal \time_out_100us_i_1__4_n_0\ : STD_LOGIC;
  signal \time_out_100us_i_2__4_n_0\ : STD_LOGIC;
  signal \time_out_100us_i_3__4_n_0\ : STD_LOGIC;
  signal time_out_100us_reg_n_0 : STD_LOGIC;
  signal \time_out_1us_i_1__4_n_0\ : STD_LOGIC;
  signal \time_out_1us_i_2__4_n_0\ : STD_LOGIC;
  signal \time_out_1us_i_3__4_n_0\ : STD_LOGIC;
  signal \time_out_1us_i_4__4_n_0\ : STD_LOGIC;
  signal time_out_1us_reg_n_0 : STD_LOGIC;
  signal \time_out_2ms_i_1__11_n_0\ : STD_LOGIC;
  signal \time_out_2ms_i_2__11_n_0\ : STD_LOGIC;
  signal \time_out_2ms_i_3__11_n_0\ : STD_LOGIC;
  signal \time_out_2ms_i_4__8_n_0\ : STD_LOGIC;
  signal time_out_2ms_reg_n_0 : STD_LOGIC;
  signal \time_out_adapt_i_1__4_n_0\ : STD_LOGIC;
  signal time_out_adapt_reg_n_0 : STD_LOGIC;
  signal time_out_counter : STD_LOGIC;
  signal \time_out_counter[0]_i_3__11_n_0\ : STD_LOGIC;
  signal \time_out_counter[0]_i_4__11_n_0\ : STD_LOGIC;
  signal \time_out_counter[0]_i_5__7_n_0\ : STD_LOGIC;
  signal time_out_counter_reg : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \time_out_counter_reg[0]_i_2__11_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__11_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__11_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__11_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__11_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__11_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__11_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__11_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__11_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__11_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__11_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__11_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__11_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__11_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__11_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__11_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__11_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__11_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__11_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__11_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__11_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__11_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__11_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__11_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__11_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__11_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__11_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__11_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__11_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__11_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__11_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__11_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__11_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__11_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__11_n_7\ : STD_LOGIC;
  signal \time_out_wait_bypass_i_1__4_n_0\ : STD_LOGIC;
  signal time_out_wait_bypass_reg_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_s2 : STD_LOGIC;
  signal time_out_wait_bypass_s3 : STD_LOGIC;
  signal time_tlock_max : STD_LOGIC;
  signal \time_tlock_max_i_1__11_n_0\ : STD_LOGIC;
  signal \time_tlock_max_i_2__11_n_0\ : STD_LOGIC;
  signal \time_tlock_max_i_3__11_n_0\ : STD_LOGIC;
  signal \time_tlock_max_i_4__9_n_0\ : STD_LOGIC;
  signal \time_tlock_max_i_5__3_n_0\ : STD_LOGIC;
  signal \time_tlock_max_i_6__2_n_0\ : STD_LOGIC;
  signal \time_tlock_max_i_7__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_2__4_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_4__4_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_5__4_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_6__4_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_7__4_n_0\ : STD_LOGIC;
  signal wait_bypass_count_reg : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \wait_bypass_count_reg[0]_i_3__4_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__4_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__4_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__4_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__4_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__4_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__4_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__4_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1__4_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__4_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__4_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__4_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__4_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__4_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__4_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__4_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__4_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__4_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__4_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__4_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__4_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__4_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__4_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__4_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__4_n_7\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_10__11_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_11__11_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_4__11_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_5__11_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_6__11_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_7__11_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_8__11_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_9__11_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_2__11_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_3__11_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_4__11_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_5__11_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_2__11_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_3__11_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_4__11_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_5__11_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_2__11_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_3__11_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_4__11_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_5__11_n_0\ : STD_LOGIC;
  signal wait_time_cnt_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \wait_time_cnt_reg[0]_i_3__11_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__11_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__11_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__11_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__11_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__11_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__11_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__11_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__11_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__11_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__11_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__11_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__11_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__11_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__11_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__11_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__11_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__11_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__11_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__11_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__11_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__11_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__11_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__11_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__11_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__11_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__11_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__11_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__11_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__11_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__11_n_7\ : STD_LOGIC;
  signal \NLW_adapt_count_reg[28]_i_1__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_time_out_counter_reg[16]_i_1__11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_time_out_counter_reg[16]_i_1__11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_wait_bypass_count_reg[12]_i_1__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_wait_bypass_count_reg[12]_i_1__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_wait_time_cnt_reg[12]_i_1__11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_rx_state[3]_i_11__1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \FSM_sequential_rx_state[3]_i_8__4\ : label is "soft_lutpair132";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_rx_state_reg[0]\ : label is "RELEASE_PLL_RESET:0011,VERIFY_RECCLK_STABLE:0100,WAIT_FOR_PLL_LOCK:0010,FSM_DONE:1010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,MONITOR_DATA_VALID:1001,WAIT_FOR_RXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_rx_state_reg[1]\ : label is "RELEASE_PLL_RESET:0011,VERIFY_RECCLK_STABLE:0100,WAIT_FOR_PLL_LOCK:0010,FSM_DONE:1010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,MONITOR_DATA_VALID:1001,WAIT_FOR_RXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_rx_state_reg[2]\ : label is "RELEASE_PLL_RESET:0011,VERIFY_RECCLK_STABLE:0100,WAIT_FOR_PLL_LOCK:0010,FSM_DONE:1010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,MONITOR_DATA_VALID:1001,WAIT_FOR_RXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_rx_state_reg[3]\ : label is "RELEASE_PLL_RESET:0011,VERIFY_RECCLK_STABLE:0100,WAIT_FOR_PLL_LOCK:0010,FSM_DONE:1010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,MONITOR_DATA_VALID:1001,WAIT_FOR_RXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute SOFT_HLUTNM of \init_wait_count[1]_i_1__11\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \init_wait_count[2]_i_1__11\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \init_wait_count[3]_i_1__11\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \init_wait_count[4]_i_1__11\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \init_wait_count[7]_i_3__11\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \init_wait_count[7]_i_4__11\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \mmcm_lock_count[0]_i_1__11\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \mmcm_lock_count[1]_i_1__11\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \mmcm_lock_count[2]_i_1__11\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \mmcm_lock_count[3]_i_1__11\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \mmcm_lock_count[4]_i_1__11\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \mmcm_lock_count[6]_i_1__11\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \mmcm_lock_count[7]_i_3__11\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \mmcm_lock_count[7]_i_4__11\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \time_out_1us_i_3__4\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \time_out_1us_i_4__4\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \time_out_2ms_i_2__11\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \time_out_2ms_i_3__11\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \time_out_counter[0]_i_3__11\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \time_tlock_max_i_3__11\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \time_tlock_max_i_4__9\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \time_tlock_max_i_7__0\ : label is "soft_lutpair140";
begin
  SR(0) <= \^sr\(0);
  gt5_rx_fsm_reset_done_out <= \^gt5_rx_fsm_reset_done_out\;
  gt5_rxdfelfhold_i <= \^gt5_rxdfelfhold_i\;
  gt5_rxuserrdy_i <= \^gt5_rxuserrdy_i\;
\FSM_sequential_rx_state[0]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8000AF00"
    )
        port map (
      I0 => rx_state(1),
      I1 => reset_time_out_reg_n_0,
      I2 => rx_state(2),
      I3 => rx_state(0),
      I4 => time_out_2ms_reg_n_0,
      I5 => rx_state(3),
      O => \FSM_sequential_rx_state[0]_i_2__4_n_0\
    );
\FSM_sequential_rx_state[1]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5F5FDF5F5F5F5"
    )
        port map (
      I0 => rx_state(0),
      I1 => rx_state(2),
      I2 => rx_state(1),
      I3 => rx_state(3),
      I4 => reset_time_out_reg_n_0,
      I5 => time_tlock_max,
      O => \FSM_sequential_rx_state[1]_i_3__3_n_0\
    );
\FSM_sequential_rx_state[2]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000400030F0400"
    )
        port map (
      I0 => time_out_2ms_reg_n_0,
      I1 => rx_state(0),
      I2 => rx_state(3),
      I3 => rx_state(1),
      I4 => rx_state(2),
      I5 => \FSM_sequential_rx_state[2]_i_2__5_n_0\,
      O => \FSM_sequential_rx_state[2]_i_1__4_n_0\
    );
\FSM_sequential_rx_state[2]_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => rx_state(0),
      I1 => time_tlock_max,
      I2 => reset_time_out_reg_n_0,
      O => \FSM_sequential_rx_state[2]_i_2__5_n_0\
    );
\FSM_sequential_rx_state[3]_i_10__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => rx_state(1),
      I1 => reset_time_out_reg_0,
      I2 => rx_state(0),
      I3 => mmcm_lock_reclocked,
      O => \FSM_sequential_rx_state[3]_i_10__5_n_0\
    );
\FSM_sequential_rx_state[3]_i_11__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F0F0F1"
    )
        port map (
      I0 => rx_state(2),
      I1 => rx_state(1),
      I2 => rx_state(3),
      I3 => init_wait_done_reg_n_0,
      I4 => rx_state(0),
      O => \FSM_sequential_rx_state[3]_i_11__1_n_0\
    );
\FSM_sequential_rx_state[3]_i_4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF40444444"
    )
        port map (
      I0 => \FSM_sequential_rx_state[3]_i_10__5_n_0\,
      I1 => \FSM_sequential_rx_state[3]_i_8__4_n_0\,
      I2 => reset_time_out_reg_n_0,
      I3 => time_tlock_max,
      I4 => rx_state(0),
      I5 => \FSM_sequential_rx_state[3]_i_11__1_n_0\,
      O => \FSM_sequential_rx_state[3]_i_4__4_n_0\
    );
\FSM_sequential_rx_state[3]_i_6__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF1FFFFFFF1FFF1F"
    )
        port map (
      I0 => rx_state(3),
      I1 => rx_state(2),
      I2 => rx_state(1),
      I3 => rxresetdone_s3,
      I4 => reset_time_out_reg_n_0,
      I5 => time_out_2ms_reg_n_0,
      O => \FSM_sequential_rx_state[3]_i_6__4_n_0\
    );
\FSM_sequential_rx_state[3]_i_8__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => rx_state(2),
      I1 => rx_state(1),
      I2 => rx_state(3),
      O => \FSM_sequential_rx_state[3]_i_8__4_n_0\
    );
\FSM_sequential_rx_state[3]_i_9__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0EE000000000000"
    )
        port map (
      I0 => rx_state(3),
      I1 => rx_state(2),
      I2 => reset_time_out_reg_n_0,
      I3 => time_out_2ms_reg_n_0,
      I4 => rx_state(1),
      I5 => rx_state(0),
      O => \FSM_sequential_rx_state[3]_i_9__3_n_0\
    );
\FSM_sequential_rx_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => sync_data_valid_n_4,
      D => sync_data_valid_n_2,
      Q => rx_state(0),
      R => soft_reset_rx_in
    );
\FSM_sequential_rx_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => sync_data_valid_n_4,
      D => sync_data_valid_n_1,
      Q => rx_state(1),
      R => soft_reset_rx_in
    );
\FSM_sequential_rx_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => sync_data_valid_n_4,
      D => \FSM_sequential_rx_state[2]_i_1__4_n_0\,
      Q => rx_state(2),
      R => soft_reset_rx_in
    );
\FSM_sequential_rx_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => sync_data_valid_n_4,
      D => sync_data_valid_n_0,
      Q => rx_state(3),
      R => soft_reset_rx_in
    );
\RXDFEAGCHOLD_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00400000"
    )
        port map (
      I0 => rx_state(0),
      I1 => rx_state(3),
      I2 => rx_state(1),
      I3 => rx_state(2),
      I4 => time_out_adapt_reg_n_0,
      I5 => \^gt5_rxdfelfhold_i\,
      O => \RXDFEAGCHOLD_i_1__4_n_0\
    );
RXDFEAGCHOLD_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \RXDFEAGCHOLD_i_1__4_n_0\,
      Q => \^gt5_rxdfelfhold_i\,
      R => soft_reset_rx_in
    );
\RXUSERRDY_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB4000"
    )
        port map (
      I0 => rx_state(3),
      I1 => rx_state(0),
      I2 => rx_state(1),
      I3 => rx_state(2),
      I4 => \^gt5_rxuserrdy_i\,
      O => \RXUSERRDY_i_1__4_n_0\
    );
RXUSERRDY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \RXUSERRDY_i_1__4_n_0\,
      Q => \^gt5_rxuserrdy_i\,
      R => soft_reset_rx_in
    );
\adapt_count[0]_i_10__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => adapt_count_reg(23),
      I1 => adapt_count_reg(5),
      I2 => adapt_count_reg(9),
      I3 => adapt_count_reg(10),
      O => \adapt_count[0]_i_10__4_n_0\
    );
\adapt_count[0]_i_11__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => adapt_count_reg(4),
      I1 => adapt_count_reg(1),
      I2 => adapt_count_reg(13),
      I3 => adapt_count_reg(28),
      O => \adapt_count[0]_i_11__4_n_0\
    );
\adapt_count[0]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \adapt_count[0]_i_3__4_n_0\,
      I1 => \adapt_count[0]_i_4__4_n_0\,
      I2 => \adapt_count[0]_i_5__4_n_0\,
      I3 => \adapt_count[0]_i_6__4_n_0\,
      O => adapt_count
    );
\adapt_count[0]_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF7"
    )
        port map (
      I0 => adapt_count_reg(11),
      I1 => adapt_count_reg(8),
      I2 => adapt_count_reg(2),
      I3 => adapt_count_reg(6),
      I4 => \adapt_count[0]_i_8__4_n_0\,
      O => \adapt_count[0]_i_3__4_n_0\
    );
\adapt_count[0]_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => adapt_count_reg(0),
      I1 => adapt_count_reg(25),
      I2 => adapt_count_reg(20),
      I3 => adapt_count_reg(12),
      I4 => \adapt_count[0]_i_9__4_n_0\,
      O => \adapt_count[0]_i_4__4_n_0\
    );
\adapt_count[0]_i_5__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => adapt_count_reg(31),
      I1 => adapt_count_reg(18),
      I2 => adapt_count_reg(17),
      I3 => adapt_count_reg(24),
      I4 => \adapt_count[0]_i_10__4_n_0\,
      O => \adapt_count[0]_i_5__4_n_0\
    );
\adapt_count[0]_i_6__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => adapt_count_reg(14),
      I1 => adapt_count_reg(30),
      I2 => adapt_count_reg(27),
      I3 => adapt_count_reg(22),
      I4 => \adapt_count[0]_i_11__4_n_0\,
      O => \adapt_count[0]_i_6__4_n_0\
    );
\adapt_count[0]_i_7__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => adapt_count_reg(0),
      O => \adapt_count[0]_i_7__4_n_0\
    );
\adapt_count[0]_i_8__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => adapt_count_reg(21),
      I1 => adapt_count_reg(3),
      I2 => adapt_count_reg(7),
      I3 => adapt_count_reg(19),
      O => \adapt_count[0]_i_8__4_n_0\
    );
\adapt_count[0]_i_9__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => adapt_count_reg(16),
      I1 => adapt_count_reg(15),
      I2 => adapt_count_reg(26),
      I3 => adapt_count_reg(29),
      O => \adapt_count[0]_i_9__4_n_0\
    );
\adapt_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[0]_i_2__4_n_7\,
      Q => adapt_count_reg(0),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[0]_i_2__4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \adapt_count_reg[0]_i_2__4_n_0\,
      CO(2) => \adapt_count_reg[0]_i_2__4_n_1\,
      CO(1) => \adapt_count_reg[0]_i_2__4_n_2\,
      CO(0) => \adapt_count_reg[0]_i_2__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \adapt_count_reg[0]_i_2__4_n_4\,
      O(2) => \adapt_count_reg[0]_i_2__4_n_5\,
      O(1) => \adapt_count_reg[0]_i_2__4_n_6\,
      O(0) => \adapt_count_reg[0]_i_2__4_n_7\,
      S(3 downto 1) => adapt_count_reg(3 downto 1),
      S(0) => \adapt_count[0]_i_7__4_n_0\
    );
\adapt_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[8]_i_1__4_n_5\,
      Q => adapt_count_reg(10),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[8]_i_1__4_n_4\,
      Q => adapt_count_reg(11),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[12]_i_1__4_n_7\,
      Q => adapt_count_reg(12),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[12]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \adapt_count_reg[8]_i_1__4_n_0\,
      CO(3) => \adapt_count_reg[12]_i_1__4_n_0\,
      CO(2) => \adapt_count_reg[12]_i_1__4_n_1\,
      CO(1) => \adapt_count_reg[12]_i_1__4_n_2\,
      CO(0) => \adapt_count_reg[12]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \adapt_count_reg[12]_i_1__4_n_4\,
      O(2) => \adapt_count_reg[12]_i_1__4_n_5\,
      O(1) => \adapt_count_reg[12]_i_1__4_n_6\,
      O(0) => \adapt_count_reg[12]_i_1__4_n_7\,
      S(3 downto 0) => adapt_count_reg(15 downto 12)
    );
\adapt_count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[12]_i_1__4_n_6\,
      Q => adapt_count_reg(13),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[12]_i_1__4_n_5\,
      Q => adapt_count_reg(14),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[12]_i_1__4_n_4\,
      Q => adapt_count_reg(15),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[16]_i_1__4_n_7\,
      Q => adapt_count_reg(16),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[16]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \adapt_count_reg[12]_i_1__4_n_0\,
      CO(3) => \adapt_count_reg[16]_i_1__4_n_0\,
      CO(2) => \adapt_count_reg[16]_i_1__4_n_1\,
      CO(1) => \adapt_count_reg[16]_i_1__4_n_2\,
      CO(0) => \adapt_count_reg[16]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \adapt_count_reg[16]_i_1__4_n_4\,
      O(2) => \adapt_count_reg[16]_i_1__4_n_5\,
      O(1) => \adapt_count_reg[16]_i_1__4_n_6\,
      O(0) => \adapt_count_reg[16]_i_1__4_n_7\,
      S(3 downto 0) => adapt_count_reg(19 downto 16)
    );
\adapt_count_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[16]_i_1__4_n_6\,
      Q => adapt_count_reg(17),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[16]_i_1__4_n_5\,
      Q => adapt_count_reg(18),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[16]_i_1__4_n_4\,
      Q => adapt_count_reg(19),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[0]_i_2__4_n_6\,
      Q => adapt_count_reg(1),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[20]_i_1__4_n_7\,
      Q => adapt_count_reg(20),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[20]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \adapt_count_reg[16]_i_1__4_n_0\,
      CO(3) => \adapt_count_reg[20]_i_1__4_n_0\,
      CO(2) => \adapt_count_reg[20]_i_1__4_n_1\,
      CO(1) => \adapt_count_reg[20]_i_1__4_n_2\,
      CO(0) => \adapt_count_reg[20]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \adapt_count_reg[20]_i_1__4_n_4\,
      O(2) => \adapt_count_reg[20]_i_1__4_n_5\,
      O(1) => \adapt_count_reg[20]_i_1__4_n_6\,
      O(0) => \adapt_count_reg[20]_i_1__4_n_7\,
      S(3 downto 0) => adapt_count_reg(23 downto 20)
    );
\adapt_count_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[20]_i_1__4_n_6\,
      Q => adapt_count_reg(21),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[20]_i_1__4_n_5\,
      Q => adapt_count_reg(22),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[20]_i_1__4_n_4\,
      Q => adapt_count_reg(23),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[24]_i_1__4_n_7\,
      Q => adapt_count_reg(24),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[24]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \adapt_count_reg[20]_i_1__4_n_0\,
      CO(3) => \adapt_count_reg[24]_i_1__4_n_0\,
      CO(2) => \adapt_count_reg[24]_i_1__4_n_1\,
      CO(1) => \adapt_count_reg[24]_i_1__4_n_2\,
      CO(0) => \adapt_count_reg[24]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \adapt_count_reg[24]_i_1__4_n_4\,
      O(2) => \adapt_count_reg[24]_i_1__4_n_5\,
      O(1) => \adapt_count_reg[24]_i_1__4_n_6\,
      O(0) => \adapt_count_reg[24]_i_1__4_n_7\,
      S(3 downto 0) => adapt_count_reg(27 downto 24)
    );
\adapt_count_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[24]_i_1__4_n_6\,
      Q => adapt_count_reg(25),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[24]_i_1__4_n_5\,
      Q => adapt_count_reg(26),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[24]_i_1__4_n_4\,
      Q => adapt_count_reg(27),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[28]_i_1__4_n_7\,
      Q => adapt_count_reg(28),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[28]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \adapt_count_reg[24]_i_1__4_n_0\,
      CO(3) => \NLW_adapt_count_reg[28]_i_1__4_CO_UNCONNECTED\(3),
      CO(2) => \adapt_count_reg[28]_i_1__4_n_1\,
      CO(1) => \adapt_count_reg[28]_i_1__4_n_2\,
      CO(0) => \adapt_count_reg[28]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \adapt_count_reg[28]_i_1__4_n_4\,
      O(2) => \adapt_count_reg[28]_i_1__4_n_5\,
      O(1) => \adapt_count_reg[28]_i_1__4_n_6\,
      O(0) => \adapt_count_reg[28]_i_1__4_n_7\,
      S(3 downto 0) => adapt_count_reg(31 downto 28)
    );
\adapt_count_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[28]_i_1__4_n_6\,
      Q => adapt_count_reg(29),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[0]_i_2__4_n_5\,
      Q => adapt_count_reg(2),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[28]_i_1__4_n_5\,
      Q => adapt_count_reg(30),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[28]_i_1__4_n_4\,
      Q => adapt_count_reg(31),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[0]_i_2__4_n_4\,
      Q => adapt_count_reg(3),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[4]_i_1__4_n_7\,
      Q => adapt_count_reg(4),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[4]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \adapt_count_reg[0]_i_2__4_n_0\,
      CO(3) => \adapt_count_reg[4]_i_1__4_n_0\,
      CO(2) => \adapt_count_reg[4]_i_1__4_n_1\,
      CO(1) => \adapt_count_reg[4]_i_1__4_n_2\,
      CO(0) => \adapt_count_reg[4]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \adapt_count_reg[4]_i_1__4_n_4\,
      O(2) => \adapt_count_reg[4]_i_1__4_n_5\,
      O(1) => \adapt_count_reg[4]_i_1__4_n_6\,
      O(0) => \adapt_count_reg[4]_i_1__4_n_7\,
      S(3 downto 0) => adapt_count_reg(7 downto 4)
    );
\adapt_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[4]_i_1__4_n_6\,
      Q => adapt_count_reg(5),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[4]_i_1__4_n_5\,
      Q => adapt_count_reg(6),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[4]_i_1__4_n_4\,
      Q => adapt_count_reg(7),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[8]_i_1__4_n_7\,
      Q => adapt_count_reg(8),
      R => adapt_count_reset_reg_n_0
    );
\adapt_count_reg[8]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \adapt_count_reg[4]_i_1__4_n_0\,
      CO(3) => \adapt_count_reg[8]_i_1__4_n_0\,
      CO(2) => \adapt_count_reg[8]_i_1__4_n_1\,
      CO(1) => \adapt_count_reg[8]_i_1__4_n_2\,
      CO(0) => \adapt_count_reg[8]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \adapt_count_reg[8]_i_1__4_n_4\,
      O(2) => \adapt_count_reg[8]_i_1__4_n_5\,
      O(1) => \adapt_count_reg[8]_i_1__4_n_6\,
      O(0) => \adapt_count_reg[8]_i_1__4_n_7\,
      S(3 downto 0) => adapt_count_reg(11 downto 8)
    );
\adapt_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => adapt_count,
      D => \adapt_count_reg[8]_i_1__4_n_6\,
      Q => adapt_count_reg(9),
      R => adapt_count_reset_reg_n_0
    );
adapt_count_reset_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => sync_cplllock_n_2,
      Q => adapt_count_reset_reg_n_0,
      S => soft_reset_rx_in
    );
\check_tlock_max_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => rx_state(2),
      I1 => rx_state(1),
      I2 => rx_state(0),
      I3 => rx_state(3),
      I4 => check_tlock_max_reg_n_0,
      O => \check_tlock_max_i_1__4_n_0\
    );
check_tlock_max_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \check_tlock_max_i_1__4_n_0\,
      Q => check_tlock_max_reg_n_0,
      R => soft_reset_rx_in
    );
\gtrxreset_i_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0010"
    )
        port map (
      I0 => rx_state(1),
      I1 => rx_state(3),
      I2 => rx_state(0),
      I3 => rx_state(2),
      I4 => \^sr\(0),
      O => \gtrxreset_i_i_1__4_n_0\
    );
gtrxreset_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \gtrxreset_i_i_1__4_n_0\,
      Q => \^sr\(0),
      R => soft_reset_rx_in
    );
\init_wait_count[0]_i_1__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => init_wait_count_reg(0),
      O => \init_wait_count[0]_i_1__11_n_0\
    );
\init_wait_count[1]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => init_wait_count_reg(1),
      I1 => init_wait_count_reg(0),
      O => p_0_in(1)
    );
\init_wait_count[2]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => init_wait_count_reg(2),
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(0),
      O => p_0_in(2)
    );
\init_wait_count[3]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => init_wait_count_reg(0),
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(2),
      I3 => init_wait_count_reg(3),
      O => p_0_in(3)
    );
\init_wait_count[4]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => init_wait_count_reg(4),
      I1 => init_wait_count_reg(0),
      I2 => init_wait_count_reg(1),
      I3 => init_wait_count_reg(2),
      I4 => init_wait_count_reg(3),
      O => p_0_in(4)
    );
\init_wait_count[5]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => init_wait_count_reg(2),
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(0),
      I3 => init_wait_count_reg(4),
      I4 => init_wait_count_reg(3),
      I5 => init_wait_count_reg(5),
      O => p_0_in(5)
    );
\init_wait_count[6]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AAAAAAA"
    )
        port map (
      I0 => init_wait_count_reg(6),
      I1 => \init_wait_count[7]_i_4__11_n_0\,
      I2 => init_wait_count_reg(4),
      I3 => init_wait_count_reg(3),
      I4 => init_wait_count_reg(5),
      O => p_0_in(6)
    );
\init_wait_count[7]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => \init_wait_count[7]_i_3__11_n_0\,
      I1 => init_wait_count_reg(7),
      I2 => init_wait_count_reg(2),
      I3 => init_wait_count_reg(5),
      I4 => init_wait_count_reg(6),
      O => init_wait_count
    );
\init_wait_count[7]_i_2__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA6AAAAAAAAAAA"
    )
        port map (
      I0 => init_wait_count_reg(7),
      I1 => init_wait_count_reg(5),
      I2 => init_wait_count_reg(3),
      I3 => init_wait_count_reg(4),
      I4 => \init_wait_count[7]_i_4__11_n_0\,
      I5 => init_wait_count_reg(6),
      O => p_0_in(7)
    );
\init_wait_count[7]_i_3__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => init_wait_count_reg(4),
      I1 => init_wait_count_reg(3),
      I2 => init_wait_count_reg(0),
      I3 => init_wait_count_reg(1),
      O => \init_wait_count[7]_i_3__11_n_0\
    );
\init_wait_count[7]_i_4__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => init_wait_count_reg(0),
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(2),
      O => \init_wait_count[7]_i_4__11_n_0\
    );
\init_wait_count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_rx_in,
      D => \init_wait_count[0]_i_1__11_n_0\,
      Q => init_wait_count_reg(0)
    );
\init_wait_count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_rx_in,
      D => p_0_in(1),
      Q => init_wait_count_reg(1)
    );
\init_wait_count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_rx_in,
      D => p_0_in(2),
      Q => init_wait_count_reg(2)
    );
\init_wait_count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_rx_in,
      D => p_0_in(3),
      Q => init_wait_count_reg(3)
    );
\init_wait_count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_rx_in,
      D => p_0_in(4),
      Q => init_wait_count_reg(4)
    );
\init_wait_count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_rx_in,
      D => p_0_in(5),
      Q => init_wait_count_reg(5)
    );
\init_wait_count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_rx_in,
      D => p_0_in(6),
      Q => init_wait_count_reg(6)
    );
\init_wait_count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_rx_in,
      D => p_0_in(7),
      Q => init_wait_count_reg(7)
    );
\init_wait_done_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001000"
    )
        port map (
      I0 => \init_wait_count[7]_i_3__11_n_0\,
      I1 => init_wait_count_reg(7),
      I2 => init_wait_count_reg(2),
      I3 => init_wait_count_reg(5),
      I4 => init_wait_count_reg(6),
      I5 => init_wait_done_reg_n_0,
      O => \init_wait_done_i_1__11_n_0\
    );
init_wait_done_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      CLR => soft_reset_rx_in,
      D => \init_wait_done_i_1__11_n_0\,
      Q => init_wait_done_reg_n_0
    );
\mmcm_lock_count[0]_i_1__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mmcm_lock_count_reg(0),
      O => \p_0_in__0\(0)
    );
\mmcm_lock_count[1]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mmcm_lock_count_reg(0),
      I1 => mmcm_lock_count_reg(1),
      O => \p_0_in__0\(1)
    );
\mmcm_lock_count[2]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => mmcm_lock_count_reg(2),
      I1 => mmcm_lock_count_reg(0),
      I2 => mmcm_lock_count_reg(1),
      O => \p_0_in__0\(2)
    );
\mmcm_lock_count[3]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => mmcm_lock_count_reg(3),
      I1 => mmcm_lock_count_reg(1),
      I2 => mmcm_lock_count_reg(0),
      I3 => mmcm_lock_count_reg(2),
      O => \p_0_in__0\(3)
    );
\mmcm_lock_count[4]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => mmcm_lock_count_reg(2),
      I1 => mmcm_lock_count_reg(0),
      I2 => mmcm_lock_count_reg(1),
      I3 => mmcm_lock_count_reg(3),
      I4 => mmcm_lock_count_reg(4),
      O => \p_0_in__0\(4)
    );
\mmcm_lock_count[5]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => mmcm_lock_count_reg(5),
      I1 => mmcm_lock_count_reg(2),
      I2 => mmcm_lock_count_reg(0),
      I3 => mmcm_lock_count_reg(1),
      I4 => mmcm_lock_count_reg(3),
      I5 => mmcm_lock_count_reg(4),
      O => \p_0_in__0\(5)
    );
\mmcm_lock_count[6]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => mmcm_lock_count_reg(6),
      I1 => \mmcm_lock_count[7]_i_4__11_n_0\,
      I2 => mmcm_lock_count_reg(5),
      O => \p_0_in__0\(6)
    );
\mmcm_lock_count[7]_i_2__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => mmcm_lock_count_reg(6),
      I1 => \mmcm_lock_count[7]_i_4__11_n_0\,
      I2 => mmcm_lock_count_reg(5),
      I3 => mmcm_lock_count_reg(7),
      O => \mmcm_lock_count[7]_i_2__11_n_0\
    );
\mmcm_lock_count[7]_i_3__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => mmcm_lock_count_reg(7),
      I1 => mmcm_lock_count_reg(5),
      I2 => \mmcm_lock_count[7]_i_4__11_n_0\,
      I3 => mmcm_lock_count_reg(6),
      O => \p_0_in__0\(7)
    );
\mmcm_lock_count[7]_i_4__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => mmcm_lock_count_reg(4),
      I1 => mmcm_lock_count_reg(3),
      I2 => mmcm_lock_count_reg(1),
      I3 => mmcm_lock_count_reg(0),
      I4 => mmcm_lock_count_reg(2),
      O => \mmcm_lock_count[7]_i_4__11_n_0\
    );
\mmcm_lock_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__11_n_0\,
      D => \p_0_in__0\(0),
      Q => mmcm_lock_count_reg(0),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__11_n_0\,
      D => \p_0_in__0\(1),
      Q => mmcm_lock_count_reg(1),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__11_n_0\,
      D => \p_0_in__0\(2),
      Q => mmcm_lock_count_reg(2),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__11_n_0\,
      D => \p_0_in__0\(3),
      Q => mmcm_lock_count_reg(3),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__11_n_0\,
      D => \p_0_in__0\(4),
      Q => mmcm_lock_count_reg(4),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__11_n_0\,
      D => \p_0_in__0\(5),
      Q => mmcm_lock_count_reg(5),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__11_n_0\,
      D => \p_0_in__0\(6),
      Q => mmcm_lock_count_reg(6),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__11_n_0\,
      D => \p_0_in__0\(7),
      Q => mmcm_lock_count_reg(7),
      R => sync_mmcm_lock_reclocked_n_0
    );
mmcm_lock_reclocked_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => sync_mmcm_lock_reclocked_n_1,
      Q => mmcm_lock_reclocked,
      R => '0'
    );
\reset_time_out_i_3__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => mmcm_lock_reclocked,
      I1 => rx_state(0),
      I2 => reset_time_out_reg_0,
      I3 => rx_state(2),
      I4 => rx_state(1),
      I5 => rxresetdone_s3,
      O => \reset_time_out_i_3__11_n_0\
    );
\reset_time_out_i_5__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07DC07CC"
    )
        port map (
      I0 => rx_state(1),
      I1 => rx_state(0),
      I2 => rx_state(2),
      I3 => rx_state(3),
      I4 => reset_time_out_reg_0,
      O => \reset_time_out_i_5__4_n_0\
    );
reset_time_out_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => sync_cplllock_n_1,
      Q => reset_time_out_reg_n_0,
      S => soft_reset_rx_in
    );
\run_phase_alignment_int_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0004"
    )
        port map (
      I0 => rx_state(0),
      I1 => rx_state(3),
      I2 => rx_state(1),
      I3 => rx_state(2),
      I4 => run_phase_alignment_int_reg_n_0,
      O => \run_phase_alignment_int_i_1__4_n_0\
    );
run_phase_alignment_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \run_phase_alignment_int_i_1__4_n_0\,
      Q => run_phase_alignment_int_reg_n_0,
      R => soft_reset_rx_in
    );
run_phase_alignment_int_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt5_rxusrclk_in,
      CE => '1',
      D => run_phase_alignment_int_s2,
      Q => run_phase_alignment_int_s3,
      R => '0'
    );
rx_fsm_reset_done_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => sync_data_valid_n_5,
      Q => \^gt5_rx_fsm_reset_done_out\,
      R => soft_reset_rx_in
    );
rx_fsm_reset_done_int_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt5_rxusrclk_in,
      CE => '1',
      D => rx_fsm_reset_done_int_s2,
      Q => rx_fsm_reset_done_int_s3,
      R => '0'
    );
rxresetdone_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => rxresetdone_s2,
      Q => rxresetdone_s3,
      R => '0'
    );
sync_RXRESETDONE: entity work.gtwizard_0_gtwizard_0_sync_block_30
     port map (
      data_out => rxresetdone_s2,
      gt5_rxresetdone_out => gt5_rxresetdone_out,
      sysclk_in => sysclk_in
    );
sync_cplllock: entity work.gtwizard_0_gtwizard_0_sync_block_31
     port map (
      \FSM_sequential_rx_state_reg[0]\ => sync_cplllock_n_0,
      \FSM_sequential_rx_state_reg[0]_0\ => time_out_2ms_reg_n_0,
      \FSM_sequential_rx_state_reg[3]\ => sync_cplllock_n_1,
      \FSM_sequential_rx_state_reg[3]_0\ => sync_cplllock_n_2,
      Q(3 downto 0) => rx_state(3 downto 0),
      adapt_count_reset_reg => adapt_count_reset_reg_n_0,
      gt5_cplllock_out => gt5_cplllock_out,
      reset_time_out_reg => \reset_time_out_i_3__11_n_0\,
      reset_time_out_reg_0 => sync_data_valid_n_3,
      reset_time_out_reg_1 => \reset_time_out_i_5__4_n_0\,
      reset_time_out_reg_2 => reset_time_out_reg_n_0,
      sysclk_in => sysclk_in
    );
sync_data_valid: entity work.gtwizard_0_gtwizard_0_sync_block_32
     port map (
      D(2) => sync_data_valid_n_0,
      D(1) => sync_data_valid_n_1,
      D(0) => sync_data_valid_n_2,
      E(0) => sync_data_valid_n_4,
      \FSM_sequential_rx_state_reg[0]\ => sync_data_valid_n_3,
      \FSM_sequential_rx_state_reg[0]_0\ => \FSM_sequential_rx_state[0]_i_2__4_n_0\,
      \FSM_sequential_rx_state_reg[0]_1\ => \FSM_sequential_rx_state[1]_i_3__3_n_0\,
      \FSM_sequential_rx_state_reg[0]_2\ => \FSM_sequential_rx_state[3]_i_4__4_n_0\,
      \FSM_sequential_rx_state_reg[0]_3\ => sync_cplllock_n_0,
      \FSM_sequential_rx_state_reg[0]_4\ => \FSM_sequential_rx_state[3]_i_6__4_n_0\,
      \FSM_sequential_rx_state_reg[1]\ => time_out_100us_reg_n_0,
      \FSM_sequential_rx_state_reg[3]\ => sync_data_valid_n_5,
      \FSM_sequential_rx_state_reg[3]_0\ => \FSM_sequential_rx_state[3]_i_8__4_n_0\,
      \FSM_sequential_rx_state_reg[3]_1\ => \FSM_sequential_rx_state[3]_i_9__3_n_0\,
      Q(3 downto 0) => rx_state(3 downto 0),
      dont_reset_on_data_error_in => dont_reset_on_data_error_in,
      gt5_data_valid_in => gt5_data_valid_in,
      gt5_rx_fsm_reset_done_out => \^gt5_rx_fsm_reset_done_out\,
      rx_fsm_reset_done_int_reg => reset_time_out_reg_n_0,
      rx_fsm_reset_done_int_reg_0 => time_out_1us_reg_n_0,
      sel => sel,
      sysclk_in => sysclk_in,
      time_out_wait_bypass_s3 => time_out_wait_bypass_s3
    );
sync_mmcm_lock_reclocked: entity work.gtwizard_0_gtwizard_0_sync_block_33
     port map (
      Q(2 downto 0) => mmcm_lock_count_reg(7 downto 5),
      SR(0) => sync_mmcm_lock_reclocked_n_0,
      mmcm_lock_reclocked => mmcm_lock_reclocked,
      mmcm_lock_reclocked_reg => sync_mmcm_lock_reclocked_n_1,
      mmcm_lock_reclocked_reg_0 => \mmcm_lock_count[7]_i_4__11_n_0\,
      sysclk_in => sysclk_in
    );
sync_run_phase_alignment_int: entity work.gtwizard_0_gtwizard_0_sync_block_34
     port map (
      data_in => run_phase_alignment_int_reg_n_0,
      data_out => run_phase_alignment_int_s2,
      gt5_rxusrclk_in => gt5_rxusrclk_in
    );
sync_rx_fsm_reset_done_int: entity work.gtwizard_0_gtwizard_0_sync_block_35
     port map (
      data_out => rx_fsm_reset_done_int_s2,
      gt5_rx_fsm_reset_done_out => \^gt5_rx_fsm_reset_done_out\,
      gt5_rxusrclk_in => gt5_rxusrclk_in
    );
sync_time_out_wait_bypass: entity work.gtwizard_0_gtwizard_0_sync_block_36
     port map (
      data_in => time_out_wait_bypass_reg_n_0,
      data_out => time_out_wait_bypass_s2,
      sysclk_in => sysclk_in
    );
\time_out_100us_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF10"
    )
        port map (
      I0 => \time_out_100us_i_2__4_n_0\,
      I1 => \time_out_100us_i_3__4_n_0\,
      I2 => \time_out_counter[0]_i_4__11_n_0\,
      I3 => time_out_100us_reg_n_0,
      O => \time_out_100us_i_1__4_n_0\
    );
\time_out_100us_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFFF"
    )
        port map (
      I0 => time_out_counter_reg(11),
      I1 => time_out_counter_reg(12),
      I2 => time_out_counter_reg(13),
      I3 => time_out_counter_reg(4),
      I4 => time_out_counter_reg(17),
      I5 => time_out_counter_reg(16),
      O => \time_out_100us_i_2__4_n_0\
    );
\time_out_100us_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFFFFFFFFFF"
    )
        port map (
      I0 => time_out_counter_reg(6),
      I1 => time_out_counter_reg(5),
      I2 => time_out_counter_reg(7),
      I3 => time_out_counter_reg(9),
      I4 => time_out_counter_reg(10),
      I5 => time_out_counter_reg(8),
      O => \time_out_100us_i_3__4_n_0\
    );
time_out_100us_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \time_out_100us_i_1__4_n_0\,
      Q => time_out_100us_reg_n_0,
      R => reset_time_out_reg_n_0
    );
\time_out_1us_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000001"
    )
        port map (
      I0 => \time_out_1us_i_2__4_n_0\,
      I1 => \time_tlock_max_i_3__11_n_0\,
      I2 => time_out_counter_reg(0),
      I3 => time_out_counter_reg(3),
      I4 => \time_out_1us_i_3__4_n_0\,
      I5 => time_out_1us_reg_n_0,
      O => \time_out_1us_i_1__4_n_0\
    );
\time_out_1us_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => time_out_counter_reg(10),
      I1 => time_out_counter_reg(5),
      I2 => time_out_counter_reg(8),
      I3 => time_out_counter_reg(11),
      I4 => \time_out_1us_i_4__4_n_0\,
      I5 => \time_out_2ms_i_4__8_n_0\,
      O => \time_out_1us_i_2__4_n_0\
    );
\time_out_1us_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => time_out_counter_reg(4),
      I1 => time_out_counter_reg(7),
      O => \time_out_1us_i_3__4_n_0\
    );
\time_out_1us_i_4__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => time_out_counter_reg(15),
      I1 => time_out_counter_reg(14),
      I2 => time_out_counter_reg(2),
      I3 => time_out_counter_reg(1),
      O => \time_out_1us_i_4__4_n_0\
    );
time_out_1us_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \time_out_1us_i_1__4_n_0\,
      Q => time_out_1us_reg_n_0,
      R => reset_time_out_reg_n_0
    );
\time_out_2ms_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0100"
    )
        port map (
      I0 => \time_out_2ms_i_2__11_n_0\,
      I1 => \time_out_2ms_i_3__11_n_0\,
      I2 => \time_out_2ms_i_4__8_n_0\,
      I3 => \time_out_counter[0]_i_4__11_n_0\,
      I4 => time_out_2ms_reg_n_0,
      O => \time_out_2ms_i_1__11_n_0\
    );
\time_out_2ms_i_2__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => time_out_counter_reg(11),
      I1 => time_out_counter_reg(17),
      I2 => time_out_counter_reg(16),
      I3 => time_out_counter_reg(5),
      O => \time_out_2ms_i_2__11_n_0\
    );
\time_out_2ms_i_3__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => time_out_counter_reg(8),
      I1 => time_out_counter_reg(10),
      I2 => time_out_counter_reg(7),
      I3 => time_out_counter_reg(4),
      O => \time_out_2ms_i_3__11_n_0\
    );
\time_out_2ms_i_4__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => time_out_counter_reg(6),
      I1 => time_out_counter_reg(9),
      I2 => time_out_counter_reg(13),
      I3 => time_out_counter_reg(12),
      O => \time_out_2ms_i_4__8_n_0\
    );
time_out_2ms_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \time_out_2ms_i_1__11_n_0\,
      Q => time_out_2ms_reg_n_0,
      R => reset_time_out_reg_n_0
    );
\time_out_adapt_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAABA"
    )
        port map (
      I0 => time_out_adapt_reg_n_0,
      I1 => \adapt_count[0]_i_6__4_n_0\,
      I2 => \adapt_count[0]_i_5__4_n_0\,
      I3 => \adapt_count[0]_i_4__4_n_0\,
      I4 => \adapt_count[0]_i_3__4_n_0\,
      I5 => adapt_count_reset_reg_n_0,
      O => \time_out_adapt_i_1__4_n_0\
    );
time_out_adapt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \time_out_adapt_i_1__4_n_0\,
      Q => time_out_adapt_reg_n_0,
      R => '0'
    );
\time_out_counter[0]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFFFFFFFFFF"
    )
        port map (
      I0 => time_out_counter_reg(5),
      I1 => time_out_counter_reg(16),
      I2 => time_out_counter_reg(17),
      I3 => time_out_counter_reg(11),
      I4 => \time_out_counter[0]_i_3__11_n_0\,
      I5 => \time_out_counter[0]_i_4__11_n_0\,
      O => time_out_counter
    );
\time_out_counter[0]_i_3__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFF"
    )
        port map (
      I0 => \time_out_2ms_i_4__8_n_0\,
      I1 => time_out_counter_reg(4),
      I2 => time_out_counter_reg(7),
      I3 => time_out_counter_reg(10),
      I4 => time_out_counter_reg(8),
      O => \time_out_counter[0]_i_3__11_n_0\
    );
\time_out_counter[0]_i_4__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => time_out_counter_reg(2),
      I1 => time_out_counter_reg(1),
      I2 => time_out_counter_reg(0),
      I3 => time_out_counter_reg(3),
      I4 => time_out_counter_reg(15),
      I5 => time_out_counter_reg(14),
      O => \time_out_counter[0]_i_4__11_n_0\
    );
\time_out_counter[0]_i_5__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_out_counter_reg(0),
      O => \time_out_counter[0]_i_5__7_n_0\
    );
\time_out_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__11_n_7\,
      Q => time_out_counter_reg(0),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[0]_i_2__11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \time_out_counter_reg[0]_i_2__11_n_0\,
      CO(2) => \time_out_counter_reg[0]_i_2__11_n_1\,
      CO(1) => \time_out_counter_reg[0]_i_2__11_n_2\,
      CO(0) => \time_out_counter_reg[0]_i_2__11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \time_out_counter_reg[0]_i_2__11_n_4\,
      O(2) => \time_out_counter_reg[0]_i_2__11_n_5\,
      O(1) => \time_out_counter_reg[0]_i_2__11_n_6\,
      O(0) => \time_out_counter_reg[0]_i_2__11_n_7\,
      S(3 downto 1) => time_out_counter_reg(3 downto 1),
      S(0) => \time_out_counter[0]_i_5__7_n_0\
    );
\time_out_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__11_n_5\,
      Q => time_out_counter_reg(10),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__11_n_4\,
      Q => time_out_counter_reg(11),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__11_n_7\,
      Q => time_out_counter_reg(12),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[12]_i_1__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[8]_i_1__11_n_0\,
      CO(3) => \time_out_counter_reg[12]_i_1__11_n_0\,
      CO(2) => \time_out_counter_reg[12]_i_1__11_n_1\,
      CO(1) => \time_out_counter_reg[12]_i_1__11_n_2\,
      CO(0) => \time_out_counter_reg[12]_i_1__11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[12]_i_1__11_n_4\,
      O(2) => \time_out_counter_reg[12]_i_1__11_n_5\,
      O(1) => \time_out_counter_reg[12]_i_1__11_n_6\,
      O(0) => \time_out_counter_reg[12]_i_1__11_n_7\,
      S(3 downto 0) => time_out_counter_reg(15 downto 12)
    );
\time_out_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__11_n_6\,
      Q => time_out_counter_reg(13),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__11_n_5\,
      Q => time_out_counter_reg(14),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__11_n_4\,
      Q => time_out_counter_reg(15),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1__11_n_7\,
      Q => time_out_counter_reg(16),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[16]_i_1__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[12]_i_1__11_n_0\,
      CO(3 downto 1) => \NLW_time_out_counter_reg[16]_i_1__11_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \time_out_counter_reg[16]_i_1__11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_time_out_counter_reg[16]_i_1__11_O_UNCONNECTED\(3 downto 2),
      O(1) => \time_out_counter_reg[16]_i_1__11_n_6\,
      O(0) => \time_out_counter_reg[16]_i_1__11_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => time_out_counter_reg(17 downto 16)
    );
\time_out_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1__11_n_6\,
      Q => time_out_counter_reg(17),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__11_n_6\,
      Q => time_out_counter_reg(1),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__11_n_5\,
      Q => time_out_counter_reg(2),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__11_n_4\,
      Q => time_out_counter_reg(3),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__11_n_7\,
      Q => time_out_counter_reg(4),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[4]_i_1__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[0]_i_2__11_n_0\,
      CO(3) => \time_out_counter_reg[4]_i_1__11_n_0\,
      CO(2) => \time_out_counter_reg[4]_i_1__11_n_1\,
      CO(1) => \time_out_counter_reg[4]_i_1__11_n_2\,
      CO(0) => \time_out_counter_reg[4]_i_1__11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[4]_i_1__11_n_4\,
      O(2) => \time_out_counter_reg[4]_i_1__11_n_5\,
      O(1) => \time_out_counter_reg[4]_i_1__11_n_6\,
      O(0) => \time_out_counter_reg[4]_i_1__11_n_7\,
      S(3 downto 0) => time_out_counter_reg(7 downto 4)
    );
\time_out_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__11_n_6\,
      Q => time_out_counter_reg(5),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__11_n_5\,
      Q => time_out_counter_reg(6),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__11_n_4\,
      Q => time_out_counter_reg(7),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__11_n_7\,
      Q => time_out_counter_reg(8),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[8]_i_1__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[4]_i_1__11_n_0\,
      CO(3) => \time_out_counter_reg[8]_i_1__11_n_0\,
      CO(2) => \time_out_counter_reg[8]_i_1__11_n_1\,
      CO(1) => \time_out_counter_reg[8]_i_1__11_n_2\,
      CO(0) => \time_out_counter_reg[8]_i_1__11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[8]_i_1__11_n_4\,
      O(2) => \time_out_counter_reg[8]_i_1__11_n_5\,
      O(1) => \time_out_counter_reg[8]_i_1__11_n_6\,
      O(0) => \time_out_counter_reg[8]_i_1__11_n_7\,
      S(3 downto 0) => time_out_counter_reg(11 downto 8)
    );
\time_out_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__11_n_6\,
      Q => time_out_counter_reg(9),
      R => reset_time_out_reg_n_0
    );
\time_out_wait_bypass_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB00"
    )
        port map (
      I0 => time_out_wait_bypass_reg_n_0,
      I1 => rx_fsm_reset_done_int_s3,
      I2 => \wait_bypass_count[0]_i_4__4_n_0\,
      I3 => run_phase_alignment_int_s3,
      O => \time_out_wait_bypass_i_1__4_n_0\
    );
time_out_wait_bypass_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt5_rxusrclk_in,
      CE => '1',
      D => \time_out_wait_bypass_i_1__4_n_0\,
      Q => time_out_wait_bypass_reg_n_0,
      R => '0'
    );
time_out_wait_bypass_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => time_out_wait_bypass_s2,
      Q => time_out_wait_bypass_s3,
      R => '0'
    );
\time_tlock_max_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF80000"
    )
        port map (
      I0 => \time_tlock_max_i_2__11_n_0\,
      I1 => time_out_counter_reg(13),
      I2 => \time_tlock_max_i_3__11_n_0\,
      I3 => \time_tlock_max_i_4__9_n_0\,
      I4 => check_tlock_max_reg_n_0,
      I5 => time_tlock_max,
      O => \time_tlock_max_i_1__11_n_0\
    );
\time_tlock_max_i_2__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFEFEEEEEFEE"
    )
        port map (
      I0 => time_out_counter_reg(11),
      I1 => time_out_counter_reg(12),
      I2 => \time_tlock_max_i_5__3_n_0\,
      I3 => time_out_counter_reg(4),
      I4 => \time_tlock_max_i_6__2_n_0\,
      I5 => \time_tlock_max_i_7__0_n_0\,
      O => \time_tlock_max_i_2__11_n_0\
    );
\time_tlock_max_i_3__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => time_out_counter_reg(17),
      I1 => time_out_counter_reg(16),
      O => \time_tlock_max_i_3__11_n_0\
    );
\time_tlock_max_i_4__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => time_out_counter_reg(14),
      I1 => time_out_counter_reg(15),
      O => \time_tlock_max_i_4__9_n_0\
    );
\time_tlock_max_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => time_out_counter_reg(8),
      I1 => time_out_counter_reg(10),
      I2 => time_out_counter_reg(9),
      O => \time_tlock_max_i_5__3_n_0\
    );
\time_tlock_max_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => time_out_counter_reg(3),
      I1 => time_out_counter_reg(0),
      I2 => time_out_counter_reg(1),
      I3 => time_out_counter_reg(2),
      O => \time_tlock_max_i_6__2_n_0\
    );
\time_tlock_max_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => time_out_counter_reg(7),
      I1 => time_out_counter_reg(5),
      I2 => time_out_counter_reg(6),
      O => \time_tlock_max_i_7__0_n_0\
    );
time_tlock_max_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \time_tlock_max_i_1__11_n_0\,
      Q => time_tlock_max,
      R => reset_time_out_reg_n_0
    );
\wait_bypass_count[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => run_phase_alignment_int_s3,
      O => clear
    );
\wait_bypass_count[0]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wait_bypass_count[0]_i_4__4_n_0\,
      I1 => rx_fsm_reset_done_int_s3,
      O => \wait_bypass_count[0]_i_2__4_n_0\
    );
\wait_bypass_count[0]_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
        port map (
      I0 => \wait_bypass_count[0]_i_6__4_n_0\,
      I1 => wait_bypass_count_reg(1),
      I2 => wait_bypass_count_reg(8),
      I3 => wait_bypass_count_reg(0),
      I4 => \wait_bypass_count[0]_i_7__4_n_0\,
      O => \wait_bypass_count[0]_i_4__4_n_0\
    );
\wait_bypass_count[0]_i_5__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_bypass_count_reg(0),
      O => \wait_bypass_count[0]_i_5__4_n_0\
    );
\wait_bypass_count[0]_i_6__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => wait_bypass_count_reg(3),
      I1 => wait_bypass_count_reg(5),
      I2 => wait_bypass_count_reg(9),
      I3 => wait_bypass_count_reg(7),
      O => \wait_bypass_count[0]_i_6__4_n_0\
    );
\wait_bypass_count[0]_i_7__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => wait_bypass_count_reg(2),
      I1 => wait_bypass_count_reg(12),
      I2 => wait_bypass_count_reg(4),
      I3 => wait_bypass_count_reg(10),
      I4 => wait_bypass_count_reg(6),
      I5 => wait_bypass_count_reg(11),
      O => \wait_bypass_count[0]_i_7__4_n_0\
    );
\wait_bypass_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt5_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__4_n_0\,
      D => \wait_bypass_count_reg[0]_i_3__4_n_7\,
      Q => wait_bypass_count_reg(0),
      R => clear
    );
\wait_bypass_count_reg[0]_i_3__4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \wait_bypass_count_reg[0]_i_3__4_n_0\,
      CO(2) => \wait_bypass_count_reg[0]_i_3__4_n_1\,
      CO(1) => \wait_bypass_count_reg[0]_i_3__4_n_2\,
      CO(0) => \wait_bypass_count_reg[0]_i_3__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \wait_bypass_count_reg[0]_i_3__4_n_4\,
      O(2) => \wait_bypass_count_reg[0]_i_3__4_n_5\,
      O(1) => \wait_bypass_count_reg[0]_i_3__4_n_6\,
      O(0) => \wait_bypass_count_reg[0]_i_3__4_n_7\,
      S(3 downto 1) => wait_bypass_count_reg(3 downto 1),
      S(0) => \wait_bypass_count[0]_i_5__4_n_0\
    );
\wait_bypass_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt5_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__4_n_0\,
      D => \wait_bypass_count_reg[8]_i_1__4_n_5\,
      Q => wait_bypass_count_reg(10),
      R => clear
    );
\wait_bypass_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt5_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__4_n_0\,
      D => \wait_bypass_count_reg[8]_i_1__4_n_4\,
      Q => wait_bypass_count_reg(11),
      R => clear
    );
\wait_bypass_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt5_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__4_n_0\,
      D => \wait_bypass_count_reg[12]_i_1__4_n_7\,
      Q => wait_bypass_count_reg(12),
      R => clear
    );
\wait_bypass_count_reg[12]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[8]_i_1__4_n_0\,
      CO(3 downto 0) => \NLW_wait_bypass_count_reg[12]_i_1__4_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_wait_bypass_count_reg[12]_i_1__4_O_UNCONNECTED\(3 downto 1),
      O(0) => \wait_bypass_count_reg[12]_i_1__4_n_7\,
      S(3 downto 1) => B"000",
      S(0) => wait_bypass_count_reg(12)
    );
\wait_bypass_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt5_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__4_n_0\,
      D => \wait_bypass_count_reg[0]_i_3__4_n_6\,
      Q => wait_bypass_count_reg(1),
      R => clear
    );
\wait_bypass_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt5_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__4_n_0\,
      D => \wait_bypass_count_reg[0]_i_3__4_n_5\,
      Q => wait_bypass_count_reg(2),
      R => clear
    );
\wait_bypass_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt5_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__4_n_0\,
      D => \wait_bypass_count_reg[0]_i_3__4_n_4\,
      Q => wait_bypass_count_reg(3),
      R => clear
    );
\wait_bypass_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt5_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__4_n_0\,
      D => \wait_bypass_count_reg[4]_i_1__4_n_7\,
      Q => wait_bypass_count_reg(4),
      R => clear
    );
\wait_bypass_count_reg[4]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[0]_i_3__4_n_0\,
      CO(3) => \wait_bypass_count_reg[4]_i_1__4_n_0\,
      CO(2) => \wait_bypass_count_reg[4]_i_1__4_n_1\,
      CO(1) => \wait_bypass_count_reg[4]_i_1__4_n_2\,
      CO(0) => \wait_bypass_count_reg[4]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wait_bypass_count_reg[4]_i_1__4_n_4\,
      O(2) => \wait_bypass_count_reg[4]_i_1__4_n_5\,
      O(1) => \wait_bypass_count_reg[4]_i_1__4_n_6\,
      O(0) => \wait_bypass_count_reg[4]_i_1__4_n_7\,
      S(3 downto 0) => wait_bypass_count_reg(7 downto 4)
    );
\wait_bypass_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt5_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__4_n_0\,
      D => \wait_bypass_count_reg[4]_i_1__4_n_6\,
      Q => wait_bypass_count_reg(5),
      R => clear
    );
\wait_bypass_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt5_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__4_n_0\,
      D => \wait_bypass_count_reg[4]_i_1__4_n_5\,
      Q => wait_bypass_count_reg(6),
      R => clear
    );
\wait_bypass_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt5_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__4_n_0\,
      D => \wait_bypass_count_reg[4]_i_1__4_n_4\,
      Q => wait_bypass_count_reg(7),
      R => clear
    );
\wait_bypass_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt5_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__4_n_0\,
      D => \wait_bypass_count_reg[8]_i_1__4_n_7\,
      Q => wait_bypass_count_reg(8),
      R => clear
    );
\wait_bypass_count_reg[8]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[4]_i_1__4_n_0\,
      CO(3) => \wait_bypass_count_reg[8]_i_1__4_n_0\,
      CO(2) => \wait_bypass_count_reg[8]_i_1__4_n_1\,
      CO(1) => \wait_bypass_count_reg[8]_i_1__4_n_2\,
      CO(0) => \wait_bypass_count_reg[8]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wait_bypass_count_reg[8]_i_1__4_n_4\,
      O(2) => \wait_bypass_count_reg[8]_i_1__4_n_5\,
      O(1) => \wait_bypass_count_reg[8]_i_1__4_n_6\,
      O(0) => \wait_bypass_count_reg[8]_i_1__4_n_7\,
      S(3 downto 0) => wait_bypass_count_reg(11 downto 8)
    );
\wait_bypass_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt5_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__4_n_0\,
      D => \wait_bypass_count_reg[8]_i_1__4_n_6\,
      Q => wait_bypass_count_reg(9),
      R => clear
    );
\wait_time_cnt[0]_i_10__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(1),
      O => \wait_time_cnt[0]_i_10__11_n_0\
    );
\wait_time_cnt[0]_i_11__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(0),
      O => \wait_time_cnt[0]_i_11__11_n_0\
    );
\wait_time_cnt[0]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => rx_state(1),
      I1 => rx_state(0),
      I2 => rx_state(3),
      O => \wait_time_cnt[0]_i_1__3_n_0\
    );
\wait_time_cnt[0]_i_2__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \wait_time_cnt[0]_i_4__11_n_0\,
      I1 => \wait_time_cnt[0]_i_5__11_n_0\,
      I2 => \wait_time_cnt[0]_i_6__11_n_0\,
      I3 => \wait_time_cnt[0]_i_7__11_n_0\,
      O => sel
    );
\wait_time_cnt[0]_i_4__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(6),
      I1 => wait_time_cnt_reg(5),
      I2 => wait_time_cnt_reg(7),
      I3 => wait_time_cnt_reg(4),
      O => \wait_time_cnt[0]_i_4__11_n_0\
    );
\wait_time_cnt[0]_i_5__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(8),
      I1 => wait_time_cnt_reg(11),
      I2 => wait_time_cnt_reg(9),
      I3 => wait_time_cnt_reg(10),
      O => \wait_time_cnt[0]_i_5__11_n_0\
    );
\wait_time_cnt[0]_i_6__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(0),
      I1 => wait_time_cnt_reg(3),
      I2 => wait_time_cnt_reg(15),
      I3 => wait_time_cnt_reg(13),
      O => \wait_time_cnt[0]_i_6__11_n_0\
    );
\wait_time_cnt[0]_i_7__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(1),
      I1 => wait_time_cnt_reg(2),
      I2 => wait_time_cnt_reg(14),
      I3 => wait_time_cnt_reg(12),
      O => \wait_time_cnt[0]_i_7__11_n_0\
    );
\wait_time_cnt[0]_i_8__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(3),
      O => \wait_time_cnt[0]_i_8__11_n_0\
    );
\wait_time_cnt[0]_i_9__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(2),
      O => \wait_time_cnt[0]_i_9__11_n_0\
    );
\wait_time_cnt[12]_i_2__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(15),
      O => \wait_time_cnt[12]_i_2__11_n_0\
    );
\wait_time_cnt[12]_i_3__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(14),
      O => \wait_time_cnt[12]_i_3__11_n_0\
    );
\wait_time_cnt[12]_i_4__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(13),
      O => \wait_time_cnt[12]_i_4__11_n_0\
    );
\wait_time_cnt[12]_i_5__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(12),
      O => \wait_time_cnt[12]_i_5__11_n_0\
    );
\wait_time_cnt[4]_i_2__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(7),
      O => \wait_time_cnt[4]_i_2__11_n_0\
    );
\wait_time_cnt[4]_i_3__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(6),
      O => \wait_time_cnt[4]_i_3__11_n_0\
    );
\wait_time_cnt[4]_i_4__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(5),
      O => \wait_time_cnt[4]_i_4__11_n_0\
    );
\wait_time_cnt[4]_i_5__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(4),
      O => \wait_time_cnt[4]_i_5__11_n_0\
    );
\wait_time_cnt[8]_i_2__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(11),
      O => \wait_time_cnt[8]_i_2__11_n_0\
    );
\wait_time_cnt[8]_i_3__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(10),
      O => \wait_time_cnt[8]_i_3__11_n_0\
    );
\wait_time_cnt[8]_i_4__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(9),
      O => \wait_time_cnt[8]_i_4__11_n_0\
    );
\wait_time_cnt[8]_i_5__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(8),
      O => \wait_time_cnt[8]_i_5__11_n_0\
    );
\wait_time_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3__11_n_7\,
      Q => wait_time_cnt_reg(0),
      R => \wait_time_cnt[0]_i_1__3_n_0\
    );
\wait_time_cnt_reg[0]_i_3__11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \wait_time_cnt_reg[0]_i_3__11_n_0\,
      CO(2) => \wait_time_cnt_reg[0]_i_3__11_n_1\,
      CO(1) => \wait_time_cnt_reg[0]_i_3__11_n_2\,
      CO(0) => \wait_time_cnt_reg[0]_i_3__11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[0]_i_3__11_n_4\,
      O(2) => \wait_time_cnt_reg[0]_i_3__11_n_5\,
      O(1) => \wait_time_cnt_reg[0]_i_3__11_n_6\,
      O(0) => \wait_time_cnt_reg[0]_i_3__11_n_7\,
      S(3) => \wait_time_cnt[0]_i_8__11_n_0\,
      S(2) => \wait_time_cnt[0]_i_9__11_n_0\,
      S(1) => \wait_time_cnt[0]_i_10__11_n_0\,
      S(0) => \wait_time_cnt[0]_i_11__11_n_0\
    );
\wait_time_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1__11_n_5\,
      Q => wait_time_cnt_reg(10),
      R => \wait_time_cnt[0]_i_1__3_n_0\
    );
\wait_time_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1__11_n_4\,
      Q => wait_time_cnt_reg(11),
      R => \wait_time_cnt[0]_i_1__3_n_0\
    );
\wait_time_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1__11_n_7\,
      Q => wait_time_cnt_reg(12),
      R => \wait_time_cnt[0]_i_1__3_n_0\
    );
\wait_time_cnt_reg[12]_i_1__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[8]_i_1__11_n_0\,
      CO(3) => \NLW_wait_time_cnt_reg[12]_i_1__11_CO_UNCONNECTED\(3),
      CO(2) => \wait_time_cnt_reg[12]_i_1__11_n_1\,
      CO(1) => \wait_time_cnt_reg[12]_i_1__11_n_2\,
      CO(0) => \wait_time_cnt_reg[12]_i_1__11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0111",
      O(3) => \wait_time_cnt_reg[12]_i_1__11_n_4\,
      O(2) => \wait_time_cnt_reg[12]_i_1__11_n_5\,
      O(1) => \wait_time_cnt_reg[12]_i_1__11_n_6\,
      O(0) => \wait_time_cnt_reg[12]_i_1__11_n_7\,
      S(3) => \wait_time_cnt[12]_i_2__11_n_0\,
      S(2) => \wait_time_cnt[12]_i_3__11_n_0\,
      S(1) => \wait_time_cnt[12]_i_4__11_n_0\,
      S(0) => \wait_time_cnt[12]_i_5__11_n_0\
    );
\wait_time_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1__11_n_6\,
      Q => wait_time_cnt_reg(13),
      R => \wait_time_cnt[0]_i_1__3_n_0\
    );
\wait_time_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1__11_n_5\,
      Q => wait_time_cnt_reg(14),
      R => \wait_time_cnt[0]_i_1__3_n_0\
    );
\wait_time_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1__11_n_4\,
      Q => wait_time_cnt_reg(15),
      R => \wait_time_cnt[0]_i_1__3_n_0\
    );
\wait_time_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3__11_n_6\,
      Q => wait_time_cnt_reg(1),
      R => \wait_time_cnt[0]_i_1__3_n_0\
    );
\wait_time_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3__11_n_5\,
      Q => wait_time_cnt_reg(2),
      R => \wait_time_cnt[0]_i_1__3_n_0\
    );
\wait_time_cnt_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3__11_n_4\,
      Q => wait_time_cnt_reg(3),
      S => \wait_time_cnt[0]_i_1__3_n_0\
    );
\wait_time_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1__11_n_7\,
      Q => wait_time_cnt_reg(4),
      R => \wait_time_cnt[0]_i_1__3_n_0\
    );
\wait_time_cnt_reg[4]_i_1__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[0]_i_3__11_n_0\,
      CO(3) => \wait_time_cnt_reg[4]_i_1__11_n_0\,
      CO(2) => \wait_time_cnt_reg[4]_i_1__11_n_1\,
      CO(1) => \wait_time_cnt_reg[4]_i_1__11_n_2\,
      CO(0) => \wait_time_cnt_reg[4]_i_1__11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[4]_i_1__11_n_4\,
      O(2) => \wait_time_cnt_reg[4]_i_1__11_n_5\,
      O(1) => \wait_time_cnt_reg[4]_i_1__11_n_6\,
      O(0) => \wait_time_cnt_reg[4]_i_1__11_n_7\,
      S(3) => \wait_time_cnt[4]_i_2__11_n_0\,
      S(2) => \wait_time_cnt[4]_i_3__11_n_0\,
      S(1) => \wait_time_cnt[4]_i_4__11_n_0\,
      S(0) => \wait_time_cnt[4]_i_5__11_n_0\
    );
\wait_time_cnt_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1__11_n_6\,
      Q => wait_time_cnt_reg(5),
      S => \wait_time_cnt[0]_i_1__3_n_0\
    );
\wait_time_cnt_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1__11_n_5\,
      Q => wait_time_cnt_reg(6),
      S => \wait_time_cnt[0]_i_1__3_n_0\
    );
\wait_time_cnt_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1__11_n_4\,
      Q => wait_time_cnt_reg(7),
      S => \wait_time_cnt[0]_i_1__3_n_0\
    );
\wait_time_cnt_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1__11_n_7\,
      Q => wait_time_cnt_reg(8),
      S => \wait_time_cnt[0]_i_1__3_n_0\
    );
\wait_time_cnt_reg[8]_i_1__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[4]_i_1__11_n_0\,
      CO(3) => \wait_time_cnt_reg[8]_i_1__11_n_0\,
      CO(2) => \wait_time_cnt_reg[8]_i_1__11_n_1\,
      CO(1) => \wait_time_cnt_reg[8]_i_1__11_n_2\,
      CO(0) => \wait_time_cnt_reg[8]_i_1__11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[8]_i_1__11_n_4\,
      O(2) => \wait_time_cnt_reg[8]_i_1__11_n_5\,
      O(1) => \wait_time_cnt_reg[8]_i_1__11_n_6\,
      O(0) => \wait_time_cnt_reg[8]_i_1__11_n_7\,
      S(3) => \wait_time_cnt[8]_i_2__11_n_0\,
      S(2) => \wait_time_cnt[8]_i_3__11_n_0\,
      S(1) => \wait_time_cnt[8]_i_4__11_n_0\,
      S(0) => \wait_time_cnt[8]_i_5__11_n_0\
    );
\wait_time_cnt_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1__11_n_6\,
      Q => wait_time_cnt_reg(9),
      S => \wait_time_cnt[0]_i_1__3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtwizard_0_gtwizard_0_TX_STARTUP_FSM is
  port (
    gt0_gttxreset_i : out STD_LOGIC;
    gt0_cpllreset_i : out STD_LOGIC;
    gt0_tx_fsm_reset_done_out : out STD_LOGIC;
    gt0_txuserrdy_i : out STD_LOGIC;
    sysclk_in : in STD_LOGIC;
    soft_reset_tx_in : in STD_LOGIC;
    gt0_cpllrefclklost_i : in STD_LOGIC;
    gt0_txresetdone_out : in STD_LOGIC;
    gt0_cplllock_out : in STD_LOGIC
  );
end gtwizard_0_gtwizard_0_TX_STARTUP_FSM;

architecture STRUCTURE of gtwizard_0_gtwizard_0_TX_STARTUP_FSM is
  signal CPLL_RESET_i_1_n_0 : STD_LOGIC;
  signal CPLL_RESET_i_2_n_0 : STD_LOGIC;
  signal \FSM_sequential_tx_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_4_n_0\ : STD_LOGIC;
  signal TXUSERRDY_i_1_n_0 : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal \^gt0_cpllreset_i\ : STD_LOGIC;
  signal \^gt0_gttxreset_i\ : STD_LOGIC;
  signal \^gt0_tx_fsm_reset_done_out\ : STD_LOGIC;
  signal \^gt0_txuserrdy_i\ : STD_LOGIC;
  signal gttxreset_i_i_1_n_0 : STD_LOGIC;
  signal init_wait_count : STD_LOGIC;
  signal \init_wait_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \init_wait_count[7]_i_3_n_0\ : STD_LOGIC;
  signal \init_wait_count[7]_i_4_n_0\ : STD_LOGIC;
  signal \init_wait_count_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal init_wait_done_i_1_n_0 : STD_LOGIC;
  signal init_wait_done_reg_n_0 : STD_LOGIC;
  signal \mmcm_lock_count[7]_i_2_n_0\ : STD_LOGIC;
  signal \mmcm_lock_count[7]_i_4_n_0\ : STD_LOGIC;
  signal \mmcm_lock_count_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mmcm_lock_reclocked : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pll_reset_asserted_i_1_n_0 : STD_LOGIC;
  signal pll_reset_asserted_reg_n_0 : STD_LOGIC;
  signal \reset_time_out__0\ : STD_LOGIC;
  signal reset_time_out_i_3_n_0 : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal sync_cplllock_n_0 : STD_LOGIC;
  signal sync_cplllock_n_1 : STD_LOGIC;
  signal sync_mmcm_lock_reclocked_n_1 : STD_LOGIC;
  signal time_out_2ms_i_1_n_0 : STD_LOGIC;
  signal time_out_2ms_i_2_n_0 : STD_LOGIC;
  signal time_out_2ms_i_3_n_0 : STD_LOGIC;
  signal time_out_2ms_i_4_n_0 : STD_LOGIC;
  signal time_out_2ms_i_5_n_0 : STD_LOGIC;
  signal time_out_2ms_reg_n_0 : STD_LOGIC;
  signal time_out_500us_i_1_n_0 : STD_LOGIC;
  signal time_out_500us_i_2_n_0 : STD_LOGIC;
  signal time_out_500us_i_3_n_0 : STD_LOGIC;
  signal time_out_500us_i_4_n_0 : STD_LOGIC;
  signal time_out_500us_reg_n_0 : STD_LOGIC;
  signal time_out_counter : STD_LOGIC;
  signal \time_out_counter[0]_i_3_n_0\ : STD_LOGIC;
  signal \time_out_counter[0]_i_4_n_0\ : STD_LOGIC;
  signal \time_out_counter[0]_i_5_n_0\ : STD_LOGIC;
  signal time_out_counter_reg : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \time_out_counter_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal time_tlock_max_i_1_n_0 : STD_LOGIC;
  signal time_tlock_max_i_2_n_0 : STD_LOGIC;
  signal time_tlock_max_i_3_n_0 : STD_LOGIC;
  signal time_tlock_max_i_4_n_0 : STD_LOGIC;
  signal time_tlock_max_reg_n_0 : STD_LOGIC;
  signal tx_fsm_reset_done_int_i_1_n_0 : STD_LOGIC;
  signal tx_state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal txresetdone_s2 : STD_LOGIC;
  signal txresetdone_s3 : STD_LOGIC;
  signal \wait_time_cnt[0]_i_10_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_11_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_4_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_5_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_6_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_7_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_8_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_9_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_2_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_3_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_4_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_5_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_2_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_3_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_4_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_5_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_2_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_3_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_4_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_5_n_0\ : STD_LOGIC;
  signal wait_time_cnt_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \wait_time_cnt_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_time_out_counter_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_time_out_counter_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_wait_time_cnt_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of CPLL_RESET_i_2 : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \FSM_sequential_tx_state[1]_i_2\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \FSM_sequential_tx_state[2]_i_2\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \FSM_sequential_tx_state[3]_i_4\ : label is "soft_lutpair16";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_tx_state_reg[0]\ : label is "WAIT_FOR_TXOUTCLK:0100,RELEASE_PLL_RESET:0011,WAIT_FOR_PLL_LOCK:0010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,RESET_FSM_DONE:1001,WAIT_FOR_TXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_tx_state_reg[1]\ : label is "WAIT_FOR_TXOUTCLK:0100,RELEASE_PLL_RESET:0011,WAIT_FOR_PLL_LOCK:0010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,RESET_FSM_DONE:1001,WAIT_FOR_TXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_tx_state_reg[2]\ : label is "WAIT_FOR_TXOUTCLK:0100,RELEASE_PLL_RESET:0011,WAIT_FOR_PLL_LOCK:0010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,RESET_FSM_DONE:1001,WAIT_FOR_TXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_tx_state_reg[3]\ : label is "WAIT_FOR_TXOUTCLK:0100,RELEASE_PLL_RESET:0011,WAIT_FOR_PLL_LOCK:0010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,RESET_FSM_DONE:1001,WAIT_FOR_TXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute SOFT_HLUTNM of gttxreset_i_i_1 : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \init_wait_count[1]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \init_wait_count[2]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \init_wait_count[3]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \init_wait_count[4]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \init_wait_count[7]_i_3\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \init_wait_count[7]_i_4\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \mmcm_lock_count[0]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \mmcm_lock_count[1]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \mmcm_lock_count[2]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \mmcm_lock_count[3]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \mmcm_lock_count[4]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \mmcm_lock_count[6]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \mmcm_lock_count[7]_i_3\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \mmcm_lock_count[7]_i_4\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of time_out_500us_i_4 : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \time_out_counter[0]_i_4\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of tx_fsm_reset_done_int_i_1 : label is "soft_lutpair16";
begin
  gt0_cpllreset_i <= \^gt0_cpllreset_i\;
  gt0_gttxreset_i <= \^gt0_gttxreset_i\;
  gt0_tx_fsm_reset_done_out <= \^gt0_tx_fsm_reset_done_out\;
  gt0_txuserrdy_i <= \^gt0_txuserrdy_i\;
CPLL_RESET_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF1F00000010"
    )
        port map (
      I0 => pll_reset_asserted_reg_n_0,
      I1 => gt0_cpllrefclklost_i,
      I2 => CPLL_RESET_i_2_n_0,
      I3 => tx_state(2),
      I4 => tx_state(1),
      I5 => \^gt0_cpllreset_i\,
      O => CPLL_RESET_i_1_n_0
    );
CPLL_RESET_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tx_state(0),
      I1 => tx_state(3),
      O => CPLL_RESET_i_2_n_0
    );
CPLL_RESET_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => CPLL_RESET_i_1_n_0,
      Q => \^gt0_cpllreset_i\,
      R => soft_reset_tx_in
    );
\FSM_sequential_tx_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF008F8F"
    )
        port map (
      I0 => time_out_2ms_reg_n_0,
      I1 => tx_state(1),
      I2 => tx_state(0),
      I3 => \FSM_sequential_tx_state[0]_i_2_n_0\,
      I4 => tx_state(2),
      I5 => tx_state(3),
      O => \FSM_sequential_tx_state[0]_i_1_n_0\
    );
\FSM_sequential_tx_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA0030FFFFFFFF"
    )
        port map (
      I0 => time_out_500us_reg_n_0,
      I1 => mmcm_lock_reclocked,
      I2 => time_tlock_max_reg_n_0,
      I3 => \reset_time_out__0\,
      I4 => tx_state(1),
      I5 => tx_state(0),
      O => \FSM_sequential_tx_state[0]_i_2_n_0\
    );
\FSM_sequential_tx_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44544554"
    )
        port map (
      I0 => tx_state(3),
      I1 => \FSM_sequential_tx_state[1]_i_2_n_0\,
      I2 => tx_state(1),
      I3 => tx_state(0),
      I4 => tx_state(2),
      O => \FSM_sequential_tx_state[1]_i_1_n_0\
    );
\FSM_sequential_tx_state[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22222022"
    )
        port map (
      I0 => tx_state(0),
      I1 => tx_state(1),
      I2 => \reset_time_out__0\,
      I3 => time_tlock_max_reg_n_0,
      I4 => mmcm_lock_reclocked,
      O => \FSM_sequential_tx_state[1]_i_2_n_0\
    );
\FSM_sequential_tx_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100505001505050"
    )
        port map (
      I0 => tx_state(3),
      I1 => time_out_2ms_reg_n_0,
      I2 => tx_state(2),
      I3 => tx_state(1),
      I4 => tx_state(0),
      I5 => \FSM_sequential_tx_state[2]_i_2_n_0\,
      O => \FSM_sequential_tx_state[2]_i_1_n_0\
    );
\FSM_sequential_tx_state[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => mmcm_lock_reclocked,
      I1 => time_tlock_max_reg_n_0,
      I2 => \reset_time_out__0\,
      O => \FSM_sequential_tx_state[2]_i_2_n_0\
    );
\FSM_sequential_tx_state[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAAAAAAAAAAAAA"
    )
        port map (
      I0 => tx_state(3),
      I1 => \reset_time_out__0\,
      I2 => time_out_500us_reg_n_0,
      I3 => tx_state(0),
      I4 => tx_state(1),
      I5 => tx_state(2),
      O => \FSM_sequential_tx_state[3]_i_2_n_0\
    );
\FSM_sequential_tx_state[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tx_state(1),
      I1 => tx_state(2),
      O => \FSM_sequential_tx_state[3]_i_4_n_0\
    );
\FSM_sequential_tx_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => sync_cplllock_n_0,
      D => \FSM_sequential_tx_state[0]_i_1_n_0\,
      Q => tx_state(0),
      R => soft_reset_tx_in
    );
\FSM_sequential_tx_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => sync_cplllock_n_0,
      D => \FSM_sequential_tx_state[1]_i_1_n_0\,
      Q => tx_state(1),
      R => soft_reset_tx_in
    );
\FSM_sequential_tx_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => sync_cplllock_n_0,
      D => \FSM_sequential_tx_state[2]_i_1_n_0\,
      Q => tx_state(2),
      R => soft_reset_tx_in
    );
\FSM_sequential_tx_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => sync_cplllock_n_0,
      D => \FSM_sequential_tx_state[3]_i_2_n_0\,
      Q => tx_state(3),
      R => soft_reset_tx_in
    );
TXUSERRDY_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB4000"
    )
        port map (
      I0 => tx_state(3),
      I1 => tx_state(0),
      I2 => tx_state(2),
      I3 => tx_state(1),
      I4 => \^gt0_txuserrdy_i\,
      O => TXUSERRDY_i_1_n_0
    );
TXUSERRDY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => TXUSERRDY_i_1_n_0,
      Q => \^gt0_txuserrdy_i\,
      R => soft_reset_tx_in
    );
gttxreset_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0002"
    )
        port map (
      I0 => tx_state(0),
      I1 => tx_state(2),
      I2 => tx_state(3),
      I3 => tx_state(1),
      I4 => \^gt0_gttxreset_i\,
      O => gttxreset_i_i_1_n_0
    );
gttxreset_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gttxreset_i_i_1_n_0,
      Q => \^gt0_gttxreset_i\,
      R => soft_reset_tx_in
    );
\init_wait_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \init_wait_count_reg__0\(0),
      O => \init_wait_count[0]_i_1_n_0\
    );
\init_wait_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \init_wait_count_reg__0\(1),
      I1 => \init_wait_count_reg__0\(0),
      O => p_0_in(1)
    );
\init_wait_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \init_wait_count_reg__0\(2),
      I1 => \init_wait_count_reg__0\(1),
      I2 => \init_wait_count_reg__0\(0),
      O => p_0_in(2)
    );
\init_wait_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \init_wait_count_reg__0\(0),
      I1 => \init_wait_count_reg__0\(1),
      I2 => \init_wait_count_reg__0\(2),
      I3 => \init_wait_count_reg__0\(3),
      O => p_0_in(3)
    );
\init_wait_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \init_wait_count_reg__0\(4),
      I1 => \init_wait_count_reg__0\(0),
      I2 => \init_wait_count_reg__0\(1),
      I3 => \init_wait_count_reg__0\(2),
      I4 => \init_wait_count_reg__0\(3),
      O => p_0_in(4)
    );
\init_wait_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \init_wait_count_reg__0\(5),
      I1 => \init_wait_count_reg__0\(3),
      I2 => \init_wait_count_reg__0\(4),
      I3 => \init_wait_count_reg__0\(0),
      I4 => \init_wait_count_reg__0\(1),
      I5 => \init_wait_count_reg__0\(2),
      O => p_0_in(5)
    );
\init_wait_count[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AAAAAAA"
    )
        port map (
      I0 => \init_wait_count_reg__0\(6),
      I1 => \init_wait_count[7]_i_4_n_0\,
      I2 => \init_wait_count_reg__0\(4),
      I3 => \init_wait_count_reg__0\(3),
      I4 => \init_wait_count_reg__0\(5),
      O => p_0_in(6)
    );
\init_wait_count[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => \init_wait_count[7]_i_3_n_0\,
      I1 => \init_wait_count_reg__0\(7),
      I2 => \init_wait_count_reg__0\(2),
      I3 => \init_wait_count_reg__0\(5),
      I4 => \init_wait_count_reg__0\(6),
      O => init_wait_count
    );
\init_wait_count[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA6AAAAAAAAAAA"
    )
        port map (
      I0 => \init_wait_count_reg__0\(7),
      I1 => \init_wait_count_reg__0\(5),
      I2 => \init_wait_count_reg__0\(3),
      I3 => \init_wait_count_reg__0\(4),
      I4 => \init_wait_count[7]_i_4_n_0\,
      I5 => \init_wait_count_reg__0\(6),
      O => p_0_in(7)
    );
\init_wait_count[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => \init_wait_count_reg__0\(4),
      I1 => \init_wait_count_reg__0\(3),
      I2 => \init_wait_count_reg__0\(0),
      I3 => \init_wait_count_reg__0\(1),
      O => \init_wait_count[7]_i_3_n_0\
    );
\init_wait_count[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \init_wait_count_reg__0\(0),
      I1 => \init_wait_count_reg__0\(1),
      I2 => \init_wait_count_reg__0\(2),
      O => \init_wait_count[7]_i_4_n_0\
    );
\init_wait_count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_tx_in,
      D => \init_wait_count[0]_i_1_n_0\,
      Q => \init_wait_count_reg__0\(0)
    );
\init_wait_count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_tx_in,
      D => p_0_in(1),
      Q => \init_wait_count_reg__0\(1)
    );
\init_wait_count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_tx_in,
      D => p_0_in(2),
      Q => \init_wait_count_reg__0\(2)
    );
\init_wait_count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_tx_in,
      D => p_0_in(3),
      Q => \init_wait_count_reg__0\(3)
    );
\init_wait_count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_tx_in,
      D => p_0_in(4),
      Q => \init_wait_count_reg__0\(4)
    );
\init_wait_count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_tx_in,
      D => p_0_in(5),
      Q => \init_wait_count_reg__0\(5)
    );
\init_wait_count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_tx_in,
      D => p_0_in(6),
      Q => \init_wait_count_reg__0\(6)
    );
\init_wait_count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_tx_in,
      D => p_0_in(7),
      Q => \init_wait_count_reg__0\(7)
    );
init_wait_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001000"
    )
        port map (
      I0 => \init_wait_count[7]_i_3_n_0\,
      I1 => \init_wait_count_reg__0\(7),
      I2 => \init_wait_count_reg__0\(2),
      I3 => \init_wait_count_reg__0\(5),
      I4 => \init_wait_count_reg__0\(6),
      I5 => init_wait_done_reg_n_0,
      O => init_wait_done_i_1_n_0
    );
init_wait_done_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      CLR => soft_reset_tx_in,
      D => init_wait_done_i_1_n_0,
      Q => init_wait_done_reg_n_0
    );
\mmcm_lock_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(0),
      O => \p_0_in__0\(0)
    );
\mmcm_lock_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(0),
      I1 => \mmcm_lock_count_reg__0\(1),
      O => \p_0_in__0\(1)
    );
\mmcm_lock_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(2),
      I1 => \mmcm_lock_count_reg__0\(0),
      I2 => \mmcm_lock_count_reg__0\(1),
      O => \p_0_in__0\(2)
    );
\mmcm_lock_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(3),
      I1 => \mmcm_lock_count_reg__0\(1),
      I2 => \mmcm_lock_count_reg__0\(0),
      I3 => \mmcm_lock_count_reg__0\(2),
      O => \p_0_in__0\(3)
    );
\mmcm_lock_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(2),
      I1 => \mmcm_lock_count_reg__0\(0),
      I2 => \mmcm_lock_count_reg__0\(1),
      I3 => \mmcm_lock_count_reg__0\(3),
      I4 => \mmcm_lock_count_reg__0\(4),
      O => \p_0_in__0\(4)
    );
\mmcm_lock_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(5),
      I1 => \mmcm_lock_count_reg__0\(2),
      I2 => \mmcm_lock_count_reg__0\(0),
      I3 => \mmcm_lock_count_reg__0\(1),
      I4 => \mmcm_lock_count_reg__0\(3),
      I5 => \mmcm_lock_count_reg__0\(4),
      O => \p_0_in__0\(5)
    );
\mmcm_lock_count[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(6),
      I1 => \mmcm_lock_count[7]_i_4_n_0\,
      I2 => \mmcm_lock_count_reg__0\(5),
      O => \p_0_in__0\(6)
    );
\mmcm_lock_count[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(6),
      I1 => \mmcm_lock_count[7]_i_4_n_0\,
      I2 => \mmcm_lock_count_reg__0\(5),
      I3 => \mmcm_lock_count_reg__0\(7),
      O => \mmcm_lock_count[7]_i_2_n_0\
    );
\mmcm_lock_count[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(7),
      I1 => \mmcm_lock_count_reg__0\(5),
      I2 => \mmcm_lock_count[7]_i_4_n_0\,
      I3 => \mmcm_lock_count_reg__0\(6),
      O => \p_0_in__0\(7)
    );
\mmcm_lock_count[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(4),
      I1 => \mmcm_lock_count_reg__0\(3),
      I2 => \mmcm_lock_count_reg__0\(1),
      I3 => \mmcm_lock_count_reg__0\(0),
      I4 => \mmcm_lock_count_reg__0\(2),
      O => \mmcm_lock_count[7]_i_4_n_0\
    );
\mmcm_lock_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2_n_0\,
      D => \p_0_in__0\(0),
      Q => \mmcm_lock_count_reg__0\(0),
      R => clear
    );
\mmcm_lock_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2_n_0\,
      D => \p_0_in__0\(1),
      Q => \mmcm_lock_count_reg__0\(1),
      R => clear
    );
\mmcm_lock_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2_n_0\,
      D => \p_0_in__0\(2),
      Q => \mmcm_lock_count_reg__0\(2),
      R => clear
    );
\mmcm_lock_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2_n_0\,
      D => \p_0_in__0\(3),
      Q => \mmcm_lock_count_reg__0\(3),
      R => clear
    );
\mmcm_lock_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2_n_0\,
      D => \p_0_in__0\(4),
      Q => \mmcm_lock_count_reg__0\(4),
      R => clear
    );
\mmcm_lock_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2_n_0\,
      D => \p_0_in__0\(5),
      Q => \mmcm_lock_count_reg__0\(5),
      R => clear
    );
\mmcm_lock_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2_n_0\,
      D => \p_0_in__0\(6),
      Q => \mmcm_lock_count_reg__0\(6),
      R => clear
    );
\mmcm_lock_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2_n_0\,
      D => \p_0_in__0\(7),
      Q => \mmcm_lock_count_reg__0\(7),
      R => clear
    );
mmcm_lock_reclocked_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => sync_mmcm_lock_reclocked_n_1,
      Q => mmcm_lock_reclocked,
      R => '0'
    );
pll_reset_asserted_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA0BAAAAAAAA"
    )
        port map (
      I0 => pll_reset_asserted_reg_n_0,
      I1 => gt0_cpllrefclklost_i,
      I2 => tx_state(1),
      I3 => tx_state(2),
      I4 => tx_state(3),
      I5 => tx_state(0),
      O => pll_reset_asserted_i_1_n_0
    );
pll_reset_asserted_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => pll_reset_asserted_i_1_n_0,
      Q => pll_reset_asserted_reg_n_0,
      R => soft_reset_tx_in
    );
reset_time_out_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B833"
    )
        port map (
      I0 => txresetdone_s3,
      I1 => tx_state(1),
      I2 => mmcm_lock_reclocked,
      I3 => tx_state(2),
      O => reset_time_out_i_3_n_0
    );
reset_time_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => sync_cplllock_n_1,
      Q => \reset_time_out__0\,
      R => soft_reset_tx_in
    );
sync_TXRESETDONE: entity work.gtwizard_0_gtwizard_0_sync_block_77
     port map (
      data_out => txresetdone_s2,
      gt0_txresetdone_out => gt0_txresetdone_out,
      sysclk_in => sysclk_in
    );
sync_cplllock: entity work.gtwizard_0_gtwizard_0_sync_block_78
     port map (
      E(0) => sync_cplllock_n_0,
      \FSM_sequential_tx_state_reg[0]\ => init_wait_done_reg_n_0,
      \FSM_sequential_tx_state_reg[0]_0\ => \FSM_sequential_tx_state[3]_i_4_n_0\,
      \FSM_sequential_tx_state_reg[3]\ => sync_cplllock_n_1,
      \FSM_sequential_tx_state_reg[3]_i_3_0\ => time_tlock_max_reg_n_0,
      \FSM_sequential_tx_state_reg[3]_i_3_1\ => pll_reset_asserted_reg_n_0,
      \FSM_sequential_tx_state_reg[3]_i_3_2\ => time_out_500us_reg_n_0,
      \FSM_sequential_tx_state_reg[3]_i_3_3\ => time_out_2ms_reg_n_0,
      Q(3 downto 0) => tx_state(3 downto 0),
      gt0_cplllock_out => gt0_cplllock_out,
      mmcm_lock_reclocked => mmcm_lock_reclocked,
      \reset_time_out__0\ => \reset_time_out__0\,
      reset_time_out_reg => reset_time_out_i_3_n_0,
      sel => sel,
      sysclk_in => sysclk_in,
      txresetdone_s3 => txresetdone_s3
    );
sync_mmcm_lock_reclocked: entity work.gtwizard_0_gtwizard_0_sync_block_79
     port map (
      Q(2 downto 0) => \mmcm_lock_count_reg__0\(7 downto 5),
      SR(0) => clear,
      mmcm_lock_reclocked => mmcm_lock_reclocked,
      mmcm_lock_reclocked_reg => sync_mmcm_lock_reclocked_n_1,
      mmcm_lock_reclocked_reg_0 => \mmcm_lock_count[7]_i_4_n_0\,
      sysclk_in => sysclk_in
    );
time_out_2ms_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAAE"
    )
        port map (
      I0 => time_out_2ms_reg_n_0,
      I1 => time_out_2ms_i_2_n_0,
      I2 => time_out_2ms_i_3_n_0,
      I3 => time_out_2ms_i_4_n_0,
      I4 => time_out_2ms_i_5_n_0,
      I5 => \reset_time_out__0\,
      O => time_out_2ms_i_1_n_0
    );
time_out_2ms_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => time_out_counter_reg(15),
      I1 => time_out_counter_reg(14),
      I2 => time_out_counter_reg(7),
      I3 => time_out_counter_reg(17),
      I4 => time_out_counter_reg(11),
      I5 => time_out_counter_reg(6),
      O => time_out_2ms_i_2_n_0
    );
time_out_2ms_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => time_out_counter_reg(1),
      I1 => time_out_counter_reg(2),
      I2 => time_out_counter_reg(8),
      I3 => time_out_counter_reg(10),
      O => time_out_2ms_i_3_n_0
    );
time_out_2ms_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => time_out_counter_reg(16),
      I1 => time_out_counter_reg(4),
      I2 => time_out_counter_reg(3),
      I3 => time_out_counter_reg(9),
      O => time_out_2ms_i_4_n_0
    );
time_out_2ms_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => time_out_counter_reg(5),
      I1 => time_out_counter_reg(0),
      I2 => time_out_counter_reg(13),
      I3 => time_out_counter_reg(12),
      O => time_out_2ms_i_5_n_0
    );
time_out_2ms_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => time_out_2ms_i_1_n_0,
      Q => time_out_2ms_reg_n_0,
      R => '0'
    );
time_out_500us_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAAE"
    )
        port map (
      I0 => time_out_500us_reg_n_0,
      I1 => time_out_500us_i_2_n_0,
      I2 => time_out_500us_i_3_n_0,
      I3 => time_out_500us_i_4_n_0,
      I4 => time_out_2ms_i_5_n_0,
      I5 => \reset_time_out__0\,
      O => time_out_500us_i_1_n_0
    );
time_out_500us_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => time_out_counter_reg(11),
      I1 => time_out_counter_reg(7),
      I2 => time_out_counter_reg(2),
      I3 => time_out_counter_reg(1),
      I4 => time_out_counter_reg(4),
      I5 => time_out_counter_reg(3),
      O => time_out_500us_i_2_n_0
    );
time_out_500us_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => time_out_counter_reg(9),
      I1 => time_out_counter_reg(10),
      I2 => time_out_counter_reg(6),
      I3 => time_out_counter_reg(15),
      O => time_out_500us_i_3_n_0
    );
time_out_500us_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => time_out_counter_reg(16),
      I1 => time_out_counter_reg(17),
      I2 => time_out_counter_reg(14),
      I3 => time_out_counter_reg(8),
      O => time_out_500us_i_4_n_0
    );
time_out_500us_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => time_out_500us_i_1_n_0,
      Q => time_out_500us_reg_n_0,
      R => '0'
    );
\time_out_counter[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \time_out_counter[0]_i_3_n_0\,
      I1 => \time_out_counter[0]_i_4_n_0\,
      I2 => time_out_counter_reg(7),
      I3 => time_out_counter_reg(17),
      I4 => time_out_counter_reg(11),
      I5 => time_out_counter_reg(6),
      O => time_out_counter
    );
\time_out_counter[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => time_out_2ms_i_5_n_0,
      I1 => time_out_counter_reg(16),
      I2 => time_out_counter_reg(4),
      I3 => time_out_counter_reg(3),
      I4 => time_out_counter_reg(9),
      I5 => time_out_2ms_i_3_n_0,
      O => \time_out_counter[0]_i_3_n_0\
    );
\time_out_counter[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => time_out_counter_reg(14),
      I1 => time_out_counter_reg(15),
      O => \time_out_counter[0]_i_4_n_0\
    );
\time_out_counter[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_out_counter_reg(0),
      O => \time_out_counter[0]_i_5_n_0\
    );
\time_out_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2_n_7\,
      Q => time_out_counter_reg(0),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \time_out_counter_reg[0]_i_2_n_0\,
      CO(2) => \time_out_counter_reg[0]_i_2_n_1\,
      CO(1) => \time_out_counter_reg[0]_i_2_n_2\,
      CO(0) => \time_out_counter_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \time_out_counter_reg[0]_i_2_n_4\,
      O(2) => \time_out_counter_reg[0]_i_2_n_5\,
      O(1) => \time_out_counter_reg[0]_i_2_n_6\,
      O(0) => \time_out_counter_reg[0]_i_2_n_7\,
      S(3 downto 1) => time_out_counter_reg(3 downto 1),
      S(0) => \time_out_counter[0]_i_5_n_0\
    );
\time_out_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1_n_5\,
      Q => time_out_counter_reg(10),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1_n_4\,
      Q => time_out_counter_reg(11),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1_n_7\,
      Q => time_out_counter_reg(12),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[8]_i_1_n_0\,
      CO(3) => \time_out_counter_reg[12]_i_1_n_0\,
      CO(2) => \time_out_counter_reg[12]_i_1_n_1\,
      CO(1) => \time_out_counter_reg[12]_i_1_n_2\,
      CO(0) => \time_out_counter_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[12]_i_1_n_4\,
      O(2) => \time_out_counter_reg[12]_i_1_n_5\,
      O(1) => \time_out_counter_reg[12]_i_1_n_6\,
      O(0) => \time_out_counter_reg[12]_i_1_n_7\,
      S(3 downto 0) => time_out_counter_reg(15 downto 12)
    );
\time_out_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1_n_6\,
      Q => time_out_counter_reg(13),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1_n_5\,
      Q => time_out_counter_reg(14),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1_n_4\,
      Q => time_out_counter_reg(15),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1_n_7\,
      Q => time_out_counter_reg(16),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[12]_i_1_n_0\,
      CO(3 downto 1) => \NLW_time_out_counter_reg[16]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \time_out_counter_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_time_out_counter_reg[16]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \time_out_counter_reg[16]_i_1_n_6\,
      O(0) => \time_out_counter_reg[16]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => time_out_counter_reg(17 downto 16)
    );
\time_out_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1_n_6\,
      Q => time_out_counter_reg(17),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2_n_6\,
      Q => time_out_counter_reg(1),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2_n_5\,
      Q => time_out_counter_reg(2),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2_n_4\,
      Q => time_out_counter_reg(3),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1_n_7\,
      Q => time_out_counter_reg(4),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[0]_i_2_n_0\,
      CO(3) => \time_out_counter_reg[4]_i_1_n_0\,
      CO(2) => \time_out_counter_reg[4]_i_1_n_1\,
      CO(1) => \time_out_counter_reg[4]_i_1_n_2\,
      CO(0) => \time_out_counter_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[4]_i_1_n_4\,
      O(2) => \time_out_counter_reg[4]_i_1_n_5\,
      O(1) => \time_out_counter_reg[4]_i_1_n_6\,
      O(0) => \time_out_counter_reg[4]_i_1_n_7\,
      S(3 downto 0) => time_out_counter_reg(7 downto 4)
    );
\time_out_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1_n_6\,
      Q => time_out_counter_reg(5),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1_n_5\,
      Q => time_out_counter_reg(6),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1_n_4\,
      Q => time_out_counter_reg(7),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1_n_7\,
      Q => time_out_counter_reg(8),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[4]_i_1_n_0\,
      CO(3) => \time_out_counter_reg[8]_i_1_n_0\,
      CO(2) => \time_out_counter_reg[8]_i_1_n_1\,
      CO(1) => \time_out_counter_reg[8]_i_1_n_2\,
      CO(0) => \time_out_counter_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[8]_i_1_n_4\,
      O(2) => \time_out_counter_reg[8]_i_1_n_5\,
      O(1) => \time_out_counter_reg[8]_i_1_n_6\,
      O(0) => \time_out_counter_reg[8]_i_1_n_7\,
      S(3 downto 0) => time_out_counter_reg(11 downto 8)
    );
\time_out_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1_n_6\,
      Q => time_out_counter_reg(9),
      R => \reset_time_out__0\
    );
time_tlock_max_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAAE"
    )
        port map (
      I0 => time_tlock_max_reg_n_0,
      I1 => time_tlock_max_i_2_n_0,
      I2 => time_tlock_max_i_3_n_0,
      I3 => time_tlock_max_i_4_n_0,
      I4 => time_out_2ms_i_3_n_0,
      I5 => \reset_time_out__0\,
      O => time_tlock_max_i_1_n_0
    );
time_tlock_max_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => time_out_counter_reg(11),
      I1 => time_out_counter_reg(7),
      I2 => time_out_counter_reg(14),
      I3 => time_out_counter_reg(15),
      I4 => time_out_counter_reg(16),
      I5 => time_out_counter_reg(17),
      O => time_tlock_max_i_2_n_0
    );
time_tlock_max_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => time_out_counter_reg(9),
      I1 => time_out_counter_reg(12),
      I2 => time_out_counter_reg(13),
      I3 => time_out_counter_reg(6),
      O => time_tlock_max_i_3_n_0
    );
time_tlock_max_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => time_out_counter_reg(5),
      I1 => time_out_counter_reg(0),
      I2 => time_out_counter_reg(4),
      I3 => time_out_counter_reg(3),
      O => time_tlock_max_i_4_n_0
    );
time_tlock_max_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => time_tlock_max_i_1_n_0,
      Q => time_tlock_max_reg_n_0,
      R => '0'
    );
tx_fsm_reset_done_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0020"
    )
        port map (
      I0 => tx_state(3),
      I1 => tx_state(2),
      I2 => tx_state(0),
      I3 => tx_state(1),
      I4 => \^gt0_tx_fsm_reset_done_out\,
      O => tx_fsm_reset_done_int_i_1_n_0
    );
tx_fsm_reset_done_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => tx_fsm_reset_done_int_i_1_n_0,
      Q => \^gt0_tx_fsm_reset_done_out\,
      R => soft_reset_tx_in
    );
txresetdone_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => txresetdone_s2,
      Q => txresetdone_s3,
      R => '0'
    );
\wait_time_cnt[0]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(1),
      O => \wait_time_cnt[0]_i_10_n_0\
    );
\wait_time_cnt[0]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(0),
      O => \wait_time_cnt[0]_i_11_n_0\
    );
\wait_time_cnt[0]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0444"
    )
        port map (
      I0 => tx_state(3),
      I1 => tx_state(0),
      I2 => tx_state(2),
      I3 => tx_state(1),
      O => \wait_time_cnt[0]_i_1__5_n_0\
    );
\wait_time_cnt[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \wait_time_cnt[0]_i_4_n_0\,
      I1 => \wait_time_cnt[0]_i_5_n_0\,
      I2 => \wait_time_cnt[0]_i_6_n_0\,
      I3 => \wait_time_cnt[0]_i_7_n_0\,
      O => sel
    );
\wait_time_cnt[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(0),
      I1 => wait_time_cnt_reg(1),
      I2 => wait_time_cnt_reg(6),
      I3 => wait_time_cnt_reg(2),
      O => \wait_time_cnt[0]_i_4_n_0\
    );
\wait_time_cnt[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(14),
      I1 => wait_time_cnt_reg(12),
      I2 => wait_time_cnt_reg(11),
      I3 => wait_time_cnt_reg(3),
      O => \wait_time_cnt[0]_i_5_n_0\
    );
\wait_time_cnt[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(7),
      I1 => wait_time_cnt_reg(4),
      I2 => wait_time_cnt_reg(10),
      I3 => wait_time_cnt_reg(5),
      O => \wait_time_cnt[0]_i_6_n_0\
    );
\wait_time_cnt[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(15),
      I1 => wait_time_cnt_reg(13),
      I2 => wait_time_cnt_reg(8),
      I3 => wait_time_cnt_reg(9),
      O => \wait_time_cnt[0]_i_7_n_0\
    );
\wait_time_cnt[0]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(3),
      O => \wait_time_cnt[0]_i_8_n_0\
    );
\wait_time_cnt[0]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(2),
      O => \wait_time_cnt[0]_i_9_n_0\
    );
\wait_time_cnt[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(15),
      O => \wait_time_cnt[12]_i_2_n_0\
    );
\wait_time_cnt[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(14),
      O => \wait_time_cnt[12]_i_3_n_0\
    );
\wait_time_cnt[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(13),
      O => \wait_time_cnt[12]_i_4_n_0\
    );
\wait_time_cnt[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(12),
      O => \wait_time_cnt[12]_i_5_n_0\
    );
\wait_time_cnt[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(7),
      O => \wait_time_cnt[4]_i_2_n_0\
    );
\wait_time_cnt[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(6),
      O => \wait_time_cnt[4]_i_3_n_0\
    );
\wait_time_cnt[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(5),
      O => \wait_time_cnt[4]_i_4_n_0\
    );
\wait_time_cnt[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(4),
      O => \wait_time_cnt[4]_i_5_n_0\
    );
\wait_time_cnt[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(11),
      O => \wait_time_cnt[8]_i_2_n_0\
    );
\wait_time_cnt[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(10),
      O => \wait_time_cnt[8]_i_3_n_0\
    );
\wait_time_cnt[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(9),
      O => \wait_time_cnt[8]_i_4_n_0\
    );
\wait_time_cnt[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(8),
      O => \wait_time_cnt[8]_i_5_n_0\
    );
\wait_time_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3_n_7\,
      Q => wait_time_cnt_reg(0),
      R => \wait_time_cnt[0]_i_1__5_n_0\
    );
\wait_time_cnt_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \wait_time_cnt_reg[0]_i_3_n_0\,
      CO(2) => \wait_time_cnt_reg[0]_i_3_n_1\,
      CO(1) => \wait_time_cnt_reg[0]_i_3_n_2\,
      CO(0) => \wait_time_cnt_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[0]_i_3_n_4\,
      O(2) => \wait_time_cnt_reg[0]_i_3_n_5\,
      O(1) => \wait_time_cnt_reg[0]_i_3_n_6\,
      O(0) => \wait_time_cnt_reg[0]_i_3_n_7\,
      S(3) => \wait_time_cnt[0]_i_8_n_0\,
      S(2) => \wait_time_cnt[0]_i_9_n_0\,
      S(1) => \wait_time_cnt[0]_i_10_n_0\,
      S(0) => \wait_time_cnt[0]_i_11_n_0\
    );
\wait_time_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1_n_5\,
      Q => wait_time_cnt_reg(10),
      R => \wait_time_cnt[0]_i_1__5_n_0\
    );
\wait_time_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1_n_4\,
      Q => wait_time_cnt_reg(11),
      R => \wait_time_cnt[0]_i_1__5_n_0\
    );
\wait_time_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1_n_7\,
      Q => wait_time_cnt_reg(12),
      R => \wait_time_cnt[0]_i_1__5_n_0\
    );
\wait_time_cnt_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[8]_i_1_n_0\,
      CO(3) => \NLW_wait_time_cnt_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \wait_time_cnt_reg[12]_i_1_n_1\,
      CO(1) => \wait_time_cnt_reg[12]_i_1_n_2\,
      CO(0) => \wait_time_cnt_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0111",
      O(3) => \wait_time_cnt_reg[12]_i_1_n_4\,
      O(2) => \wait_time_cnt_reg[12]_i_1_n_5\,
      O(1) => \wait_time_cnt_reg[12]_i_1_n_6\,
      O(0) => \wait_time_cnt_reg[12]_i_1_n_7\,
      S(3) => \wait_time_cnt[12]_i_2_n_0\,
      S(2) => \wait_time_cnt[12]_i_3_n_0\,
      S(1) => \wait_time_cnt[12]_i_4_n_0\,
      S(0) => \wait_time_cnt[12]_i_5_n_0\
    );
\wait_time_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1_n_6\,
      Q => wait_time_cnt_reg(13),
      R => \wait_time_cnt[0]_i_1__5_n_0\
    );
\wait_time_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1_n_5\,
      Q => wait_time_cnt_reg(14),
      R => \wait_time_cnt[0]_i_1__5_n_0\
    );
\wait_time_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1_n_4\,
      Q => wait_time_cnt_reg(15),
      R => \wait_time_cnt[0]_i_1__5_n_0\
    );
\wait_time_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3_n_6\,
      Q => wait_time_cnt_reg(1),
      R => \wait_time_cnt[0]_i_1__5_n_0\
    );
\wait_time_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3_n_5\,
      Q => wait_time_cnt_reg(2),
      R => \wait_time_cnt[0]_i_1__5_n_0\
    );
\wait_time_cnt_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3_n_4\,
      Q => wait_time_cnt_reg(3),
      S => \wait_time_cnt[0]_i_1__5_n_0\
    );
\wait_time_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1_n_7\,
      Q => wait_time_cnt_reg(4),
      R => \wait_time_cnt[0]_i_1__5_n_0\
    );
\wait_time_cnt_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[0]_i_3_n_0\,
      CO(3) => \wait_time_cnt_reg[4]_i_1_n_0\,
      CO(2) => \wait_time_cnt_reg[4]_i_1_n_1\,
      CO(1) => \wait_time_cnt_reg[4]_i_1_n_2\,
      CO(0) => \wait_time_cnt_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[4]_i_1_n_4\,
      O(2) => \wait_time_cnt_reg[4]_i_1_n_5\,
      O(1) => \wait_time_cnt_reg[4]_i_1_n_6\,
      O(0) => \wait_time_cnt_reg[4]_i_1_n_7\,
      S(3) => \wait_time_cnt[4]_i_2_n_0\,
      S(2) => \wait_time_cnt[4]_i_3_n_0\,
      S(1) => \wait_time_cnt[4]_i_4_n_0\,
      S(0) => \wait_time_cnt[4]_i_5_n_0\
    );
\wait_time_cnt_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1_n_6\,
      Q => wait_time_cnt_reg(5),
      S => \wait_time_cnt[0]_i_1__5_n_0\
    );
\wait_time_cnt_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1_n_5\,
      Q => wait_time_cnt_reg(6),
      S => \wait_time_cnt[0]_i_1__5_n_0\
    );
\wait_time_cnt_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1_n_4\,
      Q => wait_time_cnt_reg(7),
      S => \wait_time_cnt[0]_i_1__5_n_0\
    );
\wait_time_cnt_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1_n_7\,
      Q => wait_time_cnt_reg(8),
      S => \wait_time_cnt[0]_i_1__5_n_0\
    );
\wait_time_cnt_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[4]_i_1_n_0\,
      CO(3) => \wait_time_cnt_reg[8]_i_1_n_0\,
      CO(2) => \wait_time_cnt_reg[8]_i_1_n_1\,
      CO(1) => \wait_time_cnt_reg[8]_i_1_n_2\,
      CO(0) => \wait_time_cnt_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[8]_i_1_n_4\,
      O(2) => \wait_time_cnt_reg[8]_i_1_n_5\,
      O(1) => \wait_time_cnt_reg[8]_i_1_n_6\,
      O(0) => \wait_time_cnt_reg[8]_i_1_n_7\,
      S(3) => \wait_time_cnt[8]_i_2_n_0\,
      S(2) => \wait_time_cnt[8]_i_3_n_0\,
      S(1) => \wait_time_cnt[8]_i_4_n_0\,
      S(0) => \wait_time_cnt[8]_i_5_n_0\
    );
\wait_time_cnt_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1_n_6\,
      Q => wait_time_cnt_reg(9),
      S => \wait_time_cnt[0]_i_1__5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtwizard_0_gtwizard_0_TX_STARTUP_FSM_1 is
  port (
    gt1_gttxreset_i : out STD_LOGIC;
    gt1_cpllreset_i : out STD_LOGIC;
    gt1_tx_fsm_reset_done_out : out STD_LOGIC;
    gt1_txuserrdy_i : out STD_LOGIC;
    sysclk_in : in STD_LOGIC;
    soft_reset_tx_in : in STD_LOGIC;
    gt1_cpllrefclklost_i : in STD_LOGIC;
    gt1_txresetdone_out : in STD_LOGIC;
    gt1_cplllock_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtwizard_0_gtwizard_0_TX_STARTUP_FSM_1 : entity is "gtwizard_0_TX_STARTUP_FSM";
end gtwizard_0_gtwizard_0_TX_STARTUP_FSM_1;

architecture STRUCTURE of gtwizard_0_gtwizard_0_TX_STARTUP_FSM_1 is
  signal \CPLL_RESET_i_1__0_n_0\ : STD_LOGIC;
  signal \CPLL_RESET_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \TXUSERRDY_i_1__0_n_0\ : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal \^gt1_cpllreset_i\ : STD_LOGIC;
  signal \^gt1_gttxreset_i\ : STD_LOGIC;
  signal \^gt1_tx_fsm_reset_done_out\ : STD_LOGIC;
  signal \^gt1_txuserrdy_i\ : STD_LOGIC;
  signal \gttxreset_i_i_1__0_n_0\ : STD_LOGIC;
  signal init_wait_count : STD_LOGIC;
  signal \init_wait_count[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \init_wait_count[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \init_wait_count[7]_i_4__0_n_0\ : STD_LOGIC;
  signal init_wait_count_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \init_wait_done_i_1__0_n_0\ : STD_LOGIC;
  signal init_wait_done_reg_n_0 : STD_LOGIC;
  signal \mmcm_lock_count[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \mmcm_lock_count[7]_i_4__0_n_0\ : STD_LOGIC;
  signal mmcm_lock_count_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mmcm_lock_reclocked : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \pll_reset_asserted_i_1__0_n_0\ : STD_LOGIC;
  signal pll_reset_asserted_reg_n_0 : STD_LOGIC;
  signal \reset_time_out__0\ : STD_LOGIC;
  signal \reset_time_out_i_3__0_n_0\ : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal sync_cplllock_n_0 : STD_LOGIC;
  signal sync_cplllock_n_1 : STD_LOGIC;
  signal sync_mmcm_lock_reclocked_n_1 : STD_LOGIC;
  signal \time_out_2ms_i_1__0_n_0\ : STD_LOGIC;
  signal \time_out_2ms_i_2__0_n_0\ : STD_LOGIC;
  signal \time_out_2ms_i_3__0_n_0\ : STD_LOGIC;
  signal \time_out_2ms_i_4__0_n_0\ : STD_LOGIC;
  signal time_out_2ms_reg_n_0 : STD_LOGIC;
  signal \time_out_500us_i_1__0_n_0\ : STD_LOGIC;
  signal \time_out_500us_i_2__0_n_0\ : STD_LOGIC;
  signal \time_out_500us_i_3__0_n_0\ : STD_LOGIC;
  signal time_out_500us_reg_n_0 : STD_LOGIC;
  signal time_out_counter : STD_LOGIC;
  signal \time_out_counter[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \time_out_counter[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \time_out_counter[0]_i_5__9_n_0\ : STD_LOGIC;
  signal \time_out_counter[0]_i_6_n_0\ : STD_LOGIC;
  signal time_out_counter_reg : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \time_out_counter_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \time_tlock_max_i_1__0_n_0\ : STD_LOGIC;
  signal \time_tlock_max_i_2__0_n_0\ : STD_LOGIC;
  signal \time_tlock_max_i_3__0_n_0\ : STD_LOGIC;
  signal time_tlock_max_reg_n_0 : STD_LOGIC;
  signal \tx_fsm_reset_done_int_i_1__0_n_0\ : STD_LOGIC;
  signal tx_state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal txresetdone_s2 : STD_LOGIC;
  signal txresetdone_s3 : STD_LOGIC;
  signal \wait_time_cnt[0]_i_10__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_11__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_6__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_7__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_8__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_9__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_4__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_5__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_5__0_n_0\ : STD_LOGIC;
  signal wait_time_cnt_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \wait_time_cnt_reg[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__0_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__0_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__0_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__0_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__0_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__0_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__0_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \NLW_time_out_counter_reg[16]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_time_out_counter_reg[16]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_wait_time_cnt_reg[12]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CPLL_RESET_i_2__0\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \FSM_sequential_tx_state[1]_i_2__0\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \FSM_sequential_tx_state[2]_i_2__0\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \FSM_sequential_tx_state[3]_i_4__0\ : label is "soft_lutpair41";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_tx_state_reg[0]\ : label is "WAIT_FOR_TXOUTCLK:0100,RELEASE_PLL_RESET:0011,WAIT_FOR_PLL_LOCK:0010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,RESET_FSM_DONE:1001,WAIT_FOR_TXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_tx_state_reg[1]\ : label is "WAIT_FOR_TXOUTCLK:0100,RELEASE_PLL_RESET:0011,WAIT_FOR_PLL_LOCK:0010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,RESET_FSM_DONE:1001,WAIT_FOR_TXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_tx_state_reg[2]\ : label is "WAIT_FOR_TXOUTCLK:0100,RELEASE_PLL_RESET:0011,WAIT_FOR_PLL_LOCK:0010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,RESET_FSM_DONE:1001,WAIT_FOR_TXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_tx_state_reg[3]\ : label is "WAIT_FOR_TXOUTCLK:0100,RELEASE_PLL_RESET:0011,WAIT_FOR_PLL_LOCK:0010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,RESET_FSM_DONE:1001,WAIT_FOR_TXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute SOFT_HLUTNM of \gttxreset_i_i_1__0\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \init_wait_count[1]_i_1__0\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \init_wait_count[2]_i_1__0\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \init_wait_count[3]_i_1__0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \init_wait_count[4]_i_1__0\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \init_wait_count[7]_i_3__0\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \init_wait_count[7]_i_4__0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \mmcm_lock_count[0]_i_1__0\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \mmcm_lock_count[1]_i_1__0\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \mmcm_lock_count[2]_i_1__0\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \mmcm_lock_count[3]_i_1__0\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \mmcm_lock_count[4]_i_1__0\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \mmcm_lock_count[6]_i_1__0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \mmcm_lock_count[7]_i_3__0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \mmcm_lock_count[7]_i_4__0\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \time_out_counter[0]_i_4__0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \time_tlock_max_i_3__0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \tx_fsm_reset_done_int_i_1__0\ : label is "soft_lutpair40";
begin
  gt1_cpllreset_i <= \^gt1_cpllreset_i\;
  gt1_gttxreset_i <= \^gt1_gttxreset_i\;
  gt1_tx_fsm_reset_done_out <= \^gt1_tx_fsm_reset_done_out\;
  gt1_txuserrdy_i <= \^gt1_txuserrdy_i\;
\CPLL_RESET_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF1F00000010"
    )
        port map (
      I0 => pll_reset_asserted_reg_n_0,
      I1 => gt1_cpllrefclklost_i,
      I2 => \CPLL_RESET_i_2__0_n_0\,
      I3 => tx_state(2),
      I4 => tx_state(1),
      I5 => \^gt1_cpllreset_i\,
      O => \CPLL_RESET_i_1__0_n_0\
    );
\CPLL_RESET_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tx_state(0),
      I1 => tx_state(3),
      O => \CPLL_RESET_i_2__0_n_0\
    );
CPLL_RESET_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \CPLL_RESET_i_1__0_n_0\,
      Q => \^gt1_cpllreset_i\,
      R => soft_reset_tx_in
    );
\FSM_sequential_tx_state[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF008F8F"
    )
        port map (
      I0 => time_out_2ms_reg_n_0,
      I1 => tx_state(1),
      I2 => tx_state(0),
      I3 => \FSM_sequential_tx_state[0]_i_2__0_n_0\,
      I4 => tx_state(2),
      I5 => tx_state(3),
      O => \FSM_sequential_tx_state[0]_i_1__4_n_0\
    );
\FSM_sequential_tx_state[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA0030FFFFFFFF"
    )
        port map (
      I0 => time_out_500us_reg_n_0,
      I1 => mmcm_lock_reclocked,
      I2 => time_tlock_max_reg_n_0,
      I3 => \reset_time_out__0\,
      I4 => tx_state(1),
      I5 => tx_state(0),
      O => \FSM_sequential_tx_state[0]_i_2__0_n_0\
    );
\FSM_sequential_tx_state[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44544554"
    )
        port map (
      I0 => tx_state(3),
      I1 => \FSM_sequential_tx_state[1]_i_2__0_n_0\,
      I2 => tx_state(1),
      I3 => tx_state(0),
      I4 => tx_state(2),
      O => \FSM_sequential_tx_state[1]_i_1__0_n_0\
    );
\FSM_sequential_tx_state[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22222022"
    )
        port map (
      I0 => tx_state(0),
      I1 => tx_state(1),
      I2 => \reset_time_out__0\,
      I3 => time_tlock_max_reg_n_0,
      I4 => mmcm_lock_reclocked,
      O => \FSM_sequential_tx_state[1]_i_2__0_n_0\
    );
\FSM_sequential_tx_state[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055100005551000"
    )
        port map (
      I0 => tx_state(3),
      I1 => time_out_2ms_reg_n_0,
      I2 => tx_state(1),
      I3 => tx_state(0),
      I4 => tx_state(2),
      I5 => \FSM_sequential_tx_state[2]_i_2__0_n_0\,
      O => \FSM_sequential_tx_state[2]_i_1__0_n_0\
    );
\FSM_sequential_tx_state[2]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => mmcm_lock_reclocked,
      I1 => time_tlock_max_reg_n_0,
      I2 => \reset_time_out__0\,
      O => \FSM_sequential_tx_state[2]_i_2__0_n_0\
    );
\FSM_sequential_tx_state[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAEAAAAAAAAA"
    )
        port map (
      I0 => tx_state(3),
      I1 => tx_state(0),
      I2 => tx_state(1),
      I3 => \reset_time_out__0\,
      I4 => time_out_500us_reg_n_0,
      I5 => tx_state(2),
      O => \FSM_sequential_tx_state[3]_i_2__0_n_0\
    );
\FSM_sequential_tx_state[3]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tx_state(1),
      I1 => tx_state(2),
      O => \FSM_sequential_tx_state[3]_i_4__0_n_0\
    );
\FSM_sequential_tx_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => sync_cplllock_n_0,
      D => \FSM_sequential_tx_state[0]_i_1__4_n_0\,
      Q => tx_state(0),
      R => soft_reset_tx_in
    );
\FSM_sequential_tx_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => sync_cplllock_n_0,
      D => \FSM_sequential_tx_state[1]_i_1__0_n_0\,
      Q => tx_state(1),
      R => soft_reset_tx_in
    );
\FSM_sequential_tx_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => sync_cplllock_n_0,
      D => \FSM_sequential_tx_state[2]_i_1__0_n_0\,
      Q => tx_state(2),
      R => soft_reset_tx_in
    );
\FSM_sequential_tx_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => sync_cplllock_n_0,
      D => \FSM_sequential_tx_state[3]_i_2__0_n_0\,
      Q => tx_state(3),
      R => soft_reset_tx_in
    );
\TXUSERRDY_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0080"
    )
        port map (
      I0 => tx_state(2),
      I1 => tx_state(1),
      I2 => tx_state(0),
      I3 => tx_state(3),
      I4 => \^gt1_txuserrdy_i\,
      O => \TXUSERRDY_i_1__0_n_0\
    );
TXUSERRDY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \TXUSERRDY_i_1__0_n_0\,
      Q => \^gt1_txuserrdy_i\,
      R => soft_reset_tx_in
    );
\gttxreset_i_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0002"
    )
        port map (
      I0 => tx_state(0),
      I1 => tx_state(2),
      I2 => tx_state(3),
      I3 => tx_state(1),
      I4 => \^gt1_gttxreset_i\,
      O => \gttxreset_i_i_1__0_n_0\
    );
gttxreset_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \gttxreset_i_i_1__0_n_0\,
      Q => \^gt1_gttxreset_i\,
      R => soft_reset_tx_in
    );
\init_wait_count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => init_wait_count_reg(0),
      O => \init_wait_count[0]_i_1__0_n_0\
    );
\init_wait_count[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => init_wait_count_reg(1),
      I1 => init_wait_count_reg(0),
      O => p_0_in(1)
    );
\init_wait_count[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => init_wait_count_reg(2),
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(0),
      O => p_0_in(2)
    );
\init_wait_count[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => init_wait_count_reg(0),
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(2),
      I3 => init_wait_count_reg(3),
      O => p_0_in(3)
    );
\init_wait_count[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => init_wait_count_reg(4),
      I1 => init_wait_count_reg(0),
      I2 => init_wait_count_reg(1),
      I3 => init_wait_count_reg(2),
      I4 => init_wait_count_reg(3),
      O => p_0_in(4)
    );
\init_wait_count[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => init_wait_count_reg(2),
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(0),
      I3 => init_wait_count_reg(4),
      I4 => init_wait_count_reg(3),
      I5 => init_wait_count_reg(5),
      O => p_0_in(5)
    );
\init_wait_count[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AAAAAAA"
    )
        port map (
      I0 => init_wait_count_reg(6),
      I1 => \init_wait_count[7]_i_4__0_n_0\,
      I2 => init_wait_count_reg(4),
      I3 => init_wait_count_reg(3),
      I4 => init_wait_count_reg(5),
      O => p_0_in(6)
    );
\init_wait_count[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => \init_wait_count[7]_i_3__0_n_0\,
      I1 => init_wait_count_reg(7),
      I2 => init_wait_count_reg(2),
      I3 => init_wait_count_reg(5),
      I4 => init_wait_count_reg(6),
      O => init_wait_count
    );
\init_wait_count[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA6AAAAAAAAAAA"
    )
        port map (
      I0 => init_wait_count_reg(7),
      I1 => init_wait_count_reg(5),
      I2 => init_wait_count_reg(3),
      I3 => init_wait_count_reg(4),
      I4 => \init_wait_count[7]_i_4__0_n_0\,
      I5 => init_wait_count_reg(6),
      O => p_0_in(7)
    );
\init_wait_count[7]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => init_wait_count_reg(4),
      I1 => init_wait_count_reg(3),
      I2 => init_wait_count_reg(0),
      I3 => init_wait_count_reg(1),
      O => \init_wait_count[7]_i_3__0_n_0\
    );
\init_wait_count[7]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => init_wait_count_reg(0),
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(2),
      O => \init_wait_count[7]_i_4__0_n_0\
    );
\init_wait_count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_tx_in,
      D => \init_wait_count[0]_i_1__0_n_0\,
      Q => init_wait_count_reg(0)
    );
\init_wait_count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_tx_in,
      D => p_0_in(1),
      Q => init_wait_count_reg(1)
    );
\init_wait_count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_tx_in,
      D => p_0_in(2),
      Q => init_wait_count_reg(2)
    );
\init_wait_count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_tx_in,
      D => p_0_in(3),
      Q => init_wait_count_reg(3)
    );
\init_wait_count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_tx_in,
      D => p_0_in(4),
      Q => init_wait_count_reg(4)
    );
\init_wait_count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_tx_in,
      D => p_0_in(5),
      Q => init_wait_count_reg(5)
    );
\init_wait_count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_tx_in,
      D => p_0_in(6),
      Q => init_wait_count_reg(6)
    );
\init_wait_count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_tx_in,
      D => p_0_in(7),
      Q => init_wait_count_reg(7)
    );
\init_wait_done_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001000"
    )
        port map (
      I0 => \init_wait_count[7]_i_3__0_n_0\,
      I1 => init_wait_count_reg(7),
      I2 => init_wait_count_reg(2),
      I3 => init_wait_count_reg(5),
      I4 => init_wait_count_reg(6),
      I5 => init_wait_done_reg_n_0,
      O => \init_wait_done_i_1__0_n_0\
    );
init_wait_done_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      CLR => soft_reset_tx_in,
      D => \init_wait_done_i_1__0_n_0\,
      Q => init_wait_done_reg_n_0
    );
\mmcm_lock_count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mmcm_lock_count_reg(0),
      O => \p_0_in__0\(0)
    );
\mmcm_lock_count[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mmcm_lock_count_reg(0),
      I1 => mmcm_lock_count_reg(1),
      O => \p_0_in__0\(1)
    );
\mmcm_lock_count[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => mmcm_lock_count_reg(2),
      I1 => mmcm_lock_count_reg(0),
      I2 => mmcm_lock_count_reg(1),
      O => \p_0_in__0\(2)
    );
\mmcm_lock_count[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => mmcm_lock_count_reg(3),
      I1 => mmcm_lock_count_reg(1),
      I2 => mmcm_lock_count_reg(0),
      I3 => mmcm_lock_count_reg(2),
      O => \p_0_in__0\(3)
    );
\mmcm_lock_count[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => mmcm_lock_count_reg(2),
      I1 => mmcm_lock_count_reg(0),
      I2 => mmcm_lock_count_reg(1),
      I3 => mmcm_lock_count_reg(3),
      I4 => mmcm_lock_count_reg(4),
      O => \p_0_in__0\(4)
    );
\mmcm_lock_count[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => mmcm_lock_count_reg(5),
      I1 => mmcm_lock_count_reg(2),
      I2 => mmcm_lock_count_reg(0),
      I3 => mmcm_lock_count_reg(1),
      I4 => mmcm_lock_count_reg(3),
      I5 => mmcm_lock_count_reg(4),
      O => \p_0_in__0\(5)
    );
\mmcm_lock_count[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => mmcm_lock_count_reg(6),
      I1 => \mmcm_lock_count[7]_i_4__0_n_0\,
      I2 => mmcm_lock_count_reg(5),
      O => \p_0_in__0\(6)
    );
\mmcm_lock_count[7]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => mmcm_lock_count_reg(6),
      I1 => \mmcm_lock_count[7]_i_4__0_n_0\,
      I2 => mmcm_lock_count_reg(5),
      I3 => mmcm_lock_count_reg(7),
      O => \mmcm_lock_count[7]_i_2__0_n_0\
    );
\mmcm_lock_count[7]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => mmcm_lock_count_reg(7),
      I1 => mmcm_lock_count_reg(5),
      I2 => \mmcm_lock_count[7]_i_4__0_n_0\,
      I3 => mmcm_lock_count_reg(6),
      O => \p_0_in__0\(7)
    );
\mmcm_lock_count[7]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => mmcm_lock_count_reg(4),
      I1 => mmcm_lock_count_reg(3),
      I2 => mmcm_lock_count_reg(1),
      I3 => mmcm_lock_count_reg(0),
      I4 => mmcm_lock_count_reg(2),
      O => \mmcm_lock_count[7]_i_4__0_n_0\
    );
\mmcm_lock_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__0_n_0\,
      D => \p_0_in__0\(0),
      Q => mmcm_lock_count_reg(0),
      R => clear
    );
\mmcm_lock_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__0_n_0\,
      D => \p_0_in__0\(1),
      Q => mmcm_lock_count_reg(1),
      R => clear
    );
\mmcm_lock_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__0_n_0\,
      D => \p_0_in__0\(2),
      Q => mmcm_lock_count_reg(2),
      R => clear
    );
\mmcm_lock_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__0_n_0\,
      D => \p_0_in__0\(3),
      Q => mmcm_lock_count_reg(3),
      R => clear
    );
\mmcm_lock_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__0_n_0\,
      D => \p_0_in__0\(4),
      Q => mmcm_lock_count_reg(4),
      R => clear
    );
\mmcm_lock_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__0_n_0\,
      D => \p_0_in__0\(5),
      Q => mmcm_lock_count_reg(5),
      R => clear
    );
\mmcm_lock_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__0_n_0\,
      D => \p_0_in__0\(6),
      Q => mmcm_lock_count_reg(6),
      R => clear
    );
\mmcm_lock_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__0_n_0\,
      D => \p_0_in__0\(7),
      Q => mmcm_lock_count_reg(7),
      R => clear
    );
mmcm_lock_reclocked_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => sync_mmcm_lock_reclocked_n_1,
      Q => mmcm_lock_reclocked,
      R => '0'
    );
\pll_reset_asserted_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA0BAA"
    )
        port map (
      I0 => pll_reset_asserted_reg_n_0,
      I1 => gt1_cpllrefclklost_i,
      I2 => tx_state(1),
      I3 => tx_state(0),
      I4 => tx_state(2),
      I5 => tx_state(3),
      O => \pll_reset_asserted_i_1__0_n_0\
    );
pll_reset_asserted_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \pll_reset_asserted_i_1__0_n_0\,
      Q => pll_reset_asserted_reg_n_0,
      R => soft_reset_tx_in
    );
\reset_time_out_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B833"
    )
        port map (
      I0 => txresetdone_s3,
      I1 => tx_state(1),
      I2 => mmcm_lock_reclocked,
      I3 => tx_state(2),
      O => \reset_time_out_i_3__0_n_0\
    );
reset_time_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => sync_cplllock_n_1,
      Q => \reset_time_out__0\,
      R => soft_reset_tx_in
    );
sync_TXRESETDONE: entity work.gtwizard_0_gtwizard_0_sync_block_67
     port map (
      data_out => txresetdone_s2,
      gt1_txresetdone_out => gt1_txresetdone_out,
      sysclk_in => sysclk_in
    );
sync_cplllock: entity work.gtwizard_0_gtwizard_0_sync_block_68
     port map (
      E(0) => sync_cplllock_n_0,
      \FSM_sequential_tx_state_reg[0]\ => init_wait_done_reg_n_0,
      \FSM_sequential_tx_state_reg[0]_0\ => \FSM_sequential_tx_state[3]_i_4__0_n_0\,
      \FSM_sequential_tx_state_reg[3]\ => sync_cplllock_n_1,
      \FSM_sequential_tx_state_reg[3]_i_3__0_0\ => time_out_500us_reg_n_0,
      \FSM_sequential_tx_state_reg[3]_i_3__0_1\ => time_out_2ms_reg_n_0,
      \FSM_sequential_tx_state_reg[3]_i_3__0_2\ => time_tlock_max_reg_n_0,
      \FSM_sequential_tx_state_reg[3]_i_3__0_3\ => pll_reset_asserted_reg_n_0,
      Q(3 downto 0) => tx_state(3 downto 0),
      gt1_cplllock_out => gt1_cplllock_out,
      mmcm_lock_reclocked => mmcm_lock_reclocked,
      \reset_time_out__0\ => \reset_time_out__0\,
      reset_time_out_reg => \reset_time_out_i_3__0_n_0\,
      sel => sel,
      sysclk_in => sysclk_in,
      txresetdone_s3 => txresetdone_s3
    );
sync_mmcm_lock_reclocked: entity work.gtwizard_0_gtwizard_0_sync_block_69
     port map (
      Q(2 downto 0) => mmcm_lock_count_reg(7 downto 5),
      SR(0) => clear,
      mmcm_lock_reclocked => mmcm_lock_reclocked,
      mmcm_lock_reclocked_reg => sync_mmcm_lock_reclocked_n_1,
      mmcm_lock_reclocked_reg_0 => \mmcm_lock_count[7]_i_4__0_n_0\,
      sysclk_in => sysclk_in
    );
\time_out_2ms_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAAE"
    )
        port map (
      I0 => time_out_2ms_reg_n_0,
      I1 => \time_out_2ms_i_2__0_n_0\,
      I2 => \time_out_counter[0]_i_4__0_n_0\,
      I3 => \time_out_2ms_i_3__0_n_0\,
      I4 => \time_out_2ms_i_4__0_n_0\,
      I5 => \reset_time_out__0\,
      O => \time_out_2ms_i_1__0_n_0\
    );
\time_out_2ms_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => time_out_counter_reg(15),
      I1 => time_out_counter_reg(14),
      I2 => time_out_counter_reg(3),
      I3 => time_out_counter_reg(11),
      I4 => time_out_counter_reg(9),
      I5 => time_out_counter_reg(6),
      O => \time_out_2ms_i_2__0_n_0\
    );
\time_out_2ms_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => time_out_counter_reg(5),
      I1 => time_out_counter_reg(0),
      I2 => time_out_counter_reg(13),
      I3 => time_out_counter_reg(12),
      O => \time_out_2ms_i_3__0_n_0\
    );
\time_out_2ms_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => time_out_counter_reg(8),
      I1 => time_out_counter_reg(10),
      I2 => time_out_counter_reg(1),
      I3 => time_out_counter_reg(2),
      O => \time_out_2ms_i_4__0_n_0\
    );
time_out_2ms_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \time_out_2ms_i_1__0_n_0\,
      Q => time_out_2ms_reg_n_0,
      R => '0'
    );
\time_out_500us_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAAE"
    )
        port map (
      I0 => time_out_500us_reg_n_0,
      I1 => \time_out_500us_i_2__0_n_0\,
      I2 => \time_out_2ms_i_3__0_n_0\,
      I3 => \time_out_500us_i_3__0_n_0\,
      I4 => \time_tlock_max_i_3__0_n_0\,
      I5 => \reset_time_out__0\,
      O => \time_out_500us_i_1__0_n_0\
    );
\time_out_500us_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => time_out_counter_reg(1),
      I1 => time_out_counter_reg(2),
      I2 => time_out_counter_reg(9),
      I3 => time_out_counter_reg(15),
      I4 => time_out_counter_reg(3),
      I5 => time_out_counter_reg(4),
      O => \time_out_500us_i_2__0_n_0\
    );
\time_out_500us_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => time_out_counter_reg(14),
      I1 => time_out_counter_reg(10),
      I2 => time_out_counter_reg(6),
      I3 => time_out_counter_reg(8),
      O => \time_out_500us_i_3__0_n_0\
    );
time_out_500us_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \time_out_500us_i_1__0_n_0\,
      Q => time_out_500us_reg_n_0,
      R => '0'
    );
\time_out_counter[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => \time_out_counter[0]_i_3__0_n_0\,
      I1 => time_out_counter_reg(13),
      I2 => time_out_counter_reg(12),
      I3 => \time_out_counter[0]_i_4__0_n_0\,
      I4 => \time_out_counter[0]_i_5__9_n_0\,
      O => time_out_counter
    );
\time_out_counter[0]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \time_out_2ms_i_4__0_n_0\,
      I1 => time_out_counter_reg(14),
      I2 => time_out_counter_reg(15),
      I3 => time_out_counter_reg(0),
      I4 => time_out_counter_reg(5),
      O => \time_out_counter[0]_i_3__0_n_0\
    );
\time_out_counter[0]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => time_out_counter_reg(16),
      I1 => time_out_counter_reg(7),
      I2 => time_out_counter_reg(17),
      I3 => time_out_counter_reg(4),
      O => \time_out_counter[0]_i_4__0_n_0\
    );
\time_out_counter[0]_i_5__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => time_out_counter_reg(6),
      I1 => time_out_counter_reg(9),
      I2 => time_out_counter_reg(11),
      I3 => time_out_counter_reg(3),
      O => \time_out_counter[0]_i_5__9_n_0\
    );
\time_out_counter[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_out_counter_reg(0),
      O => \time_out_counter[0]_i_6_n_0\
    );
\time_out_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__0_n_7\,
      Q => time_out_counter_reg(0),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[0]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \time_out_counter_reg[0]_i_2__0_n_0\,
      CO(2) => \time_out_counter_reg[0]_i_2__0_n_1\,
      CO(1) => \time_out_counter_reg[0]_i_2__0_n_2\,
      CO(0) => \time_out_counter_reg[0]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \time_out_counter_reg[0]_i_2__0_n_4\,
      O(2) => \time_out_counter_reg[0]_i_2__0_n_5\,
      O(1) => \time_out_counter_reg[0]_i_2__0_n_6\,
      O(0) => \time_out_counter_reg[0]_i_2__0_n_7\,
      S(3 downto 1) => time_out_counter_reg(3 downto 1),
      S(0) => \time_out_counter[0]_i_6_n_0\
    );
\time_out_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__0_n_5\,
      Q => time_out_counter_reg(10),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__0_n_4\,
      Q => time_out_counter_reg(11),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__0_n_7\,
      Q => time_out_counter_reg(12),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[8]_i_1__0_n_0\,
      CO(3) => \time_out_counter_reg[12]_i_1__0_n_0\,
      CO(2) => \time_out_counter_reg[12]_i_1__0_n_1\,
      CO(1) => \time_out_counter_reg[12]_i_1__0_n_2\,
      CO(0) => \time_out_counter_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[12]_i_1__0_n_4\,
      O(2) => \time_out_counter_reg[12]_i_1__0_n_5\,
      O(1) => \time_out_counter_reg[12]_i_1__0_n_6\,
      O(0) => \time_out_counter_reg[12]_i_1__0_n_7\,
      S(3 downto 0) => time_out_counter_reg(15 downto 12)
    );
\time_out_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__0_n_6\,
      Q => time_out_counter_reg(13),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__0_n_5\,
      Q => time_out_counter_reg(14),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__0_n_4\,
      Q => time_out_counter_reg(15),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1__0_n_7\,
      Q => time_out_counter_reg(16),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[12]_i_1__0_n_0\,
      CO(3 downto 1) => \NLW_time_out_counter_reg[16]_i_1__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \time_out_counter_reg[16]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_time_out_counter_reg[16]_i_1__0_O_UNCONNECTED\(3 downto 2),
      O(1) => \time_out_counter_reg[16]_i_1__0_n_6\,
      O(0) => \time_out_counter_reg[16]_i_1__0_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => time_out_counter_reg(17 downto 16)
    );
\time_out_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1__0_n_6\,
      Q => time_out_counter_reg(17),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__0_n_6\,
      Q => time_out_counter_reg(1),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__0_n_5\,
      Q => time_out_counter_reg(2),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__0_n_4\,
      Q => time_out_counter_reg(3),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__0_n_7\,
      Q => time_out_counter_reg(4),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[0]_i_2__0_n_0\,
      CO(3) => \time_out_counter_reg[4]_i_1__0_n_0\,
      CO(2) => \time_out_counter_reg[4]_i_1__0_n_1\,
      CO(1) => \time_out_counter_reg[4]_i_1__0_n_2\,
      CO(0) => \time_out_counter_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[4]_i_1__0_n_4\,
      O(2) => \time_out_counter_reg[4]_i_1__0_n_5\,
      O(1) => \time_out_counter_reg[4]_i_1__0_n_6\,
      O(0) => \time_out_counter_reg[4]_i_1__0_n_7\,
      S(3 downto 0) => time_out_counter_reg(7 downto 4)
    );
\time_out_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__0_n_6\,
      Q => time_out_counter_reg(5),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__0_n_5\,
      Q => time_out_counter_reg(6),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__0_n_4\,
      Q => time_out_counter_reg(7),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__0_n_7\,
      Q => time_out_counter_reg(8),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[4]_i_1__0_n_0\,
      CO(3) => \time_out_counter_reg[8]_i_1__0_n_0\,
      CO(2) => \time_out_counter_reg[8]_i_1__0_n_1\,
      CO(1) => \time_out_counter_reg[8]_i_1__0_n_2\,
      CO(0) => \time_out_counter_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[8]_i_1__0_n_4\,
      O(2) => \time_out_counter_reg[8]_i_1__0_n_5\,
      O(1) => \time_out_counter_reg[8]_i_1__0_n_6\,
      O(0) => \time_out_counter_reg[8]_i_1__0_n_7\,
      S(3 downto 0) => time_out_counter_reg(11 downto 8)
    );
\time_out_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__0_n_6\,
      Q => time_out_counter_reg(9),
      R => \reset_time_out__0\
    );
\time_tlock_max_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AAAE"
    )
        port map (
      I0 => time_tlock_max_reg_n_0,
      I1 => \time_out_counter[0]_i_3__0_n_0\,
      I2 => \time_tlock_max_i_2__0_n_0\,
      I3 => \time_tlock_max_i_3__0_n_0\,
      I4 => \reset_time_out__0\,
      O => \time_tlock_max_i_1__0_n_0\
    );
\time_tlock_max_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFDFFF"
    )
        port map (
      I0 => time_out_counter_reg(4),
      I1 => time_out_counter_reg(3),
      I2 => time_out_counter_reg(9),
      I3 => time_out_counter_reg(13),
      I4 => time_out_counter_reg(6),
      I5 => time_out_counter_reg(12),
      O => \time_tlock_max_i_2__0_n_0\
    );
\time_tlock_max_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => time_out_counter_reg(16),
      I1 => time_out_counter_reg(17),
      I2 => time_out_counter_reg(7),
      I3 => time_out_counter_reg(11),
      O => \time_tlock_max_i_3__0_n_0\
    );
time_tlock_max_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \time_tlock_max_i_1__0_n_0\,
      Q => time_tlock_max_reg_n_0,
      R => '0'
    );
\tx_fsm_reset_done_int_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0020"
    )
        port map (
      I0 => tx_state(3),
      I1 => tx_state(2),
      I2 => tx_state(0),
      I3 => tx_state(1),
      I4 => \^gt1_tx_fsm_reset_done_out\,
      O => \tx_fsm_reset_done_int_i_1__0_n_0\
    );
tx_fsm_reset_done_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \tx_fsm_reset_done_int_i_1__0_n_0\,
      Q => \^gt1_tx_fsm_reset_done_out\,
      R => soft_reset_tx_in
    );
txresetdone_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => txresetdone_s2,
      Q => txresetdone_s3,
      R => '0'
    );
\wait_time_cnt[0]_i_10__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(1),
      O => \wait_time_cnt[0]_i_10__0_n_0\
    );
\wait_time_cnt[0]_i_11__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(0),
      O => \wait_time_cnt[0]_i_11__0_n_0\
    );
\wait_time_cnt[0]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0444"
    )
        port map (
      I0 => tx_state(3),
      I1 => tx_state(0),
      I2 => tx_state(2),
      I3 => tx_state(1),
      O => \wait_time_cnt[0]_i_1__6_n_0\
    );
\wait_time_cnt[0]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \wait_time_cnt[0]_i_4__0_n_0\,
      I1 => \wait_time_cnt[0]_i_5__0_n_0\,
      I2 => \wait_time_cnt[0]_i_6__0_n_0\,
      I3 => \wait_time_cnt[0]_i_7__0_n_0\,
      O => sel
    );
\wait_time_cnt[0]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(2),
      I1 => wait_time_cnt_reg(3),
      I2 => wait_time_cnt_reg(0),
      I3 => wait_time_cnt_reg(1),
      O => \wait_time_cnt[0]_i_4__0_n_0\
    );
\wait_time_cnt[0]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(7),
      I1 => wait_time_cnt_reg(4),
      I2 => wait_time_cnt_reg(6),
      I3 => wait_time_cnt_reg(5),
      O => \wait_time_cnt[0]_i_5__0_n_0\
    );
\wait_time_cnt[0]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(14),
      I1 => wait_time_cnt_reg(12),
      I2 => wait_time_cnt_reg(15),
      I3 => wait_time_cnt_reg(13),
      O => \wait_time_cnt[0]_i_6__0_n_0\
    );
\wait_time_cnt[0]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(10),
      I1 => wait_time_cnt_reg(11),
      I2 => wait_time_cnt_reg(8),
      I3 => wait_time_cnt_reg(9),
      O => \wait_time_cnt[0]_i_7__0_n_0\
    );
\wait_time_cnt[0]_i_8__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(3),
      O => \wait_time_cnt[0]_i_8__0_n_0\
    );
\wait_time_cnt[0]_i_9__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(2),
      O => \wait_time_cnt[0]_i_9__0_n_0\
    );
\wait_time_cnt[12]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(15),
      O => \wait_time_cnt[12]_i_2__0_n_0\
    );
\wait_time_cnt[12]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(14),
      O => \wait_time_cnt[12]_i_3__0_n_0\
    );
\wait_time_cnt[12]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(13),
      O => \wait_time_cnt[12]_i_4__0_n_0\
    );
\wait_time_cnt[12]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(12),
      O => \wait_time_cnt[12]_i_5__0_n_0\
    );
\wait_time_cnt[4]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(7),
      O => \wait_time_cnt[4]_i_2__0_n_0\
    );
\wait_time_cnt[4]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(6),
      O => \wait_time_cnt[4]_i_3__0_n_0\
    );
\wait_time_cnt[4]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(5),
      O => \wait_time_cnt[4]_i_4__0_n_0\
    );
\wait_time_cnt[4]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(4),
      O => \wait_time_cnt[4]_i_5__0_n_0\
    );
\wait_time_cnt[8]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(11),
      O => \wait_time_cnt[8]_i_2__0_n_0\
    );
\wait_time_cnt[8]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(10),
      O => \wait_time_cnt[8]_i_3__0_n_0\
    );
\wait_time_cnt[8]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(9),
      O => \wait_time_cnt[8]_i_4__0_n_0\
    );
\wait_time_cnt[8]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(8),
      O => \wait_time_cnt[8]_i_5__0_n_0\
    );
\wait_time_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3__0_n_7\,
      Q => wait_time_cnt_reg(0),
      R => \wait_time_cnt[0]_i_1__6_n_0\
    );
\wait_time_cnt_reg[0]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \wait_time_cnt_reg[0]_i_3__0_n_0\,
      CO(2) => \wait_time_cnt_reg[0]_i_3__0_n_1\,
      CO(1) => \wait_time_cnt_reg[0]_i_3__0_n_2\,
      CO(0) => \wait_time_cnt_reg[0]_i_3__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[0]_i_3__0_n_4\,
      O(2) => \wait_time_cnt_reg[0]_i_3__0_n_5\,
      O(1) => \wait_time_cnt_reg[0]_i_3__0_n_6\,
      O(0) => \wait_time_cnt_reg[0]_i_3__0_n_7\,
      S(3) => \wait_time_cnt[0]_i_8__0_n_0\,
      S(2) => \wait_time_cnt[0]_i_9__0_n_0\,
      S(1) => \wait_time_cnt[0]_i_10__0_n_0\,
      S(0) => \wait_time_cnt[0]_i_11__0_n_0\
    );
\wait_time_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1__0_n_5\,
      Q => wait_time_cnt_reg(10),
      R => \wait_time_cnt[0]_i_1__6_n_0\
    );
\wait_time_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1__0_n_4\,
      Q => wait_time_cnt_reg(11),
      R => \wait_time_cnt[0]_i_1__6_n_0\
    );
\wait_time_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1__0_n_7\,
      Q => wait_time_cnt_reg(12),
      R => \wait_time_cnt[0]_i_1__6_n_0\
    );
\wait_time_cnt_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[8]_i_1__0_n_0\,
      CO(3) => \NLW_wait_time_cnt_reg[12]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \wait_time_cnt_reg[12]_i_1__0_n_1\,
      CO(1) => \wait_time_cnt_reg[12]_i_1__0_n_2\,
      CO(0) => \wait_time_cnt_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0111",
      O(3) => \wait_time_cnt_reg[12]_i_1__0_n_4\,
      O(2) => \wait_time_cnt_reg[12]_i_1__0_n_5\,
      O(1) => \wait_time_cnt_reg[12]_i_1__0_n_6\,
      O(0) => \wait_time_cnt_reg[12]_i_1__0_n_7\,
      S(3) => \wait_time_cnt[12]_i_2__0_n_0\,
      S(2) => \wait_time_cnt[12]_i_3__0_n_0\,
      S(1) => \wait_time_cnt[12]_i_4__0_n_0\,
      S(0) => \wait_time_cnt[12]_i_5__0_n_0\
    );
\wait_time_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1__0_n_6\,
      Q => wait_time_cnt_reg(13),
      R => \wait_time_cnt[0]_i_1__6_n_0\
    );
\wait_time_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1__0_n_5\,
      Q => wait_time_cnt_reg(14),
      R => \wait_time_cnt[0]_i_1__6_n_0\
    );
\wait_time_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1__0_n_4\,
      Q => wait_time_cnt_reg(15),
      R => \wait_time_cnt[0]_i_1__6_n_0\
    );
\wait_time_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3__0_n_6\,
      Q => wait_time_cnt_reg(1),
      R => \wait_time_cnt[0]_i_1__6_n_0\
    );
\wait_time_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3__0_n_5\,
      Q => wait_time_cnt_reg(2),
      R => \wait_time_cnt[0]_i_1__6_n_0\
    );
\wait_time_cnt_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3__0_n_4\,
      Q => wait_time_cnt_reg(3),
      S => \wait_time_cnt[0]_i_1__6_n_0\
    );
\wait_time_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1__0_n_7\,
      Q => wait_time_cnt_reg(4),
      R => \wait_time_cnt[0]_i_1__6_n_0\
    );
\wait_time_cnt_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[0]_i_3__0_n_0\,
      CO(3) => \wait_time_cnt_reg[4]_i_1__0_n_0\,
      CO(2) => \wait_time_cnt_reg[4]_i_1__0_n_1\,
      CO(1) => \wait_time_cnt_reg[4]_i_1__0_n_2\,
      CO(0) => \wait_time_cnt_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[4]_i_1__0_n_4\,
      O(2) => \wait_time_cnt_reg[4]_i_1__0_n_5\,
      O(1) => \wait_time_cnt_reg[4]_i_1__0_n_6\,
      O(0) => \wait_time_cnt_reg[4]_i_1__0_n_7\,
      S(3) => \wait_time_cnt[4]_i_2__0_n_0\,
      S(2) => \wait_time_cnt[4]_i_3__0_n_0\,
      S(1) => \wait_time_cnt[4]_i_4__0_n_0\,
      S(0) => \wait_time_cnt[4]_i_5__0_n_0\
    );
\wait_time_cnt_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1__0_n_6\,
      Q => wait_time_cnt_reg(5),
      S => \wait_time_cnt[0]_i_1__6_n_0\
    );
\wait_time_cnt_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1__0_n_5\,
      Q => wait_time_cnt_reg(6),
      S => \wait_time_cnt[0]_i_1__6_n_0\
    );
\wait_time_cnt_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1__0_n_4\,
      Q => wait_time_cnt_reg(7),
      S => \wait_time_cnt[0]_i_1__6_n_0\
    );
\wait_time_cnt_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1__0_n_7\,
      Q => wait_time_cnt_reg(8),
      S => \wait_time_cnt[0]_i_1__6_n_0\
    );
\wait_time_cnt_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[4]_i_1__0_n_0\,
      CO(3) => \wait_time_cnt_reg[8]_i_1__0_n_0\,
      CO(2) => \wait_time_cnt_reg[8]_i_1__0_n_1\,
      CO(1) => \wait_time_cnt_reg[8]_i_1__0_n_2\,
      CO(0) => \wait_time_cnt_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[8]_i_1__0_n_4\,
      O(2) => \wait_time_cnt_reg[8]_i_1__0_n_5\,
      O(1) => \wait_time_cnt_reg[8]_i_1__0_n_6\,
      O(0) => \wait_time_cnt_reg[8]_i_1__0_n_7\,
      S(3) => \wait_time_cnt[8]_i_2__0_n_0\,
      S(2) => \wait_time_cnt[8]_i_3__0_n_0\,
      S(1) => \wait_time_cnt[8]_i_4__0_n_0\,
      S(0) => \wait_time_cnt[8]_i_5__0_n_0\
    );
\wait_time_cnt_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1__0_n_6\,
      Q => wait_time_cnt_reg(9),
      S => \wait_time_cnt[0]_i_1__6_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtwizard_0_gtwizard_0_TX_STARTUP_FSM_11 is
  port (
    gt6_gttxreset_i : out STD_LOGIC;
    gt6_cpllreset_i : out STD_LOGIC;
    gt6_tx_fsm_reset_done_out : out STD_LOGIC;
    gt6_txuserrdy_i : out STD_LOGIC;
    sysclk_in : in STD_LOGIC;
    soft_reset_tx_in : in STD_LOGIC;
    gt6_cpllrefclklost_i : in STD_LOGIC;
    gt6_txresetdone_out : in STD_LOGIC;
    gt6_cplllock_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtwizard_0_gtwizard_0_TX_STARTUP_FSM_11 : entity is "gtwizard_0_TX_STARTUP_FSM";
end gtwizard_0_gtwizard_0_TX_STARTUP_FSM_11;

architecture STRUCTURE of gtwizard_0_gtwizard_0_TX_STARTUP_FSM_11 is
  signal \CPLL_RESET_i_1__5_n_0\ : STD_LOGIC;
  signal \CPLL_RESET_i_2__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[0]_i_2__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[1]_i_2__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[2]_i_1__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[2]_i_2__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_2__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_4__5_n_0\ : STD_LOGIC;
  signal \TXUSERRDY_i_1__5_n_0\ : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal \^gt6_cpllreset_i\ : STD_LOGIC;
  signal \^gt6_gttxreset_i\ : STD_LOGIC;
  signal \^gt6_tx_fsm_reset_done_out\ : STD_LOGIC;
  signal \^gt6_txuserrdy_i\ : STD_LOGIC;
  signal \gttxreset_i_i_1__5_n_0\ : STD_LOGIC;
  signal init_wait_count : STD_LOGIC;
  signal \init_wait_count[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \init_wait_count[7]_i_3__5_n_0\ : STD_LOGIC;
  signal \init_wait_count[7]_i_4__5_n_0\ : STD_LOGIC;
  signal init_wait_count_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \init_wait_done_i_1__5_n_0\ : STD_LOGIC;
  signal init_wait_done_reg_n_0 : STD_LOGIC;
  signal \mmcm_lock_count[7]_i_2__5_n_0\ : STD_LOGIC;
  signal \mmcm_lock_count[7]_i_4__5_n_0\ : STD_LOGIC;
  signal mmcm_lock_count_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mmcm_lock_reclocked : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \pll_reset_asserted_i_1__5_n_0\ : STD_LOGIC;
  signal pll_reset_asserted_reg_n_0 : STD_LOGIC;
  signal \reset_time_out__0\ : STD_LOGIC;
  signal \reset_time_out_i_3__5_n_0\ : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal sync_cplllock_n_0 : STD_LOGIC;
  signal sync_cplllock_n_1 : STD_LOGIC;
  signal sync_mmcm_lock_reclocked_n_1 : STD_LOGIC;
  signal \time_out_2ms_i_1__5_n_0\ : STD_LOGIC;
  signal \time_out_2ms_i_2__5_n_0\ : STD_LOGIC;
  signal \time_out_2ms_i_3__5_n_0\ : STD_LOGIC;
  signal \time_out_2ms_i_4__3_n_0\ : STD_LOGIC;
  signal \time_out_2ms_i_5__2_n_0\ : STD_LOGIC;
  signal time_out_2ms_reg_n_0 : STD_LOGIC;
  signal \time_out_500us_i_1__5_n_0\ : STD_LOGIC;
  signal \time_out_500us_i_2__5_n_0\ : STD_LOGIC;
  signal \time_out_500us_i_3__5_n_0\ : STD_LOGIC;
  signal \time_out_500us_i_4__1_n_0\ : STD_LOGIC;
  signal time_out_500us_reg_n_0 : STD_LOGIC;
  signal time_out_counter : STD_LOGIC;
  signal \time_out_counter[0]_i_3__5_n_0\ : STD_LOGIC;
  signal \time_out_counter[0]_i_4__5_n_0\ : STD_LOGIC;
  signal \time_out_counter[0]_i_5__2_n_0\ : STD_LOGIC;
  signal time_out_counter_reg : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \time_out_counter_reg[0]_i_2__5_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__5_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__5_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__5_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__5_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__5_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__5_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__5_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__5_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__5_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__5_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__5_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__5_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__5_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__5_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__5_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__5_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__5_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__5_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__5_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__5_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__5_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__5_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__5_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__5_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__5_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__5_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__5_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__5_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__5_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__5_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__5_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__5_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__5_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__5_n_7\ : STD_LOGIC;
  signal \time_tlock_max_i_1__5_n_0\ : STD_LOGIC;
  signal \time_tlock_max_i_2__5_n_0\ : STD_LOGIC;
  signal \time_tlock_max_i_3__5_n_0\ : STD_LOGIC;
  signal \time_tlock_max_i_4__3_n_0\ : STD_LOGIC;
  signal time_tlock_max_reg_n_0 : STD_LOGIC;
  signal \tx_fsm_reset_done_int_i_1__5_n_0\ : STD_LOGIC;
  signal tx_state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal txresetdone_s2 : STD_LOGIC;
  signal txresetdone_s3 : STD_LOGIC;
  signal \wait_time_cnt[0]_i_10__5_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_11__5_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_1__11_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_4__5_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_5__5_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_6__5_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_7__5_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_8__5_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_9__5_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_2__5_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_3__5_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_4__5_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_5__5_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_2__5_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_3__5_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_4__5_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_5__5_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_2__5_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_3__5_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_4__5_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_5__5_n_0\ : STD_LOGIC;
  signal wait_time_cnt_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \wait_time_cnt_reg[0]_i_3__5_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__5_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__5_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__5_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__5_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__5_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__5_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__5_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__5_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__5_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__5_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__5_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__5_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__5_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__5_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__5_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__5_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__5_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__5_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__5_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__5_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__5_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__5_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__5_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__5_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__5_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__5_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__5_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__5_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__5_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__5_n_7\ : STD_LOGIC;
  signal \NLW_time_out_counter_reg[16]_i_1__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_time_out_counter_reg[16]_i_1__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_wait_time_cnt_reg[12]_i_1__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CPLL_RESET_i_2__5\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \FSM_sequential_tx_state[1]_i_2__5\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \FSM_sequential_tx_state[2]_i_2__5\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \FSM_sequential_tx_state[3]_i_4__5\ : label is "soft_lutpair165";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_tx_state_reg[0]\ : label is "WAIT_FOR_TXOUTCLK:0100,RELEASE_PLL_RESET:0011,WAIT_FOR_PLL_LOCK:0010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,RESET_FSM_DONE:1001,WAIT_FOR_TXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_tx_state_reg[1]\ : label is "WAIT_FOR_TXOUTCLK:0100,RELEASE_PLL_RESET:0011,WAIT_FOR_PLL_LOCK:0010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,RESET_FSM_DONE:1001,WAIT_FOR_TXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_tx_state_reg[2]\ : label is "WAIT_FOR_TXOUTCLK:0100,RELEASE_PLL_RESET:0011,WAIT_FOR_PLL_LOCK:0010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,RESET_FSM_DONE:1001,WAIT_FOR_TXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_tx_state_reg[3]\ : label is "WAIT_FOR_TXOUTCLK:0100,RELEASE_PLL_RESET:0011,WAIT_FOR_PLL_LOCK:0010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,RESET_FSM_DONE:1001,WAIT_FOR_TXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute SOFT_HLUTNM of \gttxreset_i_i_1__5\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \init_wait_count[1]_i_1__5\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \init_wait_count[2]_i_1__5\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \init_wait_count[3]_i_1__5\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \init_wait_count[4]_i_1__5\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \init_wait_count[7]_i_3__5\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \init_wait_count[7]_i_4__5\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \mmcm_lock_count[0]_i_1__5\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \mmcm_lock_count[1]_i_1__5\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \mmcm_lock_count[2]_i_1__5\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \mmcm_lock_count[3]_i_1__5\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \mmcm_lock_count[4]_i_1__5\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \mmcm_lock_count[6]_i_1__5\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \mmcm_lock_count[7]_i_3__5\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \mmcm_lock_count[7]_i_4__5\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \time_out_500us_i_3__5\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \time_out_counter[0]_i_4__5\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \tx_fsm_reset_done_int_i_1__5\ : label is "soft_lutpair165";
begin
  gt6_cpllreset_i <= \^gt6_cpllreset_i\;
  gt6_gttxreset_i <= \^gt6_gttxreset_i\;
  gt6_tx_fsm_reset_done_out <= \^gt6_tx_fsm_reset_done_out\;
  gt6_txuserrdy_i <= \^gt6_txuserrdy_i\;
\CPLL_RESET_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF1F00000010"
    )
        port map (
      I0 => pll_reset_asserted_reg_n_0,
      I1 => gt6_cpllrefclklost_i,
      I2 => \CPLL_RESET_i_2__5_n_0\,
      I3 => tx_state(2),
      I4 => tx_state(1),
      I5 => \^gt6_cpllreset_i\,
      O => \CPLL_RESET_i_1__5_n_0\
    );
\CPLL_RESET_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tx_state(0),
      I1 => tx_state(3),
      O => \CPLL_RESET_i_2__5_n_0\
    );
CPLL_RESET_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \CPLL_RESET_i_1__5_n_0\,
      Q => \^gt6_cpllreset_i\,
      R => soft_reset_tx_in
    );
\FSM_sequential_tx_state[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF008F8F"
    )
        port map (
      I0 => time_out_2ms_reg_n_0,
      I1 => tx_state(1),
      I2 => tx_state(0),
      I3 => \FSM_sequential_tx_state[0]_i_2__5_n_0\,
      I4 => tx_state(2),
      I5 => tx_state(3),
      O => \FSM_sequential_tx_state[0]_i_1__3_n_0\
    );
\FSM_sequential_tx_state[0]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA0030FFFFFFFF"
    )
        port map (
      I0 => time_out_500us_reg_n_0,
      I1 => mmcm_lock_reclocked,
      I2 => time_tlock_max_reg_n_0,
      I3 => \reset_time_out__0\,
      I4 => tx_state(1),
      I5 => tx_state(0),
      O => \FSM_sequential_tx_state[0]_i_2__5_n_0\
    );
\FSM_sequential_tx_state[1]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44544554"
    )
        port map (
      I0 => tx_state(3),
      I1 => \FSM_sequential_tx_state[1]_i_2__5_n_0\,
      I2 => tx_state(1),
      I3 => tx_state(0),
      I4 => tx_state(2),
      O => \FSM_sequential_tx_state[1]_i_1__5_n_0\
    );
\FSM_sequential_tx_state[1]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22222022"
    )
        port map (
      I0 => tx_state(0),
      I1 => tx_state(1),
      I2 => \reset_time_out__0\,
      I3 => time_tlock_max_reg_n_0,
      I4 => mmcm_lock_reclocked,
      O => \FSM_sequential_tx_state[1]_i_2__5_n_0\
    );
\FSM_sequential_tx_state[2]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100505001505050"
    )
        port map (
      I0 => tx_state(3),
      I1 => time_out_2ms_reg_n_0,
      I2 => tx_state(2),
      I3 => tx_state(1),
      I4 => tx_state(0),
      I5 => \FSM_sequential_tx_state[2]_i_2__5_n_0\,
      O => \FSM_sequential_tx_state[2]_i_1__5_n_0\
    );
\FSM_sequential_tx_state[2]_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => mmcm_lock_reclocked,
      I1 => time_tlock_max_reg_n_0,
      I2 => \reset_time_out__0\,
      O => \FSM_sequential_tx_state[2]_i_2__5_n_0\
    );
\FSM_sequential_tx_state[3]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAAAAAAAAAAAAA"
    )
        port map (
      I0 => tx_state(3),
      I1 => \reset_time_out__0\,
      I2 => time_out_500us_reg_n_0,
      I3 => tx_state(0),
      I4 => tx_state(1),
      I5 => tx_state(2),
      O => \FSM_sequential_tx_state[3]_i_2__5_n_0\
    );
\FSM_sequential_tx_state[3]_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tx_state(1),
      I1 => tx_state(2),
      O => \FSM_sequential_tx_state[3]_i_4__5_n_0\
    );
\FSM_sequential_tx_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => sync_cplllock_n_0,
      D => \FSM_sequential_tx_state[0]_i_1__3_n_0\,
      Q => tx_state(0),
      R => soft_reset_tx_in
    );
\FSM_sequential_tx_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => sync_cplllock_n_0,
      D => \FSM_sequential_tx_state[1]_i_1__5_n_0\,
      Q => tx_state(1),
      R => soft_reset_tx_in
    );
\FSM_sequential_tx_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => sync_cplllock_n_0,
      D => \FSM_sequential_tx_state[2]_i_1__5_n_0\,
      Q => tx_state(2),
      R => soft_reset_tx_in
    );
\FSM_sequential_tx_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => sync_cplllock_n_0,
      D => \FSM_sequential_tx_state[3]_i_2__5_n_0\,
      Q => tx_state(3),
      R => soft_reset_tx_in
    );
\TXUSERRDY_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB4000"
    )
        port map (
      I0 => tx_state(3),
      I1 => tx_state(0),
      I2 => tx_state(2),
      I3 => tx_state(1),
      I4 => \^gt6_txuserrdy_i\,
      O => \TXUSERRDY_i_1__5_n_0\
    );
TXUSERRDY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \TXUSERRDY_i_1__5_n_0\,
      Q => \^gt6_txuserrdy_i\,
      R => soft_reset_tx_in
    );
\gttxreset_i_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0002"
    )
        port map (
      I0 => tx_state(0),
      I1 => tx_state(2),
      I2 => tx_state(3),
      I3 => tx_state(1),
      I4 => \^gt6_gttxreset_i\,
      O => \gttxreset_i_i_1__5_n_0\
    );
gttxreset_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \gttxreset_i_i_1__5_n_0\,
      Q => \^gt6_gttxreset_i\,
      R => soft_reset_tx_in
    );
\init_wait_count[0]_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => init_wait_count_reg(0),
      O => \init_wait_count[0]_i_1__5_n_0\
    );
\init_wait_count[1]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => init_wait_count_reg(1),
      I1 => init_wait_count_reg(0),
      O => p_0_in(1)
    );
\init_wait_count[2]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => init_wait_count_reg(2),
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(0),
      O => p_0_in(2)
    );
\init_wait_count[3]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => init_wait_count_reg(0),
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(2),
      I3 => init_wait_count_reg(3),
      O => p_0_in(3)
    );
\init_wait_count[4]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => init_wait_count_reg(4),
      I1 => init_wait_count_reg(0),
      I2 => init_wait_count_reg(1),
      I3 => init_wait_count_reg(2),
      I4 => init_wait_count_reg(3),
      O => p_0_in(4)
    );
\init_wait_count[5]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => init_wait_count_reg(5),
      I1 => init_wait_count_reg(3),
      I2 => init_wait_count_reg(4),
      I3 => init_wait_count_reg(0),
      I4 => init_wait_count_reg(1),
      I5 => init_wait_count_reg(2),
      O => p_0_in(5)
    );
\init_wait_count[6]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AAAAAAA"
    )
        port map (
      I0 => init_wait_count_reg(6),
      I1 => \init_wait_count[7]_i_4__5_n_0\,
      I2 => init_wait_count_reg(4),
      I3 => init_wait_count_reg(3),
      I4 => init_wait_count_reg(5),
      O => p_0_in(6)
    );
\init_wait_count[7]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => \init_wait_count[7]_i_3__5_n_0\,
      I1 => init_wait_count_reg(7),
      I2 => init_wait_count_reg(2),
      I3 => init_wait_count_reg(5),
      I4 => init_wait_count_reg(6),
      O => init_wait_count
    );
\init_wait_count[7]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA6AAAAAAAAAAA"
    )
        port map (
      I0 => init_wait_count_reg(7),
      I1 => init_wait_count_reg(5),
      I2 => init_wait_count_reg(3),
      I3 => init_wait_count_reg(4),
      I4 => \init_wait_count[7]_i_4__5_n_0\,
      I5 => init_wait_count_reg(6),
      O => p_0_in(7)
    );
\init_wait_count[7]_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => init_wait_count_reg(4),
      I1 => init_wait_count_reg(3),
      I2 => init_wait_count_reg(0),
      I3 => init_wait_count_reg(1),
      O => \init_wait_count[7]_i_3__5_n_0\
    );
\init_wait_count[7]_i_4__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => init_wait_count_reg(0),
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(2),
      O => \init_wait_count[7]_i_4__5_n_0\
    );
\init_wait_count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_tx_in,
      D => \init_wait_count[0]_i_1__5_n_0\,
      Q => init_wait_count_reg(0)
    );
\init_wait_count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_tx_in,
      D => p_0_in(1),
      Q => init_wait_count_reg(1)
    );
\init_wait_count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_tx_in,
      D => p_0_in(2),
      Q => init_wait_count_reg(2)
    );
\init_wait_count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_tx_in,
      D => p_0_in(3),
      Q => init_wait_count_reg(3)
    );
\init_wait_count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_tx_in,
      D => p_0_in(4),
      Q => init_wait_count_reg(4)
    );
\init_wait_count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_tx_in,
      D => p_0_in(5),
      Q => init_wait_count_reg(5)
    );
\init_wait_count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_tx_in,
      D => p_0_in(6),
      Q => init_wait_count_reg(6)
    );
\init_wait_count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_tx_in,
      D => p_0_in(7),
      Q => init_wait_count_reg(7)
    );
\init_wait_done_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001000"
    )
        port map (
      I0 => \init_wait_count[7]_i_3__5_n_0\,
      I1 => init_wait_count_reg(7),
      I2 => init_wait_count_reg(2),
      I3 => init_wait_count_reg(5),
      I4 => init_wait_count_reg(6),
      I5 => init_wait_done_reg_n_0,
      O => \init_wait_done_i_1__5_n_0\
    );
init_wait_done_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      CLR => soft_reset_tx_in,
      D => \init_wait_done_i_1__5_n_0\,
      Q => init_wait_done_reg_n_0
    );
\mmcm_lock_count[0]_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mmcm_lock_count_reg(0),
      O => \p_0_in__0\(0)
    );
\mmcm_lock_count[1]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mmcm_lock_count_reg(0),
      I1 => mmcm_lock_count_reg(1),
      O => \p_0_in__0\(1)
    );
\mmcm_lock_count[2]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => mmcm_lock_count_reg(2),
      I1 => mmcm_lock_count_reg(0),
      I2 => mmcm_lock_count_reg(1),
      O => \p_0_in__0\(2)
    );
\mmcm_lock_count[3]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => mmcm_lock_count_reg(3),
      I1 => mmcm_lock_count_reg(1),
      I2 => mmcm_lock_count_reg(0),
      I3 => mmcm_lock_count_reg(2),
      O => \p_0_in__0\(3)
    );
\mmcm_lock_count[4]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => mmcm_lock_count_reg(2),
      I1 => mmcm_lock_count_reg(0),
      I2 => mmcm_lock_count_reg(1),
      I3 => mmcm_lock_count_reg(3),
      I4 => mmcm_lock_count_reg(4),
      O => \p_0_in__0\(4)
    );
\mmcm_lock_count[5]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => mmcm_lock_count_reg(5),
      I1 => mmcm_lock_count_reg(2),
      I2 => mmcm_lock_count_reg(0),
      I3 => mmcm_lock_count_reg(1),
      I4 => mmcm_lock_count_reg(3),
      I5 => mmcm_lock_count_reg(4),
      O => \p_0_in__0\(5)
    );
\mmcm_lock_count[6]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => mmcm_lock_count_reg(6),
      I1 => \mmcm_lock_count[7]_i_4__5_n_0\,
      I2 => mmcm_lock_count_reg(5),
      O => \p_0_in__0\(6)
    );
\mmcm_lock_count[7]_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => mmcm_lock_count_reg(6),
      I1 => \mmcm_lock_count[7]_i_4__5_n_0\,
      I2 => mmcm_lock_count_reg(5),
      I3 => mmcm_lock_count_reg(7),
      O => \mmcm_lock_count[7]_i_2__5_n_0\
    );
\mmcm_lock_count[7]_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => mmcm_lock_count_reg(7),
      I1 => mmcm_lock_count_reg(5),
      I2 => \mmcm_lock_count[7]_i_4__5_n_0\,
      I3 => mmcm_lock_count_reg(6),
      O => \p_0_in__0\(7)
    );
\mmcm_lock_count[7]_i_4__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => mmcm_lock_count_reg(4),
      I1 => mmcm_lock_count_reg(3),
      I2 => mmcm_lock_count_reg(1),
      I3 => mmcm_lock_count_reg(0),
      I4 => mmcm_lock_count_reg(2),
      O => \mmcm_lock_count[7]_i_4__5_n_0\
    );
\mmcm_lock_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__5_n_0\,
      D => \p_0_in__0\(0),
      Q => mmcm_lock_count_reg(0),
      R => clear
    );
\mmcm_lock_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__5_n_0\,
      D => \p_0_in__0\(1),
      Q => mmcm_lock_count_reg(1),
      R => clear
    );
\mmcm_lock_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__5_n_0\,
      D => \p_0_in__0\(2),
      Q => mmcm_lock_count_reg(2),
      R => clear
    );
\mmcm_lock_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__5_n_0\,
      D => \p_0_in__0\(3),
      Q => mmcm_lock_count_reg(3),
      R => clear
    );
\mmcm_lock_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__5_n_0\,
      D => \p_0_in__0\(4),
      Q => mmcm_lock_count_reg(4),
      R => clear
    );
\mmcm_lock_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__5_n_0\,
      D => \p_0_in__0\(5),
      Q => mmcm_lock_count_reg(5),
      R => clear
    );
\mmcm_lock_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__5_n_0\,
      D => \p_0_in__0\(6),
      Q => mmcm_lock_count_reg(6),
      R => clear
    );
\mmcm_lock_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__5_n_0\,
      D => \p_0_in__0\(7),
      Q => mmcm_lock_count_reg(7),
      R => clear
    );
mmcm_lock_reclocked_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => sync_mmcm_lock_reclocked_n_1,
      Q => mmcm_lock_reclocked,
      R => '0'
    );
\pll_reset_asserted_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA0BAAAAAAAA"
    )
        port map (
      I0 => pll_reset_asserted_reg_n_0,
      I1 => gt6_cpllrefclklost_i,
      I2 => tx_state(1),
      I3 => tx_state(2),
      I4 => tx_state(3),
      I5 => tx_state(0),
      O => \pll_reset_asserted_i_1__5_n_0\
    );
pll_reset_asserted_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \pll_reset_asserted_i_1__5_n_0\,
      Q => pll_reset_asserted_reg_n_0,
      R => soft_reset_tx_in
    );
\reset_time_out_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B833"
    )
        port map (
      I0 => txresetdone_s3,
      I1 => tx_state(1),
      I2 => mmcm_lock_reclocked,
      I3 => tx_state(2),
      O => \reset_time_out_i_3__5_n_0\
    );
reset_time_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => sync_cplllock_n_1,
      Q => \reset_time_out__0\,
      R => soft_reset_tx_in
    );
sync_TXRESETDONE: entity work.gtwizard_0_gtwizard_0_sync_block
     port map (
      data_out => txresetdone_s2,
      gt6_txresetdone_out => gt6_txresetdone_out,
      sysclk_in => sysclk_in
    );
sync_cplllock: entity work.gtwizard_0_gtwizard_0_sync_block_18
     port map (
      E(0) => sync_cplllock_n_0,
      \FSM_sequential_tx_state_reg[0]\ => init_wait_done_reg_n_0,
      \FSM_sequential_tx_state_reg[0]_0\ => \FSM_sequential_tx_state[3]_i_4__5_n_0\,
      \FSM_sequential_tx_state_reg[3]\ => sync_cplllock_n_1,
      \FSM_sequential_tx_state_reg[3]_i_3__5_0\ => time_tlock_max_reg_n_0,
      \FSM_sequential_tx_state_reg[3]_i_3__5_1\ => pll_reset_asserted_reg_n_0,
      \FSM_sequential_tx_state_reg[3]_i_3__5_2\ => time_out_500us_reg_n_0,
      \FSM_sequential_tx_state_reg[3]_i_3__5_3\ => time_out_2ms_reg_n_0,
      Q(3 downto 0) => tx_state(3 downto 0),
      gt6_cplllock_out => gt6_cplllock_out,
      mmcm_lock_reclocked => mmcm_lock_reclocked,
      \reset_time_out__0\ => \reset_time_out__0\,
      reset_time_out_reg => \reset_time_out_i_3__5_n_0\,
      sel => sel,
      sysclk_in => sysclk_in,
      txresetdone_s3 => txresetdone_s3
    );
sync_mmcm_lock_reclocked: entity work.gtwizard_0_gtwizard_0_sync_block_19
     port map (
      Q(2 downto 0) => mmcm_lock_count_reg(7 downto 5),
      SR(0) => clear,
      mmcm_lock_reclocked => mmcm_lock_reclocked,
      mmcm_lock_reclocked_reg => sync_mmcm_lock_reclocked_n_1,
      mmcm_lock_reclocked_reg_0 => \mmcm_lock_count[7]_i_4__5_n_0\,
      sysclk_in => sysclk_in
    );
\time_out_2ms_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAAE"
    )
        port map (
      I0 => time_out_2ms_reg_n_0,
      I1 => \time_out_2ms_i_2__5_n_0\,
      I2 => \time_out_2ms_i_3__5_n_0\,
      I3 => \time_out_2ms_i_4__3_n_0\,
      I4 => \time_out_2ms_i_5__2_n_0\,
      I5 => \reset_time_out__0\,
      O => \time_out_2ms_i_1__5_n_0\
    );
\time_out_2ms_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => time_out_counter_reg(15),
      I1 => time_out_counter_reg(14),
      I2 => time_out_counter_reg(7),
      I3 => time_out_counter_reg(17),
      I4 => time_out_counter_reg(11),
      I5 => time_out_counter_reg(6),
      O => \time_out_2ms_i_2__5_n_0\
    );
\time_out_2ms_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => time_out_counter_reg(1),
      I1 => time_out_counter_reg(2),
      I2 => time_out_counter_reg(8),
      I3 => time_out_counter_reg(10),
      O => \time_out_2ms_i_3__5_n_0\
    );
\time_out_2ms_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => time_out_counter_reg(16),
      I1 => time_out_counter_reg(4),
      I2 => time_out_counter_reg(3),
      I3 => time_out_counter_reg(9),
      O => \time_out_2ms_i_4__3_n_0\
    );
\time_out_2ms_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => time_out_counter_reg(5),
      I1 => time_out_counter_reg(0),
      I2 => time_out_counter_reg(13),
      I3 => time_out_counter_reg(12),
      O => \time_out_2ms_i_5__2_n_0\
    );
time_out_2ms_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \time_out_2ms_i_1__5_n_0\,
      Q => time_out_2ms_reg_n_0,
      R => '0'
    );
\time_out_500us_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAAE"
    )
        port map (
      I0 => time_out_500us_reg_n_0,
      I1 => \time_out_500us_i_2__5_n_0\,
      I2 => \time_out_500us_i_3__5_n_0\,
      I3 => \time_out_500us_i_4__1_n_0\,
      I4 => \time_out_2ms_i_5__2_n_0\,
      I5 => \reset_time_out__0\,
      O => \time_out_500us_i_1__5_n_0\
    );
\time_out_500us_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => time_out_counter_reg(7),
      I1 => time_out_counter_reg(11),
      I2 => time_out_counter_reg(17),
      I3 => time_out_counter_reg(16),
      I4 => time_out_counter_reg(2),
      I5 => time_out_counter_reg(1),
      O => \time_out_500us_i_2__5_n_0\
    );
\time_out_500us_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => time_out_counter_reg(15),
      I1 => time_out_counter_reg(9),
      I2 => time_out_counter_reg(8),
      I3 => time_out_counter_reg(10),
      O => \time_out_500us_i_3__5_n_0\
    );
\time_out_500us_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => time_out_counter_reg(4),
      I1 => time_out_counter_reg(3),
      I2 => time_out_counter_reg(6),
      I3 => time_out_counter_reg(14),
      O => \time_out_500us_i_4__1_n_0\
    );
time_out_500us_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \time_out_500us_i_1__5_n_0\,
      Q => time_out_500us_reg_n_0,
      R => '0'
    );
\time_out_counter[0]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \time_out_counter[0]_i_3__5_n_0\,
      I1 => \time_out_counter[0]_i_4__5_n_0\,
      I2 => time_out_counter_reg(7),
      I3 => time_out_counter_reg(17),
      I4 => time_out_counter_reg(11),
      I5 => time_out_counter_reg(6),
      O => time_out_counter
    );
\time_out_counter[0]_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => \time_out_2ms_i_5__2_n_0\,
      I1 => time_out_counter_reg(16),
      I2 => time_out_counter_reg(4),
      I3 => time_out_counter_reg(3),
      I4 => time_out_counter_reg(9),
      I5 => \time_out_2ms_i_3__5_n_0\,
      O => \time_out_counter[0]_i_3__5_n_0\
    );
\time_out_counter[0]_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => time_out_counter_reg(14),
      I1 => time_out_counter_reg(15),
      O => \time_out_counter[0]_i_4__5_n_0\
    );
\time_out_counter[0]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_out_counter_reg(0),
      O => \time_out_counter[0]_i_5__2_n_0\
    );
\time_out_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__5_n_7\,
      Q => time_out_counter_reg(0),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[0]_i_2__5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \time_out_counter_reg[0]_i_2__5_n_0\,
      CO(2) => \time_out_counter_reg[0]_i_2__5_n_1\,
      CO(1) => \time_out_counter_reg[0]_i_2__5_n_2\,
      CO(0) => \time_out_counter_reg[0]_i_2__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \time_out_counter_reg[0]_i_2__5_n_4\,
      O(2) => \time_out_counter_reg[0]_i_2__5_n_5\,
      O(1) => \time_out_counter_reg[0]_i_2__5_n_6\,
      O(0) => \time_out_counter_reg[0]_i_2__5_n_7\,
      S(3 downto 1) => time_out_counter_reg(3 downto 1),
      S(0) => \time_out_counter[0]_i_5__2_n_0\
    );
\time_out_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__5_n_5\,
      Q => time_out_counter_reg(10),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__5_n_4\,
      Q => time_out_counter_reg(11),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__5_n_7\,
      Q => time_out_counter_reg(12),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[12]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[8]_i_1__5_n_0\,
      CO(3) => \time_out_counter_reg[12]_i_1__5_n_0\,
      CO(2) => \time_out_counter_reg[12]_i_1__5_n_1\,
      CO(1) => \time_out_counter_reg[12]_i_1__5_n_2\,
      CO(0) => \time_out_counter_reg[12]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[12]_i_1__5_n_4\,
      O(2) => \time_out_counter_reg[12]_i_1__5_n_5\,
      O(1) => \time_out_counter_reg[12]_i_1__5_n_6\,
      O(0) => \time_out_counter_reg[12]_i_1__5_n_7\,
      S(3 downto 0) => time_out_counter_reg(15 downto 12)
    );
\time_out_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__5_n_6\,
      Q => time_out_counter_reg(13),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__5_n_5\,
      Q => time_out_counter_reg(14),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__5_n_4\,
      Q => time_out_counter_reg(15),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1__5_n_7\,
      Q => time_out_counter_reg(16),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[16]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[12]_i_1__5_n_0\,
      CO(3 downto 1) => \NLW_time_out_counter_reg[16]_i_1__5_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \time_out_counter_reg[16]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_time_out_counter_reg[16]_i_1__5_O_UNCONNECTED\(3 downto 2),
      O(1) => \time_out_counter_reg[16]_i_1__5_n_6\,
      O(0) => \time_out_counter_reg[16]_i_1__5_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => time_out_counter_reg(17 downto 16)
    );
\time_out_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1__5_n_6\,
      Q => time_out_counter_reg(17),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__5_n_6\,
      Q => time_out_counter_reg(1),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__5_n_5\,
      Q => time_out_counter_reg(2),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__5_n_4\,
      Q => time_out_counter_reg(3),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__5_n_7\,
      Q => time_out_counter_reg(4),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[4]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[0]_i_2__5_n_0\,
      CO(3) => \time_out_counter_reg[4]_i_1__5_n_0\,
      CO(2) => \time_out_counter_reg[4]_i_1__5_n_1\,
      CO(1) => \time_out_counter_reg[4]_i_1__5_n_2\,
      CO(0) => \time_out_counter_reg[4]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[4]_i_1__5_n_4\,
      O(2) => \time_out_counter_reg[4]_i_1__5_n_5\,
      O(1) => \time_out_counter_reg[4]_i_1__5_n_6\,
      O(0) => \time_out_counter_reg[4]_i_1__5_n_7\,
      S(3 downto 0) => time_out_counter_reg(7 downto 4)
    );
\time_out_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__5_n_6\,
      Q => time_out_counter_reg(5),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__5_n_5\,
      Q => time_out_counter_reg(6),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__5_n_4\,
      Q => time_out_counter_reg(7),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__5_n_7\,
      Q => time_out_counter_reg(8),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[8]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[4]_i_1__5_n_0\,
      CO(3) => \time_out_counter_reg[8]_i_1__5_n_0\,
      CO(2) => \time_out_counter_reg[8]_i_1__5_n_1\,
      CO(1) => \time_out_counter_reg[8]_i_1__5_n_2\,
      CO(0) => \time_out_counter_reg[8]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[8]_i_1__5_n_4\,
      O(2) => \time_out_counter_reg[8]_i_1__5_n_5\,
      O(1) => \time_out_counter_reg[8]_i_1__5_n_6\,
      O(0) => \time_out_counter_reg[8]_i_1__5_n_7\,
      S(3 downto 0) => time_out_counter_reg(11 downto 8)
    );
\time_out_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__5_n_6\,
      Q => time_out_counter_reg(9),
      R => \reset_time_out__0\
    );
\time_tlock_max_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAAE"
    )
        port map (
      I0 => time_tlock_max_reg_n_0,
      I1 => \time_tlock_max_i_2__5_n_0\,
      I2 => \time_tlock_max_i_3__5_n_0\,
      I3 => \time_tlock_max_i_4__3_n_0\,
      I4 => \time_out_2ms_i_3__5_n_0\,
      I5 => \reset_time_out__0\,
      O => \time_tlock_max_i_1__5_n_0\
    );
\time_tlock_max_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => time_out_counter_reg(16),
      I1 => time_out_counter_reg(17),
      I2 => time_out_counter_reg(11),
      I3 => time_out_counter_reg(7),
      I4 => time_out_counter_reg(14),
      I5 => time_out_counter_reg(15),
      O => \time_tlock_max_i_2__5_n_0\
    );
\time_tlock_max_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => time_out_counter_reg(9),
      I1 => time_out_counter_reg(12),
      I2 => time_out_counter_reg(13),
      I3 => time_out_counter_reg(6),
      O => \time_tlock_max_i_3__5_n_0\
    );
\time_tlock_max_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => time_out_counter_reg(5),
      I1 => time_out_counter_reg(0),
      I2 => time_out_counter_reg(4),
      I3 => time_out_counter_reg(3),
      O => \time_tlock_max_i_4__3_n_0\
    );
time_tlock_max_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \time_tlock_max_i_1__5_n_0\,
      Q => time_tlock_max_reg_n_0,
      R => '0'
    );
\tx_fsm_reset_done_int_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0020"
    )
        port map (
      I0 => tx_state(3),
      I1 => tx_state(2),
      I2 => tx_state(0),
      I3 => tx_state(1),
      I4 => \^gt6_tx_fsm_reset_done_out\,
      O => \tx_fsm_reset_done_int_i_1__5_n_0\
    );
tx_fsm_reset_done_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \tx_fsm_reset_done_int_i_1__5_n_0\,
      Q => \^gt6_tx_fsm_reset_done_out\,
      R => soft_reset_tx_in
    );
txresetdone_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => txresetdone_s2,
      Q => txresetdone_s3,
      R => '0'
    );
\wait_time_cnt[0]_i_10__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(1),
      O => \wait_time_cnt[0]_i_10__5_n_0\
    );
\wait_time_cnt[0]_i_11__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(0),
      O => \wait_time_cnt[0]_i_11__5_n_0\
    );
\wait_time_cnt[0]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0444"
    )
        port map (
      I0 => tx_state(3),
      I1 => tx_state(0),
      I2 => tx_state(2),
      I3 => tx_state(1),
      O => \wait_time_cnt[0]_i_1__11_n_0\
    );
\wait_time_cnt[0]_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \wait_time_cnt[0]_i_4__5_n_0\,
      I1 => \wait_time_cnt[0]_i_5__5_n_0\,
      I2 => \wait_time_cnt[0]_i_6__5_n_0\,
      I3 => \wait_time_cnt[0]_i_7__5_n_0\,
      O => sel
    );
\wait_time_cnt[0]_i_4__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(15),
      I1 => wait_time_cnt_reg(4),
      I2 => wait_time_cnt_reg(8),
      I3 => wait_time_cnt_reg(3),
      O => \wait_time_cnt[0]_i_4__5_n_0\
    );
\wait_time_cnt[0]_i_5__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(0),
      I1 => wait_time_cnt_reg(13),
      I2 => wait_time_cnt_reg(11),
      I3 => wait_time_cnt_reg(6),
      O => \wait_time_cnt[0]_i_5__5_n_0\
    );
\wait_time_cnt[0]_i_6__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(12),
      I1 => wait_time_cnt_reg(5),
      I2 => wait_time_cnt_reg(7),
      I3 => wait_time_cnt_reg(1),
      O => \wait_time_cnt[0]_i_6__5_n_0\
    );
\wait_time_cnt[0]_i_7__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(9),
      I1 => wait_time_cnt_reg(2),
      I2 => wait_time_cnt_reg(14),
      I3 => wait_time_cnt_reg(10),
      O => \wait_time_cnt[0]_i_7__5_n_0\
    );
\wait_time_cnt[0]_i_8__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(3),
      O => \wait_time_cnt[0]_i_8__5_n_0\
    );
\wait_time_cnt[0]_i_9__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(2),
      O => \wait_time_cnt[0]_i_9__5_n_0\
    );
\wait_time_cnt[12]_i_2__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(15),
      O => \wait_time_cnt[12]_i_2__5_n_0\
    );
\wait_time_cnt[12]_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(14),
      O => \wait_time_cnt[12]_i_3__5_n_0\
    );
\wait_time_cnt[12]_i_4__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(13),
      O => \wait_time_cnt[12]_i_4__5_n_0\
    );
\wait_time_cnt[12]_i_5__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(12),
      O => \wait_time_cnt[12]_i_5__5_n_0\
    );
\wait_time_cnt[4]_i_2__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(7),
      O => \wait_time_cnt[4]_i_2__5_n_0\
    );
\wait_time_cnt[4]_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(6),
      O => \wait_time_cnt[4]_i_3__5_n_0\
    );
\wait_time_cnt[4]_i_4__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(5),
      O => \wait_time_cnt[4]_i_4__5_n_0\
    );
\wait_time_cnt[4]_i_5__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(4),
      O => \wait_time_cnt[4]_i_5__5_n_0\
    );
\wait_time_cnt[8]_i_2__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(11),
      O => \wait_time_cnt[8]_i_2__5_n_0\
    );
\wait_time_cnt[8]_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(10),
      O => \wait_time_cnt[8]_i_3__5_n_0\
    );
\wait_time_cnt[8]_i_4__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(9),
      O => \wait_time_cnt[8]_i_4__5_n_0\
    );
\wait_time_cnt[8]_i_5__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(8),
      O => \wait_time_cnt[8]_i_5__5_n_0\
    );
\wait_time_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3__5_n_7\,
      Q => wait_time_cnt_reg(0),
      R => \wait_time_cnt[0]_i_1__11_n_0\
    );
\wait_time_cnt_reg[0]_i_3__5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \wait_time_cnt_reg[0]_i_3__5_n_0\,
      CO(2) => \wait_time_cnt_reg[0]_i_3__5_n_1\,
      CO(1) => \wait_time_cnt_reg[0]_i_3__5_n_2\,
      CO(0) => \wait_time_cnt_reg[0]_i_3__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[0]_i_3__5_n_4\,
      O(2) => \wait_time_cnt_reg[0]_i_3__5_n_5\,
      O(1) => \wait_time_cnt_reg[0]_i_3__5_n_6\,
      O(0) => \wait_time_cnt_reg[0]_i_3__5_n_7\,
      S(3) => \wait_time_cnt[0]_i_8__5_n_0\,
      S(2) => \wait_time_cnt[0]_i_9__5_n_0\,
      S(1) => \wait_time_cnt[0]_i_10__5_n_0\,
      S(0) => \wait_time_cnt[0]_i_11__5_n_0\
    );
\wait_time_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1__5_n_5\,
      Q => wait_time_cnt_reg(10),
      R => \wait_time_cnt[0]_i_1__11_n_0\
    );
\wait_time_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1__5_n_4\,
      Q => wait_time_cnt_reg(11),
      R => \wait_time_cnt[0]_i_1__11_n_0\
    );
\wait_time_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1__5_n_7\,
      Q => wait_time_cnt_reg(12),
      R => \wait_time_cnt[0]_i_1__11_n_0\
    );
\wait_time_cnt_reg[12]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[8]_i_1__5_n_0\,
      CO(3) => \NLW_wait_time_cnt_reg[12]_i_1__5_CO_UNCONNECTED\(3),
      CO(2) => \wait_time_cnt_reg[12]_i_1__5_n_1\,
      CO(1) => \wait_time_cnt_reg[12]_i_1__5_n_2\,
      CO(0) => \wait_time_cnt_reg[12]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0111",
      O(3) => \wait_time_cnt_reg[12]_i_1__5_n_4\,
      O(2) => \wait_time_cnt_reg[12]_i_1__5_n_5\,
      O(1) => \wait_time_cnt_reg[12]_i_1__5_n_6\,
      O(0) => \wait_time_cnt_reg[12]_i_1__5_n_7\,
      S(3) => \wait_time_cnt[12]_i_2__5_n_0\,
      S(2) => \wait_time_cnt[12]_i_3__5_n_0\,
      S(1) => \wait_time_cnt[12]_i_4__5_n_0\,
      S(0) => \wait_time_cnt[12]_i_5__5_n_0\
    );
\wait_time_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1__5_n_6\,
      Q => wait_time_cnt_reg(13),
      R => \wait_time_cnt[0]_i_1__11_n_0\
    );
\wait_time_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1__5_n_5\,
      Q => wait_time_cnt_reg(14),
      R => \wait_time_cnt[0]_i_1__11_n_0\
    );
\wait_time_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1__5_n_4\,
      Q => wait_time_cnt_reg(15),
      R => \wait_time_cnt[0]_i_1__11_n_0\
    );
\wait_time_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3__5_n_6\,
      Q => wait_time_cnt_reg(1),
      R => \wait_time_cnt[0]_i_1__11_n_0\
    );
\wait_time_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3__5_n_5\,
      Q => wait_time_cnt_reg(2),
      R => \wait_time_cnt[0]_i_1__11_n_0\
    );
\wait_time_cnt_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3__5_n_4\,
      Q => wait_time_cnt_reg(3),
      S => \wait_time_cnt[0]_i_1__11_n_0\
    );
\wait_time_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1__5_n_7\,
      Q => wait_time_cnt_reg(4),
      R => \wait_time_cnt[0]_i_1__11_n_0\
    );
\wait_time_cnt_reg[4]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[0]_i_3__5_n_0\,
      CO(3) => \wait_time_cnt_reg[4]_i_1__5_n_0\,
      CO(2) => \wait_time_cnt_reg[4]_i_1__5_n_1\,
      CO(1) => \wait_time_cnt_reg[4]_i_1__5_n_2\,
      CO(0) => \wait_time_cnt_reg[4]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[4]_i_1__5_n_4\,
      O(2) => \wait_time_cnt_reg[4]_i_1__5_n_5\,
      O(1) => \wait_time_cnt_reg[4]_i_1__5_n_6\,
      O(0) => \wait_time_cnt_reg[4]_i_1__5_n_7\,
      S(3) => \wait_time_cnt[4]_i_2__5_n_0\,
      S(2) => \wait_time_cnt[4]_i_3__5_n_0\,
      S(1) => \wait_time_cnt[4]_i_4__5_n_0\,
      S(0) => \wait_time_cnt[4]_i_5__5_n_0\
    );
\wait_time_cnt_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1__5_n_6\,
      Q => wait_time_cnt_reg(5),
      S => \wait_time_cnt[0]_i_1__11_n_0\
    );
\wait_time_cnt_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1__5_n_5\,
      Q => wait_time_cnt_reg(6),
      S => \wait_time_cnt[0]_i_1__11_n_0\
    );
\wait_time_cnt_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1__5_n_4\,
      Q => wait_time_cnt_reg(7),
      S => \wait_time_cnt[0]_i_1__11_n_0\
    );
\wait_time_cnt_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1__5_n_7\,
      Q => wait_time_cnt_reg(8),
      S => \wait_time_cnt[0]_i_1__11_n_0\
    );
\wait_time_cnt_reg[8]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[4]_i_1__5_n_0\,
      CO(3) => \wait_time_cnt_reg[8]_i_1__5_n_0\,
      CO(2) => \wait_time_cnt_reg[8]_i_1__5_n_1\,
      CO(1) => \wait_time_cnt_reg[8]_i_1__5_n_2\,
      CO(0) => \wait_time_cnt_reg[8]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[8]_i_1__5_n_4\,
      O(2) => \wait_time_cnt_reg[8]_i_1__5_n_5\,
      O(1) => \wait_time_cnt_reg[8]_i_1__5_n_6\,
      O(0) => \wait_time_cnt_reg[8]_i_1__5_n_7\,
      S(3) => \wait_time_cnt[8]_i_2__5_n_0\,
      S(2) => \wait_time_cnt[8]_i_3__5_n_0\,
      S(1) => \wait_time_cnt[8]_i_4__5_n_0\,
      S(0) => \wait_time_cnt[8]_i_5__5_n_0\
    );
\wait_time_cnt_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1__5_n_6\,
      Q => wait_time_cnt_reg(9),
      S => \wait_time_cnt[0]_i_1__11_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtwizard_0_gtwizard_0_TX_STARTUP_FSM_3 is
  port (
    gt2_gttxreset_i : out STD_LOGIC;
    gt2_cpllreset_i : out STD_LOGIC;
    gt2_tx_fsm_reset_done_out : out STD_LOGIC;
    gt2_txuserrdy_i : out STD_LOGIC;
    sysclk_in : in STD_LOGIC;
    soft_reset_tx_in : in STD_LOGIC;
    gt2_cpllrefclklost_i : in STD_LOGIC;
    gt2_txresetdone_out : in STD_LOGIC;
    gt2_cplllock_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtwizard_0_gtwizard_0_TX_STARTUP_FSM_3 : entity is "gtwizard_0_TX_STARTUP_FSM";
end gtwizard_0_gtwizard_0_TX_STARTUP_FSM_3;

architecture STRUCTURE of gtwizard_0_gtwizard_0_TX_STARTUP_FSM_3 is
  signal \CPLL_RESET_i_1__1_n_0\ : STD_LOGIC;
  signal \CPLL_RESET_i_2__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_4__1_n_0\ : STD_LOGIC;
  signal \TXUSERRDY_i_1__1_n_0\ : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal \^gt2_cpllreset_i\ : STD_LOGIC;
  signal \^gt2_gttxreset_i\ : STD_LOGIC;
  signal \^gt2_tx_fsm_reset_done_out\ : STD_LOGIC;
  signal \^gt2_txuserrdy_i\ : STD_LOGIC;
  signal \gttxreset_i_i_1__1_n_0\ : STD_LOGIC;
  signal init_wait_count : STD_LOGIC;
  signal \init_wait_count[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \init_wait_count[7]_i_3__1_n_0\ : STD_LOGIC;
  signal \init_wait_count[7]_i_4__1_n_0\ : STD_LOGIC;
  signal init_wait_count_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \init_wait_done_i_1__1_n_0\ : STD_LOGIC;
  signal init_wait_done_reg_n_0 : STD_LOGIC;
  signal \mmcm_lock_count[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \mmcm_lock_count[7]_i_4__1_n_0\ : STD_LOGIC;
  signal mmcm_lock_count_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mmcm_lock_reclocked : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \pll_reset_asserted_i_1__1_n_0\ : STD_LOGIC;
  signal pll_reset_asserted_reg_n_0 : STD_LOGIC;
  signal \reset_time_out__0\ : STD_LOGIC;
  signal \reset_time_out_i_3__1_n_0\ : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal sync_cplllock_n_0 : STD_LOGIC;
  signal sync_cplllock_n_1 : STD_LOGIC;
  signal sync_mmcm_lock_reclocked_n_1 : STD_LOGIC;
  signal \time_out_2ms_i_1__1_n_0\ : STD_LOGIC;
  signal \time_out_2ms_i_2__1_n_0\ : STD_LOGIC;
  signal \time_out_2ms_i_3__1_n_0\ : STD_LOGIC;
  signal \time_out_2ms_i_4__1_n_0\ : STD_LOGIC;
  signal \time_out_2ms_i_5__0_n_0\ : STD_LOGIC;
  signal time_out_2ms_reg_n_0 : STD_LOGIC;
  signal \time_out_500us_i_1__1_n_0\ : STD_LOGIC;
  signal \time_out_500us_i_2__1_n_0\ : STD_LOGIC;
  signal \time_out_500us_i_3__1_n_0\ : STD_LOGIC;
  signal \time_out_500us_i_4__0_n_0\ : STD_LOGIC;
  signal time_out_500us_reg_n_0 : STD_LOGIC;
  signal time_out_counter : STD_LOGIC;
  signal \time_out_counter[0]_i_3__1_n_0\ : STD_LOGIC;
  signal \time_out_counter[0]_i_4__1_n_0\ : STD_LOGIC;
  signal \time_out_counter[0]_i_5__0_n_0\ : STD_LOGIC;
  signal time_out_counter_reg : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \time_out_counter_reg[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__1_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__1_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__1_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__1_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__1_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__1_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__1_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__1_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__1_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__1_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__1_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__1_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__1_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__1_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__1_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__1_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__1_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__1_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__1_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__1_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__1_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__1_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__1_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__1_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__1_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__1_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__1_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__1_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__1_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__1_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__1_n_7\ : STD_LOGIC;
  signal \time_tlock_max_i_1__1_n_0\ : STD_LOGIC;
  signal \time_tlock_max_i_2__1_n_0\ : STD_LOGIC;
  signal \time_tlock_max_i_3__1_n_0\ : STD_LOGIC;
  signal \time_tlock_max_i_4__0_n_0\ : STD_LOGIC;
  signal time_tlock_max_reg_n_0 : STD_LOGIC;
  signal \tx_fsm_reset_done_int_i_1__1_n_0\ : STD_LOGIC;
  signal tx_state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal txresetdone_s2 : STD_LOGIC;
  signal txresetdone_s3 : STD_LOGIC;
  signal \wait_time_cnt[0]_i_10__1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_11__1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_1__7_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_4__1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_5__1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_6__1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_7__1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_8__1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_9__1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_2__1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_3__1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_4__1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_5__1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_3__1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_4__1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_5__1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_2__1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_3__1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_4__1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_5__1_n_0\ : STD_LOGIC;
  signal wait_time_cnt_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \wait_time_cnt_reg[0]_i_3__1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__1_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__1_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__1_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__1_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__1_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__1_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__1_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__1_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__1_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__1_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__1_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__1_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__1_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__1_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__1_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__1_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__1_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__1_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__1_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__1_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__1_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__1_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__1_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__1_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__1_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__1_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__1_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__1_n_7\ : STD_LOGIC;
  signal \NLW_time_out_counter_reg[16]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_time_out_counter_reg[16]_i_1__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_wait_time_cnt_reg[12]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CPLL_RESET_i_2__1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \FSM_sequential_tx_state[1]_i_2__1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \FSM_sequential_tx_state[2]_i_2__1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \FSM_sequential_tx_state[3]_i_4__1\ : label is "soft_lutpair67";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_tx_state_reg[0]\ : label is "WAIT_FOR_TXOUTCLK:0100,RELEASE_PLL_RESET:0011,WAIT_FOR_PLL_LOCK:0010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,RESET_FSM_DONE:1001,WAIT_FOR_TXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_tx_state_reg[1]\ : label is "WAIT_FOR_TXOUTCLK:0100,RELEASE_PLL_RESET:0011,WAIT_FOR_PLL_LOCK:0010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,RESET_FSM_DONE:1001,WAIT_FOR_TXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_tx_state_reg[2]\ : label is "WAIT_FOR_TXOUTCLK:0100,RELEASE_PLL_RESET:0011,WAIT_FOR_PLL_LOCK:0010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,RESET_FSM_DONE:1001,WAIT_FOR_TXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_tx_state_reg[3]\ : label is "WAIT_FOR_TXOUTCLK:0100,RELEASE_PLL_RESET:0011,WAIT_FOR_PLL_LOCK:0010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,RESET_FSM_DONE:1001,WAIT_FOR_TXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute SOFT_HLUTNM of \gttxreset_i_i_1__1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \init_wait_count[1]_i_1__1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \init_wait_count[2]_i_1__1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \init_wait_count[3]_i_1__1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \init_wait_count[4]_i_1__1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \init_wait_count[7]_i_3__1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \init_wait_count[7]_i_4__1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \mmcm_lock_count[0]_i_1__1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \mmcm_lock_count[1]_i_1__1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \mmcm_lock_count[2]_i_1__1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \mmcm_lock_count[3]_i_1__1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \mmcm_lock_count[4]_i_1__1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \mmcm_lock_count[6]_i_1__1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \mmcm_lock_count[7]_i_3__1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \mmcm_lock_count[7]_i_4__1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \time_out_500us_i_3__1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \time_out_counter[0]_i_4__1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \tx_fsm_reset_done_int_i_1__1\ : label is "soft_lutpair67";
begin
  gt2_cpllreset_i <= \^gt2_cpllreset_i\;
  gt2_gttxreset_i <= \^gt2_gttxreset_i\;
  gt2_tx_fsm_reset_done_out <= \^gt2_tx_fsm_reset_done_out\;
  gt2_txuserrdy_i <= \^gt2_txuserrdy_i\;
\CPLL_RESET_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF1F00000010"
    )
        port map (
      I0 => pll_reset_asserted_reg_n_0,
      I1 => gt2_cpllrefclklost_i,
      I2 => \CPLL_RESET_i_2__1_n_0\,
      I3 => tx_state(2),
      I4 => tx_state(1),
      I5 => \^gt2_cpllreset_i\,
      O => \CPLL_RESET_i_1__1_n_0\
    );
\CPLL_RESET_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tx_state(0),
      I1 => tx_state(3),
      O => \CPLL_RESET_i_2__1_n_0\
    );
CPLL_RESET_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \CPLL_RESET_i_1__1_n_0\,
      Q => \^gt2_cpllreset_i\,
      R => soft_reset_tx_in
    );
\FSM_sequential_tx_state[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF008F8F"
    )
        port map (
      I0 => time_out_2ms_reg_n_0,
      I1 => tx_state(1),
      I2 => tx_state(0),
      I3 => \FSM_sequential_tx_state[0]_i_2__1_n_0\,
      I4 => tx_state(2),
      I5 => tx_state(3),
      O => \FSM_sequential_tx_state[0]_i_1__0_n_0\
    );
\FSM_sequential_tx_state[0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA0030FFFFFFFF"
    )
        port map (
      I0 => time_out_500us_reg_n_0,
      I1 => mmcm_lock_reclocked,
      I2 => time_tlock_max_reg_n_0,
      I3 => \reset_time_out__0\,
      I4 => tx_state(1),
      I5 => tx_state(0),
      O => \FSM_sequential_tx_state[0]_i_2__1_n_0\
    );
\FSM_sequential_tx_state[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44544554"
    )
        port map (
      I0 => tx_state(3),
      I1 => \FSM_sequential_tx_state[1]_i_2__1_n_0\,
      I2 => tx_state(1),
      I3 => tx_state(0),
      I4 => tx_state(2),
      O => \FSM_sequential_tx_state[1]_i_1__1_n_0\
    );
\FSM_sequential_tx_state[1]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22222022"
    )
        port map (
      I0 => tx_state(0),
      I1 => tx_state(1),
      I2 => \reset_time_out__0\,
      I3 => time_tlock_max_reg_n_0,
      I4 => mmcm_lock_reclocked,
      O => \FSM_sequential_tx_state[1]_i_2__1_n_0\
    );
\FSM_sequential_tx_state[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0044104404441444"
    )
        port map (
      I0 => tx_state(3),
      I1 => tx_state(2),
      I2 => tx_state(1),
      I3 => tx_state(0),
      I4 => time_out_2ms_reg_n_0,
      I5 => \FSM_sequential_tx_state[2]_i_2__1_n_0\,
      O => \FSM_sequential_tx_state[2]_i_1__1_n_0\
    );
\FSM_sequential_tx_state[2]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => mmcm_lock_reclocked,
      I1 => time_tlock_max_reg_n_0,
      I2 => \reset_time_out__0\,
      O => \FSM_sequential_tx_state[2]_i_2__1_n_0\
    );
\FSM_sequential_tx_state[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAEAAAAAAAAAAAA"
    )
        port map (
      I0 => tx_state(3),
      I1 => tx_state(1),
      I2 => time_out_500us_reg_n_0,
      I3 => \reset_time_out__0\,
      I4 => tx_state(0),
      I5 => tx_state(2),
      O => \FSM_sequential_tx_state[3]_i_2__1_n_0\
    );
\FSM_sequential_tx_state[3]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tx_state(1),
      I1 => tx_state(2),
      O => \FSM_sequential_tx_state[3]_i_4__1_n_0\
    );
\FSM_sequential_tx_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => sync_cplllock_n_0,
      D => \FSM_sequential_tx_state[0]_i_1__0_n_0\,
      Q => tx_state(0),
      R => soft_reset_tx_in
    );
\FSM_sequential_tx_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => sync_cplllock_n_0,
      D => \FSM_sequential_tx_state[1]_i_1__1_n_0\,
      Q => tx_state(1),
      R => soft_reset_tx_in
    );
\FSM_sequential_tx_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => sync_cplllock_n_0,
      D => \FSM_sequential_tx_state[2]_i_1__1_n_0\,
      Q => tx_state(2),
      R => soft_reset_tx_in
    );
\FSM_sequential_tx_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => sync_cplllock_n_0,
      D => \FSM_sequential_tx_state[3]_i_2__1_n_0\,
      Q => tx_state(3),
      R => soft_reset_tx_in
    );
\TXUSERRDY_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB4000"
    )
        port map (
      I0 => tx_state(3),
      I1 => tx_state(0),
      I2 => tx_state(2),
      I3 => tx_state(1),
      I4 => \^gt2_txuserrdy_i\,
      O => \TXUSERRDY_i_1__1_n_0\
    );
TXUSERRDY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \TXUSERRDY_i_1__1_n_0\,
      Q => \^gt2_txuserrdy_i\,
      R => soft_reset_tx_in
    );
\gttxreset_i_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0002"
    )
        port map (
      I0 => tx_state(0),
      I1 => tx_state(2),
      I2 => tx_state(3),
      I3 => tx_state(1),
      I4 => \^gt2_gttxreset_i\,
      O => \gttxreset_i_i_1__1_n_0\
    );
gttxreset_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \gttxreset_i_i_1__1_n_0\,
      Q => \^gt2_gttxreset_i\,
      R => soft_reset_tx_in
    );
\init_wait_count[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => init_wait_count_reg(0),
      O => \init_wait_count[0]_i_1__1_n_0\
    );
\init_wait_count[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => init_wait_count_reg(1),
      I1 => init_wait_count_reg(0),
      O => p_0_in(1)
    );
\init_wait_count[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => init_wait_count_reg(2),
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(0),
      O => p_0_in(2)
    );
\init_wait_count[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => init_wait_count_reg(0),
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(2),
      I3 => init_wait_count_reg(3),
      O => p_0_in(3)
    );
\init_wait_count[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => init_wait_count_reg(4),
      I1 => init_wait_count_reg(0),
      I2 => init_wait_count_reg(1),
      I3 => init_wait_count_reg(2),
      I4 => init_wait_count_reg(3),
      O => p_0_in(4)
    );
\init_wait_count[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => init_wait_count_reg(5),
      I1 => init_wait_count_reg(3),
      I2 => init_wait_count_reg(4),
      I3 => init_wait_count_reg(0),
      I4 => init_wait_count_reg(1),
      I5 => init_wait_count_reg(2),
      O => p_0_in(5)
    );
\init_wait_count[6]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AAAAAAA"
    )
        port map (
      I0 => init_wait_count_reg(6),
      I1 => \init_wait_count[7]_i_4__1_n_0\,
      I2 => init_wait_count_reg(4),
      I3 => init_wait_count_reg(3),
      I4 => init_wait_count_reg(5),
      O => p_0_in(6)
    );
\init_wait_count[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => \init_wait_count[7]_i_3__1_n_0\,
      I1 => init_wait_count_reg(7),
      I2 => init_wait_count_reg(2),
      I3 => init_wait_count_reg(5),
      I4 => init_wait_count_reg(6),
      O => init_wait_count
    );
\init_wait_count[7]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA6AAAAAAAAAAA"
    )
        port map (
      I0 => init_wait_count_reg(7),
      I1 => init_wait_count_reg(5),
      I2 => init_wait_count_reg(3),
      I3 => init_wait_count_reg(4),
      I4 => \init_wait_count[7]_i_4__1_n_0\,
      I5 => init_wait_count_reg(6),
      O => p_0_in(7)
    );
\init_wait_count[7]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => init_wait_count_reg(4),
      I1 => init_wait_count_reg(3),
      I2 => init_wait_count_reg(0),
      I3 => init_wait_count_reg(1),
      O => \init_wait_count[7]_i_3__1_n_0\
    );
\init_wait_count[7]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => init_wait_count_reg(0),
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(2),
      O => \init_wait_count[7]_i_4__1_n_0\
    );
\init_wait_count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_tx_in,
      D => \init_wait_count[0]_i_1__1_n_0\,
      Q => init_wait_count_reg(0)
    );
\init_wait_count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_tx_in,
      D => p_0_in(1),
      Q => init_wait_count_reg(1)
    );
\init_wait_count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_tx_in,
      D => p_0_in(2),
      Q => init_wait_count_reg(2)
    );
\init_wait_count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_tx_in,
      D => p_0_in(3),
      Q => init_wait_count_reg(3)
    );
\init_wait_count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_tx_in,
      D => p_0_in(4),
      Q => init_wait_count_reg(4)
    );
\init_wait_count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_tx_in,
      D => p_0_in(5),
      Q => init_wait_count_reg(5)
    );
\init_wait_count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_tx_in,
      D => p_0_in(6),
      Q => init_wait_count_reg(6)
    );
\init_wait_count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_tx_in,
      D => p_0_in(7),
      Q => init_wait_count_reg(7)
    );
\init_wait_done_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001000"
    )
        port map (
      I0 => \init_wait_count[7]_i_3__1_n_0\,
      I1 => init_wait_count_reg(7),
      I2 => init_wait_count_reg(2),
      I3 => init_wait_count_reg(5),
      I4 => init_wait_count_reg(6),
      I5 => init_wait_done_reg_n_0,
      O => \init_wait_done_i_1__1_n_0\
    );
init_wait_done_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      CLR => soft_reset_tx_in,
      D => \init_wait_done_i_1__1_n_0\,
      Q => init_wait_done_reg_n_0
    );
\mmcm_lock_count[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mmcm_lock_count_reg(0),
      O => \p_0_in__0\(0)
    );
\mmcm_lock_count[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mmcm_lock_count_reg(0),
      I1 => mmcm_lock_count_reg(1),
      O => \p_0_in__0\(1)
    );
\mmcm_lock_count[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => mmcm_lock_count_reg(2),
      I1 => mmcm_lock_count_reg(0),
      I2 => mmcm_lock_count_reg(1),
      O => \p_0_in__0\(2)
    );
\mmcm_lock_count[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => mmcm_lock_count_reg(3),
      I1 => mmcm_lock_count_reg(1),
      I2 => mmcm_lock_count_reg(0),
      I3 => mmcm_lock_count_reg(2),
      O => \p_0_in__0\(3)
    );
\mmcm_lock_count[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => mmcm_lock_count_reg(2),
      I1 => mmcm_lock_count_reg(0),
      I2 => mmcm_lock_count_reg(1),
      I3 => mmcm_lock_count_reg(3),
      I4 => mmcm_lock_count_reg(4),
      O => \p_0_in__0\(4)
    );
\mmcm_lock_count[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => mmcm_lock_count_reg(5),
      I1 => mmcm_lock_count_reg(2),
      I2 => mmcm_lock_count_reg(0),
      I3 => mmcm_lock_count_reg(1),
      I4 => mmcm_lock_count_reg(3),
      I5 => mmcm_lock_count_reg(4),
      O => \p_0_in__0\(5)
    );
\mmcm_lock_count[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => mmcm_lock_count_reg(6),
      I1 => \mmcm_lock_count[7]_i_4__1_n_0\,
      I2 => mmcm_lock_count_reg(5),
      O => \p_0_in__0\(6)
    );
\mmcm_lock_count[7]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => mmcm_lock_count_reg(6),
      I1 => \mmcm_lock_count[7]_i_4__1_n_0\,
      I2 => mmcm_lock_count_reg(5),
      I3 => mmcm_lock_count_reg(7),
      O => \mmcm_lock_count[7]_i_2__1_n_0\
    );
\mmcm_lock_count[7]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => mmcm_lock_count_reg(7),
      I1 => mmcm_lock_count_reg(5),
      I2 => \mmcm_lock_count[7]_i_4__1_n_0\,
      I3 => mmcm_lock_count_reg(6),
      O => \p_0_in__0\(7)
    );
\mmcm_lock_count[7]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => mmcm_lock_count_reg(4),
      I1 => mmcm_lock_count_reg(3),
      I2 => mmcm_lock_count_reg(1),
      I3 => mmcm_lock_count_reg(0),
      I4 => mmcm_lock_count_reg(2),
      O => \mmcm_lock_count[7]_i_4__1_n_0\
    );
\mmcm_lock_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__1_n_0\,
      D => \p_0_in__0\(0),
      Q => mmcm_lock_count_reg(0),
      R => clear
    );
\mmcm_lock_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__1_n_0\,
      D => \p_0_in__0\(1),
      Q => mmcm_lock_count_reg(1),
      R => clear
    );
\mmcm_lock_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__1_n_0\,
      D => \p_0_in__0\(2),
      Q => mmcm_lock_count_reg(2),
      R => clear
    );
\mmcm_lock_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__1_n_0\,
      D => \p_0_in__0\(3),
      Q => mmcm_lock_count_reg(3),
      R => clear
    );
\mmcm_lock_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__1_n_0\,
      D => \p_0_in__0\(4),
      Q => mmcm_lock_count_reg(4),
      R => clear
    );
\mmcm_lock_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__1_n_0\,
      D => \p_0_in__0\(5),
      Q => mmcm_lock_count_reg(5),
      R => clear
    );
\mmcm_lock_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__1_n_0\,
      D => \p_0_in__0\(6),
      Q => mmcm_lock_count_reg(6),
      R => clear
    );
\mmcm_lock_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__1_n_0\,
      D => \p_0_in__0\(7),
      Q => mmcm_lock_count_reg(7),
      R => clear
    );
mmcm_lock_reclocked_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => sync_mmcm_lock_reclocked_n_1,
      Q => mmcm_lock_reclocked,
      R => '0'
    );
\pll_reset_asserted_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA0BAAAAAAAA"
    )
        port map (
      I0 => pll_reset_asserted_reg_n_0,
      I1 => gt2_cpllrefclklost_i,
      I2 => tx_state(1),
      I3 => tx_state(2),
      I4 => tx_state(3),
      I5 => tx_state(0),
      O => \pll_reset_asserted_i_1__1_n_0\
    );
pll_reset_asserted_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \pll_reset_asserted_i_1__1_n_0\,
      Q => pll_reset_asserted_reg_n_0,
      R => soft_reset_tx_in
    );
\reset_time_out_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B833"
    )
        port map (
      I0 => txresetdone_s3,
      I1 => tx_state(1),
      I2 => mmcm_lock_reclocked,
      I3 => tx_state(2),
      O => \reset_time_out_i_3__1_n_0\
    );
reset_time_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => sync_cplllock_n_1,
      Q => \reset_time_out__0\,
      R => soft_reset_tx_in
    );
sync_TXRESETDONE: entity work.gtwizard_0_gtwizard_0_sync_block_57
     port map (
      data_out => txresetdone_s2,
      gt2_txresetdone_out => gt2_txresetdone_out,
      sysclk_in => sysclk_in
    );
sync_cplllock: entity work.gtwizard_0_gtwizard_0_sync_block_58
     port map (
      E(0) => sync_cplllock_n_0,
      \FSM_sequential_tx_state_reg[0]\ => init_wait_done_reg_n_0,
      \FSM_sequential_tx_state_reg[0]_0\ => \FSM_sequential_tx_state[3]_i_4__1_n_0\,
      \FSM_sequential_tx_state_reg[3]\ => sync_cplllock_n_1,
      \FSM_sequential_tx_state_reg[3]_i_3__1_0\ => time_out_500us_reg_n_0,
      \FSM_sequential_tx_state_reg[3]_i_3__1_1\ => time_out_2ms_reg_n_0,
      \FSM_sequential_tx_state_reg[3]_i_3__1_2\ => time_tlock_max_reg_n_0,
      \FSM_sequential_tx_state_reg[3]_i_3__1_3\ => pll_reset_asserted_reg_n_0,
      Q(3 downto 0) => tx_state(3 downto 0),
      gt2_cplllock_out => gt2_cplllock_out,
      mmcm_lock_reclocked => mmcm_lock_reclocked,
      \reset_time_out__0\ => \reset_time_out__0\,
      reset_time_out_reg => \reset_time_out_i_3__1_n_0\,
      sel => sel,
      sysclk_in => sysclk_in,
      txresetdone_s3 => txresetdone_s3
    );
sync_mmcm_lock_reclocked: entity work.gtwizard_0_gtwizard_0_sync_block_59
     port map (
      Q(2 downto 0) => mmcm_lock_count_reg(7 downto 5),
      SR(0) => clear,
      mmcm_lock_reclocked => mmcm_lock_reclocked,
      mmcm_lock_reclocked_reg => sync_mmcm_lock_reclocked_n_1,
      mmcm_lock_reclocked_reg_0 => \mmcm_lock_count[7]_i_4__1_n_0\,
      sysclk_in => sysclk_in
    );
\time_out_2ms_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAAE"
    )
        port map (
      I0 => time_out_2ms_reg_n_0,
      I1 => \time_out_2ms_i_2__1_n_0\,
      I2 => \time_out_2ms_i_3__1_n_0\,
      I3 => \time_out_2ms_i_4__1_n_0\,
      I4 => \time_out_2ms_i_5__0_n_0\,
      I5 => \reset_time_out__0\,
      O => \time_out_2ms_i_1__1_n_0\
    );
\time_out_2ms_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => time_out_counter_reg(15),
      I1 => time_out_counter_reg(14),
      I2 => time_out_counter_reg(7),
      I3 => time_out_counter_reg(17),
      I4 => time_out_counter_reg(11),
      I5 => time_out_counter_reg(6),
      O => \time_out_2ms_i_2__1_n_0\
    );
\time_out_2ms_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => time_out_counter_reg(1),
      I1 => time_out_counter_reg(2),
      I2 => time_out_counter_reg(8),
      I3 => time_out_counter_reg(10),
      O => \time_out_2ms_i_3__1_n_0\
    );
\time_out_2ms_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => time_out_counter_reg(16),
      I1 => time_out_counter_reg(4),
      I2 => time_out_counter_reg(3),
      I3 => time_out_counter_reg(9),
      O => \time_out_2ms_i_4__1_n_0\
    );
\time_out_2ms_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => time_out_counter_reg(5),
      I1 => time_out_counter_reg(0),
      I2 => time_out_counter_reg(13),
      I3 => time_out_counter_reg(12),
      O => \time_out_2ms_i_5__0_n_0\
    );
time_out_2ms_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \time_out_2ms_i_1__1_n_0\,
      Q => time_out_2ms_reg_n_0,
      R => '0'
    );
\time_out_500us_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAAE"
    )
        port map (
      I0 => time_out_500us_reg_n_0,
      I1 => \time_out_500us_i_2__1_n_0\,
      I2 => \time_out_500us_i_3__1_n_0\,
      I3 => \time_out_500us_i_4__0_n_0\,
      I4 => \time_out_2ms_i_5__0_n_0\,
      I5 => \reset_time_out__0\,
      O => \time_out_500us_i_1__1_n_0\
    );
\time_out_500us_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => time_out_counter_reg(7),
      I1 => time_out_counter_reg(11),
      I2 => time_out_counter_reg(17),
      I3 => time_out_counter_reg(16),
      I4 => time_out_counter_reg(2),
      I5 => time_out_counter_reg(1),
      O => \time_out_500us_i_2__1_n_0\
    );
\time_out_500us_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => time_out_counter_reg(15),
      I1 => time_out_counter_reg(9),
      I2 => time_out_counter_reg(14),
      I3 => time_out_counter_reg(10),
      O => \time_out_500us_i_3__1_n_0\
    );
\time_out_500us_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => time_out_counter_reg(4),
      I1 => time_out_counter_reg(3),
      I2 => time_out_counter_reg(6),
      I3 => time_out_counter_reg(8),
      O => \time_out_500us_i_4__0_n_0\
    );
time_out_500us_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \time_out_500us_i_1__1_n_0\,
      Q => time_out_500us_reg_n_0,
      R => '0'
    );
\time_out_counter[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \time_out_counter[0]_i_3__1_n_0\,
      I1 => \time_out_counter[0]_i_4__1_n_0\,
      I2 => time_out_counter_reg(7),
      I3 => time_out_counter_reg(17),
      I4 => time_out_counter_reg(11),
      I5 => time_out_counter_reg(6),
      O => time_out_counter
    );
\time_out_counter[0]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => \time_out_2ms_i_5__0_n_0\,
      I1 => time_out_counter_reg(16),
      I2 => time_out_counter_reg(4),
      I3 => time_out_counter_reg(3),
      I4 => time_out_counter_reg(9),
      I5 => \time_out_2ms_i_3__1_n_0\,
      O => \time_out_counter[0]_i_3__1_n_0\
    );
\time_out_counter[0]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => time_out_counter_reg(14),
      I1 => time_out_counter_reg(15),
      O => \time_out_counter[0]_i_4__1_n_0\
    );
\time_out_counter[0]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_out_counter_reg(0),
      O => \time_out_counter[0]_i_5__0_n_0\
    );
\time_out_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__1_n_7\,
      Q => time_out_counter_reg(0),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[0]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \time_out_counter_reg[0]_i_2__1_n_0\,
      CO(2) => \time_out_counter_reg[0]_i_2__1_n_1\,
      CO(1) => \time_out_counter_reg[0]_i_2__1_n_2\,
      CO(0) => \time_out_counter_reg[0]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \time_out_counter_reg[0]_i_2__1_n_4\,
      O(2) => \time_out_counter_reg[0]_i_2__1_n_5\,
      O(1) => \time_out_counter_reg[0]_i_2__1_n_6\,
      O(0) => \time_out_counter_reg[0]_i_2__1_n_7\,
      S(3 downto 1) => time_out_counter_reg(3 downto 1),
      S(0) => \time_out_counter[0]_i_5__0_n_0\
    );
\time_out_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__1_n_5\,
      Q => time_out_counter_reg(10),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__1_n_4\,
      Q => time_out_counter_reg(11),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__1_n_7\,
      Q => time_out_counter_reg(12),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[12]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[8]_i_1__1_n_0\,
      CO(3) => \time_out_counter_reg[12]_i_1__1_n_0\,
      CO(2) => \time_out_counter_reg[12]_i_1__1_n_1\,
      CO(1) => \time_out_counter_reg[12]_i_1__1_n_2\,
      CO(0) => \time_out_counter_reg[12]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[12]_i_1__1_n_4\,
      O(2) => \time_out_counter_reg[12]_i_1__1_n_5\,
      O(1) => \time_out_counter_reg[12]_i_1__1_n_6\,
      O(0) => \time_out_counter_reg[12]_i_1__1_n_7\,
      S(3 downto 0) => time_out_counter_reg(15 downto 12)
    );
\time_out_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__1_n_6\,
      Q => time_out_counter_reg(13),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__1_n_5\,
      Q => time_out_counter_reg(14),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__1_n_4\,
      Q => time_out_counter_reg(15),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1__1_n_7\,
      Q => time_out_counter_reg(16),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[16]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[12]_i_1__1_n_0\,
      CO(3 downto 1) => \NLW_time_out_counter_reg[16]_i_1__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \time_out_counter_reg[16]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_time_out_counter_reg[16]_i_1__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \time_out_counter_reg[16]_i_1__1_n_6\,
      O(0) => \time_out_counter_reg[16]_i_1__1_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => time_out_counter_reg(17 downto 16)
    );
\time_out_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1__1_n_6\,
      Q => time_out_counter_reg(17),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__1_n_6\,
      Q => time_out_counter_reg(1),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__1_n_5\,
      Q => time_out_counter_reg(2),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__1_n_4\,
      Q => time_out_counter_reg(3),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__1_n_7\,
      Q => time_out_counter_reg(4),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[4]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[0]_i_2__1_n_0\,
      CO(3) => \time_out_counter_reg[4]_i_1__1_n_0\,
      CO(2) => \time_out_counter_reg[4]_i_1__1_n_1\,
      CO(1) => \time_out_counter_reg[4]_i_1__1_n_2\,
      CO(0) => \time_out_counter_reg[4]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[4]_i_1__1_n_4\,
      O(2) => \time_out_counter_reg[4]_i_1__1_n_5\,
      O(1) => \time_out_counter_reg[4]_i_1__1_n_6\,
      O(0) => \time_out_counter_reg[4]_i_1__1_n_7\,
      S(3 downto 0) => time_out_counter_reg(7 downto 4)
    );
\time_out_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__1_n_6\,
      Q => time_out_counter_reg(5),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__1_n_5\,
      Q => time_out_counter_reg(6),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__1_n_4\,
      Q => time_out_counter_reg(7),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__1_n_7\,
      Q => time_out_counter_reg(8),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[8]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[4]_i_1__1_n_0\,
      CO(3) => \time_out_counter_reg[8]_i_1__1_n_0\,
      CO(2) => \time_out_counter_reg[8]_i_1__1_n_1\,
      CO(1) => \time_out_counter_reg[8]_i_1__1_n_2\,
      CO(0) => \time_out_counter_reg[8]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[8]_i_1__1_n_4\,
      O(2) => \time_out_counter_reg[8]_i_1__1_n_5\,
      O(1) => \time_out_counter_reg[8]_i_1__1_n_6\,
      O(0) => \time_out_counter_reg[8]_i_1__1_n_7\,
      S(3 downto 0) => time_out_counter_reg(11 downto 8)
    );
\time_out_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__1_n_6\,
      Q => time_out_counter_reg(9),
      R => \reset_time_out__0\
    );
\time_tlock_max_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAAE"
    )
        port map (
      I0 => time_tlock_max_reg_n_0,
      I1 => \time_tlock_max_i_2__1_n_0\,
      I2 => \time_tlock_max_i_3__1_n_0\,
      I3 => \time_tlock_max_i_4__0_n_0\,
      I4 => \time_out_2ms_i_3__1_n_0\,
      I5 => \reset_time_out__0\,
      O => \time_tlock_max_i_1__1_n_0\
    );
\time_tlock_max_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => time_out_counter_reg(16),
      I1 => time_out_counter_reg(17),
      I2 => time_out_counter_reg(11),
      I3 => time_out_counter_reg(7),
      I4 => time_out_counter_reg(14),
      I5 => time_out_counter_reg(15),
      O => \time_tlock_max_i_2__1_n_0\
    );
\time_tlock_max_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => time_out_counter_reg(9),
      I1 => time_out_counter_reg(12),
      I2 => time_out_counter_reg(13),
      I3 => time_out_counter_reg(6),
      O => \time_tlock_max_i_3__1_n_0\
    );
\time_tlock_max_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => time_out_counter_reg(5),
      I1 => time_out_counter_reg(0),
      I2 => time_out_counter_reg(4),
      I3 => time_out_counter_reg(3),
      O => \time_tlock_max_i_4__0_n_0\
    );
time_tlock_max_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \time_tlock_max_i_1__1_n_0\,
      Q => time_tlock_max_reg_n_0,
      R => '0'
    );
\tx_fsm_reset_done_int_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0020"
    )
        port map (
      I0 => tx_state(3),
      I1 => tx_state(2),
      I2 => tx_state(0),
      I3 => tx_state(1),
      I4 => \^gt2_tx_fsm_reset_done_out\,
      O => \tx_fsm_reset_done_int_i_1__1_n_0\
    );
tx_fsm_reset_done_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \tx_fsm_reset_done_int_i_1__1_n_0\,
      Q => \^gt2_tx_fsm_reset_done_out\,
      R => soft_reset_tx_in
    );
txresetdone_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => txresetdone_s2,
      Q => txresetdone_s3,
      R => '0'
    );
\wait_time_cnt[0]_i_10__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(1),
      O => \wait_time_cnt[0]_i_10__1_n_0\
    );
\wait_time_cnt[0]_i_11__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(0),
      O => \wait_time_cnt[0]_i_11__1_n_0\
    );
\wait_time_cnt[0]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0444"
    )
        port map (
      I0 => tx_state(3),
      I1 => tx_state(0),
      I2 => tx_state(2),
      I3 => tx_state(1),
      O => \wait_time_cnt[0]_i_1__7_n_0\
    );
\wait_time_cnt[0]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \wait_time_cnt[0]_i_4__1_n_0\,
      I1 => \wait_time_cnt[0]_i_5__1_n_0\,
      I2 => \wait_time_cnt[0]_i_6__1_n_0\,
      I3 => \wait_time_cnt[0]_i_7__1_n_0\,
      O => sel
    );
\wait_time_cnt[0]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(0),
      I1 => wait_time_cnt_reg(1),
      I2 => wait_time_cnt_reg(2),
      I3 => wait_time_cnt_reg(3),
      O => \wait_time_cnt[0]_i_4__1_n_0\
    );
\wait_time_cnt[0]_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(6),
      I1 => wait_time_cnt_reg(5),
      I2 => wait_time_cnt_reg(7),
      I3 => wait_time_cnt_reg(4),
      O => \wait_time_cnt[0]_i_5__1_n_0\
    );
\wait_time_cnt[0]_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(14),
      I1 => wait_time_cnt_reg(12),
      I2 => wait_time_cnt_reg(15),
      I3 => wait_time_cnt_reg(13),
      O => \wait_time_cnt[0]_i_6__1_n_0\
    );
\wait_time_cnt[0]_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(8),
      I1 => wait_time_cnt_reg(9),
      I2 => wait_time_cnt_reg(10),
      I3 => wait_time_cnt_reg(11),
      O => \wait_time_cnt[0]_i_7__1_n_0\
    );
\wait_time_cnt[0]_i_8__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(3),
      O => \wait_time_cnt[0]_i_8__1_n_0\
    );
\wait_time_cnt[0]_i_9__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(2),
      O => \wait_time_cnt[0]_i_9__1_n_0\
    );
\wait_time_cnt[12]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(15),
      O => \wait_time_cnt[12]_i_2__1_n_0\
    );
\wait_time_cnt[12]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(14),
      O => \wait_time_cnt[12]_i_3__1_n_0\
    );
\wait_time_cnt[12]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(13),
      O => \wait_time_cnt[12]_i_4__1_n_0\
    );
\wait_time_cnt[12]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(12),
      O => \wait_time_cnt[12]_i_5__1_n_0\
    );
\wait_time_cnt[4]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(7),
      O => \wait_time_cnt[4]_i_2__1_n_0\
    );
\wait_time_cnt[4]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(6),
      O => \wait_time_cnt[4]_i_3__1_n_0\
    );
\wait_time_cnt[4]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(5),
      O => \wait_time_cnt[4]_i_4__1_n_0\
    );
\wait_time_cnt[4]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(4),
      O => \wait_time_cnt[4]_i_5__1_n_0\
    );
\wait_time_cnt[8]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(11),
      O => \wait_time_cnt[8]_i_2__1_n_0\
    );
\wait_time_cnt[8]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(10),
      O => \wait_time_cnt[8]_i_3__1_n_0\
    );
\wait_time_cnt[8]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(9),
      O => \wait_time_cnt[8]_i_4__1_n_0\
    );
\wait_time_cnt[8]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(8),
      O => \wait_time_cnt[8]_i_5__1_n_0\
    );
\wait_time_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3__1_n_7\,
      Q => wait_time_cnt_reg(0),
      R => \wait_time_cnt[0]_i_1__7_n_0\
    );
\wait_time_cnt_reg[0]_i_3__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \wait_time_cnt_reg[0]_i_3__1_n_0\,
      CO(2) => \wait_time_cnt_reg[0]_i_3__1_n_1\,
      CO(1) => \wait_time_cnt_reg[0]_i_3__1_n_2\,
      CO(0) => \wait_time_cnt_reg[0]_i_3__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[0]_i_3__1_n_4\,
      O(2) => \wait_time_cnt_reg[0]_i_3__1_n_5\,
      O(1) => \wait_time_cnt_reg[0]_i_3__1_n_6\,
      O(0) => \wait_time_cnt_reg[0]_i_3__1_n_7\,
      S(3) => \wait_time_cnt[0]_i_8__1_n_0\,
      S(2) => \wait_time_cnt[0]_i_9__1_n_0\,
      S(1) => \wait_time_cnt[0]_i_10__1_n_0\,
      S(0) => \wait_time_cnt[0]_i_11__1_n_0\
    );
\wait_time_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1__1_n_5\,
      Q => wait_time_cnt_reg(10),
      R => \wait_time_cnt[0]_i_1__7_n_0\
    );
\wait_time_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1__1_n_4\,
      Q => wait_time_cnt_reg(11),
      R => \wait_time_cnt[0]_i_1__7_n_0\
    );
\wait_time_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1__1_n_7\,
      Q => wait_time_cnt_reg(12),
      R => \wait_time_cnt[0]_i_1__7_n_0\
    );
\wait_time_cnt_reg[12]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[8]_i_1__1_n_0\,
      CO(3) => \NLW_wait_time_cnt_reg[12]_i_1__1_CO_UNCONNECTED\(3),
      CO(2) => \wait_time_cnt_reg[12]_i_1__1_n_1\,
      CO(1) => \wait_time_cnt_reg[12]_i_1__1_n_2\,
      CO(0) => \wait_time_cnt_reg[12]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0111",
      O(3) => \wait_time_cnt_reg[12]_i_1__1_n_4\,
      O(2) => \wait_time_cnt_reg[12]_i_1__1_n_5\,
      O(1) => \wait_time_cnt_reg[12]_i_1__1_n_6\,
      O(0) => \wait_time_cnt_reg[12]_i_1__1_n_7\,
      S(3) => \wait_time_cnt[12]_i_2__1_n_0\,
      S(2) => \wait_time_cnt[12]_i_3__1_n_0\,
      S(1) => \wait_time_cnt[12]_i_4__1_n_0\,
      S(0) => \wait_time_cnt[12]_i_5__1_n_0\
    );
\wait_time_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1__1_n_6\,
      Q => wait_time_cnt_reg(13),
      R => \wait_time_cnt[0]_i_1__7_n_0\
    );
\wait_time_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1__1_n_5\,
      Q => wait_time_cnt_reg(14),
      R => \wait_time_cnt[0]_i_1__7_n_0\
    );
\wait_time_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1__1_n_4\,
      Q => wait_time_cnt_reg(15),
      R => \wait_time_cnt[0]_i_1__7_n_0\
    );
\wait_time_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3__1_n_6\,
      Q => wait_time_cnt_reg(1),
      R => \wait_time_cnt[0]_i_1__7_n_0\
    );
\wait_time_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3__1_n_5\,
      Q => wait_time_cnt_reg(2),
      R => \wait_time_cnt[0]_i_1__7_n_0\
    );
\wait_time_cnt_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3__1_n_4\,
      Q => wait_time_cnt_reg(3),
      S => \wait_time_cnt[0]_i_1__7_n_0\
    );
\wait_time_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1__1_n_7\,
      Q => wait_time_cnt_reg(4),
      R => \wait_time_cnt[0]_i_1__7_n_0\
    );
\wait_time_cnt_reg[4]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[0]_i_3__1_n_0\,
      CO(3) => \wait_time_cnt_reg[4]_i_1__1_n_0\,
      CO(2) => \wait_time_cnt_reg[4]_i_1__1_n_1\,
      CO(1) => \wait_time_cnt_reg[4]_i_1__1_n_2\,
      CO(0) => \wait_time_cnt_reg[4]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[4]_i_1__1_n_4\,
      O(2) => \wait_time_cnt_reg[4]_i_1__1_n_5\,
      O(1) => \wait_time_cnt_reg[4]_i_1__1_n_6\,
      O(0) => \wait_time_cnt_reg[4]_i_1__1_n_7\,
      S(3) => \wait_time_cnt[4]_i_2__1_n_0\,
      S(2) => \wait_time_cnt[4]_i_3__1_n_0\,
      S(1) => \wait_time_cnt[4]_i_4__1_n_0\,
      S(0) => \wait_time_cnt[4]_i_5__1_n_0\
    );
\wait_time_cnt_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1__1_n_6\,
      Q => wait_time_cnt_reg(5),
      S => \wait_time_cnt[0]_i_1__7_n_0\
    );
\wait_time_cnt_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1__1_n_5\,
      Q => wait_time_cnt_reg(6),
      S => \wait_time_cnt[0]_i_1__7_n_0\
    );
\wait_time_cnt_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1__1_n_4\,
      Q => wait_time_cnt_reg(7),
      S => \wait_time_cnt[0]_i_1__7_n_0\
    );
\wait_time_cnt_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1__1_n_7\,
      Q => wait_time_cnt_reg(8),
      S => \wait_time_cnt[0]_i_1__7_n_0\
    );
\wait_time_cnt_reg[8]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[4]_i_1__1_n_0\,
      CO(3) => \wait_time_cnt_reg[8]_i_1__1_n_0\,
      CO(2) => \wait_time_cnt_reg[8]_i_1__1_n_1\,
      CO(1) => \wait_time_cnt_reg[8]_i_1__1_n_2\,
      CO(0) => \wait_time_cnt_reg[8]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[8]_i_1__1_n_4\,
      O(2) => \wait_time_cnt_reg[8]_i_1__1_n_5\,
      O(1) => \wait_time_cnt_reg[8]_i_1__1_n_6\,
      O(0) => \wait_time_cnt_reg[8]_i_1__1_n_7\,
      S(3) => \wait_time_cnt[8]_i_2__1_n_0\,
      S(2) => \wait_time_cnt[8]_i_3__1_n_0\,
      S(1) => \wait_time_cnt[8]_i_4__1_n_0\,
      S(0) => \wait_time_cnt[8]_i_5__1_n_0\
    );
\wait_time_cnt_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1__1_n_6\,
      Q => wait_time_cnt_reg(9),
      S => \wait_time_cnt[0]_i_1__7_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtwizard_0_gtwizard_0_TX_STARTUP_FSM_5 is
  port (
    gt3_gttxreset_i : out STD_LOGIC;
    gt3_cpllreset_i : out STD_LOGIC;
    gt3_tx_fsm_reset_done_out : out STD_LOGIC;
    gt3_txuserrdy_i : out STD_LOGIC;
    sysclk_in : in STD_LOGIC;
    soft_reset_tx_in : in STD_LOGIC;
    gt3_cpllrefclklost_i : in STD_LOGIC;
    gt3_txresetdone_out : in STD_LOGIC;
    gt3_cplllock_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtwizard_0_gtwizard_0_TX_STARTUP_FSM_5 : entity is "gtwizard_0_TX_STARTUP_FSM";
end gtwizard_0_gtwizard_0_TX_STARTUP_FSM_5;

architecture STRUCTURE of gtwizard_0_gtwizard_0_TX_STARTUP_FSM_5 is
  signal \CPLL_RESET_i_1__2_n_0\ : STD_LOGIC;
  signal \CPLL_RESET_i_2__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[2]_i_2__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_2__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_4__2_n_0\ : STD_LOGIC;
  signal \TXUSERRDY_i_1__2_n_0\ : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal \^gt3_cpllreset_i\ : STD_LOGIC;
  signal \^gt3_gttxreset_i\ : STD_LOGIC;
  signal \^gt3_tx_fsm_reset_done_out\ : STD_LOGIC;
  signal \^gt3_txuserrdy_i\ : STD_LOGIC;
  signal \gttxreset_i_i_1__2_n_0\ : STD_LOGIC;
  signal init_wait_count : STD_LOGIC;
  signal \init_wait_count[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \init_wait_count[7]_i_3__2_n_0\ : STD_LOGIC;
  signal \init_wait_count[7]_i_4__2_n_0\ : STD_LOGIC;
  signal init_wait_count_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \init_wait_done_i_1__2_n_0\ : STD_LOGIC;
  signal init_wait_done_reg_n_0 : STD_LOGIC;
  signal \mmcm_lock_count[7]_i_2__2_n_0\ : STD_LOGIC;
  signal \mmcm_lock_count[7]_i_4__2_n_0\ : STD_LOGIC;
  signal mmcm_lock_count_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mmcm_lock_reclocked : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \pll_reset_asserted_i_1__2_n_0\ : STD_LOGIC;
  signal pll_reset_asserted_reg_n_0 : STD_LOGIC;
  signal \reset_time_out__0\ : STD_LOGIC;
  signal \reset_time_out_i_3__2_n_0\ : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal sync_cplllock_n_0 : STD_LOGIC;
  signal sync_cplllock_n_1 : STD_LOGIC;
  signal sync_mmcm_lock_reclocked_n_1 : STD_LOGIC;
  signal \time_out_2ms_i_1__2_n_0\ : STD_LOGIC;
  signal \time_out_2ms_i_2__2_n_0\ : STD_LOGIC;
  signal \time_out_2ms_i_3__2_n_0\ : STD_LOGIC;
  signal time_out_2ms_reg_n_0 : STD_LOGIC;
  signal \time_out_500us_i_1__2_n_0\ : STD_LOGIC;
  signal \time_out_500us_i_2__2_n_0\ : STD_LOGIC;
  signal \time_out_500us_i_3__2_n_0\ : STD_LOGIC;
  signal time_out_500us_reg_n_0 : STD_LOGIC;
  signal time_out_counter : STD_LOGIC;
  signal \time_out_counter[0]_i_3__2_n_0\ : STD_LOGIC;
  signal \time_out_counter[0]_i_4__2_n_0\ : STD_LOGIC;
  signal \time_out_counter[0]_i_5__10_n_0\ : STD_LOGIC;
  signal \time_out_counter[0]_i_6__0_n_0\ : STD_LOGIC;
  signal \time_out_counter[0]_i_7_n_0\ : STD_LOGIC;
  signal time_out_counter_reg : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \time_out_counter_reg[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__2_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__2_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__2_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__2_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__2_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__2_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__2_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__2_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__2_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__2_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__2_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__2_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__2_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__2_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__2_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__2_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__2_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__2_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__2_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__2_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__2_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__2_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__2_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__2_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__2_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__2_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__2_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__2_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__2_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__2_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__2_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__2_n_7\ : STD_LOGIC;
  signal \time_tlock_max_i_1__2_n_0\ : STD_LOGIC;
  signal \time_tlock_max_i_2__2_n_0\ : STD_LOGIC;
  signal \time_tlock_max_i_3__2_n_0\ : STD_LOGIC;
  signal time_tlock_max_reg_n_0 : STD_LOGIC;
  signal \tx_fsm_reset_done_int_i_1__2_n_0\ : STD_LOGIC;
  signal tx_state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal txresetdone_s2 : STD_LOGIC;
  signal txresetdone_s3 : STD_LOGIC;
  signal \wait_time_cnt[0]_i_10__2_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_11__2_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_1__8_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_4__2_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_5__2_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_6__2_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_7__2_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_8__2_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_9__2_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_2__2_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_3__2_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_4__2_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_5__2_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_2__2_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_3__2_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_4__2_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_5__2_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_2__2_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_3__2_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_4__2_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_5__2_n_0\ : STD_LOGIC;
  signal wait_time_cnt_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \wait_time_cnt_reg[0]_i_3__2_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__2_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__2_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__2_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__2_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__2_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__2_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__2_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__2_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__2_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__2_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__2_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__2_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__2_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__2_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__2_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__2_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__2_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__2_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__2_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__2_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__2_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__2_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__2_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__2_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__2_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__2_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__2_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__2_n_7\ : STD_LOGIC;
  signal \NLW_time_out_counter_reg[16]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_time_out_counter_reg[16]_i_1__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_wait_time_cnt_reg[12]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CPLL_RESET_i_2__2\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \FSM_sequential_tx_state[1]_i_2__2\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \FSM_sequential_tx_state[2]_i_2__2\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \FSM_sequential_tx_state[3]_i_4__2\ : label is "soft_lutpair93";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_tx_state_reg[0]\ : label is "WAIT_FOR_TXOUTCLK:0100,RELEASE_PLL_RESET:0011,WAIT_FOR_PLL_LOCK:0010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,RESET_FSM_DONE:1001,WAIT_FOR_TXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_tx_state_reg[1]\ : label is "WAIT_FOR_TXOUTCLK:0100,RELEASE_PLL_RESET:0011,WAIT_FOR_PLL_LOCK:0010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,RESET_FSM_DONE:1001,WAIT_FOR_TXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_tx_state_reg[2]\ : label is "WAIT_FOR_TXOUTCLK:0100,RELEASE_PLL_RESET:0011,WAIT_FOR_PLL_LOCK:0010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,RESET_FSM_DONE:1001,WAIT_FOR_TXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_tx_state_reg[3]\ : label is "WAIT_FOR_TXOUTCLK:0100,RELEASE_PLL_RESET:0011,WAIT_FOR_PLL_LOCK:0010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,RESET_FSM_DONE:1001,WAIT_FOR_TXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute SOFT_HLUTNM of \gttxreset_i_i_1__2\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \init_wait_count[1]_i_1__2\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \init_wait_count[2]_i_1__2\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \init_wait_count[3]_i_1__2\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \init_wait_count[4]_i_1__2\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \init_wait_count[7]_i_3__2\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \init_wait_count[7]_i_4__2\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \mmcm_lock_count[0]_i_1__2\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \mmcm_lock_count[1]_i_1__2\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \mmcm_lock_count[2]_i_1__2\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \mmcm_lock_count[3]_i_1__2\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \mmcm_lock_count[4]_i_1__2\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \mmcm_lock_count[6]_i_1__2\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \mmcm_lock_count[7]_i_3__2\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \mmcm_lock_count[7]_i_4__2\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \time_out_counter[0]_i_4__2\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \time_tlock_max_i_3__2\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \tx_fsm_reset_done_int_i_1__2\ : label is "soft_lutpair92";
begin
  gt3_cpllreset_i <= \^gt3_cpllreset_i\;
  gt3_gttxreset_i <= \^gt3_gttxreset_i\;
  gt3_tx_fsm_reset_done_out <= \^gt3_tx_fsm_reset_done_out\;
  gt3_txuserrdy_i <= \^gt3_txuserrdy_i\;
\CPLL_RESET_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF1F00000010"
    )
        port map (
      I0 => pll_reset_asserted_reg_n_0,
      I1 => gt3_cpllrefclklost_i,
      I2 => \CPLL_RESET_i_2__2_n_0\,
      I3 => tx_state(2),
      I4 => tx_state(1),
      I5 => \^gt3_cpllreset_i\,
      O => \CPLL_RESET_i_1__2_n_0\
    );
\CPLL_RESET_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tx_state(0),
      I1 => tx_state(3),
      O => \CPLL_RESET_i_2__2_n_0\
    );
CPLL_RESET_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \CPLL_RESET_i_1__2_n_0\,
      Q => \^gt3_cpllreset_i\,
      R => soft_reset_tx_in
    );
\FSM_sequential_tx_state[0]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF008F8F"
    )
        port map (
      I0 => time_out_2ms_reg_n_0,
      I1 => tx_state(1),
      I2 => tx_state(0),
      I3 => \FSM_sequential_tx_state[0]_i_2__2_n_0\,
      I4 => tx_state(2),
      I5 => tx_state(3),
      O => \FSM_sequential_tx_state[0]_i_1__5_n_0\
    );
\FSM_sequential_tx_state[0]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA0030FFFFFFFF"
    )
        port map (
      I0 => time_out_500us_reg_n_0,
      I1 => mmcm_lock_reclocked,
      I2 => time_tlock_max_reg_n_0,
      I3 => \reset_time_out__0\,
      I4 => tx_state(1),
      I5 => tx_state(0),
      O => \FSM_sequential_tx_state[0]_i_2__2_n_0\
    );
\FSM_sequential_tx_state[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44544554"
    )
        port map (
      I0 => tx_state(3),
      I1 => \FSM_sequential_tx_state[1]_i_2__2_n_0\,
      I2 => tx_state(1),
      I3 => tx_state(0),
      I4 => tx_state(2),
      O => \FSM_sequential_tx_state[1]_i_1__2_n_0\
    );
\FSM_sequential_tx_state[1]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22222022"
    )
        port map (
      I0 => tx_state(0),
      I1 => tx_state(1),
      I2 => \reset_time_out__0\,
      I3 => time_tlock_max_reg_n_0,
      I4 => mmcm_lock_reclocked,
      O => \FSM_sequential_tx_state[1]_i_2__2_n_0\
    );
\FSM_sequential_tx_state[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055100005551000"
    )
        port map (
      I0 => tx_state(3),
      I1 => time_out_2ms_reg_n_0,
      I2 => tx_state(1),
      I3 => tx_state(0),
      I4 => tx_state(2),
      I5 => \FSM_sequential_tx_state[2]_i_2__2_n_0\,
      O => \FSM_sequential_tx_state[2]_i_1__2_n_0\
    );
\FSM_sequential_tx_state[2]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => mmcm_lock_reclocked,
      I1 => time_tlock_max_reg_n_0,
      I2 => \reset_time_out__0\,
      O => \FSM_sequential_tx_state[2]_i_2__2_n_0\
    );
\FSM_sequential_tx_state[3]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAEAAAAAAAAA"
    )
        port map (
      I0 => tx_state(3),
      I1 => tx_state(0),
      I2 => tx_state(1),
      I3 => \reset_time_out__0\,
      I4 => time_out_500us_reg_n_0,
      I5 => tx_state(2),
      O => \FSM_sequential_tx_state[3]_i_2__2_n_0\
    );
\FSM_sequential_tx_state[3]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tx_state(1),
      I1 => tx_state(2),
      O => \FSM_sequential_tx_state[3]_i_4__2_n_0\
    );
\FSM_sequential_tx_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => sync_cplllock_n_0,
      D => \FSM_sequential_tx_state[0]_i_1__5_n_0\,
      Q => tx_state(0),
      R => soft_reset_tx_in
    );
\FSM_sequential_tx_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => sync_cplllock_n_0,
      D => \FSM_sequential_tx_state[1]_i_1__2_n_0\,
      Q => tx_state(1),
      R => soft_reset_tx_in
    );
\FSM_sequential_tx_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => sync_cplllock_n_0,
      D => \FSM_sequential_tx_state[2]_i_1__2_n_0\,
      Q => tx_state(2),
      R => soft_reset_tx_in
    );
\FSM_sequential_tx_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => sync_cplllock_n_0,
      D => \FSM_sequential_tx_state[3]_i_2__2_n_0\,
      Q => tx_state(3),
      R => soft_reset_tx_in
    );
\TXUSERRDY_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0080"
    )
        port map (
      I0 => tx_state(2),
      I1 => tx_state(1),
      I2 => tx_state(0),
      I3 => tx_state(3),
      I4 => \^gt3_txuserrdy_i\,
      O => \TXUSERRDY_i_1__2_n_0\
    );
TXUSERRDY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \TXUSERRDY_i_1__2_n_0\,
      Q => \^gt3_txuserrdy_i\,
      R => soft_reset_tx_in
    );
\gttxreset_i_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0002"
    )
        port map (
      I0 => tx_state(0),
      I1 => tx_state(2),
      I2 => tx_state(3),
      I3 => tx_state(1),
      I4 => \^gt3_gttxreset_i\,
      O => \gttxreset_i_i_1__2_n_0\
    );
gttxreset_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \gttxreset_i_i_1__2_n_0\,
      Q => \^gt3_gttxreset_i\,
      R => soft_reset_tx_in
    );
\init_wait_count[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => init_wait_count_reg(0),
      O => \init_wait_count[0]_i_1__2_n_0\
    );
\init_wait_count[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => init_wait_count_reg(1),
      I1 => init_wait_count_reg(0),
      O => p_0_in(1)
    );
\init_wait_count[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => init_wait_count_reg(2),
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(0),
      O => p_0_in(2)
    );
\init_wait_count[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => init_wait_count_reg(0),
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(2),
      I3 => init_wait_count_reg(3),
      O => p_0_in(3)
    );
\init_wait_count[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => init_wait_count_reg(4),
      I1 => init_wait_count_reg(0),
      I2 => init_wait_count_reg(1),
      I3 => init_wait_count_reg(2),
      I4 => init_wait_count_reg(3),
      O => p_0_in(4)
    );
\init_wait_count[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => init_wait_count_reg(2),
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(0),
      I3 => init_wait_count_reg(4),
      I4 => init_wait_count_reg(3),
      I5 => init_wait_count_reg(5),
      O => p_0_in(5)
    );
\init_wait_count[6]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AAAAAAA"
    )
        port map (
      I0 => init_wait_count_reg(6),
      I1 => \init_wait_count[7]_i_4__2_n_0\,
      I2 => init_wait_count_reg(4),
      I3 => init_wait_count_reg(3),
      I4 => init_wait_count_reg(5),
      O => p_0_in(6)
    );
\init_wait_count[7]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => \init_wait_count[7]_i_3__2_n_0\,
      I1 => init_wait_count_reg(7),
      I2 => init_wait_count_reg(2),
      I3 => init_wait_count_reg(5),
      I4 => init_wait_count_reg(6),
      O => init_wait_count
    );
\init_wait_count[7]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA6AAAAAAAAAAA"
    )
        port map (
      I0 => init_wait_count_reg(7),
      I1 => init_wait_count_reg(5),
      I2 => init_wait_count_reg(3),
      I3 => init_wait_count_reg(4),
      I4 => \init_wait_count[7]_i_4__2_n_0\,
      I5 => init_wait_count_reg(6),
      O => p_0_in(7)
    );
\init_wait_count[7]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => init_wait_count_reg(4),
      I1 => init_wait_count_reg(3),
      I2 => init_wait_count_reg(0),
      I3 => init_wait_count_reg(1),
      O => \init_wait_count[7]_i_3__2_n_0\
    );
\init_wait_count[7]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => init_wait_count_reg(0),
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(2),
      O => \init_wait_count[7]_i_4__2_n_0\
    );
\init_wait_count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_tx_in,
      D => \init_wait_count[0]_i_1__2_n_0\,
      Q => init_wait_count_reg(0)
    );
\init_wait_count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_tx_in,
      D => p_0_in(1),
      Q => init_wait_count_reg(1)
    );
\init_wait_count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_tx_in,
      D => p_0_in(2),
      Q => init_wait_count_reg(2)
    );
\init_wait_count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_tx_in,
      D => p_0_in(3),
      Q => init_wait_count_reg(3)
    );
\init_wait_count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_tx_in,
      D => p_0_in(4),
      Q => init_wait_count_reg(4)
    );
\init_wait_count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_tx_in,
      D => p_0_in(5),
      Q => init_wait_count_reg(5)
    );
\init_wait_count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_tx_in,
      D => p_0_in(6),
      Q => init_wait_count_reg(6)
    );
\init_wait_count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_tx_in,
      D => p_0_in(7),
      Q => init_wait_count_reg(7)
    );
\init_wait_done_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001000"
    )
        port map (
      I0 => \init_wait_count[7]_i_3__2_n_0\,
      I1 => init_wait_count_reg(7),
      I2 => init_wait_count_reg(2),
      I3 => init_wait_count_reg(5),
      I4 => init_wait_count_reg(6),
      I5 => init_wait_done_reg_n_0,
      O => \init_wait_done_i_1__2_n_0\
    );
init_wait_done_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      CLR => soft_reset_tx_in,
      D => \init_wait_done_i_1__2_n_0\,
      Q => init_wait_done_reg_n_0
    );
\mmcm_lock_count[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mmcm_lock_count_reg(0),
      O => \p_0_in__0\(0)
    );
\mmcm_lock_count[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mmcm_lock_count_reg(0),
      I1 => mmcm_lock_count_reg(1),
      O => \p_0_in__0\(1)
    );
\mmcm_lock_count[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => mmcm_lock_count_reg(2),
      I1 => mmcm_lock_count_reg(0),
      I2 => mmcm_lock_count_reg(1),
      O => \p_0_in__0\(2)
    );
\mmcm_lock_count[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => mmcm_lock_count_reg(3),
      I1 => mmcm_lock_count_reg(1),
      I2 => mmcm_lock_count_reg(0),
      I3 => mmcm_lock_count_reg(2),
      O => \p_0_in__0\(3)
    );
\mmcm_lock_count[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => mmcm_lock_count_reg(2),
      I1 => mmcm_lock_count_reg(0),
      I2 => mmcm_lock_count_reg(1),
      I3 => mmcm_lock_count_reg(3),
      I4 => mmcm_lock_count_reg(4),
      O => \p_0_in__0\(4)
    );
\mmcm_lock_count[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => mmcm_lock_count_reg(5),
      I1 => mmcm_lock_count_reg(2),
      I2 => mmcm_lock_count_reg(0),
      I3 => mmcm_lock_count_reg(1),
      I4 => mmcm_lock_count_reg(3),
      I5 => mmcm_lock_count_reg(4),
      O => \p_0_in__0\(5)
    );
\mmcm_lock_count[6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => mmcm_lock_count_reg(6),
      I1 => \mmcm_lock_count[7]_i_4__2_n_0\,
      I2 => mmcm_lock_count_reg(5),
      O => \p_0_in__0\(6)
    );
\mmcm_lock_count[7]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => mmcm_lock_count_reg(6),
      I1 => \mmcm_lock_count[7]_i_4__2_n_0\,
      I2 => mmcm_lock_count_reg(5),
      I3 => mmcm_lock_count_reg(7),
      O => \mmcm_lock_count[7]_i_2__2_n_0\
    );
\mmcm_lock_count[7]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => mmcm_lock_count_reg(7),
      I1 => mmcm_lock_count_reg(5),
      I2 => \mmcm_lock_count[7]_i_4__2_n_0\,
      I3 => mmcm_lock_count_reg(6),
      O => \p_0_in__0\(7)
    );
\mmcm_lock_count[7]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => mmcm_lock_count_reg(4),
      I1 => mmcm_lock_count_reg(3),
      I2 => mmcm_lock_count_reg(1),
      I3 => mmcm_lock_count_reg(0),
      I4 => mmcm_lock_count_reg(2),
      O => \mmcm_lock_count[7]_i_4__2_n_0\
    );
\mmcm_lock_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__2_n_0\,
      D => \p_0_in__0\(0),
      Q => mmcm_lock_count_reg(0),
      R => clear
    );
\mmcm_lock_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__2_n_0\,
      D => \p_0_in__0\(1),
      Q => mmcm_lock_count_reg(1),
      R => clear
    );
\mmcm_lock_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__2_n_0\,
      D => \p_0_in__0\(2),
      Q => mmcm_lock_count_reg(2),
      R => clear
    );
\mmcm_lock_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__2_n_0\,
      D => \p_0_in__0\(3),
      Q => mmcm_lock_count_reg(3),
      R => clear
    );
\mmcm_lock_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__2_n_0\,
      D => \p_0_in__0\(4),
      Q => mmcm_lock_count_reg(4),
      R => clear
    );
\mmcm_lock_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__2_n_0\,
      D => \p_0_in__0\(5),
      Q => mmcm_lock_count_reg(5),
      R => clear
    );
\mmcm_lock_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__2_n_0\,
      D => \p_0_in__0\(6),
      Q => mmcm_lock_count_reg(6),
      R => clear
    );
\mmcm_lock_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__2_n_0\,
      D => \p_0_in__0\(7),
      Q => mmcm_lock_count_reg(7),
      R => clear
    );
mmcm_lock_reclocked_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => sync_mmcm_lock_reclocked_n_1,
      Q => mmcm_lock_reclocked,
      R => '0'
    );
\pll_reset_asserted_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA0BAA"
    )
        port map (
      I0 => pll_reset_asserted_reg_n_0,
      I1 => gt3_cpllrefclklost_i,
      I2 => tx_state(1),
      I3 => tx_state(0),
      I4 => tx_state(2),
      I5 => tx_state(3),
      O => \pll_reset_asserted_i_1__2_n_0\
    );
pll_reset_asserted_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \pll_reset_asserted_i_1__2_n_0\,
      Q => pll_reset_asserted_reg_n_0,
      R => soft_reset_tx_in
    );
\reset_time_out_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B833"
    )
        port map (
      I0 => txresetdone_s3,
      I1 => tx_state(1),
      I2 => mmcm_lock_reclocked,
      I3 => tx_state(2),
      O => \reset_time_out_i_3__2_n_0\
    );
reset_time_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => sync_cplllock_n_1,
      Q => \reset_time_out__0\,
      R => soft_reset_tx_in
    );
sync_TXRESETDONE: entity work.gtwizard_0_gtwizard_0_sync_block_47
     port map (
      data_out => txresetdone_s2,
      gt3_txresetdone_out => gt3_txresetdone_out,
      sysclk_in => sysclk_in
    );
sync_cplllock: entity work.gtwizard_0_gtwizard_0_sync_block_48
     port map (
      E(0) => sync_cplllock_n_0,
      \FSM_sequential_tx_state_reg[0]\ => init_wait_done_reg_n_0,
      \FSM_sequential_tx_state_reg[0]_0\ => \FSM_sequential_tx_state[3]_i_4__2_n_0\,
      \FSM_sequential_tx_state_reg[3]\ => sync_cplllock_n_1,
      \FSM_sequential_tx_state_reg[3]_i_3__2_0\ => time_out_500us_reg_n_0,
      \FSM_sequential_tx_state_reg[3]_i_3__2_1\ => time_out_2ms_reg_n_0,
      \FSM_sequential_tx_state_reg[3]_i_3__2_2\ => time_tlock_max_reg_n_0,
      \FSM_sequential_tx_state_reg[3]_i_3__2_3\ => pll_reset_asserted_reg_n_0,
      Q(3 downto 0) => tx_state(3 downto 0),
      gt3_cplllock_out => gt3_cplllock_out,
      mmcm_lock_reclocked => mmcm_lock_reclocked,
      \reset_time_out__0\ => \reset_time_out__0\,
      reset_time_out_reg => \reset_time_out_i_3__2_n_0\,
      sel => sel,
      sysclk_in => sysclk_in,
      txresetdone_s3 => txresetdone_s3
    );
sync_mmcm_lock_reclocked: entity work.gtwizard_0_gtwizard_0_sync_block_49
     port map (
      Q(2 downto 0) => mmcm_lock_count_reg(7 downto 5),
      SR(0) => clear,
      mmcm_lock_reclocked => mmcm_lock_reclocked,
      mmcm_lock_reclocked_reg => sync_mmcm_lock_reclocked_n_1,
      mmcm_lock_reclocked_reg_0 => \mmcm_lock_count[7]_i_4__2_n_0\,
      sysclk_in => sysclk_in
    );
\time_out_2ms_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAAE"
    )
        port map (
      I0 => time_out_2ms_reg_n_0,
      I1 => \time_out_2ms_i_2__2_n_0\,
      I2 => \time_out_counter[0]_i_4__2_n_0\,
      I3 => \time_out_2ms_i_3__2_n_0\,
      I4 => \time_out_counter[0]_i_5__10_n_0\,
      I5 => \reset_time_out__0\,
      O => \time_out_2ms_i_1__2_n_0\
    );
\time_out_2ms_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => time_out_counter_reg(10),
      I1 => time_out_counter_reg(8),
      I2 => time_out_counter_reg(2),
      I3 => time_out_counter_reg(1),
      I4 => time_out_counter_reg(15),
      I5 => time_out_counter_reg(14),
      O => \time_out_2ms_i_2__2_n_0\
    );
\time_out_2ms_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => time_out_counter_reg(5),
      I1 => time_out_counter_reg(0),
      I2 => time_out_counter_reg(13),
      I3 => time_out_counter_reg(12),
      O => \time_out_2ms_i_3__2_n_0\
    );
time_out_2ms_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \time_out_2ms_i_1__2_n_0\,
      Q => time_out_2ms_reg_n_0,
      R => '0'
    );
\time_out_500us_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAAE"
    )
        port map (
      I0 => time_out_500us_reg_n_0,
      I1 => \time_out_500us_i_2__2_n_0\,
      I2 => \time_out_2ms_i_3__2_n_0\,
      I3 => \time_out_500us_i_3__2_n_0\,
      I4 => \time_tlock_max_i_3__2_n_0\,
      I5 => \reset_time_out__0\,
      O => \time_out_500us_i_1__2_n_0\
    );
\time_out_500us_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => time_out_counter_reg(1),
      I1 => time_out_counter_reg(2),
      I2 => time_out_counter_reg(9),
      I3 => time_out_counter_reg(15),
      I4 => time_out_counter_reg(3),
      I5 => time_out_counter_reg(4),
      O => \time_out_500us_i_2__2_n_0\
    );
\time_out_500us_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => time_out_counter_reg(14),
      I1 => time_out_counter_reg(10),
      I2 => time_out_counter_reg(6),
      I3 => time_out_counter_reg(8),
      O => \time_out_500us_i_3__2_n_0\
    );
time_out_500us_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \time_out_500us_i_1__2_n_0\,
      Q => time_out_500us_reg_n_0,
      R => '0'
    );
\time_out_counter[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => \time_out_counter[0]_i_3__2_n_0\,
      I1 => time_out_counter_reg(13),
      I2 => time_out_counter_reg(12),
      I3 => \time_out_counter[0]_i_4__2_n_0\,
      I4 => \time_out_counter[0]_i_5__10_n_0\,
      O => time_out_counter
    );
\time_out_counter[0]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \time_out_counter[0]_i_7_n_0\,
      I1 => time_out_counter_reg(14),
      I2 => time_out_counter_reg(15),
      I3 => time_out_counter_reg(0),
      I4 => time_out_counter_reg(5),
      O => \time_out_counter[0]_i_3__2_n_0\
    );
\time_out_counter[0]_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => time_out_counter_reg(16),
      I1 => time_out_counter_reg(7),
      I2 => time_out_counter_reg(17),
      I3 => time_out_counter_reg(4),
      O => \time_out_counter[0]_i_4__2_n_0\
    );
\time_out_counter[0]_i_5__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => time_out_counter_reg(6),
      I1 => time_out_counter_reg(9),
      I2 => time_out_counter_reg(11),
      I3 => time_out_counter_reg(3),
      O => \time_out_counter[0]_i_5__10_n_0\
    );
\time_out_counter[0]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_out_counter_reg(0),
      O => \time_out_counter[0]_i_6__0_n_0\
    );
\time_out_counter[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => time_out_counter_reg(1),
      I1 => time_out_counter_reg(2),
      I2 => time_out_counter_reg(8),
      I3 => time_out_counter_reg(10),
      O => \time_out_counter[0]_i_7_n_0\
    );
\time_out_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__2_n_7\,
      Q => time_out_counter_reg(0),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[0]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \time_out_counter_reg[0]_i_2__2_n_0\,
      CO(2) => \time_out_counter_reg[0]_i_2__2_n_1\,
      CO(1) => \time_out_counter_reg[0]_i_2__2_n_2\,
      CO(0) => \time_out_counter_reg[0]_i_2__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \time_out_counter_reg[0]_i_2__2_n_4\,
      O(2) => \time_out_counter_reg[0]_i_2__2_n_5\,
      O(1) => \time_out_counter_reg[0]_i_2__2_n_6\,
      O(0) => \time_out_counter_reg[0]_i_2__2_n_7\,
      S(3 downto 1) => time_out_counter_reg(3 downto 1),
      S(0) => \time_out_counter[0]_i_6__0_n_0\
    );
\time_out_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__2_n_5\,
      Q => time_out_counter_reg(10),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__2_n_4\,
      Q => time_out_counter_reg(11),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__2_n_7\,
      Q => time_out_counter_reg(12),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[12]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[8]_i_1__2_n_0\,
      CO(3) => \time_out_counter_reg[12]_i_1__2_n_0\,
      CO(2) => \time_out_counter_reg[12]_i_1__2_n_1\,
      CO(1) => \time_out_counter_reg[12]_i_1__2_n_2\,
      CO(0) => \time_out_counter_reg[12]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[12]_i_1__2_n_4\,
      O(2) => \time_out_counter_reg[12]_i_1__2_n_5\,
      O(1) => \time_out_counter_reg[12]_i_1__2_n_6\,
      O(0) => \time_out_counter_reg[12]_i_1__2_n_7\,
      S(3 downto 0) => time_out_counter_reg(15 downto 12)
    );
\time_out_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__2_n_6\,
      Q => time_out_counter_reg(13),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__2_n_5\,
      Q => time_out_counter_reg(14),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__2_n_4\,
      Q => time_out_counter_reg(15),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1__2_n_7\,
      Q => time_out_counter_reg(16),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[16]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[12]_i_1__2_n_0\,
      CO(3 downto 1) => \NLW_time_out_counter_reg[16]_i_1__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \time_out_counter_reg[16]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_time_out_counter_reg[16]_i_1__2_O_UNCONNECTED\(3 downto 2),
      O(1) => \time_out_counter_reg[16]_i_1__2_n_6\,
      O(0) => \time_out_counter_reg[16]_i_1__2_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => time_out_counter_reg(17 downto 16)
    );
\time_out_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1__2_n_6\,
      Q => time_out_counter_reg(17),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__2_n_6\,
      Q => time_out_counter_reg(1),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__2_n_5\,
      Q => time_out_counter_reg(2),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__2_n_4\,
      Q => time_out_counter_reg(3),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__2_n_7\,
      Q => time_out_counter_reg(4),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[4]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[0]_i_2__2_n_0\,
      CO(3) => \time_out_counter_reg[4]_i_1__2_n_0\,
      CO(2) => \time_out_counter_reg[4]_i_1__2_n_1\,
      CO(1) => \time_out_counter_reg[4]_i_1__2_n_2\,
      CO(0) => \time_out_counter_reg[4]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[4]_i_1__2_n_4\,
      O(2) => \time_out_counter_reg[4]_i_1__2_n_5\,
      O(1) => \time_out_counter_reg[4]_i_1__2_n_6\,
      O(0) => \time_out_counter_reg[4]_i_1__2_n_7\,
      S(3 downto 0) => time_out_counter_reg(7 downto 4)
    );
\time_out_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__2_n_6\,
      Q => time_out_counter_reg(5),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__2_n_5\,
      Q => time_out_counter_reg(6),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__2_n_4\,
      Q => time_out_counter_reg(7),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__2_n_7\,
      Q => time_out_counter_reg(8),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[8]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[4]_i_1__2_n_0\,
      CO(3) => \time_out_counter_reg[8]_i_1__2_n_0\,
      CO(2) => \time_out_counter_reg[8]_i_1__2_n_1\,
      CO(1) => \time_out_counter_reg[8]_i_1__2_n_2\,
      CO(0) => \time_out_counter_reg[8]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[8]_i_1__2_n_4\,
      O(2) => \time_out_counter_reg[8]_i_1__2_n_5\,
      O(1) => \time_out_counter_reg[8]_i_1__2_n_6\,
      O(0) => \time_out_counter_reg[8]_i_1__2_n_7\,
      S(3 downto 0) => time_out_counter_reg(11 downto 8)
    );
\time_out_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__2_n_6\,
      Q => time_out_counter_reg(9),
      R => \reset_time_out__0\
    );
\time_tlock_max_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AAAE"
    )
        port map (
      I0 => time_tlock_max_reg_n_0,
      I1 => \time_out_counter[0]_i_3__2_n_0\,
      I2 => \time_tlock_max_i_2__2_n_0\,
      I3 => \time_tlock_max_i_3__2_n_0\,
      I4 => \reset_time_out__0\,
      O => \time_tlock_max_i_1__2_n_0\
    );
\time_tlock_max_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFDFFF"
    )
        port map (
      I0 => time_out_counter_reg(4),
      I1 => time_out_counter_reg(3),
      I2 => time_out_counter_reg(9),
      I3 => time_out_counter_reg(13),
      I4 => time_out_counter_reg(6),
      I5 => time_out_counter_reg(12),
      O => \time_tlock_max_i_2__2_n_0\
    );
\time_tlock_max_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => time_out_counter_reg(16),
      I1 => time_out_counter_reg(17),
      I2 => time_out_counter_reg(7),
      I3 => time_out_counter_reg(11),
      O => \time_tlock_max_i_3__2_n_0\
    );
time_tlock_max_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \time_tlock_max_i_1__2_n_0\,
      Q => time_tlock_max_reg_n_0,
      R => '0'
    );
\tx_fsm_reset_done_int_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0020"
    )
        port map (
      I0 => tx_state(3),
      I1 => tx_state(2),
      I2 => tx_state(0),
      I3 => tx_state(1),
      I4 => \^gt3_tx_fsm_reset_done_out\,
      O => \tx_fsm_reset_done_int_i_1__2_n_0\
    );
tx_fsm_reset_done_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \tx_fsm_reset_done_int_i_1__2_n_0\,
      Q => \^gt3_tx_fsm_reset_done_out\,
      R => soft_reset_tx_in
    );
txresetdone_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => txresetdone_s2,
      Q => txresetdone_s3,
      R => '0'
    );
\wait_time_cnt[0]_i_10__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(1),
      O => \wait_time_cnt[0]_i_10__2_n_0\
    );
\wait_time_cnt[0]_i_11__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(0),
      O => \wait_time_cnt[0]_i_11__2_n_0\
    );
\wait_time_cnt[0]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0444"
    )
        port map (
      I0 => tx_state(3),
      I1 => tx_state(0),
      I2 => tx_state(2),
      I3 => tx_state(1),
      O => \wait_time_cnt[0]_i_1__8_n_0\
    );
\wait_time_cnt[0]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \wait_time_cnt[0]_i_4__2_n_0\,
      I1 => \wait_time_cnt[0]_i_5__2_n_0\,
      I2 => \wait_time_cnt[0]_i_6__2_n_0\,
      I3 => \wait_time_cnt[0]_i_7__2_n_0\,
      O => sel
    );
\wait_time_cnt[0]_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(12),
      I1 => wait_time_cnt_reg(13),
      I2 => wait_time_cnt_reg(15),
      I3 => wait_time_cnt_reg(14),
      O => \wait_time_cnt[0]_i_4__2_n_0\
    );
\wait_time_cnt[0]_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(10),
      I1 => wait_time_cnt_reg(11),
      I2 => wait_time_cnt_reg(8),
      I3 => wait_time_cnt_reg(9),
      O => \wait_time_cnt[0]_i_5__2_n_0\
    );
\wait_time_cnt[0]_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(0),
      I1 => wait_time_cnt_reg(1),
      I2 => wait_time_cnt_reg(2),
      I3 => wait_time_cnt_reg(3),
      O => \wait_time_cnt[0]_i_6__2_n_0\
    );
\wait_time_cnt[0]_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(7),
      I1 => wait_time_cnt_reg(4),
      I2 => wait_time_cnt_reg(6),
      I3 => wait_time_cnt_reg(5),
      O => \wait_time_cnt[0]_i_7__2_n_0\
    );
\wait_time_cnt[0]_i_8__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(3),
      O => \wait_time_cnt[0]_i_8__2_n_0\
    );
\wait_time_cnt[0]_i_9__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(2),
      O => \wait_time_cnt[0]_i_9__2_n_0\
    );
\wait_time_cnt[12]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(15),
      O => \wait_time_cnt[12]_i_2__2_n_0\
    );
\wait_time_cnt[12]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(14),
      O => \wait_time_cnt[12]_i_3__2_n_0\
    );
\wait_time_cnt[12]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(13),
      O => \wait_time_cnt[12]_i_4__2_n_0\
    );
\wait_time_cnt[12]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(12),
      O => \wait_time_cnt[12]_i_5__2_n_0\
    );
\wait_time_cnt[4]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(7),
      O => \wait_time_cnt[4]_i_2__2_n_0\
    );
\wait_time_cnt[4]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(6),
      O => \wait_time_cnt[4]_i_3__2_n_0\
    );
\wait_time_cnt[4]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(5),
      O => \wait_time_cnt[4]_i_4__2_n_0\
    );
\wait_time_cnt[4]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(4),
      O => \wait_time_cnt[4]_i_5__2_n_0\
    );
\wait_time_cnt[8]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(11),
      O => \wait_time_cnt[8]_i_2__2_n_0\
    );
\wait_time_cnt[8]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(10),
      O => \wait_time_cnt[8]_i_3__2_n_0\
    );
\wait_time_cnt[8]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(9),
      O => \wait_time_cnt[8]_i_4__2_n_0\
    );
\wait_time_cnt[8]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(8),
      O => \wait_time_cnt[8]_i_5__2_n_0\
    );
\wait_time_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3__2_n_7\,
      Q => wait_time_cnt_reg(0),
      R => \wait_time_cnt[0]_i_1__8_n_0\
    );
\wait_time_cnt_reg[0]_i_3__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \wait_time_cnt_reg[0]_i_3__2_n_0\,
      CO(2) => \wait_time_cnt_reg[0]_i_3__2_n_1\,
      CO(1) => \wait_time_cnt_reg[0]_i_3__2_n_2\,
      CO(0) => \wait_time_cnt_reg[0]_i_3__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[0]_i_3__2_n_4\,
      O(2) => \wait_time_cnt_reg[0]_i_3__2_n_5\,
      O(1) => \wait_time_cnt_reg[0]_i_3__2_n_6\,
      O(0) => \wait_time_cnt_reg[0]_i_3__2_n_7\,
      S(3) => \wait_time_cnt[0]_i_8__2_n_0\,
      S(2) => \wait_time_cnt[0]_i_9__2_n_0\,
      S(1) => \wait_time_cnt[0]_i_10__2_n_0\,
      S(0) => \wait_time_cnt[0]_i_11__2_n_0\
    );
\wait_time_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1__2_n_5\,
      Q => wait_time_cnt_reg(10),
      R => \wait_time_cnt[0]_i_1__8_n_0\
    );
\wait_time_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1__2_n_4\,
      Q => wait_time_cnt_reg(11),
      R => \wait_time_cnt[0]_i_1__8_n_0\
    );
\wait_time_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1__2_n_7\,
      Q => wait_time_cnt_reg(12),
      R => \wait_time_cnt[0]_i_1__8_n_0\
    );
\wait_time_cnt_reg[12]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[8]_i_1__2_n_0\,
      CO(3) => \NLW_wait_time_cnt_reg[12]_i_1__2_CO_UNCONNECTED\(3),
      CO(2) => \wait_time_cnt_reg[12]_i_1__2_n_1\,
      CO(1) => \wait_time_cnt_reg[12]_i_1__2_n_2\,
      CO(0) => \wait_time_cnt_reg[12]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0111",
      O(3) => \wait_time_cnt_reg[12]_i_1__2_n_4\,
      O(2) => \wait_time_cnt_reg[12]_i_1__2_n_5\,
      O(1) => \wait_time_cnt_reg[12]_i_1__2_n_6\,
      O(0) => \wait_time_cnt_reg[12]_i_1__2_n_7\,
      S(3) => \wait_time_cnt[12]_i_2__2_n_0\,
      S(2) => \wait_time_cnt[12]_i_3__2_n_0\,
      S(1) => \wait_time_cnt[12]_i_4__2_n_0\,
      S(0) => \wait_time_cnt[12]_i_5__2_n_0\
    );
\wait_time_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1__2_n_6\,
      Q => wait_time_cnt_reg(13),
      R => \wait_time_cnt[0]_i_1__8_n_0\
    );
\wait_time_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1__2_n_5\,
      Q => wait_time_cnt_reg(14),
      R => \wait_time_cnt[0]_i_1__8_n_0\
    );
\wait_time_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1__2_n_4\,
      Q => wait_time_cnt_reg(15),
      R => \wait_time_cnt[0]_i_1__8_n_0\
    );
\wait_time_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3__2_n_6\,
      Q => wait_time_cnt_reg(1),
      R => \wait_time_cnt[0]_i_1__8_n_0\
    );
\wait_time_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3__2_n_5\,
      Q => wait_time_cnt_reg(2),
      R => \wait_time_cnt[0]_i_1__8_n_0\
    );
\wait_time_cnt_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3__2_n_4\,
      Q => wait_time_cnt_reg(3),
      S => \wait_time_cnt[0]_i_1__8_n_0\
    );
\wait_time_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1__2_n_7\,
      Q => wait_time_cnt_reg(4),
      R => \wait_time_cnt[0]_i_1__8_n_0\
    );
\wait_time_cnt_reg[4]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[0]_i_3__2_n_0\,
      CO(3) => \wait_time_cnt_reg[4]_i_1__2_n_0\,
      CO(2) => \wait_time_cnt_reg[4]_i_1__2_n_1\,
      CO(1) => \wait_time_cnt_reg[4]_i_1__2_n_2\,
      CO(0) => \wait_time_cnt_reg[4]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[4]_i_1__2_n_4\,
      O(2) => \wait_time_cnt_reg[4]_i_1__2_n_5\,
      O(1) => \wait_time_cnt_reg[4]_i_1__2_n_6\,
      O(0) => \wait_time_cnt_reg[4]_i_1__2_n_7\,
      S(3) => \wait_time_cnt[4]_i_2__2_n_0\,
      S(2) => \wait_time_cnt[4]_i_3__2_n_0\,
      S(1) => \wait_time_cnt[4]_i_4__2_n_0\,
      S(0) => \wait_time_cnt[4]_i_5__2_n_0\
    );
\wait_time_cnt_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1__2_n_6\,
      Q => wait_time_cnt_reg(5),
      S => \wait_time_cnt[0]_i_1__8_n_0\
    );
\wait_time_cnt_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1__2_n_5\,
      Q => wait_time_cnt_reg(6),
      S => \wait_time_cnt[0]_i_1__8_n_0\
    );
\wait_time_cnt_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1__2_n_4\,
      Q => wait_time_cnt_reg(7),
      S => \wait_time_cnt[0]_i_1__8_n_0\
    );
\wait_time_cnt_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1__2_n_7\,
      Q => wait_time_cnt_reg(8),
      S => \wait_time_cnt[0]_i_1__8_n_0\
    );
\wait_time_cnt_reg[8]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[4]_i_1__2_n_0\,
      CO(3) => \wait_time_cnt_reg[8]_i_1__2_n_0\,
      CO(2) => \wait_time_cnt_reg[8]_i_1__2_n_1\,
      CO(1) => \wait_time_cnt_reg[8]_i_1__2_n_2\,
      CO(0) => \wait_time_cnt_reg[8]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[8]_i_1__2_n_4\,
      O(2) => \wait_time_cnt_reg[8]_i_1__2_n_5\,
      O(1) => \wait_time_cnt_reg[8]_i_1__2_n_6\,
      O(0) => \wait_time_cnt_reg[8]_i_1__2_n_7\,
      S(3) => \wait_time_cnt[8]_i_2__2_n_0\,
      S(2) => \wait_time_cnt[8]_i_3__2_n_0\,
      S(1) => \wait_time_cnt[8]_i_4__2_n_0\,
      S(0) => \wait_time_cnt[8]_i_5__2_n_0\
    );
\wait_time_cnt_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1__2_n_6\,
      Q => wait_time_cnt_reg(9),
      S => \wait_time_cnt[0]_i_1__8_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtwizard_0_gtwizard_0_TX_STARTUP_FSM_7 is
  port (
    gt4_gttxreset_i : out STD_LOGIC;
    gt4_cpllreset_i : out STD_LOGIC;
    gt4_tx_fsm_reset_done_out : out STD_LOGIC;
    gt4_txuserrdy_i : out STD_LOGIC;
    sysclk_in : in STD_LOGIC;
    soft_reset_tx_in : in STD_LOGIC;
    gt4_cpllrefclklost_i : in STD_LOGIC;
    gt4_txresetdone_out : in STD_LOGIC;
    gt4_cplllock_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtwizard_0_gtwizard_0_TX_STARTUP_FSM_7 : entity is "gtwizard_0_TX_STARTUP_FSM";
end gtwizard_0_gtwizard_0_TX_STARTUP_FSM_7;

architecture STRUCTURE of gtwizard_0_gtwizard_0_TX_STARTUP_FSM_7 is
  signal \CPLL_RESET_i_1__3_n_0\ : STD_LOGIC;
  signal \CPLL_RESET_i_2__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[0]_i_2__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[1]_i_2__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[2]_i_2__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_2__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_4__3_n_0\ : STD_LOGIC;
  signal \TXUSERRDY_i_1__3_n_0\ : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal \^gt4_cpllreset_i\ : STD_LOGIC;
  signal \^gt4_gttxreset_i\ : STD_LOGIC;
  signal \^gt4_tx_fsm_reset_done_out\ : STD_LOGIC;
  signal \^gt4_txuserrdy_i\ : STD_LOGIC;
  signal \gttxreset_i_i_1__3_n_0\ : STD_LOGIC;
  signal init_wait_count : STD_LOGIC;
  signal \init_wait_count[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \init_wait_count[7]_i_3__3_n_0\ : STD_LOGIC;
  signal \init_wait_count[7]_i_4__3_n_0\ : STD_LOGIC;
  signal init_wait_count_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \init_wait_done_i_1__3_n_0\ : STD_LOGIC;
  signal init_wait_done_reg_n_0 : STD_LOGIC;
  signal \mmcm_lock_count[7]_i_2__3_n_0\ : STD_LOGIC;
  signal \mmcm_lock_count[7]_i_4__3_n_0\ : STD_LOGIC;
  signal mmcm_lock_count_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mmcm_lock_reclocked : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \pll_reset_asserted_i_1__3_n_0\ : STD_LOGIC;
  signal pll_reset_asserted_reg_n_0 : STD_LOGIC;
  signal \reset_time_out__0\ : STD_LOGIC;
  signal \reset_time_out_i_3__3_n_0\ : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal sync_cplllock_n_0 : STD_LOGIC;
  signal sync_cplllock_n_1 : STD_LOGIC;
  signal sync_mmcm_lock_reclocked_n_1 : STD_LOGIC;
  signal \time_out_2ms_i_1__3_n_0\ : STD_LOGIC;
  signal \time_out_2ms_i_2__3_n_0\ : STD_LOGIC;
  signal \time_out_2ms_i_3__3_n_0\ : STD_LOGIC;
  signal \time_out_2ms_i_4__2_n_0\ : STD_LOGIC;
  signal \time_out_2ms_i_5__1_n_0\ : STD_LOGIC;
  signal time_out_2ms_reg_n_0 : STD_LOGIC;
  signal \time_out_500us_i_1__3_n_0\ : STD_LOGIC;
  signal \time_out_500us_i_2__3_n_0\ : STD_LOGIC;
  signal \time_out_500us_i_3__3_n_0\ : STD_LOGIC;
  signal time_out_500us_reg_n_0 : STD_LOGIC;
  signal time_out_counter : STD_LOGIC;
  signal \time_out_counter[0]_i_3__3_n_0\ : STD_LOGIC;
  signal \time_out_counter[0]_i_4__3_n_0\ : STD_LOGIC;
  signal \time_out_counter[0]_i_5__1_n_0\ : STD_LOGIC;
  signal time_out_counter_reg : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \time_out_counter_reg[0]_i_2__3_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__3_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__3_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__3_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__3_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__3_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__3_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__3_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__3_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__3_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__3_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__3_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__3_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__3_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__3_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__3_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__3_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__3_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__3_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__3_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__3_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__3_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__3_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__3_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__3_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__3_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__3_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__3_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__3_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__3_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__3_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__3_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__3_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__3_n_7\ : STD_LOGIC;
  signal \time_tlock_max_i_1__3_n_0\ : STD_LOGIC;
  signal \time_tlock_max_i_2__3_n_0\ : STD_LOGIC;
  signal \time_tlock_max_i_3__3_n_0\ : STD_LOGIC;
  signal \time_tlock_max_i_4__1_n_0\ : STD_LOGIC;
  signal time_tlock_max_reg_n_0 : STD_LOGIC;
  signal \tx_fsm_reset_done_int_i_1__3_n_0\ : STD_LOGIC;
  signal tx_state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal txresetdone_s2 : STD_LOGIC;
  signal txresetdone_s3 : STD_LOGIC;
  signal \wait_time_cnt[0]_i_10__3_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_11__3_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_1__9_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_4__3_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_5__3_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_6__3_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_7__3_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_8__3_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_9__3_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_2__3_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_3__3_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_4__3_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_5__3_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_2__3_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_3__3_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_4__3_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_5__3_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_2__3_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_3__3_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_4__3_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_5__3_n_0\ : STD_LOGIC;
  signal wait_time_cnt_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \wait_time_cnt_reg[0]_i_3__3_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__3_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__3_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__3_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__3_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__3_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__3_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__3_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__3_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__3_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__3_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__3_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__3_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__3_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__3_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__3_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__3_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__3_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__3_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__3_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__3_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__3_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__3_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__3_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__3_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__3_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__3_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__3_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__3_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__3_n_7\ : STD_LOGIC;
  signal \NLW_time_out_counter_reg[16]_i_1__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_time_out_counter_reg[16]_i_1__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_wait_time_cnt_reg[12]_i_1__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CPLL_RESET_i_2__3\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \FSM_sequential_tx_state[1]_i_2__3\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \FSM_sequential_tx_state[2]_i_2__3\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \FSM_sequential_tx_state[3]_i_4__3\ : label is "soft_lutpair119";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_tx_state_reg[0]\ : label is "WAIT_FOR_TXOUTCLK:0100,RELEASE_PLL_RESET:0011,WAIT_FOR_PLL_LOCK:0010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,RESET_FSM_DONE:1001,WAIT_FOR_TXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_tx_state_reg[1]\ : label is "WAIT_FOR_TXOUTCLK:0100,RELEASE_PLL_RESET:0011,WAIT_FOR_PLL_LOCK:0010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,RESET_FSM_DONE:1001,WAIT_FOR_TXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_tx_state_reg[2]\ : label is "WAIT_FOR_TXOUTCLK:0100,RELEASE_PLL_RESET:0011,WAIT_FOR_PLL_LOCK:0010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,RESET_FSM_DONE:1001,WAIT_FOR_TXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_tx_state_reg[3]\ : label is "WAIT_FOR_TXOUTCLK:0100,RELEASE_PLL_RESET:0011,WAIT_FOR_PLL_LOCK:0010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,RESET_FSM_DONE:1001,WAIT_FOR_TXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute SOFT_HLUTNM of \TXUSERRDY_i_1__3\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \init_wait_count[1]_i_1__3\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \init_wait_count[2]_i_1__3\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \init_wait_count[3]_i_1__3\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \init_wait_count[4]_i_1__3\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \init_wait_count[7]_i_3__3\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \init_wait_count[7]_i_4__3\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \mmcm_lock_count[0]_i_1__3\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \mmcm_lock_count[1]_i_1__3\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \mmcm_lock_count[2]_i_1__3\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \mmcm_lock_count[3]_i_1__3\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \mmcm_lock_count[4]_i_1__3\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \mmcm_lock_count[6]_i_1__3\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \mmcm_lock_count[7]_i_3__3\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \mmcm_lock_count[7]_i_4__3\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \time_out_2ms_i_4__2\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \time_out_500us_i_3__3\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \time_tlock_max_i_2__3\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \time_tlock_max_i_4__1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \tx_fsm_reset_done_int_i_1__3\ : label is "soft_lutpair118";
begin
  gt4_cpllreset_i <= \^gt4_cpllreset_i\;
  gt4_gttxreset_i <= \^gt4_gttxreset_i\;
  gt4_tx_fsm_reset_done_out <= \^gt4_tx_fsm_reset_done_out\;
  gt4_txuserrdy_i <= \^gt4_txuserrdy_i\;
\CPLL_RESET_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF1F00000010"
    )
        port map (
      I0 => pll_reset_asserted_reg_n_0,
      I1 => gt4_cpllrefclklost_i,
      I2 => \CPLL_RESET_i_2__3_n_0\,
      I3 => tx_state(2),
      I4 => tx_state(1),
      I5 => \^gt4_cpllreset_i\,
      O => \CPLL_RESET_i_1__3_n_0\
    );
\CPLL_RESET_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tx_state(0),
      I1 => tx_state(3),
      O => \CPLL_RESET_i_2__3_n_0\
    );
CPLL_RESET_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \CPLL_RESET_i_1__3_n_0\,
      Q => \^gt4_cpllreset_i\,
      R => soft_reset_tx_in
    );
\FSM_sequential_tx_state[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF008F8F"
    )
        port map (
      I0 => time_out_2ms_reg_n_0,
      I1 => tx_state(1),
      I2 => tx_state(0),
      I3 => \FSM_sequential_tx_state[0]_i_2__3_n_0\,
      I4 => tx_state(2),
      I5 => tx_state(3),
      O => \FSM_sequential_tx_state[0]_i_1__1_n_0\
    );
\FSM_sequential_tx_state[0]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA0030FFFFFFFF"
    )
        port map (
      I0 => time_out_500us_reg_n_0,
      I1 => mmcm_lock_reclocked,
      I2 => time_tlock_max_reg_n_0,
      I3 => \reset_time_out__0\,
      I4 => tx_state(1),
      I5 => tx_state(0),
      O => \FSM_sequential_tx_state[0]_i_2__3_n_0\
    );
\FSM_sequential_tx_state[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44544554"
    )
        port map (
      I0 => tx_state(3),
      I1 => \FSM_sequential_tx_state[1]_i_2__3_n_0\,
      I2 => tx_state(1),
      I3 => tx_state(0),
      I4 => tx_state(2),
      O => \FSM_sequential_tx_state[1]_i_1__3_n_0\
    );
\FSM_sequential_tx_state[1]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22222022"
    )
        port map (
      I0 => tx_state(0),
      I1 => tx_state(1),
      I2 => \reset_time_out__0\,
      I3 => time_tlock_max_reg_n_0,
      I4 => mmcm_lock_reclocked,
      O => \FSM_sequential_tx_state[1]_i_2__3_n_0\
    );
\FSM_sequential_tx_state[2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100505001505050"
    )
        port map (
      I0 => tx_state(3),
      I1 => time_out_2ms_reg_n_0,
      I2 => tx_state(2),
      I3 => tx_state(1),
      I4 => tx_state(0),
      I5 => \FSM_sequential_tx_state[2]_i_2__3_n_0\,
      O => \FSM_sequential_tx_state[2]_i_1__3_n_0\
    );
\FSM_sequential_tx_state[2]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => mmcm_lock_reclocked,
      I1 => time_tlock_max_reg_n_0,
      I2 => \reset_time_out__0\,
      O => \FSM_sequential_tx_state[2]_i_2__3_n_0\
    );
\FSM_sequential_tx_state[3]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAAAAAAAAAAAAA"
    )
        port map (
      I0 => tx_state(3),
      I1 => \reset_time_out__0\,
      I2 => time_out_500us_reg_n_0,
      I3 => tx_state(0),
      I4 => tx_state(1),
      I5 => tx_state(2),
      O => \FSM_sequential_tx_state[3]_i_2__3_n_0\
    );
\FSM_sequential_tx_state[3]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tx_state(1),
      I1 => tx_state(2),
      O => \FSM_sequential_tx_state[3]_i_4__3_n_0\
    );
\FSM_sequential_tx_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => sync_cplllock_n_0,
      D => \FSM_sequential_tx_state[0]_i_1__1_n_0\,
      Q => tx_state(0),
      R => soft_reset_tx_in
    );
\FSM_sequential_tx_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => sync_cplllock_n_0,
      D => \FSM_sequential_tx_state[1]_i_1__3_n_0\,
      Q => tx_state(1),
      R => soft_reset_tx_in
    );
\FSM_sequential_tx_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => sync_cplllock_n_0,
      D => \FSM_sequential_tx_state[2]_i_1__3_n_0\,
      Q => tx_state(2),
      R => soft_reset_tx_in
    );
\FSM_sequential_tx_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => sync_cplllock_n_0,
      D => \FSM_sequential_tx_state[3]_i_2__3_n_0\,
      Q => tx_state(3),
      R => soft_reset_tx_in
    );
\TXUSERRDY_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB4000"
    )
        port map (
      I0 => tx_state(3),
      I1 => tx_state(0),
      I2 => tx_state(2),
      I3 => tx_state(1),
      I4 => \^gt4_txuserrdy_i\,
      O => \TXUSERRDY_i_1__3_n_0\
    );
TXUSERRDY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \TXUSERRDY_i_1__3_n_0\,
      Q => \^gt4_txuserrdy_i\,
      R => soft_reset_tx_in
    );
\gttxreset_i_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0002"
    )
        port map (
      I0 => tx_state(0),
      I1 => tx_state(2),
      I2 => tx_state(3),
      I3 => tx_state(1),
      I4 => \^gt4_gttxreset_i\,
      O => \gttxreset_i_i_1__3_n_0\
    );
gttxreset_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \gttxreset_i_i_1__3_n_0\,
      Q => \^gt4_gttxreset_i\,
      R => soft_reset_tx_in
    );
\init_wait_count[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => init_wait_count_reg(0),
      O => \init_wait_count[0]_i_1__3_n_0\
    );
\init_wait_count[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => init_wait_count_reg(1),
      I1 => init_wait_count_reg(0),
      O => p_0_in(1)
    );
\init_wait_count[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => init_wait_count_reg(2),
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(0),
      O => p_0_in(2)
    );
\init_wait_count[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => init_wait_count_reg(0),
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(2),
      I3 => init_wait_count_reg(3),
      O => p_0_in(3)
    );
\init_wait_count[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => init_wait_count_reg(4),
      I1 => init_wait_count_reg(0),
      I2 => init_wait_count_reg(1),
      I3 => init_wait_count_reg(2),
      I4 => init_wait_count_reg(3),
      O => p_0_in(4)
    );
\init_wait_count[5]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => init_wait_count_reg(2),
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(0),
      I3 => init_wait_count_reg(4),
      I4 => init_wait_count_reg(3),
      I5 => init_wait_count_reg(5),
      O => p_0_in(5)
    );
\init_wait_count[6]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AAAAAAA"
    )
        port map (
      I0 => init_wait_count_reg(6),
      I1 => \init_wait_count[7]_i_4__3_n_0\,
      I2 => init_wait_count_reg(4),
      I3 => init_wait_count_reg(3),
      I4 => init_wait_count_reg(5),
      O => p_0_in(6)
    );
\init_wait_count[7]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => \init_wait_count[7]_i_3__3_n_0\,
      I1 => init_wait_count_reg(7),
      I2 => init_wait_count_reg(2),
      I3 => init_wait_count_reg(5),
      I4 => init_wait_count_reg(6),
      O => init_wait_count
    );
\init_wait_count[7]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA6AAAAAAAAAAA"
    )
        port map (
      I0 => init_wait_count_reg(7),
      I1 => init_wait_count_reg(5),
      I2 => init_wait_count_reg(3),
      I3 => init_wait_count_reg(4),
      I4 => \init_wait_count[7]_i_4__3_n_0\,
      I5 => init_wait_count_reg(6),
      O => p_0_in(7)
    );
\init_wait_count[7]_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => init_wait_count_reg(4),
      I1 => init_wait_count_reg(3),
      I2 => init_wait_count_reg(0),
      I3 => init_wait_count_reg(1),
      O => \init_wait_count[7]_i_3__3_n_0\
    );
\init_wait_count[7]_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => init_wait_count_reg(0),
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(2),
      O => \init_wait_count[7]_i_4__3_n_0\
    );
\init_wait_count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_tx_in,
      D => \init_wait_count[0]_i_1__3_n_0\,
      Q => init_wait_count_reg(0)
    );
\init_wait_count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_tx_in,
      D => p_0_in(1),
      Q => init_wait_count_reg(1)
    );
\init_wait_count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_tx_in,
      D => p_0_in(2),
      Q => init_wait_count_reg(2)
    );
\init_wait_count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_tx_in,
      D => p_0_in(3),
      Q => init_wait_count_reg(3)
    );
\init_wait_count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_tx_in,
      D => p_0_in(4),
      Q => init_wait_count_reg(4)
    );
\init_wait_count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_tx_in,
      D => p_0_in(5),
      Q => init_wait_count_reg(5)
    );
\init_wait_count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_tx_in,
      D => p_0_in(6),
      Q => init_wait_count_reg(6)
    );
\init_wait_count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_tx_in,
      D => p_0_in(7),
      Q => init_wait_count_reg(7)
    );
\init_wait_done_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001000"
    )
        port map (
      I0 => \init_wait_count[7]_i_3__3_n_0\,
      I1 => init_wait_count_reg(7),
      I2 => init_wait_count_reg(2),
      I3 => init_wait_count_reg(5),
      I4 => init_wait_count_reg(6),
      I5 => init_wait_done_reg_n_0,
      O => \init_wait_done_i_1__3_n_0\
    );
init_wait_done_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      CLR => soft_reset_tx_in,
      D => \init_wait_done_i_1__3_n_0\,
      Q => init_wait_done_reg_n_0
    );
\mmcm_lock_count[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mmcm_lock_count_reg(0),
      O => \p_0_in__0\(0)
    );
\mmcm_lock_count[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mmcm_lock_count_reg(0),
      I1 => mmcm_lock_count_reg(1),
      O => \p_0_in__0\(1)
    );
\mmcm_lock_count[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => mmcm_lock_count_reg(2),
      I1 => mmcm_lock_count_reg(0),
      I2 => mmcm_lock_count_reg(1),
      O => \p_0_in__0\(2)
    );
\mmcm_lock_count[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => mmcm_lock_count_reg(3),
      I1 => mmcm_lock_count_reg(1),
      I2 => mmcm_lock_count_reg(0),
      I3 => mmcm_lock_count_reg(2),
      O => \p_0_in__0\(3)
    );
\mmcm_lock_count[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => mmcm_lock_count_reg(2),
      I1 => mmcm_lock_count_reg(0),
      I2 => mmcm_lock_count_reg(1),
      I3 => mmcm_lock_count_reg(3),
      I4 => mmcm_lock_count_reg(4),
      O => \p_0_in__0\(4)
    );
\mmcm_lock_count[5]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => mmcm_lock_count_reg(5),
      I1 => mmcm_lock_count_reg(2),
      I2 => mmcm_lock_count_reg(0),
      I3 => mmcm_lock_count_reg(1),
      I4 => mmcm_lock_count_reg(3),
      I5 => mmcm_lock_count_reg(4),
      O => \p_0_in__0\(5)
    );
\mmcm_lock_count[6]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => mmcm_lock_count_reg(6),
      I1 => \mmcm_lock_count[7]_i_4__3_n_0\,
      I2 => mmcm_lock_count_reg(5),
      O => \p_0_in__0\(6)
    );
\mmcm_lock_count[7]_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => mmcm_lock_count_reg(6),
      I1 => \mmcm_lock_count[7]_i_4__3_n_0\,
      I2 => mmcm_lock_count_reg(5),
      I3 => mmcm_lock_count_reg(7),
      O => \mmcm_lock_count[7]_i_2__3_n_0\
    );
\mmcm_lock_count[7]_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => mmcm_lock_count_reg(7),
      I1 => mmcm_lock_count_reg(5),
      I2 => \mmcm_lock_count[7]_i_4__3_n_0\,
      I3 => mmcm_lock_count_reg(6),
      O => \p_0_in__0\(7)
    );
\mmcm_lock_count[7]_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => mmcm_lock_count_reg(4),
      I1 => mmcm_lock_count_reg(3),
      I2 => mmcm_lock_count_reg(1),
      I3 => mmcm_lock_count_reg(0),
      I4 => mmcm_lock_count_reg(2),
      O => \mmcm_lock_count[7]_i_4__3_n_0\
    );
\mmcm_lock_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__3_n_0\,
      D => \p_0_in__0\(0),
      Q => mmcm_lock_count_reg(0),
      R => clear
    );
\mmcm_lock_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__3_n_0\,
      D => \p_0_in__0\(1),
      Q => mmcm_lock_count_reg(1),
      R => clear
    );
\mmcm_lock_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__3_n_0\,
      D => \p_0_in__0\(2),
      Q => mmcm_lock_count_reg(2),
      R => clear
    );
\mmcm_lock_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__3_n_0\,
      D => \p_0_in__0\(3),
      Q => mmcm_lock_count_reg(3),
      R => clear
    );
\mmcm_lock_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__3_n_0\,
      D => \p_0_in__0\(4),
      Q => mmcm_lock_count_reg(4),
      R => clear
    );
\mmcm_lock_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__3_n_0\,
      D => \p_0_in__0\(5),
      Q => mmcm_lock_count_reg(5),
      R => clear
    );
\mmcm_lock_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__3_n_0\,
      D => \p_0_in__0\(6),
      Q => mmcm_lock_count_reg(6),
      R => clear
    );
\mmcm_lock_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__3_n_0\,
      D => \p_0_in__0\(7),
      Q => mmcm_lock_count_reg(7),
      R => clear
    );
mmcm_lock_reclocked_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => sync_mmcm_lock_reclocked_n_1,
      Q => mmcm_lock_reclocked,
      R => '0'
    );
\pll_reset_asserted_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA0BAAAAAAAA"
    )
        port map (
      I0 => pll_reset_asserted_reg_n_0,
      I1 => gt4_cpllrefclklost_i,
      I2 => tx_state(1),
      I3 => tx_state(2),
      I4 => tx_state(3),
      I5 => tx_state(0),
      O => \pll_reset_asserted_i_1__3_n_0\
    );
pll_reset_asserted_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \pll_reset_asserted_i_1__3_n_0\,
      Q => pll_reset_asserted_reg_n_0,
      R => soft_reset_tx_in
    );
\reset_time_out_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B833"
    )
        port map (
      I0 => txresetdone_s3,
      I1 => tx_state(1),
      I2 => mmcm_lock_reclocked,
      I3 => tx_state(2),
      O => \reset_time_out_i_3__3_n_0\
    );
reset_time_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => sync_cplllock_n_1,
      Q => \reset_time_out__0\,
      R => soft_reset_tx_in
    );
sync_TXRESETDONE: entity work.gtwizard_0_gtwizard_0_sync_block_37
     port map (
      data_out => txresetdone_s2,
      gt4_txresetdone_out => gt4_txresetdone_out,
      sysclk_in => sysclk_in
    );
sync_cplllock: entity work.gtwizard_0_gtwizard_0_sync_block_38
     port map (
      E(0) => sync_cplllock_n_0,
      \FSM_sequential_tx_state_reg[0]\ => init_wait_done_reg_n_0,
      \FSM_sequential_tx_state_reg[0]_0\ => \FSM_sequential_tx_state[3]_i_4__3_n_0\,
      \FSM_sequential_tx_state_reg[3]\ => sync_cplllock_n_1,
      \FSM_sequential_tx_state_reg[3]_i_3__3_0\ => time_tlock_max_reg_n_0,
      \FSM_sequential_tx_state_reg[3]_i_3__3_1\ => pll_reset_asserted_reg_n_0,
      \FSM_sequential_tx_state_reg[3]_i_3__3_2\ => time_out_500us_reg_n_0,
      \FSM_sequential_tx_state_reg[3]_i_3__3_3\ => time_out_2ms_reg_n_0,
      Q(3 downto 0) => tx_state(3 downto 0),
      gt4_cplllock_out => gt4_cplllock_out,
      mmcm_lock_reclocked => mmcm_lock_reclocked,
      \reset_time_out__0\ => \reset_time_out__0\,
      reset_time_out_reg => \reset_time_out_i_3__3_n_0\,
      sel => sel,
      sysclk_in => sysclk_in,
      txresetdone_s3 => txresetdone_s3
    );
sync_mmcm_lock_reclocked: entity work.gtwizard_0_gtwizard_0_sync_block_39
     port map (
      Q(2 downto 0) => mmcm_lock_count_reg(7 downto 5),
      SR(0) => clear,
      mmcm_lock_reclocked => mmcm_lock_reclocked,
      mmcm_lock_reclocked_reg => sync_mmcm_lock_reclocked_n_1,
      mmcm_lock_reclocked_reg_0 => \mmcm_lock_count[7]_i_4__3_n_0\,
      sysclk_in => sysclk_in
    );
\time_out_2ms_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAAE"
    )
        port map (
      I0 => time_out_2ms_reg_n_0,
      I1 => \time_out_2ms_i_2__3_n_0\,
      I2 => \time_out_2ms_i_3__3_n_0\,
      I3 => \time_out_2ms_i_4__2_n_0\,
      I4 => \time_out_2ms_i_5__1_n_0\,
      I5 => \reset_time_out__0\,
      O => \time_out_2ms_i_1__3_n_0\
    );
\time_out_2ms_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => time_out_counter_reg(15),
      I1 => time_out_counter_reg(14),
      I2 => time_out_counter_reg(7),
      I3 => time_out_counter_reg(17),
      I4 => time_out_counter_reg(11),
      I5 => time_out_counter_reg(6),
      O => \time_out_2ms_i_2__3_n_0\
    );
\time_out_2ms_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => time_out_counter_reg(1),
      I1 => time_out_counter_reg(2),
      I2 => time_out_counter_reg(8),
      I3 => time_out_counter_reg(10),
      O => \time_out_2ms_i_3__3_n_0\
    );
\time_out_2ms_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => time_out_counter_reg(16),
      I1 => time_out_counter_reg(4),
      I2 => time_out_counter_reg(3),
      I3 => time_out_counter_reg(9),
      O => \time_out_2ms_i_4__2_n_0\
    );
\time_out_2ms_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => time_out_counter_reg(5),
      I1 => time_out_counter_reg(0),
      I2 => time_out_counter_reg(13),
      I3 => time_out_counter_reg(12),
      O => \time_out_2ms_i_5__1_n_0\
    );
time_out_2ms_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \time_out_2ms_i_1__3_n_0\,
      Q => time_out_2ms_reg_n_0,
      R => '0'
    );
\time_out_500us_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAAB"
    )
        port map (
      I0 => time_out_500us_reg_n_0,
      I1 => \time_tlock_max_i_2__3_n_0\,
      I2 => time_out_counter_reg(2),
      I3 => time_out_counter_reg(1),
      I4 => \time_out_500us_i_2__3_n_0\,
      I5 => \reset_time_out__0\,
      O => \time_out_500us_i_1__3_n_0\
    );
\time_out_500us_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFFFFFFFF"
    )
        port map (
      I0 => \time_out_2ms_i_5__1_n_0\,
      I1 => \time_out_500us_i_3__3_n_0\,
      I2 => time_out_counter_reg(9),
      I3 => time_out_counter_reg(10),
      I4 => time_out_counter_reg(6),
      I5 => time_out_counter_reg(15),
      O => \time_out_500us_i_2__3_n_0\
    );
\time_out_500us_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => time_out_counter_reg(7),
      I1 => time_out_counter_reg(11),
      I2 => time_out_counter_reg(14),
      I3 => time_out_counter_reg(8),
      O => \time_out_500us_i_3__3_n_0\
    );
time_out_500us_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \time_out_500us_i_1__3_n_0\,
      Q => time_out_500us_reg_n_0,
      R => '0'
    );
\time_out_counter[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \time_out_counter[0]_i_3__3_n_0\,
      I1 => \time_out_counter[0]_i_4__3_n_0\,
      I2 => time_out_counter_reg(7),
      I3 => time_out_counter_reg(17),
      I4 => time_out_counter_reg(11),
      I5 => time_out_counter_reg(6),
      O => time_out_counter
    );
\time_out_counter[0]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => \time_out_2ms_i_5__1_n_0\,
      I1 => time_out_counter_reg(16),
      I2 => time_out_counter_reg(4),
      I3 => time_out_counter_reg(3),
      I4 => time_out_counter_reg(9),
      I5 => \time_out_2ms_i_3__3_n_0\,
      O => \time_out_counter[0]_i_3__3_n_0\
    );
\time_out_counter[0]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => time_out_counter_reg(14),
      I1 => time_out_counter_reg(15),
      O => \time_out_counter[0]_i_4__3_n_0\
    );
\time_out_counter[0]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_out_counter_reg(0),
      O => \time_out_counter[0]_i_5__1_n_0\
    );
\time_out_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__3_n_7\,
      Q => time_out_counter_reg(0),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[0]_i_2__3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \time_out_counter_reg[0]_i_2__3_n_0\,
      CO(2) => \time_out_counter_reg[0]_i_2__3_n_1\,
      CO(1) => \time_out_counter_reg[0]_i_2__3_n_2\,
      CO(0) => \time_out_counter_reg[0]_i_2__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \time_out_counter_reg[0]_i_2__3_n_4\,
      O(2) => \time_out_counter_reg[0]_i_2__3_n_5\,
      O(1) => \time_out_counter_reg[0]_i_2__3_n_6\,
      O(0) => \time_out_counter_reg[0]_i_2__3_n_7\,
      S(3 downto 1) => time_out_counter_reg(3 downto 1),
      S(0) => \time_out_counter[0]_i_5__1_n_0\
    );
\time_out_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__3_n_5\,
      Q => time_out_counter_reg(10),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__3_n_4\,
      Q => time_out_counter_reg(11),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__3_n_7\,
      Q => time_out_counter_reg(12),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[12]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[8]_i_1__3_n_0\,
      CO(3) => \time_out_counter_reg[12]_i_1__3_n_0\,
      CO(2) => \time_out_counter_reg[12]_i_1__3_n_1\,
      CO(1) => \time_out_counter_reg[12]_i_1__3_n_2\,
      CO(0) => \time_out_counter_reg[12]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[12]_i_1__3_n_4\,
      O(2) => \time_out_counter_reg[12]_i_1__3_n_5\,
      O(1) => \time_out_counter_reg[12]_i_1__3_n_6\,
      O(0) => \time_out_counter_reg[12]_i_1__3_n_7\,
      S(3 downto 0) => time_out_counter_reg(15 downto 12)
    );
\time_out_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__3_n_6\,
      Q => time_out_counter_reg(13),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__3_n_5\,
      Q => time_out_counter_reg(14),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__3_n_4\,
      Q => time_out_counter_reg(15),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1__3_n_7\,
      Q => time_out_counter_reg(16),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[16]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[12]_i_1__3_n_0\,
      CO(3 downto 1) => \NLW_time_out_counter_reg[16]_i_1__3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \time_out_counter_reg[16]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_time_out_counter_reg[16]_i_1__3_O_UNCONNECTED\(3 downto 2),
      O(1) => \time_out_counter_reg[16]_i_1__3_n_6\,
      O(0) => \time_out_counter_reg[16]_i_1__3_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => time_out_counter_reg(17 downto 16)
    );
\time_out_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1__3_n_6\,
      Q => time_out_counter_reg(17),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__3_n_6\,
      Q => time_out_counter_reg(1),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__3_n_5\,
      Q => time_out_counter_reg(2),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__3_n_4\,
      Q => time_out_counter_reg(3),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__3_n_7\,
      Q => time_out_counter_reg(4),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[4]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[0]_i_2__3_n_0\,
      CO(3) => \time_out_counter_reg[4]_i_1__3_n_0\,
      CO(2) => \time_out_counter_reg[4]_i_1__3_n_1\,
      CO(1) => \time_out_counter_reg[4]_i_1__3_n_2\,
      CO(0) => \time_out_counter_reg[4]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[4]_i_1__3_n_4\,
      O(2) => \time_out_counter_reg[4]_i_1__3_n_5\,
      O(1) => \time_out_counter_reg[4]_i_1__3_n_6\,
      O(0) => \time_out_counter_reg[4]_i_1__3_n_7\,
      S(3 downto 0) => time_out_counter_reg(7 downto 4)
    );
\time_out_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__3_n_6\,
      Q => time_out_counter_reg(5),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__3_n_5\,
      Q => time_out_counter_reg(6),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__3_n_4\,
      Q => time_out_counter_reg(7),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__3_n_7\,
      Q => time_out_counter_reg(8),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[8]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[4]_i_1__3_n_0\,
      CO(3) => \time_out_counter_reg[8]_i_1__3_n_0\,
      CO(2) => \time_out_counter_reg[8]_i_1__3_n_1\,
      CO(1) => \time_out_counter_reg[8]_i_1__3_n_2\,
      CO(0) => \time_out_counter_reg[8]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[8]_i_1__3_n_4\,
      O(2) => \time_out_counter_reg[8]_i_1__3_n_5\,
      O(1) => \time_out_counter_reg[8]_i_1__3_n_6\,
      O(0) => \time_out_counter_reg[8]_i_1__3_n_7\,
      S(3 downto 0) => time_out_counter_reg(11 downto 8)
    );
\time_out_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__3_n_6\,
      Q => time_out_counter_reg(9),
      R => \reset_time_out__0\
    );
\time_tlock_max_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAAB"
    )
        port map (
      I0 => time_tlock_max_reg_n_0,
      I1 => \time_tlock_max_i_2__3_n_0\,
      I2 => time_out_counter_reg(0),
      I3 => time_out_counter_reg(5),
      I4 => \time_tlock_max_i_3__3_n_0\,
      I5 => \reset_time_out__0\,
      O => \time_tlock_max_i_1__3_n_0\
    );
\time_tlock_max_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => time_out_counter_reg(16),
      I1 => time_out_counter_reg(17),
      I2 => time_out_counter_reg(4),
      I3 => time_out_counter_reg(3),
      O => \time_tlock_max_i_2__3_n_0\
    );
\time_tlock_max_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFFF"
    )
        port map (
      I0 => \time_out_2ms_i_3__3_n_0\,
      I1 => \time_tlock_max_i_4__1_n_0\,
      I2 => time_out_counter_reg(13),
      I3 => time_out_counter_reg(9),
      I4 => time_out_counter_reg(12),
      I5 => time_out_counter_reg(6),
      O => \time_tlock_max_i_3__3_n_0\
    );
\time_tlock_max_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => time_out_counter_reg(15),
      I1 => time_out_counter_reg(14),
      I2 => time_out_counter_reg(7),
      I3 => time_out_counter_reg(11),
      O => \time_tlock_max_i_4__1_n_0\
    );
time_tlock_max_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \time_tlock_max_i_1__3_n_0\,
      Q => time_tlock_max_reg_n_0,
      R => '0'
    );
\tx_fsm_reset_done_int_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0020"
    )
        port map (
      I0 => tx_state(3),
      I1 => tx_state(2),
      I2 => tx_state(0),
      I3 => tx_state(1),
      I4 => \^gt4_tx_fsm_reset_done_out\,
      O => \tx_fsm_reset_done_int_i_1__3_n_0\
    );
tx_fsm_reset_done_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \tx_fsm_reset_done_int_i_1__3_n_0\,
      Q => \^gt4_tx_fsm_reset_done_out\,
      R => soft_reset_tx_in
    );
txresetdone_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => txresetdone_s2,
      Q => txresetdone_s3,
      R => '0'
    );
\wait_time_cnt[0]_i_10__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(1),
      O => \wait_time_cnt[0]_i_10__3_n_0\
    );
\wait_time_cnt[0]_i_11__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(0),
      O => \wait_time_cnt[0]_i_11__3_n_0\
    );
\wait_time_cnt[0]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0444"
    )
        port map (
      I0 => tx_state(3),
      I1 => tx_state(0),
      I2 => tx_state(2),
      I3 => tx_state(1),
      O => \wait_time_cnt[0]_i_1__9_n_0\
    );
\wait_time_cnt[0]_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \wait_time_cnt[0]_i_4__3_n_0\,
      I1 => \wait_time_cnt[0]_i_5__3_n_0\,
      I2 => \wait_time_cnt[0]_i_6__3_n_0\,
      I3 => \wait_time_cnt[0]_i_7__3_n_0\,
      O => sel
    );
\wait_time_cnt[0]_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(7),
      I1 => wait_time_cnt_reg(5),
      I2 => wait_time_cnt_reg(14),
      I3 => wait_time_cnt_reg(3),
      O => \wait_time_cnt[0]_i_4__3_n_0\
    );
\wait_time_cnt[0]_i_5__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(0),
      I1 => wait_time_cnt_reg(6),
      I2 => wait_time_cnt_reg(15),
      I3 => wait_time_cnt_reg(9),
      O => \wait_time_cnt[0]_i_5__3_n_0\
    );
\wait_time_cnt[0]_i_6__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(8),
      I1 => wait_time_cnt_reg(11),
      I2 => wait_time_cnt_reg(2),
      I3 => wait_time_cnt_reg(4),
      O => \wait_time_cnt[0]_i_6__3_n_0\
    );
\wait_time_cnt[0]_i_7__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(12),
      I1 => wait_time_cnt_reg(13),
      I2 => wait_time_cnt_reg(10),
      I3 => wait_time_cnt_reg(1),
      O => \wait_time_cnt[0]_i_7__3_n_0\
    );
\wait_time_cnt[0]_i_8__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(3),
      O => \wait_time_cnt[0]_i_8__3_n_0\
    );
\wait_time_cnt[0]_i_9__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(2),
      O => \wait_time_cnt[0]_i_9__3_n_0\
    );
\wait_time_cnt[12]_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(15),
      O => \wait_time_cnt[12]_i_2__3_n_0\
    );
\wait_time_cnt[12]_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(14),
      O => \wait_time_cnt[12]_i_3__3_n_0\
    );
\wait_time_cnt[12]_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(13),
      O => \wait_time_cnt[12]_i_4__3_n_0\
    );
\wait_time_cnt[12]_i_5__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(12),
      O => \wait_time_cnt[12]_i_5__3_n_0\
    );
\wait_time_cnt[4]_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(7),
      O => \wait_time_cnt[4]_i_2__3_n_0\
    );
\wait_time_cnt[4]_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(6),
      O => \wait_time_cnt[4]_i_3__3_n_0\
    );
\wait_time_cnt[4]_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(5),
      O => \wait_time_cnt[4]_i_4__3_n_0\
    );
\wait_time_cnt[4]_i_5__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(4),
      O => \wait_time_cnt[4]_i_5__3_n_0\
    );
\wait_time_cnt[8]_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(11),
      O => \wait_time_cnt[8]_i_2__3_n_0\
    );
\wait_time_cnt[8]_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(10),
      O => \wait_time_cnt[8]_i_3__3_n_0\
    );
\wait_time_cnt[8]_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(9),
      O => \wait_time_cnt[8]_i_4__3_n_0\
    );
\wait_time_cnt[8]_i_5__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(8),
      O => \wait_time_cnt[8]_i_5__3_n_0\
    );
\wait_time_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3__3_n_7\,
      Q => wait_time_cnt_reg(0),
      R => \wait_time_cnt[0]_i_1__9_n_0\
    );
\wait_time_cnt_reg[0]_i_3__3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \wait_time_cnt_reg[0]_i_3__3_n_0\,
      CO(2) => \wait_time_cnt_reg[0]_i_3__3_n_1\,
      CO(1) => \wait_time_cnt_reg[0]_i_3__3_n_2\,
      CO(0) => \wait_time_cnt_reg[0]_i_3__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[0]_i_3__3_n_4\,
      O(2) => \wait_time_cnt_reg[0]_i_3__3_n_5\,
      O(1) => \wait_time_cnt_reg[0]_i_3__3_n_6\,
      O(0) => \wait_time_cnt_reg[0]_i_3__3_n_7\,
      S(3) => \wait_time_cnt[0]_i_8__3_n_0\,
      S(2) => \wait_time_cnt[0]_i_9__3_n_0\,
      S(1) => \wait_time_cnt[0]_i_10__3_n_0\,
      S(0) => \wait_time_cnt[0]_i_11__3_n_0\
    );
\wait_time_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1__3_n_5\,
      Q => wait_time_cnt_reg(10),
      R => \wait_time_cnt[0]_i_1__9_n_0\
    );
\wait_time_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1__3_n_4\,
      Q => wait_time_cnt_reg(11),
      R => \wait_time_cnt[0]_i_1__9_n_0\
    );
\wait_time_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1__3_n_7\,
      Q => wait_time_cnt_reg(12),
      R => \wait_time_cnt[0]_i_1__9_n_0\
    );
\wait_time_cnt_reg[12]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[8]_i_1__3_n_0\,
      CO(3) => \NLW_wait_time_cnt_reg[12]_i_1__3_CO_UNCONNECTED\(3),
      CO(2) => \wait_time_cnt_reg[12]_i_1__3_n_1\,
      CO(1) => \wait_time_cnt_reg[12]_i_1__3_n_2\,
      CO(0) => \wait_time_cnt_reg[12]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0111",
      O(3) => \wait_time_cnt_reg[12]_i_1__3_n_4\,
      O(2) => \wait_time_cnt_reg[12]_i_1__3_n_5\,
      O(1) => \wait_time_cnt_reg[12]_i_1__3_n_6\,
      O(0) => \wait_time_cnt_reg[12]_i_1__3_n_7\,
      S(3) => \wait_time_cnt[12]_i_2__3_n_0\,
      S(2) => \wait_time_cnt[12]_i_3__3_n_0\,
      S(1) => \wait_time_cnt[12]_i_4__3_n_0\,
      S(0) => \wait_time_cnt[12]_i_5__3_n_0\
    );
\wait_time_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1__3_n_6\,
      Q => wait_time_cnt_reg(13),
      R => \wait_time_cnt[0]_i_1__9_n_0\
    );
\wait_time_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1__3_n_5\,
      Q => wait_time_cnt_reg(14),
      R => \wait_time_cnt[0]_i_1__9_n_0\
    );
\wait_time_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1__3_n_4\,
      Q => wait_time_cnt_reg(15),
      R => \wait_time_cnt[0]_i_1__9_n_0\
    );
\wait_time_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3__3_n_6\,
      Q => wait_time_cnt_reg(1),
      R => \wait_time_cnt[0]_i_1__9_n_0\
    );
\wait_time_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3__3_n_5\,
      Q => wait_time_cnt_reg(2),
      R => \wait_time_cnt[0]_i_1__9_n_0\
    );
\wait_time_cnt_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3__3_n_4\,
      Q => wait_time_cnt_reg(3),
      S => \wait_time_cnt[0]_i_1__9_n_0\
    );
\wait_time_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1__3_n_7\,
      Q => wait_time_cnt_reg(4),
      R => \wait_time_cnt[0]_i_1__9_n_0\
    );
\wait_time_cnt_reg[4]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[0]_i_3__3_n_0\,
      CO(3) => \wait_time_cnt_reg[4]_i_1__3_n_0\,
      CO(2) => \wait_time_cnt_reg[4]_i_1__3_n_1\,
      CO(1) => \wait_time_cnt_reg[4]_i_1__3_n_2\,
      CO(0) => \wait_time_cnt_reg[4]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[4]_i_1__3_n_4\,
      O(2) => \wait_time_cnt_reg[4]_i_1__3_n_5\,
      O(1) => \wait_time_cnt_reg[4]_i_1__3_n_6\,
      O(0) => \wait_time_cnt_reg[4]_i_1__3_n_7\,
      S(3) => \wait_time_cnt[4]_i_2__3_n_0\,
      S(2) => \wait_time_cnt[4]_i_3__3_n_0\,
      S(1) => \wait_time_cnt[4]_i_4__3_n_0\,
      S(0) => \wait_time_cnt[4]_i_5__3_n_0\
    );
\wait_time_cnt_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1__3_n_6\,
      Q => wait_time_cnt_reg(5),
      S => \wait_time_cnt[0]_i_1__9_n_0\
    );
\wait_time_cnt_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1__3_n_5\,
      Q => wait_time_cnt_reg(6),
      S => \wait_time_cnt[0]_i_1__9_n_0\
    );
\wait_time_cnt_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1__3_n_4\,
      Q => wait_time_cnt_reg(7),
      S => \wait_time_cnt[0]_i_1__9_n_0\
    );
\wait_time_cnt_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1__3_n_7\,
      Q => wait_time_cnt_reg(8),
      S => \wait_time_cnt[0]_i_1__9_n_0\
    );
\wait_time_cnt_reg[8]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[4]_i_1__3_n_0\,
      CO(3) => \wait_time_cnt_reg[8]_i_1__3_n_0\,
      CO(2) => \wait_time_cnt_reg[8]_i_1__3_n_1\,
      CO(1) => \wait_time_cnt_reg[8]_i_1__3_n_2\,
      CO(0) => \wait_time_cnt_reg[8]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[8]_i_1__3_n_4\,
      O(2) => \wait_time_cnt_reg[8]_i_1__3_n_5\,
      O(1) => \wait_time_cnt_reg[8]_i_1__3_n_6\,
      O(0) => \wait_time_cnt_reg[8]_i_1__3_n_7\,
      S(3) => \wait_time_cnt[8]_i_2__3_n_0\,
      S(2) => \wait_time_cnt[8]_i_3__3_n_0\,
      S(1) => \wait_time_cnt[8]_i_4__3_n_0\,
      S(0) => \wait_time_cnt[8]_i_5__3_n_0\
    );
\wait_time_cnt_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1__3_n_6\,
      Q => wait_time_cnt_reg(9),
      S => \wait_time_cnt[0]_i_1__9_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtwizard_0_gtwizard_0_TX_STARTUP_FSM_9 is
  port (
    gt5_gttxreset_i : out STD_LOGIC;
    gt5_cpllreset_i : out STD_LOGIC;
    gt5_tx_fsm_reset_done_out : out STD_LOGIC;
    gt5_txuserrdy_i : out STD_LOGIC;
    sysclk_in : in STD_LOGIC;
    soft_reset_tx_in : in STD_LOGIC;
    gt5_cpllrefclklost_i : in STD_LOGIC;
    gt5_txresetdone_out : in STD_LOGIC;
    gt5_cplllock_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gtwizard_0_gtwizard_0_TX_STARTUP_FSM_9 : entity is "gtwizard_0_TX_STARTUP_FSM";
end gtwizard_0_gtwizard_0_TX_STARTUP_FSM_9;

architecture STRUCTURE of gtwizard_0_gtwizard_0_TX_STARTUP_FSM_9 is
  signal \CPLL_RESET_i_1__4_n_0\ : STD_LOGIC;
  signal \CPLL_RESET_i_2__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[0]_i_2__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[1]_i_2__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[2]_i_1__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[2]_i_2__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_2__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_4__4_n_0\ : STD_LOGIC;
  signal \TXUSERRDY_i_1__4_n_0\ : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal \^gt5_cpllreset_i\ : STD_LOGIC;
  signal \^gt5_gttxreset_i\ : STD_LOGIC;
  signal \^gt5_tx_fsm_reset_done_out\ : STD_LOGIC;
  signal \^gt5_txuserrdy_i\ : STD_LOGIC;
  signal \gttxreset_i_i_1__4_n_0\ : STD_LOGIC;
  signal init_wait_count : STD_LOGIC;
  signal \init_wait_count[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \init_wait_count[7]_i_3__4_n_0\ : STD_LOGIC;
  signal \init_wait_count[7]_i_4__4_n_0\ : STD_LOGIC;
  signal init_wait_count_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \init_wait_done_i_1__4_n_0\ : STD_LOGIC;
  signal init_wait_done_reg_n_0 : STD_LOGIC;
  signal \mmcm_lock_count[7]_i_2__4_n_0\ : STD_LOGIC;
  signal \mmcm_lock_count[7]_i_4__4_n_0\ : STD_LOGIC;
  signal mmcm_lock_count_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mmcm_lock_reclocked : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \pll_reset_asserted_i_1__4_n_0\ : STD_LOGIC;
  signal pll_reset_asserted_reg_n_0 : STD_LOGIC;
  signal \reset_time_out__0\ : STD_LOGIC;
  signal \reset_time_out_i_3__4_n_0\ : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal sync_cplllock_n_0 : STD_LOGIC;
  signal sync_cplllock_n_1 : STD_LOGIC;
  signal sync_mmcm_lock_reclocked_n_1 : STD_LOGIC;
  signal \time_out_2ms_i_1__4_n_0\ : STD_LOGIC;
  signal \time_out_2ms_i_2__4_n_0\ : STD_LOGIC;
  signal \time_out_2ms_i_3__4_n_0\ : STD_LOGIC;
  signal time_out_2ms_reg_n_0 : STD_LOGIC;
  signal \time_out_500us_i_1__4_n_0\ : STD_LOGIC;
  signal \time_out_500us_i_2__4_n_0\ : STD_LOGIC;
  signal \time_out_500us_i_3__4_n_0\ : STD_LOGIC;
  signal time_out_500us_reg_n_0 : STD_LOGIC;
  signal time_out_counter : STD_LOGIC;
  signal \time_out_counter[0]_i_3__4_n_0\ : STD_LOGIC;
  signal \time_out_counter[0]_i_4__4_n_0\ : STD_LOGIC;
  signal \time_out_counter[0]_i_5__11_n_0\ : STD_LOGIC;
  signal \time_out_counter[0]_i_6__1_n_0\ : STD_LOGIC;
  signal time_out_counter_reg : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \time_out_counter_reg[0]_i_2__4_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__4_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__4_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__4_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__4_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__4_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__4_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__4_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__4_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__4_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__4_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__4_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__4_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__4_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__4_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__4_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__4_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__4_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__4_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__4_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__4_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__4_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__4_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__4_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__4_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__4_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__4_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__4_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__4_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__4_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__4_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__4_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__4_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__4_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__4_n_7\ : STD_LOGIC;
  signal \time_tlock_max_i_1__4_n_0\ : STD_LOGIC;
  signal \time_tlock_max_i_2__4_n_0\ : STD_LOGIC;
  signal \time_tlock_max_i_3__4_n_0\ : STD_LOGIC;
  signal \time_tlock_max_i_4__2_n_0\ : STD_LOGIC;
  signal time_tlock_max_reg_n_0 : STD_LOGIC;
  signal \tx_fsm_reset_done_int_i_1__4_n_0\ : STD_LOGIC;
  signal tx_state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal txresetdone_s2 : STD_LOGIC;
  signal txresetdone_s3 : STD_LOGIC;
  signal \wait_time_cnt[0]_i_10__4_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_11__4_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_1__10_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_4__4_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_5__4_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_6__4_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_7__4_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_8__4_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_9__4_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_2__4_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_3__4_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_4__4_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_5__4_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_2__4_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_3__4_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_4__4_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_5__4_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_2__4_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_3__4_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_4__4_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_5__4_n_0\ : STD_LOGIC;
  signal wait_time_cnt_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \wait_time_cnt_reg[0]_i_3__4_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__4_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__4_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__4_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__4_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__4_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__4_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__4_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__4_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__4_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__4_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__4_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__4_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__4_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__4_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__4_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__4_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__4_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__4_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__4_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__4_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__4_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__4_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__4_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__4_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__4_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__4_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__4_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__4_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__4_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__4_n_7\ : STD_LOGIC;
  signal \NLW_time_out_counter_reg[16]_i_1__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_time_out_counter_reg[16]_i_1__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_wait_time_cnt_reg[12]_i_1__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CPLL_RESET_i_2__4\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \FSM_sequential_tx_state[1]_i_2__4\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \FSM_sequential_tx_state[2]_i_2__4\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \FSM_sequential_tx_state[3]_i_4__4\ : label is "soft_lutpair144";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_tx_state_reg[0]\ : label is "WAIT_FOR_TXOUTCLK:0100,RELEASE_PLL_RESET:0011,WAIT_FOR_PLL_LOCK:0010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,RESET_FSM_DONE:1001,WAIT_FOR_TXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_tx_state_reg[1]\ : label is "WAIT_FOR_TXOUTCLK:0100,RELEASE_PLL_RESET:0011,WAIT_FOR_PLL_LOCK:0010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,RESET_FSM_DONE:1001,WAIT_FOR_TXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_tx_state_reg[2]\ : label is "WAIT_FOR_TXOUTCLK:0100,RELEASE_PLL_RESET:0011,WAIT_FOR_PLL_LOCK:0010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,RESET_FSM_DONE:1001,WAIT_FOR_TXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_tx_state_reg[3]\ : label is "WAIT_FOR_TXOUTCLK:0100,RELEASE_PLL_RESET:0011,WAIT_FOR_PLL_LOCK:0010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,RESET_FSM_DONE:1001,WAIT_FOR_TXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute SOFT_HLUTNM of \TXUSERRDY_i_1__4\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \gttxreset_i_i_1__4\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \init_wait_count[1]_i_1__4\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \init_wait_count[2]_i_1__4\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \init_wait_count[3]_i_1__4\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \init_wait_count[4]_i_1__4\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \init_wait_count[7]_i_3__4\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \init_wait_count[7]_i_4__4\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \mmcm_lock_count[0]_i_1__4\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \mmcm_lock_count[1]_i_1__4\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \mmcm_lock_count[2]_i_1__4\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \mmcm_lock_count[3]_i_1__4\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \mmcm_lock_count[4]_i_1__4\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \mmcm_lock_count[6]_i_1__4\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \mmcm_lock_count[7]_i_3__4\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \mmcm_lock_count[7]_i_4__4\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \time_out_counter[0]_i_4__4\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \time_tlock_max_i_4__2\ : label is "soft_lutpair148";
begin
  gt5_cpllreset_i <= \^gt5_cpllreset_i\;
  gt5_gttxreset_i <= \^gt5_gttxreset_i\;
  gt5_tx_fsm_reset_done_out <= \^gt5_tx_fsm_reset_done_out\;
  gt5_txuserrdy_i <= \^gt5_txuserrdy_i\;
\CPLL_RESET_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF1F00000010"
    )
        port map (
      I0 => pll_reset_asserted_reg_n_0,
      I1 => gt5_cpllrefclklost_i,
      I2 => \CPLL_RESET_i_2__4_n_0\,
      I3 => tx_state(2),
      I4 => tx_state(1),
      I5 => \^gt5_cpllreset_i\,
      O => \CPLL_RESET_i_1__4_n_0\
    );
\CPLL_RESET_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tx_state(0),
      I1 => tx_state(3),
      O => \CPLL_RESET_i_2__4_n_0\
    );
CPLL_RESET_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \CPLL_RESET_i_1__4_n_0\,
      Q => \^gt5_cpllreset_i\,
      R => soft_reset_tx_in
    );
\FSM_sequential_tx_state[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF008F8F"
    )
        port map (
      I0 => time_out_2ms_reg_n_0,
      I1 => tx_state(1),
      I2 => tx_state(0),
      I3 => \FSM_sequential_tx_state[0]_i_2__4_n_0\,
      I4 => tx_state(2),
      I5 => tx_state(3),
      O => \FSM_sequential_tx_state[0]_i_1__2_n_0\
    );
\FSM_sequential_tx_state[0]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA0030FFFFFFFF"
    )
        port map (
      I0 => time_out_500us_reg_n_0,
      I1 => mmcm_lock_reclocked,
      I2 => time_tlock_max_reg_n_0,
      I3 => \reset_time_out__0\,
      I4 => tx_state(1),
      I5 => tx_state(0),
      O => \FSM_sequential_tx_state[0]_i_2__4_n_0\
    );
\FSM_sequential_tx_state[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44544554"
    )
        port map (
      I0 => tx_state(3),
      I1 => \FSM_sequential_tx_state[1]_i_2__4_n_0\,
      I2 => tx_state(1),
      I3 => tx_state(0),
      I4 => tx_state(2),
      O => \FSM_sequential_tx_state[1]_i_1__4_n_0\
    );
\FSM_sequential_tx_state[1]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22222022"
    )
        port map (
      I0 => tx_state(0),
      I1 => tx_state(1),
      I2 => \reset_time_out__0\,
      I3 => time_tlock_max_reg_n_0,
      I4 => mmcm_lock_reclocked,
      O => \FSM_sequential_tx_state[1]_i_2__4_n_0\
    );
\FSM_sequential_tx_state[2]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0044104404441444"
    )
        port map (
      I0 => tx_state(3),
      I1 => tx_state(2),
      I2 => tx_state(1),
      I3 => tx_state(0),
      I4 => time_out_2ms_reg_n_0,
      I5 => \FSM_sequential_tx_state[2]_i_2__4_n_0\,
      O => \FSM_sequential_tx_state[2]_i_1__4_n_0\
    );
\FSM_sequential_tx_state[2]_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => mmcm_lock_reclocked,
      I1 => time_tlock_max_reg_n_0,
      I2 => \reset_time_out__0\,
      O => \FSM_sequential_tx_state[2]_i_2__4_n_0\
    );
\FSM_sequential_tx_state[3]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAEAAAAAAAAAAAA"
    )
        port map (
      I0 => tx_state(3),
      I1 => tx_state(1),
      I2 => time_out_500us_reg_n_0,
      I3 => \reset_time_out__0\,
      I4 => tx_state(0),
      I5 => tx_state(2),
      O => \FSM_sequential_tx_state[3]_i_2__4_n_0\
    );
\FSM_sequential_tx_state[3]_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tx_state(1),
      I1 => tx_state(2),
      O => \FSM_sequential_tx_state[3]_i_4__4_n_0\
    );
\FSM_sequential_tx_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => sync_cplllock_n_0,
      D => \FSM_sequential_tx_state[0]_i_1__2_n_0\,
      Q => tx_state(0),
      R => soft_reset_tx_in
    );
\FSM_sequential_tx_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => sync_cplllock_n_0,
      D => \FSM_sequential_tx_state[1]_i_1__4_n_0\,
      Q => tx_state(1),
      R => soft_reset_tx_in
    );
\FSM_sequential_tx_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => sync_cplllock_n_0,
      D => \FSM_sequential_tx_state[2]_i_1__4_n_0\,
      Q => tx_state(2),
      R => soft_reset_tx_in
    );
\FSM_sequential_tx_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => sync_cplllock_n_0,
      D => \FSM_sequential_tx_state[3]_i_2__4_n_0\,
      Q => tx_state(3),
      R => soft_reset_tx_in
    );
\TXUSERRDY_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB4000"
    )
        port map (
      I0 => tx_state(3),
      I1 => tx_state(0),
      I2 => tx_state(2),
      I3 => tx_state(1),
      I4 => \^gt5_txuserrdy_i\,
      O => \TXUSERRDY_i_1__4_n_0\
    );
TXUSERRDY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \TXUSERRDY_i_1__4_n_0\,
      Q => \^gt5_txuserrdy_i\,
      R => soft_reset_tx_in
    );
\gttxreset_i_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0002"
    )
        port map (
      I0 => tx_state(0),
      I1 => tx_state(2),
      I2 => tx_state(3),
      I3 => tx_state(1),
      I4 => \^gt5_gttxreset_i\,
      O => \gttxreset_i_i_1__4_n_0\
    );
gttxreset_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \gttxreset_i_i_1__4_n_0\,
      Q => \^gt5_gttxreset_i\,
      R => soft_reset_tx_in
    );
\init_wait_count[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => init_wait_count_reg(0),
      O => \init_wait_count[0]_i_1__4_n_0\
    );
\init_wait_count[1]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => init_wait_count_reg(1),
      I1 => init_wait_count_reg(0),
      O => p_0_in(1)
    );
\init_wait_count[2]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => init_wait_count_reg(2),
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(0),
      O => p_0_in(2)
    );
\init_wait_count[3]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => init_wait_count_reg(0),
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(2),
      I3 => init_wait_count_reg(3),
      O => p_0_in(3)
    );
\init_wait_count[4]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => init_wait_count_reg(4),
      I1 => init_wait_count_reg(0),
      I2 => init_wait_count_reg(1),
      I3 => init_wait_count_reg(2),
      I4 => init_wait_count_reg(3),
      O => p_0_in(4)
    );
\init_wait_count[5]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => init_wait_count_reg(5),
      I1 => init_wait_count_reg(3),
      I2 => init_wait_count_reg(4),
      I3 => init_wait_count_reg(0),
      I4 => init_wait_count_reg(1),
      I5 => init_wait_count_reg(2),
      O => p_0_in(5)
    );
\init_wait_count[6]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AAAAAAA"
    )
        port map (
      I0 => init_wait_count_reg(6),
      I1 => \init_wait_count[7]_i_4__4_n_0\,
      I2 => init_wait_count_reg(4),
      I3 => init_wait_count_reg(3),
      I4 => init_wait_count_reg(5),
      O => p_0_in(6)
    );
\init_wait_count[7]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => \init_wait_count[7]_i_3__4_n_0\,
      I1 => init_wait_count_reg(7),
      I2 => init_wait_count_reg(2),
      I3 => init_wait_count_reg(5),
      I4 => init_wait_count_reg(6),
      O => init_wait_count
    );
\init_wait_count[7]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA6AAAAAAAAAAA"
    )
        port map (
      I0 => init_wait_count_reg(7),
      I1 => init_wait_count_reg(5),
      I2 => init_wait_count_reg(3),
      I3 => init_wait_count_reg(4),
      I4 => \init_wait_count[7]_i_4__4_n_0\,
      I5 => init_wait_count_reg(6),
      O => p_0_in(7)
    );
\init_wait_count[7]_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => init_wait_count_reg(4),
      I1 => init_wait_count_reg(3),
      I2 => init_wait_count_reg(0),
      I3 => init_wait_count_reg(1),
      O => \init_wait_count[7]_i_3__4_n_0\
    );
\init_wait_count[7]_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => init_wait_count_reg(0),
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(2),
      O => \init_wait_count[7]_i_4__4_n_0\
    );
\init_wait_count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_tx_in,
      D => \init_wait_count[0]_i_1__4_n_0\,
      Q => init_wait_count_reg(0)
    );
\init_wait_count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_tx_in,
      D => p_0_in(1),
      Q => init_wait_count_reg(1)
    );
\init_wait_count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_tx_in,
      D => p_0_in(2),
      Q => init_wait_count_reg(2)
    );
\init_wait_count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_tx_in,
      D => p_0_in(3),
      Q => init_wait_count_reg(3)
    );
\init_wait_count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_tx_in,
      D => p_0_in(4),
      Q => init_wait_count_reg(4)
    );
\init_wait_count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_tx_in,
      D => p_0_in(5),
      Q => init_wait_count_reg(5)
    );
\init_wait_count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_tx_in,
      D => p_0_in(6),
      Q => init_wait_count_reg(6)
    );
\init_wait_count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => init_wait_count,
      CLR => soft_reset_tx_in,
      D => p_0_in(7),
      Q => init_wait_count_reg(7)
    );
\init_wait_done_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001000"
    )
        port map (
      I0 => \init_wait_count[7]_i_3__4_n_0\,
      I1 => init_wait_count_reg(7),
      I2 => init_wait_count_reg(2),
      I3 => init_wait_count_reg(5),
      I4 => init_wait_count_reg(6),
      I5 => init_wait_done_reg_n_0,
      O => \init_wait_done_i_1__4_n_0\
    );
init_wait_done_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      CLR => soft_reset_tx_in,
      D => \init_wait_done_i_1__4_n_0\,
      Q => init_wait_done_reg_n_0
    );
\mmcm_lock_count[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mmcm_lock_count_reg(0),
      O => \p_0_in__0\(0)
    );
\mmcm_lock_count[1]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mmcm_lock_count_reg(0),
      I1 => mmcm_lock_count_reg(1),
      O => \p_0_in__0\(1)
    );
\mmcm_lock_count[2]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => mmcm_lock_count_reg(2),
      I1 => mmcm_lock_count_reg(0),
      I2 => mmcm_lock_count_reg(1),
      O => \p_0_in__0\(2)
    );
\mmcm_lock_count[3]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => mmcm_lock_count_reg(3),
      I1 => mmcm_lock_count_reg(1),
      I2 => mmcm_lock_count_reg(0),
      I3 => mmcm_lock_count_reg(2),
      O => \p_0_in__0\(3)
    );
\mmcm_lock_count[4]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => mmcm_lock_count_reg(2),
      I1 => mmcm_lock_count_reg(0),
      I2 => mmcm_lock_count_reg(1),
      I3 => mmcm_lock_count_reg(3),
      I4 => mmcm_lock_count_reg(4),
      O => \p_0_in__0\(4)
    );
\mmcm_lock_count[5]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => mmcm_lock_count_reg(5),
      I1 => mmcm_lock_count_reg(2),
      I2 => mmcm_lock_count_reg(0),
      I3 => mmcm_lock_count_reg(1),
      I4 => mmcm_lock_count_reg(3),
      I5 => mmcm_lock_count_reg(4),
      O => \p_0_in__0\(5)
    );
\mmcm_lock_count[6]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => mmcm_lock_count_reg(6),
      I1 => \mmcm_lock_count[7]_i_4__4_n_0\,
      I2 => mmcm_lock_count_reg(5),
      O => \p_0_in__0\(6)
    );
\mmcm_lock_count[7]_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => mmcm_lock_count_reg(6),
      I1 => \mmcm_lock_count[7]_i_4__4_n_0\,
      I2 => mmcm_lock_count_reg(5),
      I3 => mmcm_lock_count_reg(7),
      O => \mmcm_lock_count[7]_i_2__4_n_0\
    );
\mmcm_lock_count[7]_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => mmcm_lock_count_reg(7),
      I1 => mmcm_lock_count_reg(5),
      I2 => \mmcm_lock_count[7]_i_4__4_n_0\,
      I3 => mmcm_lock_count_reg(6),
      O => \p_0_in__0\(7)
    );
\mmcm_lock_count[7]_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => mmcm_lock_count_reg(4),
      I1 => mmcm_lock_count_reg(3),
      I2 => mmcm_lock_count_reg(1),
      I3 => mmcm_lock_count_reg(0),
      I4 => mmcm_lock_count_reg(2),
      O => \mmcm_lock_count[7]_i_4__4_n_0\
    );
\mmcm_lock_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__4_n_0\,
      D => \p_0_in__0\(0),
      Q => mmcm_lock_count_reg(0),
      R => clear
    );
\mmcm_lock_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__4_n_0\,
      D => \p_0_in__0\(1),
      Q => mmcm_lock_count_reg(1),
      R => clear
    );
\mmcm_lock_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__4_n_0\,
      D => \p_0_in__0\(2),
      Q => mmcm_lock_count_reg(2),
      R => clear
    );
\mmcm_lock_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__4_n_0\,
      D => \p_0_in__0\(3),
      Q => mmcm_lock_count_reg(3),
      R => clear
    );
\mmcm_lock_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__4_n_0\,
      D => \p_0_in__0\(4),
      Q => mmcm_lock_count_reg(4),
      R => clear
    );
\mmcm_lock_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__4_n_0\,
      D => \p_0_in__0\(5),
      Q => mmcm_lock_count_reg(5),
      R => clear
    );
\mmcm_lock_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__4_n_0\,
      D => \p_0_in__0\(6),
      Q => mmcm_lock_count_reg(6),
      R => clear
    );
\mmcm_lock_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => \mmcm_lock_count[7]_i_2__4_n_0\,
      D => \p_0_in__0\(7),
      Q => mmcm_lock_count_reg(7),
      R => clear
    );
mmcm_lock_reclocked_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => sync_mmcm_lock_reclocked_n_1,
      Q => mmcm_lock_reclocked,
      R => '0'
    );
\pll_reset_asserted_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA0BAAAAAAAA"
    )
        port map (
      I0 => pll_reset_asserted_reg_n_0,
      I1 => gt5_cpllrefclklost_i,
      I2 => tx_state(1),
      I3 => tx_state(2),
      I4 => tx_state(3),
      I5 => tx_state(0),
      O => \pll_reset_asserted_i_1__4_n_0\
    );
pll_reset_asserted_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \pll_reset_asserted_i_1__4_n_0\,
      Q => pll_reset_asserted_reg_n_0,
      R => soft_reset_tx_in
    );
\reset_time_out_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B833"
    )
        port map (
      I0 => txresetdone_s3,
      I1 => tx_state(1),
      I2 => mmcm_lock_reclocked,
      I3 => tx_state(2),
      O => \reset_time_out_i_3__4_n_0\
    );
reset_time_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => sync_cplllock_n_1,
      Q => \reset_time_out__0\,
      R => soft_reset_tx_in
    );
sync_TXRESETDONE: entity work.gtwizard_0_gtwizard_0_sync_block_27
     port map (
      data_out => txresetdone_s2,
      gt5_txresetdone_out => gt5_txresetdone_out,
      sysclk_in => sysclk_in
    );
sync_cplllock: entity work.gtwizard_0_gtwizard_0_sync_block_28
     port map (
      E(0) => sync_cplllock_n_0,
      \FSM_sequential_tx_state_reg[0]\ => init_wait_done_reg_n_0,
      \FSM_sequential_tx_state_reg[0]_0\ => \FSM_sequential_tx_state[3]_i_4__4_n_0\,
      \FSM_sequential_tx_state_reg[3]\ => sync_cplllock_n_1,
      \FSM_sequential_tx_state_reg[3]_i_3__4_0\ => time_out_500us_reg_n_0,
      \FSM_sequential_tx_state_reg[3]_i_3__4_1\ => time_out_2ms_reg_n_0,
      \FSM_sequential_tx_state_reg[3]_i_3__4_2\ => time_tlock_max_reg_n_0,
      \FSM_sequential_tx_state_reg[3]_i_3__4_3\ => pll_reset_asserted_reg_n_0,
      Q(3 downto 0) => tx_state(3 downto 0),
      gt5_cplllock_out => gt5_cplllock_out,
      mmcm_lock_reclocked => mmcm_lock_reclocked,
      \reset_time_out__0\ => \reset_time_out__0\,
      reset_time_out_reg => \reset_time_out_i_3__4_n_0\,
      sel => sel,
      sysclk_in => sysclk_in,
      txresetdone_s3 => txresetdone_s3
    );
sync_mmcm_lock_reclocked: entity work.gtwizard_0_gtwizard_0_sync_block_29
     port map (
      Q(2 downto 0) => mmcm_lock_count_reg(7 downto 5),
      SR(0) => clear,
      mmcm_lock_reclocked => mmcm_lock_reclocked,
      mmcm_lock_reclocked_reg => sync_mmcm_lock_reclocked_n_1,
      mmcm_lock_reclocked_reg_0 => \mmcm_lock_count[7]_i_4__4_n_0\,
      sysclk_in => sysclk_in
    );
\time_out_2ms_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AAAE"
    )
        port map (
      I0 => time_out_2ms_reg_n_0,
      I1 => \time_out_counter[0]_i_3__4_n_0\,
      I2 => \time_out_2ms_i_2__4_n_0\,
      I3 => \time_out_2ms_i_3__4_n_0\,
      I4 => \reset_time_out__0\,
      O => \time_out_2ms_i_1__4_n_0\
    );
\time_out_2ms_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFFFFFF"
    )
        port map (
      I0 => time_out_counter_reg(15),
      I1 => time_out_counter_reg(14),
      I2 => time_out_counter_reg(4),
      I3 => time_out_counter_reg(17),
      I4 => time_out_counter_reg(7),
      I5 => time_out_counter_reg(16),
      O => \time_out_2ms_i_2__4_n_0\
    );
\time_out_2ms_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => time_out_counter_reg(5),
      I1 => time_out_counter_reg(0),
      I2 => time_out_counter_reg(13),
      I3 => time_out_counter_reg(12),
      O => \time_out_2ms_i_3__4_n_0\
    );
time_out_2ms_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \time_out_2ms_i_1__4_n_0\,
      Q => time_out_2ms_reg_n_0,
      R => '0'
    );
\time_out_500us_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAAE"
    )
        port map (
      I0 => time_out_500us_reg_n_0,
      I1 => \time_out_500us_i_2__4_n_0\,
      I2 => \time_out_2ms_i_3__4_n_0\,
      I3 => \time_out_500us_i_3__4_n_0\,
      I4 => \time_tlock_max_i_4__2_n_0\,
      I5 => \reset_time_out__0\,
      O => \time_out_500us_i_1__4_n_0\
    );
\time_out_500us_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => time_out_counter_reg(1),
      I1 => time_out_counter_reg(2),
      I2 => time_out_counter_reg(9),
      I3 => time_out_counter_reg(15),
      I4 => time_out_counter_reg(4),
      I5 => time_out_counter_reg(3),
      O => \time_out_500us_i_2__4_n_0\
    );
\time_out_500us_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => time_out_counter_reg(14),
      I1 => time_out_counter_reg(10),
      I2 => time_out_counter_reg(6),
      I3 => time_out_counter_reg(8),
      O => \time_out_500us_i_3__4_n_0\
    );
time_out_500us_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \time_out_500us_i_1__4_n_0\,
      Q => time_out_500us_reg_n_0,
      R => '0'
    );
\time_out_counter[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => \time_out_counter[0]_i_3__4_n_0\,
      I1 => time_out_counter_reg(13),
      I2 => time_out_counter_reg(12),
      I3 => \time_out_counter[0]_i_4__4_n_0\,
      I4 => \time_out_counter[0]_i_5__11_n_0\,
      O => time_out_counter
    );
\time_out_counter[0]_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \time_tlock_max_i_3__4_n_0\,
      I1 => time_out_counter_reg(3),
      I2 => time_out_counter_reg(11),
      I3 => time_out_counter_reg(9),
      I4 => time_out_counter_reg(6),
      O => \time_out_counter[0]_i_3__4_n_0\
    );
\time_out_counter[0]_i_4__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => time_out_counter_reg(16),
      I1 => time_out_counter_reg(7),
      I2 => time_out_counter_reg(17),
      I3 => time_out_counter_reg(4),
      O => \time_out_counter[0]_i_4__4_n_0\
    );
\time_out_counter[0]_i_5__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => time_out_counter_reg(5),
      I1 => time_out_counter_reg(0),
      I2 => time_out_counter_reg(15),
      I3 => time_out_counter_reg(14),
      O => \time_out_counter[0]_i_5__11_n_0\
    );
\time_out_counter[0]_i_6__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_out_counter_reg(0),
      O => \time_out_counter[0]_i_6__1_n_0\
    );
\time_out_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__4_n_7\,
      Q => time_out_counter_reg(0),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[0]_i_2__4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \time_out_counter_reg[0]_i_2__4_n_0\,
      CO(2) => \time_out_counter_reg[0]_i_2__4_n_1\,
      CO(1) => \time_out_counter_reg[0]_i_2__4_n_2\,
      CO(0) => \time_out_counter_reg[0]_i_2__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \time_out_counter_reg[0]_i_2__4_n_4\,
      O(2) => \time_out_counter_reg[0]_i_2__4_n_5\,
      O(1) => \time_out_counter_reg[0]_i_2__4_n_6\,
      O(0) => \time_out_counter_reg[0]_i_2__4_n_7\,
      S(3 downto 1) => time_out_counter_reg(3 downto 1),
      S(0) => \time_out_counter[0]_i_6__1_n_0\
    );
\time_out_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__4_n_5\,
      Q => time_out_counter_reg(10),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__4_n_4\,
      Q => time_out_counter_reg(11),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__4_n_7\,
      Q => time_out_counter_reg(12),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[12]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[8]_i_1__4_n_0\,
      CO(3) => \time_out_counter_reg[12]_i_1__4_n_0\,
      CO(2) => \time_out_counter_reg[12]_i_1__4_n_1\,
      CO(1) => \time_out_counter_reg[12]_i_1__4_n_2\,
      CO(0) => \time_out_counter_reg[12]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[12]_i_1__4_n_4\,
      O(2) => \time_out_counter_reg[12]_i_1__4_n_5\,
      O(1) => \time_out_counter_reg[12]_i_1__4_n_6\,
      O(0) => \time_out_counter_reg[12]_i_1__4_n_7\,
      S(3 downto 0) => time_out_counter_reg(15 downto 12)
    );
\time_out_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__4_n_6\,
      Q => time_out_counter_reg(13),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__4_n_5\,
      Q => time_out_counter_reg(14),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__4_n_4\,
      Q => time_out_counter_reg(15),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1__4_n_7\,
      Q => time_out_counter_reg(16),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[16]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[12]_i_1__4_n_0\,
      CO(3 downto 1) => \NLW_time_out_counter_reg[16]_i_1__4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \time_out_counter_reg[16]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_time_out_counter_reg[16]_i_1__4_O_UNCONNECTED\(3 downto 2),
      O(1) => \time_out_counter_reg[16]_i_1__4_n_6\,
      O(0) => \time_out_counter_reg[16]_i_1__4_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => time_out_counter_reg(17 downto 16)
    );
\time_out_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1__4_n_6\,
      Q => time_out_counter_reg(17),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__4_n_6\,
      Q => time_out_counter_reg(1),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__4_n_5\,
      Q => time_out_counter_reg(2),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__4_n_4\,
      Q => time_out_counter_reg(3),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__4_n_7\,
      Q => time_out_counter_reg(4),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[4]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[0]_i_2__4_n_0\,
      CO(3) => \time_out_counter_reg[4]_i_1__4_n_0\,
      CO(2) => \time_out_counter_reg[4]_i_1__4_n_1\,
      CO(1) => \time_out_counter_reg[4]_i_1__4_n_2\,
      CO(0) => \time_out_counter_reg[4]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[4]_i_1__4_n_4\,
      O(2) => \time_out_counter_reg[4]_i_1__4_n_5\,
      O(1) => \time_out_counter_reg[4]_i_1__4_n_6\,
      O(0) => \time_out_counter_reg[4]_i_1__4_n_7\,
      S(3 downto 0) => time_out_counter_reg(7 downto 4)
    );
\time_out_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__4_n_6\,
      Q => time_out_counter_reg(5),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__4_n_5\,
      Q => time_out_counter_reg(6),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__4_n_4\,
      Q => time_out_counter_reg(7),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__4_n_7\,
      Q => time_out_counter_reg(8),
      R => \reset_time_out__0\
    );
\time_out_counter_reg[8]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[4]_i_1__4_n_0\,
      CO(3) => \time_out_counter_reg[8]_i_1__4_n_0\,
      CO(2) => \time_out_counter_reg[8]_i_1__4_n_1\,
      CO(1) => \time_out_counter_reg[8]_i_1__4_n_2\,
      CO(0) => \time_out_counter_reg[8]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[8]_i_1__4_n_4\,
      O(2) => \time_out_counter_reg[8]_i_1__4_n_5\,
      O(1) => \time_out_counter_reg[8]_i_1__4_n_6\,
      O(0) => \time_out_counter_reg[8]_i_1__4_n_7\,
      S(3 downto 0) => time_out_counter_reg(11 downto 8)
    );
\time_out_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__4_n_6\,
      Q => time_out_counter_reg(9),
      R => \reset_time_out__0\
    );
\time_tlock_max_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAAE"
    )
        port map (
      I0 => time_tlock_max_reg_n_0,
      I1 => \time_tlock_max_i_2__4_n_0\,
      I2 => \time_tlock_max_i_3__4_n_0\,
      I3 => \time_tlock_max_i_4__2_n_0\,
      I4 => \time_out_counter[0]_i_5__11_n_0\,
      I5 => \reset_time_out__0\,
      O => \time_tlock_max_i_1__4_n_0\
    );
\time_tlock_max_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => time_out_counter_reg(3),
      I1 => time_out_counter_reg(4),
      I2 => time_out_counter_reg(9),
      I3 => time_out_counter_reg(13),
      I4 => time_out_counter_reg(6),
      I5 => time_out_counter_reg(12),
      O => \time_tlock_max_i_2__4_n_0\
    );
\time_tlock_max_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => time_out_counter_reg(8),
      I1 => time_out_counter_reg(10),
      I2 => time_out_counter_reg(1),
      I3 => time_out_counter_reg(2),
      O => \time_tlock_max_i_3__4_n_0\
    );
\time_tlock_max_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => time_out_counter_reg(16),
      I1 => time_out_counter_reg(17),
      I2 => time_out_counter_reg(7),
      I3 => time_out_counter_reg(11),
      O => \time_tlock_max_i_4__2_n_0\
    );
time_tlock_max_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \time_tlock_max_i_1__4_n_0\,
      Q => time_tlock_max_reg_n_0,
      R => '0'
    );
\tx_fsm_reset_done_int_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0020"
    )
        port map (
      I0 => tx_state(3),
      I1 => tx_state(2),
      I2 => tx_state(0),
      I3 => tx_state(1),
      I4 => \^gt5_tx_fsm_reset_done_out\,
      O => \tx_fsm_reset_done_int_i_1__4_n_0\
    );
tx_fsm_reset_done_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \tx_fsm_reset_done_int_i_1__4_n_0\,
      Q => \^gt5_tx_fsm_reset_done_out\,
      R => soft_reset_tx_in
    );
txresetdone_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => txresetdone_s2,
      Q => txresetdone_s3,
      R => '0'
    );
\wait_time_cnt[0]_i_10__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(1),
      O => \wait_time_cnt[0]_i_10__4_n_0\
    );
\wait_time_cnt[0]_i_11__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(0),
      O => \wait_time_cnt[0]_i_11__4_n_0\
    );
\wait_time_cnt[0]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0444"
    )
        port map (
      I0 => tx_state(3),
      I1 => tx_state(0),
      I2 => tx_state(2),
      I3 => tx_state(1),
      O => \wait_time_cnt[0]_i_1__10_n_0\
    );
\wait_time_cnt[0]_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \wait_time_cnt[0]_i_4__4_n_0\,
      I1 => \wait_time_cnt[0]_i_5__4_n_0\,
      I2 => \wait_time_cnt[0]_i_6__4_n_0\,
      I3 => \wait_time_cnt[0]_i_7__4_n_0\,
      O => sel
    );
\wait_time_cnt[0]_i_4__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(12),
      I1 => wait_time_cnt_reg(13),
      I2 => wait_time_cnt_reg(15),
      I3 => wait_time_cnt_reg(14),
      O => \wait_time_cnt[0]_i_4__4_n_0\
    );
\wait_time_cnt[0]_i_5__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(9),
      I1 => wait_time_cnt_reg(10),
      I2 => wait_time_cnt_reg(8),
      I3 => wait_time_cnt_reg(11),
      O => \wait_time_cnt[0]_i_5__4_n_0\
    );
\wait_time_cnt[0]_i_6__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(0),
      I1 => wait_time_cnt_reg(1),
      I2 => wait_time_cnt_reg(2),
      I3 => wait_time_cnt_reg(3),
      O => \wait_time_cnt[0]_i_6__4_n_0\
    );
\wait_time_cnt[0]_i_7__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(7),
      I1 => wait_time_cnt_reg(4),
      I2 => wait_time_cnt_reg(6),
      I3 => wait_time_cnt_reg(5),
      O => \wait_time_cnt[0]_i_7__4_n_0\
    );
\wait_time_cnt[0]_i_8__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(3),
      O => \wait_time_cnt[0]_i_8__4_n_0\
    );
\wait_time_cnt[0]_i_9__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(2),
      O => \wait_time_cnt[0]_i_9__4_n_0\
    );
\wait_time_cnt[12]_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(15),
      O => \wait_time_cnt[12]_i_2__4_n_0\
    );
\wait_time_cnt[12]_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(14),
      O => \wait_time_cnt[12]_i_3__4_n_0\
    );
\wait_time_cnt[12]_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(13),
      O => \wait_time_cnt[12]_i_4__4_n_0\
    );
\wait_time_cnt[12]_i_5__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(12),
      O => \wait_time_cnt[12]_i_5__4_n_0\
    );
\wait_time_cnt[4]_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(7),
      O => \wait_time_cnt[4]_i_2__4_n_0\
    );
\wait_time_cnt[4]_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(6),
      O => \wait_time_cnt[4]_i_3__4_n_0\
    );
\wait_time_cnt[4]_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(5),
      O => \wait_time_cnt[4]_i_4__4_n_0\
    );
\wait_time_cnt[4]_i_5__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(4),
      O => \wait_time_cnt[4]_i_5__4_n_0\
    );
\wait_time_cnt[8]_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(11),
      O => \wait_time_cnt[8]_i_2__4_n_0\
    );
\wait_time_cnt[8]_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(10),
      O => \wait_time_cnt[8]_i_3__4_n_0\
    );
\wait_time_cnt[8]_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(9),
      O => \wait_time_cnt[8]_i_4__4_n_0\
    );
\wait_time_cnt[8]_i_5__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(8),
      O => \wait_time_cnt[8]_i_5__4_n_0\
    );
\wait_time_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3__4_n_7\,
      Q => wait_time_cnt_reg(0),
      R => \wait_time_cnt[0]_i_1__10_n_0\
    );
\wait_time_cnt_reg[0]_i_3__4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \wait_time_cnt_reg[0]_i_3__4_n_0\,
      CO(2) => \wait_time_cnt_reg[0]_i_3__4_n_1\,
      CO(1) => \wait_time_cnt_reg[0]_i_3__4_n_2\,
      CO(0) => \wait_time_cnt_reg[0]_i_3__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[0]_i_3__4_n_4\,
      O(2) => \wait_time_cnt_reg[0]_i_3__4_n_5\,
      O(1) => \wait_time_cnt_reg[0]_i_3__4_n_6\,
      O(0) => \wait_time_cnt_reg[0]_i_3__4_n_7\,
      S(3) => \wait_time_cnt[0]_i_8__4_n_0\,
      S(2) => \wait_time_cnt[0]_i_9__4_n_0\,
      S(1) => \wait_time_cnt[0]_i_10__4_n_0\,
      S(0) => \wait_time_cnt[0]_i_11__4_n_0\
    );
\wait_time_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1__4_n_5\,
      Q => wait_time_cnt_reg(10),
      R => \wait_time_cnt[0]_i_1__10_n_0\
    );
\wait_time_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1__4_n_4\,
      Q => wait_time_cnt_reg(11),
      R => \wait_time_cnt[0]_i_1__10_n_0\
    );
\wait_time_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1__4_n_7\,
      Q => wait_time_cnt_reg(12),
      R => \wait_time_cnt[0]_i_1__10_n_0\
    );
\wait_time_cnt_reg[12]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[8]_i_1__4_n_0\,
      CO(3) => \NLW_wait_time_cnt_reg[12]_i_1__4_CO_UNCONNECTED\(3),
      CO(2) => \wait_time_cnt_reg[12]_i_1__4_n_1\,
      CO(1) => \wait_time_cnt_reg[12]_i_1__4_n_2\,
      CO(0) => \wait_time_cnt_reg[12]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0111",
      O(3) => \wait_time_cnt_reg[12]_i_1__4_n_4\,
      O(2) => \wait_time_cnt_reg[12]_i_1__4_n_5\,
      O(1) => \wait_time_cnt_reg[12]_i_1__4_n_6\,
      O(0) => \wait_time_cnt_reg[12]_i_1__4_n_7\,
      S(3) => \wait_time_cnt[12]_i_2__4_n_0\,
      S(2) => \wait_time_cnt[12]_i_3__4_n_0\,
      S(1) => \wait_time_cnt[12]_i_4__4_n_0\,
      S(0) => \wait_time_cnt[12]_i_5__4_n_0\
    );
\wait_time_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1__4_n_6\,
      Q => wait_time_cnt_reg(13),
      R => \wait_time_cnt[0]_i_1__10_n_0\
    );
\wait_time_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1__4_n_5\,
      Q => wait_time_cnt_reg(14),
      R => \wait_time_cnt[0]_i_1__10_n_0\
    );
\wait_time_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1__4_n_4\,
      Q => wait_time_cnt_reg(15),
      R => \wait_time_cnt[0]_i_1__10_n_0\
    );
\wait_time_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3__4_n_6\,
      Q => wait_time_cnt_reg(1),
      R => \wait_time_cnt[0]_i_1__10_n_0\
    );
\wait_time_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3__4_n_5\,
      Q => wait_time_cnt_reg(2),
      R => \wait_time_cnt[0]_i_1__10_n_0\
    );
\wait_time_cnt_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3__4_n_4\,
      Q => wait_time_cnt_reg(3),
      S => \wait_time_cnt[0]_i_1__10_n_0\
    );
\wait_time_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1__4_n_7\,
      Q => wait_time_cnt_reg(4),
      R => \wait_time_cnt[0]_i_1__10_n_0\
    );
\wait_time_cnt_reg[4]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[0]_i_3__4_n_0\,
      CO(3) => \wait_time_cnt_reg[4]_i_1__4_n_0\,
      CO(2) => \wait_time_cnt_reg[4]_i_1__4_n_1\,
      CO(1) => \wait_time_cnt_reg[4]_i_1__4_n_2\,
      CO(0) => \wait_time_cnt_reg[4]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[4]_i_1__4_n_4\,
      O(2) => \wait_time_cnt_reg[4]_i_1__4_n_5\,
      O(1) => \wait_time_cnt_reg[4]_i_1__4_n_6\,
      O(0) => \wait_time_cnt_reg[4]_i_1__4_n_7\,
      S(3) => \wait_time_cnt[4]_i_2__4_n_0\,
      S(2) => \wait_time_cnt[4]_i_3__4_n_0\,
      S(1) => \wait_time_cnt[4]_i_4__4_n_0\,
      S(0) => \wait_time_cnt[4]_i_5__4_n_0\
    );
\wait_time_cnt_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1__4_n_6\,
      Q => wait_time_cnt_reg(5),
      S => \wait_time_cnt[0]_i_1__10_n_0\
    );
\wait_time_cnt_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1__4_n_5\,
      Q => wait_time_cnt_reg(6),
      S => \wait_time_cnt[0]_i_1__10_n_0\
    );
\wait_time_cnt_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1__4_n_4\,
      Q => wait_time_cnt_reg(7),
      S => \wait_time_cnt[0]_i_1__10_n_0\
    );
\wait_time_cnt_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1__4_n_7\,
      Q => wait_time_cnt_reg(8),
      S => \wait_time_cnt[0]_i_1__10_n_0\
    );
\wait_time_cnt_reg[8]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[4]_i_1__4_n_0\,
      CO(3) => \wait_time_cnt_reg[8]_i_1__4_n_0\,
      CO(2) => \wait_time_cnt_reg[8]_i_1__4_n_1\,
      CO(1) => \wait_time_cnt_reg[8]_i_1__4_n_2\,
      CO(0) => \wait_time_cnt_reg[8]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[8]_i_1__4_n_4\,
      O(2) => \wait_time_cnt_reg[8]_i_1__4_n_5\,
      O(1) => \wait_time_cnt_reg[8]_i_1__4_n_6\,
      O(0) => \wait_time_cnt_reg[8]_i_1__4_n_7\,
      S(3) => \wait_time_cnt[8]_i_2__4_n_0\,
      S(2) => \wait_time_cnt[8]_i_3__4_n_0\,
      S(1) => \wait_time_cnt[8]_i_4__4_n_0\,
      S(0) => \wait_time_cnt[8]_i_5__4_n_0\
    );
\wait_time_cnt_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => sysclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1__4_n_6\,
      Q => wait_time_cnt_reg(9),
      S => \wait_time_cnt[0]_i_1__10_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtwizard_0_gtwizard_0_multi_gt is
  port (
    gt0_cpllfbclklost_out : out STD_LOGIC;
    gt0_cplllock_out : out STD_LOGIC;
    gt0_cpllrefclklost_i : out STD_LOGIC;
    gt0_drprdy_out : out STD_LOGIC;
    gt0_eyescandataerror_out : out STD_LOGIC;
    gt0_gtxtxn_out : out STD_LOGIC;
    gt0_gtxtxp_out : out STD_LOGIC;
    gt0_rxoutclk_out : out STD_LOGIC;
    gt0_rxoutclkfabric_out : out STD_LOGIC;
    gt0_rxresetdone_out : out STD_LOGIC;
    gt0_txoutclk_out : out STD_LOGIC;
    gt0_txoutclkfabric_out : out STD_LOGIC;
    gt0_txoutclkpcs_out : out STD_LOGIC;
    gt0_txresetdone_out : out STD_LOGIC;
    gt0_drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_rxdata_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt0_rxmonitorout_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    gt0_dmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt1_cpllfbclklost_out : out STD_LOGIC;
    gt1_cplllock_out : out STD_LOGIC;
    gt1_cpllrefclklost_i : out STD_LOGIC;
    gt1_drprdy_out : out STD_LOGIC;
    gt1_eyescandataerror_out : out STD_LOGIC;
    gt1_gtxtxn_out : out STD_LOGIC;
    gt1_gtxtxp_out : out STD_LOGIC;
    gt1_rxoutclk_out : out STD_LOGIC;
    gt1_rxoutclkfabric_out : out STD_LOGIC;
    gt1_rxresetdone_out : out STD_LOGIC;
    gt1_txoutclk_out : out STD_LOGIC;
    gt1_txoutclkfabric_out : out STD_LOGIC;
    gt1_txoutclkpcs_out : out STD_LOGIC;
    gt1_txresetdone_out : out STD_LOGIC;
    gt1_drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt1_rxdata_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt1_rxmonitorout_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    gt1_dmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt2_cpllfbclklost_out : out STD_LOGIC;
    gt2_cplllock_out : out STD_LOGIC;
    gt2_cpllrefclklost_i : out STD_LOGIC;
    gt2_drprdy_out : out STD_LOGIC;
    gt2_eyescandataerror_out : out STD_LOGIC;
    gt2_gtxtxn_out : out STD_LOGIC;
    gt2_gtxtxp_out : out STD_LOGIC;
    gt2_rxoutclk_out : out STD_LOGIC;
    gt2_rxoutclkfabric_out : out STD_LOGIC;
    gt2_rxresetdone_out : out STD_LOGIC;
    gt2_txoutclk_out : out STD_LOGIC;
    gt2_txoutclkfabric_out : out STD_LOGIC;
    gt2_txoutclkpcs_out : out STD_LOGIC;
    gt2_txresetdone_out : out STD_LOGIC;
    gt2_drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt2_rxdata_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt2_rxmonitorout_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    gt2_dmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt3_cpllfbclklost_out : out STD_LOGIC;
    gt3_cplllock_out : out STD_LOGIC;
    gt3_cpllrefclklost_i : out STD_LOGIC;
    gt3_drprdy_out : out STD_LOGIC;
    gt3_eyescandataerror_out : out STD_LOGIC;
    gt3_gtxtxn_out : out STD_LOGIC;
    gt3_gtxtxp_out : out STD_LOGIC;
    gt3_rxoutclk_out : out STD_LOGIC;
    gt3_rxoutclkfabric_out : out STD_LOGIC;
    gt3_rxresetdone_out : out STD_LOGIC;
    gt3_txoutclk_out : out STD_LOGIC;
    gt3_txoutclkfabric_out : out STD_LOGIC;
    gt3_txoutclkpcs_out : out STD_LOGIC;
    gt3_txresetdone_out : out STD_LOGIC;
    gt3_drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt3_rxdata_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt3_rxmonitorout_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    gt3_dmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt4_cpllfbclklost_out : out STD_LOGIC;
    gt4_cplllock_out : out STD_LOGIC;
    gt4_cpllrefclklost_i : out STD_LOGIC;
    gt4_drprdy_out : out STD_LOGIC;
    gt4_eyescandataerror_out : out STD_LOGIC;
    gt4_gtxtxn_out : out STD_LOGIC;
    gt4_gtxtxp_out : out STD_LOGIC;
    gt4_rxoutclk_out : out STD_LOGIC;
    gt4_rxoutclkfabric_out : out STD_LOGIC;
    gt4_rxresetdone_out : out STD_LOGIC;
    gt4_txoutclk_out : out STD_LOGIC;
    gt4_txoutclkfabric_out : out STD_LOGIC;
    gt4_txoutclkpcs_out : out STD_LOGIC;
    gt4_txresetdone_out : out STD_LOGIC;
    gt4_drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt4_rxdata_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt4_rxmonitorout_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    gt4_dmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt5_cpllfbclklost_out : out STD_LOGIC;
    gt5_cplllock_out : out STD_LOGIC;
    gt5_cpllrefclklost_i : out STD_LOGIC;
    gt5_drprdy_out : out STD_LOGIC;
    gt5_eyescandataerror_out : out STD_LOGIC;
    gt5_gtxtxn_out : out STD_LOGIC;
    gt5_gtxtxp_out : out STD_LOGIC;
    gt5_rxoutclk_out : out STD_LOGIC;
    gt5_rxoutclkfabric_out : out STD_LOGIC;
    gt5_rxresetdone_out : out STD_LOGIC;
    gt5_txoutclk_out : out STD_LOGIC;
    gt5_txoutclkfabric_out : out STD_LOGIC;
    gt5_txoutclkpcs_out : out STD_LOGIC;
    gt5_txresetdone_out : out STD_LOGIC;
    gt5_drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt5_rxdata_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt5_rxmonitorout_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    gt5_dmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt6_cpllfbclklost_out : out STD_LOGIC;
    gt6_cplllock_out : out STD_LOGIC;
    gt6_cpllrefclklost_i : out STD_LOGIC;
    gt6_drprdy_out : out STD_LOGIC;
    gt6_eyescandataerror_out : out STD_LOGIC;
    gt6_gtxtxn_out : out STD_LOGIC;
    gt6_gtxtxp_out : out STD_LOGIC;
    gt6_rxoutclk_out : out STD_LOGIC;
    gt6_rxoutclkfabric_out : out STD_LOGIC;
    gt6_rxresetdone_out : out STD_LOGIC;
    gt6_txoutclk_out : out STD_LOGIC;
    gt6_txoutclkfabric_out : out STD_LOGIC;
    gt6_txoutclkpcs_out : out STD_LOGIC;
    gt6_txresetdone_out : out STD_LOGIC;
    gt6_drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt6_rxdata_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt6_rxmonitorout_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    gt6_dmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt0_cplllockdetclk_in : in STD_LOGIC;
    gt0_drpclk_in : in STD_LOGIC;
    gt0_drpen_in : in STD_LOGIC;
    gt0_drpwe_in : in STD_LOGIC;
    gt0_eyescanreset_in : in STD_LOGIC;
    gt0_eyescantrigger_in : in STD_LOGIC;
    gt0_gtrefclk0_in : in STD_LOGIC;
    gt0_gtrefclk1_in : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt0_gttxreset_i : in STD_LOGIC;
    gt0_gtxrxn_in : in STD_LOGIC;
    gt0_gtxrxp_in : in STD_LOGIC;
    gt0_qplloutclk_in : in STD_LOGIC;
    gt0_qplloutrefclk_in : in STD_LOGIC;
    gt0_rxdfelfhold_i : in STD_LOGIC;
    gt0_rxdfelpmreset_in : in STD_LOGIC;
    gt0_rxpmareset_in : in STD_LOGIC;
    gt0_rxuserrdy_i : in STD_LOGIC;
    gt0_rxusrclk_in : in STD_LOGIC;
    gt0_rxusrclk2_in : in STD_LOGIC;
    gt0_txuserrdy_i : in STD_LOGIC;
    gt0_txusrclk_in : in STD_LOGIC;
    gt0_txusrclk2_in : in STD_LOGIC;
    gt0_drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_txdata_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gt0_drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    gt1_cplllockdetclk_in : in STD_LOGIC;
    gt1_drpclk_in : in STD_LOGIC;
    gt1_drpen_in : in STD_LOGIC;
    gt1_drpwe_in : in STD_LOGIC;
    gt1_eyescanreset_in : in STD_LOGIC;
    gt1_eyescantrigger_in : in STD_LOGIC;
    gt1_gtrefclk0_in : in STD_LOGIC;
    gt1_gtrefclk1_in : in STD_LOGIC;
    gt1_cpllfbclklost_out_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt1_gttxreset_i : in STD_LOGIC;
    gt1_gtxrxn_in : in STD_LOGIC;
    gt1_gtxrxp_in : in STD_LOGIC;
    gt1_rxdfelfhold_i : in STD_LOGIC;
    gt1_rxdfelpmreset_in : in STD_LOGIC;
    gt1_rxpmareset_in : in STD_LOGIC;
    gt1_rxuserrdy_i : in STD_LOGIC;
    gt1_rxusrclk_in : in STD_LOGIC;
    gt1_rxusrclk2_in : in STD_LOGIC;
    gt1_txuserrdy_i : in STD_LOGIC;
    gt1_txusrclk_in : in STD_LOGIC;
    gt1_txusrclk2_in : in STD_LOGIC;
    gt1_drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt1_rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt1_txdata_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gt1_drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    gt2_cplllockdetclk_in : in STD_LOGIC;
    gt2_drpclk_in : in STD_LOGIC;
    gt2_drpen_in : in STD_LOGIC;
    gt2_drpwe_in : in STD_LOGIC;
    gt2_eyescanreset_in : in STD_LOGIC;
    gt2_eyescantrigger_in : in STD_LOGIC;
    gt2_gtrefclk0_in : in STD_LOGIC;
    gt2_gtrefclk1_in : in STD_LOGIC;
    gt2_cpllfbclklost_out_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt2_gttxreset_i : in STD_LOGIC;
    gt2_gtxrxn_in : in STD_LOGIC;
    gt2_gtxrxp_in : in STD_LOGIC;
    gt2_rxdfelfhold_i : in STD_LOGIC;
    gt2_rxdfelpmreset_in : in STD_LOGIC;
    gt2_rxpmareset_in : in STD_LOGIC;
    gt2_rxuserrdy_i : in STD_LOGIC;
    gt2_rxusrclk_in : in STD_LOGIC;
    gt2_rxusrclk2_in : in STD_LOGIC;
    gt2_txuserrdy_i : in STD_LOGIC;
    gt2_txusrclk_in : in STD_LOGIC;
    gt2_txusrclk2_in : in STD_LOGIC;
    gt2_drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt2_rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt2_txdata_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gt2_drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    gt3_cplllockdetclk_in : in STD_LOGIC;
    gt3_drpclk_in : in STD_LOGIC;
    gt3_drpen_in : in STD_LOGIC;
    gt3_drpwe_in : in STD_LOGIC;
    gt3_eyescanreset_in : in STD_LOGIC;
    gt3_eyescantrigger_in : in STD_LOGIC;
    gt3_gtrefclk0_in : in STD_LOGIC;
    gt3_gtrefclk1_in : in STD_LOGIC;
    gt3_cpllfbclklost_out_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt3_gttxreset_i : in STD_LOGIC;
    gt3_gtxrxn_in : in STD_LOGIC;
    gt3_gtxrxp_in : in STD_LOGIC;
    gt3_rxdfelfhold_i : in STD_LOGIC;
    gt3_rxdfelpmreset_in : in STD_LOGIC;
    gt3_rxpmareset_in : in STD_LOGIC;
    gt3_rxuserrdy_i : in STD_LOGIC;
    gt3_rxusrclk_in : in STD_LOGIC;
    gt3_rxusrclk2_in : in STD_LOGIC;
    gt3_txuserrdy_i : in STD_LOGIC;
    gt3_txusrclk_in : in STD_LOGIC;
    gt3_txusrclk2_in : in STD_LOGIC;
    gt3_drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt3_rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt3_txdata_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gt3_drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    gt4_cplllockdetclk_in : in STD_LOGIC;
    gt4_drpclk_in : in STD_LOGIC;
    gt4_drpen_in : in STD_LOGIC;
    gt4_drpwe_in : in STD_LOGIC;
    gt4_eyescanreset_in : in STD_LOGIC;
    gt4_eyescantrigger_in : in STD_LOGIC;
    gt4_gtrefclk0_in : in STD_LOGIC;
    gt4_gtrefclk1_in : in STD_LOGIC;
    gt4_cpllfbclklost_out_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt4_gttxreset_i : in STD_LOGIC;
    gt4_gtxrxn_in : in STD_LOGIC;
    gt4_gtxrxp_in : in STD_LOGIC;
    gt1_qplloutclk_in : in STD_LOGIC;
    gt1_qplloutrefclk_in : in STD_LOGIC;
    gt4_rxdfelfhold_i : in STD_LOGIC;
    gt4_rxdfelpmreset_in : in STD_LOGIC;
    gt4_rxpmareset_in : in STD_LOGIC;
    gt4_rxuserrdy_i : in STD_LOGIC;
    gt4_rxusrclk_in : in STD_LOGIC;
    gt4_rxusrclk2_in : in STD_LOGIC;
    gt4_txuserrdy_i : in STD_LOGIC;
    gt4_txusrclk_in : in STD_LOGIC;
    gt4_txusrclk2_in : in STD_LOGIC;
    gt4_drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt4_rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt4_txdata_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gt4_drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    gt5_cplllockdetclk_in : in STD_LOGIC;
    gt5_drpclk_in : in STD_LOGIC;
    gt5_drpen_in : in STD_LOGIC;
    gt5_drpwe_in : in STD_LOGIC;
    gt5_eyescanreset_in : in STD_LOGIC;
    gt5_eyescantrigger_in : in STD_LOGIC;
    gt5_gtrefclk0_in : in STD_LOGIC;
    gt5_gtrefclk1_in : in STD_LOGIC;
    gt5_cpllfbclklost_out_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt5_gttxreset_i : in STD_LOGIC;
    gt5_gtxrxn_in : in STD_LOGIC;
    gt5_gtxrxp_in : in STD_LOGIC;
    gt5_rxdfelfhold_i : in STD_LOGIC;
    gt5_rxdfelpmreset_in : in STD_LOGIC;
    gt5_rxpmareset_in : in STD_LOGIC;
    gt5_rxuserrdy_i : in STD_LOGIC;
    gt5_rxusrclk_in : in STD_LOGIC;
    gt5_rxusrclk2_in : in STD_LOGIC;
    gt5_txuserrdy_i : in STD_LOGIC;
    gt5_txusrclk_in : in STD_LOGIC;
    gt5_txusrclk2_in : in STD_LOGIC;
    gt5_drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt5_rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt5_txdata_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gt5_drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    gt6_cplllockdetclk_in : in STD_LOGIC;
    gt6_drpclk_in : in STD_LOGIC;
    gt6_drpen_in : in STD_LOGIC;
    gt6_drpwe_in : in STD_LOGIC;
    gt6_eyescanreset_in : in STD_LOGIC;
    gt6_eyescantrigger_in : in STD_LOGIC;
    gt6_gtrefclk0_in : in STD_LOGIC;
    gt6_gtrefclk1_in : in STD_LOGIC;
    gt6_cpllfbclklost_out_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt6_gttxreset_i : in STD_LOGIC;
    gt6_gtxrxn_in : in STD_LOGIC;
    gt6_gtxrxp_in : in STD_LOGIC;
    gt6_rxdfelfhold_i : in STD_LOGIC;
    gt6_rxdfelpmreset_in : in STD_LOGIC;
    gt6_rxpmareset_in : in STD_LOGIC;
    gt6_rxuserrdy_i : in STD_LOGIC;
    gt6_rxusrclk_in : in STD_LOGIC;
    gt6_rxusrclk2_in : in STD_LOGIC;
    gt6_txuserrdy_i : in STD_LOGIC;
    gt6_txusrclk_in : in STD_LOGIC;
    gt6_txusrclk2_in : in STD_LOGIC;
    gt6_drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt6_rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt6_txdata_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gt6_drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    gt0_cpllreset_i : in STD_LOGIC;
    gt1_cpllreset_i : in STD_LOGIC;
    gt2_cpllreset_i : in STD_LOGIC;
    gt3_cpllreset_i : in STD_LOGIC;
    gt4_cpllreset_i : in STD_LOGIC;
    gt5_cpllreset_i : in STD_LOGIC;
    gt6_cpllreset_i : in STD_LOGIC
  );
end gtwizard_0_gtwizard_0_multi_gt;

architecture STRUCTURE of gtwizard_0_gtwizard_0_multi_gt is
  signal gt0_cpllpd_i : STD_LOGIC;
  signal gt0_cpllreset_i_0 : STD_LOGIC;
  signal gt1_cpllreset_i_1 : STD_LOGIC;
  signal gt2_cpllreset_i_2 : STD_LOGIC;
  signal gt3_cpllreset_i_3 : STD_LOGIC;
  signal gt4_cpllreset_i_4 : STD_LOGIC;
  signal gt5_cpllreset_i_5 : STD_LOGIC;
  signal gt6_cpllreset_i_6 : STD_LOGIC;
begin
cpll_railing0_i: entity work.gtwizard_0_gtwizard_0_cpll_railing
     port map (
      gt0_cpllpd_i => gt0_cpllpd_i,
      gt0_cpllreset_i => gt0_cpllreset_i,
      gt0_cpllreset_i_0 => gt0_cpllreset_i_0,
      gt0_gtrefclk1_in => gt0_gtrefclk1_in,
      gt1_cpllreset_i => gt1_cpllreset_i,
      gt1_cpllreset_i_1 => gt1_cpllreset_i_1,
      gt2_cpllreset_i => gt2_cpllreset_i,
      gt2_cpllreset_i_2 => gt2_cpllreset_i_2,
      gt3_cpllreset_i => gt3_cpllreset_i,
      gt3_cpllreset_i_3 => gt3_cpllreset_i_3,
      gt4_cpllreset_i => gt4_cpllreset_i,
      gt4_cpllreset_i_4 => gt4_cpllreset_i_4,
      gt5_cpllreset_i => gt5_cpllreset_i,
      gt5_cpllreset_i_5 => gt5_cpllreset_i_5,
      gt6_cpllreset_i => gt6_cpllreset_i,
      gt6_cpllreset_i_6 => gt6_cpllreset_i_6
    );
gt0_gtwizard_0_i: entity work.gtwizard_0_gtwizard_0_GT
     port map (
      SR(0) => SR(0),
      gt0_cpllfbclklost_out => gt0_cpllfbclklost_out,
      gt0_cplllock_out => gt0_cplllock_out,
      gt0_cplllockdetclk_in => gt0_cplllockdetclk_in,
      gt0_cpllpd_i => gt0_cpllpd_i,
      gt0_cpllrefclklost_i => gt0_cpllrefclklost_i,
      gt0_cpllreset_i_0 => gt0_cpllreset_i_0,
      gt0_dmonitorout_out(7 downto 0) => gt0_dmonitorout_out(7 downto 0),
      gt0_drpaddr_in(8 downto 0) => gt0_drpaddr_in(8 downto 0),
      gt0_drpclk_in => gt0_drpclk_in,
      gt0_drpdi_in(15 downto 0) => gt0_drpdi_in(15 downto 0),
      gt0_drpdo_out(15 downto 0) => gt0_drpdo_out(15 downto 0),
      gt0_drpen_in => gt0_drpen_in,
      gt0_drprdy_out => gt0_drprdy_out,
      gt0_drpwe_in => gt0_drpwe_in,
      gt0_eyescandataerror_out => gt0_eyescandataerror_out,
      gt0_eyescanreset_in => gt0_eyescanreset_in,
      gt0_eyescantrigger_in => gt0_eyescantrigger_in,
      gt0_gtrefclk0_in => gt0_gtrefclk0_in,
      gt0_gtrefclk1_in => gt0_gtrefclk1_in,
      gt0_gttxreset_i => gt0_gttxreset_i,
      gt0_gtxrxn_in => gt0_gtxrxn_in,
      gt0_gtxrxp_in => gt0_gtxrxp_in,
      gt0_gtxtxn_out => gt0_gtxtxn_out,
      gt0_gtxtxp_out => gt0_gtxtxp_out,
      gt0_qplloutclk_in => gt0_qplloutclk_in,
      gt0_qplloutrefclk_in => gt0_qplloutrefclk_in,
      gt0_rxdata_out(31 downto 0) => gt0_rxdata_out(31 downto 0),
      gt0_rxdfelfhold_i => gt0_rxdfelfhold_i,
      gt0_rxdfelpmreset_in => gt0_rxdfelpmreset_in,
      gt0_rxmonitorout_out(6 downto 0) => gt0_rxmonitorout_out(6 downto 0),
      gt0_rxmonitorsel_in(1 downto 0) => gt0_rxmonitorsel_in(1 downto 0),
      gt0_rxoutclk_out => gt0_rxoutclk_out,
      gt0_rxoutclkfabric_out => gt0_rxoutclkfabric_out,
      gt0_rxpmareset_in => gt0_rxpmareset_in,
      gt0_rxresetdone_out => gt0_rxresetdone_out,
      gt0_rxuserrdy_i => gt0_rxuserrdy_i,
      gt0_rxusrclk2_in => gt0_rxusrclk2_in,
      gt0_rxusrclk_in => gt0_rxusrclk_in,
      gt0_txdata_in(31 downto 0) => gt0_txdata_in(31 downto 0),
      gt0_txoutclk_out => gt0_txoutclk_out,
      gt0_txoutclkfabric_out => gt0_txoutclkfabric_out,
      gt0_txoutclkpcs_out => gt0_txoutclkpcs_out,
      gt0_txresetdone_out => gt0_txresetdone_out,
      gt0_txuserrdy_i => gt0_txuserrdy_i,
      gt0_txusrclk2_in => gt0_txusrclk2_in,
      gt0_txusrclk_in => gt0_txusrclk_in
    );
gt1_gtwizard_0_i: entity work.gtwizard_0_gtwizard_0_GT_12
     port map (
      gt0_cpllpd_i => gt0_cpllpd_i,
      gt0_qplloutclk_in => gt0_qplloutclk_in,
      gt0_qplloutrefclk_in => gt0_qplloutrefclk_in,
      gt1_cpllfbclklost_out => gt1_cpllfbclklost_out,
      gt1_cpllfbclklost_out_0(0) => gt1_cpllfbclklost_out_0(0),
      gt1_cplllock_out => gt1_cplllock_out,
      gt1_cplllockdetclk_in => gt1_cplllockdetclk_in,
      gt1_cpllrefclklost_i => gt1_cpllrefclklost_i,
      gt1_cpllreset_i_1 => gt1_cpllreset_i_1,
      gt1_dmonitorout_out(7 downto 0) => gt1_dmonitorout_out(7 downto 0),
      gt1_drpaddr_in(8 downto 0) => gt1_drpaddr_in(8 downto 0),
      gt1_drpclk_in => gt1_drpclk_in,
      gt1_drpdi_in(15 downto 0) => gt1_drpdi_in(15 downto 0),
      gt1_drpdo_out(15 downto 0) => gt1_drpdo_out(15 downto 0),
      gt1_drpen_in => gt1_drpen_in,
      gt1_drprdy_out => gt1_drprdy_out,
      gt1_drpwe_in => gt1_drpwe_in,
      gt1_eyescandataerror_out => gt1_eyescandataerror_out,
      gt1_eyescanreset_in => gt1_eyescanreset_in,
      gt1_eyescantrigger_in => gt1_eyescantrigger_in,
      gt1_gtrefclk0_in => gt1_gtrefclk0_in,
      gt1_gtrefclk1_in => gt1_gtrefclk1_in,
      gt1_gttxreset_i => gt1_gttxreset_i,
      gt1_gtxrxn_in => gt1_gtxrxn_in,
      gt1_gtxrxp_in => gt1_gtxrxp_in,
      gt1_gtxtxn_out => gt1_gtxtxn_out,
      gt1_gtxtxp_out => gt1_gtxtxp_out,
      gt1_rxdata_out(31 downto 0) => gt1_rxdata_out(31 downto 0),
      gt1_rxdfelfhold_i => gt1_rxdfelfhold_i,
      gt1_rxdfelpmreset_in => gt1_rxdfelpmreset_in,
      gt1_rxmonitorout_out(6 downto 0) => gt1_rxmonitorout_out(6 downto 0),
      gt1_rxmonitorsel_in(1 downto 0) => gt1_rxmonitorsel_in(1 downto 0),
      gt1_rxoutclk_out => gt1_rxoutclk_out,
      gt1_rxoutclkfabric_out => gt1_rxoutclkfabric_out,
      gt1_rxpmareset_in => gt1_rxpmareset_in,
      gt1_rxresetdone_out => gt1_rxresetdone_out,
      gt1_rxuserrdy_i => gt1_rxuserrdy_i,
      gt1_rxusrclk2_in => gt1_rxusrclk2_in,
      gt1_rxusrclk_in => gt1_rxusrclk_in,
      gt1_txdata_in(31 downto 0) => gt1_txdata_in(31 downto 0),
      gt1_txoutclk_out => gt1_txoutclk_out,
      gt1_txoutclkfabric_out => gt1_txoutclkfabric_out,
      gt1_txoutclkpcs_out => gt1_txoutclkpcs_out,
      gt1_txresetdone_out => gt1_txresetdone_out,
      gt1_txuserrdy_i => gt1_txuserrdy_i,
      gt1_txusrclk2_in => gt1_txusrclk2_in,
      gt1_txusrclk_in => gt1_txusrclk_in
    );
gt2_gtwizard_0_i: entity work.gtwizard_0_gtwizard_0_GT_13
     port map (
      gt0_cpllpd_i => gt0_cpllpd_i,
      gt0_qplloutclk_in => gt0_qplloutclk_in,
      gt0_qplloutrefclk_in => gt0_qplloutrefclk_in,
      gt2_cpllfbclklost_out => gt2_cpllfbclklost_out,
      gt2_cpllfbclklost_out_0(0) => gt2_cpllfbclklost_out_0(0),
      gt2_cplllock_out => gt2_cplllock_out,
      gt2_cplllockdetclk_in => gt2_cplllockdetclk_in,
      gt2_cpllrefclklost_i => gt2_cpllrefclklost_i,
      gt2_cpllreset_i_2 => gt2_cpllreset_i_2,
      gt2_dmonitorout_out(7 downto 0) => gt2_dmonitorout_out(7 downto 0),
      gt2_drpaddr_in(8 downto 0) => gt2_drpaddr_in(8 downto 0),
      gt2_drpclk_in => gt2_drpclk_in,
      gt2_drpdi_in(15 downto 0) => gt2_drpdi_in(15 downto 0),
      gt2_drpdo_out(15 downto 0) => gt2_drpdo_out(15 downto 0),
      gt2_drpen_in => gt2_drpen_in,
      gt2_drprdy_out => gt2_drprdy_out,
      gt2_drpwe_in => gt2_drpwe_in,
      gt2_eyescandataerror_out => gt2_eyescandataerror_out,
      gt2_eyescanreset_in => gt2_eyescanreset_in,
      gt2_eyescantrigger_in => gt2_eyescantrigger_in,
      gt2_gtrefclk0_in => gt2_gtrefclk0_in,
      gt2_gtrefclk1_in => gt2_gtrefclk1_in,
      gt2_gttxreset_i => gt2_gttxreset_i,
      gt2_gtxrxn_in => gt2_gtxrxn_in,
      gt2_gtxrxp_in => gt2_gtxrxp_in,
      gt2_gtxtxn_out => gt2_gtxtxn_out,
      gt2_gtxtxp_out => gt2_gtxtxp_out,
      gt2_rxdata_out(31 downto 0) => gt2_rxdata_out(31 downto 0),
      gt2_rxdfelfhold_i => gt2_rxdfelfhold_i,
      gt2_rxdfelpmreset_in => gt2_rxdfelpmreset_in,
      gt2_rxmonitorout_out(6 downto 0) => gt2_rxmonitorout_out(6 downto 0),
      gt2_rxmonitorsel_in(1 downto 0) => gt2_rxmonitorsel_in(1 downto 0),
      gt2_rxoutclk_out => gt2_rxoutclk_out,
      gt2_rxoutclkfabric_out => gt2_rxoutclkfabric_out,
      gt2_rxpmareset_in => gt2_rxpmareset_in,
      gt2_rxresetdone_out => gt2_rxresetdone_out,
      gt2_rxuserrdy_i => gt2_rxuserrdy_i,
      gt2_rxusrclk2_in => gt2_rxusrclk2_in,
      gt2_rxusrclk_in => gt2_rxusrclk_in,
      gt2_txdata_in(31 downto 0) => gt2_txdata_in(31 downto 0),
      gt2_txoutclk_out => gt2_txoutclk_out,
      gt2_txoutclkfabric_out => gt2_txoutclkfabric_out,
      gt2_txoutclkpcs_out => gt2_txoutclkpcs_out,
      gt2_txresetdone_out => gt2_txresetdone_out,
      gt2_txuserrdy_i => gt2_txuserrdy_i,
      gt2_txusrclk2_in => gt2_txusrclk2_in,
      gt2_txusrclk_in => gt2_txusrclk_in
    );
gt3_gtwizard_0_i: entity work.gtwizard_0_gtwizard_0_GT_14
     port map (
      gt0_cpllpd_i => gt0_cpllpd_i,
      gt0_qplloutclk_in => gt0_qplloutclk_in,
      gt0_qplloutrefclk_in => gt0_qplloutrefclk_in,
      gt3_cpllfbclklost_out => gt3_cpllfbclklost_out,
      gt3_cpllfbclklost_out_0(0) => gt3_cpllfbclklost_out_0(0),
      gt3_cplllock_out => gt3_cplllock_out,
      gt3_cplllockdetclk_in => gt3_cplllockdetclk_in,
      gt3_cpllrefclklost_i => gt3_cpllrefclklost_i,
      gt3_cpllreset_i_3 => gt3_cpllreset_i_3,
      gt3_dmonitorout_out(7 downto 0) => gt3_dmonitorout_out(7 downto 0),
      gt3_drpaddr_in(8 downto 0) => gt3_drpaddr_in(8 downto 0),
      gt3_drpclk_in => gt3_drpclk_in,
      gt3_drpdi_in(15 downto 0) => gt3_drpdi_in(15 downto 0),
      gt3_drpdo_out(15 downto 0) => gt3_drpdo_out(15 downto 0),
      gt3_drpen_in => gt3_drpen_in,
      gt3_drprdy_out => gt3_drprdy_out,
      gt3_drpwe_in => gt3_drpwe_in,
      gt3_eyescandataerror_out => gt3_eyescandataerror_out,
      gt3_eyescanreset_in => gt3_eyescanreset_in,
      gt3_eyescantrigger_in => gt3_eyescantrigger_in,
      gt3_gtrefclk0_in => gt3_gtrefclk0_in,
      gt3_gtrefclk1_in => gt3_gtrefclk1_in,
      gt3_gttxreset_i => gt3_gttxreset_i,
      gt3_gtxrxn_in => gt3_gtxrxn_in,
      gt3_gtxrxp_in => gt3_gtxrxp_in,
      gt3_gtxtxn_out => gt3_gtxtxn_out,
      gt3_gtxtxp_out => gt3_gtxtxp_out,
      gt3_rxdata_out(31 downto 0) => gt3_rxdata_out(31 downto 0),
      gt3_rxdfelfhold_i => gt3_rxdfelfhold_i,
      gt3_rxdfelpmreset_in => gt3_rxdfelpmreset_in,
      gt3_rxmonitorout_out(6 downto 0) => gt3_rxmonitorout_out(6 downto 0),
      gt3_rxmonitorsel_in(1 downto 0) => gt3_rxmonitorsel_in(1 downto 0),
      gt3_rxoutclk_out => gt3_rxoutclk_out,
      gt3_rxoutclkfabric_out => gt3_rxoutclkfabric_out,
      gt3_rxpmareset_in => gt3_rxpmareset_in,
      gt3_rxresetdone_out => gt3_rxresetdone_out,
      gt3_rxuserrdy_i => gt3_rxuserrdy_i,
      gt3_rxusrclk2_in => gt3_rxusrclk2_in,
      gt3_rxusrclk_in => gt3_rxusrclk_in,
      gt3_txdata_in(31 downto 0) => gt3_txdata_in(31 downto 0),
      gt3_txoutclk_out => gt3_txoutclk_out,
      gt3_txoutclkfabric_out => gt3_txoutclkfabric_out,
      gt3_txoutclkpcs_out => gt3_txoutclkpcs_out,
      gt3_txresetdone_out => gt3_txresetdone_out,
      gt3_txuserrdy_i => gt3_txuserrdy_i,
      gt3_txusrclk2_in => gt3_txusrclk2_in,
      gt3_txusrclk_in => gt3_txusrclk_in
    );
gt4_gtwizard_0_i: entity work.gtwizard_0_gtwizard_0_GT_15
     port map (
      gt0_cpllpd_i => gt0_cpllpd_i,
      gt1_qplloutclk_in => gt1_qplloutclk_in,
      gt1_qplloutrefclk_in => gt1_qplloutrefclk_in,
      gt4_cpllfbclklost_out => gt4_cpllfbclklost_out,
      gt4_cpllfbclklost_out_0(0) => gt4_cpllfbclklost_out_0(0),
      gt4_cplllock_out => gt4_cplllock_out,
      gt4_cplllockdetclk_in => gt4_cplllockdetclk_in,
      gt4_cpllrefclklost_i => gt4_cpllrefclklost_i,
      gt4_cpllreset_i_4 => gt4_cpllreset_i_4,
      gt4_dmonitorout_out(7 downto 0) => gt4_dmonitorout_out(7 downto 0),
      gt4_drpaddr_in(8 downto 0) => gt4_drpaddr_in(8 downto 0),
      gt4_drpclk_in => gt4_drpclk_in,
      gt4_drpdi_in(15 downto 0) => gt4_drpdi_in(15 downto 0),
      gt4_drpdo_out(15 downto 0) => gt4_drpdo_out(15 downto 0),
      gt4_drpen_in => gt4_drpen_in,
      gt4_drprdy_out => gt4_drprdy_out,
      gt4_drpwe_in => gt4_drpwe_in,
      gt4_eyescandataerror_out => gt4_eyescandataerror_out,
      gt4_eyescanreset_in => gt4_eyescanreset_in,
      gt4_eyescantrigger_in => gt4_eyescantrigger_in,
      gt4_gtrefclk0_in => gt4_gtrefclk0_in,
      gt4_gtrefclk1_in => gt4_gtrefclk1_in,
      gt4_gttxreset_i => gt4_gttxreset_i,
      gt4_gtxrxn_in => gt4_gtxrxn_in,
      gt4_gtxrxp_in => gt4_gtxrxp_in,
      gt4_gtxtxn_out => gt4_gtxtxn_out,
      gt4_gtxtxp_out => gt4_gtxtxp_out,
      gt4_rxdata_out(31 downto 0) => gt4_rxdata_out(31 downto 0),
      gt4_rxdfelfhold_i => gt4_rxdfelfhold_i,
      gt4_rxdfelpmreset_in => gt4_rxdfelpmreset_in,
      gt4_rxmonitorout_out(6 downto 0) => gt4_rxmonitorout_out(6 downto 0),
      gt4_rxmonitorsel_in(1 downto 0) => gt4_rxmonitorsel_in(1 downto 0),
      gt4_rxoutclk_out => gt4_rxoutclk_out,
      gt4_rxoutclkfabric_out => gt4_rxoutclkfabric_out,
      gt4_rxpmareset_in => gt4_rxpmareset_in,
      gt4_rxresetdone_out => gt4_rxresetdone_out,
      gt4_rxuserrdy_i => gt4_rxuserrdy_i,
      gt4_rxusrclk2_in => gt4_rxusrclk2_in,
      gt4_rxusrclk_in => gt4_rxusrclk_in,
      gt4_txdata_in(31 downto 0) => gt4_txdata_in(31 downto 0),
      gt4_txoutclk_out => gt4_txoutclk_out,
      gt4_txoutclkfabric_out => gt4_txoutclkfabric_out,
      gt4_txoutclkpcs_out => gt4_txoutclkpcs_out,
      gt4_txresetdone_out => gt4_txresetdone_out,
      gt4_txuserrdy_i => gt4_txuserrdy_i,
      gt4_txusrclk2_in => gt4_txusrclk2_in,
      gt4_txusrclk_in => gt4_txusrclk_in
    );
gt5_gtwizard_0_i: entity work.gtwizard_0_gtwizard_0_GT_16
     port map (
      gt0_cpllpd_i => gt0_cpllpd_i,
      gt1_qplloutclk_in => gt1_qplloutclk_in,
      gt1_qplloutrefclk_in => gt1_qplloutrefclk_in,
      gt5_cpllfbclklost_out => gt5_cpllfbclklost_out,
      gt5_cpllfbclklost_out_0(0) => gt5_cpllfbclklost_out_0(0),
      gt5_cplllock_out => gt5_cplllock_out,
      gt5_cplllockdetclk_in => gt5_cplllockdetclk_in,
      gt5_cpllrefclklost_i => gt5_cpllrefclklost_i,
      gt5_cpllreset_i_5 => gt5_cpllreset_i_5,
      gt5_dmonitorout_out(7 downto 0) => gt5_dmonitorout_out(7 downto 0),
      gt5_drpaddr_in(8 downto 0) => gt5_drpaddr_in(8 downto 0),
      gt5_drpclk_in => gt5_drpclk_in,
      gt5_drpdi_in(15 downto 0) => gt5_drpdi_in(15 downto 0),
      gt5_drpdo_out(15 downto 0) => gt5_drpdo_out(15 downto 0),
      gt5_drpen_in => gt5_drpen_in,
      gt5_drprdy_out => gt5_drprdy_out,
      gt5_drpwe_in => gt5_drpwe_in,
      gt5_eyescandataerror_out => gt5_eyescandataerror_out,
      gt5_eyescanreset_in => gt5_eyescanreset_in,
      gt5_eyescantrigger_in => gt5_eyescantrigger_in,
      gt5_gtrefclk0_in => gt5_gtrefclk0_in,
      gt5_gtrefclk1_in => gt5_gtrefclk1_in,
      gt5_gttxreset_i => gt5_gttxreset_i,
      gt5_gtxrxn_in => gt5_gtxrxn_in,
      gt5_gtxrxp_in => gt5_gtxrxp_in,
      gt5_gtxtxn_out => gt5_gtxtxn_out,
      gt5_gtxtxp_out => gt5_gtxtxp_out,
      gt5_rxdata_out(31 downto 0) => gt5_rxdata_out(31 downto 0),
      gt5_rxdfelfhold_i => gt5_rxdfelfhold_i,
      gt5_rxdfelpmreset_in => gt5_rxdfelpmreset_in,
      gt5_rxmonitorout_out(6 downto 0) => gt5_rxmonitorout_out(6 downto 0),
      gt5_rxmonitorsel_in(1 downto 0) => gt5_rxmonitorsel_in(1 downto 0),
      gt5_rxoutclk_out => gt5_rxoutclk_out,
      gt5_rxoutclkfabric_out => gt5_rxoutclkfabric_out,
      gt5_rxpmareset_in => gt5_rxpmareset_in,
      gt5_rxresetdone_out => gt5_rxresetdone_out,
      gt5_rxuserrdy_i => gt5_rxuserrdy_i,
      gt5_rxusrclk2_in => gt5_rxusrclk2_in,
      gt5_rxusrclk_in => gt5_rxusrclk_in,
      gt5_txdata_in(31 downto 0) => gt5_txdata_in(31 downto 0),
      gt5_txoutclk_out => gt5_txoutclk_out,
      gt5_txoutclkfabric_out => gt5_txoutclkfabric_out,
      gt5_txoutclkpcs_out => gt5_txoutclkpcs_out,
      gt5_txresetdone_out => gt5_txresetdone_out,
      gt5_txuserrdy_i => gt5_txuserrdy_i,
      gt5_txusrclk2_in => gt5_txusrclk2_in,
      gt5_txusrclk_in => gt5_txusrclk_in
    );
gt6_gtwizard_0_i: entity work.gtwizard_0_gtwizard_0_GT_17
     port map (
      gt0_cpllpd_i => gt0_cpllpd_i,
      gt1_qplloutclk_in => gt1_qplloutclk_in,
      gt1_qplloutrefclk_in => gt1_qplloutrefclk_in,
      gt6_cpllfbclklost_out => gt6_cpllfbclklost_out,
      gt6_cpllfbclklost_out_0(0) => gt6_cpllfbclklost_out_0(0),
      gt6_cplllock_out => gt6_cplllock_out,
      gt6_cplllockdetclk_in => gt6_cplllockdetclk_in,
      gt6_cpllrefclklost_i => gt6_cpllrefclklost_i,
      gt6_cpllreset_i_6 => gt6_cpllreset_i_6,
      gt6_dmonitorout_out(7 downto 0) => gt6_dmonitorout_out(7 downto 0),
      gt6_drpaddr_in(8 downto 0) => gt6_drpaddr_in(8 downto 0),
      gt6_drpclk_in => gt6_drpclk_in,
      gt6_drpdi_in(15 downto 0) => gt6_drpdi_in(15 downto 0),
      gt6_drpdo_out(15 downto 0) => gt6_drpdo_out(15 downto 0),
      gt6_drpen_in => gt6_drpen_in,
      gt6_drprdy_out => gt6_drprdy_out,
      gt6_drpwe_in => gt6_drpwe_in,
      gt6_eyescandataerror_out => gt6_eyescandataerror_out,
      gt6_eyescanreset_in => gt6_eyescanreset_in,
      gt6_eyescantrigger_in => gt6_eyescantrigger_in,
      gt6_gtrefclk0_in => gt6_gtrefclk0_in,
      gt6_gtrefclk1_in => gt6_gtrefclk1_in,
      gt6_gttxreset_i => gt6_gttxreset_i,
      gt6_gtxrxn_in => gt6_gtxrxn_in,
      gt6_gtxrxp_in => gt6_gtxrxp_in,
      gt6_gtxtxn_out => gt6_gtxtxn_out,
      gt6_gtxtxp_out => gt6_gtxtxp_out,
      gt6_rxdata_out(31 downto 0) => gt6_rxdata_out(31 downto 0),
      gt6_rxdfelfhold_i => gt6_rxdfelfhold_i,
      gt6_rxdfelpmreset_in => gt6_rxdfelpmreset_in,
      gt6_rxmonitorout_out(6 downto 0) => gt6_rxmonitorout_out(6 downto 0),
      gt6_rxmonitorsel_in(1 downto 0) => gt6_rxmonitorsel_in(1 downto 0),
      gt6_rxoutclk_out => gt6_rxoutclk_out,
      gt6_rxoutclkfabric_out => gt6_rxoutclkfabric_out,
      gt6_rxpmareset_in => gt6_rxpmareset_in,
      gt6_rxresetdone_out => gt6_rxresetdone_out,
      gt6_rxuserrdy_i => gt6_rxuserrdy_i,
      gt6_rxusrclk2_in => gt6_rxusrclk2_in,
      gt6_rxusrclk_in => gt6_rxusrclk_in,
      gt6_txdata_in(31 downto 0) => gt6_txdata_in(31 downto 0),
      gt6_txoutclk_out => gt6_txoutclk_out,
      gt6_txoutclkfabric_out => gt6_txoutclkfabric_out,
      gt6_txoutclkpcs_out => gt6_txoutclkpcs_out,
      gt6_txresetdone_out => gt6_txresetdone_out,
      gt6_txuserrdy_i => gt6_txuserrdy_i,
      gt6_txusrclk2_in => gt6_txusrclk2_in,
      gt6_txusrclk_in => gt6_txusrclk_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtwizard_0_gtwizard_0_init is
  port (
    sysclk_in : in STD_LOGIC;
    soft_reset_tx_in : in STD_LOGIC;
    soft_reset_rx_in : in STD_LOGIC;
    dont_reset_on_data_error_in : in STD_LOGIC;
    gt0_tx_fsm_reset_done_out : out STD_LOGIC;
    gt0_rx_fsm_reset_done_out : out STD_LOGIC;
    gt0_data_valid_in : in STD_LOGIC;
    gt1_tx_fsm_reset_done_out : out STD_LOGIC;
    gt1_rx_fsm_reset_done_out : out STD_LOGIC;
    gt1_data_valid_in : in STD_LOGIC;
    gt2_tx_fsm_reset_done_out : out STD_LOGIC;
    gt2_rx_fsm_reset_done_out : out STD_LOGIC;
    gt2_data_valid_in : in STD_LOGIC;
    gt3_tx_fsm_reset_done_out : out STD_LOGIC;
    gt3_rx_fsm_reset_done_out : out STD_LOGIC;
    gt3_data_valid_in : in STD_LOGIC;
    gt4_tx_fsm_reset_done_out : out STD_LOGIC;
    gt4_rx_fsm_reset_done_out : out STD_LOGIC;
    gt4_data_valid_in : in STD_LOGIC;
    gt5_tx_fsm_reset_done_out : out STD_LOGIC;
    gt5_rx_fsm_reset_done_out : out STD_LOGIC;
    gt5_data_valid_in : in STD_LOGIC;
    gt6_tx_fsm_reset_done_out : out STD_LOGIC;
    gt6_rx_fsm_reset_done_out : out STD_LOGIC;
    gt6_data_valid_in : in STD_LOGIC;
    gt0_cpllfbclklost_out : out STD_LOGIC;
    gt0_cplllock_out : out STD_LOGIC;
    gt0_cplllockdetclk_in : in STD_LOGIC;
    gt0_cpllreset_in : in STD_LOGIC;
    gt0_gtrefclk0_in : in STD_LOGIC;
    gt0_gtrefclk1_in : in STD_LOGIC;
    gt0_drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    gt0_drpclk_in : in STD_LOGIC;
    gt0_drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_drpen_in : in STD_LOGIC;
    gt0_drprdy_out : out STD_LOGIC;
    gt0_drpwe_in : in STD_LOGIC;
    gt0_dmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt0_eyescanreset_in : in STD_LOGIC;
    gt0_rxuserrdy_in : in STD_LOGIC;
    gt0_eyescandataerror_out : out STD_LOGIC;
    gt0_eyescantrigger_in : in STD_LOGIC;
    gt0_rxusrclk_in : in STD_LOGIC;
    gt0_rxusrclk2_in : in STD_LOGIC;
    gt0_rxdata_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt0_gtxrxp_in : in STD_LOGIC;
    gt0_gtxrxn_in : in STD_LOGIC;
    gt0_rxdfelpmreset_in : in STD_LOGIC;
    gt0_rxmonitorout_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    gt0_rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_rxoutclk_out : out STD_LOGIC;
    gt0_rxoutclkfabric_out : out STD_LOGIC;
    gt0_gtrxreset_in : in STD_LOGIC;
    gt0_rxpmareset_in : in STD_LOGIC;
    gt0_rxresetdone_out : out STD_LOGIC;
    gt0_gttxreset_in : in STD_LOGIC;
    gt0_txuserrdy_in : in STD_LOGIC;
    gt0_txusrclk_in : in STD_LOGIC;
    gt0_txusrclk2_in : in STD_LOGIC;
    gt0_txdata_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gt0_gtxtxn_out : out STD_LOGIC;
    gt0_gtxtxp_out : out STD_LOGIC;
    gt0_txoutclk_out : out STD_LOGIC;
    gt0_txoutclkfabric_out : out STD_LOGIC;
    gt0_txoutclkpcs_out : out STD_LOGIC;
    gt0_txresetdone_out : out STD_LOGIC;
    gt1_cpllfbclklost_out : out STD_LOGIC;
    gt1_cplllock_out : out STD_LOGIC;
    gt1_cplllockdetclk_in : in STD_LOGIC;
    gt1_cpllreset_in : in STD_LOGIC;
    gt1_gtrefclk0_in : in STD_LOGIC;
    gt1_gtrefclk1_in : in STD_LOGIC;
    gt1_drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    gt1_drpclk_in : in STD_LOGIC;
    gt1_drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt1_drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt1_drpen_in : in STD_LOGIC;
    gt1_drprdy_out : out STD_LOGIC;
    gt1_drpwe_in : in STD_LOGIC;
    gt1_dmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt1_eyescanreset_in : in STD_LOGIC;
    gt1_rxuserrdy_in : in STD_LOGIC;
    gt1_eyescandataerror_out : out STD_LOGIC;
    gt1_eyescantrigger_in : in STD_LOGIC;
    gt1_rxusrclk_in : in STD_LOGIC;
    gt1_rxusrclk2_in : in STD_LOGIC;
    gt1_rxdata_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt1_gtxrxp_in : in STD_LOGIC;
    gt1_gtxrxn_in : in STD_LOGIC;
    gt1_rxdfelpmreset_in : in STD_LOGIC;
    gt1_rxmonitorout_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    gt1_rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt1_rxoutclk_out : out STD_LOGIC;
    gt1_rxoutclkfabric_out : out STD_LOGIC;
    gt1_gtrxreset_in : in STD_LOGIC;
    gt1_rxpmareset_in : in STD_LOGIC;
    gt1_rxresetdone_out : out STD_LOGIC;
    gt1_gttxreset_in : in STD_LOGIC;
    gt1_txuserrdy_in : in STD_LOGIC;
    gt1_txusrclk_in : in STD_LOGIC;
    gt1_txusrclk2_in : in STD_LOGIC;
    gt1_txdata_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gt1_gtxtxn_out : out STD_LOGIC;
    gt1_gtxtxp_out : out STD_LOGIC;
    gt1_txoutclk_out : out STD_LOGIC;
    gt1_txoutclkfabric_out : out STD_LOGIC;
    gt1_txoutclkpcs_out : out STD_LOGIC;
    gt1_txresetdone_out : out STD_LOGIC;
    gt2_cpllfbclklost_out : out STD_LOGIC;
    gt2_cplllock_out : out STD_LOGIC;
    gt2_cplllockdetclk_in : in STD_LOGIC;
    gt2_cpllreset_in : in STD_LOGIC;
    gt2_gtrefclk0_in : in STD_LOGIC;
    gt2_gtrefclk1_in : in STD_LOGIC;
    gt2_drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    gt2_drpclk_in : in STD_LOGIC;
    gt2_drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt2_drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt2_drpen_in : in STD_LOGIC;
    gt2_drprdy_out : out STD_LOGIC;
    gt2_drpwe_in : in STD_LOGIC;
    gt2_dmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt2_eyescanreset_in : in STD_LOGIC;
    gt2_rxuserrdy_in : in STD_LOGIC;
    gt2_eyescandataerror_out : out STD_LOGIC;
    gt2_eyescantrigger_in : in STD_LOGIC;
    gt2_rxusrclk_in : in STD_LOGIC;
    gt2_rxusrclk2_in : in STD_LOGIC;
    gt2_rxdata_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt2_gtxrxp_in : in STD_LOGIC;
    gt2_gtxrxn_in : in STD_LOGIC;
    gt2_rxdfelpmreset_in : in STD_LOGIC;
    gt2_rxmonitorout_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    gt2_rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt2_rxoutclk_out : out STD_LOGIC;
    gt2_rxoutclkfabric_out : out STD_LOGIC;
    gt2_gtrxreset_in : in STD_LOGIC;
    gt2_rxpmareset_in : in STD_LOGIC;
    gt2_rxresetdone_out : out STD_LOGIC;
    gt2_gttxreset_in : in STD_LOGIC;
    gt2_txuserrdy_in : in STD_LOGIC;
    gt2_txusrclk_in : in STD_LOGIC;
    gt2_txusrclk2_in : in STD_LOGIC;
    gt2_txdata_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gt2_gtxtxn_out : out STD_LOGIC;
    gt2_gtxtxp_out : out STD_LOGIC;
    gt2_txoutclk_out : out STD_LOGIC;
    gt2_txoutclkfabric_out : out STD_LOGIC;
    gt2_txoutclkpcs_out : out STD_LOGIC;
    gt2_txresetdone_out : out STD_LOGIC;
    gt3_cpllfbclklost_out : out STD_LOGIC;
    gt3_cplllock_out : out STD_LOGIC;
    gt3_cplllockdetclk_in : in STD_LOGIC;
    gt3_cpllreset_in : in STD_LOGIC;
    gt3_gtrefclk0_in : in STD_LOGIC;
    gt3_gtrefclk1_in : in STD_LOGIC;
    gt3_drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    gt3_drpclk_in : in STD_LOGIC;
    gt3_drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt3_drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt3_drpen_in : in STD_LOGIC;
    gt3_drprdy_out : out STD_LOGIC;
    gt3_drpwe_in : in STD_LOGIC;
    gt3_dmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt3_eyescanreset_in : in STD_LOGIC;
    gt3_rxuserrdy_in : in STD_LOGIC;
    gt3_eyescandataerror_out : out STD_LOGIC;
    gt3_eyescantrigger_in : in STD_LOGIC;
    gt3_rxusrclk_in : in STD_LOGIC;
    gt3_rxusrclk2_in : in STD_LOGIC;
    gt3_rxdata_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt3_gtxrxp_in : in STD_LOGIC;
    gt3_gtxrxn_in : in STD_LOGIC;
    gt3_rxdfelpmreset_in : in STD_LOGIC;
    gt3_rxmonitorout_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    gt3_rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt3_rxoutclk_out : out STD_LOGIC;
    gt3_rxoutclkfabric_out : out STD_LOGIC;
    gt3_gtrxreset_in : in STD_LOGIC;
    gt3_rxpmareset_in : in STD_LOGIC;
    gt3_rxresetdone_out : out STD_LOGIC;
    gt3_gttxreset_in : in STD_LOGIC;
    gt3_txuserrdy_in : in STD_LOGIC;
    gt3_txusrclk_in : in STD_LOGIC;
    gt3_txusrclk2_in : in STD_LOGIC;
    gt3_txdata_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gt3_gtxtxn_out : out STD_LOGIC;
    gt3_gtxtxp_out : out STD_LOGIC;
    gt3_txoutclk_out : out STD_LOGIC;
    gt3_txoutclkfabric_out : out STD_LOGIC;
    gt3_txoutclkpcs_out : out STD_LOGIC;
    gt3_txresetdone_out : out STD_LOGIC;
    gt4_cpllfbclklost_out : out STD_LOGIC;
    gt4_cplllock_out : out STD_LOGIC;
    gt4_cplllockdetclk_in : in STD_LOGIC;
    gt4_cpllreset_in : in STD_LOGIC;
    gt4_gtrefclk0_in : in STD_LOGIC;
    gt4_gtrefclk1_in : in STD_LOGIC;
    gt4_drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    gt4_drpclk_in : in STD_LOGIC;
    gt4_drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt4_drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt4_drpen_in : in STD_LOGIC;
    gt4_drprdy_out : out STD_LOGIC;
    gt4_drpwe_in : in STD_LOGIC;
    gt4_dmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt4_eyescanreset_in : in STD_LOGIC;
    gt4_rxuserrdy_in : in STD_LOGIC;
    gt4_eyescandataerror_out : out STD_LOGIC;
    gt4_eyescantrigger_in : in STD_LOGIC;
    gt4_rxusrclk_in : in STD_LOGIC;
    gt4_rxusrclk2_in : in STD_LOGIC;
    gt4_rxdata_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt4_gtxrxp_in : in STD_LOGIC;
    gt4_gtxrxn_in : in STD_LOGIC;
    gt4_rxdfelpmreset_in : in STD_LOGIC;
    gt4_rxmonitorout_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    gt4_rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt4_rxoutclk_out : out STD_LOGIC;
    gt4_rxoutclkfabric_out : out STD_LOGIC;
    gt4_gtrxreset_in : in STD_LOGIC;
    gt4_rxpmareset_in : in STD_LOGIC;
    gt4_rxresetdone_out : out STD_LOGIC;
    gt4_gttxreset_in : in STD_LOGIC;
    gt4_txuserrdy_in : in STD_LOGIC;
    gt4_txusrclk_in : in STD_LOGIC;
    gt4_txusrclk2_in : in STD_LOGIC;
    gt4_txdata_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gt4_gtxtxn_out : out STD_LOGIC;
    gt4_gtxtxp_out : out STD_LOGIC;
    gt4_txoutclk_out : out STD_LOGIC;
    gt4_txoutclkfabric_out : out STD_LOGIC;
    gt4_txoutclkpcs_out : out STD_LOGIC;
    gt4_txresetdone_out : out STD_LOGIC;
    gt5_cpllfbclklost_out : out STD_LOGIC;
    gt5_cplllock_out : out STD_LOGIC;
    gt5_cplllockdetclk_in : in STD_LOGIC;
    gt5_cpllreset_in : in STD_LOGIC;
    gt5_gtrefclk0_in : in STD_LOGIC;
    gt5_gtrefclk1_in : in STD_LOGIC;
    gt5_drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    gt5_drpclk_in : in STD_LOGIC;
    gt5_drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt5_drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt5_drpen_in : in STD_LOGIC;
    gt5_drprdy_out : out STD_LOGIC;
    gt5_drpwe_in : in STD_LOGIC;
    gt5_dmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt5_eyescanreset_in : in STD_LOGIC;
    gt5_rxuserrdy_in : in STD_LOGIC;
    gt5_eyescandataerror_out : out STD_LOGIC;
    gt5_eyescantrigger_in : in STD_LOGIC;
    gt5_rxusrclk_in : in STD_LOGIC;
    gt5_rxusrclk2_in : in STD_LOGIC;
    gt5_rxdata_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt5_gtxrxp_in : in STD_LOGIC;
    gt5_gtxrxn_in : in STD_LOGIC;
    gt5_rxdfelpmreset_in : in STD_LOGIC;
    gt5_rxmonitorout_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    gt5_rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt5_rxoutclk_out : out STD_LOGIC;
    gt5_rxoutclkfabric_out : out STD_LOGIC;
    gt5_gtrxreset_in : in STD_LOGIC;
    gt5_rxpmareset_in : in STD_LOGIC;
    gt5_rxresetdone_out : out STD_LOGIC;
    gt5_gttxreset_in : in STD_LOGIC;
    gt5_txuserrdy_in : in STD_LOGIC;
    gt5_txusrclk_in : in STD_LOGIC;
    gt5_txusrclk2_in : in STD_LOGIC;
    gt5_txdata_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gt5_gtxtxn_out : out STD_LOGIC;
    gt5_gtxtxp_out : out STD_LOGIC;
    gt5_txoutclk_out : out STD_LOGIC;
    gt5_txoutclkfabric_out : out STD_LOGIC;
    gt5_txoutclkpcs_out : out STD_LOGIC;
    gt5_txresetdone_out : out STD_LOGIC;
    gt6_cpllfbclklost_out : out STD_LOGIC;
    gt6_cplllock_out : out STD_LOGIC;
    gt6_cplllockdetclk_in : in STD_LOGIC;
    gt6_cpllreset_in : in STD_LOGIC;
    gt6_gtrefclk0_in : in STD_LOGIC;
    gt6_gtrefclk1_in : in STD_LOGIC;
    gt6_drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    gt6_drpclk_in : in STD_LOGIC;
    gt6_drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt6_drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt6_drpen_in : in STD_LOGIC;
    gt6_drprdy_out : out STD_LOGIC;
    gt6_drpwe_in : in STD_LOGIC;
    gt6_dmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt6_eyescanreset_in : in STD_LOGIC;
    gt6_rxuserrdy_in : in STD_LOGIC;
    gt6_eyescandataerror_out : out STD_LOGIC;
    gt6_eyescantrigger_in : in STD_LOGIC;
    gt6_rxusrclk_in : in STD_LOGIC;
    gt6_rxusrclk2_in : in STD_LOGIC;
    gt6_rxdata_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt6_gtxrxp_in : in STD_LOGIC;
    gt6_gtxrxn_in : in STD_LOGIC;
    gt6_rxdfelpmreset_in : in STD_LOGIC;
    gt6_rxmonitorout_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    gt6_rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt6_rxoutclk_out : out STD_LOGIC;
    gt6_rxoutclkfabric_out : out STD_LOGIC;
    gt6_gtrxreset_in : in STD_LOGIC;
    gt6_rxpmareset_in : in STD_LOGIC;
    gt6_rxresetdone_out : out STD_LOGIC;
    gt6_gttxreset_in : in STD_LOGIC;
    gt6_txuserrdy_in : in STD_LOGIC;
    gt6_txusrclk_in : in STD_LOGIC;
    gt6_txusrclk2_in : in STD_LOGIC;
    gt6_txdata_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gt6_gtxtxn_out : out STD_LOGIC;
    gt6_gtxtxp_out : out STD_LOGIC;
    gt6_txoutclk_out : out STD_LOGIC;
    gt6_txoutclkfabric_out : out STD_LOGIC;
    gt6_txoutclkpcs_out : out STD_LOGIC;
    gt6_txresetdone_out : out STD_LOGIC;
    gt0_qplloutclk_in : in STD_LOGIC;
    gt0_qplloutrefclk_in : in STD_LOGIC;
    gt1_qplloutclk_in : in STD_LOGIC;
    gt1_qplloutrefclk_in : in STD_LOGIC
  );
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of gtwizard_0_gtwizard_0_init : entity is "yes";
  attribute EXAMPLE_SIMULATION : integer;
  attribute EXAMPLE_SIMULATION of gtwizard_0_gtwizard_0_init : entity is 0;
  attribute EXAMPLE_SIM_GTRESET_SPEEDUP : string;
  attribute EXAMPLE_SIM_GTRESET_SPEEDUP of gtwizard_0_gtwizard_0_init : entity is "TRUE";
  attribute EXAMPLE_USE_CHIPSCOPE : integer;
  attribute EXAMPLE_USE_CHIPSCOPE of gtwizard_0_gtwizard_0_init : entity is 0;
  attribute RX_CDRLOCK_TIME : string;
  attribute RX_CDRLOCK_TIME of gtwizard_0_gtwizard_0_init : entity is "78125.000000";
  attribute STABLE_CLOCK_PERIOD : integer;
  attribute STABLE_CLOCK_PERIOD of gtwizard_0_gtwizard_0_init : entity is 10;
  attribute USE_BUFG : integer;
  attribute USE_BUFG of gtwizard_0_gtwizard_0_init : entity is 0;
  attribute WAIT_TIME_CDRLOCK : integer;
  attribute WAIT_TIME_CDRLOCK of gtwizard_0_gtwizard_0_init : entity is 7813;
end gtwizard_0_gtwizard_0_init;

architecture STRUCTURE of gtwizard_0_gtwizard_0_init is
  signal data0 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \^gt0_cplllock_out\ : STD_LOGIC;
  signal gt0_cpllrefclklost_i : STD_LOGIC;
  signal gt0_cpllreset_i : STD_LOGIC;
  signal gt0_gtrxreset_i : STD_LOGIC;
  signal gt0_gttxreset_i : STD_LOGIC;
  signal gt0_rx_cdrlock_counter : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \gt0_rx_cdrlock_counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[31]_i_10_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[31]_i_2_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[31]_i_3_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[31]_i_4_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[31]_i_5_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[31]_i_7_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[31]_i_8_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[31]_i_9_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[28]_i_2_n_1\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[31]_i_6_n_2\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[31]_i_6_n_3\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg_n_0_[10]\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg_n_0_[11]\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg_n_0_[12]\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg_n_0_[13]\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg_n_0_[14]\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg_n_0_[15]\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg_n_0_[16]\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg_n_0_[17]\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg_n_0_[18]\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg_n_0_[19]\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg_n_0_[20]\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg_n_0_[21]\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg_n_0_[22]\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg_n_0_[23]\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg_n_0_[24]\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg_n_0_[25]\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg_n_0_[26]\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg_n_0_[27]\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg_n_0_[28]\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg_n_0_[29]\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg_n_0_[30]\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg_n_0_[31]\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg_n_0_[7]\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg_n_0_[8]\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg_n_0_[9]\ : STD_LOGIC;
  signal gt0_rx_cdrlocked_i_1_n_0 : STD_LOGIC;
  signal gt0_rx_cdrlocked_reg_n_0 : STD_LOGIC;
  signal gt0_rxdfelfhold_i : STD_LOGIC;
  signal \^gt0_rxresetdone_out\ : STD_LOGIC;
  signal gt0_rxuserrdy_i : STD_LOGIC;
  signal \^gt0_txresetdone_out\ : STD_LOGIC;
  signal gt0_txuserrdy_i : STD_LOGIC;
  signal \^gt1_cplllock_out\ : STD_LOGIC;
  signal gt1_cpllrefclklost_i : STD_LOGIC;
  signal gt1_cpllreset_i : STD_LOGIC;
  signal gt1_gtrxreset_i : STD_LOGIC;
  signal gt1_gttxreset_i : STD_LOGIC;
  signal gt1_rx_cdrlock_counter : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \gt1_rx_cdrlock_counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter[31]_i_10_n_0\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter[31]_i_2_n_0\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter[31]_i_3_n_0\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter[31]_i_4_n_0\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter[31]_i_5_n_0\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter[31]_i_7_n_0\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter[31]_i_8_n_0\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter[31]_i_9_n_0\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[12]_i_2_n_4\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[12]_i_2_n_6\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[12]_i_2_n_7\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[16]_i_2_n_7\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[20]_i_2_n_4\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[20]_i_2_n_5\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[20]_i_2_n_6\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[20]_i_2_n_7\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[24]_i_2_n_4\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[24]_i_2_n_5\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[24]_i_2_n_6\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[24]_i_2_n_7\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[28]_i_2_n_1\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[28]_i_2_n_4\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[28]_i_2_n_5\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[28]_i_2_n_6\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[28]_i_2_n_7\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[31]_i_6_n_2\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[31]_i_6_n_3\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[31]_i_6_n_5\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[31]_i_6_n_6\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[31]_i_6_n_7\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[4]_i_2_n_7\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg_n_0_[10]\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg_n_0_[11]\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg_n_0_[12]\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg_n_0_[13]\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg_n_0_[14]\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg_n_0_[15]\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg_n_0_[16]\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg_n_0_[17]\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg_n_0_[18]\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg_n_0_[19]\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg_n_0_[20]\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg_n_0_[21]\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg_n_0_[22]\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg_n_0_[23]\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg_n_0_[24]\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg_n_0_[25]\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg_n_0_[26]\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg_n_0_[27]\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg_n_0_[28]\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg_n_0_[29]\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg_n_0_[30]\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg_n_0_[31]\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg_n_0_[7]\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg_n_0_[8]\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg_n_0_[9]\ : STD_LOGIC;
  signal gt1_rx_cdrlocked_i_1_n_0 : STD_LOGIC;
  signal gt1_rx_cdrlocked_reg_n_0 : STD_LOGIC;
  signal gt1_rxdfelfhold_i : STD_LOGIC;
  signal \^gt1_rxresetdone_out\ : STD_LOGIC;
  signal gt1_rxuserrdy_i : STD_LOGIC;
  signal \^gt1_txresetdone_out\ : STD_LOGIC;
  signal gt1_txuserrdy_i : STD_LOGIC;
  signal \^gt2_cplllock_out\ : STD_LOGIC;
  signal gt2_cpllrefclklost_i : STD_LOGIC;
  signal gt2_cpllreset_i : STD_LOGIC;
  signal gt2_gtrxreset_i : STD_LOGIC;
  signal gt2_gttxreset_i : STD_LOGIC;
  signal gt2_rx_cdrlock_counter : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \gt2_rx_cdrlock_counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter[31]_i_10_n_0\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter[31]_i_2_n_0\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter[31]_i_3_n_0\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter[31]_i_4_n_0\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter[31]_i_5_n_0\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter[31]_i_7_n_0\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter[31]_i_8_n_0\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter[31]_i_9_n_0\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[12]_i_2_n_4\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[12]_i_2_n_6\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[12]_i_2_n_7\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[16]_i_2_n_7\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[20]_i_2_n_4\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[20]_i_2_n_5\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[20]_i_2_n_6\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[20]_i_2_n_7\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[24]_i_2_n_4\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[24]_i_2_n_5\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[24]_i_2_n_6\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[24]_i_2_n_7\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[28]_i_2_n_1\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[28]_i_2_n_4\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[28]_i_2_n_5\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[28]_i_2_n_6\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[28]_i_2_n_7\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[31]_i_6_n_2\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[31]_i_6_n_3\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[31]_i_6_n_5\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[31]_i_6_n_6\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[31]_i_6_n_7\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[4]_i_2_n_7\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg_n_0_[10]\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg_n_0_[11]\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg_n_0_[12]\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg_n_0_[13]\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg_n_0_[14]\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg_n_0_[15]\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg_n_0_[16]\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg_n_0_[17]\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg_n_0_[18]\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg_n_0_[19]\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg_n_0_[20]\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg_n_0_[21]\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg_n_0_[22]\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg_n_0_[23]\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg_n_0_[24]\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg_n_0_[25]\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg_n_0_[26]\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg_n_0_[27]\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg_n_0_[28]\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg_n_0_[29]\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg_n_0_[30]\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg_n_0_[31]\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg_n_0_[7]\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg_n_0_[8]\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg_n_0_[9]\ : STD_LOGIC;
  signal gt2_rx_cdrlocked_i_1_n_0 : STD_LOGIC;
  signal gt2_rx_cdrlocked_reg_n_0 : STD_LOGIC;
  signal gt2_rxdfelfhold_i : STD_LOGIC;
  signal \^gt2_rxresetdone_out\ : STD_LOGIC;
  signal gt2_rxuserrdy_i : STD_LOGIC;
  signal \^gt2_txresetdone_out\ : STD_LOGIC;
  signal gt2_txuserrdy_i : STD_LOGIC;
  signal \^gt3_cplllock_out\ : STD_LOGIC;
  signal gt3_cpllrefclklost_i : STD_LOGIC;
  signal gt3_cpllreset_i : STD_LOGIC;
  signal gt3_gtrxreset_i : STD_LOGIC;
  signal gt3_gttxreset_i : STD_LOGIC;
  signal gt3_rx_cdrlock_counter : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \gt3_rx_cdrlock_counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter[31]_i_10_n_0\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter[31]_i_2_n_0\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter[31]_i_3_n_0\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter[31]_i_4_n_0\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter[31]_i_5_n_0\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter[31]_i_7_n_0\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter[31]_i_8_n_0\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter[31]_i_9_n_0\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[12]_i_2_n_4\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[12]_i_2_n_6\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[12]_i_2_n_7\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[16]_i_2_n_7\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[20]_i_2_n_4\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[20]_i_2_n_5\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[20]_i_2_n_6\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[20]_i_2_n_7\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[24]_i_2_n_4\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[24]_i_2_n_5\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[24]_i_2_n_6\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[24]_i_2_n_7\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[28]_i_2_n_1\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[28]_i_2_n_4\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[28]_i_2_n_5\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[28]_i_2_n_6\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[28]_i_2_n_7\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[31]_i_6_n_2\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[31]_i_6_n_3\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[31]_i_6_n_5\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[31]_i_6_n_6\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[31]_i_6_n_7\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[4]_i_2_n_7\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg_n_0_[10]\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg_n_0_[11]\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg_n_0_[12]\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg_n_0_[13]\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg_n_0_[14]\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg_n_0_[15]\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg_n_0_[16]\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg_n_0_[17]\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg_n_0_[18]\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg_n_0_[19]\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg_n_0_[20]\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg_n_0_[21]\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg_n_0_[22]\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg_n_0_[23]\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg_n_0_[24]\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg_n_0_[25]\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg_n_0_[26]\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg_n_0_[27]\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg_n_0_[28]\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg_n_0_[29]\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg_n_0_[30]\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg_n_0_[31]\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg_n_0_[7]\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg_n_0_[8]\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg_n_0_[9]\ : STD_LOGIC;
  signal gt3_rx_cdrlocked_i_1_n_0 : STD_LOGIC;
  signal gt3_rx_cdrlocked_reg_n_0 : STD_LOGIC;
  signal gt3_rxdfelfhold_i : STD_LOGIC;
  signal \^gt3_rxresetdone_out\ : STD_LOGIC;
  signal gt3_rxuserrdy_i : STD_LOGIC;
  signal \^gt3_txresetdone_out\ : STD_LOGIC;
  signal gt3_txuserrdy_i : STD_LOGIC;
  signal \^gt4_cplllock_out\ : STD_LOGIC;
  signal gt4_cpllrefclklost_i : STD_LOGIC;
  signal gt4_cpllreset_i : STD_LOGIC;
  signal gt4_gtrxreset_i : STD_LOGIC;
  signal gt4_gttxreset_i : STD_LOGIC;
  signal gt4_rx_cdrlock_counter : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \gt4_rx_cdrlock_counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter[31]_i_10_n_0\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter[31]_i_2_n_0\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter[31]_i_3_n_0\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter[31]_i_4_n_0\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter[31]_i_5_n_0\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter[31]_i_7_n_0\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter[31]_i_8_n_0\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter[31]_i_9_n_0\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[12]_i_2_n_4\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[12]_i_2_n_6\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[12]_i_2_n_7\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[16]_i_2_n_7\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[20]_i_2_n_4\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[20]_i_2_n_5\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[20]_i_2_n_6\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[20]_i_2_n_7\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[24]_i_2_n_4\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[24]_i_2_n_5\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[24]_i_2_n_6\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[24]_i_2_n_7\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[28]_i_2_n_1\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[28]_i_2_n_4\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[28]_i_2_n_5\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[28]_i_2_n_6\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[28]_i_2_n_7\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[31]_i_6_n_2\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[31]_i_6_n_3\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[31]_i_6_n_5\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[31]_i_6_n_6\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[31]_i_6_n_7\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[4]_i_2_n_7\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg_n_0_[10]\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg_n_0_[11]\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg_n_0_[12]\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg_n_0_[13]\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg_n_0_[14]\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg_n_0_[15]\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg_n_0_[16]\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg_n_0_[17]\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg_n_0_[18]\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg_n_0_[19]\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg_n_0_[20]\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg_n_0_[21]\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg_n_0_[22]\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg_n_0_[23]\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg_n_0_[24]\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg_n_0_[25]\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg_n_0_[26]\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg_n_0_[27]\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg_n_0_[28]\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg_n_0_[29]\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg_n_0_[30]\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg_n_0_[31]\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg_n_0_[7]\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg_n_0_[8]\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg_n_0_[9]\ : STD_LOGIC;
  signal gt4_rx_cdrlocked_i_1_n_0 : STD_LOGIC;
  signal gt4_rx_cdrlocked_reg_n_0 : STD_LOGIC;
  signal gt4_rxdfelfhold_i : STD_LOGIC;
  signal \^gt4_rxresetdone_out\ : STD_LOGIC;
  signal gt4_rxuserrdy_i : STD_LOGIC;
  signal \^gt4_txresetdone_out\ : STD_LOGIC;
  signal gt4_txuserrdy_i : STD_LOGIC;
  signal \^gt5_cplllock_out\ : STD_LOGIC;
  signal gt5_cpllrefclklost_i : STD_LOGIC;
  signal gt5_cpllreset_i : STD_LOGIC;
  signal gt5_gtrxreset_i : STD_LOGIC;
  signal gt5_gttxreset_i : STD_LOGIC;
  signal gt5_rx_cdrlock_counter : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \gt5_rx_cdrlock_counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter[31]_i_10_n_0\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter[31]_i_2_n_0\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter[31]_i_3_n_0\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter[31]_i_4_n_0\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter[31]_i_5_n_0\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter[31]_i_7_n_0\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter[31]_i_8_n_0\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter[31]_i_9_n_0\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[12]_i_2_n_4\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[12]_i_2_n_6\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[12]_i_2_n_7\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[16]_i_2_n_7\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[20]_i_2_n_4\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[20]_i_2_n_5\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[20]_i_2_n_6\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[20]_i_2_n_7\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[24]_i_2_n_4\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[24]_i_2_n_5\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[24]_i_2_n_6\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[24]_i_2_n_7\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[28]_i_2_n_1\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[28]_i_2_n_4\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[28]_i_2_n_5\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[28]_i_2_n_6\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[28]_i_2_n_7\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[31]_i_6_n_2\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[31]_i_6_n_3\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[31]_i_6_n_5\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[31]_i_6_n_6\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[31]_i_6_n_7\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[4]_i_2_n_7\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg_n_0_[10]\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg_n_0_[11]\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg_n_0_[12]\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg_n_0_[13]\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg_n_0_[14]\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg_n_0_[15]\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg_n_0_[16]\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg_n_0_[17]\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg_n_0_[18]\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg_n_0_[19]\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg_n_0_[20]\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg_n_0_[21]\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg_n_0_[22]\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg_n_0_[23]\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg_n_0_[24]\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg_n_0_[25]\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg_n_0_[26]\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg_n_0_[27]\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg_n_0_[28]\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg_n_0_[29]\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg_n_0_[30]\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg_n_0_[31]\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg_n_0_[7]\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg_n_0_[8]\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg_n_0_[9]\ : STD_LOGIC;
  signal gt5_rx_cdrlocked_i_1_n_0 : STD_LOGIC;
  signal gt5_rx_cdrlocked_reg_n_0 : STD_LOGIC;
  signal gt5_rxdfelfhold_i : STD_LOGIC;
  signal \^gt5_rxresetdone_out\ : STD_LOGIC;
  signal gt5_rxuserrdy_i : STD_LOGIC;
  signal \^gt5_txresetdone_out\ : STD_LOGIC;
  signal gt5_txuserrdy_i : STD_LOGIC;
  signal \^gt6_cplllock_out\ : STD_LOGIC;
  signal gt6_cpllrefclklost_i : STD_LOGIC;
  signal gt6_cpllreset_i : STD_LOGIC;
  signal gt6_gtrxreset_i : STD_LOGIC;
  signal gt6_gttxreset_i : STD_LOGIC;
  signal gt6_rx_cdrlock_counter : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \gt6_rx_cdrlock_counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter[31]_i_10_n_0\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter[31]_i_2_n_0\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter[31]_i_3_n_0\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter[31]_i_4_n_0\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter[31]_i_5_n_0\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter[31]_i_7_n_0\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter[31]_i_8_n_0\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter[31]_i_9_n_0\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[12]_i_2_n_4\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[12]_i_2_n_6\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[12]_i_2_n_7\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[16]_i_2_n_7\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[20]_i_2_n_4\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[20]_i_2_n_5\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[20]_i_2_n_6\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[20]_i_2_n_7\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[24]_i_2_n_4\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[24]_i_2_n_5\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[24]_i_2_n_6\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[24]_i_2_n_7\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[28]_i_2_n_1\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[28]_i_2_n_4\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[28]_i_2_n_5\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[28]_i_2_n_6\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[28]_i_2_n_7\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[31]_i_6_n_2\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[31]_i_6_n_3\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[31]_i_6_n_5\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[31]_i_6_n_6\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[31]_i_6_n_7\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[4]_i_2_n_7\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg_n_0_[10]\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg_n_0_[11]\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg_n_0_[12]\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg_n_0_[13]\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg_n_0_[14]\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg_n_0_[15]\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg_n_0_[16]\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg_n_0_[17]\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg_n_0_[18]\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg_n_0_[19]\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg_n_0_[20]\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg_n_0_[21]\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg_n_0_[22]\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg_n_0_[23]\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg_n_0_[24]\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg_n_0_[25]\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg_n_0_[26]\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg_n_0_[27]\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg_n_0_[28]\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg_n_0_[29]\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg_n_0_[30]\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg_n_0_[31]\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg_n_0_[7]\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg_n_0_[8]\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg_n_0_[9]\ : STD_LOGIC;
  signal gt6_rx_cdrlocked_i_1_n_0 : STD_LOGIC;
  signal gt6_rx_cdrlocked_reg_n_0 : STD_LOGIC;
  signal gt6_rxdfelfhold_i : STD_LOGIC;
  signal \^gt6_rxresetdone_out\ : STD_LOGIC;
  signal gt6_rxuserrdy_i : STD_LOGIC;
  signal \^gt6_txresetdone_out\ : STD_LOGIC;
  signal gt6_txuserrdy_i : STD_LOGIC;
  signal \NLW_gt0_rx_cdrlock_counter_reg[31]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gt0_rx_cdrlock_counter_reg[31]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gt1_rx_cdrlock_counter_reg[31]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gt1_rx_cdrlock_counter_reg[31]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gt2_rx_cdrlock_counter_reg[31]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gt2_rx_cdrlock_counter_reg[31]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gt3_rx_cdrlock_counter_reg[31]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gt3_rx_cdrlock_counter_reg[31]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gt4_rx_cdrlock_counter_reg[31]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gt4_rx_cdrlock_counter_reg[31]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gt5_rx_cdrlock_counter_reg[31]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gt5_rx_cdrlock_counter_reg[31]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gt6_rx_cdrlock_counter_reg[31]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gt6_rx_cdrlock_counter_reg[31]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  gt0_cplllock_out <= \^gt0_cplllock_out\;
  gt0_rxresetdone_out <= \^gt0_rxresetdone_out\;
  gt0_txresetdone_out <= \^gt0_txresetdone_out\;
  gt1_cplllock_out <= \^gt1_cplllock_out\;
  gt1_rxresetdone_out <= \^gt1_rxresetdone_out\;
  gt1_txresetdone_out <= \^gt1_txresetdone_out\;
  gt2_cplllock_out <= \^gt2_cplllock_out\;
  gt2_rxresetdone_out <= \^gt2_rxresetdone_out\;
  gt2_txresetdone_out <= \^gt2_txresetdone_out\;
  gt3_cplllock_out <= \^gt3_cplllock_out\;
  gt3_rxresetdone_out <= \^gt3_rxresetdone_out\;
  gt3_txresetdone_out <= \^gt3_txresetdone_out\;
  gt4_cplllock_out <= \^gt4_cplllock_out\;
  gt4_rxresetdone_out <= \^gt4_rxresetdone_out\;
  gt4_txresetdone_out <= \^gt4_txresetdone_out\;
  gt5_cplllock_out <= \^gt5_cplllock_out\;
  gt5_rxresetdone_out <= \^gt5_rxresetdone_out\;
  gt5_txresetdone_out <= \^gt5_txresetdone_out\;
  gt6_cplllock_out <= \^gt6_cplllock_out\;
  gt6_rxresetdone_out <= \^gt6_rxresetdone_out\;
  gt6_txresetdone_out <= \^gt6_txresetdone_out\;
\gt0_rx_cdrlock_counter[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFF"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt0_rx_cdrlock_counter_reg_n_0_[0]\,
      O => \gt0_rx_cdrlock_counter[0]_i_1_n_0\
    );
\gt0_rx_cdrlock_counter[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => data0(10),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      O => gt0_rx_cdrlock_counter(10)
    );
\gt0_rx_cdrlock_counter[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => data0(11),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      O => gt0_rx_cdrlock_counter(11)
    );
\gt0_rx_cdrlock_counter[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => data0(12),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      O => gt0_rx_cdrlock_counter(12)
    );
\gt0_rx_cdrlock_counter[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(13),
      O => gt0_rx_cdrlock_counter(13)
    );
\gt0_rx_cdrlock_counter[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(14),
      O => gt0_rx_cdrlock_counter(14)
    );
\gt0_rx_cdrlock_counter[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(15),
      O => gt0_rx_cdrlock_counter(15)
    );
\gt0_rx_cdrlock_counter[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(16),
      O => gt0_rx_cdrlock_counter(16)
    );
\gt0_rx_cdrlock_counter[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(17),
      O => gt0_rx_cdrlock_counter(17)
    );
\gt0_rx_cdrlock_counter[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(18),
      O => gt0_rx_cdrlock_counter(18)
    );
\gt0_rx_cdrlock_counter[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(19),
      O => gt0_rx_cdrlock_counter(19)
    );
\gt0_rx_cdrlock_counter[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(1),
      O => gt0_rx_cdrlock_counter(1)
    );
\gt0_rx_cdrlock_counter[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(20),
      O => gt0_rx_cdrlock_counter(20)
    );
\gt0_rx_cdrlock_counter[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(21),
      O => gt0_rx_cdrlock_counter(21)
    );
\gt0_rx_cdrlock_counter[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(22),
      O => gt0_rx_cdrlock_counter(22)
    );
\gt0_rx_cdrlock_counter[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(23),
      O => gt0_rx_cdrlock_counter(23)
    );
\gt0_rx_cdrlock_counter[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(24),
      O => gt0_rx_cdrlock_counter(24)
    );
\gt0_rx_cdrlock_counter[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(25),
      O => gt0_rx_cdrlock_counter(25)
    );
\gt0_rx_cdrlock_counter[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(26),
      O => gt0_rx_cdrlock_counter(26)
    );
\gt0_rx_cdrlock_counter[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(27),
      O => gt0_rx_cdrlock_counter(27)
    );
\gt0_rx_cdrlock_counter[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(28),
      O => gt0_rx_cdrlock_counter(28)
    );
\gt0_rx_cdrlock_counter[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(29),
      O => gt0_rx_cdrlock_counter(29)
    );
\gt0_rx_cdrlock_counter[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => data0(2),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      O => gt0_rx_cdrlock_counter(2)
    );
\gt0_rx_cdrlock_counter[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(30),
      O => gt0_rx_cdrlock_counter(30)
    );
\gt0_rx_cdrlock_counter[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(31),
      O => gt0_rx_cdrlock_counter(31)
    );
\gt0_rx_cdrlock_counter[31]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter_reg_n_0_[12]\,
      I1 => \gt0_rx_cdrlock_counter_reg_n_0_[13]\,
      I2 => \gt0_rx_cdrlock_counter_reg_n_0_[15]\,
      I3 => \gt0_rx_cdrlock_counter_reg_n_0_[14]\,
      O => \gt0_rx_cdrlock_counter[31]_i_10_n_0\
    );
\gt0_rx_cdrlock_counter[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter_reg_n_0_[18]\,
      I1 => \gt0_rx_cdrlock_counter_reg_n_0_[19]\,
      I2 => \gt0_rx_cdrlock_counter_reg_n_0_[16]\,
      I3 => \gt0_rx_cdrlock_counter_reg_n_0_[17]\,
      I4 => \gt0_rx_cdrlock_counter[31]_i_7_n_0\,
      O => \gt0_rx_cdrlock_counter[31]_i_2_n_0\
    );
\gt0_rx_cdrlock_counter[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter_reg_n_0_[26]\,
      I1 => \gt0_rx_cdrlock_counter_reg_n_0_[27]\,
      I2 => \gt0_rx_cdrlock_counter_reg_n_0_[24]\,
      I3 => \gt0_rx_cdrlock_counter_reg_n_0_[25]\,
      I4 => \gt0_rx_cdrlock_counter[31]_i_8_n_0\,
      O => \gt0_rx_cdrlock_counter[31]_i_3_n_0\
    );
\gt0_rx_cdrlock_counter[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter_reg_n_0_[3]\,
      I1 => \gt0_rx_cdrlock_counter_reg_n_0_[2]\,
      I2 => \gt0_rx_cdrlock_counter_reg_n_0_[1]\,
      I3 => \gt0_rx_cdrlock_counter_reg_n_0_[0]\,
      I4 => \gt0_rx_cdrlock_counter[31]_i_9_n_0\,
      O => \gt0_rx_cdrlock_counter[31]_i_4_n_0\
    );
\gt0_rx_cdrlock_counter[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF7FF"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter_reg_n_0_[10]\,
      I1 => \gt0_rx_cdrlock_counter_reg_n_0_[11]\,
      I2 => \gt0_rx_cdrlock_counter_reg_n_0_[8]\,
      I3 => \gt0_rx_cdrlock_counter_reg_n_0_[9]\,
      I4 => \gt0_rx_cdrlock_counter[31]_i_10_n_0\,
      O => \gt0_rx_cdrlock_counter[31]_i_5_n_0\
    );
\gt0_rx_cdrlock_counter[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter_reg_n_0_[21]\,
      I1 => \gt0_rx_cdrlock_counter_reg_n_0_[20]\,
      I2 => \gt0_rx_cdrlock_counter_reg_n_0_[23]\,
      I3 => \gt0_rx_cdrlock_counter_reg_n_0_[22]\,
      O => \gt0_rx_cdrlock_counter[31]_i_7_n_0\
    );
\gt0_rx_cdrlock_counter[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter_reg_n_0_[29]\,
      I1 => \gt0_rx_cdrlock_counter_reg_n_0_[28]\,
      I2 => \gt0_rx_cdrlock_counter_reg_n_0_[31]\,
      I3 => \gt0_rx_cdrlock_counter_reg_n_0_[30]\,
      O => \gt0_rx_cdrlock_counter[31]_i_8_n_0\
    );
\gt0_rx_cdrlock_counter[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter_reg_n_0_[5]\,
      I1 => \gt0_rx_cdrlock_counter_reg_n_0_[4]\,
      I2 => \gt0_rx_cdrlock_counter_reg_n_0_[7]\,
      I3 => \gt0_rx_cdrlock_counter_reg_n_0_[6]\,
      O => \gt0_rx_cdrlock_counter[31]_i_9_n_0\
    );
\gt0_rx_cdrlock_counter[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(3),
      O => gt0_rx_cdrlock_counter(3)
    );
\gt0_rx_cdrlock_counter[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(4),
      O => gt0_rx_cdrlock_counter(4)
    );
\gt0_rx_cdrlock_counter[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(5),
      O => gt0_rx_cdrlock_counter(5)
    );
\gt0_rx_cdrlock_counter[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(6),
      O => gt0_rx_cdrlock_counter(6)
    );
\gt0_rx_cdrlock_counter[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => data0(7),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      O => gt0_rx_cdrlock_counter(7)
    );
\gt0_rx_cdrlock_counter[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(8),
      O => gt0_rx_cdrlock_counter(8)
    );
\gt0_rx_cdrlock_counter[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => data0(9),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      O => gt0_rx_cdrlock_counter(9)
    );
\gt0_rx_cdrlock_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \gt0_rx_cdrlock_counter[0]_i_1_n_0\,
      Q => \gt0_rx_cdrlock_counter_reg_n_0_[0]\,
      R => gt0_gtrxreset_i
    );
\gt0_rx_cdrlock_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt0_rx_cdrlock_counter(10),
      Q => \gt0_rx_cdrlock_counter_reg_n_0_[10]\,
      R => gt0_gtrxreset_i
    );
\gt0_rx_cdrlock_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt0_rx_cdrlock_counter(11),
      Q => \gt0_rx_cdrlock_counter_reg_n_0_[11]\,
      R => gt0_gtrxreset_i
    );
\gt0_rx_cdrlock_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt0_rx_cdrlock_counter(12),
      Q => \gt0_rx_cdrlock_counter_reg_n_0_[12]\,
      R => gt0_gtrxreset_i
    );
\gt0_rx_cdrlock_counter_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt0_rx_cdrlock_counter_reg[8]_i_2_n_0\,
      CO(3) => \gt0_rx_cdrlock_counter_reg[12]_i_2_n_0\,
      CO(2) => \gt0_rx_cdrlock_counter_reg[12]_i_2_n_1\,
      CO(1) => \gt0_rx_cdrlock_counter_reg[12]_i_2_n_2\,
      CO(0) => \gt0_rx_cdrlock_counter_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(12 downto 9),
      S(3) => \gt0_rx_cdrlock_counter_reg_n_0_[12]\,
      S(2) => \gt0_rx_cdrlock_counter_reg_n_0_[11]\,
      S(1) => \gt0_rx_cdrlock_counter_reg_n_0_[10]\,
      S(0) => \gt0_rx_cdrlock_counter_reg_n_0_[9]\
    );
\gt0_rx_cdrlock_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt0_rx_cdrlock_counter(13),
      Q => \gt0_rx_cdrlock_counter_reg_n_0_[13]\,
      R => gt0_gtrxreset_i
    );
\gt0_rx_cdrlock_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt0_rx_cdrlock_counter(14),
      Q => \gt0_rx_cdrlock_counter_reg_n_0_[14]\,
      R => gt0_gtrxreset_i
    );
\gt0_rx_cdrlock_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt0_rx_cdrlock_counter(15),
      Q => \gt0_rx_cdrlock_counter_reg_n_0_[15]\,
      R => gt0_gtrxreset_i
    );
\gt0_rx_cdrlock_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt0_rx_cdrlock_counter(16),
      Q => \gt0_rx_cdrlock_counter_reg_n_0_[16]\,
      R => gt0_gtrxreset_i
    );
\gt0_rx_cdrlock_counter_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt0_rx_cdrlock_counter_reg[12]_i_2_n_0\,
      CO(3) => \gt0_rx_cdrlock_counter_reg[16]_i_2_n_0\,
      CO(2) => \gt0_rx_cdrlock_counter_reg[16]_i_2_n_1\,
      CO(1) => \gt0_rx_cdrlock_counter_reg[16]_i_2_n_2\,
      CO(0) => \gt0_rx_cdrlock_counter_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(16 downto 13),
      S(3) => \gt0_rx_cdrlock_counter_reg_n_0_[16]\,
      S(2) => \gt0_rx_cdrlock_counter_reg_n_0_[15]\,
      S(1) => \gt0_rx_cdrlock_counter_reg_n_0_[14]\,
      S(0) => \gt0_rx_cdrlock_counter_reg_n_0_[13]\
    );
\gt0_rx_cdrlock_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt0_rx_cdrlock_counter(17),
      Q => \gt0_rx_cdrlock_counter_reg_n_0_[17]\,
      R => gt0_gtrxreset_i
    );
\gt0_rx_cdrlock_counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt0_rx_cdrlock_counter(18),
      Q => \gt0_rx_cdrlock_counter_reg_n_0_[18]\,
      R => gt0_gtrxreset_i
    );
\gt0_rx_cdrlock_counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt0_rx_cdrlock_counter(19),
      Q => \gt0_rx_cdrlock_counter_reg_n_0_[19]\,
      R => gt0_gtrxreset_i
    );
\gt0_rx_cdrlock_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt0_rx_cdrlock_counter(1),
      Q => \gt0_rx_cdrlock_counter_reg_n_0_[1]\,
      R => gt0_gtrxreset_i
    );
\gt0_rx_cdrlock_counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt0_rx_cdrlock_counter(20),
      Q => \gt0_rx_cdrlock_counter_reg_n_0_[20]\,
      R => gt0_gtrxreset_i
    );
\gt0_rx_cdrlock_counter_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt0_rx_cdrlock_counter_reg[16]_i_2_n_0\,
      CO(3) => \gt0_rx_cdrlock_counter_reg[20]_i_2_n_0\,
      CO(2) => \gt0_rx_cdrlock_counter_reg[20]_i_2_n_1\,
      CO(1) => \gt0_rx_cdrlock_counter_reg[20]_i_2_n_2\,
      CO(0) => \gt0_rx_cdrlock_counter_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(20 downto 17),
      S(3) => \gt0_rx_cdrlock_counter_reg_n_0_[20]\,
      S(2) => \gt0_rx_cdrlock_counter_reg_n_0_[19]\,
      S(1) => \gt0_rx_cdrlock_counter_reg_n_0_[18]\,
      S(0) => \gt0_rx_cdrlock_counter_reg_n_0_[17]\
    );
\gt0_rx_cdrlock_counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt0_rx_cdrlock_counter(21),
      Q => \gt0_rx_cdrlock_counter_reg_n_0_[21]\,
      R => gt0_gtrxreset_i
    );
\gt0_rx_cdrlock_counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt0_rx_cdrlock_counter(22),
      Q => \gt0_rx_cdrlock_counter_reg_n_0_[22]\,
      R => gt0_gtrxreset_i
    );
\gt0_rx_cdrlock_counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt0_rx_cdrlock_counter(23),
      Q => \gt0_rx_cdrlock_counter_reg_n_0_[23]\,
      R => gt0_gtrxreset_i
    );
\gt0_rx_cdrlock_counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt0_rx_cdrlock_counter(24),
      Q => \gt0_rx_cdrlock_counter_reg_n_0_[24]\,
      R => gt0_gtrxreset_i
    );
\gt0_rx_cdrlock_counter_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt0_rx_cdrlock_counter_reg[20]_i_2_n_0\,
      CO(3) => \gt0_rx_cdrlock_counter_reg[24]_i_2_n_0\,
      CO(2) => \gt0_rx_cdrlock_counter_reg[24]_i_2_n_1\,
      CO(1) => \gt0_rx_cdrlock_counter_reg[24]_i_2_n_2\,
      CO(0) => \gt0_rx_cdrlock_counter_reg[24]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(24 downto 21),
      S(3) => \gt0_rx_cdrlock_counter_reg_n_0_[24]\,
      S(2) => \gt0_rx_cdrlock_counter_reg_n_0_[23]\,
      S(1) => \gt0_rx_cdrlock_counter_reg_n_0_[22]\,
      S(0) => \gt0_rx_cdrlock_counter_reg_n_0_[21]\
    );
\gt0_rx_cdrlock_counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt0_rx_cdrlock_counter(25),
      Q => \gt0_rx_cdrlock_counter_reg_n_0_[25]\,
      R => gt0_gtrxreset_i
    );
\gt0_rx_cdrlock_counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt0_rx_cdrlock_counter(26),
      Q => \gt0_rx_cdrlock_counter_reg_n_0_[26]\,
      R => gt0_gtrxreset_i
    );
\gt0_rx_cdrlock_counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt0_rx_cdrlock_counter(27),
      Q => \gt0_rx_cdrlock_counter_reg_n_0_[27]\,
      R => gt0_gtrxreset_i
    );
\gt0_rx_cdrlock_counter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt0_rx_cdrlock_counter(28),
      Q => \gt0_rx_cdrlock_counter_reg_n_0_[28]\,
      R => gt0_gtrxreset_i
    );
\gt0_rx_cdrlock_counter_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt0_rx_cdrlock_counter_reg[24]_i_2_n_0\,
      CO(3) => \gt0_rx_cdrlock_counter_reg[28]_i_2_n_0\,
      CO(2) => \gt0_rx_cdrlock_counter_reg[28]_i_2_n_1\,
      CO(1) => \gt0_rx_cdrlock_counter_reg[28]_i_2_n_2\,
      CO(0) => \gt0_rx_cdrlock_counter_reg[28]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(28 downto 25),
      S(3) => \gt0_rx_cdrlock_counter_reg_n_0_[28]\,
      S(2) => \gt0_rx_cdrlock_counter_reg_n_0_[27]\,
      S(1) => \gt0_rx_cdrlock_counter_reg_n_0_[26]\,
      S(0) => \gt0_rx_cdrlock_counter_reg_n_0_[25]\
    );
\gt0_rx_cdrlock_counter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt0_rx_cdrlock_counter(29),
      Q => \gt0_rx_cdrlock_counter_reg_n_0_[29]\,
      R => gt0_gtrxreset_i
    );
\gt0_rx_cdrlock_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt0_rx_cdrlock_counter(2),
      Q => \gt0_rx_cdrlock_counter_reg_n_0_[2]\,
      R => gt0_gtrxreset_i
    );
\gt0_rx_cdrlock_counter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt0_rx_cdrlock_counter(30),
      Q => \gt0_rx_cdrlock_counter_reg_n_0_[30]\,
      R => gt0_gtrxreset_i
    );
\gt0_rx_cdrlock_counter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt0_rx_cdrlock_counter(31),
      Q => \gt0_rx_cdrlock_counter_reg_n_0_[31]\,
      R => gt0_gtrxreset_i
    );
\gt0_rx_cdrlock_counter_reg[31]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt0_rx_cdrlock_counter_reg[28]_i_2_n_0\,
      CO(3 downto 2) => \NLW_gt0_rx_cdrlock_counter_reg[31]_i_6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \gt0_rx_cdrlock_counter_reg[31]_i_6_n_2\,
      CO(0) => \gt0_rx_cdrlock_counter_reg[31]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_gt0_rx_cdrlock_counter_reg[31]_i_6_O_UNCONNECTED\(3),
      O(2 downto 0) => data0(31 downto 29),
      S(3) => '0',
      S(2) => \gt0_rx_cdrlock_counter_reg_n_0_[31]\,
      S(1) => \gt0_rx_cdrlock_counter_reg_n_0_[30]\,
      S(0) => \gt0_rx_cdrlock_counter_reg_n_0_[29]\
    );
\gt0_rx_cdrlock_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt0_rx_cdrlock_counter(3),
      Q => \gt0_rx_cdrlock_counter_reg_n_0_[3]\,
      R => gt0_gtrxreset_i
    );
\gt0_rx_cdrlock_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt0_rx_cdrlock_counter(4),
      Q => \gt0_rx_cdrlock_counter_reg_n_0_[4]\,
      R => gt0_gtrxreset_i
    );
\gt0_rx_cdrlock_counter_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gt0_rx_cdrlock_counter_reg[4]_i_2_n_0\,
      CO(2) => \gt0_rx_cdrlock_counter_reg[4]_i_2_n_1\,
      CO(1) => \gt0_rx_cdrlock_counter_reg[4]_i_2_n_2\,
      CO(0) => \gt0_rx_cdrlock_counter_reg[4]_i_2_n_3\,
      CYINIT => \gt0_rx_cdrlock_counter_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(4 downto 1),
      S(3) => \gt0_rx_cdrlock_counter_reg_n_0_[4]\,
      S(2) => \gt0_rx_cdrlock_counter_reg_n_0_[3]\,
      S(1) => \gt0_rx_cdrlock_counter_reg_n_0_[2]\,
      S(0) => \gt0_rx_cdrlock_counter_reg_n_0_[1]\
    );
\gt0_rx_cdrlock_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt0_rx_cdrlock_counter(5),
      Q => \gt0_rx_cdrlock_counter_reg_n_0_[5]\,
      R => gt0_gtrxreset_i
    );
\gt0_rx_cdrlock_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt0_rx_cdrlock_counter(6),
      Q => \gt0_rx_cdrlock_counter_reg_n_0_[6]\,
      R => gt0_gtrxreset_i
    );
\gt0_rx_cdrlock_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt0_rx_cdrlock_counter(7),
      Q => \gt0_rx_cdrlock_counter_reg_n_0_[7]\,
      R => gt0_gtrxreset_i
    );
\gt0_rx_cdrlock_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt0_rx_cdrlock_counter(8),
      Q => \gt0_rx_cdrlock_counter_reg_n_0_[8]\,
      R => gt0_gtrxreset_i
    );
\gt0_rx_cdrlock_counter_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt0_rx_cdrlock_counter_reg[4]_i_2_n_0\,
      CO(3) => \gt0_rx_cdrlock_counter_reg[8]_i_2_n_0\,
      CO(2) => \gt0_rx_cdrlock_counter_reg[8]_i_2_n_1\,
      CO(1) => \gt0_rx_cdrlock_counter_reg[8]_i_2_n_2\,
      CO(0) => \gt0_rx_cdrlock_counter_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(8 downto 5),
      S(3) => \gt0_rx_cdrlock_counter_reg_n_0_[8]\,
      S(2) => \gt0_rx_cdrlock_counter_reg_n_0_[7]\,
      S(1) => \gt0_rx_cdrlock_counter_reg_n_0_[6]\,
      S(0) => \gt0_rx_cdrlock_counter_reg_n_0_[5]\
    );
\gt0_rx_cdrlock_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt0_rx_cdrlock_counter(9),
      Q => \gt0_rx_cdrlock_counter_reg_n_0_[9]\,
      R => gt0_gtrxreset_i
    );
gt0_rx_cdrlocked_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => gt0_rx_cdrlocked_reg_n_0,
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      O => gt0_rx_cdrlocked_i_1_n_0
    );
gt0_rx_cdrlocked_reg: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => '1',
      D => gt0_rx_cdrlocked_i_1_n_0,
      Q => gt0_rx_cdrlocked_reg_n_0,
      R => gt0_gtrxreset_i
    );
gt0_rxresetfsm_i: entity work.gtwizard_0_gtwizard_0_RX_STARTUP_FSM
     port map (
      \FSM_sequential_rx_state_reg[0]_0\ => gt0_rx_cdrlocked_reg_n_0,
      SR(0) => gt0_gtrxreset_i,
      dont_reset_on_data_error_in => dont_reset_on_data_error_in,
      gt0_cplllock_out => \^gt0_cplllock_out\,
      gt0_data_valid_in => gt0_data_valid_in,
      gt0_rx_fsm_reset_done_out => gt0_rx_fsm_reset_done_out,
      gt0_rxdfelfhold_i => gt0_rxdfelfhold_i,
      gt0_rxresetdone_out => \^gt0_rxresetdone_out\,
      gt0_rxuserrdy_i => gt0_rxuserrdy_i,
      gt0_rxusrclk_in => gt0_rxusrclk_in,
      soft_reset_rx_in => soft_reset_rx_in,
      sysclk_in => sysclk_in
    );
gt0_txresetfsm_i: entity work.gtwizard_0_gtwizard_0_TX_STARTUP_FSM
     port map (
      gt0_cplllock_out => \^gt0_cplllock_out\,
      gt0_cpllrefclklost_i => gt0_cpllrefclklost_i,
      gt0_cpllreset_i => gt0_cpllreset_i,
      gt0_gttxreset_i => gt0_gttxreset_i,
      gt0_tx_fsm_reset_done_out => gt0_tx_fsm_reset_done_out,
      gt0_txresetdone_out => \^gt0_txresetdone_out\,
      gt0_txuserrdy_i => gt0_txuserrdy_i,
      soft_reset_tx_in => soft_reset_tx_in,
      sysclk_in => sysclk_in
    );
\gt1_rx_cdrlock_counter[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFF"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt1_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt1_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt1_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt1_rx_cdrlock_counter_reg_n_0_[0]\,
      O => \gt1_rx_cdrlock_counter[0]_i_1_n_0\
    );
\gt1_rx_cdrlock_counter[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter_reg[12]_i_2_n_6\,
      I1 => \gt1_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt1_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt1_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt1_rx_cdrlock_counter[31]_i_5_n_0\,
      O => gt1_rx_cdrlock_counter(10)
    );
\gt1_rx_cdrlock_counter[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter_reg[12]_i_2_n_5\,
      I1 => \gt1_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt1_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt1_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt1_rx_cdrlock_counter[31]_i_5_n_0\,
      O => gt1_rx_cdrlock_counter(11)
    );
\gt1_rx_cdrlock_counter[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter_reg[12]_i_2_n_4\,
      I1 => \gt1_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt1_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt1_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt1_rx_cdrlock_counter[31]_i_5_n_0\,
      O => gt1_rx_cdrlock_counter(12)
    );
\gt1_rx_cdrlock_counter[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt1_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt1_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt1_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt1_rx_cdrlock_counter_reg[16]_i_2_n_7\,
      O => gt1_rx_cdrlock_counter(13)
    );
\gt1_rx_cdrlock_counter[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt1_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt1_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt1_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt1_rx_cdrlock_counter_reg[16]_i_2_n_6\,
      O => gt1_rx_cdrlock_counter(14)
    );
\gt1_rx_cdrlock_counter[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt1_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt1_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt1_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt1_rx_cdrlock_counter_reg[16]_i_2_n_5\,
      O => gt1_rx_cdrlock_counter(15)
    );
\gt1_rx_cdrlock_counter[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt1_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt1_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt1_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt1_rx_cdrlock_counter_reg[16]_i_2_n_4\,
      O => gt1_rx_cdrlock_counter(16)
    );
\gt1_rx_cdrlock_counter[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt1_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt1_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt1_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt1_rx_cdrlock_counter_reg[20]_i_2_n_7\,
      O => gt1_rx_cdrlock_counter(17)
    );
\gt1_rx_cdrlock_counter[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt1_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt1_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt1_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt1_rx_cdrlock_counter_reg[20]_i_2_n_6\,
      O => gt1_rx_cdrlock_counter(18)
    );
\gt1_rx_cdrlock_counter[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt1_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt1_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt1_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt1_rx_cdrlock_counter_reg[20]_i_2_n_5\,
      O => gt1_rx_cdrlock_counter(19)
    );
\gt1_rx_cdrlock_counter[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt1_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt1_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt1_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt1_rx_cdrlock_counter_reg[4]_i_2_n_7\,
      O => gt1_rx_cdrlock_counter(1)
    );
\gt1_rx_cdrlock_counter[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt1_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt1_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt1_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt1_rx_cdrlock_counter_reg[20]_i_2_n_4\,
      O => gt1_rx_cdrlock_counter(20)
    );
\gt1_rx_cdrlock_counter[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt1_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt1_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt1_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt1_rx_cdrlock_counter_reg[24]_i_2_n_7\,
      O => gt1_rx_cdrlock_counter(21)
    );
\gt1_rx_cdrlock_counter[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt1_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt1_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt1_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt1_rx_cdrlock_counter_reg[24]_i_2_n_6\,
      O => gt1_rx_cdrlock_counter(22)
    );
\gt1_rx_cdrlock_counter[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt1_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt1_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt1_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt1_rx_cdrlock_counter_reg[24]_i_2_n_5\,
      O => gt1_rx_cdrlock_counter(23)
    );
\gt1_rx_cdrlock_counter[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt1_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt1_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt1_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt1_rx_cdrlock_counter_reg[24]_i_2_n_4\,
      O => gt1_rx_cdrlock_counter(24)
    );
\gt1_rx_cdrlock_counter[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt1_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt1_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt1_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt1_rx_cdrlock_counter_reg[28]_i_2_n_7\,
      O => gt1_rx_cdrlock_counter(25)
    );
\gt1_rx_cdrlock_counter[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt1_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt1_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt1_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt1_rx_cdrlock_counter_reg[28]_i_2_n_6\,
      O => gt1_rx_cdrlock_counter(26)
    );
\gt1_rx_cdrlock_counter[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt1_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt1_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt1_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt1_rx_cdrlock_counter_reg[28]_i_2_n_5\,
      O => gt1_rx_cdrlock_counter(27)
    );
\gt1_rx_cdrlock_counter[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt1_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt1_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt1_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt1_rx_cdrlock_counter_reg[28]_i_2_n_4\,
      O => gt1_rx_cdrlock_counter(28)
    );
\gt1_rx_cdrlock_counter[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt1_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt1_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt1_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt1_rx_cdrlock_counter_reg[31]_i_6_n_7\,
      O => gt1_rx_cdrlock_counter(29)
    );
\gt1_rx_cdrlock_counter[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter_reg[4]_i_2_n_6\,
      I1 => \gt1_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt1_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt1_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt1_rx_cdrlock_counter[31]_i_5_n_0\,
      O => gt1_rx_cdrlock_counter(2)
    );
\gt1_rx_cdrlock_counter[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt1_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt1_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt1_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt1_rx_cdrlock_counter_reg[31]_i_6_n_6\,
      O => gt1_rx_cdrlock_counter(30)
    );
\gt1_rx_cdrlock_counter[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt1_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt1_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt1_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt1_rx_cdrlock_counter_reg[31]_i_6_n_5\,
      O => gt1_rx_cdrlock_counter(31)
    );
\gt1_rx_cdrlock_counter[31]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter_reg_n_0_[12]\,
      I1 => \gt1_rx_cdrlock_counter_reg_n_0_[13]\,
      I2 => \gt1_rx_cdrlock_counter_reg_n_0_[15]\,
      I3 => \gt1_rx_cdrlock_counter_reg_n_0_[14]\,
      O => \gt1_rx_cdrlock_counter[31]_i_10_n_0\
    );
\gt1_rx_cdrlock_counter[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter_reg_n_0_[18]\,
      I1 => \gt1_rx_cdrlock_counter_reg_n_0_[19]\,
      I2 => \gt1_rx_cdrlock_counter_reg_n_0_[16]\,
      I3 => \gt1_rx_cdrlock_counter_reg_n_0_[17]\,
      I4 => \gt1_rx_cdrlock_counter[31]_i_7_n_0\,
      O => \gt1_rx_cdrlock_counter[31]_i_2_n_0\
    );
\gt1_rx_cdrlock_counter[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter_reg_n_0_[26]\,
      I1 => \gt1_rx_cdrlock_counter_reg_n_0_[27]\,
      I2 => \gt1_rx_cdrlock_counter_reg_n_0_[24]\,
      I3 => \gt1_rx_cdrlock_counter_reg_n_0_[25]\,
      I4 => \gt1_rx_cdrlock_counter[31]_i_8_n_0\,
      O => \gt1_rx_cdrlock_counter[31]_i_3_n_0\
    );
\gt1_rx_cdrlock_counter[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter_reg_n_0_[3]\,
      I1 => \gt1_rx_cdrlock_counter_reg_n_0_[2]\,
      I2 => \gt1_rx_cdrlock_counter_reg_n_0_[1]\,
      I3 => \gt1_rx_cdrlock_counter_reg_n_0_[0]\,
      I4 => \gt1_rx_cdrlock_counter[31]_i_9_n_0\,
      O => \gt1_rx_cdrlock_counter[31]_i_4_n_0\
    );
\gt1_rx_cdrlock_counter[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF7FF"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter_reg_n_0_[10]\,
      I1 => \gt1_rx_cdrlock_counter_reg_n_0_[11]\,
      I2 => \gt1_rx_cdrlock_counter_reg_n_0_[8]\,
      I3 => \gt1_rx_cdrlock_counter_reg_n_0_[9]\,
      I4 => \gt1_rx_cdrlock_counter[31]_i_10_n_0\,
      O => \gt1_rx_cdrlock_counter[31]_i_5_n_0\
    );
\gt1_rx_cdrlock_counter[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter_reg_n_0_[21]\,
      I1 => \gt1_rx_cdrlock_counter_reg_n_0_[20]\,
      I2 => \gt1_rx_cdrlock_counter_reg_n_0_[23]\,
      I3 => \gt1_rx_cdrlock_counter_reg_n_0_[22]\,
      O => \gt1_rx_cdrlock_counter[31]_i_7_n_0\
    );
\gt1_rx_cdrlock_counter[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter_reg_n_0_[29]\,
      I1 => \gt1_rx_cdrlock_counter_reg_n_0_[28]\,
      I2 => \gt1_rx_cdrlock_counter_reg_n_0_[31]\,
      I3 => \gt1_rx_cdrlock_counter_reg_n_0_[30]\,
      O => \gt1_rx_cdrlock_counter[31]_i_8_n_0\
    );
\gt1_rx_cdrlock_counter[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter_reg_n_0_[5]\,
      I1 => \gt1_rx_cdrlock_counter_reg_n_0_[4]\,
      I2 => \gt1_rx_cdrlock_counter_reg_n_0_[7]\,
      I3 => \gt1_rx_cdrlock_counter_reg_n_0_[6]\,
      O => \gt1_rx_cdrlock_counter[31]_i_9_n_0\
    );
\gt1_rx_cdrlock_counter[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt1_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt1_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt1_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt1_rx_cdrlock_counter_reg[4]_i_2_n_5\,
      O => gt1_rx_cdrlock_counter(3)
    );
\gt1_rx_cdrlock_counter[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt1_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt1_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt1_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt1_rx_cdrlock_counter_reg[4]_i_2_n_4\,
      O => gt1_rx_cdrlock_counter(4)
    );
\gt1_rx_cdrlock_counter[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt1_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt1_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt1_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt1_rx_cdrlock_counter_reg[8]_i_2_n_7\,
      O => gt1_rx_cdrlock_counter(5)
    );
\gt1_rx_cdrlock_counter[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt1_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt1_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt1_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt1_rx_cdrlock_counter_reg[8]_i_2_n_6\,
      O => gt1_rx_cdrlock_counter(6)
    );
\gt1_rx_cdrlock_counter[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter_reg[8]_i_2_n_5\,
      I1 => \gt1_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt1_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt1_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt1_rx_cdrlock_counter[31]_i_5_n_0\,
      O => gt1_rx_cdrlock_counter(7)
    );
\gt1_rx_cdrlock_counter[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt1_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt1_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt1_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt1_rx_cdrlock_counter_reg[8]_i_2_n_4\,
      O => gt1_rx_cdrlock_counter(8)
    );
\gt1_rx_cdrlock_counter[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter_reg[12]_i_2_n_7\,
      I1 => \gt1_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt1_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt1_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt1_rx_cdrlock_counter[31]_i_5_n_0\,
      O => gt1_rx_cdrlock_counter(9)
    );
\gt1_rx_cdrlock_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \gt1_rx_cdrlock_counter[0]_i_1_n_0\,
      Q => \gt1_rx_cdrlock_counter_reg_n_0_[0]\,
      R => gt1_gtrxreset_i
    );
\gt1_rx_cdrlock_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt1_rx_cdrlock_counter(10),
      Q => \gt1_rx_cdrlock_counter_reg_n_0_[10]\,
      R => gt1_gtrxreset_i
    );
\gt1_rx_cdrlock_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt1_rx_cdrlock_counter(11),
      Q => \gt1_rx_cdrlock_counter_reg_n_0_[11]\,
      R => gt1_gtrxreset_i
    );
\gt1_rx_cdrlock_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt1_rx_cdrlock_counter(12),
      Q => \gt1_rx_cdrlock_counter_reg_n_0_[12]\,
      R => gt1_gtrxreset_i
    );
\gt1_rx_cdrlock_counter_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt1_rx_cdrlock_counter_reg[8]_i_2_n_0\,
      CO(3) => \gt1_rx_cdrlock_counter_reg[12]_i_2_n_0\,
      CO(2) => \gt1_rx_cdrlock_counter_reg[12]_i_2_n_1\,
      CO(1) => \gt1_rx_cdrlock_counter_reg[12]_i_2_n_2\,
      CO(0) => \gt1_rx_cdrlock_counter_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gt1_rx_cdrlock_counter_reg[12]_i_2_n_4\,
      O(2) => \gt1_rx_cdrlock_counter_reg[12]_i_2_n_5\,
      O(1) => \gt1_rx_cdrlock_counter_reg[12]_i_2_n_6\,
      O(0) => \gt1_rx_cdrlock_counter_reg[12]_i_2_n_7\,
      S(3) => \gt1_rx_cdrlock_counter_reg_n_0_[12]\,
      S(2) => \gt1_rx_cdrlock_counter_reg_n_0_[11]\,
      S(1) => \gt1_rx_cdrlock_counter_reg_n_0_[10]\,
      S(0) => \gt1_rx_cdrlock_counter_reg_n_0_[9]\
    );
\gt1_rx_cdrlock_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt1_rx_cdrlock_counter(13),
      Q => \gt1_rx_cdrlock_counter_reg_n_0_[13]\,
      R => gt1_gtrxreset_i
    );
\gt1_rx_cdrlock_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt1_rx_cdrlock_counter(14),
      Q => \gt1_rx_cdrlock_counter_reg_n_0_[14]\,
      R => gt1_gtrxreset_i
    );
\gt1_rx_cdrlock_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt1_rx_cdrlock_counter(15),
      Q => \gt1_rx_cdrlock_counter_reg_n_0_[15]\,
      R => gt1_gtrxreset_i
    );
\gt1_rx_cdrlock_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt1_rx_cdrlock_counter(16),
      Q => \gt1_rx_cdrlock_counter_reg_n_0_[16]\,
      R => gt1_gtrxreset_i
    );
\gt1_rx_cdrlock_counter_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt1_rx_cdrlock_counter_reg[12]_i_2_n_0\,
      CO(3) => \gt1_rx_cdrlock_counter_reg[16]_i_2_n_0\,
      CO(2) => \gt1_rx_cdrlock_counter_reg[16]_i_2_n_1\,
      CO(1) => \gt1_rx_cdrlock_counter_reg[16]_i_2_n_2\,
      CO(0) => \gt1_rx_cdrlock_counter_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gt1_rx_cdrlock_counter_reg[16]_i_2_n_4\,
      O(2) => \gt1_rx_cdrlock_counter_reg[16]_i_2_n_5\,
      O(1) => \gt1_rx_cdrlock_counter_reg[16]_i_2_n_6\,
      O(0) => \gt1_rx_cdrlock_counter_reg[16]_i_2_n_7\,
      S(3) => \gt1_rx_cdrlock_counter_reg_n_0_[16]\,
      S(2) => \gt1_rx_cdrlock_counter_reg_n_0_[15]\,
      S(1) => \gt1_rx_cdrlock_counter_reg_n_0_[14]\,
      S(0) => \gt1_rx_cdrlock_counter_reg_n_0_[13]\
    );
\gt1_rx_cdrlock_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt1_rx_cdrlock_counter(17),
      Q => \gt1_rx_cdrlock_counter_reg_n_0_[17]\,
      R => gt1_gtrxreset_i
    );
\gt1_rx_cdrlock_counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt1_rx_cdrlock_counter(18),
      Q => \gt1_rx_cdrlock_counter_reg_n_0_[18]\,
      R => gt1_gtrxreset_i
    );
\gt1_rx_cdrlock_counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt1_rx_cdrlock_counter(19),
      Q => \gt1_rx_cdrlock_counter_reg_n_0_[19]\,
      R => gt1_gtrxreset_i
    );
\gt1_rx_cdrlock_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt1_rx_cdrlock_counter(1),
      Q => \gt1_rx_cdrlock_counter_reg_n_0_[1]\,
      R => gt1_gtrxreset_i
    );
\gt1_rx_cdrlock_counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt1_rx_cdrlock_counter(20),
      Q => \gt1_rx_cdrlock_counter_reg_n_0_[20]\,
      R => gt1_gtrxreset_i
    );
\gt1_rx_cdrlock_counter_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt1_rx_cdrlock_counter_reg[16]_i_2_n_0\,
      CO(3) => \gt1_rx_cdrlock_counter_reg[20]_i_2_n_0\,
      CO(2) => \gt1_rx_cdrlock_counter_reg[20]_i_2_n_1\,
      CO(1) => \gt1_rx_cdrlock_counter_reg[20]_i_2_n_2\,
      CO(0) => \gt1_rx_cdrlock_counter_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gt1_rx_cdrlock_counter_reg[20]_i_2_n_4\,
      O(2) => \gt1_rx_cdrlock_counter_reg[20]_i_2_n_5\,
      O(1) => \gt1_rx_cdrlock_counter_reg[20]_i_2_n_6\,
      O(0) => \gt1_rx_cdrlock_counter_reg[20]_i_2_n_7\,
      S(3) => \gt1_rx_cdrlock_counter_reg_n_0_[20]\,
      S(2) => \gt1_rx_cdrlock_counter_reg_n_0_[19]\,
      S(1) => \gt1_rx_cdrlock_counter_reg_n_0_[18]\,
      S(0) => \gt1_rx_cdrlock_counter_reg_n_0_[17]\
    );
\gt1_rx_cdrlock_counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt1_rx_cdrlock_counter(21),
      Q => \gt1_rx_cdrlock_counter_reg_n_0_[21]\,
      R => gt1_gtrxreset_i
    );
\gt1_rx_cdrlock_counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt1_rx_cdrlock_counter(22),
      Q => \gt1_rx_cdrlock_counter_reg_n_0_[22]\,
      R => gt1_gtrxreset_i
    );
\gt1_rx_cdrlock_counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt1_rx_cdrlock_counter(23),
      Q => \gt1_rx_cdrlock_counter_reg_n_0_[23]\,
      R => gt1_gtrxreset_i
    );
\gt1_rx_cdrlock_counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt1_rx_cdrlock_counter(24),
      Q => \gt1_rx_cdrlock_counter_reg_n_0_[24]\,
      R => gt1_gtrxreset_i
    );
\gt1_rx_cdrlock_counter_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt1_rx_cdrlock_counter_reg[20]_i_2_n_0\,
      CO(3) => \gt1_rx_cdrlock_counter_reg[24]_i_2_n_0\,
      CO(2) => \gt1_rx_cdrlock_counter_reg[24]_i_2_n_1\,
      CO(1) => \gt1_rx_cdrlock_counter_reg[24]_i_2_n_2\,
      CO(0) => \gt1_rx_cdrlock_counter_reg[24]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gt1_rx_cdrlock_counter_reg[24]_i_2_n_4\,
      O(2) => \gt1_rx_cdrlock_counter_reg[24]_i_2_n_5\,
      O(1) => \gt1_rx_cdrlock_counter_reg[24]_i_2_n_6\,
      O(0) => \gt1_rx_cdrlock_counter_reg[24]_i_2_n_7\,
      S(3) => \gt1_rx_cdrlock_counter_reg_n_0_[24]\,
      S(2) => \gt1_rx_cdrlock_counter_reg_n_0_[23]\,
      S(1) => \gt1_rx_cdrlock_counter_reg_n_0_[22]\,
      S(0) => \gt1_rx_cdrlock_counter_reg_n_0_[21]\
    );
\gt1_rx_cdrlock_counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt1_rx_cdrlock_counter(25),
      Q => \gt1_rx_cdrlock_counter_reg_n_0_[25]\,
      R => gt1_gtrxreset_i
    );
\gt1_rx_cdrlock_counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt1_rx_cdrlock_counter(26),
      Q => \gt1_rx_cdrlock_counter_reg_n_0_[26]\,
      R => gt1_gtrxreset_i
    );
\gt1_rx_cdrlock_counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt1_rx_cdrlock_counter(27),
      Q => \gt1_rx_cdrlock_counter_reg_n_0_[27]\,
      R => gt1_gtrxreset_i
    );
\gt1_rx_cdrlock_counter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt1_rx_cdrlock_counter(28),
      Q => \gt1_rx_cdrlock_counter_reg_n_0_[28]\,
      R => gt1_gtrxreset_i
    );
\gt1_rx_cdrlock_counter_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt1_rx_cdrlock_counter_reg[24]_i_2_n_0\,
      CO(3) => \gt1_rx_cdrlock_counter_reg[28]_i_2_n_0\,
      CO(2) => \gt1_rx_cdrlock_counter_reg[28]_i_2_n_1\,
      CO(1) => \gt1_rx_cdrlock_counter_reg[28]_i_2_n_2\,
      CO(0) => \gt1_rx_cdrlock_counter_reg[28]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gt1_rx_cdrlock_counter_reg[28]_i_2_n_4\,
      O(2) => \gt1_rx_cdrlock_counter_reg[28]_i_2_n_5\,
      O(1) => \gt1_rx_cdrlock_counter_reg[28]_i_2_n_6\,
      O(0) => \gt1_rx_cdrlock_counter_reg[28]_i_2_n_7\,
      S(3) => \gt1_rx_cdrlock_counter_reg_n_0_[28]\,
      S(2) => \gt1_rx_cdrlock_counter_reg_n_0_[27]\,
      S(1) => \gt1_rx_cdrlock_counter_reg_n_0_[26]\,
      S(0) => \gt1_rx_cdrlock_counter_reg_n_0_[25]\
    );
\gt1_rx_cdrlock_counter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt1_rx_cdrlock_counter(29),
      Q => \gt1_rx_cdrlock_counter_reg_n_0_[29]\,
      R => gt1_gtrxreset_i
    );
\gt1_rx_cdrlock_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt1_rx_cdrlock_counter(2),
      Q => \gt1_rx_cdrlock_counter_reg_n_0_[2]\,
      R => gt1_gtrxreset_i
    );
\gt1_rx_cdrlock_counter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt1_rx_cdrlock_counter(30),
      Q => \gt1_rx_cdrlock_counter_reg_n_0_[30]\,
      R => gt1_gtrxreset_i
    );
\gt1_rx_cdrlock_counter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt1_rx_cdrlock_counter(31),
      Q => \gt1_rx_cdrlock_counter_reg_n_0_[31]\,
      R => gt1_gtrxreset_i
    );
\gt1_rx_cdrlock_counter_reg[31]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt1_rx_cdrlock_counter_reg[28]_i_2_n_0\,
      CO(3 downto 2) => \NLW_gt1_rx_cdrlock_counter_reg[31]_i_6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \gt1_rx_cdrlock_counter_reg[31]_i_6_n_2\,
      CO(0) => \gt1_rx_cdrlock_counter_reg[31]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_gt1_rx_cdrlock_counter_reg[31]_i_6_O_UNCONNECTED\(3),
      O(2) => \gt1_rx_cdrlock_counter_reg[31]_i_6_n_5\,
      O(1) => \gt1_rx_cdrlock_counter_reg[31]_i_6_n_6\,
      O(0) => \gt1_rx_cdrlock_counter_reg[31]_i_6_n_7\,
      S(3) => '0',
      S(2) => \gt1_rx_cdrlock_counter_reg_n_0_[31]\,
      S(1) => \gt1_rx_cdrlock_counter_reg_n_0_[30]\,
      S(0) => \gt1_rx_cdrlock_counter_reg_n_0_[29]\
    );
\gt1_rx_cdrlock_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt1_rx_cdrlock_counter(3),
      Q => \gt1_rx_cdrlock_counter_reg_n_0_[3]\,
      R => gt1_gtrxreset_i
    );
\gt1_rx_cdrlock_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt1_rx_cdrlock_counter(4),
      Q => \gt1_rx_cdrlock_counter_reg_n_0_[4]\,
      R => gt1_gtrxreset_i
    );
\gt1_rx_cdrlock_counter_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gt1_rx_cdrlock_counter_reg[4]_i_2_n_0\,
      CO(2) => \gt1_rx_cdrlock_counter_reg[4]_i_2_n_1\,
      CO(1) => \gt1_rx_cdrlock_counter_reg[4]_i_2_n_2\,
      CO(0) => \gt1_rx_cdrlock_counter_reg[4]_i_2_n_3\,
      CYINIT => \gt1_rx_cdrlock_counter_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3) => \gt1_rx_cdrlock_counter_reg[4]_i_2_n_4\,
      O(2) => \gt1_rx_cdrlock_counter_reg[4]_i_2_n_5\,
      O(1) => \gt1_rx_cdrlock_counter_reg[4]_i_2_n_6\,
      O(0) => \gt1_rx_cdrlock_counter_reg[4]_i_2_n_7\,
      S(3) => \gt1_rx_cdrlock_counter_reg_n_0_[4]\,
      S(2) => \gt1_rx_cdrlock_counter_reg_n_0_[3]\,
      S(1) => \gt1_rx_cdrlock_counter_reg_n_0_[2]\,
      S(0) => \gt1_rx_cdrlock_counter_reg_n_0_[1]\
    );
\gt1_rx_cdrlock_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt1_rx_cdrlock_counter(5),
      Q => \gt1_rx_cdrlock_counter_reg_n_0_[5]\,
      R => gt1_gtrxreset_i
    );
\gt1_rx_cdrlock_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt1_rx_cdrlock_counter(6),
      Q => \gt1_rx_cdrlock_counter_reg_n_0_[6]\,
      R => gt1_gtrxreset_i
    );
\gt1_rx_cdrlock_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt1_rx_cdrlock_counter(7),
      Q => \gt1_rx_cdrlock_counter_reg_n_0_[7]\,
      R => gt1_gtrxreset_i
    );
\gt1_rx_cdrlock_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt1_rx_cdrlock_counter(8),
      Q => \gt1_rx_cdrlock_counter_reg_n_0_[8]\,
      R => gt1_gtrxreset_i
    );
\gt1_rx_cdrlock_counter_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt1_rx_cdrlock_counter_reg[4]_i_2_n_0\,
      CO(3) => \gt1_rx_cdrlock_counter_reg[8]_i_2_n_0\,
      CO(2) => \gt1_rx_cdrlock_counter_reg[8]_i_2_n_1\,
      CO(1) => \gt1_rx_cdrlock_counter_reg[8]_i_2_n_2\,
      CO(0) => \gt1_rx_cdrlock_counter_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gt1_rx_cdrlock_counter_reg[8]_i_2_n_4\,
      O(2) => \gt1_rx_cdrlock_counter_reg[8]_i_2_n_5\,
      O(1) => \gt1_rx_cdrlock_counter_reg[8]_i_2_n_6\,
      O(0) => \gt1_rx_cdrlock_counter_reg[8]_i_2_n_7\,
      S(3) => \gt1_rx_cdrlock_counter_reg_n_0_[8]\,
      S(2) => \gt1_rx_cdrlock_counter_reg_n_0_[7]\,
      S(1) => \gt1_rx_cdrlock_counter_reg_n_0_[6]\,
      S(0) => \gt1_rx_cdrlock_counter_reg_n_0_[5]\
    );
\gt1_rx_cdrlock_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt1_rx_cdrlock_counter(9),
      Q => \gt1_rx_cdrlock_counter_reg_n_0_[9]\,
      R => gt1_gtrxreset_i
    );
gt1_rx_cdrlocked_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => gt1_rx_cdrlocked_reg_n_0,
      I1 => \gt1_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt1_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt1_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt1_rx_cdrlock_counter[31]_i_5_n_0\,
      O => gt1_rx_cdrlocked_i_1_n_0
    );
gt1_rx_cdrlocked_reg: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => '1',
      D => gt1_rx_cdrlocked_i_1_n_0,
      Q => gt1_rx_cdrlocked_reg_n_0,
      R => gt1_gtrxreset_i
    );
gt1_rxresetfsm_i: entity work.gtwizard_0_gtwizard_0_RX_STARTUP_FSM_0
     port map (
      \FSM_sequential_rx_state_reg[0]_0\ => gt1_rx_cdrlocked_reg_n_0,
      SR(0) => gt1_gtrxreset_i,
      dont_reset_on_data_error_in => dont_reset_on_data_error_in,
      gt1_cplllock_out => \^gt1_cplllock_out\,
      gt1_data_valid_in => gt1_data_valid_in,
      gt1_rx_fsm_reset_done_out => gt1_rx_fsm_reset_done_out,
      gt1_rxdfelfhold_i => gt1_rxdfelfhold_i,
      gt1_rxresetdone_out => \^gt1_rxresetdone_out\,
      gt1_rxuserrdy_i => gt1_rxuserrdy_i,
      gt1_rxusrclk_in => gt1_rxusrclk_in,
      soft_reset_rx_in => soft_reset_rx_in,
      sysclk_in => sysclk_in
    );
gt1_txresetfsm_i: entity work.gtwizard_0_gtwizard_0_TX_STARTUP_FSM_1
     port map (
      gt1_cplllock_out => \^gt1_cplllock_out\,
      gt1_cpllrefclklost_i => gt1_cpllrefclklost_i,
      gt1_cpllreset_i => gt1_cpllreset_i,
      gt1_gttxreset_i => gt1_gttxreset_i,
      gt1_tx_fsm_reset_done_out => gt1_tx_fsm_reset_done_out,
      gt1_txresetdone_out => \^gt1_txresetdone_out\,
      gt1_txuserrdy_i => gt1_txuserrdy_i,
      soft_reset_tx_in => soft_reset_tx_in,
      sysclk_in => sysclk_in
    );
\gt2_rx_cdrlock_counter[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFF"
    )
        port map (
      I0 => \gt2_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt2_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt2_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt2_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt2_rx_cdrlock_counter_reg_n_0_[0]\,
      O => \gt2_rx_cdrlock_counter[0]_i_1_n_0\
    );
\gt2_rx_cdrlock_counter[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => \gt2_rx_cdrlock_counter_reg[12]_i_2_n_6\,
      I1 => \gt2_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt2_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt2_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt2_rx_cdrlock_counter[31]_i_5_n_0\,
      O => gt2_rx_cdrlock_counter(10)
    );
\gt2_rx_cdrlock_counter[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => \gt2_rx_cdrlock_counter_reg[12]_i_2_n_5\,
      I1 => \gt2_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt2_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt2_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt2_rx_cdrlock_counter[31]_i_5_n_0\,
      O => gt2_rx_cdrlock_counter(11)
    );
\gt2_rx_cdrlock_counter[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => \gt2_rx_cdrlock_counter_reg[12]_i_2_n_4\,
      I1 => \gt2_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt2_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt2_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt2_rx_cdrlock_counter[31]_i_5_n_0\,
      O => gt2_rx_cdrlock_counter(12)
    );
\gt2_rx_cdrlock_counter[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt2_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt2_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt2_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt2_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt2_rx_cdrlock_counter_reg[16]_i_2_n_7\,
      O => gt2_rx_cdrlock_counter(13)
    );
\gt2_rx_cdrlock_counter[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt2_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt2_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt2_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt2_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt2_rx_cdrlock_counter_reg[16]_i_2_n_6\,
      O => gt2_rx_cdrlock_counter(14)
    );
\gt2_rx_cdrlock_counter[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt2_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt2_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt2_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt2_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt2_rx_cdrlock_counter_reg[16]_i_2_n_5\,
      O => gt2_rx_cdrlock_counter(15)
    );
\gt2_rx_cdrlock_counter[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt2_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt2_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt2_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt2_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt2_rx_cdrlock_counter_reg[16]_i_2_n_4\,
      O => gt2_rx_cdrlock_counter(16)
    );
\gt2_rx_cdrlock_counter[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt2_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt2_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt2_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt2_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt2_rx_cdrlock_counter_reg[20]_i_2_n_7\,
      O => gt2_rx_cdrlock_counter(17)
    );
\gt2_rx_cdrlock_counter[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt2_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt2_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt2_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt2_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt2_rx_cdrlock_counter_reg[20]_i_2_n_6\,
      O => gt2_rx_cdrlock_counter(18)
    );
\gt2_rx_cdrlock_counter[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt2_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt2_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt2_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt2_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt2_rx_cdrlock_counter_reg[20]_i_2_n_5\,
      O => gt2_rx_cdrlock_counter(19)
    );
\gt2_rx_cdrlock_counter[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt2_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt2_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt2_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt2_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt2_rx_cdrlock_counter_reg[4]_i_2_n_7\,
      O => gt2_rx_cdrlock_counter(1)
    );
\gt2_rx_cdrlock_counter[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt2_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt2_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt2_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt2_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt2_rx_cdrlock_counter_reg[20]_i_2_n_4\,
      O => gt2_rx_cdrlock_counter(20)
    );
\gt2_rx_cdrlock_counter[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt2_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt2_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt2_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt2_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt2_rx_cdrlock_counter_reg[24]_i_2_n_7\,
      O => gt2_rx_cdrlock_counter(21)
    );
\gt2_rx_cdrlock_counter[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt2_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt2_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt2_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt2_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt2_rx_cdrlock_counter_reg[24]_i_2_n_6\,
      O => gt2_rx_cdrlock_counter(22)
    );
\gt2_rx_cdrlock_counter[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt2_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt2_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt2_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt2_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt2_rx_cdrlock_counter_reg[24]_i_2_n_5\,
      O => gt2_rx_cdrlock_counter(23)
    );
\gt2_rx_cdrlock_counter[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt2_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt2_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt2_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt2_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt2_rx_cdrlock_counter_reg[24]_i_2_n_4\,
      O => gt2_rx_cdrlock_counter(24)
    );
\gt2_rx_cdrlock_counter[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt2_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt2_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt2_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt2_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt2_rx_cdrlock_counter_reg[28]_i_2_n_7\,
      O => gt2_rx_cdrlock_counter(25)
    );
\gt2_rx_cdrlock_counter[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt2_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt2_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt2_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt2_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt2_rx_cdrlock_counter_reg[28]_i_2_n_6\,
      O => gt2_rx_cdrlock_counter(26)
    );
\gt2_rx_cdrlock_counter[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt2_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt2_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt2_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt2_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt2_rx_cdrlock_counter_reg[28]_i_2_n_5\,
      O => gt2_rx_cdrlock_counter(27)
    );
\gt2_rx_cdrlock_counter[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt2_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt2_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt2_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt2_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt2_rx_cdrlock_counter_reg[28]_i_2_n_4\,
      O => gt2_rx_cdrlock_counter(28)
    );
\gt2_rx_cdrlock_counter[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt2_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt2_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt2_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt2_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt2_rx_cdrlock_counter_reg[31]_i_6_n_7\,
      O => gt2_rx_cdrlock_counter(29)
    );
\gt2_rx_cdrlock_counter[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => \gt2_rx_cdrlock_counter_reg[4]_i_2_n_6\,
      I1 => \gt2_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt2_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt2_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt2_rx_cdrlock_counter[31]_i_5_n_0\,
      O => gt2_rx_cdrlock_counter(2)
    );
\gt2_rx_cdrlock_counter[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt2_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt2_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt2_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt2_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt2_rx_cdrlock_counter_reg[31]_i_6_n_6\,
      O => gt2_rx_cdrlock_counter(30)
    );
\gt2_rx_cdrlock_counter[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt2_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt2_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt2_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt2_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt2_rx_cdrlock_counter_reg[31]_i_6_n_5\,
      O => gt2_rx_cdrlock_counter(31)
    );
\gt2_rx_cdrlock_counter[31]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \gt2_rx_cdrlock_counter_reg_n_0_[12]\,
      I1 => \gt2_rx_cdrlock_counter_reg_n_0_[13]\,
      I2 => \gt2_rx_cdrlock_counter_reg_n_0_[15]\,
      I3 => \gt2_rx_cdrlock_counter_reg_n_0_[14]\,
      O => \gt2_rx_cdrlock_counter[31]_i_10_n_0\
    );
\gt2_rx_cdrlock_counter[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \gt2_rx_cdrlock_counter_reg_n_0_[18]\,
      I1 => \gt2_rx_cdrlock_counter_reg_n_0_[19]\,
      I2 => \gt2_rx_cdrlock_counter_reg_n_0_[16]\,
      I3 => \gt2_rx_cdrlock_counter_reg_n_0_[17]\,
      I4 => \gt2_rx_cdrlock_counter[31]_i_7_n_0\,
      O => \gt2_rx_cdrlock_counter[31]_i_2_n_0\
    );
\gt2_rx_cdrlock_counter[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \gt2_rx_cdrlock_counter_reg_n_0_[26]\,
      I1 => \gt2_rx_cdrlock_counter_reg_n_0_[27]\,
      I2 => \gt2_rx_cdrlock_counter_reg_n_0_[24]\,
      I3 => \gt2_rx_cdrlock_counter_reg_n_0_[25]\,
      I4 => \gt2_rx_cdrlock_counter[31]_i_8_n_0\,
      O => \gt2_rx_cdrlock_counter[31]_i_3_n_0\
    );
\gt2_rx_cdrlock_counter[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => \gt2_rx_cdrlock_counter_reg_n_0_[3]\,
      I1 => \gt2_rx_cdrlock_counter_reg_n_0_[2]\,
      I2 => \gt2_rx_cdrlock_counter_reg_n_0_[1]\,
      I3 => \gt2_rx_cdrlock_counter_reg_n_0_[0]\,
      I4 => \gt2_rx_cdrlock_counter[31]_i_9_n_0\,
      O => \gt2_rx_cdrlock_counter[31]_i_4_n_0\
    );
\gt2_rx_cdrlock_counter[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF7FF"
    )
        port map (
      I0 => \gt2_rx_cdrlock_counter_reg_n_0_[10]\,
      I1 => \gt2_rx_cdrlock_counter_reg_n_0_[11]\,
      I2 => \gt2_rx_cdrlock_counter_reg_n_0_[8]\,
      I3 => \gt2_rx_cdrlock_counter_reg_n_0_[9]\,
      I4 => \gt2_rx_cdrlock_counter[31]_i_10_n_0\,
      O => \gt2_rx_cdrlock_counter[31]_i_5_n_0\
    );
\gt2_rx_cdrlock_counter[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gt2_rx_cdrlock_counter_reg_n_0_[21]\,
      I1 => \gt2_rx_cdrlock_counter_reg_n_0_[20]\,
      I2 => \gt2_rx_cdrlock_counter_reg_n_0_[23]\,
      I3 => \gt2_rx_cdrlock_counter_reg_n_0_[22]\,
      O => \gt2_rx_cdrlock_counter[31]_i_7_n_0\
    );
\gt2_rx_cdrlock_counter[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gt2_rx_cdrlock_counter_reg_n_0_[29]\,
      I1 => \gt2_rx_cdrlock_counter_reg_n_0_[28]\,
      I2 => \gt2_rx_cdrlock_counter_reg_n_0_[31]\,
      I3 => \gt2_rx_cdrlock_counter_reg_n_0_[30]\,
      O => \gt2_rx_cdrlock_counter[31]_i_8_n_0\
    );
\gt2_rx_cdrlock_counter[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \gt2_rx_cdrlock_counter_reg_n_0_[5]\,
      I1 => \gt2_rx_cdrlock_counter_reg_n_0_[4]\,
      I2 => \gt2_rx_cdrlock_counter_reg_n_0_[7]\,
      I3 => \gt2_rx_cdrlock_counter_reg_n_0_[6]\,
      O => \gt2_rx_cdrlock_counter[31]_i_9_n_0\
    );
\gt2_rx_cdrlock_counter[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt2_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt2_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt2_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt2_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt2_rx_cdrlock_counter_reg[4]_i_2_n_5\,
      O => gt2_rx_cdrlock_counter(3)
    );
\gt2_rx_cdrlock_counter[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt2_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt2_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt2_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt2_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt2_rx_cdrlock_counter_reg[4]_i_2_n_4\,
      O => gt2_rx_cdrlock_counter(4)
    );
\gt2_rx_cdrlock_counter[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt2_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt2_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt2_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt2_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt2_rx_cdrlock_counter_reg[8]_i_2_n_7\,
      O => gt2_rx_cdrlock_counter(5)
    );
\gt2_rx_cdrlock_counter[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt2_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt2_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt2_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt2_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt2_rx_cdrlock_counter_reg[8]_i_2_n_6\,
      O => gt2_rx_cdrlock_counter(6)
    );
\gt2_rx_cdrlock_counter[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => \gt2_rx_cdrlock_counter_reg[8]_i_2_n_5\,
      I1 => \gt2_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt2_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt2_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt2_rx_cdrlock_counter[31]_i_5_n_0\,
      O => gt2_rx_cdrlock_counter(7)
    );
\gt2_rx_cdrlock_counter[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt2_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt2_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt2_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt2_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt2_rx_cdrlock_counter_reg[8]_i_2_n_4\,
      O => gt2_rx_cdrlock_counter(8)
    );
\gt2_rx_cdrlock_counter[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => \gt2_rx_cdrlock_counter_reg[12]_i_2_n_7\,
      I1 => \gt2_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt2_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt2_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt2_rx_cdrlock_counter[31]_i_5_n_0\,
      O => gt2_rx_cdrlock_counter(9)
    );
\gt2_rx_cdrlock_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \gt2_rx_cdrlock_counter[0]_i_1_n_0\,
      Q => \gt2_rx_cdrlock_counter_reg_n_0_[0]\,
      R => gt2_gtrxreset_i
    );
\gt2_rx_cdrlock_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt2_rx_cdrlock_counter(10),
      Q => \gt2_rx_cdrlock_counter_reg_n_0_[10]\,
      R => gt2_gtrxreset_i
    );
\gt2_rx_cdrlock_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt2_rx_cdrlock_counter(11),
      Q => \gt2_rx_cdrlock_counter_reg_n_0_[11]\,
      R => gt2_gtrxreset_i
    );
\gt2_rx_cdrlock_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt2_rx_cdrlock_counter(12),
      Q => \gt2_rx_cdrlock_counter_reg_n_0_[12]\,
      R => gt2_gtrxreset_i
    );
\gt2_rx_cdrlock_counter_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt2_rx_cdrlock_counter_reg[8]_i_2_n_0\,
      CO(3) => \gt2_rx_cdrlock_counter_reg[12]_i_2_n_0\,
      CO(2) => \gt2_rx_cdrlock_counter_reg[12]_i_2_n_1\,
      CO(1) => \gt2_rx_cdrlock_counter_reg[12]_i_2_n_2\,
      CO(0) => \gt2_rx_cdrlock_counter_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gt2_rx_cdrlock_counter_reg[12]_i_2_n_4\,
      O(2) => \gt2_rx_cdrlock_counter_reg[12]_i_2_n_5\,
      O(1) => \gt2_rx_cdrlock_counter_reg[12]_i_2_n_6\,
      O(0) => \gt2_rx_cdrlock_counter_reg[12]_i_2_n_7\,
      S(3) => \gt2_rx_cdrlock_counter_reg_n_0_[12]\,
      S(2) => \gt2_rx_cdrlock_counter_reg_n_0_[11]\,
      S(1) => \gt2_rx_cdrlock_counter_reg_n_0_[10]\,
      S(0) => \gt2_rx_cdrlock_counter_reg_n_0_[9]\
    );
\gt2_rx_cdrlock_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt2_rx_cdrlock_counter(13),
      Q => \gt2_rx_cdrlock_counter_reg_n_0_[13]\,
      R => gt2_gtrxreset_i
    );
\gt2_rx_cdrlock_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt2_rx_cdrlock_counter(14),
      Q => \gt2_rx_cdrlock_counter_reg_n_0_[14]\,
      R => gt2_gtrxreset_i
    );
\gt2_rx_cdrlock_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt2_rx_cdrlock_counter(15),
      Q => \gt2_rx_cdrlock_counter_reg_n_0_[15]\,
      R => gt2_gtrxreset_i
    );
\gt2_rx_cdrlock_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt2_rx_cdrlock_counter(16),
      Q => \gt2_rx_cdrlock_counter_reg_n_0_[16]\,
      R => gt2_gtrxreset_i
    );
\gt2_rx_cdrlock_counter_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt2_rx_cdrlock_counter_reg[12]_i_2_n_0\,
      CO(3) => \gt2_rx_cdrlock_counter_reg[16]_i_2_n_0\,
      CO(2) => \gt2_rx_cdrlock_counter_reg[16]_i_2_n_1\,
      CO(1) => \gt2_rx_cdrlock_counter_reg[16]_i_2_n_2\,
      CO(0) => \gt2_rx_cdrlock_counter_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gt2_rx_cdrlock_counter_reg[16]_i_2_n_4\,
      O(2) => \gt2_rx_cdrlock_counter_reg[16]_i_2_n_5\,
      O(1) => \gt2_rx_cdrlock_counter_reg[16]_i_2_n_6\,
      O(0) => \gt2_rx_cdrlock_counter_reg[16]_i_2_n_7\,
      S(3) => \gt2_rx_cdrlock_counter_reg_n_0_[16]\,
      S(2) => \gt2_rx_cdrlock_counter_reg_n_0_[15]\,
      S(1) => \gt2_rx_cdrlock_counter_reg_n_0_[14]\,
      S(0) => \gt2_rx_cdrlock_counter_reg_n_0_[13]\
    );
\gt2_rx_cdrlock_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt2_rx_cdrlock_counter(17),
      Q => \gt2_rx_cdrlock_counter_reg_n_0_[17]\,
      R => gt2_gtrxreset_i
    );
\gt2_rx_cdrlock_counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt2_rx_cdrlock_counter(18),
      Q => \gt2_rx_cdrlock_counter_reg_n_0_[18]\,
      R => gt2_gtrxreset_i
    );
\gt2_rx_cdrlock_counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt2_rx_cdrlock_counter(19),
      Q => \gt2_rx_cdrlock_counter_reg_n_0_[19]\,
      R => gt2_gtrxreset_i
    );
\gt2_rx_cdrlock_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt2_rx_cdrlock_counter(1),
      Q => \gt2_rx_cdrlock_counter_reg_n_0_[1]\,
      R => gt2_gtrxreset_i
    );
\gt2_rx_cdrlock_counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt2_rx_cdrlock_counter(20),
      Q => \gt2_rx_cdrlock_counter_reg_n_0_[20]\,
      R => gt2_gtrxreset_i
    );
\gt2_rx_cdrlock_counter_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt2_rx_cdrlock_counter_reg[16]_i_2_n_0\,
      CO(3) => \gt2_rx_cdrlock_counter_reg[20]_i_2_n_0\,
      CO(2) => \gt2_rx_cdrlock_counter_reg[20]_i_2_n_1\,
      CO(1) => \gt2_rx_cdrlock_counter_reg[20]_i_2_n_2\,
      CO(0) => \gt2_rx_cdrlock_counter_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gt2_rx_cdrlock_counter_reg[20]_i_2_n_4\,
      O(2) => \gt2_rx_cdrlock_counter_reg[20]_i_2_n_5\,
      O(1) => \gt2_rx_cdrlock_counter_reg[20]_i_2_n_6\,
      O(0) => \gt2_rx_cdrlock_counter_reg[20]_i_2_n_7\,
      S(3) => \gt2_rx_cdrlock_counter_reg_n_0_[20]\,
      S(2) => \gt2_rx_cdrlock_counter_reg_n_0_[19]\,
      S(1) => \gt2_rx_cdrlock_counter_reg_n_0_[18]\,
      S(0) => \gt2_rx_cdrlock_counter_reg_n_0_[17]\
    );
\gt2_rx_cdrlock_counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt2_rx_cdrlock_counter(21),
      Q => \gt2_rx_cdrlock_counter_reg_n_0_[21]\,
      R => gt2_gtrxreset_i
    );
\gt2_rx_cdrlock_counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt2_rx_cdrlock_counter(22),
      Q => \gt2_rx_cdrlock_counter_reg_n_0_[22]\,
      R => gt2_gtrxreset_i
    );
\gt2_rx_cdrlock_counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt2_rx_cdrlock_counter(23),
      Q => \gt2_rx_cdrlock_counter_reg_n_0_[23]\,
      R => gt2_gtrxreset_i
    );
\gt2_rx_cdrlock_counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt2_rx_cdrlock_counter(24),
      Q => \gt2_rx_cdrlock_counter_reg_n_0_[24]\,
      R => gt2_gtrxreset_i
    );
\gt2_rx_cdrlock_counter_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt2_rx_cdrlock_counter_reg[20]_i_2_n_0\,
      CO(3) => \gt2_rx_cdrlock_counter_reg[24]_i_2_n_0\,
      CO(2) => \gt2_rx_cdrlock_counter_reg[24]_i_2_n_1\,
      CO(1) => \gt2_rx_cdrlock_counter_reg[24]_i_2_n_2\,
      CO(0) => \gt2_rx_cdrlock_counter_reg[24]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gt2_rx_cdrlock_counter_reg[24]_i_2_n_4\,
      O(2) => \gt2_rx_cdrlock_counter_reg[24]_i_2_n_5\,
      O(1) => \gt2_rx_cdrlock_counter_reg[24]_i_2_n_6\,
      O(0) => \gt2_rx_cdrlock_counter_reg[24]_i_2_n_7\,
      S(3) => \gt2_rx_cdrlock_counter_reg_n_0_[24]\,
      S(2) => \gt2_rx_cdrlock_counter_reg_n_0_[23]\,
      S(1) => \gt2_rx_cdrlock_counter_reg_n_0_[22]\,
      S(0) => \gt2_rx_cdrlock_counter_reg_n_0_[21]\
    );
\gt2_rx_cdrlock_counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt2_rx_cdrlock_counter(25),
      Q => \gt2_rx_cdrlock_counter_reg_n_0_[25]\,
      R => gt2_gtrxreset_i
    );
\gt2_rx_cdrlock_counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt2_rx_cdrlock_counter(26),
      Q => \gt2_rx_cdrlock_counter_reg_n_0_[26]\,
      R => gt2_gtrxreset_i
    );
\gt2_rx_cdrlock_counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt2_rx_cdrlock_counter(27),
      Q => \gt2_rx_cdrlock_counter_reg_n_0_[27]\,
      R => gt2_gtrxreset_i
    );
\gt2_rx_cdrlock_counter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt2_rx_cdrlock_counter(28),
      Q => \gt2_rx_cdrlock_counter_reg_n_0_[28]\,
      R => gt2_gtrxreset_i
    );
\gt2_rx_cdrlock_counter_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt2_rx_cdrlock_counter_reg[24]_i_2_n_0\,
      CO(3) => \gt2_rx_cdrlock_counter_reg[28]_i_2_n_0\,
      CO(2) => \gt2_rx_cdrlock_counter_reg[28]_i_2_n_1\,
      CO(1) => \gt2_rx_cdrlock_counter_reg[28]_i_2_n_2\,
      CO(0) => \gt2_rx_cdrlock_counter_reg[28]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gt2_rx_cdrlock_counter_reg[28]_i_2_n_4\,
      O(2) => \gt2_rx_cdrlock_counter_reg[28]_i_2_n_5\,
      O(1) => \gt2_rx_cdrlock_counter_reg[28]_i_2_n_6\,
      O(0) => \gt2_rx_cdrlock_counter_reg[28]_i_2_n_7\,
      S(3) => \gt2_rx_cdrlock_counter_reg_n_0_[28]\,
      S(2) => \gt2_rx_cdrlock_counter_reg_n_0_[27]\,
      S(1) => \gt2_rx_cdrlock_counter_reg_n_0_[26]\,
      S(0) => \gt2_rx_cdrlock_counter_reg_n_0_[25]\
    );
\gt2_rx_cdrlock_counter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt2_rx_cdrlock_counter(29),
      Q => \gt2_rx_cdrlock_counter_reg_n_0_[29]\,
      R => gt2_gtrxreset_i
    );
\gt2_rx_cdrlock_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt2_rx_cdrlock_counter(2),
      Q => \gt2_rx_cdrlock_counter_reg_n_0_[2]\,
      R => gt2_gtrxreset_i
    );
\gt2_rx_cdrlock_counter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt2_rx_cdrlock_counter(30),
      Q => \gt2_rx_cdrlock_counter_reg_n_0_[30]\,
      R => gt2_gtrxreset_i
    );
\gt2_rx_cdrlock_counter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt2_rx_cdrlock_counter(31),
      Q => \gt2_rx_cdrlock_counter_reg_n_0_[31]\,
      R => gt2_gtrxreset_i
    );
\gt2_rx_cdrlock_counter_reg[31]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt2_rx_cdrlock_counter_reg[28]_i_2_n_0\,
      CO(3 downto 2) => \NLW_gt2_rx_cdrlock_counter_reg[31]_i_6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \gt2_rx_cdrlock_counter_reg[31]_i_6_n_2\,
      CO(0) => \gt2_rx_cdrlock_counter_reg[31]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_gt2_rx_cdrlock_counter_reg[31]_i_6_O_UNCONNECTED\(3),
      O(2) => \gt2_rx_cdrlock_counter_reg[31]_i_6_n_5\,
      O(1) => \gt2_rx_cdrlock_counter_reg[31]_i_6_n_6\,
      O(0) => \gt2_rx_cdrlock_counter_reg[31]_i_6_n_7\,
      S(3) => '0',
      S(2) => \gt2_rx_cdrlock_counter_reg_n_0_[31]\,
      S(1) => \gt2_rx_cdrlock_counter_reg_n_0_[30]\,
      S(0) => \gt2_rx_cdrlock_counter_reg_n_0_[29]\
    );
\gt2_rx_cdrlock_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt2_rx_cdrlock_counter(3),
      Q => \gt2_rx_cdrlock_counter_reg_n_0_[3]\,
      R => gt2_gtrxreset_i
    );
\gt2_rx_cdrlock_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt2_rx_cdrlock_counter(4),
      Q => \gt2_rx_cdrlock_counter_reg_n_0_[4]\,
      R => gt2_gtrxreset_i
    );
\gt2_rx_cdrlock_counter_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gt2_rx_cdrlock_counter_reg[4]_i_2_n_0\,
      CO(2) => \gt2_rx_cdrlock_counter_reg[4]_i_2_n_1\,
      CO(1) => \gt2_rx_cdrlock_counter_reg[4]_i_2_n_2\,
      CO(0) => \gt2_rx_cdrlock_counter_reg[4]_i_2_n_3\,
      CYINIT => \gt2_rx_cdrlock_counter_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3) => \gt2_rx_cdrlock_counter_reg[4]_i_2_n_4\,
      O(2) => \gt2_rx_cdrlock_counter_reg[4]_i_2_n_5\,
      O(1) => \gt2_rx_cdrlock_counter_reg[4]_i_2_n_6\,
      O(0) => \gt2_rx_cdrlock_counter_reg[4]_i_2_n_7\,
      S(3) => \gt2_rx_cdrlock_counter_reg_n_0_[4]\,
      S(2) => \gt2_rx_cdrlock_counter_reg_n_0_[3]\,
      S(1) => \gt2_rx_cdrlock_counter_reg_n_0_[2]\,
      S(0) => \gt2_rx_cdrlock_counter_reg_n_0_[1]\
    );
\gt2_rx_cdrlock_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt2_rx_cdrlock_counter(5),
      Q => \gt2_rx_cdrlock_counter_reg_n_0_[5]\,
      R => gt2_gtrxreset_i
    );
\gt2_rx_cdrlock_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt2_rx_cdrlock_counter(6),
      Q => \gt2_rx_cdrlock_counter_reg_n_0_[6]\,
      R => gt2_gtrxreset_i
    );
\gt2_rx_cdrlock_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt2_rx_cdrlock_counter(7),
      Q => \gt2_rx_cdrlock_counter_reg_n_0_[7]\,
      R => gt2_gtrxreset_i
    );
\gt2_rx_cdrlock_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt2_rx_cdrlock_counter(8),
      Q => \gt2_rx_cdrlock_counter_reg_n_0_[8]\,
      R => gt2_gtrxreset_i
    );
\gt2_rx_cdrlock_counter_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt2_rx_cdrlock_counter_reg[4]_i_2_n_0\,
      CO(3) => \gt2_rx_cdrlock_counter_reg[8]_i_2_n_0\,
      CO(2) => \gt2_rx_cdrlock_counter_reg[8]_i_2_n_1\,
      CO(1) => \gt2_rx_cdrlock_counter_reg[8]_i_2_n_2\,
      CO(0) => \gt2_rx_cdrlock_counter_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gt2_rx_cdrlock_counter_reg[8]_i_2_n_4\,
      O(2) => \gt2_rx_cdrlock_counter_reg[8]_i_2_n_5\,
      O(1) => \gt2_rx_cdrlock_counter_reg[8]_i_2_n_6\,
      O(0) => \gt2_rx_cdrlock_counter_reg[8]_i_2_n_7\,
      S(3) => \gt2_rx_cdrlock_counter_reg_n_0_[8]\,
      S(2) => \gt2_rx_cdrlock_counter_reg_n_0_[7]\,
      S(1) => \gt2_rx_cdrlock_counter_reg_n_0_[6]\,
      S(0) => \gt2_rx_cdrlock_counter_reg_n_0_[5]\
    );
\gt2_rx_cdrlock_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt2_rx_cdrlock_counter(9),
      Q => \gt2_rx_cdrlock_counter_reg_n_0_[9]\,
      R => gt2_gtrxreset_i
    );
gt2_rx_cdrlocked_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => gt2_rx_cdrlocked_reg_n_0,
      I1 => \gt2_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt2_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt2_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt2_rx_cdrlock_counter[31]_i_5_n_0\,
      O => gt2_rx_cdrlocked_i_1_n_0
    );
gt2_rx_cdrlocked_reg: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => '1',
      D => gt2_rx_cdrlocked_i_1_n_0,
      Q => gt2_rx_cdrlocked_reg_n_0,
      R => gt2_gtrxreset_i
    );
gt2_rxresetfsm_i: entity work.gtwizard_0_gtwizard_0_RX_STARTUP_FSM_2
     port map (
      SR(0) => gt2_gtrxreset_i,
      dont_reset_on_data_error_in => dont_reset_on_data_error_in,
      gt2_cplllock_out => \^gt2_cplllock_out\,
      gt2_data_valid_in => gt2_data_valid_in,
      gt2_rx_fsm_reset_done_out => gt2_rx_fsm_reset_done_out,
      gt2_rxdfelfhold_i => gt2_rxdfelfhold_i,
      gt2_rxresetdone_out => \^gt2_rxresetdone_out\,
      gt2_rxuserrdy_i => gt2_rxuserrdy_i,
      gt2_rxusrclk_in => gt2_rxusrclk_in,
      reset_time_out_reg_0 => gt2_rx_cdrlocked_reg_n_0,
      soft_reset_rx_in => soft_reset_rx_in,
      sysclk_in => sysclk_in
    );
gt2_txresetfsm_i: entity work.gtwizard_0_gtwizard_0_TX_STARTUP_FSM_3
     port map (
      gt2_cplllock_out => \^gt2_cplllock_out\,
      gt2_cpllrefclklost_i => gt2_cpllrefclklost_i,
      gt2_cpllreset_i => gt2_cpllreset_i,
      gt2_gttxreset_i => gt2_gttxreset_i,
      gt2_tx_fsm_reset_done_out => gt2_tx_fsm_reset_done_out,
      gt2_txresetdone_out => \^gt2_txresetdone_out\,
      gt2_txuserrdy_i => gt2_txuserrdy_i,
      soft_reset_tx_in => soft_reset_tx_in,
      sysclk_in => sysclk_in
    );
\gt3_rx_cdrlock_counter[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFF"
    )
        port map (
      I0 => \gt3_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt3_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt3_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt3_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt3_rx_cdrlock_counter_reg_n_0_[0]\,
      O => \gt3_rx_cdrlock_counter[0]_i_1_n_0\
    );
\gt3_rx_cdrlock_counter[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => \gt3_rx_cdrlock_counter_reg[12]_i_2_n_6\,
      I1 => \gt3_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt3_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt3_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt3_rx_cdrlock_counter[31]_i_5_n_0\,
      O => gt3_rx_cdrlock_counter(10)
    );
\gt3_rx_cdrlock_counter[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => \gt3_rx_cdrlock_counter_reg[12]_i_2_n_5\,
      I1 => \gt3_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt3_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt3_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt3_rx_cdrlock_counter[31]_i_5_n_0\,
      O => gt3_rx_cdrlock_counter(11)
    );
\gt3_rx_cdrlock_counter[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => \gt3_rx_cdrlock_counter_reg[12]_i_2_n_4\,
      I1 => \gt3_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt3_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt3_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt3_rx_cdrlock_counter[31]_i_5_n_0\,
      O => gt3_rx_cdrlock_counter(12)
    );
\gt3_rx_cdrlock_counter[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt3_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt3_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt3_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt3_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt3_rx_cdrlock_counter_reg[16]_i_2_n_7\,
      O => gt3_rx_cdrlock_counter(13)
    );
\gt3_rx_cdrlock_counter[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt3_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt3_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt3_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt3_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt3_rx_cdrlock_counter_reg[16]_i_2_n_6\,
      O => gt3_rx_cdrlock_counter(14)
    );
\gt3_rx_cdrlock_counter[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt3_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt3_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt3_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt3_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt3_rx_cdrlock_counter_reg[16]_i_2_n_5\,
      O => gt3_rx_cdrlock_counter(15)
    );
\gt3_rx_cdrlock_counter[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt3_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt3_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt3_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt3_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt3_rx_cdrlock_counter_reg[16]_i_2_n_4\,
      O => gt3_rx_cdrlock_counter(16)
    );
\gt3_rx_cdrlock_counter[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt3_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt3_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt3_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt3_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt3_rx_cdrlock_counter_reg[20]_i_2_n_7\,
      O => gt3_rx_cdrlock_counter(17)
    );
\gt3_rx_cdrlock_counter[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt3_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt3_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt3_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt3_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt3_rx_cdrlock_counter_reg[20]_i_2_n_6\,
      O => gt3_rx_cdrlock_counter(18)
    );
\gt3_rx_cdrlock_counter[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt3_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt3_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt3_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt3_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt3_rx_cdrlock_counter_reg[20]_i_2_n_5\,
      O => gt3_rx_cdrlock_counter(19)
    );
\gt3_rx_cdrlock_counter[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt3_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt3_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt3_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt3_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt3_rx_cdrlock_counter_reg[4]_i_2_n_7\,
      O => gt3_rx_cdrlock_counter(1)
    );
\gt3_rx_cdrlock_counter[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt3_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt3_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt3_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt3_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt3_rx_cdrlock_counter_reg[20]_i_2_n_4\,
      O => gt3_rx_cdrlock_counter(20)
    );
\gt3_rx_cdrlock_counter[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt3_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt3_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt3_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt3_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt3_rx_cdrlock_counter_reg[24]_i_2_n_7\,
      O => gt3_rx_cdrlock_counter(21)
    );
\gt3_rx_cdrlock_counter[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt3_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt3_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt3_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt3_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt3_rx_cdrlock_counter_reg[24]_i_2_n_6\,
      O => gt3_rx_cdrlock_counter(22)
    );
\gt3_rx_cdrlock_counter[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt3_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt3_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt3_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt3_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt3_rx_cdrlock_counter_reg[24]_i_2_n_5\,
      O => gt3_rx_cdrlock_counter(23)
    );
\gt3_rx_cdrlock_counter[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt3_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt3_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt3_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt3_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt3_rx_cdrlock_counter_reg[24]_i_2_n_4\,
      O => gt3_rx_cdrlock_counter(24)
    );
\gt3_rx_cdrlock_counter[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt3_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt3_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt3_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt3_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt3_rx_cdrlock_counter_reg[28]_i_2_n_7\,
      O => gt3_rx_cdrlock_counter(25)
    );
\gt3_rx_cdrlock_counter[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt3_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt3_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt3_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt3_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt3_rx_cdrlock_counter_reg[28]_i_2_n_6\,
      O => gt3_rx_cdrlock_counter(26)
    );
\gt3_rx_cdrlock_counter[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt3_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt3_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt3_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt3_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt3_rx_cdrlock_counter_reg[28]_i_2_n_5\,
      O => gt3_rx_cdrlock_counter(27)
    );
\gt3_rx_cdrlock_counter[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt3_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt3_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt3_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt3_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt3_rx_cdrlock_counter_reg[28]_i_2_n_4\,
      O => gt3_rx_cdrlock_counter(28)
    );
\gt3_rx_cdrlock_counter[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt3_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt3_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt3_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt3_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt3_rx_cdrlock_counter_reg[31]_i_6_n_7\,
      O => gt3_rx_cdrlock_counter(29)
    );
\gt3_rx_cdrlock_counter[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => \gt3_rx_cdrlock_counter_reg[4]_i_2_n_6\,
      I1 => \gt3_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt3_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt3_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt3_rx_cdrlock_counter[31]_i_5_n_0\,
      O => gt3_rx_cdrlock_counter(2)
    );
\gt3_rx_cdrlock_counter[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt3_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt3_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt3_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt3_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt3_rx_cdrlock_counter_reg[31]_i_6_n_6\,
      O => gt3_rx_cdrlock_counter(30)
    );
\gt3_rx_cdrlock_counter[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt3_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt3_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt3_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt3_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt3_rx_cdrlock_counter_reg[31]_i_6_n_5\,
      O => gt3_rx_cdrlock_counter(31)
    );
\gt3_rx_cdrlock_counter[31]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \gt3_rx_cdrlock_counter_reg_n_0_[12]\,
      I1 => \gt3_rx_cdrlock_counter_reg_n_0_[13]\,
      I2 => \gt3_rx_cdrlock_counter_reg_n_0_[15]\,
      I3 => \gt3_rx_cdrlock_counter_reg_n_0_[14]\,
      O => \gt3_rx_cdrlock_counter[31]_i_10_n_0\
    );
\gt3_rx_cdrlock_counter[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \gt3_rx_cdrlock_counter_reg_n_0_[18]\,
      I1 => \gt3_rx_cdrlock_counter_reg_n_0_[19]\,
      I2 => \gt3_rx_cdrlock_counter_reg_n_0_[16]\,
      I3 => \gt3_rx_cdrlock_counter_reg_n_0_[17]\,
      I4 => \gt3_rx_cdrlock_counter[31]_i_7_n_0\,
      O => \gt3_rx_cdrlock_counter[31]_i_2_n_0\
    );
\gt3_rx_cdrlock_counter[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \gt3_rx_cdrlock_counter_reg_n_0_[26]\,
      I1 => \gt3_rx_cdrlock_counter_reg_n_0_[27]\,
      I2 => \gt3_rx_cdrlock_counter_reg_n_0_[24]\,
      I3 => \gt3_rx_cdrlock_counter_reg_n_0_[25]\,
      I4 => \gt3_rx_cdrlock_counter[31]_i_8_n_0\,
      O => \gt3_rx_cdrlock_counter[31]_i_3_n_0\
    );
\gt3_rx_cdrlock_counter[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => \gt3_rx_cdrlock_counter_reg_n_0_[3]\,
      I1 => \gt3_rx_cdrlock_counter_reg_n_0_[2]\,
      I2 => \gt3_rx_cdrlock_counter_reg_n_0_[1]\,
      I3 => \gt3_rx_cdrlock_counter_reg_n_0_[0]\,
      I4 => \gt3_rx_cdrlock_counter[31]_i_9_n_0\,
      O => \gt3_rx_cdrlock_counter[31]_i_4_n_0\
    );
\gt3_rx_cdrlock_counter[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF7FF"
    )
        port map (
      I0 => \gt3_rx_cdrlock_counter_reg_n_0_[10]\,
      I1 => \gt3_rx_cdrlock_counter_reg_n_0_[11]\,
      I2 => \gt3_rx_cdrlock_counter_reg_n_0_[8]\,
      I3 => \gt3_rx_cdrlock_counter_reg_n_0_[9]\,
      I4 => \gt3_rx_cdrlock_counter[31]_i_10_n_0\,
      O => \gt3_rx_cdrlock_counter[31]_i_5_n_0\
    );
\gt3_rx_cdrlock_counter[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gt3_rx_cdrlock_counter_reg_n_0_[21]\,
      I1 => \gt3_rx_cdrlock_counter_reg_n_0_[20]\,
      I2 => \gt3_rx_cdrlock_counter_reg_n_0_[23]\,
      I3 => \gt3_rx_cdrlock_counter_reg_n_0_[22]\,
      O => \gt3_rx_cdrlock_counter[31]_i_7_n_0\
    );
\gt3_rx_cdrlock_counter[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gt3_rx_cdrlock_counter_reg_n_0_[29]\,
      I1 => \gt3_rx_cdrlock_counter_reg_n_0_[28]\,
      I2 => \gt3_rx_cdrlock_counter_reg_n_0_[31]\,
      I3 => \gt3_rx_cdrlock_counter_reg_n_0_[30]\,
      O => \gt3_rx_cdrlock_counter[31]_i_8_n_0\
    );
\gt3_rx_cdrlock_counter[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \gt3_rx_cdrlock_counter_reg_n_0_[5]\,
      I1 => \gt3_rx_cdrlock_counter_reg_n_0_[4]\,
      I2 => \gt3_rx_cdrlock_counter_reg_n_0_[7]\,
      I3 => \gt3_rx_cdrlock_counter_reg_n_0_[6]\,
      O => \gt3_rx_cdrlock_counter[31]_i_9_n_0\
    );
\gt3_rx_cdrlock_counter[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt3_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt3_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt3_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt3_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt3_rx_cdrlock_counter_reg[4]_i_2_n_5\,
      O => gt3_rx_cdrlock_counter(3)
    );
\gt3_rx_cdrlock_counter[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt3_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt3_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt3_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt3_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt3_rx_cdrlock_counter_reg[4]_i_2_n_4\,
      O => gt3_rx_cdrlock_counter(4)
    );
\gt3_rx_cdrlock_counter[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt3_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt3_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt3_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt3_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt3_rx_cdrlock_counter_reg[8]_i_2_n_7\,
      O => gt3_rx_cdrlock_counter(5)
    );
\gt3_rx_cdrlock_counter[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt3_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt3_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt3_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt3_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt3_rx_cdrlock_counter_reg[8]_i_2_n_6\,
      O => gt3_rx_cdrlock_counter(6)
    );
\gt3_rx_cdrlock_counter[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => \gt3_rx_cdrlock_counter_reg[8]_i_2_n_5\,
      I1 => \gt3_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt3_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt3_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt3_rx_cdrlock_counter[31]_i_5_n_0\,
      O => gt3_rx_cdrlock_counter(7)
    );
\gt3_rx_cdrlock_counter[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt3_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt3_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt3_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt3_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt3_rx_cdrlock_counter_reg[8]_i_2_n_4\,
      O => gt3_rx_cdrlock_counter(8)
    );
\gt3_rx_cdrlock_counter[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => \gt3_rx_cdrlock_counter_reg[12]_i_2_n_7\,
      I1 => \gt3_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt3_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt3_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt3_rx_cdrlock_counter[31]_i_5_n_0\,
      O => gt3_rx_cdrlock_counter(9)
    );
\gt3_rx_cdrlock_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \gt3_rx_cdrlock_counter[0]_i_1_n_0\,
      Q => \gt3_rx_cdrlock_counter_reg_n_0_[0]\,
      R => gt3_gtrxreset_i
    );
\gt3_rx_cdrlock_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt3_rx_cdrlock_counter(10),
      Q => \gt3_rx_cdrlock_counter_reg_n_0_[10]\,
      R => gt3_gtrxreset_i
    );
\gt3_rx_cdrlock_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt3_rx_cdrlock_counter(11),
      Q => \gt3_rx_cdrlock_counter_reg_n_0_[11]\,
      R => gt3_gtrxreset_i
    );
\gt3_rx_cdrlock_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt3_rx_cdrlock_counter(12),
      Q => \gt3_rx_cdrlock_counter_reg_n_0_[12]\,
      R => gt3_gtrxreset_i
    );
\gt3_rx_cdrlock_counter_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt3_rx_cdrlock_counter_reg[8]_i_2_n_0\,
      CO(3) => \gt3_rx_cdrlock_counter_reg[12]_i_2_n_0\,
      CO(2) => \gt3_rx_cdrlock_counter_reg[12]_i_2_n_1\,
      CO(1) => \gt3_rx_cdrlock_counter_reg[12]_i_2_n_2\,
      CO(0) => \gt3_rx_cdrlock_counter_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gt3_rx_cdrlock_counter_reg[12]_i_2_n_4\,
      O(2) => \gt3_rx_cdrlock_counter_reg[12]_i_2_n_5\,
      O(1) => \gt3_rx_cdrlock_counter_reg[12]_i_2_n_6\,
      O(0) => \gt3_rx_cdrlock_counter_reg[12]_i_2_n_7\,
      S(3) => \gt3_rx_cdrlock_counter_reg_n_0_[12]\,
      S(2) => \gt3_rx_cdrlock_counter_reg_n_0_[11]\,
      S(1) => \gt3_rx_cdrlock_counter_reg_n_0_[10]\,
      S(0) => \gt3_rx_cdrlock_counter_reg_n_0_[9]\
    );
\gt3_rx_cdrlock_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt3_rx_cdrlock_counter(13),
      Q => \gt3_rx_cdrlock_counter_reg_n_0_[13]\,
      R => gt3_gtrxreset_i
    );
\gt3_rx_cdrlock_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt3_rx_cdrlock_counter(14),
      Q => \gt3_rx_cdrlock_counter_reg_n_0_[14]\,
      R => gt3_gtrxreset_i
    );
\gt3_rx_cdrlock_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt3_rx_cdrlock_counter(15),
      Q => \gt3_rx_cdrlock_counter_reg_n_0_[15]\,
      R => gt3_gtrxreset_i
    );
\gt3_rx_cdrlock_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt3_rx_cdrlock_counter(16),
      Q => \gt3_rx_cdrlock_counter_reg_n_0_[16]\,
      R => gt3_gtrxreset_i
    );
\gt3_rx_cdrlock_counter_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt3_rx_cdrlock_counter_reg[12]_i_2_n_0\,
      CO(3) => \gt3_rx_cdrlock_counter_reg[16]_i_2_n_0\,
      CO(2) => \gt3_rx_cdrlock_counter_reg[16]_i_2_n_1\,
      CO(1) => \gt3_rx_cdrlock_counter_reg[16]_i_2_n_2\,
      CO(0) => \gt3_rx_cdrlock_counter_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gt3_rx_cdrlock_counter_reg[16]_i_2_n_4\,
      O(2) => \gt3_rx_cdrlock_counter_reg[16]_i_2_n_5\,
      O(1) => \gt3_rx_cdrlock_counter_reg[16]_i_2_n_6\,
      O(0) => \gt3_rx_cdrlock_counter_reg[16]_i_2_n_7\,
      S(3) => \gt3_rx_cdrlock_counter_reg_n_0_[16]\,
      S(2) => \gt3_rx_cdrlock_counter_reg_n_0_[15]\,
      S(1) => \gt3_rx_cdrlock_counter_reg_n_0_[14]\,
      S(0) => \gt3_rx_cdrlock_counter_reg_n_0_[13]\
    );
\gt3_rx_cdrlock_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt3_rx_cdrlock_counter(17),
      Q => \gt3_rx_cdrlock_counter_reg_n_0_[17]\,
      R => gt3_gtrxreset_i
    );
\gt3_rx_cdrlock_counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt3_rx_cdrlock_counter(18),
      Q => \gt3_rx_cdrlock_counter_reg_n_0_[18]\,
      R => gt3_gtrxreset_i
    );
\gt3_rx_cdrlock_counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt3_rx_cdrlock_counter(19),
      Q => \gt3_rx_cdrlock_counter_reg_n_0_[19]\,
      R => gt3_gtrxreset_i
    );
\gt3_rx_cdrlock_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt3_rx_cdrlock_counter(1),
      Q => \gt3_rx_cdrlock_counter_reg_n_0_[1]\,
      R => gt3_gtrxreset_i
    );
\gt3_rx_cdrlock_counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt3_rx_cdrlock_counter(20),
      Q => \gt3_rx_cdrlock_counter_reg_n_0_[20]\,
      R => gt3_gtrxreset_i
    );
\gt3_rx_cdrlock_counter_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt3_rx_cdrlock_counter_reg[16]_i_2_n_0\,
      CO(3) => \gt3_rx_cdrlock_counter_reg[20]_i_2_n_0\,
      CO(2) => \gt3_rx_cdrlock_counter_reg[20]_i_2_n_1\,
      CO(1) => \gt3_rx_cdrlock_counter_reg[20]_i_2_n_2\,
      CO(0) => \gt3_rx_cdrlock_counter_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gt3_rx_cdrlock_counter_reg[20]_i_2_n_4\,
      O(2) => \gt3_rx_cdrlock_counter_reg[20]_i_2_n_5\,
      O(1) => \gt3_rx_cdrlock_counter_reg[20]_i_2_n_6\,
      O(0) => \gt3_rx_cdrlock_counter_reg[20]_i_2_n_7\,
      S(3) => \gt3_rx_cdrlock_counter_reg_n_0_[20]\,
      S(2) => \gt3_rx_cdrlock_counter_reg_n_0_[19]\,
      S(1) => \gt3_rx_cdrlock_counter_reg_n_0_[18]\,
      S(0) => \gt3_rx_cdrlock_counter_reg_n_0_[17]\
    );
\gt3_rx_cdrlock_counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt3_rx_cdrlock_counter(21),
      Q => \gt3_rx_cdrlock_counter_reg_n_0_[21]\,
      R => gt3_gtrxreset_i
    );
\gt3_rx_cdrlock_counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt3_rx_cdrlock_counter(22),
      Q => \gt3_rx_cdrlock_counter_reg_n_0_[22]\,
      R => gt3_gtrxreset_i
    );
\gt3_rx_cdrlock_counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt3_rx_cdrlock_counter(23),
      Q => \gt3_rx_cdrlock_counter_reg_n_0_[23]\,
      R => gt3_gtrxreset_i
    );
\gt3_rx_cdrlock_counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt3_rx_cdrlock_counter(24),
      Q => \gt3_rx_cdrlock_counter_reg_n_0_[24]\,
      R => gt3_gtrxreset_i
    );
\gt3_rx_cdrlock_counter_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt3_rx_cdrlock_counter_reg[20]_i_2_n_0\,
      CO(3) => \gt3_rx_cdrlock_counter_reg[24]_i_2_n_0\,
      CO(2) => \gt3_rx_cdrlock_counter_reg[24]_i_2_n_1\,
      CO(1) => \gt3_rx_cdrlock_counter_reg[24]_i_2_n_2\,
      CO(0) => \gt3_rx_cdrlock_counter_reg[24]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gt3_rx_cdrlock_counter_reg[24]_i_2_n_4\,
      O(2) => \gt3_rx_cdrlock_counter_reg[24]_i_2_n_5\,
      O(1) => \gt3_rx_cdrlock_counter_reg[24]_i_2_n_6\,
      O(0) => \gt3_rx_cdrlock_counter_reg[24]_i_2_n_7\,
      S(3) => \gt3_rx_cdrlock_counter_reg_n_0_[24]\,
      S(2) => \gt3_rx_cdrlock_counter_reg_n_0_[23]\,
      S(1) => \gt3_rx_cdrlock_counter_reg_n_0_[22]\,
      S(0) => \gt3_rx_cdrlock_counter_reg_n_0_[21]\
    );
\gt3_rx_cdrlock_counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt3_rx_cdrlock_counter(25),
      Q => \gt3_rx_cdrlock_counter_reg_n_0_[25]\,
      R => gt3_gtrxreset_i
    );
\gt3_rx_cdrlock_counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt3_rx_cdrlock_counter(26),
      Q => \gt3_rx_cdrlock_counter_reg_n_0_[26]\,
      R => gt3_gtrxreset_i
    );
\gt3_rx_cdrlock_counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt3_rx_cdrlock_counter(27),
      Q => \gt3_rx_cdrlock_counter_reg_n_0_[27]\,
      R => gt3_gtrxreset_i
    );
\gt3_rx_cdrlock_counter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt3_rx_cdrlock_counter(28),
      Q => \gt3_rx_cdrlock_counter_reg_n_0_[28]\,
      R => gt3_gtrxreset_i
    );
\gt3_rx_cdrlock_counter_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt3_rx_cdrlock_counter_reg[24]_i_2_n_0\,
      CO(3) => \gt3_rx_cdrlock_counter_reg[28]_i_2_n_0\,
      CO(2) => \gt3_rx_cdrlock_counter_reg[28]_i_2_n_1\,
      CO(1) => \gt3_rx_cdrlock_counter_reg[28]_i_2_n_2\,
      CO(0) => \gt3_rx_cdrlock_counter_reg[28]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gt3_rx_cdrlock_counter_reg[28]_i_2_n_4\,
      O(2) => \gt3_rx_cdrlock_counter_reg[28]_i_2_n_5\,
      O(1) => \gt3_rx_cdrlock_counter_reg[28]_i_2_n_6\,
      O(0) => \gt3_rx_cdrlock_counter_reg[28]_i_2_n_7\,
      S(3) => \gt3_rx_cdrlock_counter_reg_n_0_[28]\,
      S(2) => \gt3_rx_cdrlock_counter_reg_n_0_[27]\,
      S(1) => \gt3_rx_cdrlock_counter_reg_n_0_[26]\,
      S(0) => \gt3_rx_cdrlock_counter_reg_n_0_[25]\
    );
\gt3_rx_cdrlock_counter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt3_rx_cdrlock_counter(29),
      Q => \gt3_rx_cdrlock_counter_reg_n_0_[29]\,
      R => gt3_gtrxreset_i
    );
\gt3_rx_cdrlock_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt3_rx_cdrlock_counter(2),
      Q => \gt3_rx_cdrlock_counter_reg_n_0_[2]\,
      R => gt3_gtrxreset_i
    );
\gt3_rx_cdrlock_counter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt3_rx_cdrlock_counter(30),
      Q => \gt3_rx_cdrlock_counter_reg_n_0_[30]\,
      R => gt3_gtrxreset_i
    );
\gt3_rx_cdrlock_counter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt3_rx_cdrlock_counter(31),
      Q => \gt3_rx_cdrlock_counter_reg_n_0_[31]\,
      R => gt3_gtrxreset_i
    );
\gt3_rx_cdrlock_counter_reg[31]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt3_rx_cdrlock_counter_reg[28]_i_2_n_0\,
      CO(3 downto 2) => \NLW_gt3_rx_cdrlock_counter_reg[31]_i_6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \gt3_rx_cdrlock_counter_reg[31]_i_6_n_2\,
      CO(0) => \gt3_rx_cdrlock_counter_reg[31]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_gt3_rx_cdrlock_counter_reg[31]_i_6_O_UNCONNECTED\(3),
      O(2) => \gt3_rx_cdrlock_counter_reg[31]_i_6_n_5\,
      O(1) => \gt3_rx_cdrlock_counter_reg[31]_i_6_n_6\,
      O(0) => \gt3_rx_cdrlock_counter_reg[31]_i_6_n_7\,
      S(3) => '0',
      S(2) => \gt3_rx_cdrlock_counter_reg_n_0_[31]\,
      S(1) => \gt3_rx_cdrlock_counter_reg_n_0_[30]\,
      S(0) => \gt3_rx_cdrlock_counter_reg_n_0_[29]\
    );
\gt3_rx_cdrlock_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt3_rx_cdrlock_counter(3),
      Q => \gt3_rx_cdrlock_counter_reg_n_0_[3]\,
      R => gt3_gtrxreset_i
    );
\gt3_rx_cdrlock_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt3_rx_cdrlock_counter(4),
      Q => \gt3_rx_cdrlock_counter_reg_n_0_[4]\,
      R => gt3_gtrxreset_i
    );
\gt3_rx_cdrlock_counter_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gt3_rx_cdrlock_counter_reg[4]_i_2_n_0\,
      CO(2) => \gt3_rx_cdrlock_counter_reg[4]_i_2_n_1\,
      CO(1) => \gt3_rx_cdrlock_counter_reg[4]_i_2_n_2\,
      CO(0) => \gt3_rx_cdrlock_counter_reg[4]_i_2_n_3\,
      CYINIT => \gt3_rx_cdrlock_counter_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3) => \gt3_rx_cdrlock_counter_reg[4]_i_2_n_4\,
      O(2) => \gt3_rx_cdrlock_counter_reg[4]_i_2_n_5\,
      O(1) => \gt3_rx_cdrlock_counter_reg[4]_i_2_n_6\,
      O(0) => \gt3_rx_cdrlock_counter_reg[4]_i_2_n_7\,
      S(3) => \gt3_rx_cdrlock_counter_reg_n_0_[4]\,
      S(2) => \gt3_rx_cdrlock_counter_reg_n_0_[3]\,
      S(1) => \gt3_rx_cdrlock_counter_reg_n_0_[2]\,
      S(0) => \gt3_rx_cdrlock_counter_reg_n_0_[1]\
    );
\gt3_rx_cdrlock_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt3_rx_cdrlock_counter(5),
      Q => \gt3_rx_cdrlock_counter_reg_n_0_[5]\,
      R => gt3_gtrxreset_i
    );
\gt3_rx_cdrlock_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt3_rx_cdrlock_counter(6),
      Q => \gt3_rx_cdrlock_counter_reg_n_0_[6]\,
      R => gt3_gtrxreset_i
    );
\gt3_rx_cdrlock_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt3_rx_cdrlock_counter(7),
      Q => \gt3_rx_cdrlock_counter_reg_n_0_[7]\,
      R => gt3_gtrxreset_i
    );
\gt3_rx_cdrlock_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt3_rx_cdrlock_counter(8),
      Q => \gt3_rx_cdrlock_counter_reg_n_0_[8]\,
      R => gt3_gtrxreset_i
    );
\gt3_rx_cdrlock_counter_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt3_rx_cdrlock_counter_reg[4]_i_2_n_0\,
      CO(3) => \gt3_rx_cdrlock_counter_reg[8]_i_2_n_0\,
      CO(2) => \gt3_rx_cdrlock_counter_reg[8]_i_2_n_1\,
      CO(1) => \gt3_rx_cdrlock_counter_reg[8]_i_2_n_2\,
      CO(0) => \gt3_rx_cdrlock_counter_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gt3_rx_cdrlock_counter_reg[8]_i_2_n_4\,
      O(2) => \gt3_rx_cdrlock_counter_reg[8]_i_2_n_5\,
      O(1) => \gt3_rx_cdrlock_counter_reg[8]_i_2_n_6\,
      O(0) => \gt3_rx_cdrlock_counter_reg[8]_i_2_n_7\,
      S(3) => \gt3_rx_cdrlock_counter_reg_n_0_[8]\,
      S(2) => \gt3_rx_cdrlock_counter_reg_n_0_[7]\,
      S(1) => \gt3_rx_cdrlock_counter_reg_n_0_[6]\,
      S(0) => \gt3_rx_cdrlock_counter_reg_n_0_[5]\
    );
\gt3_rx_cdrlock_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt3_rx_cdrlock_counter(9),
      Q => \gt3_rx_cdrlock_counter_reg_n_0_[9]\,
      R => gt3_gtrxreset_i
    );
gt3_rx_cdrlocked_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => gt3_rx_cdrlocked_reg_n_0,
      I1 => \gt3_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt3_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt3_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt3_rx_cdrlock_counter[31]_i_5_n_0\,
      O => gt3_rx_cdrlocked_i_1_n_0
    );
gt3_rx_cdrlocked_reg: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => '1',
      D => gt3_rx_cdrlocked_i_1_n_0,
      Q => gt3_rx_cdrlocked_reg_n_0,
      R => gt3_gtrxreset_i
    );
gt3_rxresetfsm_i: entity work.gtwizard_0_gtwizard_0_RX_STARTUP_FSM_4
     port map (
      \FSM_sequential_rx_state_reg[0]_0\ => gt3_rx_cdrlocked_reg_n_0,
      SR(0) => gt3_gtrxreset_i,
      dont_reset_on_data_error_in => dont_reset_on_data_error_in,
      gt3_cplllock_out => \^gt3_cplllock_out\,
      gt3_data_valid_in => gt3_data_valid_in,
      gt3_rx_fsm_reset_done_out => gt3_rx_fsm_reset_done_out,
      gt3_rxdfelfhold_i => gt3_rxdfelfhold_i,
      gt3_rxresetdone_out => \^gt3_rxresetdone_out\,
      gt3_rxuserrdy_i => gt3_rxuserrdy_i,
      gt3_rxusrclk_in => gt3_rxusrclk_in,
      soft_reset_rx_in => soft_reset_rx_in,
      sysclk_in => sysclk_in
    );
gt3_txresetfsm_i: entity work.gtwizard_0_gtwizard_0_TX_STARTUP_FSM_5
     port map (
      gt3_cplllock_out => \^gt3_cplllock_out\,
      gt3_cpllrefclklost_i => gt3_cpllrefclklost_i,
      gt3_cpllreset_i => gt3_cpllreset_i,
      gt3_gttxreset_i => gt3_gttxreset_i,
      gt3_tx_fsm_reset_done_out => gt3_tx_fsm_reset_done_out,
      gt3_txresetdone_out => \^gt3_txresetdone_out\,
      gt3_txuserrdy_i => gt3_txuserrdy_i,
      soft_reset_tx_in => soft_reset_tx_in,
      sysclk_in => sysclk_in
    );
\gt4_rx_cdrlock_counter[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFF"
    )
        port map (
      I0 => \gt4_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt4_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt4_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt4_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt4_rx_cdrlock_counter_reg_n_0_[0]\,
      O => \gt4_rx_cdrlock_counter[0]_i_1_n_0\
    );
\gt4_rx_cdrlock_counter[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => \gt4_rx_cdrlock_counter_reg[12]_i_2_n_6\,
      I1 => \gt4_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt4_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt4_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt4_rx_cdrlock_counter[31]_i_5_n_0\,
      O => gt4_rx_cdrlock_counter(10)
    );
\gt4_rx_cdrlock_counter[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => \gt4_rx_cdrlock_counter_reg[12]_i_2_n_5\,
      I1 => \gt4_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt4_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt4_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt4_rx_cdrlock_counter[31]_i_5_n_0\,
      O => gt4_rx_cdrlock_counter(11)
    );
\gt4_rx_cdrlock_counter[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => \gt4_rx_cdrlock_counter_reg[12]_i_2_n_4\,
      I1 => \gt4_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt4_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt4_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt4_rx_cdrlock_counter[31]_i_5_n_0\,
      O => gt4_rx_cdrlock_counter(12)
    );
\gt4_rx_cdrlock_counter[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt4_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt4_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt4_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt4_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt4_rx_cdrlock_counter_reg[16]_i_2_n_7\,
      O => gt4_rx_cdrlock_counter(13)
    );
\gt4_rx_cdrlock_counter[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt4_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt4_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt4_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt4_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt4_rx_cdrlock_counter_reg[16]_i_2_n_6\,
      O => gt4_rx_cdrlock_counter(14)
    );
\gt4_rx_cdrlock_counter[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt4_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt4_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt4_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt4_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt4_rx_cdrlock_counter_reg[16]_i_2_n_5\,
      O => gt4_rx_cdrlock_counter(15)
    );
\gt4_rx_cdrlock_counter[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt4_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt4_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt4_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt4_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt4_rx_cdrlock_counter_reg[16]_i_2_n_4\,
      O => gt4_rx_cdrlock_counter(16)
    );
\gt4_rx_cdrlock_counter[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt4_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt4_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt4_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt4_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt4_rx_cdrlock_counter_reg[20]_i_2_n_7\,
      O => gt4_rx_cdrlock_counter(17)
    );
\gt4_rx_cdrlock_counter[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt4_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt4_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt4_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt4_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt4_rx_cdrlock_counter_reg[20]_i_2_n_6\,
      O => gt4_rx_cdrlock_counter(18)
    );
\gt4_rx_cdrlock_counter[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt4_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt4_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt4_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt4_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt4_rx_cdrlock_counter_reg[20]_i_2_n_5\,
      O => gt4_rx_cdrlock_counter(19)
    );
\gt4_rx_cdrlock_counter[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt4_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt4_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt4_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt4_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt4_rx_cdrlock_counter_reg[4]_i_2_n_7\,
      O => gt4_rx_cdrlock_counter(1)
    );
\gt4_rx_cdrlock_counter[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt4_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt4_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt4_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt4_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt4_rx_cdrlock_counter_reg[20]_i_2_n_4\,
      O => gt4_rx_cdrlock_counter(20)
    );
\gt4_rx_cdrlock_counter[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt4_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt4_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt4_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt4_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt4_rx_cdrlock_counter_reg[24]_i_2_n_7\,
      O => gt4_rx_cdrlock_counter(21)
    );
\gt4_rx_cdrlock_counter[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt4_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt4_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt4_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt4_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt4_rx_cdrlock_counter_reg[24]_i_2_n_6\,
      O => gt4_rx_cdrlock_counter(22)
    );
\gt4_rx_cdrlock_counter[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt4_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt4_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt4_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt4_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt4_rx_cdrlock_counter_reg[24]_i_2_n_5\,
      O => gt4_rx_cdrlock_counter(23)
    );
\gt4_rx_cdrlock_counter[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt4_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt4_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt4_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt4_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt4_rx_cdrlock_counter_reg[24]_i_2_n_4\,
      O => gt4_rx_cdrlock_counter(24)
    );
\gt4_rx_cdrlock_counter[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt4_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt4_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt4_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt4_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt4_rx_cdrlock_counter_reg[28]_i_2_n_7\,
      O => gt4_rx_cdrlock_counter(25)
    );
\gt4_rx_cdrlock_counter[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt4_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt4_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt4_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt4_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt4_rx_cdrlock_counter_reg[28]_i_2_n_6\,
      O => gt4_rx_cdrlock_counter(26)
    );
\gt4_rx_cdrlock_counter[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt4_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt4_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt4_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt4_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt4_rx_cdrlock_counter_reg[28]_i_2_n_5\,
      O => gt4_rx_cdrlock_counter(27)
    );
\gt4_rx_cdrlock_counter[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt4_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt4_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt4_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt4_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt4_rx_cdrlock_counter_reg[28]_i_2_n_4\,
      O => gt4_rx_cdrlock_counter(28)
    );
\gt4_rx_cdrlock_counter[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt4_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt4_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt4_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt4_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt4_rx_cdrlock_counter_reg[31]_i_6_n_7\,
      O => gt4_rx_cdrlock_counter(29)
    );
\gt4_rx_cdrlock_counter[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => \gt4_rx_cdrlock_counter_reg[4]_i_2_n_6\,
      I1 => \gt4_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt4_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt4_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt4_rx_cdrlock_counter[31]_i_5_n_0\,
      O => gt4_rx_cdrlock_counter(2)
    );
\gt4_rx_cdrlock_counter[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt4_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt4_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt4_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt4_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt4_rx_cdrlock_counter_reg[31]_i_6_n_6\,
      O => gt4_rx_cdrlock_counter(30)
    );
\gt4_rx_cdrlock_counter[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt4_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt4_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt4_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt4_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt4_rx_cdrlock_counter_reg[31]_i_6_n_5\,
      O => gt4_rx_cdrlock_counter(31)
    );
\gt4_rx_cdrlock_counter[31]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \gt4_rx_cdrlock_counter_reg_n_0_[12]\,
      I1 => \gt4_rx_cdrlock_counter_reg_n_0_[13]\,
      I2 => \gt4_rx_cdrlock_counter_reg_n_0_[15]\,
      I3 => \gt4_rx_cdrlock_counter_reg_n_0_[14]\,
      O => \gt4_rx_cdrlock_counter[31]_i_10_n_0\
    );
\gt4_rx_cdrlock_counter[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \gt4_rx_cdrlock_counter_reg_n_0_[18]\,
      I1 => \gt4_rx_cdrlock_counter_reg_n_0_[19]\,
      I2 => \gt4_rx_cdrlock_counter_reg_n_0_[16]\,
      I3 => \gt4_rx_cdrlock_counter_reg_n_0_[17]\,
      I4 => \gt4_rx_cdrlock_counter[31]_i_7_n_0\,
      O => \gt4_rx_cdrlock_counter[31]_i_2_n_0\
    );
\gt4_rx_cdrlock_counter[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \gt4_rx_cdrlock_counter_reg_n_0_[26]\,
      I1 => \gt4_rx_cdrlock_counter_reg_n_0_[27]\,
      I2 => \gt4_rx_cdrlock_counter_reg_n_0_[24]\,
      I3 => \gt4_rx_cdrlock_counter_reg_n_0_[25]\,
      I4 => \gt4_rx_cdrlock_counter[31]_i_8_n_0\,
      O => \gt4_rx_cdrlock_counter[31]_i_3_n_0\
    );
\gt4_rx_cdrlock_counter[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => \gt4_rx_cdrlock_counter_reg_n_0_[3]\,
      I1 => \gt4_rx_cdrlock_counter_reg_n_0_[2]\,
      I2 => \gt4_rx_cdrlock_counter_reg_n_0_[1]\,
      I3 => \gt4_rx_cdrlock_counter_reg_n_0_[0]\,
      I4 => \gt4_rx_cdrlock_counter[31]_i_9_n_0\,
      O => \gt4_rx_cdrlock_counter[31]_i_4_n_0\
    );
\gt4_rx_cdrlock_counter[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF7FF"
    )
        port map (
      I0 => \gt4_rx_cdrlock_counter_reg_n_0_[10]\,
      I1 => \gt4_rx_cdrlock_counter_reg_n_0_[11]\,
      I2 => \gt4_rx_cdrlock_counter_reg_n_0_[8]\,
      I3 => \gt4_rx_cdrlock_counter_reg_n_0_[9]\,
      I4 => \gt4_rx_cdrlock_counter[31]_i_10_n_0\,
      O => \gt4_rx_cdrlock_counter[31]_i_5_n_0\
    );
\gt4_rx_cdrlock_counter[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gt4_rx_cdrlock_counter_reg_n_0_[21]\,
      I1 => \gt4_rx_cdrlock_counter_reg_n_0_[20]\,
      I2 => \gt4_rx_cdrlock_counter_reg_n_0_[23]\,
      I3 => \gt4_rx_cdrlock_counter_reg_n_0_[22]\,
      O => \gt4_rx_cdrlock_counter[31]_i_7_n_0\
    );
\gt4_rx_cdrlock_counter[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gt4_rx_cdrlock_counter_reg_n_0_[29]\,
      I1 => \gt4_rx_cdrlock_counter_reg_n_0_[28]\,
      I2 => \gt4_rx_cdrlock_counter_reg_n_0_[31]\,
      I3 => \gt4_rx_cdrlock_counter_reg_n_0_[30]\,
      O => \gt4_rx_cdrlock_counter[31]_i_8_n_0\
    );
\gt4_rx_cdrlock_counter[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \gt4_rx_cdrlock_counter_reg_n_0_[5]\,
      I1 => \gt4_rx_cdrlock_counter_reg_n_0_[4]\,
      I2 => \gt4_rx_cdrlock_counter_reg_n_0_[7]\,
      I3 => \gt4_rx_cdrlock_counter_reg_n_0_[6]\,
      O => \gt4_rx_cdrlock_counter[31]_i_9_n_0\
    );
\gt4_rx_cdrlock_counter[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt4_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt4_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt4_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt4_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt4_rx_cdrlock_counter_reg[4]_i_2_n_5\,
      O => gt4_rx_cdrlock_counter(3)
    );
\gt4_rx_cdrlock_counter[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt4_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt4_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt4_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt4_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt4_rx_cdrlock_counter_reg[4]_i_2_n_4\,
      O => gt4_rx_cdrlock_counter(4)
    );
\gt4_rx_cdrlock_counter[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt4_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt4_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt4_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt4_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt4_rx_cdrlock_counter_reg[8]_i_2_n_7\,
      O => gt4_rx_cdrlock_counter(5)
    );
\gt4_rx_cdrlock_counter[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt4_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt4_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt4_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt4_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt4_rx_cdrlock_counter_reg[8]_i_2_n_6\,
      O => gt4_rx_cdrlock_counter(6)
    );
\gt4_rx_cdrlock_counter[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => \gt4_rx_cdrlock_counter_reg[8]_i_2_n_5\,
      I1 => \gt4_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt4_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt4_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt4_rx_cdrlock_counter[31]_i_5_n_0\,
      O => gt4_rx_cdrlock_counter(7)
    );
\gt4_rx_cdrlock_counter[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt4_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt4_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt4_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt4_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt4_rx_cdrlock_counter_reg[8]_i_2_n_4\,
      O => gt4_rx_cdrlock_counter(8)
    );
\gt4_rx_cdrlock_counter[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => \gt4_rx_cdrlock_counter_reg[12]_i_2_n_7\,
      I1 => \gt4_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt4_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt4_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt4_rx_cdrlock_counter[31]_i_5_n_0\,
      O => gt4_rx_cdrlock_counter(9)
    );
\gt4_rx_cdrlock_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \gt4_rx_cdrlock_counter[0]_i_1_n_0\,
      Q => \gt4_rx_cdrlock_counter_reg_n_0_[0]\,
      R => gt4_gtrxreset_i
    );
\gt4_rx_cdrlock_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt4_rx_cdrlock_counter(10),
      Q => \gt4_rx_cdrlock_counter_reg_n_0_[10]\,
      R => gt4_gtrxreset_i
    );
\gt4_rx_cdrlock_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt4_rx_cdrlock_counter(11),
      Q => \gt4_rx_cdrlock_counter_reg_n_0_[11]\,
      R => gt4_gtrxreset_i
    );
\gt4_rx_cdrlock_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt4_rx_cdrlock_counter(12),
      Q => \gt4_rx_cdrlock_counter_reg_n_0_[12]\,
      R => gt4_gtrxreset_i
    );
\gt4_rx_cdrlock_counter_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt4_rx_cdrlock_counter_reg[8]_i_2_n_0\,
      CO(3) => \gt4_rx_cdrlock_counter_reg[12]_i_2_n_0\,
      CO(2) => \gt4_rx_cdrlock_counter_reg[12]_i_2_n_1\,
      CO(1) => \gt4_rx_cdrlock_counter_reg[12]_i_2_n_2\,
      CO(0) => \gt4_rx_cdrlock_counter_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gt4_rx_cdrlock_counter_reg[12]_i_2_n_4\,
      O(2) => \gt4_rx_cdrlock_counter_reg[12]_i_2_n_5\,
      O(1) => \gt4_rx_cdrlock_counter_reg[12]_i_2_n_6\,
      O(0) => \gt4_rx_cdrlock_counter_reg[12]_i_2_n_7\,
      S(3) => \gt4_rx_cdrlock_counter_reg_n_0_[12]\,
      S(2) => \gt4_rx_cdrlock_counter_reg_n_0_[11]\,
      S(1) => \gt4_rx_cdrlock_counter_reg_n_0_[10]\,
      S(0) => \gt4_rx_cdrlock_counter_reg_n_0_[9]\
    );
\gt4_rx_cdrlock_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt4_rx_cdrlock_counter(13),
      Q => \gt4_rx_cdrlock_counter_reg_n_0_[13]\,
      R => gt4_gtrxreset_i
    );
\gt4_rx_cdrlock_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt4_rx_cdrlock_counter(14),
      Q => \gt4_rx_cdrlock_counter_reg_n_0_[14]\,
      R => gt4_gtrxreset_i
    );
\gt4_rx_cdrlock_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt4_rx_cdrlock_counter(15),
      Q => \gt4_rx_cdrlock_counter_reg_n_0_[15]\,
      R => gt4_gtrxreset_i
    );
\gt4_rx_cdrlock_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt4_rx_cdrlock_counter(16),
      Q => \gt4_rx_cdrlock_counter_reg_n_0_[16]\,
      R => gt4_gtrxreset_i
    );
\gt4_rx_cdrlock_counter_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt4_rx_cdrlock_counter_reg[12]_i_2_n_0\,
      CO(3) => \gt4_rx_cdrlock_counter_reg[16]_i_2_n_0\,
      CO(2) => \gt4_rx_cdrlock_counter_reg[16]_i_2_n_1\,
      CO(1) => \gt4_rx_cdrlock_counter_reg[16]_i_2_n_2\,
      CO(0) => \gt4_rx_cdrlock_counter_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gt4_rx_cdrlock_counter_reg[16]_i_2_n_4\,
      O(2) => \gt4_rx_cdrlock_counter_reg[16]_i_2_n_5\,
      O(1) => \gt4_rx_cdrlock_counter_reg[16]_i_2_n_6\,
      O(0) => \gt4_rx_cdrlock_counter_reg[16]_i_2_n_7\,
      S(3) => \gt4_rx_cdrlock_counter_reg_n_0_[16]\,
      S(2) => \gt4_rx_cdrlock_counter_reg_n_0_[15]\,
      S(1) => \gt4_rx_cdrlock_counter_reg_n_0_[14]\,
      S(0) => \gt4_rx_cdrlock_counter_reg_n_0_[13]\
    );
\gt4_rx_cdrlock_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt4_rx_cdrlock_counter(17),
      Q => \gt4_rx_cdrlock_counter_reg_n_0_[17]\,
      R => gt4_gtrxreset_i
    );
\gt4_rx_cdrlock_counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt4_rx_cdrlock_counter(18),
      Q => \gt4_rx_cdrlock_counter_reg_n_0_[18]\,
      R => gt4_gtrxreset_i
    );
\gt4_rx_cdrlock_counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt4_rx_cdrlock_counter(19),
      Q => \gt4_rx_cdrlock_counter_reg_n_0_[19]\,
      R => gt4_gtrxreset_i
    );
\gt4_rx_cdrlock_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt4_rx_cdrlock_counter(1),
      Q => \gt4_rx_cdrlock_counter_reg_n_0_[1]\,
      R => gt4_gtrxreset_i
    );
\gt4_rx_cdrlock_counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt4_rx_cdrlock_counter(20),
      Q => \gt4_rx_cdrlock_counter_reg_n_0_[20]\,
      R => gt4_gtrxreset_i
    );
\gt4_rx_cdrlock_counter_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt4_rx_cdrlock_counter_reg[16]_i_2_n_0\,
      CO(3) => \gt4_rx_cdrlock_counter_reg[20]_i_2_n_0\,
      CO(2) => \gt4_rx_cdrlock_counter_reg[20]_i_2_n_1\,
      CO(1) => \gt4_rx_cdrlock_counter_reg[20]_i_2_n_2\,
      CO(0) => \gt4_rx_cdrlock_counter_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gt4_rx_cdrlock_counter_reg[20]_i_2_n_4\,
      O(2) => \gt4_rx_cdrlock_counter_reg[20]_i_2_n_5\,
      O(1) => \gt4_rx_cdrlock_counter_reg[20]_i_2_n_6\,
      O(0) => \gt4_rx_cdrlock_counter_reg[20]_i_2_n_7\,
      S(3) => \gt4_rx_cdrlock_counter_reg_n_0_[20]\,
      S(2) => \gt4_rx_cdrlock_counter_reg_n_0_[19]\,
      S(1) => \gt4_rx_cdrlock_counter_reg_n_0_[18]\,
      S(0) => \gt4_rx_cdrlock_counter_reg_n_0_[17]\
    );
\gt4_rx_cdrlock_counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt4_rx_cdrlock_counter(21),
      Q => \gt4_rx_cdrlock_counter_reg_n_0_[21]\,
      R => gt4_gtrxreset_i
    );
\gt4_rx_cdrlock_counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt4_rx_cdrlock_counter(22),
      Q => \gt4_rx_cdrlock_counter_reg_n_0_[22]\,
      R => gt4_gtrxreset_i
    );
\gt4_rx_cdrlock_counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt4_rx_cdrlock_counter(23),
      Q => \gt4_rx_cdrlock_counter_reg_n_0_[23]\,
      R => gt4_gtrxreset_i
    );
\gt4_rx_cdrlock_counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt4_rx_cdrlock_counter(24),
      Q => \gt4_rx_cdrlock_counter_reg_n_0_[24]\,
      R => gt4_gtrxreset_i
    );
\gt4_rx_cdrlock_counter_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt4_rx_cdrlock_counter_reg[20]_i_2_n_0\,
      CO(3) => \gt4_rx_cdrlock_counter_reg[24]_i_2_n_0\,
      CO(2) => \gt4_rx_cdrlock_counter_reg[24]_i_2_n_1\,
      CO(1) => \gt4_rx_cdrlock_counter_reg[24]_i_2_n_2\,
      CO(0) => \gt4_rx_cdrlock_counter_reg[24]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gt4_rx_cdrlock_counter_reg[24]_i_2_n_4\,
      O(2) => \gt4_rx_cdrlock_counter_reg[24]_i_2_n_5\,
      O(1) => \gt4_rx_cdrlock_counter_reg[24]_i_2_n_6\,
      O(0) => \gt4_rx_cdrlock_counter_reg[24]_i_2_n_7\,
      S(3) => \gt4_rx_cdrlock_counter_reg_n_0_[24]\,
      S(2) => \gt4_rx_cdrlock_counter_reg_n_0_[23]\,
      S(1) => \gt4_rx_cdrlock_counter_reg_n_0_[22]\,
      S(0) => \gt4_rx_cdrlock_counter_reg_n_0_[21]\
    );
\gt4_rx_cdrlock_counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt4_rx_cdrlock_counter(25),
      Q => \gt4_rx_cdrlock_counter_reg_n_0_[25]\,
      R => gt4_gtrxreset_i
    );
\gt4_rx_cdrlock_counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt4_rx_cdrlock_counter(26),
      Q => \gt4_rx_cdrlock_counter_reg_n_0_[26]\,
      R => gt4_gtrxreset_i
    );
\gt4_rx_cdrlock_counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt4_rx_cdrlock_counter(27),
      Q => \gt4_rx_cdrlock_counter_reg_n_0_[27]\,
      R => gt4_gtrxreset_i
    );
\gt4_rx_cdrlock_counter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt4_rx_cdrlock_counter(28),
      Q => \gt4_rx_cdrlock_counter_reg_n_0_[28]\,
      R => gt4_gtrxreset_i
    );
\gt4_rx_cdrlock_counter_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt4_rx_cdrlock_counter_reg[24]_i_2_n_0\,
      CO(3) => \gt4_rx_cdrlock_counter_reg[28]_i_2_n_0\,
      CO(2) => \gt4_rx_cdrlock_counter_reg[28]_i_2_n_1\,
      CO(1) => \gt4_rx_cdrlock_counter_reg[28]_i_2_n_2\,
      CO(0) => \gt4_rx_cdrlock_counter_reg[28]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gt4_rx_cdrlock_counter_reg[28]_i_2_n_4\,
      O(2) => \gt4_rx_cdrlock_counter_reg[28]_i_2_n_5\,
      O(1) => \gt4_rx_cdrlock_counter_reg[28]_i_2_n_6\,
      O(0) => \gt4_rx_cdrlock_counter_reg[28]_i_2_n_7\,
      S(3) => \gt4_rx_cdrlock_counter_reg_n_0_[28]\,
      S(2) => \gt4_rx_cdrlock_counter_reg_n_0_[27]\,
      S(1) => \gt4_rx_cdrlock_counter_reg_n_0_[26]\,
      S(0) => \gt4_rx_cdrlock_counter_reg_n_0_[25]\
    );
\gt4_rx_cdrlock_counter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt4_rx_cdrlock_counter(29),
      Q => \gt4_rx_cdrlock_counter_reg_n_0_[29]\,
      R => gt4_gtrxreset_i
    );
\gt4_rx_cdrlock_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt4_rx_cdrlock_counter(2),
      Q => \gt4_rx_cdrlock_counter_reg_n_0_[2]\,
      R => gt4_gtrxreset_i
    );
\gt4_rx_cdrlock_counter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt4_rx_cdrlock_counter(30),
      Q => \gt4_rx_cdrlock_counter_reg_n_0_[30]\,
      R => gt4_gtrxreset_i
    );
\gt4_rx_cdrlock_counter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt4_rx_cdrlock_counter(31),
      Q => \gt4_rx_cdrlock_counter_reg_n_0_[31]\,
      R => gt4_gtrxreset_i
    );
\gt4_rx_cdrlock_counter_reg[31]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt4_rx_cdrlock_counter_reg[28]_i_2_n_0\,
      CO(3 downto 2) => \NLW_gt4_rx_cdrlock_counter_reg[31]_i_6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \gt4_rx_cdrlock_counter_reg[31]_i_6_n_2\,
      CO(0) => \gt4_rx_cdrlock_counter_reg[31]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_gt4_rx_cdrlock_counter_reg[31]_i_6_O_UNCONNECTED\(3),
      O(2) => \gt4_rx_cdrlock_counter_reg[31]_i_6_n_5\,
      O(1) => \gt4_rx_cdrlock_counter_reg[31]_i_6_n_6\,
      O(0) => \gt4_rx_cdrlock_counter_reg[31]_i_6_n_7\,
      S(3) => '0',
      S(2) => \gt4_rx_cdrlock_counter_reg_n_0_[31]\,
      S(1) => \gt4_rx_cdrlock_counter_reg_n_0_[30]\,
      S(0) => \gt4_rx_cdrlock_counter_reg_n_0_[29]\
    );
\gt4_rx_cdrlock_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt4_rx_cdrlock_counter(3),
      Q => \gt4_rx_cdrlock_counter_reg_n_0_[3]\,
      R => gt4_gtrxreset_i
    );
\gt4_rx_cdrlock_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt4_rx_cdrlock_counter(4),
      Q => \gt4_rx_cdrlock_counter_reg_n_0_[4]\,
      R => gt4_gtrxreset_i
    );
\gt4_rx_cdrlock_counter_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gt4_rx_cdrlock_counter_reg[4]_i_2_n_0\,
      CO(2) => \gt4_rx_cdrlock_counter_reg[4]_i_2_n_1\,
      CO(1) => \gt4_rx_cdrlock_counter_reg[4]_i_2_n_2\,
      CO(0) => \gt4_rx_cdrlock_counter_reg[4]_i_2_n_3\,
      CYINIT => \gt4_rx_cdrlock_counter_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3) => \gt4_rx_cdrlock_counter_reg[4]_i_2_n_4\,
      O(2) => \gt4_rx_cdrlock_counter_reg[4]_i_2_n_5\,
      O(1) => \gt4_rx_cdrlock_counter_reg[4]_i_2_n_6\,
      O(0) => \gt4_rx_cdrlock_counter_reg[4]_i_2_n_7\,
      S(3) => \gt4_rx_cdrlock_counter_reg_n_0_[4]\,
      S(2) => \gt4_rx_cdrlock_counter_reg_n_0_[3]\,
      S(1) => \gt4_rx_cdrlock_counter_reg_n_0_[2]\,
      S(0) => \gt4_rx_cdrlock_counter_reg_n_0_[1]\
    );
\gt4_rx_cdrlock_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt4_rx_cdrlock_counter(5),
      Q => \gt4_rx_cdrlock_counter_reg_n_0_[5]\,
      R => gt4_gtrxreset_i
    );
\gt4_rx_cdrlock_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt4_rx_cdrlock_counter(6),
      Q => \gt4_rx_cdrlock_counter_reg_n_0_[6]\,
      R => gt4_gtrxreset_i
    );
\gt4_rx_cdrlock_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt4_rx_cdrlock_counter(7),
      Q => \gt4_rx_cdrlock_counter_reg_n_0_[7]\,
      R => gt4_gtrxreset_i
    );
\gt4_rx_cdrlock_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt4_rx_cdrlock_counter(8),
      Q => \gt4_rx_cdrlock_counter_reg_n_0_[8]\,
      R => gt4_gtrxreset_i
    );
\gt4_rx_cdrlock_counter_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt4_rx_cdrlock_counter_reg[4]_i_2_n_0\,
      CO(3) => \gt4_rx_cdrlock_counter_reg[8]_i_2_n_0\,
      CO(2) => \gt4_rx_cdrlock_counter_reg[8]_i_2_n_1\,
      CO(1) => \gt4_rx_cdrlock_counter_reg[8]_i_2_n_2\,
      CO(0) => \gt4_rx_cdrlock_counter_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gt4_rx_cdrlock_counter_reg[8]_i_2_n_4\,
      O(2) => \gt4_rx_cdrlock_counter_reg[8]_i_2_n_5\,
      O(1) => \gt4_rx_cdrlock_counter_reg[8]_i_2_n_6\,
      O(0) => \gt4_rx_cdrlock_counter_reg[8]_i_2_n_7\,
      S(3) => \gt4_rx_cdrlock_counter_reg_n_0_[8]\,
      S(2) => \gt4_rx_cdrlock_counter_reg_n_0_[7]\,
      S(1) => \gt4_rx_cdrlock_counter_reg_n_0_[6]\,
      S(0) => \gt4_rx_cdrlock_counter_reg_n_0_[5]\
    );
\gt4_rx_cdrlock_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt4_rx_cdrlock_counter(9),
      Q => \gt4_rx_cdrlock_counter_reg_n_0_[9]\,
      R => gt4_gtrxreset_i
    );
gt4_rx_cdrlocked_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => gt4_rx_cdrlocked_reg_n_0,
      I1 => \gt4_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt4_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt4_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt4_rx_cdrlock_counter[31]_i_5_n_0\,
      O => gt4_rx_cdrlocked_i_1_n_0
    );
gt4_rx_cdrlocked_reg: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => '1',
      D => gt4_rx_cdrlocked_i_1_n_0,
      Q => gt4_rx_cdrlocked_reg_n_0,
      R => gt4_gtrxreset_i
    );
gt4_rxresetfsm_i: entity work.gtwizard_0_gtwizard_0_RX_STARTUP_FSM_6
     port map (
      \FSM_sequential_rx_state_reg[0]_0\ => gt4_rx_cdrlocked_reg_n_0,
      SR(0) => gt4_gtrxreset_i,
      dont_reset_on_data_error_in => dont_reset_on_data_error_in,
      gt4_cplllock_out => \^gt4_cplllock_out\,
      gt4_data_valid_in => gt4_data_valid_in,
      gt4_rx_fsm_reset_done_out => gt4_rx_fsm_reset_done_out,
      gt4_rxdfelfhold_i => gt4_rxdfelfhold_i,
      gt4_rxresetdone_out => \^gt4_rxresetdone_out\,
      gt4_rxuserrdy_i => gt4_rxuserrdy_i,
      gt4_rxusrclk_in => gt4_rxusrclk_in,
      soft_reset_rx_in => soft_reset_rx_in,
      sysclk_in => sysclk_in
    );
gt4_txresetfsm_i: entity work.gtwizard_0_gtwizard_0_TX_STARTUP_FSM_7
     port map (
      gt4_cplllock_out => \^gt4_cplllock_out\,
      gt4_cpllrefclklost_i => gt4_cpllrefclklost_i,
      gt4_cpllreset_i => gt4_cpllreset_i,
      gt4_gttxreset_i => gt4_gttxreset_i,
      gt4_tx_fsm_reset_done_out => gt4_tx_fsm_reset_done_out,
      gt4_txresetdone_out => \^gt4_txresetdone_out\,
      gt4_txuserrdy_i => gt4_txuserrdy_i,
      soft_reset_tx_in => soft_reset_tx_in,
      sysclk_in => sysclk_in
    );
\gt5_rx_cdrlock_counter[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFF"
    )
        port map (
      I0 => \gt5_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt5_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt5_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt5_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt5_rx_cdrlock_counter_reg_n_0_[0]\,
      O => \gt5_rx_cdrlock_counter[0]_i_1_n_0\
    );
\gt5_rx_cdrlock_counter[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => \gt5_rx_cdrlock_counter_reg[12]_i_2_n_6\,
      I1 => \gt5_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt5_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt5_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt5_rx_cdrlock_counter[31]_i_5_n_0\,
      O => gt5_rx_cdrlock_counter(10)
    );
\gt5_rx_cdrlock_counter[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => \gt5_rx_cdrlock_counter_reg[12]_i_2_n_5\,
      I1 => \gt5_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt5_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt5_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt5_rx_cdrlock_counter[31]_i_5_n_0\,
      O => gt5_rx_cdrlock_counter(11)
    );
\gt5_rx_cdrlock_counter[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => \gt5_rx_cdrlock_counter_reg[12]_i_2_n_4\,
      I1 => \gt5_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt5_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt5_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt5_rx_cdrlock_counter[31]_i_5_n_0\,
      O => gt5_rx_cdrlock_counter(12)
    );
\gt5_rx_cdrlock_counter[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt5_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt5_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt5_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt5_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt5_rx_cdrlock_counter_reg[16]_i_2_n_7\,
      O => gt5_rx_cdrlock_counter(13)
    );
\gt5_rx_cdrlock_counter[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt5_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt5_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt5_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt5_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt5_rx_cdrlock_counter_reg[16]_i_2_n_6\,
      O => gt5_rx_cdrlock_counter(14)
    );
\gt5_rx_cdrlock_counter[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt5_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt5_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt5_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt5_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt5_rx_cdrlock_counter_reg[16]_i_2_n_5\,
      O => gt5_rx_cdrlock_counter(15)
    );
\gt5_rx_cdrlock_counter[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt5_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt5_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt5_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt5_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt5_rx_cdrlock_counter_reg[16]_i_2_n_4\,
      O => gt5_rx_cdrlock_counter(16)
    );
\gt5_rx_cdrlock_counter[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt5_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt5_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt5_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt5_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt5_rx_cdrlock_counter_reg[20]_i_2_n_7\,
      O => gt5_rx_cdrlock_counter(17)
    );
\gt5_rx_cdrlock_counter[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt5_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt5_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt5_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt5_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt5_rx_cdrlock_counter_reg[20]_i_2_n_6\,
      O => gt5_rx_cdrlock_counter(18)
    );
\gt5_rx_cdrlock_counter[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt5_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt5_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt5_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt5_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt5_rx_cdrlock_counter_reg[20]_i_2_n_5\,
      O => gt5_rx_cdrlock_counter(19)
    );
\gt5_rx_cdrlock_counter[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt5_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt5_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt5_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt5_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt5_rx_cdrlock_counter_reg[4]_i_2_n_7\,
      O => gt5_rx_cdrlock_counter(1)
    );
\gt5_rx_cdrlock_counter[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt5_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt5_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt5_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt5_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt5_rx_cdrlock_counter_reg[20]_i_2_n_4\,
      O => gt5_rx_cdrlock_counter(20)
    );
\gt5_rx_cdrlock_counter[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt5_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt5_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt5_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt5_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt5_rx_cdrlock_counter_reg[24]_i_2_n_7\,
      O => gt5_rx_cdrlock_counter(21)
    );
\gt5_rx_cdrlock_counter[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt5_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt5_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt5_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt5_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt5_rx_cdrlock_counter_reg[24]_i_2_n_6\,
      O => gt5_rx_cdrlock_counter(22)
    );
\gt5_rx_cdrlock_counter[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt5_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt5_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt5_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt5_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt5_rx_cdrlock_counter_reg[24]_i_2_n_5\,
      O => gt5_rx_cdrlock_counter(23)
    );
\gt5_rx_cdrlock_counter[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt5_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt5_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt5_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt5_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt5_rx_cdrlock_counter_reg[24]_i_2_n_4\,
      O => gt5_rx_cdrlock_counter(24)
    );
\gt5_rx_cdrlock_counter[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt5_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt5_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt5_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt5_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt5_rx_cdrlock_counter_reg[28]_i_2_n_7\,
      O => gt5_rx_cdrlock_counter(25)
    );
\gt5_rx_cdrlock_counter[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt5_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt5_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt5_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt5_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt5_rx_cdrlock_counter_reg[28]_i_2_n_6\,
      O => gt5_rx_cdrlock_counter(26)
    );
\gt5_rx_cdrlock_counter[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt5_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt5_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt5_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt5_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt5_rx_cdrlock_counter_reg[28]_i_2_n_5\,
      O => gt5_rx_cdrlock_counter(27)
    );
\gt5_rx_cdrlock_counter[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt5_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt5_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt5_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt5_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt5_rx_cdrlock_counter_reg[28]_i_2_n_4\,
      O => gt5_rx_cdrlock_counter(28)
    );
\gt5_rx_cdrlock_counter[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt5_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt5_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt5_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt5_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt5_rx_cdrlock_counter_reg[31]_i_6_n_7\,
      O => gt5_rx_cdrlock_counter(29)
    );
\gt5_rx_cdrlock_counter[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => \gt5_rx_cdrlock_counter_reg[4]_i_2_n_6\,
      I1 => \gt5_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt5_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt5_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt5_rx_cdrlock_counter[31]_i_5_n_0\,
      O => gt5_rx_cdrlock_counter(2)
    );
\gt5_rx_cdrlock_counter[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt5_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt5_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt5_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt5_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt5_rx_cdrlock_counter_reg[31]_i_6_n_6\,
      O => gt5_rx_cdrlock_counter(30)
    );
\gt5_rx_cdrlock_counter[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt5_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt5_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt5_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt5_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt5_rx_cdrlock_counter_reg[31]_i_6_n_5\,
      O => gt5_rx_cdrlock_counter(31)
    );
\gt5_rx_cdrlock_counter[31]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \gt5_rx_cdrlock_counter_reg_n_0_[12]\,
      I1 => \gt5_rx_cdrlock_counter_reg_n_0_[13]\,
      I2 => \gt5_rx_cdrlock_counter_reg_n_0_[15]\,
      I3 => \gt5_rx_cdrlock_counter_reg_n_0_[14]\,
      O => \gt5_rx_cdrlock_counter[31]_i_10_n_0\
    );
\gt5_rx_cdrlock_counter[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \gt5_rx_cdrlock_counter_reg_n_0_[18]\,
      I1 => \gt5_rx_cdrlock_counter_reg_n_0_[19]\,
      I2 => \gt5_rx_cdrlock_counter_reg_n_0_[16]\,
      I3 => \gt5_rx_cdrlock_counter_reg_n_0_[17]\,
      I4 => \gt5_rx_cdrlock_counter[31]_i_7_n_0\,
      O => \gt5_rx_cdrlock_counter[31]_i_2_n_0\
    );
\gt5_rx_cdrlock_counter[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \gt5_rx_cdrlock_counter_reg_n_0_[26]\,
      I1 => \gt5_rx_cdrlock_counter_reg_n_0_[27]\,
      I2 => \gt5_rx_cdrlock_counter_reg_n_0_[24]\,
      I3 => \gt5_rx_cdrlock_counter_reg_n_0_[25]\,
      I4 => \gt5_rx_cdrlock_counter[31]_i_8_n_0\,
      O => \gt5_rx_cdrlock_counter[31]_i_3_n_0\
    );
\gt5_rx_cdrlock_counter[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => \gt5_rx_cdrlock_counter_reg_n_0_[3]\,
      I1 => \gt5_rx_cdrlock_counter_reg_n_0_[2]\,
      I2 => \gt5_rx_cdrlock_counter_reg_n_0_[1]\,
      I3 => \gt5_rx_cdrlock_counter_reg_n_0_[0]\,
      I4 => \gt5_rx_cdrlock_counter[31]_i_9_n_0\,
      O => \gt5_rx_cdrlock_counter[31]_i_4_n_0\
    );
\gt5_rx_cdrlock_counter[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF7FF"
    )
        port map (
      I0 => \gt5_rx_cdrlock_counter_reg_n_0_[10]\,
      I1 => \gt5_rx_cdrlock_counter_reg_n_0_[11]\,
      I2 => \gt5_rx_cdrlock_counter_reg_n_0_[8]\,
      I3 => \gt5_rx_cdrlock_counter_reg_n_0_[9]\,
      I4 => \gt5_rx_cdrlock_counter[31]_i_10_n_0\,
      O => \gt5_rx_cdrlock_counter[31]_i_5_n_0\
    );
\gt5_rx_cdrlock_counter[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gt5_rx_cdrlock_counter_reg_n_0_[21]\,
      I1 => \gt5_rx_cdrlock_counter_reg_n_0_[20]\,
      I2 => \gt5_rx_cdrlock_counter_reg_n_0_[23]\,
      I3 => \gt5_rx_cdrlock_counter_reg_n_0_[22]\,
      O => \gt5_rx_cdrlock_counter[31]_i_7_n_0\
    );
\gt5_rx_cdrlock_counter[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gt5_rx_cdrlock_counter_reg_n_0_[29]\,
      I1 => \gt5_rx_cdrlock_counter_reg_n_0_[28]\,
      I2 => \gt5_rx_cdrlock_counter_reg_n_0_[31]\,
      I3 => \gt5_rx_cdrlock_counter_reg_n_0_[30]\,
      O => \gt5_rx_cdrlock_counter[31]_i_8_n_0\
    );
\gt5_rx_cdrlock_counter[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \gt5_rx_cdrlock_counter_reg_n_0_[5]\,
      I1 => \gt5_rx_cdrlock_counter_reg_n_0_[4]\,
      I2 => \gt5_rx_cdrlock_counter_reg_n_0_[7]\,
      I3 => \gt5_rx_cdrlock_counter_reg_n_0_[6]\,
      O => \gt5_rx_cdrlock_counter[31]_i_9_n_0\
    );
\gt5_rx_cdrlock_counter[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt5_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt5_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt5_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt5_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt5_rx_cdrlock_counter_reg[4]_i_2_n_5\,
      O => gt5_rx_cdrlock_counter(3)
    );
\gt5_rx_cdrlock_counter[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt5_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt5_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt5_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt5_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt5_rx_cdrlock_counter_reg[4]_i_2_n_4\,
      O => gt5_rx_cdrlock_counter(4)
    );
\gt5_rx_cdrlock_counter[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt5_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt5_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt5_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt5_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt5_rx_cdrlock_counter_reg[8]_i_2_n_7\,
      O => gt5_rx_cdrlock_counter(5)
    );
\gt5_rx_cdrlock_counter[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt5_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt5_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt5_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt5_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt5_rx_cdrlock_counter_reg[8]_i_2_n_6\,
      O => gt5_rx_cdrlock_counter(6)
    );
\gt5_rx_cdrlock_counter[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => \gt5_rx_cdrlock_counter_reg[8]_i_2_n_5\,
      I1 => \gt5_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt5_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt5_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt5_rx_cdrlock_counter[31]_i_5_n_0\,
      O => gt5_rx_cdrlock_counter(7)
    );
\gt5_rx_cdrlock_counter[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt5_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt5_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt5_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt5_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt5_rx_cdrlock_counter_reg[8]_i_2_n_4\,
      O => gt5_rx_cdrlock_counter(8)
    );
\gt5_rx_cdrlock_counter[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => \gt5_rx_cdrlock_counter_reg[12]_i_2_n_7\,
      I1 => \gt5_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt5_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt5_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt5_rx_cdrlock_counter[31]_i_5_n_0\,
      O => gt5_rx_cdrlock_counter(9)
    );
\gt5_rx_cdrlock_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \gt5_rx_cdrlock_counter[0]_i_1_n_0\,
      Q => \gt5_rx_cdrlock_counter_reg_n_0_[0]\,
      R => gt5_gtrxreset_i
    );
\gt5_rx_cdrlock_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt5_rx_cdrlock_counter(10),
      Q => \gt5_rx_cdrlock_counter_reg_n_0_[10]\,
      R => gt5_gtrxreset_i
    );
\gt5_rx_cdrlock_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt5_rx_cdrlock_counter(11),
      Q => \gt5_rx_cdrlock_counter_reg_n_0_[11]\,
      R => gt5_gtrxreset_i
    );
\gt5_rx_cdrlock_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt5_rx_cdrlock_counter(12),
      Q => \gt5_rx_cdrlock_counter_reg_n_0_[12]\,
      R => gt5_gtrxreset_i
    );
\gt5_rx_cdrlock_counter_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt5_rx_cdrlock_counter_reg[8]_i_2_n_0\,
      CO(3) => \gt5_rx_cdrlock_counter_reg[12]_i_2_n_0\,
      CO(2) => \gt5_rx_cdrlock_counter_reg[12]_i_2_n_1\,
      CO(1) => \gt5_rx_cdrlock_counter_reg[12]_i_2_n_2\,
      CO(0) => \gt5_rx_cdrlock_counter_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gt5_rx_cdrlock_counter_reg[12]_i_2_n_4\,
      O(2) => \gt5_rx_cdrlock_counter_reg[12]_i_2_n_5\,
      O(1) => \gt5_rx_cdrlock_counter_reg[12]_i_2_n_6\,
      O(0) => \gt5_rx_cdrlock_counter_reg[12]_i_2_n_7\,
      S(3) => \gt5_rx_cdrlock_counter_reg_n_0_[12]\,
      S(2) => \gt5_rx_cdrlock_counter_reg_n_0_[11]\,
      S(1) => \gt5_rx_cdrlock_counter_reg_n_0_[10]\,
      S(0) => \gt5_rx_cdrlock_counter_reg_n_0_[9]\
    );
\gt5_rx_cdrlock_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt5_rx_cdrlock_counter(13),
      Q => \gt5_rx_cdrlock_counter_reg_n_0_[13]\,
      R => gt5_gtrxreset_i
    );
\gt5_rx_cdrlock_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt5_rx_cdrlock_counter(14),
      Q => \gt5_rx_cdrlock_counter_reg_n_0_[14]\,
      R => gt5_gtrxreset_i
    );
\gt5_rx_cdrlock_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt5_rx_cdrlock_counter(15),
      Q => \gt5_rx_cdrlock_counter_reg_n_0_[15]\,
      R => gt5_gtrxreset_i
    );
\gt5_rx_cdrlock_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt5_rx_cdrlock_counter(16),
      Q => \gt5_rx_cdrlock_counter_reg_n_0_[16]\,
      R => gt5_gtrxreset_i
    );
\gt5_rx_cdrlock_counter_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt5_rx_cdrlock_counter_reg[12]_i_2_n_0\,
      CO(3) => \gt5_rx_cdrlock_counter_reg[16]_i_2_n_0\,
      CO(2) => \gt5_rx_cdrlock_counter_reg[16]_i_2_n_1\,
      CO(1) => \gt5_rx_cdrlock_counter_reg[16]_i_2_n_2\,
      CO(0) => \gt5_rx_cdrlock_counter_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gt5_rx_cdrlock_counter_reg[16]_i_2_n_4\,
      O(2) => \gt5_rx_cdrlock_counter_reg[16]_i_2_n_5\,
      O(1) => \gt5_rx_cdrlock_counter_reg[16]_i_2_n_6\,
      O(0) => \gt5_rx_cdrlock_counter_reg[16]_i_2_n_7\,
      S(3) => \gt5_rx_cdrlock_counter_reg_n_0_[16]\,
      S(2) => \gt5_rx_cdrlock_counter_reg_n_0_[15]\,
      S(1) => \gt5_rx_cdrlock_counter_reg_n_0_[14]\,
      S(0) => \gt5_rx_cdrlock_counter_reg_n_0_[13]\
    );
\gt5_rx_cdrlock_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt5_rx_cdrlock_counter(17),
      Q => \gt5_rx_cdrlock_counter_reg_n_0_[17]\,
      R => gt5_gtrxreset_i
    );
\gt5_rx_cdrlock_counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt5_rx_cdrlock_counter(18),
      Q => \gt5_rx_cdrlock_counter_reg_n_0_[18]\,
      R => gt5_gtrxreset_i
    );
\gt5_rx_cdrlock_counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt5_rx_cdrlock_counter(19),
      Q => \gt5_rx_cdrlock_counter_reg_n_0_[19]\,
      R => gt5_gtrxreset_i
    );
\gt5_rx_cdrlock_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt5_rx_cdrlock_counter(1),
      Q => \gt5_rx_cdrlock_counter_reg_n_0_[1]\,
      R => gt5_gtrxreset_i
    );
\gt5_rx_cdrlock_counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt5_rx_cdrlock_counter(20),
      Q => \gt5_rx_cdrlock_counter_reg_n_0_[20]\,
      R => gt5_gtrxreset_i
    );
\gt5_rx_cdrlock_counter_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt5_rx_cdrlock_counter_reg[16]_i_2_n_0\,
      CO(3) => \gt5_rx_cdrlock_counter_reg[20]_i_2_n_0\,
      CO(2) => \gt5_rx_cdrlock_counter_reg[20]_i_2_n_1\,
      CO(1) => \gt5_rx_cdrlock_counter_reg[20]_i_2_n_2\,
      CO(0) => \gt5_rx_cdrlock_counter_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gt5_rx_cdrlock_counter_reg[20]_i_2_n_4\,
      O(2) => \gt5_rx_cdrlock_counter_reg[20]_i_2_n_5\,
      O(1) => \gt5_rx_cdrlock_counter_reg[20]_i_2_n_6\,
      O(0) => \gt5_rx_cdrlock_counter_reg[20]_i_2_n_7\,
      S(3) => \gt5_rx_cdrlock_counter_reg_n_0_[20]\,
      S(2) => \gt5_rx_cdrlock_counter_reg_n_0_[19]\,
      S(1) => \gt5_rx_cdrlock_counter_reg_n_0_[18]\,
      S(0) => \gt5_rx_cdrlock_counter_reg_n_0_[17]\
    );
\gt5_rx_cdrlock_counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt5_rx_cdrlock_counter(21),
      Q => \gt5_rx_cdrlock_counter_reg_n_0_[21]\,
      R => gt5_gtrxreset_i
    );
\gt5_rx_cdrlock_counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt5_rx_cdrlock_counter(22),
      Q => \gt5_rx_cdrlock_counter_reg_n_0_[22]\,
      R => gt5_gtrxreset_i
    );
\gt5_rx_cdrlock_counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt5_rx_cdrlock_counter(23),
      Q => \gt5_rx_cdrlock_counter_reg_n_0_[23]\,
      R => gt5_gtrxreset_i
    );
\gt5_rx_cdrlock_counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt5_rx_cdrlock_counter(24),
      Q => \gt5_rx_cdrlock_counter_reg_n_0_[24]\,
      R => gt5_gtrxreset_i
    );
\gt5_rx_cdrlock_counter_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt5_rx_cdrlock_counter_reg[20]_i_2_n_0\,
      CO(3) => \gt5_rx_cdrlock_counter_reg[24]_i_2_n_0\,
      CO(2) => \gt5_rx_cdrlock_counter_reg[24]_i_2_n_1\,
      CO(1) => \gt5_rx_cdrlock_counter_reg[24]_i_2_n_2\,
      CO(0) => \gt5_rx_cdrlock_counter_reg[24]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gt5_rx_cdrlock_counter_reg[24]_i_2_n_4\,
      O(2) => \gt5_rx_cdrlock_counter_reg[24]_i_2_n_5\,
      O(1) => \gt5_rx_cdrlock_counter_reg[24]_i_2_n_6\,
      O(0) => \gt5_rx_cdrlock_counter_reg[24]_i_2_n_7\,
      S(3) => \gt5_rx_cdrlock_counter_reg_n_0_[24]\,
      S(2) => \gt5_rx_cdrlock_counter_reg_n_0_[23]\,
      S(1) => \gt5_rx_cdrlock_counter_reg_n_0_[22]\,
      S(0) => \gt5_rx_cdrlock_counter_reg_n_0_[21]\
    );
\gt5_rx_cdrlock_counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt5_rx_cdrlock_counter(25),
      Q => \gt5_rx_cdrlock_counter_reg_n_0_[25]\,
      R => gt5_gtrxreset_i
    );
\gt5_rx_cdrlock_counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt5_rx_cdrlock_counter(26),
      Q => \gt5_rx_cdrlock_counter_reg_n_0_[26]\,
      R => gt5_gtrxreset_i
    );
\gt5_rx_cdrlock_counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt5_rx_cdrlock_counter(27),
      Q => \gt5_rx_cdrlock_counter_reg_n_0_[27]\,
      R => gt5_gtrxreset_i
    );
\gt5_rx_cdrlock_counter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt5_rx_cdrlock_counter(28),
      Q => \gt5_rx_cdrlock_counter_reg_n_0_[28]\,
      R => gt5_gtrxreset_i
    );
\gt5_rx_cdrlock_counter_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt5_rx_cdrlock_counter_reg[24]_i_2_n_0\,
      CO(3) => \gt5_rx_cdrlock_counter_reg[28]_i_2_n_0\,
      CO(2) => \gt5_rx_cdrlock_counter_reg[28]_i_2_n_1\,
      CO(1) => \gt5_rx_cdrlock_counter_reg[28]_i_2_n_2\,
      CO(0) => \gt5_rx_cdrlock_counter_reg[28]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gt5_rx_cdrlock_counter_reg[28]_i_2_n_4\,
      O(2) => \gt5_rx_cdrlock_counter_reg[28]_i_2_n_5\,
      O(1) => \gt5_rx_cdrlock_counter_reg[28]_i_2_n_6\,
      O(0) => \gt5_rx_cdrlock_counter_reg[28]_i_2_n_7\,
      S(3) => \gt5_rx_cdrlock_counter_reg_n_0_[28]\,
      S(2) => \gt5_rx_cdrlock_counter_reg_n_0_[27]\,
      S(1) => \gt5_rx_cdrlock_counter_reg_n_0_[26]\,
      S(0) => \gt5_rx_cdrlock_counter_reg_n_0_[25]\
    );
\gt5_rx_cdrlock_counter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt5_rx_cdrlock_counter(29),
      Q => \gt5_rx_cdrlock_counter_reg_n_0_[29]\,
      R => gt5_gtrxreset_i
    );
\gt5_rx_cdrlock_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt5_rx_cdrlock_counter(2),
      Q => \gt5_rx_cdrlock_counter_reg_n_0_[2]\,
      R => gt5_gtrxreset_i
    );
\gt5_rx_cdrlock_counter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt5_rx_cdrlock_counter(30),
      Q => \gt5_rx_cdrlock_counter_reg_n_0_[30]\,
      R => gt5_gtrxreset_i
    );
\gt5_rx_cdrlock_counter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt5_rx_cdrlock_counter(31),
      Q => \gt5_rx_cdrlock_counter_reg_n_0_[31]\,
      R => gt5_gtrxreset_i
    );
\gt5_rx_cdrlock_counter_reg[31]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt5_rx_cdrlock_counter_reg[28]_i_2_n_0\,
      CO(3 downto 2) => \NLW_gt5_rx_cdrlock_counter_reg[31]_i_6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \gt5_rx_cdrlock_counter_reg[31]_i_6_n_2\,
      CO(0) => \gt5_rx_cdrlock_counter_reg[31]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_gt5_rx_cdrlock_counter_reg[31]_i_6_O_UNCONNECTED\(3),
      O(2) => \gt5_rx_cdrlock_counter_reg[31]_i_6_n_5\,
      O(1) => \gt5_rx_cdrlock_counter_reg[31]_i_6_n_6\,
      O(0) => \gt5_rx_cdrlock_counter_reg[31]_i_6_n_7\,
      S(3) => '0',
      S(2) => \gt5_rx_cdrlock_counter_reg_n_0_[31]\,
      S(1) => \gt5_rx_cdrlock_counter_reg_n_0_[30]\,
      S(0) => \gt5_rx_cdrlock_counter_reg_n_0_[29]\
    );
\gt5_rx_cdrlock_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt5_rx_cdrlock_counter(3),
      Q => \gt5_rx_cdrlock_counter_reg_n_0_[3]\,
      R => gt5_gtrxreset_i
    );
\gt5_rx_cdrlock_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt5_rx_cdrlock_counter(4),
      Q => \gt5_rx_cdrlock_counter_reg_n_0_[4]\,
      R => gt5_gtrxreset_i
    );
\gt5_rx_cdrlock_counter_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gt5_rx_cdrlock_counter_reg[4]_i_2_n_0\,
      CO(2) => \gt5_rx_cdrlock_counter_reg[4]_i_2_n_1\,
      CO(1) => \gt5_rx_cdrlock_counter_reg[4]_i_2_n_2\,
      CO(0) => \gt5_rx_cdrlock_counter_reg[4]_i_2_n_3\,
      CYINIT => \gt5_rx_cdrlock_counter_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3) => \gt5_rx_cdrlock_counter_reg[4]_i_2_n_4\,
      O(2) => \gt5_rx_cdrlock_counter_reg[4]_i_2_n_5\,
      O(1) => \gt5_rx_cdrlock_counter_reg[4]_i_2_n_6\,
      O(0) => \gt5_rx_cdrlock_counter_reg[4]_i_2_n_7\,
      S(3) => \gt5_rx_cdrlock_counter_reg_n_0_[4]\,
      S(2) => \gt5_rx_cdrlock_counter_reg_n_0_[3]\,
      S(1) => \gt5_rx_cdrlock_counter_reg_n_0_[2]\,
      S(0) => \gt5_rx_cdrlock_counter_reg_n_0_[1]\
    );
\gt5_rx_cdrlock_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt5_rx_cdrlock_counter(5),
      Q => \gt5_rx_cdrlock_counter_reg_n_0_[5]\,
      R => gt5_gtrxreset_i
    );
\gt5_rx_cdrlock_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt5_rx_cdrlock_counter(6),
      Q => \gt5_rx_cdrlock_counter_reg_n_0_[6]\,
      R => gt5_gtrxreset_i
    );
\gt5_rx_cdrlock_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt5_rx_cdrlock_counter(7),
      Q => \gt5_rx_cdrlock_counter_reg_n_0_[7]\,
      R => gt5_gtrxreset_i
    );
\gt5_rx_cdrlock_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt5_rx_cdrlock_counter(8),
      Q => \gt5_rx_cdrlock_counter_reg_n_0_[8]\,
      R => gt5_gtrxreset_i
    );
\gt5_rx_cdrlock_counter_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt5_rx_cdrlock_counter_reg[4]_i_2_n_0\,
      CO(3) => \gt5_rx_cdrlock_counter_reg[8]_i_2_n_0\,
      CO(2) => \gt5_rx_cdrlock_counter_reg[8]_i_2_n_1\,
      CO(1) => \gt5_rx_cdrlock_counter_reg[8]_i_2_n_2\,
      CO(0) => \gt5_rx_cdrlock_counter_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gt5_rx_cdrlock_counter_reg[8]_i_2_n_4\,
      O(2) => \gt5_rx_cdrlock_counter_reg[8]_i_2_n_5\,
      O(1) => \gt5_rx_cdrlock_counter_reg[8]_i_2_n_6\,
      O(0) => \gt5_rx_cdrlock_counter_reg[8]_i_2_n_7\,
      S(3) => \gt5_rx_cdrlock_counter_reg_n_0_[8]\,
      S(2) => \gt5_rx_cdrlock_counter_reg_n_0_[7]\,
      S(1) => \gt5_rx_cdrlock_counter_reg_n_0_[6]\,
      S(0) => \gt5_rx_cdrlock_counter_reg_n_0_[5]\
    );
\gt5_rx_cdrlock_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt5_rx_cdrlock_counter(9),
      Q => \gt5_rx_cdrlock_counter_reg_n_0_[9]\,
      R => gt5_gtrxreset_i
    );
gt5_rx_cdrlocked_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => gt5_rx_cdrlocked_reg_n_0,
      I1 => \gt5_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt5_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt5_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt5_rx_cdrlock_counter[31]_i_5_n_0\,
      O => gt5_rx_cdrlocked_i_1_n_0
    );
gt5_rx_cdrlocked_reg: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => '1',
      D => gt5_rx_cdrlocked_i_1_n_0,
      Q => gt5_rx_cdrlocked_reg_n_0,
      R => gt5_gtrxreset_i
    );
gt5_rxresetfsm_i: entity work.gtwizard_0_gtwizard_0_RX_STARTUP_FSM_8
     port map (
      SR(0) => gt5_gtrxreset_i,
      dont_reset_on_data_error_in => dont_reset_on_data_error_in,
      gt5_cplllock_out => \^gt5_cplllock_out\,
      gt5_data_valid_in => gt5_data_valid_in,
      gt5_rx_fsm_reset_done_out => gt5_rx_fsm_reset_done_out,
      gt5_rxdfelfhold_i => gt5_rxdfelfhold_i,
      gt5_rxresetdone_out => \^gt5_rxresetdone_out\,
      gt5_rxuserrdy_i => gt5_rxuserrdy_i,
      gt5_rxusrclk_in => gt5_rxusrclk_in,
      reset_time_out_reg_0 => gt5_rx_cdrlocked_reg_n_0,
      soft_reset_rx_in => soft_reset_rx_in,
      sysclk_in => sysclk_in
    );
gt5_txresetfsm_i: entity work.gtwizard_0_gtwizard_0_TX_STARTUP_FSM_9
     port map (
      gt5_cplllock_out => \^gt5_cplllock_out\,
      gt5_cpllrefclklost_i => gt5_cpllrefclklost_i,
      gt5_cpllreset_i => gt5_cpllreset_i,
      gt5_gttxreset_i => gt5_gttxreset_i,
      gt5_tx_fsm_reset_done_out => gt5_tx_fsm_reset_done_out,
      gt5_txresetdone_out => \^gt5_txresetdone_out\,
      gt5_txuserrdy_i => gt5_txuserrdy_i,
      soft_reset_tx_in => soft_reset_tx_in,
      sysclk_in => sysclk_in
    );
\gt6_rx_cdrlock_counter[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFF"
    )
        port map (
      I0 => \gt6_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt6_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt6_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt6_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt6_rx_cdrlock_counter_reg_n_0_[0]\,
      O => \gt6_rx_cdrlock_counter[0]_i_1_n_0\
    );
\gt6_rx_cdrlock_counter[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => \gt6_rx_cdrlock_counter_reg[12]_i_2_n_6\,
      I1 => \gt6_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt6_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt6_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt6_rx_cdrlock_counter[31]_i_5_n_0\,
      O => gt6_rx_cdrlock_counter(10)
    );
\gt6_rx_cdrlock_counter[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => \gt6_rx_cdrlock_counter_reg[12]_i_2_n_5\,
      I1 => \gt6_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt6_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt6_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt6_rx_cdrlock_counter[31]_i_5_n_0\,
      O => gt6_rx_cdrlock_counter(11)
    );
\gt6_rx_cdrlock_counter[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => \gt6_rx_cdrlock_counter_reg[12]_i_2_n_4\,
      I1 => \gt6_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt6_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt6_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt6_rx_cdrlock_counter[31]_i_5_n_0\,
      O => gt6_rx_cdrlock_counter(12)
    );
\gt6_rx_cdrlock_counter[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt6_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt6_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt6_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt6_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt6_rx_cdrlock_counter_reg[16]_i_2_n_7\,
      O => gt6_rx_cdrlock_counter(13)
    );
\gt6_rx_cdrlock_counter[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt6_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt6_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt6_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt6_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt6_rx_cdrlock_counter_reg[16]_i_2_n_6\,
      O => gt6_rx_cdrlock_counter(14)
    );
\gt6_rx_cdrlock_counter[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt6_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt6_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt6_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt6_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt6_rx_cdrlock_counter_reg[16]_i_2_n_5\,
      O => gt6_rx_cdrlock_counter(15)
    );
\gt6_rx_cdrlock_counter[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt6_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt6_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt6_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt6_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt6_rx_cdrlock_counter_reg[16]_i_2_n_4\,
      O => gt6_rx_cdrlock_counter(16)
    );
\gt6_rx_cdrlock_counter[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt6_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt6_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt6_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt6_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt6_rx_cdrlock_counter_reg[20]_i_2_n_7\,
      O => gt6_rx_cdrlock_counter(17)
    );
\gt6_rx_cdrlock_counter[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt6_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt6_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt6_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt6_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt6_rx_cdrlock_counter_reg[20]_i_2_n_6\,
      O => gt6_rx_cdrlock_counter(18)
    );
\gt6_rx_cdrlock_counter[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt6_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt6_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt6_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt6_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt6_rx_cdrlock_counter_reg[20]_i_2_n_5\,
      O => gt6_rx_cdrlock_counter(19)
    );
\gt6_rx_cdrlock_counter[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt6_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt6_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt6_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt6_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt6_rx_cdrlock_counter_reg[4]_i_2_n_7\,
      O => gt6_rx_cdrlock_counter(1)
    );
\gt6_rx_cdrlock_counter[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt6_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt6_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt6_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt6_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt6_rx_cdrlock_counter_reg[20]_i_2_n_4\,
      O => gt6_rx_cdrlock_counter(20)
    );
\gt6_rx_cdrlock_counter[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt6_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt6_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt6_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt6_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt6_rx_cdrlock_counter_reg[24]_i_2_n_7\,
      O => gt6_rx_cdrlock_counter(21)
    );
\gt6_rx_cdrlock_counter[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt6_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt6_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt6_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt6_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt6_rx_cdrlock_counter_reg[24]_i_2_n_6\,
      O => gt6_rx_cdrlock_counter(22)
    );
\gt6_rx_cdrlock_counter[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt6_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt6_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt6_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt6_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt6_rx_cdrlock_counter_reg[24]_i_2_n_5\,
      O => gt6_rx_cdrlock_counter(23)
    );
\gt6_rx_cdrlock_counter[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt6_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt6_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt6_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt6_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt6_rx_cdrlock_counter_reg[24]_i_2_n_4\,
      O => gt6_rx_cdrlock_counter(24)
    );
\gt6_rx_cdrlock_counter[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt6_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt6_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt6_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt6_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt6_rx_cdrlock_counter_reg[28]_i_2_n_7\,
      O => gt6_rx_cdrlock_counter(25)
    );
\gt6_rx_cdrlock_counter[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt6_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt6_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt6_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt6_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt6_rx_cdrlock_counter_reg[28]_i_2_n_6\,
      O => gt6_rx_cdrlock_counter(26)
    );
\gt6_rx_cdrlock_counter[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt6_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt6_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt6_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt6_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt6_rx_cdrlock_counter_reg[28]_i_2_n_5\,
      O => gt6_rx_cdrlock_counter(27)
    );
\gt6_rx_cdrlock_counter[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt6_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt6_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt6_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt6_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt6_rx_cdrlock_counter_reg[28]_i_2_n_4\,
      O => gt6_rx_cdrlock_counter(28)
    );
\gt6_rx_cdrlock_counter[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt6_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt6_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt6_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt6_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt6_rx_cdrlock_counter_reg[31]_i_6_n_7\,
      O => gt6_rx_cdrlock_counter(29)
    );
\gt6_rx_cdrlock_counter[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => \gt6_rx_cdrlock_counter_reg[4]_i_2_n_6\,
      I1 => \gt6_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt6_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt6_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt6_rx_cdrlock_counter[31]_i_5_n_0\,
      O => gt6_rx_cdrlock_counter(2)
    );
\gt6_rx_cdrlock_counter[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt6_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt6_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt6_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt6_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt6_rx_cdrlock_counter_reg[31]_i_6_n_6\,
      O => gt6_rx_cdrlock_counter(30)
    );
\gt6_rx_cdrlock_counter[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt6_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt6_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt6_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt6_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt6_rx_cdrlock_counter_reg[31]_i_6_n_5\,
      O => gt6_rx_cdrlock_counter(31)
    );
\gt6_rx_cdrlock_counter[31]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \gt6_rx_cdrlock_counter_reg_n_0_[12]\,
      I1 => \gt6_rx_cdrlock_counter_reg_n_0_[13]\,
      I2 => \gt6_rx_cdrlock_counter_reg_n_0_[15]\,
      I3 => \gt6_rx_cdrlock_counter_reg_n_0_[14]\,
      O => \gt6_rx_cdrlock_counter[31]_i_10_n_0\
    );
\gt6_rx_cdrlock_counter[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \gt6_rx_cdrlock_counter_reg_n_0_[18]\,
      I1 => \gt6_rx_cdrlock_counter_reg_n_0_[19]\,
      I2 => \gt6_rx_cdrlock_counter_reg_n_0_[16]\,
      I3 => \gt6_rx_cdrlock_counter_reg_n_0_[17]\,
      I4 => \gt6_rx_cdrlock_counter[31]_i_7_n_0\,
      O => \gt6_rx_cdrlock_counter[31]_i_2_n_0\
    );
\gt6_rx_cdrlock_counter[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \gt6_rx_cdrlock_counter_reg_n_0_[26]\,
      I1 => \gt6_rx_cdrlock_counter_reg_n_0_[27]\,
      I2 => \gt6_rx_cdrlock_counter_reg_n_0_[24]\,
      I3 => \gt6_rx_cdrlock_counter_reg_n_0_[25]\,
      I4 => \gt6_rx_cdrlock_counter[31]_i_8_n_0\,
      O => \gt6_rx_cdrlock_counter[31]_i_3_n_0\
    );
\gt6_rx_cdrlock_counter[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => \gt6_rx_cdrlock_counter_reg_n_0_[3]\,
      I1 => \gt6_rx_cdrlock_counter_reg_n_0_[2]\,
      I2 => \gt6_rx_cdrlock_counter_reg_n_0_[1]\,
      I3 => \gt6_rx_cdrlock_counter_reg_n_0_[0]\,
      I4 => \gt6_rx_cdrlock_counter[31]_i_9_n_0\,
      O => \gt6_rx_cdrlock_counter[31]_i_4_n_0\
    );
\gt6_rx_cdrlock_counter[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF7FF"
    )
        port map (
      I0 => \gt6_rx_cdrlock_counter_reg_n_0_[10]\,
      I1 => \gt6_rx_cdrlock_counter_reg_n_0_[11]\,
      I2 => \gt6_rx_cdrlock_counter_reg_n_0_[8]\,
      I3 => \gt6_rx_cdrlock_counter_reg_n_0_[9]\,
      I4 => \gt6_rx_cdrlock_counter[31]_i_10_n_0\,
      O => \gt6_rx_cdrlock_counter[31]_i_5_n_0\
    );
\gt6_rx_cdrlock_counter[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gt6_rx_cdrlock_counter_reg_n_0_[21]\,
      I1 => \gt6_rx_cdrlock_counter_reg_n_0_[20]\,
      I2 => \gt6_rx_cdrlock_counter_reg_n_0_[23]\,
      I3 => \gt6_rx_cdrlock_counter_reg_n_0_[22]\,
      O => \gt6_rx_cdrlock_counter[31]_i_7_n_0\
    );
\gt6_rx_cdrlock_counter[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gt6_rx_cdrlock_counter_reg_n_0_[29]\,
      I1 => \gt6_rx_cdrlock_counter_reg_n_0_[28]\,
      I2 => \gt6_rx_cdrlock_counter_reg_n_0_[31]\,
      I3 => \gt6_rx_cdrlock_counter_reg_n_0_[30]\,
      O => \gt6_rx_cdrlock_counter[31]_i_8_n_0\
    );
\gt6_rx_cdrlock_counter[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \gt6_rx_cdrlock_counter_reg_n_0_[5]\,
      I1 => \gt6_rx_cdrlock_counter_reg_n_0_[4]\,
      I2 => \gt6_rx_cdrlock_counter_reg_n_0_[7]\,
      I3 => \gt6_rx_cdrlock_counter_reg_n_0_[6]\,
      O => \gt6_rx_cdrlock_counter[31]_i_9_n_0\
    );
\gt6_rx_cdrlock_counter[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt6_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt6_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt6_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt6_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt6_rx_cdrlock_counter_reg[4]_i_2_n_5\,
      O => gt6_rx_cdrlock_counter(3)
    );
\gt6_rx_cdrlock_counter[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt6_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt6_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt6_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt6_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt6_rx_cdrlock_counter_reg[4]_i_2_n_4\,
      O => gt6_rx_cdrlock_counter(4)
    );
\gt6_rx_cdrlock_counter[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt6_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt6_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt6_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt6_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt6_rx_cdrlock_counter_reg[8]_i_2_n_7\,
      O => gt6_rx_cdrlock_counter(5)
    );
\gt6_rx_cdrlock_counter[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt6_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt6_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt6_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt6_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt6_rx_cdrlock_counter_reg[8]_i_2_n_6\,
      O => gt6_rx_cdrlock_counter(6)
    );
\gt6_rx_cdrlock_counter[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => \gt6_rx_cdrlock_counter_reg[8]_i_2_n_5\,
      I1 => \gt6_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt6_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt6_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt6_rx_cdrlock_counter[31]_i_5_n_0\,
      O => gt6_rx_cdrlock_counter(7)
    );
\gt6_rx_cdrlock_counter[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \gt6_rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \gt6_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt6_rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \gt6_rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \gt6_rx_cdrlock_counter_reg[8]_i_2_n_4\,
      O => gt6_rx_cdrlock_counter(8)
    );
\gt6_rx_cdrlock_counter[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => \gt6_rx_cdrlock_counter_reg[12]_i_2_n_7\,
      I1 => \gt6_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt6_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt6_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt6_rx_cdrlock_counter[31]_i_5_n_0\,
      O => gt6_rx_cdrlock_counter(9)
    );
\gt6_rx_cdrlock_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => \gt6_rx_cdrlock_counter[0]_i_1_n_0\,
      Q => \gt6_rx_cdrlock_counter_reg_n_0_[0]\,
      R => gt6_gtrxreset_i
    );
\gt6_rx_cdrlock_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt6_rx_cdrlock_counter(10),
      Q => \gt6_rx_cdrlock_counter_reg_n_0_[10]\,
      R => gt6_gtrxreset_i
    );
\gt6_rx_cdrlock_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt6_rx_cdrlock_counter(11),
      Q => \gt6_rx_cdrlock_counter_reg_n_0_[11]\,
      R => gt6_gtrxreset_i
    );
\gt6_rx_cdrlock_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt6_rx_cdrlock_counter(12),
      Q => \gt6_rx_cdrlock_counter_reg_n_0_[12]\,
      R => gt6_gtrxreset_i
    );
\gt6_rx_cdrlock_counter_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt6_rx_cdrlock_counter_reg[8]_i_2_n_0\,
      CO(3) => \gt6_rx_cdrlock_counter_reg[12]_i_2_n_0\,
      CO(2) => \gt6_rx_cdrlock_counter_reg[12]_i_2_n_1\,
      CO(1) => \gt6_rx_cdrlock_counter_reg[12]_i_2_n_2\,
      CO(0) => \gt6_rx_cdrlock_counter_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gt6_rx_cdrlock_counter_reg[12]_i_2_n_4\,
      O(2) => \gt6_rx_cdrlock_counter_reg[12]_i_2_n_5\,
      O(1) => \gt6_rx_cdrlock_counter_reg[12]_i_2_n_6\,
      O(0) => \gt6_rx_cdrlock_counter_reg[12]_i_2_n_7\,
      S(3) => \gt6_rx_cdrlock_counter_reg_n_0_[12]\,
      S(2) => \gt6_rx_cdrlock_counter_reg_n_0_[11]\,
      S(1) => \gt6_rx_cdrlock_counter_reg_n_0_[10]\,
      S(0) => \gt6_rx_cdrlock_counter_reg_n_0_[9]\
    );
\gt6_rx_cdrlock_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt6_rx_cdrlock_counter(13),
      Q => \gt6_rx_cdrlock_counter_reg_n_0_[13]\,
      R => gt6_gtrxreset_i
    );
\gt6_rx_cdrlock_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt6_rx_cdrlock_counter(14),
      Q => \gt6_rx_cdrlock_counter_reg_n_0_[14]\,
      R => gt6_gtrxreset_i
    );
\gt6_rx_cdrlock_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt6_rx_cdrlock_counter(15),
      Q => \gt6_rx_cdrlock_counter_reg_n_0_[15]\,
      R => gt6_gtrxreset_i
    );
\gt6_rx_cdrlock_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt6_rx_cdrlock_counter(16),
      Q => \gt6_rx_cdrlock_counter_reg_n_0_[16]\,
      R => gt6_gtrxreset_i
    );
\gt6_rx_cdrlock_counter_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt6_rx_cdrlock_counter_reg[12]_i_2_n_0\,
      CO(3) => \gt6_rx_cdrlock_counter_reg[16]_i_2_n_0\,
      CO(2) => \gt6_rx_cdrlock_counter_reg[16]_i_2_n_1\,
      CO(1) => \gt6_rx_cdrlock_counter_reg[16]_i_2_n_2\,
      CO(0) => \gt6_rx_cdrlock_counter_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gt6_rx_cdrlock_counter_reg[16]_i_2_n_4\,
      O(2) => \gt6_rx_cdrlock_counter_reg[16]_i_2_n_5\,
      O(1) => \gt6_rx_cdrlock_counter_reg[16]_i_2_n_6\,
      O(0) => \gt6_rx_cdrlock_counter_reg[16]_i_2_n_7\,
      S(3) => \gt6_rx_cdrlock_counter_reg_n_0_[16]\,
      S(2) => \gt6_rx_cdrlock_counter_reg_n_0_[15]\,
      S(1) => \gt6_rx_cdrlock_counter_reg_n_0_[14]\,
      S(0) => \gt6_rx_cdrlock_counter_reg_n_0_[13]\
    );
\gt6_rx_cdrlock_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt6_rx_cdrlock_counter(17),
      Q => \gt6_rx_cdrlock_counter_reg_n_0_[17]\,
      R => gt6_gtrxreset_i
    );
\gt6_rx_cdrlock_counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt6_rx_cdrlock_counter(18),
      Q => \gt6_rx_cdrlock_counter_reg_n_0_[18]\,
      R => gt6_gtrxreset_i
    );
\gt6_rx_cdrlock_counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt6_rx_cdrlock_counter(19),
      Q => \gt6_rx_cdrlock_counter_reg_n_0_[19]\,
      R => gt6_gtrxreset_i
    );
\gt6_rx_cdrlock_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt6_rx_cdrlock_counter(1),
      Q => \gt6_rx_cdrlock_counter_reg_n_0_[1]\,
      R => gt6_gtrxreset_i
    );
\gt6_rx_cdrlock_counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt6_rx_cdrlock_counter(20),
      Q => \gt6_rx_cdrlock_counter_reg_n_0_[20]\,
      R => gt6_gtrxreset_i
    );
\gt6_rx_cdrlock_counter_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt6_rx_cdrlock_counter_reg[16]_i_2_n_0\,
      CO(3) => \gt6_rx_cdrlock_counter_reg[20]_i_2_n_0\,
      CO(2) => \gt6_rx_cdrlock_counter_reg[20]_i_2_n_1\,
      CO(1) => \gt6_rx_cdrlock_counter_reg[20]_i_2_n_2\,
      CO(0) => \gt6_rx_cdrlock_counter_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gt6_rx_cdrlock_counter_reg[20]_i_2_n_4\,
      O(2) => \gt6_rx_cdrlock_counter_reg[20]_i_2_n_5\,
      O(1) => \gt6_rx_cdrlock_counter_reg[20]_i_2_n_6\,
      O(0) => \gt6_rx_cdrlock_counter_reg[20]_i_2_n_7\,
      S(3) => \gt6_rx_cdrlock_counter_reg_n_0_[20]\,
      S(2) => \gt6_rx_cdrlock_counter_reg_n_0_[19]\,
      S(1) => \gt6_rx_cdrlock_counter_reg_n_0_[18]\,
      S(0) => \gt6_rx_cdrlock_counter_reg_n_0_[17]\
    );
\gt6_rx_cdrlock_counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt6_rx_cdrlock_counter(21),
      Q => \gt6_rx_cdrlock_counter_reg_n_0_[21]\,
      R => gt6_gtrxreset_i
    );
\gt6_rx_cdrlock_counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt6_rx_cdrlock_counter(22),
      Q => \gt6_rx_cdrlock_counter_reg_n_0_[22]\,
      R => gt6_gtrxreset_i
    );
\gt6_rx_cdrlock_counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt6_rx_cdrlock_counter(23),
      Q => \gt6_rx_cdrlock_counter_reg_n_0_[23]\,
      R => gt6_gtrxreset_i
    );
\gt6_rx_cdrlock_counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt6_rx_cdrlock_counter(24),
      Q => \gt6_rx_cdrlock_counter_reg_n_0_[24]\,
      R => gt6_gtrxreset_i
    );
\gt6_rx_cdrlock_counter_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt6_rx_cdrlock_counter_reg[20]_i_2_n_0\,
      CO(3) => \gt6_rx_cdrlock_counter_reg[24]_i_2_n_0\,
      CO(2) => \gt6_rx_cdrlock_counter_reg[24]_i_2_n_1\,
      CO(1) => \gt6_rx_cdrlock_counter_reg[24]_i_2_n_2\,
      CO(0) => \gt6_rx_cdrlock_counter_reg[24]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gt6_rx_cdrlock_counter_reg[24]_i_2_n_4\,
      O(2) => \gt6_rx_cdrlock_counter_reg[24]_i_2_n_5\,
      O(1) => \gt6_rx_cdrlock_counter_reg[24]_i_2_n_6\,
      O(0) => \gt6_rx_cdrlock_counter_reg[24]_i_2_n_7\,
      S(3) => \gt6_rx_cdrlock_counter_reg_n_0_[24]\,
      S(2) => \gt6_rx_cdrlock_counter_reg_n_0_[23]\,
      S(1) => \gt6_rx_cdrlock_counter_reg_n_0_[22]\,
      S(0) => \gt6_rx_cdrlock_counter_reg_n_0_[21]\
    );
\gt6_rx_cdrlock_counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt6_rx_cdrlock_counter(25),
      Q => \gt6_rx_cdrlock_counter_reg_n_0_[25]\,
      R => gt6_gtrxreset_i
    );
\gt6_rx_cdrlock_counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt6_rx_cdrlock_counter(26),
      Q => \gt6_rx_cdrlock_counter_reg_n_0_[26]\,
      R => gt6_gtrxreset_i
    );
\gt6_rx_cdrlock_counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt6_rx_cdrlock_counter(27),
      Q => \gt6_rx_cdrlock_counter_reg_n_0_[27]\,
      R => gt6_gtrxreset_i
    );
\gt6_rx_cdrlock_counter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt6_rx_cdrlock_counter(28),
      Q => \gt6_rx_cdrlock_counter_reg_n_0_[28]\,
      R => gt6_gtrxreset_i
    );
\gt6_rx_cdrlock_counter_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt6_rx_cdrlock_counter_reg[24]_i_2_n_0\,
      CO(3) => \gt6_rx_cdrlock_counter_reg[28]_i_2_n_0\,
      CO(2) => \gt6_rx_cdrlock_counter_reg[28]_i_2_n_1\,
      CO(1) => \gt6_rx_cdrlock_counter_reg[28]_i_2_n_2\,
      CO(0) => \gt6_rx_cdrlock_counter_reg[28]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gt6_rx_cdrlock_counter_reg[28]_i_2_n_4\,
      O(2) => \gt6_rx_cdrlock_counter_reg[28]_i_2_n_5\,
      O(1) => \gt6_rx_cdrlock_counter_reg[28]_i_2_n_6\,
      O(0) => \gt6_rx_cdrlock_counter_reg[28]_i_2_n_7\,
      S(3) => \gt6_rx_cdrlock_counter_reg_n_0_[28]\,
      S(2) => \gt6_rx_cdrlock_counter_reg_n_0_[27]\,
      S(1) => \gt6_rx_cdrlock_counter_reg_n_0_[26]\,
      S(0) => \gt6_rx_cdrlock_counter_reg_n_0_[25]\
    );
\gt6_rx_cdrlock_counter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt6_rx_cdrlock_counter(29),
      Q => \gt6_rx_cdrlock_counter_reg_n_0_[29]\,
      R => gt6_gtrxreset_i
    );
\gt6_rx_cdrlock_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt6_rx_cdrlock_counter(2),
      Q => \gt6_rx_cdrlock_counter_reg_n_0_[2]\,
      R => gt6_gtrxreset_i
    );
\gt6_rx_cdrlock_counter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt6_rx_cdrlock_counter(30),
      Q => \gt6_rx_cdrlock_counter_reg_n_0_[30]\,
      R => gt6_gtrxreset_i
    );
\gt6_rx_cdrlock_counter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt6_rx_cdrlock_counter(31),
      Q => \gt6_rx_cdrlock_counter_reg_n_0_[31]\,
      R => gt6_gtrxreset_i
    );
\gt6_rx_cdrlock_counter_reg[31]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt6_rx_cdrlock_counter_reg[28]_i_2_n_0\,
      CO(3 downto 2) => \NLW_gt6_rx_cdrlock_counter_reg[31]_i_6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \gt6_rx_cdrlock_counter_reg[31]_i_6_n_2\,
      CO(0) => \gt6_rx_cdrlock_counter_reg[31]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_gt6_rx_cdrlock_counter_reg[31]_i_6_O_UNCONNECTED\(3),
      O(2) => \gt6_rx_cdrlock_counter_reg[31]_i_6_n_5\,
      O(1) => \gt6_rx_cdrlock_counter_reg[31]_i_6_n_6\,
      O(0) => \gt6_rx_cdrlock_counter_reg[31]_i_6_n_7\,
      S(3) => '0',
      S(2) => \gt6_rx_cdrlock_counter_reg_n_0_[31]\,
      S(1) => \gt6_rx_cdrlock_counter_reg_n_0_[30]\,
      S(0) => \gt6_rx_cdrlock_counter_reg_n_0_[29]\
    );
\gt6_rx_cdrlock_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt6_rx_cdrlock_counter(3),
      Q => \gt6_rx_cdrlock_counter_reg_n_0_[3]\,
      R => gt6_gtrxreset_i
    );
\gt6_rx_cdrlock_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt6_rx_cdrlock_counter(4),
      Q => \gt6_rx_cdrlock_counter_reg_n_0_[4]\,
      R => gt6_gtrxreset_i
    );
\gt6_rx_cdrlock_counter_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gt6_rx_cdrlock_counter_reg[4]_i_2_n_0\,
      CO(2) => \gt6_rx_cdrlock_counter_reg[4]_i_2_n_1\,
      CO(1) => \gt6_rx_cdrlock_counter_reg[4]_i_2_n_2\,
      CO(0) => \gt6_rx_cdrlock_counter_reg[4]_i_2_n_3\,
      CYINIT => \gt6_rx_cdrlock_counter_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3) => \gt6_rx_cdrlock_counter_reg[4]_i_2_n_4\,
      O(2) => \gt6_rx_cdrlock_counter_reg[4]_i_2_n_5\,
      O(1) => \gt6_rx_cdrlock_counter_reg[4]_i_2_n_6\,
      O(0) => \gt6_rx_cdrlock_counter_reg[4]_i_2_n_7\,
      S(3) => \gt6_rx_cdrlock_counter_reg_n_0_[4]\,
      S(2) => \gt6_rx_cdrlock_counter_reg_n_0_[3]\,
      S(1) => \gt6_rx_cdrlock_counter_reg_n_0_[2]\,
      S(0) => \gt6_rx_cdrlock_counter_reg_n_0_[1]\
    );
\gt6_rx_cdrlock_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt6_rx_cdrlock_counter(5),
      Q => \gt6_rx_cdrlock_counter_reg_n_0_[5]\,
      R => gt6_gtrxreset_i
    );
\gt6_rx_cdrlock_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt6_rx_cdrlock_counter(6),
      Q => \gt6_rx_cdrlock_counter_reg_n_0_[6]\,
      R => gt6_gtrxreset_i
    );
\gt6_rx_cdrlock_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt6_rx_cdrlock_counter(7),
      Q => \gt6_rx_cdrlock_counter_reg_n_0_[7]\,
      R => gt6_gtrxreset_i
    );
\gt6_rx_cdrlock_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt6_rx_cdrlock_counter(8),
      Q => \gt6_rx_cdrlock_counter_reg_n_0_[8]\,
      R => gt6_gtrxreset_i
    );
\gt6_rx_cdrlock_counter_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt6_rx_cdrlock_counter_reg[4]_i_2_n_0\,
      CO(3) => \gt6_rx_cdrlock_counter_reg[8]_i_2_n_0\,
      CO(2) => \gt6_rx_cdrlock_counter_reg[8]_i_2_n_1\,
      CO(1) => \gt6_rx_cdrlock_counter_reg[8]_i_2_n_2\,
      CO(0) => \gt6_rx_cdrlock_counter_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gt6_rx_cdrlock_counter_reg[8]_i_2_n_4\,
      O(2) => \gt6_rx_cdrlock_counter_reg[8]_i_2_n_5\,
      O(1) => \gt6_rx_cdrlock_counter_reg[8]_i_2_n_6\,
      O(0) => \gt6_rx_cdrlock_counter_reg[8]_i_2_n_7\,
      S(3) => \gt6_rx_cdrlock_counter_reg_n_0_[8]\,
      S(2) => \gt6_rx_cdrlock_counter_reg_n_0_[7]\,
      S(1) => \gt6_rx_cdrlock_counter_reg_n_0_[6]\,
      S(0) => \gt6_rx_cdrlock_counter_reg_n_0_[5]\
    );
\gt6_rx_cdrlock_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sysclk_in,
      CE => '1',
      D => gt6_rx_cdrlock_counter(9),
      Q => \gt6_rx_cdrlock_counter_reg_n_0_[9]\,
      R => gt6_gtrxreset_i
    );
gt6_rx_cdrlocked_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => gt6_rx_cdrlocked_reg_n_0,
      I1 => \gt6_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt6_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt6_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt6_rx_cdrlock_counter[31]_i_5_n_0\,
      O => gt6_rx_cdrlocked_i_1_n_0
    );
gt6_rx_cdrlocked_reg: unisim.vcomponents.FDRE
     port map (
      C => sysclk_in,
      CE => '1',
      D => gt6_rx_cdrlocked_i_1_n_0,
      Q => gt6_rx_cdrlocked_reg_n_0,
      R => gt6_gtrxreset_i
    );
gt6_rxresetfsm_i: entity work.gtwizard_0_gtwizard_0_RX_STARTUP_FSM_10
     port map (
      \FSM_sequential_rx_state_reg[0]_0\ => gt6_rx_cdrlocked_reg_n_0,
      SR(0) => gt6_gtrxreset_i,
      dont_reset_on_data_error_in => dont_reset_on_data_error_in,
      gt6_cplllock_out => \^gt6_cplllock_out\,
      gt6_data_valid_in => gt6_data_valid_in,
      gt6_rx_fsm_reset_done_out => gt6_rx_fsm_reset_done_out,
      gt6_rxdfelfhold_i => gt6_rxdfelfhold_i,
      gt6_rxresetdone_out => \^gt6_rxresetdone_out\,
      gt6_rxuserrdy_i => gt6_rxuserrdy_i,
      gt6_rxusrclk_in => gt6_rxusrclk_in,
      soft_reset_rx_in => soft_reset_rx_in,
      sysclk_in => sysclk_in
    );
gt6_txresetfsm_i: entity work.gtwizard_0_gtwizard_0_TX_STARTUP_FSM_11
     port map (
      gt6_cplllock_out => \^gt6_cplllock_out\,
      gt6_cpllrefclklost_i => gt6_cpllrefclklost_i,
      gt6_cpllreset_i => gt6_cpllreset_i,
      gt6_gttxreset_i => gt6_gttxreset_i,
      gt6_tx_fsm_reset_done_out => gt6_tx_fsm_reset_done_out,
      gt6_txresetdone_out => \^gt6_txresetdone_out\,
      gt6_txuserrdy_i => gt6_txuserrdy_i,
      soft_reset_tx_in => soft_reset_tx_in,
      sysclk_in => sysclk_in
    );
gtwizard_0_i: entity work.gtwizard_0_gtwizard_0_multi_gt
     port map (
      SR(0) => gt0_gtrxreset_i,
      gt0_cpllfbclklost_out => gt0_cpllfbclklost_out,
      gt0_cplllock_out => \^gt0_cplllock_out\,
      gt0_cplllockdetclk_in => gt0_cplllockdetclk_in,
      gt0_cpllrefclklost_i => gt0_cpllrefclklost_i,
      gt0_cpllreset_i => gt0_cpllreset_i,
      gt0_dmonitorout_out(7 downto 0) => gt0_dmonitorout_out(7 downto 0),
      gt0_drpaddr_in(8 downto 0) => gt0_drpaddr_in(8 downto 0),
      gt0_drpclk_in => gt0_drpclk_in,
      gt0_drpdi_in(15 downto 0) => gt0_drpdi_in(15 downto 0),
      gt0_drpdo_out(15 downto 0) => gt0_drpdo_out(15 downto 0),
      gt0_drpen_in => gt0_drpen_in,
      gt0_drprdy_out => gt0_drprdy_out,
      gt0_drpwe_in => gt0_drpwe_in,
      gt0_eyescandataerror_out => gt0_eyescandataerror_out,
      gt0_eyescanreset_in => gt0_eyescanreset_in,
      gt0_eyescantrigger_in => gt0_eyescantrigger_in,
      gt0_gtrefclk0_in => gt0_gtrefclk0_in,
      gt0_gtrefclk1_in => gt0_gtrefclk1_in,
      gt0_gttxreset_i => gt0_gttxreset_i,
      gt0_gtxrxn_in => gt0_gtxrxn_in,
      gt0_gtxrxp_in => gt0_gtxrxp_in,
      gt0_gtxtxn_out => gt0_gtxtxn_out,
      gt0_gtxtxp_out => gt0_gtxtxp_out,
      gt0_qplloutclk_in => gt0_qplloutclk_in,
      gt0_qplloutrefclk_in => gt0_qplloutrefclk_in,
      gt0_rxdata_out(31 downto 0) => gt0_rxdata_out(31 downto 0),
      gt0_rxdfelfhold_i => gt0_rxdfelfhold_i,
      gt0_rxdfelpmreset_in => gt0_rxdfelpmreset_in,
      gt0_rxmonitorout_out(6 downto 0) => gt0_rxmonitorout_out(6 downto 0),
      gt0_rxmonitorsel_in(1 downto 0) => gt0_rxmonitorsel_in(1 downto 0),
      gt0_rxoutclk_out => gt0_rxoutclk_out,
      gt0_rxoutclkfabric_out => gt0_rxoutclkfabric_out,
      gt0_rxpmareset_in => gt0_rxpmareset_in,
      gt0_rxresetdone_out => \^gt0_rxresetdone_out\,
      gt0_rxuserrdy_i => gt0_rxuserrdy_i,
      gt0_rxusrclk2_in => gt0_rxusrclk2_in,
      gt0_rxusrclk_in => gt0_rxusrclk_in,
      gt0_txdata_in(31 downto 0) => gt0_txdata_in(31 downto 0),
      gt0_txoutclk_out => gt0_txoutclk_out,
      gt0_txoutclkfabric_out => gt0_txoutclkfabric_out,
      gt0_txoutclkpcs_out => gt0_txoutclkpcs_out,
      gt0_txresetdone_out => \^gt0_txresetdone_out\,
      gt0_txuserrdy_i => gt0_txuserrdy_i,
      gt0_txusrclk2_in => gt0_txusrclk2_in,
      gt0_txusrclk_in => gt0_txusrclk_in,
      gt1_cpllfbclklost_out => gt1_cpllfbclklost_out,
      gt1_cpllfbclklost_out_0(0) => gt1_gtrxreset_i,
      gt1_cplllock_out => \^gt1_cplllock_out\,
      gt1_cplllockdetclk_in => gt1_cplllockdetclk_in,
      gt1_cpllrefclklost_i => gt1_cpllrefclklost_i,
      gt1_cpllreset_i => gt1_cpllreset_i,
      gt1_dmonitorout_out(7 downto 0) => gt1_dmonitorout_out(7 downto 0),
      gt1_drpaddr_in(8 downto 0) => gt1_drpaddr_in(8 downto 0),
      gt1_drpclk_in => gt1_drpclk_in,
      gt1_drpdi_in(15 downto 0) => gt1_drpdi_in(15 downto 0),
      gt1_drpdo_out(15 downto 0) => gt1_drpdo_out(15 downto 0),
      gt1_drpen_in => gt1_drpen_in,
      gt1_drprdy_out => gt1_drprdy_out,
      gt1_drpwe_in => gt1_drpwe_in,
      gt1_eyescandataerror_out => gt1_eyescandataerror_out,
      gt1_eyescanreset_in => gt1_eyescanreset_in,
      gt1_eyescantrigger_in => gt1_eyescantrigger_in,
      gt1_gtrefclk0_in => gt1_gtrefclk0_in,
      gt1_gtrefclk1_in => gt1_gtrefclk1_in,
      gt1_gttxreset_i => gt1_gttxreset_i,
      gt1_gtxrxn_in => gt1_gtxrxn_in,
      gt1_gtxrxp_in => gt1_gtxrxp_in,
      gt1_gtxtxn_out => gt1_gtxtxn_out,
      gt1_gtxtxp_out => gt1_gtxtxp_out,
      gt1_qplloutclk_in => gt1_qplloutclk_in,
      gt1_qplloutrefclk_in => gt1_qplloutrefclk_in,
      gt1_rxdata_out(31 downto 0) => gt1_rxdata_out(31 downto 0),
      gt1_rxdfelfhold_i => gt1_rxdfelfhold_i,
      gt1_rxdfelpmreset_in => gt1_rxdfelpmreset_in,
      gt1_rxmonitorout_out(6 downto 0) => gt1_rxmonitorout_out(6 downto 0),
      gt1_rxmonitorsel_in(1 downto 0) => gt1_rxmonitorsel_in(1 downto 0),
      gt1_rxoutclk_out => gt1_rxoutclk_out,
      gt1_rxoutclkfabric_out => gt1_rxoutclkfabric_out,
      gt1_rxpmareset_in => gt1_rxpmareset_in,
      gt1_rxresetdone_out => \^gt1_rxresetdone_out\,
      gt1_rxuserrdy_i => gt1_rxuserrdy_i,
      gt1_rxusrclk2_in => gt1_rxusrclk2_in,
      gt1_rxusrclk_in => gt1_rxusrclk_in,
      gt1_txdata_in(31 downto 0) => gt1_txdata_in(31 downto 0),
      gt1_txoutclk_out => gt1_txoutclk_out,
      gt1_txoutclkfabric_out => gt1_txoutclkfabric_out,
      gt1_txoutclkpcs_out => gt1_txoutclkpcs_out,
      gt1_txresetdone_out => \^gt1_txresetdone_out\,
      gt1_txuserrdy_i => gt1_txuserrdy_i,
      gt1_txusrclk2_in => gt1_txusrclk2_in,
      gt1_txusrclk_in => gt1_txusrclk_in,
      gt2_cpllfbclklost_out => gt2_cpllfbclklost_out,
      gt2_cpllfbclklost_out_0(0) => gt2_gtrxreset_i,
      gt2_cplllock_out => \^gt2_cplllock_out\,
      gt2_cplllockdetclk_in => gt2_cplllockdetclk_in,
      gt2_cpllrefclklost_i => gt2_cpllrefclklost_i,
      gt2_cpllreset_i => gt2_cpllreset_i,
      gt2_dmonitorout_out(7 downto 0) => gt2_dmonitorout_out(7 downto 0),
      gt2_drpaddr_in(8 downto 0) => gt2_drpaddr_in(8 downto 0),
      gt2_drpclk_in => gt2_drpclk_in,
      gt2_drpdi_in(15 downto 0) => gt2_drpdi_in(15 downto 0),
      gt2_drpdo_out(15 downto 0) => gt2_drpdo_out(15 downto 0),
      gt2_drpen_in => gt2_drpen_in,
      gt2_drprdy_out => gt2_drprdy_out,
      gt2_drpwe_in => gt2_drpwe_in,
      gt2_eyescandataerror_out => gt2_eyescandataerror_out,
      gt2_eyescanreset_in => gt2_eyescanreset_in,
      gt2_eyescantrigger_in => gt2_eyescantrigger_in,
      gt2_gtrefclk0_in => gt2_gtrefclk0_in,
      gt2_gtrefclk1_in => gt2_gtrefclk1_in,
      gt2_gttxreset_i => gt2_gttxreset_i,
      gt2_gtxrxn_in => gt2_gtxrxn_in,
      gt2_gtxrxp_in => gt2_gtxrxp_in,
      gt2_gtxtxn_out => gt2_gtxtxn_out,
      gt2_gtxtxp_out => gt2_gtxtxp_out,
      gt2_rxdata_out(31 downto 0) => gt2_rxdata_out(31 downto 0),
      gt2_rxdfelfhold_i => gt2_rxdfelfhold_i,
      gt2_rxdfelpmreset_in => gt2_rxdfelpmreset_in,
      gt2_rxmonitorout_out(6 downto 0) => gt2_rxmonitorout_out(6 downto 0),
      gt2_rxmonitorsel_in(1 downto 0) => gt2_rxmonitorsel_in(1 downto 0),
      gt2_rxoutclk_out => gt2_rxoutclk_out,
      gt2_rxoutclkfabric_out => gt2_rxoutclkfabric_out,
      gt2_rxpmareset_in => gt2_rxpmareset_in,
      gt2_rxresetdone_out => \^gt2_rxresetdone_out\,
      gt2_rxuserrdy_i => gt2_rxuserrdy_i,
      gt2_rxusrclk2_in => gt2_rxusrclk2_in,
      gt2_rxusrclk_in => gt2_rxusrclk_in,
      gt2_txdata_in(31 downto 0) => gt2_txdata_in(31 downto 0),
      gt2_txoutclk_out => gt2_txoutclk_out,
      gt2_txoutclkfabric_out => gt2_txoutclkfabric_out,
      gt2_txoutclkpcs_out => gt2_txoutclkpcs_out,
      gt2_txresetdone_out => \^gt2_txresetdone_out\,
      gt2_txuserrdy_i => gt2_txuserrdy_i,
      gt2_txusrclk2_in => gt2_txusrclk2_in,
      gt2_txusrclk_in => gt2_txusrclk_in,
      gt3_cpllfbclklost_out => gt3_cpllfbclklost_out,
      gt3_cpllfbclklost_out_0(0) => gt3_gtrxreset_i,
      gt3_cplllock_out => \^gt3_cplllock_out\,
      gt3_cplllockdetclk_in => gt3_cplllockdetclk_in,
      gt3_cpllrefclklost_i => gt3_cpllrefclklost_i,
      gt3_cpllreset_i => gt3_cpllreset_i,
      gt3_dmonitorout_out(7 downto 0) => gt3_dmonitorout_out(7 downto 0),
      gt3_drpaddr_in(8 downto 0) => gt3_drpaddr_in(8 downto 0),
      gt3_drpclk_in => gt3_drpclk_in,
      gt3_drpdi_in(15 downto 0) => gt3_drpdi_in(15 downto 0),
      gt3_drpdo_out(15 downto 0) => gt3_drpdo_out(15 downto 0),
      gt3_drpen_in => gt3_drpen_in,
      gt3_drprdy_out => gt3_drprdy_out,
      gt3_drpwe_in => gt3_drpwe_in,
      gt3_eyescandataerror_out => gt3_eyescandataerror_out,
      gt3_eyescanreset_in => gt3_eyescanreset_in,
      gt3_eyescantrigger_in => gt3_eyescantrigger_in,
      gt3_gtrefclk0_in => gt3_gtrefclk0_in,
      gt3_gtrefclk1_in => gt3_gtrefclk1_in,
      gt3_gttxreset_i => gt3_gttxreset_i,
      gt3_gtxrxn_in => gt3_gtxrxn_in,
      gt3_gtxrxp_in => gt3_gtxrxp_in,
      gt3_gtxtxn_out => gt3_gtxtxn_out,
      gt3_gtxtxp_out => gt3_gtxtxp_out,
      gt3_rxdata_out(31 downto 0) => gt3_rxdata_out(31 downto 0),
      gt3_rxdfelfhold_i => gt3_rxdfelfhold_i,
      gt3_rxdfelpmreset_in => gt3_rxdfelpmreset_in,
      gt3_rxmonitorout_out(6 downto 0) => gt3_rxmonitorout_out(6 downto 0),
      gt3_rxmonitorsel_in(1 downto 0) => gt3_rxmonitorsel_in(1 downto 0),
      gt3_rxoutclk_out => gt3_rxoutclk_out,
      gt3_rxoutclkfabric_out => gt3_rxoutclkfabric_out,
      gt3_rxpmareset_in => gt3_rxpmareset_in,
      gt3_rxresetdone_out => \^gt3_rxresetdone_out\,
      gt3_rxuserrdy_i => gt3_rxuserrdy_i,
      gt3_rxusrclk2_in => gt3_rxusrclk2_in,
      gt3_rxusrclk_in => gt3_rxusrclk_in,
      gt3_txdata_in(31 downto 0) => gt3_txdata_in(31 downto 0),
      gt3_txoutclk_out => gt3_txoutclk_out,
      gt3_txoutclkfabric_out => gt3_txoutclkfabric_out,
      gt3_txoutclkpcs_out => gt3_txoutclkpcs_out,
      gt3_txresetdone_out => \^gt3_txresetdone_out\,
      gt3_txuserrdy_i => gt3_txuserrdy_i,
      gt3_txusrclk2_in => gt3_txusrclk2_in,
      gt3_txusrclk_in => gt3_txusrclk_in,
      gt4_cpllfbclklost_out => gt4_cpllfbclklost_out,
      gt4_cpllfbclklost_out_0(0) => gt4_gtrxreset_i,
      gt4_cplllock_out => \^gt4_cplllock_out\,
      gt4_cplllockdetclk_in => gt4_cplllockdetclk_in,
      gt4_cpllrefclklost_i => gt4_cpllrefclklost_i,
      gt4_cpllreset_i => gt4_cpllreset_i,
      gt4_dmonitorout_out(7 downto 0) => gt4_dmonitorout_out(7 downto 0),
      gt4_drpaddr_in(8 downto 0) => gt4_drpaddr_in(8 downto 0),
      gt4_drpclk_in => gt4_drpclk_in,
      gt4_drpdi_in(15 downto 0) => gt4_drpdi_in(15 downto 0),
      gt4_drpdo_out(15 downto 0) => gt4_drpdo_out(15 downto 0),
      gt4_drpen_in => gt4_drpen_in,
      gt4_drprdy_out => gt4_drprdy_out,
      gt4_drpwe_in => gt4_drpwe_in,
      gt4_eyescandataerror_out => gt4_eyescandataerror_out,
      gt4_eyescanreset_in => gt4_eyescanreset_in,
      gt4_eyescantrigger_in => gt4_eyescantrigger_in,
      gt4_gtrefclk0_in => gt4_gtrefclk0_in,
      gt4_gtrefclk1_in => gt4_gtrefclk1_in,
      gt4_gttxreset_i => gt4_gttxreset_i,
      gt4_gtxrxn_in => gt4_gtxrxn_in,
      gt4_gtxrxp_in => gt4_gtxrxp_in,
      gt4_gtxtxn_out => gt4_gtxtxn_out,
      gt4_gtxtxp_out => gt4_gtxtxp_out,
      gt4_rxdata_out(31 downto 0) => gt4_rxdata_out(31 downto 0),
      gt4_rxdfelfhold_i => gt4_rxdfelfhold_i,
      gt4_rxdfelpmreset_in => gt4_rxdfelpmreset_in,
      gt4_rxmonitorout_out(6 downto 0) => gt4_rxmonitorout_out(6 downto 0),
      gt4_rxmonitorsel_in(1 downto 0) => gt4_rxmonitorsel_in(1 downto 0),
      gt4_rxoutclk_out => gt4_rxoutclk_out,
      gt4_rxoutclkfabric_out => gt4_rxoutclkfabric_out,
      gt4_rxpmareset_in => gt4_rxpmareset_in,
      gt4_rxresetdone_out => \^gt4_rxresetdone_out\,
      gt4_rxuserrdy_i => gt4_rxuserrdy_i,
      gt4_rxusrclk2_in => gt4_rxusrclk2_in,
      gt4_rxusrclk_in => gt4_rxusrclk_in,
      gt4_txdata_in(31 downto 0) => gt4_txdata_in(31 downto 0),
      gt4_txoutclk_out => gt4_txoutclk_out,
      gt4_txoutclkfabric_out => gt4_txoutclkfabric_out,
      gt4_txoutclkpcs_out => gt4_txoutclkpcs_out,
      gt4_txresetdone_out => \^gt4_txresetdone_out\,
      gt4_txuserrdy_i => gt4_txuserrdy_i,
      gt4_txusrclk2_in => gt4_txusrclk2_in,
      gt4_txusrclk_in => gt4_txusrclk_in,
      gt5_cpllfbclklost_out => gt5_cpllfbclklost_out,
      gt5_cpllfbclklost_out_0(0) => gt5_gtrxreset_i,
      gt5_cplllock_out => \^gt5_cplllock_out\,
      gt5_cplllockdetclk_in => gt5_cplllockdetclk_in,
      gt5_cpllrefclklost_i => gt5_cpllrefclklost_i,
      gt5_cpllreset_i => gt5_cpllreset_i,
      gt5_dmonitorout_out(7 downto 0) => gt5_dmonitorout_out(7 downto 0),
      gt5_drpaddr_in(8 downto 0) => gt5_drpaddr_in(8 downto 0),
      gt5_drpclk_in => gt5_drpclk_in,
      gt5_drpdi_in(15 downto 0) => gt5_drpdi_in(15 downto 0),
      gt5_drpdo_out(15 downto 0) => gt5_drpdo_out(15 downto 0),
      gt5_drpen_in => gt5_drpen_in,
      gt5_drprdy_out => gt5_drprdy_out,
      gt5_drpwe_in => gt5_drpwe_in,
      gt5_eyescandataerror_out => gt5_eyescandataerror_out,
      gt5_eyescanreset_in => gt5_eyescanreset_in,
      gt5_eyescantrigger_in => gt5_eyescantrigger_in,
      gt5_gtrefclk0_in => gt5_gtrefclk0_in,
      gt5_gtrefclk1_in => gt5_gtrefclk1_in,
      gt5_gttxreset_i => gt5_gttxreset_i,
      gt5_gtxrxn_in => gt5_gtxrxn_in,
      gt5_gtxrxp_in => gt5_gtxrxp_in,
      gt5_gtxtxn_out => gt5_gtxtxn_out,
      gt5_gtxtxp_out => gt5_gtxtxp_out,
      gt5_rxdata_out(31 downto 0) => gt5_rxdata_out(31 downto 0),
      gt5_rxdfelfhold_i => gt5_rxdfelfhold_i,
      gt5_rxdfelpmreset_in => gt5_rxdfelpmreset_in,
      gt5_rxmonitorout_out(6 downto 0) => gt5_rxmonitorout_out(6 downto 0),
      gt5_rxmonitorsel_in(1 downto 0) => gt5_rxmonitorsel_in(1 downto 0),
      gt5_rxoutclk_out => gt5_rxoutclk_out,
      gt5_rxoutclkfabric_out => gt5_rxoutclkfabric_out,
      gt5_rxpmareset_in => gt5_rxpmareset_in,
      gt5_rxresetdone_out => \^gt5_rxresetdone_out\,
      gt5_rxuserrdy_i => gt5_rxuserrdy_i,
      gt5_rxusrclk2_in => gt5_rxusrclk2_in,
      gt5_rxusrclk_in => gt5_rxusrclk_in,
      gt5_txdata_in(31 downto 0) => gt5_txdata_in(31 downto 0),
      gt5_txoutclk_out => gt5_txoutclk_out,
      gt5_txoutclkfabric_out => gt5_txoutclkfabric_out,
      gt5_txoutclkpcs_out => gt5_txoutclkpcs_out,
      gt5_txresetdone_out => \^gt5_txresetdone_out\,
      gt5_txuserrdy_i => gt5_txuserrdy_i,
      gt5_txusrclk2_in => gt5_txusrclk2_in,
      gt5_txusrclk_in => gt5_txusrclk_in,
      gt6_cpllfbclklost_out => gt6_cpllfbclklost_out,
      gt6_cpllfbclklost_out_0(0) => gt6_gtrxreset_i,
      gt6_cplllock_out => \^gt6_cplllock_out\,
      gt6_cplllockdetclk_in => gt6_cplllockdetclk_in,
      gt6_cpllrefclklost_i => gt6_cpllrefclklost_i,
      gt6_cpllreset_i => gt6_cpllreset_i,
      gt6_dmonitorout_out(7 downto 0) => gt6_dmonitorout_out(7 downto 0),
      gt6_drpaddr_in(8 downto 0) => gt6_drpaddr_in(8 downto 0),
      gt6_drpclk_in => gt6_drpclk_in,
      gt6_drpdi_in(15 downto 0) => gt6_drpdi_in(15 downto 0),
      gt6_drpdo_out(15 downto 0) => gt6_drpdo_out(15 downto 0),
      gt6_drpen_in => gt6_drpen_in,
      gt6_drprdy_out => gt6_drprdy_out,
      gt6_drpwe_in => gt6_drpwe_in,
      gt6_eyescandataerror_out => gt6_eyescandataerror_out,
      gt6_eyescanreset_in => gt6_eyescanreset_in,
      gt6_eyescantrigger_in => gt6_eyescantrigger_in,
      gt6_gtrefclk0_in => gt6_gtrefclk0_in,
      gt6_gtrefclk1_in => gt6_gtrefclk1_in,
      gt6_gttxreset_i => gt6_gttxreset_i,
      gt6_gtxrxn_in => gt6_gtxrxn_in,
      gt6_gtxrxp_in => gt6_gtxrxp_in,
      gt6_gtxtxn_out => gt6_gtxtxn_out,
      gt6_gtxtxp_out => gt6_gtxtxp_out,
      gt6_rxdata_out(31 downto 0) => gt6_rxdata_out(31 downto 0),
      gt6_rxdfelfhold_i => gt6_rxdfelfhold_i,
      gt6_rxdfelpmreset_in => gt6_rxdfelpmreset_in,
      gt6_rxmonitorout_out(6 downto 0) => gt6_rxmonitorout_out(6 downto 0),
      gt6_rxmonitorsel_in(1 downto 0) => gt6_rxmonitorsel_in(1 downto 0),
      gt6_rxoutclk_out => gt6_rxoutclk_out,
      gt6_rxoutclkfabric_out => gt6_rxoutclkfabric_out,
      gt6_rxpmareset_in => gt6_rxpmareset_in,
      gt6_rxresetdone_out => \^gt6_rxresetdone_out\,
      gt6_rxuserrdy_i => gt6_rxuserrdy_i,
      gt6_rxusrclk2_in => gt6_rxusrclk2_in,
      gt6_rxusrclk_in => gt6_rxusrclk_in,
      gt6_txdata_in(31 downto 0) => gt6_txdata_in(31 downto 0),
      gt6_txoutclk_out => gt6_txoutclk_out,
      gt6_txoutclkfabric_out => gt6_txoutclkfabric_out,
      gt6_txoutclkpcs_out => gt6_txoutclkpcs_out,
      gt6_txresetdone_out => \^gt6_txresetdone_out\,
      gt6_txuserrdy_i => gt6_txuserrdy_i,
      gt6_txusrclk2_in => gt6_txusrclk2_in,
      gt6_txusrclk_in => gt6_txusrclk_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gtwizard_0 is
  port (
    sysclk_in : in STD_LOGIC;
    soft_reset_tx_in : in STD_LOGIC;
    soft_reset_rx_in : in STD_LOGIC;
    dont_reset_on_data_error_in : in STD_LOGIC;
    gt0_tx_fsm_reset_done_out : out STD_LOGIC;
    gt0_rx_fsm_reset_done_out : out STD_LOGIC;
    gt0_data_valid_in : in STD_LOGIC;
    gt1_tx_fsm_reset_done_out : out STD_LOGIC;
    gt1_rx_fsm_reset_done_out : out STD_LOGIC;
    gt1_data_valid_in : in STD_LOGIC;
    gt2_tx_fsm_reset_done_out : out STD_LOGIC;
    gt2_rx_fsm_reset_done_out : out STD_LOGIC;
    gt2_data_valid_in : in STD_LOGIC;
    gt3_tx_fsm_reset_done_out : out STD_LOGIC;
    gt3_rx_fsm_reset_done_out : out STD_LOGIC;
    gt3_data_valid_in : in STD_LOGIC;
    gt4_tx_fsm_reset_done_out : out STD_LOGIC;
    gt4_rx_fsm_reset_done_out : out STD_LOGIC;
    gt4_data_valid_in : in STD_LOGIC;
    gt5_tx_fsm_reset_done_out : out STD_LOGIC;
    gt5_rx_fsm_reset_done_out : out STD_LOGIC;
    gt5_data_valid_in : in STD_LOGIC;
    gt6_tx_fsm_reset_done_out : out STD_LOGIC;
    gt6_rx_fsm_reset_done_out : out STD_LOGIC;
    gt6_data_valid_in : in STD_LOGIC;
    gt0_cpllfbclklost_out : out STD_LOGIC;
    gt0_cplllock_out : out STD_LOGIC;
    gt0_cplllockdetclk_in : in STD_LOGIC;
    gt0_cpllreset_in : in STD_LOGIC;
    gt0_gtrefclk0_in : in STD_LOGIC;
    gt0_gtrefclk1_in : in STD_LOGIC;
    gt0_drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    gt0_drpclk_in : in STD_LOGIC;
    gt0_drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_drpen_in : in STD_LOGIC;
    gt0_drprdy_out : out STD_LOGIC;
    gt0_drpwe_in : in STD_LOGIC;
    gt0_dmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt0_eyescanreset_in : in STD_LOGIC;
    gt0_rxuserrdy_in : in STD_LOGIC;
    gt0_eyescandataerror_out : out STD_LOGIC;
    gt0_eyescantrigger_in : in STD_LOGIC;
    gt0_rxusrclk_in : in STD_LOGIC;
    gt0_rxusrclk2_in : in STD_LOGIC;
    gt0_rxdata_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt0_gtxrxp_in : in STD_LOGIC;
    gt0_gtxrxn_in : in STD_LOGIC;
    gt0_rxdfelpmreset_in : in STD_LOGIC;
    gt0_rxmonitorout_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    gt0_rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_rxoutclk_out : out STD_LOGIC;
    gt0_rxoutclkfabric_out : out STD_LOGIC;
    gt0_gtrxreset_in : in STD_LOGIC;
    gt0_rxpmareset_in : in STD_LOGIC;
    gt0_rxresetdone_out : out STD_LOGIC;
    gt0_gttxreset_in : in STD_LOGIC;
    gt0_txuserrdy_in : in STD_LOGIC;
    gt0_txusrclk_in : in STD_LOGIC;
    gt0_txusrclk2_in : in STD_LOGIC;
    gt0_txdata_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gt0_gtxtxn_out : out STD_LOGIC;
    gt0_gtxtxp_out : out STD_LOGIC;
    gt0_txoutclk_out : out STD_LOGIC;
    gt0_txoutclkfabric_out : out STD_LOGIC;
    gt0_txoutclkpcs_out : out STD_LOGIC;
    gt0_txresetdone_out : out STD_LOGIC;
    gt1_cpllfbclklost_out : out STD_LOGIC;
    gt1_cplllock_out : out STD_LOGIC;
    gt1_cplllockdetclk_in : in STD_LOGIC;
    gt1_cpllreset_in : in STD_LOGIC;
    gt1_gtrefclk0_in : in STD_LOGIC;
    gt1_gtrefclk1_in : in STD_LOGIC;
    gt1_drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    gt1_drpclk_in : in STD_LOGIC;
    gt1_drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt1_drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt1_drpen_in : in STD_LOGIC;
    gt1_drprdy_out : out STD_LOGIC;
    gt1_drpwe_in : in STD_LOGIC;
    gt1_dmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt1_eyescanreset_in : in STD_LOGIC;
    gt1_rxuserrdy_in : in STD_LOGIC;
    gt1_eyescandataerror_out : out STD_LOGIC;
    gt1_eyescantrigger_in : in STD_LOGIC;
    gt1_rxusrclk_in : in STD_LOGIC;
    gt1_rxusrclk2_in : in STD_LOGIC;
    gt1_rxdata_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt1_gtxrxp_in : in STD_LOGIC;
    gt1_gtxrxn_in : in STD_LOGIC;
    gt1_rxdfelpmreset_in : in STD_LOGIC;
    gt1_rxmonitorout_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    gt1_rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt1_rxoutclk_out : out STD_LOGIC;
    gt1_rxoutclkfabric_out : out STD_LOGIC;
    gt1_gtrxreset_in : in STD_LOGIC;
    gt1_rxpmareset_in : in STD_LOGIC;
    gt1_rxresetdone_out : out STD_LOGIC;
    gt1_gttxreset_in : in STD_LOGIC;
    gt1_txuserrdy_in : in STD_LOGIC;
    gt1_txusrclk_in : in STD_LOGIC;
    gt1_txusrclk2_in : in STD_LOGIC;
    gt1_txdata_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gt1_gtxtxn_out : out STD_LOGIC;
    gt1_gtxtxp_out : out STD_LOGIC;
    gt1_txoutclk_out : out STD_LOGIC;
    gt1_txoutclkfabric_out : out STD_LOGIC;
    gt1_txoutclkpcs_out : out STD_LOGIC;
    gt1_txresetdone_out : out STD_LOGIC;
    gt2_cpllfbclklost_out : out STD_LOGIC;
    gt2_cplllock_out : out STD_LOGIC;
    gt2_cplllockdetclk_in : in STD_LOGIC;
    gt2_cpllreset_in : in STD_LOGIC;
    gt2_gtrefclk0_in : in STD_LOGIC;
    gt2_gtrefclk1_in : in STD_LOGIC;
    gt2_drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    gt2_drpclk_in : in STD_LOGIC;
    gt2_drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt2_drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt2_drpen_in : in STD_LOGIC;
    gt2_drprdy_out : out STD_LOGIC;
    gt2_drpwe_in : in STD_LOGIC;
    gt2_dmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt2_eyescanreset_in : in STD_LOGIC;
    gt2_rxuserrdy_in : in STD_LOGIC;
    gt2_eyescandataerror_out : out STD_LOGIC;
    gt2_eyescantrigger_in : in STD_LOGIC;
    gt2_rxusrclk_in : in STD_LOGIC;
    gt2_rxusrclk2_in : in STD_LOGIC;
    gt2_rxdata_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt2_gtxrxp_in : in STD_LOGIC;
    gt2_gtxrxn_in : in STD_LOGIC;
    gt2_rxdfelpmreset_in : in STD_LOGIC;
    gt2_rxmonitorout_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    gt2_rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt2_rxoutclk_out : out STD_LOGIC;
    gt2_rxoutclkfabric_out : out STD_LOGIC;
    gt2_gtrxreset_in : in STD_LOGIC;
    gt2_rxpmareset_in : in STD_LOGIC;
    gt2_rxresetdone_out : out STD_LOGIC;
    gt2_gttxreset_in : in STD_LOGIC;
    gt2_txuserrdy_in : in STD_LOGIC;
    gt2_txusrclk_in : in STD_LOGIC;
    gt2_txusrclk2_in : in STD_LOGIC;
    gt2_txdata_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gt2_gtxtxn_out : out STD_LOGIC;
    gt2_gtxtxp_out : out STD_LOGIC;
    gt2_txoutclk_out : out STD_LOGIC;
    gt2_txoutclkfabric_out : out STD_LOGIC;
    gt2_txoutclkpcs_out : out STD_LOGIC;
    gt2_txresetdone_out : out STD_LOGIC;
    gt3_cpllfbclklost_out : out STD_LOGIC;
    gt3_cplllock_out : out STD_LOGIC;
    gt3_cplllockdetclk_in : in STD_LOGIC;
    gt3_cpllreset_in : in STD_LOGIC;
    gt3_gtrefclk0_in : in STD_LOGIC;
    gt3_gtrefclk1_in : in STD_LOGIC;
    gt3_drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    gt3_drpclk_in : in STD_LOGIC;
    gt3_drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt3_drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt3_drpen_in : in STD_LOGIC;
    gt3_drprdy_out : out STD_LOGIC;
    gt3_drpwe_in : in STD_LOGIC;
    gt3_dmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt3_eyescanreset_in : in STD_LOGIC;
    gt3_rxuserrdy_in : in STD_LOGIC;
    gt3_eyescandataerror_out : out STD_LOGIC;
    gt3_eyescantrigger_in : in STD_LOGIC;
    gt3_rxusrclk_in : in STD_LOGIC;
    gt3_rxusrclk2_in : in STD_LOGIC;
    gt3_rxdata_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt3_gtxrxp_in : in STD_LOGIC;
    gt3_gtxrxn_in : in STD_LOGIC;
    gt3_rxdfelpmreset_in : in STD_LOGIC;
    gt3_rxmonitorout_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    gt3_rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt3_rxoutclk_out : out STD_LOGIC;
    gt3_rxoutclkfabric_out : out STD_LOGIC;
    gt3_gtrxreset_in : in STD_LOGIC;
    gt3_rxpmareset_in : in STD_LOGIC;
    gt3_rxresetdone_out : out STD_LOGIC;
    gt3_gttxreset_in : in STD_LOGIC;
    gt3_txuserrdy_in : in STD_LOGIC;
    gt3_txusrclk_in : in STD_LOGIC;
    gt3_txusrclk2_in : in STD_LOGIC;
    gt3_txdata_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gt3_gtxtxn_out : out STD_LOGIC;
    gt3_gtxtxp_out : out STD_LOGIC;
    gt3_txoutclk_out : out STD_LOGIC;
    gt3_txoutclkfabric_out : out STD_LOGIC;
    gt3_txoutclkpcs_out : out STD_LOGIC;
    gt3_txresetdone_out : out STD_LOGIC;
    gt4_cpllfbclklost_out : out STD_LOGIC;
    gt4_cplllock_out : out STD_LOGIC;
    gt4_cplllockdetclk_in : in STD_LOGIC;
    gt4_cpllreset_in : in STD_LOGIC;
    gt4_gtrefclk0_in : in STD_LOGIC;
    gt4_gtrefclk1_in : in STD_LOGIC;
    gt4_drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    gt4_drpclk_in : in STD_LOGIC;
    gt4_drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt4_drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt4_drpen_in : in STD_LOGIC;
    gt4_drprdy_out : out STD_LOGIC;
    gt4_drpwe_in : in STD_LOGIC;
    gt4_dmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt4_eyescanreset_in : in STD_LOGIC;
    gt4_rxuserrdy_in : in STD_LOGIC;
    gt4_eyescandataerror_out : out STD_LOGIC;
    gt4_eyescantrigger_in : in STD_LOGIC;
    gt4_rxusrclk_in : in STD_LOGIC;
    gt4_rxusrclk2_in : in STD_LOGIC;
    gt4_rxdata_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt4_gtxrxp_in : in STD_LOGIC;
    gt4_gtxrxn_in : in STD_LOGIC;
    gt4_rxdfelpmreset_in : in STD_LOGIC;
    gt4_rxmonitorout_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    gt4_rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt4_rxoutclk_out : out STD_LOGIC;
    gt4_rxoutclkfabric_out : out STD_LOGIC;
    gt4_gtrxreset_in : in STD_LOGIC;
    gt4_rxpmareset_in : in STD_LOGIC;
    gt4_rxresetdone_out : out STD_LOGIC;
    gt4_gttxreset_in : in STD_LOGIC;
    gt4_txuserrdy_in : in STD_LOGIC;
    gt4_txusrclk_in : in STD_LOGIC;
    gt4_txusrclk2_in : in STD_LOGIC;
    gt4_txdata_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gt4_gtxtxn_out : out STD_LOGIC;
    gt4_gtxtxp_out : out STD_LOGIC;
    gt4_txoutclk_out : out STD_LOGIC;
    gt4_txoutclkfabric_out : out STD_LOGIC;
    gt4_txoutclkpcs_out : out STD_LOGIC;
    gt4_txresetdone_out : out STD_LOGIC;
    gt5_cpllfbclklost_out : out STD_LOGIC;
    gt5_cplllock_out : out STD_LOGIC;
    gt5_cplllockdetclk_in : in STD_LOGIC;
    gt5_cpllreset_in : in STD_LOGIC;
    gt5_gtrefclk0_in : in STD_LOGIC;
    gt5_gtrefclk1_in : in STD_LOGIC;
    gt5_drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    gt5_drpclk_in : in STD_LOGIC;
    gt5_drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt5_drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt5_drpen_in : in STD_LOGIC;
    gt5_drprdy_out : out STD_LOGIC;
    gt5_drpwe_in : in STD_LOGIC;
    gt5_dmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt5_eyescanreset_in : in STD_LOGIC;
    gt5_rxuserrdy_in : in STD_LOGIC;
    gt5_eyescandataerror_out : out STD_LOGIC;
    gt5_eyescantrigger_in : in STD_LOGIC;
    gt5_rxusrclk_in : in STD_LOGIC;
    gt5_rxusrclk2_in : in STD_LOGIC;
    gt5_rxdata_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt5_gtxrxp_in : in STD_LOGIC;
    gt5_gtxrxn_in : in STD_LOGIC;
    gt5_rxdfelpmreset_in : in STD_LOGIC;
    gt5_rxmonitorout_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    gt5_rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt5_rxoutclk_out : out STD_LOGIC;
    gt5_rxoutclkfabric_out : out STD_LOGIC;
    gt5_gtrxreset_in : in STD_LOGIC;
    gt5_rxpmareset_in : in STD_LOGIC;
    gt5_rxresetdone_out : out STD_LOGIC;
    gt5_gttxreset_in : in STD_LOGIC;
    gt5_txuserrdy_in : in STD_LOGIC;
    gt5_txusrclk_in : in STD_LOGIC;
    gt5_txusrclk2_in : in STD_LOGIC;
    gt5_txdata_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gt5_gtxtxn_out : out STD_LOGIC;
    gt5_gtxtxp_out : out STD_LOGIC;
    gt5_txoutclk_out : out STD_LOGIC;
    gt5_txoutclkfabric_out : out STD_LOGIC;
    gt5_txoutclkpcs_out : out STD_LOGIC;
    gt5_txresetdone_out : out STD_LOGIC;
    gt6_cpllfbclklost_out : out STD_LOGIC;
    gt6_cplllock_out : out STD_LOGIC;
    gt6_cplllockdetclk_in : in STD_LOGIC;
    gt6_cpllreset_in : in STD_LOGIC;
    gt6_gtrefclk0_in : in STD_LOGIC;
    gt6_gtrefclk1_in : in STD_LOGIC;
    gt6_drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    gt6_drpclk_in : in STD_LOGIC;
    gt6_drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt6_drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt6_drpen_in : in STD_LOGIC;
    gt6_drprdy_out : out STD_LOGIC;
    gt6_drpwe_in : in STD_LOGIC;
    gt6_dmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt6_eyescanreset_in : in STD_LOGIC;
    gt6_rxuserrdy_in : in STD_LOGIC;
    gt6_eyescandataerror_out : out STD_LOGIC;
    gt6_eyescantrigger_in : in STD_LOGIC;
    gt6_rxusrclk_in : in STD_LOGIC;
    gt6_rxusrclk2_in : in STD_LOGIC;
    gt6_rxdata_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt6_gtxrxp_in : in STD_LOGIC;
    gt6_gtxrxn_in : in STD_LOGIC;
    gt6_rxdfelpmreset_in : in STD_LOGIC;
    gt6_rxmonitorout_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    gt6_rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt6_rxoutclk_out : out STD_LOGIC;
    gt6_rxoutclkfabric_out : out STD_LOGIC;
    gt6_gtrxreset_in : in STD_LOGIC;
    gt6_rxpmareset_in : in STD_LOGIC;
    gt6_rxresetdone_out : out STD_LOGIC;
    gt6_gttxreset_in : in STD_LOGIC;
    gt6_txuserrdy_in : in STD_LOGIC;
    gt6_txusrclk_in : in STD_LOGIC;
    gt6_txusrclk2_in : in STD_LOGIC;
    gt6_txdata_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gt6_gtxtxn_out : out STD_LOGIC;
    gt6_gtxtxp_out : out STD_LOGIC;
    gt6_txoutclk_out : out STD_LOGIC;
    gt6_txoutclkfabric_out : out STD_LOGIC;
    gt6_txoutclkpcs_out : out STD_LOGIC;
    gt6_txresetdone_out : out STD_LOGIC;
    gt0_qplloutclk_in : in STD_LOGIC;
    gt0_qplloutrefclk_in : in STD_LOGIC;
    gt1_qplloutclk_in : in STD_LOGIC;
    gt1_qplloutrefclk_in : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of gtwizard_0 : entity is true;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of gtwizard_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of gtwizard_0 : entity is "gtwizard_0,gtwizard_v3_6_10,{protocol_file=Start_from_scratch}";
end gtwizard_0;

architecture STRUCTURE of gtwizard_0 is
  attribute DowngradeIPIdentifiedWarnings of inst : label is "yes";
  attribute EXAMPLE_SIMULATION : integer;
  attribute EXAMPLE_SIMULATION of inst : label is 0;
  attribute EXAMPLE_SIM_GTRESET_SPEEDUP : string;
  attribute EXAMPLE_SIM_GTRESET_SPEEDUP of inst : label is "TRUE";
  attribute EXAMPLE_USE_CHIPSCOPE : integer;
  attribute EXAMPLE_USE_CHIPSCOPE of inst : label is 0;
  attribute RX_CDRLOCK_TIME : string;
  attribute RX_CDRLOCK_TIME of inst : label is "78125.000000";
  attribute STABLE_CLOCK_PERIOD : integer;
  attribute STABLE_CLOCK_PERIOD of inst : label is 10;
  attribute USE_BUFG : integer;
  attribute USE_BUFG of inst : label is 0;
  attribute WAIT_TIME_CDRLOCK : integer;
  attribute WAIT_TIME_CDRLOCK of inst : label is 7813;
begin
inst: entity work.gtwizard_0_gtwizard_0_init
     port map (
      dont_reset_on_data_error_in => dont_reset_on_data_error_in,
      gt0_cpllfbclklost_out => gt0_cpllfbclklost_out,
      gt0_cplllock_out => gt0_cplllock_out,
      gt0_cplllockdetclk_in => gt0_cplllockdetclk_in,
      gt0_cpllreset_in => gt0_cpllreset_in,
      gt0_data_valid_in => gt0_data_valid_in,
      gt0_dmonitorout_out(7 downto 0) => gt0_dmonitorout_out(7 downto 0),
      gt0_drpaddr_in(8 downto 0) => gt0_drpaddr_in(8 downto 0),
      gt0_drpclk_in => gt0_drpclk_in,
      gt0_drpdi_in(15 downto 0) => gt0_drpdi_in(15 downto 0),
      gt0_drpdo_out(15 downto 0) => gt0_drpdo_out(15 downto 0),
      gt0_drpen_in => gt0_drpen_in,
      gt0_drprdy_out => gt0_drprdy_out,
      gt0_drpwe_in => gt0_drpwe_in,
      gt0_eyescandataerror_out => gt0_eyescandataerror_out,
      gt0_eyescanreset_in => gt0_eyescanreset_in,
      gt0_eyescantrigger_in => gt0_eyescantrigger_in,
      gt0_gtrefclk0_in => gt0_gtrefclk0_in,
      gt0_gtrefclk1_in => gt0_gtrefclk1_in,
      gt0_gtrxreset_in => gt0_gtrxreset_in,
      gt0_gttxreset_in => gt0_gttxreset_in,
      gt0_gtxrxn_in => gt0_gtxrxn_in,
      gt0_gtxrxp_in => gt0_gtxrxp_in,
      gt0_gtxtxn_out => gt0_gtxtxn_out,
      gt0_gtxtxp_out => gt0_gtxtxp_out,
      gt0_qplloutclk_in => gt0_qplloutclk_in,
      gt0_qplloutrefclk_in => gt0_qplloutrefclk_in,
      gt0_rx_fsm_reset_done_out => gt0_rx_fsm_reset_done_out,
      gt0_rxdata_out(31 downto 0) => gt0_rxdata_out(31 downto 0),
      gt0_rxdfelpmreset_in => gt0_rxdfelpmreset_in,
      gt0_rxmonitorout_out(6 downto 0) => gt0_rxmonitorout_out(6 downto 0),
      gt0_rxmonitorsel_in(1 downto 0) => gt0_rxmonitorsel_in(1 downto 0),
      gt0_rxoutclk_out => gt0_rxoutclk_out,
      gt0_rxoutclkfabric_out => gt0_rxoutclkfabric_out,
      gt0_rxpmareset_in => gt0_rxpmareset_in,
      gt0_rxresetdone_out => gt0_rxresetdone_out,
      gt0_rxuserrdy_in => gt0_rxuserrdy_in,
      gt0_rxusrclk2_in => gt0_rxusrclk2_in,
      gt0_rxusrclk_in => gt0_rxusrclk_in,
      gt0_tx_fsm_reset_done_out => gt0_tx_fsm_reset_done_out,
      gt0_txdata_in(31 downto 0) => gt0_txdata_in(31 downto 0),
      gt0_txoutclk_out => gt0_txoutclk_out,
      gt0_txoutclkfabric_out => gt0_txoutclkfabric_out,
      gt0_txoutclkpcs_out => gt0_txoutclkpcs_out,
      gt0_txresetdone_out => gt0_txresetdone_out,
      gt0_txuserrdy_in => gt0_txuserrdy_in,
      gt0_txusrclk2_in => gt0_txusrclk2_in,
      gt0_txusrclk_in => gt0_txusrclk_in,
      gt1_cpllfbclklost_out => gt1_cpllfbclklost_out,
      gt1_cplllock_out => gt1_cplllock_out,
      gt1_cplllockdetclk_in => gt1_cplllockdetclk_in,
      gt1_cpllreset_in => gt1_cpllreset_in,
      gt1_data_valid_in => gt1_data_valid_in,
      gt1_dmonitorout_out(7 downto 0) => gt1_dmonitorout_out(7 downto 0),
      gt1_drpaddr_in(8 downto 0) => gt1_drpaddr_in(8 downto 0),
      gt1_drpclk_in => gt1_drpclk_in,
      gt1_drpdi_in(15 downto 0) => gt1_drpdi_in(15 downto 0),
      gt1_drpdo_out(15 downto 0) => gt1_drpdo_out(15 downto 0),
      gt1_drpen_in => gt1_drpen_in,
      gt1_drprdy_out => gt1_drprdy_out,
      gt1_drpwe_in => gt1_drpwe_in,
      gt1_eyescandataerror_out => gt1_eyescandataerror_out,
      gt1_eyescanreset_in => gt1_eyescanreset_in,
      gt1_eyescantrigger_in => gt1_eyescantrigger_in,
      gt1_gtrefclk0_in => gt1_gtrefclk0_in,
      gt1_gtrefclk1_in => gt1_gtrefclk1_in,
      gt1_gtrxreset_in => gt1_gtrxreset_in,
      gt1_gttxreset_in => gt1_gttxreset_in,
      gt1_gtxrxn_in => gt1_gtxrxn_in,
      gt1_gtxrxp_in => gt1_gtxrxp_in,
      gt1_gtxtxn_out => gt1_gtxtxn_out,
      gt1_gtxtxp_out => gt1_gtxtxp_out,
      gt1_qplloutclk_in => gt1_qplloutclk_in,
      gt1_qplloutrefclk_in => gt1_qplloutrefclk_in,
      gt1_rx_fsm_reset_done_out => gt1_rx_fsm_reset_done_out,
      gt1_rxdata_out(31 downto 0) => gt1_rxdata_out(31 downto 0),
      gt1_rxdfelpmreset_in => gt1_rxdfelpmreset_in,
      gt1_rxmonitorout_out(6 downto 0) => gt1_rxmonitorout_out(6 downto 0),
      gt1_rxmonitorsel_in(1 downto 0) => gt1_rxmonitorsel_in(1 downto 0),
      gt1_rxoutclk_out => gt1_rxoutclk_out,
      gt1_rxoutclkfabric_out => gt1_rxoutclkfabric_out,
      gt1_rxpmareset_in => gt1_rxpmareset_in,
      gt1_rxresetdone_out => gt1_rxresetdone_out,
      gt1_rxuserrdy_in => gt1_rxuserrdy_in,
      gt1_rxusrclk2_in => gt1_rxusrclk2_in,
      gt1_rxusrclk_in => gt1_rxusrclk_in,
      gt1_tx_fsm_reset_done_out => gt1_tx_fsm_reset_done_out,
      gt1_txdata_in(31 downto 0) => gt1_txdata_in(31 downto 0),
      gt1_txoutclk_out => gt1_txoutclk_out,
      gt1_txoutclkfabric_out => gt1_txoutclkfabric_out,
      gt1_txoutclkpcs_out => gt1_txoutclkpcs_out,
      gt1_txresetdone_out => gt1_txresetdone_out,
      gt1_txuserrdy_in => gt1_txuserrdy_in,
      gt1_txusrclk2_in => gt1_txusrclk2_in,
      gt1_txusrclk_in => gt1_txusrclk_in,
      gt2_cpllfbclklost_out => gt2_cpllfbclklost_out,
      gt2_cplllock_out => gt2_cplllock_out,
      gt2_cplllockdetclk_in => gt2_cplllockdetclk_in,
      gt2_cpllreset_in => gt2_cpllreset_in,
      gt2_data_valid_in => gt2_data_valid_in,
      gt2_dmonitorout_out(7 downto 0) => gt2_dmonitorout_out(7 downto 0),
      gt2_drpaddr_in(8 downto 0) => gt2_drpaddr_in(8 downto 0),
      gt2_drpclk_in => gt2_drpclk_in,
      gt2_drpdi_in(15 downto 0) => gt2_drpdi_in(15 downto 0),
      gt2_drpdo_out(15 downto 0) => gt2_drpdo_out(15 downto 0),
      gt2_drpen_in => gt2_drpen_in,
      gt2_drprdy_out => gt2_drprdy_out,
      gt2_drpwe_in => gt2_drpwe_in,
      gt2_eyescandataerror_out => gt2_eyescandataerror_out,
      gt2_eyescanreset_in => gt2_eyescanreset_in,
      gt2_eyescantrigger_in => gt2_eyescantrigger_in,
      gt2_gtrefclk0_in => gt2_gtrefclk0_in,
      gt2_gtrefclk1_in => gt2_gtrefclk1_in,
      gt2_gtrxreset_in => gt2_gtrxreset_in,
      gt2_gttxreset_in => gt2_gttxreset_in,
      gt2_gtxrxn_in => gt2_gtxrxn_in,
      gt2_gtxrxp_in => gt2_gtxrxp_in,
      gt2_gtxtxn_out => gt2_gtxtxn_out,
      gt2_gtxtxp_out => gt2_gtxtxp_out,
      gt2_rx_fsm_reset_done_out => gt2_rx_fsm_reset_done_out,
      gt2_rxdata_out(31 downto 0) => gt2_rxdata_out(31 downto 0),
      gt2_rxdfelpmreset_in => gt2_rxdfelpmreset_in,
      gt2_rxmonitorout_out(6 downto 0) => gt2_rxmonitorout_out(6 downto 0),
      gt2_rxmonitorsel_in(1 downto 0) => gt2_rxmonitorsel_in(1 downto 0),
      gt2_rxoutclk_out => gt2_rxoutclk_out,
      gt2_rxoutclkfabric_out => gt2_rxoutclkfabric_out,
      gt2_rxpmareset_in => gt2_rxpmareset_in,
      gt2_rxresetdone_out => gt2_rxresetdone_out,
      gt2_rxuserrdy_in => gt2_rxuserrdy_in,
      gt2_rxusrclk2_in => gt2_rxusrclk2_in,
      gt2_rxusrclk_in => gt2_rxusrclk_in,
      gt2_tx_fsm_reset_done_out => gt2_tx_fsm_reset_done_out,
      gt2_txdata_in(31 downto 0) => gt2_txdata_in(31 downto 0),
      gt2_txoutclk_out => gt2_txoutclk_out,
      gt2_txoutclkfabric_out => gt2_txoutclkfabric_out,
      gt2_txoutclkpcs_out => gt2_txoutclkpcs_out,
      gt2_txresetdone_out => gt2_txresetdone_out,
      gt2_txuserrdy_in => gt2_txuserrdy_in,
      gt2_txusrclk2_in => gt2_txusrclk2_in,
      gt2_txusrclk_in => gt2_txusrclk_in,
      gt3_cpllfbclklost_out => gt3_cpllfbclklost_out,
      gt3_cplllock_out => gt3_cplllock_out,
      gt3_cplllockdetclk_in => gt3_cplllockdetclk_in,
      gt3_cpllreset_in => gt3_cpllreset_in,
      gt3_data_valid_in => gt3_data_valid_in,
      gt3_dmonitorout_out(7 downto 0) => gt3_dmonitorout_out(7 downto 0),
      gt3_drpaddr_in(8 downto 0) => gt3_drpaddr_in(8 downto 0),
      gt3_drpclk_in => gt3_drpclk_in,
      gt3_drpdi_in(15 downto 0) => gt3_drpdi_in(15 downto 0),
      gt3_drpdo_out(15 downto 0) => gt3_drpdo_out(15 downto 0),
      gt3_drpen_in => gt3_drpen_in,
      gt3_drprdy_out => gt3_drprdy_out,
      gt3_drpwe_in => gt3_drpwe_in,
      gt3_eyescandataerror_out => gt3_eyescandataerror_out,
      gt3_eyescanreset_in => gt3_eyescanreset_in,
      gt3_eyescantrigger_in => gt3_eyescantrigger_in,
      gt3_gtrefclk0_in => gt3_gtrefclk0_in,
      gt3_gtrefclk1_in => gt3_gtrefclk1_in,
      gt3_gtrxreset_in => gt3_gtrxreset_in,
      gt3_gttxreset_in => gt3_gttxreset_in,
      gt3_gtxrxn_in => gt3_gtxrxn_in,
      gt3_gtxrxp_in => gt3_gtxrxp_in,
      gt3_gtxtxn_out => gt3_gtxtxn_out,
      gt3_gtxtxp_out => gt3_gtxtxp_out,
      gt3_rx_fsm_reset_done_out => gt3_rx_fsm_reset_done_out,
      gt3_rxdata_out(31 downto 0) => gt3_rxdata_out(31 downto 0),
      gt3_rxdfelpmreset_in => gt3_rxdfelpmreset_in,
      gt3_rxmonitorout_out(6 downto 0) => gt3_rxmonitorout_out(6 downto 0),
      gt3_rxmonitorsel_in(1 downto 0) => gt3_rxmonitorsel_in(1 downto 0),
      gt3_rxoutclk_out => gt3_rxoutclk_out,
      gt3_rxoutclkfabric_out => gt3_rxoutclkfabric_out,
      gt3_rxpmareset_in => gt3_rxpmareset_in,
      gt3_rxresetdone_out => gt3_rxresetdone_out,
      gt3_rxuserrdy_in => gt3_rxuserrdy_in,
      gt3_rxusrclk2_in => gt3_rxusrclk2_in,
      gt3_rxusrclk_in => gt3_rxusrclk_in,
      gt3_tx_fsm_reset_done_out => gt3_tx_fsm_reset_done_out,
      gt3_txdata_in(31 downto 0) => gt3_txdata_in(31 downto 0),
      gt3_txoutclk_out => gt3_txoutclk_out,
      gt3_txoutclkfabric_out => gt3_txoutclkfabric_out,
      gt3_txoutclkpcs_out => gt3_txoutclkpcs_out,
      gt3_txresetdone_out => gt3_txresetdone_out,
      gt3_txuserrdy_in => gt3_txuserrdy_in,
      gt3_txusrclk2_in => gt3_txusrclk2_in,
      gt3_txusrclk_in => gt3_txusrclk_in,
      gt4_cpllfbclklost_out => gt4_cpllfbclklost_out,
      gt4_cplllock_out => gt4_cplllock_out,
      gt4_cplllockdetclk_in => gt4_cplllockdetclk_in,
      gt4_cpllreset_in => gt4_cpllreset_in,
      gt4_data_valid_in => gt4_data_valid_in,
      gt4_dmonitorout_out(7 downto 0) => gt4_dmonitorout_out(7 downto 0),
      gt4_drpaddr_in(8 downto 0) => gt4_drpaddr_in(8 downto 0),
      gt4_drpclk_in => gt4_drpclk_in,
      gt4_drpdi_in(15 downto 0) => gt4_drpdi_in(15 downto 0),
      gt4_drpdo_out(15 downto 0) => gt4_drpdo_out(15 downto 0),
      gt4_drpen_in => gt4_drpen_in,
      gt4_drprdy_out => gt4_drprdy_out,
      gt4_drpwe_in => gt4_drpwe_in,
      gt4_eyescandataerror_out => gt4_eyescandataerror_out,
      gt4_eyescanreset_in => gt4_eyescanreset_in,
      gt4_eyescantrigger_in => gt4_eyescantrigger_in,
      gt4_gtrefclk0_in => gt4_gtrefclk0_in,
      gt4_gtrefclk1_in => gt4_gtrefclk1_in,
      gt4_gtrxreset_in => gt4_gtrxreset_in,
      gt4_gttxreset_in => gt4_gttxreset_in,
      gt4_gtxrxn_in => gt4_gtxrxn_in,
      gt4_gtxrxp_in => gt4_gtxrxp_in,
      gt4_gtxtxn_out => gt4_gtxtxn_out,
      gt4_gtxtxp_out => gt4_gtxtxp_out,
      gt4_rx_fsm_reset_done_out => gt4_rx_fsm_reset_done_out,
      gt4_rxdata_out(31 downto 0) => gt4_rxdata_out(31 downto 0),
      gt4_rxdfelpmreset_in => gt4_rxdfelpmreset_in,
      gt4_rxmonitorout_out(6 downto 0) => gt4_rxmonitorout_out(6 downto 0),
      gt4_rxmonitorsel_in(1 downto 0) => gt4_rxmonitorsel_in(1 downto 0),
      gt4_rxoutclk_out => gt4_rxoutclk_out,
      gt4_rxoutclkfabric_out => gt4_rxoutclkfabric_out,
      gt4_rxpmareset_in => gt4_rxpmareset_in,
      gt4_rxresetdone_out => gt4_rxresetdone_out,
      gt4_rxuserrdy_in => gt4_rxuserrdy_in,
      gt4_rxusrclk2_in => gt4_rxusrclk2_in,
      gt4_rxusrclk_in => gt4_rxusrclk_in,
      gt4_tx_fsm_reset_done_out => gt4_tx_fsm_reset_done_out,
      gt4_txdata_in(31 downto 0) => gt4_txdata_in(31 downto 0),
      gt4_txoutclk_out => gt4_txoutclk_out,
      gt4_txoutclkfabric_out => gt4_txoutclkfabric_out,
      gt4_txoutclkpcs_out => gt4_txoutclkpcs_out,
      gt4_txresetdone_out => gt4_txresetdone_out,
      gt4_txuserrdy_in => gt4_txuserrdy_in,
      gt4_txusrclk2_in => gt4_txusrclk2_in,
      gt4_txusrclk_in => gt4_txusrclk_in,
      gt5_cpllfbclklost_out => gt5_cpllfbclklost_out,
      gt5_cplllock_out => gt5_cplllock_out,
      gt5_cplllockdetclk_in => gt5_cplllockdetclk_in,
      gt5_cpllreset_in => gt5_cpllreset_in,
      gt5_data_valid_in => gt5_data_valid_in,
      gt5_dmonitorout_out(7 downto 0) => gt5_dmonitorout_out(7 downto 0),
      gt5_drpaddr_in(8 downto 0) => gt5_drpaddr_in(8 downto 0),
      gt5_drpclk_in => gt5_drpclk_in,
      gt5_drpdi_in(15 downto 0) => gt5_drpdi_in(15 downto 0),
      gt5_drpdo_out(15 downto 0) => gt5_drpdo_out(15 downto 0),
      gt5_drpen_in => gt5_drpen_in,
      gt5_drprdy_out => gt5_drprdy_out,
      gt5_drpwe_in => gt5_drpwe_in,
      gt5_eyescandataerror_out => gt5_eyescandataerror_out,
      gt5_eyescanreset_in => gt5_eyescanreset_in,
      gt5_eyescantrigger_in => gt5_eyescantrigger_in,
      gt5_gtrefclk0_in => gt5_gtrefclk0_in,
      gt5_gtrefclk1_in => gt5_gtrefclk1_in,
      gt5_gtrxreset_in => gt5_gtrxreset_in,
      gt5_gttxreset_in => gt5_gttxreset_in,
      gt5_gtxrxn_in => gt5_gtxrxn_in,
      gt5_gtxrxp_in => gt5_gtxrxp_in,
      gt5_gtxtxn_out => gt5_gtxtxn_out,
      gt5_gtxtxp_out => gt5_gtxtxp_out,
      gt5_rx_fsm_reset_done_out => gt5_rx_fsm_reset_done_out,
      gt5_rxdata_out(31 downto 0) => gt5_rxdata_out(31 downto 0),
      gt5_rxdfelpmreset_in => gt5_rxdfelpmreset_in,
      gt5_rxmonitorout_out(6 downto 0) => gt5_rxmonitorout_out(6 downto 0),
      gt5_rxmonitorsel_in(1 downto 0) => gt5_rxmonitorsel_in(1 downto 0),
      gt5_rxoutclk_out => gt5_rxoutclk_out,
      gt5_rxoutclkfabric_out => gt5_rxoutclkfabric_out,
      gt5_rxpmareset_in => gt5_rxpmareset_in,
      gt5_rxresetdone_out => gt5_rxresetdone_out,
      gt5_rxuserrdy_in => gt5_rxuserrdy_in,
      gt5_rxusrclk2_in => gt5_rxusrclk2_in,
      gt5_rxusrclk_in => gt5_rxusrclk_in,
      gt5_tx_fsm_reset_done_out => gt5_tx_fsm_reset_done_out,
      gt5_txdata_in(31 downto 0) => gt5_txdata_in(31 downto 0),
      gt5_txoutclk_out => gt5_txoutclk_out,
      gt5_txoutclkfabric_out => gt5_txoutclkfabric_out,
      gt5_txoutclkpcs_out => gt5_txoutclkpcs_out,
      gt5_txresetdone_out => gt5_txresetdone_out,
      gt5_txuserrdy_in => gt5_txuserrdy_in,
      gt5_txusrclk2_in => gt5_txusrclk2_in,
      gt5_txusrclk_in => gt5_txusrclk_in,
      gt6_cpllfbclklost_out => gt6_cpllfbclklost_out,
      gt6_cplllock_out => gt6_cplllock_out,
      gt6_cplllockdetclk_in => gt6_cplllockdetclk_in,
      gt6_cpllreset_in => gt6_cpllreset_in,
      gt6_data_valid_in => gt6_data_valid_in,
      gt6_dmonitorout_out(7 downto 0) => gt6_dmonitorout_out(7 downto 0),
      gt6_drpaddr_in(8 downto 0) => gt6_drpaddr_in(8 downto 0),
      gt6_drpclk_in => gt6_drpclk_in,
      gt6_drpdi_in(15 downto 0) => gt6_drpdi_in(15 downto 0),
      gt6_drpdo_out(15 downto 0) => gt6_drpdo_out(15 downto 0),
      gt6_drpen_in => gt6_drpen_in,
      gt6_drprdy_out => gt6_drprdy_out,
      gt6_drpwe_in => gt6_drpwe_in,
      gt6_eyescandataerror_out => gt6_eyescandataerror_out,
      gt6_eyescanreset_in => gt6_eyescanreset_in,
      gt6_eyescantrigger_in => gt6_eyescantrigger_in,
      gt6_gtrefclk0_in => gt6_gtrefclk0_in,
      gt6_gtrefclk1_in => gt6_gtrefclk1_in,
      gt6_gtrxreset_in => gt6_gtrxreset_in,
      gt6_gttxreset_in => gt6_gttxreset_in,
      gt6_gtxrxn_in => gt6_gtxrxn_in,
      gt6_gtxrxp_in => gt6_gtxrxp_in,
      gt6_gtxtxn_out => gt6_gtxtxn_out,
      gt6_gtxtxp_out => gt6_gtxtxp_out,
      gt6_rx_fsm_reset_done_out => gt6_rx_fsm_reset_done_out,
      gt6_rxdata_out(31 downto 0) => gt6_rxdata_out(31 downto 0),
      gt6_rxdfelpmreset_in => gt6_rxdfelpmreset_in,
      gt6_rxmonitorout_out(6 downto 0) => gt6_rxmonitorout_out(6 downto 0),
      gt6_rxmonitorsel_in(1 downto 0) => gt6_rxmonitorsel_in(1 downto 0),
      gt6_rxoutclk_out => gt6_rxoutclk_out,
      gt6_rxoutclkfabric_out => gt6_rxoutclkfabric_out,
      gt6_rxpmareset_in => gt6_rxpmareset_in,
      gt6_rxresetdone_out => gt6_rxresetdone_out,
      gt6_rxuserrdy_in => gt6_rxuserrdy_in,
      gt6_rxusrclk2_in => gt6_rxusrclk2_in,
      gt6_rxusrclk_in => gt6_rxusrclk_in,
      gt6_tx_fsm_reset_done_out => gt6_tx_fsm_reset_done_out,
      gt6_txdata_in(31 downto 0) => gt6_txdata_in(31 downto 0),
      gt6_txoutclk_out => gt6_txoutclk_out,
      gt6_txoutclkfabric_out => gt6_txoutclkfabric_out,
      gt6_txoutclkpcs_out => gt6_txoutclkpcs_out,
      gt6_txresetdone_out => gt6_txresetdone_out,
      gt6_txuserrdy_in => gt6_txuserrdy_in,
      gt6_txusrclk2_in => gt6_txusrclk2_in,
      gt6_txusrclk_in => gt6_txusrclk_in,
      soft_reset_rx_in => soft_reset_rx_in,
      soft_reset_tx_in => soft_reset_tx_in,
      sysclk_in => sysclk_in
    );
end STRUCTURE;
