--------------------------------------------------------------------------------
Release 13.2 Trace  (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/share/reconfig/xilinx/13.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -u 64 -o
ordbbr.twr ordbbr.ncd ordbbr.pcf

Design file:              ordbbr.ncd
Physical constraint file: ordbbr.pcf
Device,package,speed:     xc5vlx330,ff1760,-2 (PRODUCTION 1.73 2011-06-20, STEPPING level 0)
Report level:             verbose report, limited to 20 items per constraint
                          unconstrained path report, limited to 64 items

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 6.66666667 ns HIGH 50%;

 18816039 paths analyzed, 7395 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.615ns.
--------------------------------------------------------------------------------
Slack:                  0.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fadd1/xilinx_fadd_i/blk00000003/blk00000039 (DSP)
  Destination:          fadd1/xilinx_fadd_i/blk00000003/blk0000000b (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.580ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fadd1/xilinx_fadd_i/blk00000003/blk00000039 to fadd1/xilinx_fadd_i/blk00000003/blk0000000b
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    DSP48_X0Y15.PATTERNDETECT Tdspcko_PATDETOP      2.671   fadd1/xilinx_fadd_i/blk00000003/blk00000039
                                                            fadd1/xilinx_fadd_i/blk00000003/blk00000039
    SLICE_X42Y41.B3           net (fanout=53)       1.982   fadd1/xilinx_fadd_i/blk00000003/sig00000068
    SLICE_X42Y41.B            Tilo                  0.086   fadd1/xilinx_fadd_i/blk00000003/sig000000a8
                                                            fadd1/xilinx_fadd_i/blk00000003/blk00000115
    SLICE_X47Y41.A1           net (fanout=4)        0.758   fadd1/xilinx_fadd_i/blk00000003/sig0000008f
    SLICE_X47Y41.A            Tilo                  0.086   fadd1/xilinx_fadd_i/blk00000003/sig0000008e
                                                            fadd1/xilinx_fadd_i/blk00000003/blk00000018
    SLICE_X30Y40.B2           net (fanout=1)        0.968   fadd1/xilinx_fadd_i/blk00000003/sig00000091
    SLICE_X30Y40.CLK          Tas                   0.029   fadd1/xilinx_fadd_i/blk00000003/sig00000202
                                                            fadd1/xilinx_fadd_i/blk00000003/blk00000132
                                                            fadd1/xilinx_fadd_i/blk00000003/blk0000000b
    ------------------------------------------------------  ---------------------------
    Total                                           6.580ns (2.872ns logic, 3.708ns route)
                                                            (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack:                  0.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fadd1/xilinx_fadd_i/blk00000003/blk00000039 (DSP)
  Destination:          fadd1/xilinx_fadd_i/blk00000003/blk0000000a (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.387ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fadd1/xilinx_fadd_i/blk00000003/blk00000039 to fadd1/xilinx_fadd_i/blk00000003/blk0000000a
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    DSP48_X0Y15.PATTERNDETECT Tdspcko_PATDETOP      2.671   fadd1/xilinx_fadd_i/blk00000003/blk00000039
                                                            fadd1/xilinx_fadd_i/blk00000003/blk00000039
    SLICE_X42Y41.B3           net (fanout=53)       1.982   fadd1/xilinx_fadd_i/blk00000003/sig00000068
    SLICE_X42Y41.B            Tilo                  0.086   fadd1/xilinx_fadd_i/blk00000003/sig000000a8
                                                            fadd1/xilinx_fadd_i/blk00000003/blk00000115
    SLICE_X47Y40.C4           net (fanout=4)        0.596   fadd1/xilinx_fadd_i/blk00000003/sig0000008f
    SLICE_X47Y40.C            Tilo                  0.086   fadd1/xilinx_fadd_i/blk00000003/sig00000090
                                                            fadd1/xilinx_fadd_i/blk00000003/blk00000019
    SLICE_X31Y40.B2           net (fanout=1)        0.937   fadd1/xilinx_fadd_i/blk00000003/sig00000092
    SLICE_X31Y40.CLK          Tas                   0.029   fadd1/xilinx_fadd_i/blk00000003/sig0000009a
                                                            fadd1/xilinx_fadd_i/blk00000003/blk00000130
                                                            fadd1/xilinx_fadd_i/blk00000003/blk0000000a
    ------------------------------------------------------  ---------------------------
    Total                                           6.387ns (2.872ns logic, 3.515ns route)
                                                            (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack:                  0.450ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fdiv1_in0_r/register_22 (FF)
  Destination:          fdiv1/xilinx_fdiv_i/blk00000003/blk00000668 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.181ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fdiv1_in0_r/register_22 to fdiv1/xilinx_fdiv_i/blk00000003/blk00000668
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y43.AQ      Tcko                  0.375   fdiv1_in0_r/register<23>
                                                       fdiv1_in0_r/register_22
    SLICE_X20Y33.CX      net (fanout=3)        1.366   fdiv1_in0_r/register<22>
    SLICE_X20Y33.COUT    Tcxcy                 0.218   fdiv1/xilinx_fdiv_i/blk00000003/sig000006f8
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk0000042e
    SLICE_X20Y34.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig000006f8
    SLICE_X20Y34.AMUX    Tcina                 0.238   fdiv1/xilinx_fdiv_i/blk00000003/sig00000a02
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000430
    SLICE_X18Y27.C5      net (fanout=26)       1.166   fdiv1/xilinx_fdiv_i/blk00000003/sig0000011f
    SLICE_X18Y27.COUT    Topcyc                0.362   fdiv1/xilinx_fdiv_i/blk00000003/sig00000686
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000007be
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000003dd
    SLICE_X18Y28.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000686
    SLICE_X18Y28.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000696
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000003e5
    SLICE_X18Y29.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000696
    SLICE_X18Y29.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000006a6
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000003ed
    SLICE_X18Y30.CIN     net (fanout=1)        0.009   fdiv1/xilinx_fdiv_i/blk00000003/sig000006a6
    SLICE_X18Y30.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000006b6
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000003f5
    SLICE_X18Y31.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig000006b6
    SLICE_X18Y31.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000006c6
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000003fd
    SLICE_X18Y32.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig000006c6
    SLICE_X18Y32.AMUX    Tcina                 0.235   fdiv1/xilinx_fdiv_i/blk00000003/sig000006c9
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000003ff
    SLICE_X24Y30.A1      net (fanout=27)       1.388   fdiv1/xilinx_fdiv_i/blk00000003/sig000006c9
    SLICE_X24Y30.COUT    Topcya                0.431   fdiv1/xilinx_fdiv_i/blk00000003/sig00000951
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000793
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000665
    SLICE_X24Y31.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig0000094d
    SLICE_X24Y31.CLK     Tcinck                0.029   fdiv1/xilinx_fdiv_i/blk00000003/sig00000a05
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000667
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000668
    -------------------------------------------------  ---------------------------
    Total                                      6.181ns (2.252ns logic, 3.929ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack:                  0.458ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fdiv1_in0_r/register_20 (FF)
  Destination:          fdiv1/xilinx_fdiv_i/blk00000003/blk00000668 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.173ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fdiv1_in0_r/register_20 to fdiv1/xilinx_fdiv_i/blk00000003/blk00000668
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y37.AQ      Tcko                  0.375   fdiv1_in0_r/register<21>
                                                       fdiv1_in0_r/register_20
    SLICE_X20Y33.AX      net (fanout=3)        1.194   fdiv1_in0_r/register<20>
    SLICE_X20Y33.COUT    Taxcy                 0.382   fdiv1/xilinx_fdiv_i/blk00000003/sig000006f8
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk0000042e
    SLICE_X20Y34.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig000006f8
    SLICE_X20Y34.AMUX    Tcina                 0.238   fdiv1/xilinx_fdiv_i/blk00000003/sig00000a02
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000430
    SLICE_X18Y27.C5      net (fanout=26)       1.166   fdiv1/xilinx_fdiv_i/blk00000003/sig0000011f
    SLICE_X18Y27.COUT    Topcyc                0.362   fdiv1/xilinx_fdiv_i/blk00000003/sig00000686
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000007be
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000003dd
    SLICE_X18Y28.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000686
    SLICE_X18Y28.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000696
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000003e5
    SLICE_X18Y29.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000696
    SLICE_X18Y29.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000006a6
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000003ed
    SLICE_X18Y30.CIN     net (fanout=1)        0.009   fdiv1/xilinx_fdiv_i/blk00000003/sig000006a6
    SLICE_X18Y30.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000006b6
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000003f5
    SLICE_X18Y31.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig000006b6
    SLICE_X18Y31.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000006c6
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000003fd
    SLICE_X18Y32.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig000006c6
    SLICE_X18Y32.AMUX    Tcina                 0.235   fdiv1/xilinx_fdiv_i/blk00000003/sig000006c9
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000003ff
    SLICE_X24Y30.A1      net (fanout=27)       1.388   fdiv1/xilinx_fdiv_i/blk00000003/sig000006c9
    SLICE_X24Y30.COUT    Topcya                0.431   fdiv1/xilinx_fdiv_i/blk00000003/sig00000951
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000793
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000665
    SLICE_X24Y31.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig0000094d
    SLICE_X24Y31.CLK     Tcinck                0.029   fdiv1/xilinx_fdiv_i/blk00000003/sig00000a05
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000667
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000668
    -------------------------------------------------  ---------------------------
    Total                                      6.173ns (2.416ns logic, 3.757ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack:                  0.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fdiv1_in0_r/register_22 (FF)
  Destination:          fdiv1/xilinx_fdiv_i/blk00000003/blk00000668 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.165ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fdiv1_in0_r/register_22 to fdiv1/xilinx_fdiv_i/blk00000003/blk00000668
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y43.AQ      Tcko                  0.375   fdiv1_in0_r/register<23>
                                                       fdiv1_in0_r/register_22
    SLICE_X20Y33.CX      net (fanout=3)        1.366   fdiv1_in0_r/register<22>
    SLICE_X20Y33.COUT    Tcxcy                 0.218   fdiv1/xilinx_fdiv_i/blk00000003/sig000006f8
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk0000042e
    SLICE_X20Y34.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig000006f8
    SLICE_X20Y34.AMUX    Tcina                 0.238   fdiv1/xilinx_fdiv_i/blk00000003/sig00000a02
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000430
    SLICE_X18Y27.D5      net (fanout=26)       1.176   fdiv1/xilinx_fdiv_i/blk00000003/sig0000011f
    SLICE_X18Y27.COUT    Topcyd                0.336   fdiv1/xilinx_fdiv_i/blk00000003/sig00000686
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000007bb
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000003dd
    SLICE_X18Y28.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000686
    SLICE_X18Y28.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000696
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000003e5
    SLICE_X18Y29.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000696
    SLICE_X18Y29.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000006a6
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000003ed
    SLICE_X18Y30.CIN     net (fanout=1)        0.009   fdiv1/xilinx_fdiv_i/blk00000003/sig000006a6
    SLICE_X18Y30.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000006b6
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000003f5
    SLICE_X18Y31.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig000006b6
    SLICE_X18Y31.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000006c6
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000003fd
    SLICE_X18Y32.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig000006c6
    SLICE_X18Y32.AMUX    Tcina                 0.235   fdiv1/xilinx_fdiv_i/blk00000003/sig000006c9
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000003ff
    SLICE_X24Y30.A1      net (fanout=27)       1.388   fdiv1/xilinx_fdiv_i/blk00000003/sig000006c9
    SLICE_X24Y30.COUT    Topcya                0.431   fdiv1/xilinx_fdiv_i/blk00000003/sig00000951
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000793
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000665
    SLICE_X24Y31.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig0000094d
    SLICE_X24Y31.CLK     Tcinck                0.029   fdiv1/xilinx_fdiv_i/blk00000003/sig00000a05
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000667
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000668
    -------------------------------------------------  ---------------------------
    Total                                      6.165ns (2.226ns logic, 3.939ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack:                  0.470ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fdiv1_in0_r/register_22 (FF)
  Destination:          fdiv1/xilinx_fdiv_i/blk00000003/blk00000668 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.161ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fdiv1_in0_r/register_22 to fdiv1/xilinx_fdiv_i/blk00000003/blk00000668
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y43.AQ      Tcko                  0.375   fdiv1_in0_r/register<23>
                                                       fdiv1_in0_r/register_22
    SLICE_X20Y33.CX      net (fanout=3)        1.366   fdiv1_in0_r/register<22>
    SLICE_X20Y33.COUT    Tcxcy                 0.218   fdiv1/xilinx_fdiv_i/blk00000003/sig000006f8
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk0000042e
    SLICE_X20Y34.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig000006f8
    SLICE_X20Y34.AMUX    Tcina                 0.238   fdiv1/xilinx_fdiv_i/blk00000003/sig00000a02
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000430
    SLICE_X18Y27.C5      net (fanout=26)       1.166   fdiv1/xilinx_fdiv_i/blk00000003/sig0000011f
    SLICE_X18Y27.COUT    Topcyc                0.362   fdiv1/xilinx_fdiv_i/blk00000003/sig00000686
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000007be
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000003dd
    SLICE_X18Y28.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000686
    SLICE_X18Y28.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000696
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000003e5
    SLICE_X18Y29.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000696
    SLICE_X18Y29.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000006a6
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000003ed
    SLICE_X18Y30.CIN     net (fanout=1)        0.009   fdiv1/xilinx_fdiv_i/blk00000003/sig000006a6
    SLICE_X18Y30.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000006b6
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000003f5
    SLICE_X18Y31.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig000006b6
    SLICE_X18Y31.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000006c6
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000003fd
    SLICE_X18Y32.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig000006c6
    SLICE_X18Y32.AMUX    Tcina                 0.235   fdiv1/xilinx_fdiv_i/blk00000003/sig000006c9
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000003ff
    SLICE_X24Y30.B1      net (fanout=27)       1.384   fdiv1/xilinx_fdiv_i/blk00000003/sig000006c9
    SLICE_X24Y30.COUT    Topcyb                0.415   fdiv1/xilinx_fdiv_i/blk00000003/sig00000951
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000790
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000665
    SLICE_X24Y31.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig0000094d
    SLICE_X24Y31.CLK     Tcinck                0.029   fdiv1/xilinx_fdiv_i/blk00000003/sig00000a05
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000667
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000668
    -------------------------------------------------  ---------------------------
    Total                                      6.161ns (2.236ns logic, 3.925ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack:                  0.474ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fdiv1_in0_r/register_20 (FF)
  Destination:          fdiv1/xilinx_fdiv_i/blk00000003/blk00000668 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.157ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fdiv1_in0_r/register_20 to fdiv1/xilinx_fdiv_i/blk00000003/blk00000668
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y37.AQ      Tcko                  0.375   fdiv1_in0_r/register<21>
                                                       fdiv1_in0_r/register_20
    SLICE_X20Y33.AX      net (fanout=3)        1.194   fdiv1_in0_r/register<20>
    SLICE_X20Y33.COUT    Taxcy                 0.382   fdiv1/xilinx_fdiv_i/blk00000003/sig000006f8
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk0000042e
    SLICE_X20Y34.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig000006f8
    SLICE_X20Y34.AMUX    Tcina                 0.238   fdiv1/xilinx_fdiv_i/blk00000003/sig00000a02
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000430
    SLICE_X18Y27.D5      net (fanout=26)       1.176   fdiv1/xilinx_fdiv_i/blk00000003/sig0000011f
    SLICE_X18Y27.COUT    Topcyd                0.336   fdiv1/xilinx_fdiv_i/blk00000003/sig00000686
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000007bb
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000003dd
    SLICE_X18Y28.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000686
    SLICE_X18Y28.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000696
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000003e5
    SLICE_X18Y29.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000696
    SLICE_X18Y29.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000006a6
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000003ed
    SLICE_X18Y30.CIN     net (fanout=1)        0.009   fdiv1/xilinx_fdiv_i/blk00000003/sig000006a6
    SLICE_X18Y30.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000006b6
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000003f5
    SLICE_X18Y31.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig000006b6
    SLICE_X18Y31.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000006c6
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000003fd
    SLICE_X18Y32.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig000006c6
    SLICE_X18Y32.AMUX    Tcina                 0.235   fdiv1/xilinx_fdiv_i/blk00000003/sig000006c9
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000003ff
    SLICE_X24Y30.A1      net (fanout=27)       1.388   fdiv1/xilinx_fdiv_i/blk00000003/sig000006c9
    SLICE_X24Y30.COUT    Topcya                0.431   fdiv1/xilinx_fdiv_i/blk00000003/sig00000951
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000793
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000665
    SLICE_X24Y31.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig0000094d
    SLICE_X24Y31.CLK     Tcinck                0.029   fdiv1/xilinx_fdiv_i/blk00000003/sig00000a05
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000667
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000668
    -------------------------------------------------  ---------------------------
    Total                                      6.157ns (2.390ns logic, 3.767ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack:                  0.478ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fdiv1_in0_r/register_20 (FF)
  Destination:          fdiv1/xilinx_fdiv_i/blk00000003/blk00000668 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.153ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fdiv1_in0_r/register_20 to fdiv1/xilinx_fdiv_i/blk00000003/blk00000668
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y37.AQ      Tcko                  0.375   fdiv1_in0_r/register<21>
                                                       fdiv1_in0_r/register_20
    SLICE_X20Y33.AX      net (fanout=3)        1.194   fdiv1_in0_r/register<20>
    SLICE_X20Y33.COUT    Taxcy                 0.382   fdiv1/xilinx_fdiv_i/blk00000003/sig000006f8
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk0000042e
    SLICE_X20Y34.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig000006f8
    SLICE_X20Y34.AMUX    Tcina                 0.238   fdiv1/xilinx_fdiv_i/blk00000003/sig00000a02
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000430
    SLICE_X18Y27.C5      net (fanout=26)       1.166   fdiv1/xilinx_fdiv_i/blk00000003/sig0000011f
    SLICE_X18Y27.COUT    Topcyc                0.362   fdiv1/xilinx_fdiv_i/blk00000003/sig00000686
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000007be
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000003dd
    SLICE_X18Y28.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000686
    SLICE_X18Y28.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000696
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000003e5
    SLICE_X18Y29.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000696
    SLICE_X18Y29.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000006a6
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000003ed
    SLICE_X18Y30.CIN     net (fanout=1)        0.009   fdiv1/xilinx_fdiv_i/blk00000003/sig000006a6
    SLICE_X18Y30.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000006b6
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000003f5
    SLICE_X18Y31.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig000006b6
    SLICE_X18Y31.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000006c6
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000003fd
    SLICE_X18Y32.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig000006c6
    SLICE_X18Y32.AMUX    Tcina                 0.235   fdiv1/xilinx_fdiv_i/blk00000003/sig000006c9
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000003ff
    SLICE_X24Y30.B1      net (fanout=27)       1.384   fdiv1/xilinx_fdiv_i/blk00000003/sig000006c9
    SLICE_X24Y30.COUT    Topcyb                0.415   fdiv1/xilinx_fdiv_i/blk00000003/sig00000951
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000790
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000665
    SLICE_X24Y31.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig0000094d
    SLICE_X24Y31.CLK     Tcinck                0.029   fdiv1/xilinx_fdiv_i/blk00000003/sig00000a05
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000667
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000668
    -------------------------------------------------  ---------------------------
    Total                                      6.153ns (2.400ns logic, 3.753ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack:                  0.486ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fdiv1_in0_r/register_22 (FF)
  Destination:          fdiv1/xilinx_fdiv_i/blk00000003/blk00000668 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.145ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fdiv1_in0_r/register_22 to fdiv1/xilinx_fdiv_i/blk00000003/blk00000668
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y43.AQ      Tcko                  0.375   fdiv1_in0_r/register<23>
                                                       fdiv1_in0_r/register_22
    SLICE_X20Y33.CX      net (fanout=3)        1.366   fdiv1_in0_r/register<22>
    SLICE_X20Y33.COUT    Tcxcy                 0.218   fdiv1/xilinx_fdiv_i/blk00000003/sig000006f8
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk0000042e
    SLICE_X20Y34.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig000006f8
    SLICE_X20Y34.AMUX    Tcina                 0.238   fdiv1/xilinx_fdiv_i/blk00000003/sig00000a02
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000430
    SLICE_X18Y27.D5      net (fanout=26)       1.176   fdiv1/xilinx_fdiv_i/blk00000003/sig0000011f
    SLICE_X18Y27.COUT    Topcyd                0.336   fdiv1/xilinx_fdiv_i/blk00000003/sig00000686
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000007bb
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000003dd
    SLICE_X18Y28.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000686
    SLICE_X18Y28.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000696
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000003e5
    SLICE_X18Y29.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000696
    SLICE_X18Y29.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000006a6
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000003ed
    SLICE_X18Y30.CIN     net (fanout=1)        0.009   fdiv1/xilinx_fdiv_i/blk00000003/sig000006a6
    SLICE_X18Y30.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000006b6
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000003f5
    SLICE_X18Y31.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig000006b6
    SLICE_X18Y31.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000006c6
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000003fd
    SLICE_X18Y32.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig000006c6
    SLICE_X18Y32.AMUX    Tcina                 0.235   fdiv1/xilinx_fdiv_i/blk00000003/sig000006c9
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000003ff
    SLICE_X24Y30.B1      net (fanout=27)       1.384   fdiv1/xilinx_fdiv_i/blk00000003/sig000006c9
    SLICE_X24Y30.COUT    Topcyb                0.415   fdiv1/xilinx_fdiv_i/blk00000003/sig00000951
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000790
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000665
    SLICE_X24Y31.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig0000094d
    SLICE_X24Y31.CLK     Tcinck                0.029   fdiv1/xilinx_fdiv_i/blk00000003/sig00000a05
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000667
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000668
    -------------------------------------------------  ---------------------------
    Total                                      6.145ns (2.210ns logic, 3.935ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack:                  0.490ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fdiv1_in0_r/register_14 (FF)
  Destination:          fdiv1/xilinx_fdiv_i/blk00000003/blk00000668 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.141ns (Levels of Logic = 12)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fdiv1_in0_r/register_14 to fdiv1/xilinx_fdiv_i/blk00000003/blk00000668
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y30.AQ      Tcko                  0.375   fdiv1_in0_r/register<15>
                                                       fdiv1_in0_r/register_14
    SLICE_X20Y31.CX      net (fanout=3)        1.144   fdiv1_in0_r/register<14>
    SLICE_X20Y31.COUT    Tcxcy                 0.218   fdiv1/xilinx_fdiv_i/blk00000003/sig000006e9
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk0000041e
    SLICE_X20Y32.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig000006e9
    SLICE_X20Y32.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000006f1
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000426
    SLICE_X20Y33.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig000006f1
    SLICE_X20Y33.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000006f8
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk0000042e
    SLICE_X20Y34.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig000006f8
    SLICE_X20Y34.AMUX    Tcina                 0.238   fdiv1/xilinx_fdiv_i/blk00000003/sig00000a02
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000430
    SLICE_X18Y27.C5      net (fanout=26)       1.166   fdiv1/xilinx_fdiv_i/blk00000003/sig0000011f
    SLICE_X18Y27.COUT    Topcyc                0.362   fdiv1/xilinx_fdiv_i/blk00000003/sig00000686
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000007be
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000003dd
    SLICE_X18Y28.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000686
    SLICE_X18Y28.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000696
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000003e5
    SLICE_X18Y29.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000696
    SLICE_X18Y29.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000006a6
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000003ed
    SLICE_X18Y30.CIN     net (fanout=1)        0.009   fdiv1/xilinx_fdiv_i/blk00000003/sig000006a6
    SLICE_X18Y30.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000006b6
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000003f5
    SLICE_X18Y31.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig000006b6
    SLICE_X18Y31.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000006c6
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000003fd
    SLICE_X18Y32.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig000006c6
    SLICE_X18Y32.AMUX    Tcina                 0.235   fdiv1/xilinx_fdiv_i/blk00000003/sig000006c9
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000003ff
    SLICE_X24Y30.A1      net (fanout=27)       1.388   fdiv1/xilinx_fdiv_i/blk00000003/sig000006c9
    SLICE_X24Y30.COUT    Topcya                0.431   fdiv1/xilinx_fdiv_i/blk00000003/sig00000951
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000793
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000665
    SLICE_X24Y31.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig0000094d
    SLICE_X24Y31.CLK     Tcinck                0.029   fdiv1/xilinx_fdiv_i/blk00000003/sig00000a05
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000667
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000668
    -------------------------------------------------  ---------------------------
    Total                                      6.141ns (2.434ns logic, 3.707ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack:                  0.490ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fdiv1_in0_r/register_22 (FF)
  Destination:          fdiv1/xilinx_fdiv_i/blk00000003/blk00000669 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.141ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fdiv1_in0_r/register_22 to fdiv1/xilinx_fdiv_i/blk00000003/blk00000669
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y43.AQ      Tcko                  0.375   fdiv1_in0_r/register<23>
                                                       fdiv1_in0_r/register_22
    SLICE_X20Y33.CX      net (fanout=3)        1.366   fdiv1_in0_r/register<22>
    SLICE_X20Y33.COUT    Tcxcy                 0.218   fdiv1/xilinx_fdiv_i/blk00000003/sig000006f8
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk0000042e
    SLICE_X20Y34.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig000006f8
    SLICE_X20Y34.AMUX    Tcina                 0.238   fdiv1/xilinx_fdiv_i/blk00000003/sig00000a02
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000430
    SLICE_X18Y27.C5      net (fanout=26)       1.166   fdiv1/xilinx_fdiv_i/blk00000003/sig0000011f
    SLICE_X18Y27.COUT    Topcyc                0.362   fdiv1/xilinx_fdiv_i/blk00000003/sig00000686
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000007be
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000003dd
    SLICE_X18Y28.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000686
    SLICE_X18Y28.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000696
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000003e5
    SLICE_X18Y29.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000696
    SLICE_X18Y29.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000006a6
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000003ed
    SLICE_X18Y30.CIN     net (fanout=1)        0.009   fdiv1/xilinx_fdiv_i/blk00000003/sig000006a6
    SLICE_X18Y30.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000006b6
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000003f5
    SLICE_X18Y31.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig000006b6
    SLICE_X18Y31.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000006c6
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000003fd
    SLICE_X18Y32.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig000006c6
    SLICE_X18Y32.AMUX    Tcina                 0.235   fdiv1/xilinx_fdiv_i/blk00000003/sig000006c9
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000003ff
    SLICE_X24Y30.A1      net (fanout=27)       1.388   fdiv1/xilinx_fdiv_i/blk00000003/sig000006c9
    SLICE_X24Y30.CLK     Tas                   0.420   fdiv1/xilinx_fdiv_i/blk00000003/sig00000951
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000793
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000665
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000669
    -------------------------------------------------  ---------------------------
    Total                                      6.141ns (2.212ns logic, 3.929ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack:                  0.491ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fdiv1/xilinx_fdiv_i/blk00000003/blk00000045 (FF)
  Destination:          fdiv1/xilinx_fdiv_i/blk00000003/blk000004ad (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.140ns (Levels of Logic = 19)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fdiv1/xilinx_fdiv_i/blk00000003/blk00000045 to fdiv1/xilinx_fdiv_i/blk00000003/blk000004ad
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y13.BQ      Tcko                  0.396   fdiv1/xilinx_fdiv_i/blk00000003/sig000000a4
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000045
    SLICE_X37Y12.B6      net (fanout=4)        1.098   fdiv1/xilinx_fdiv_i/blk00000003/sig000000a6
    SLICE_X37Y12.COUT    Topcyb                0.431   fdiv1/xilinx_fdiv_i/blk00000003/sig000002da
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000957
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000001c2
    SLICE_X37Y13.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig000002da
    SLICE_X37Y13.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000002e6
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000001ca
    SLICE_X37Y14.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig000002e6
    SLICE_X37Y14.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000002f2
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000001d2
    SLICE_X37Y15.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig000002f2
    SLICE_X37Y15.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000002fe
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000001da
    SLICE_X37Y16.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig000002fe
    SLICE_X37Y16.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig0000030a
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000001e2
    SLICE_X37Y17.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig0000030a
    SLICE_X37Y17.AMUX    Tcina                 0.235   fdiv1/xilinx_fdiv_i/blk00000003/sig00000261
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000001e4
    SLICE_X35Y12.AX      net (fanout=27)       0.779   fdiv1/xilinx_fdiv_i/blk00000003/sig00000261
    SLICE_X35Y12.COUT    Taxcy                 0.398   fdiv1/xilinx_fdiv_i/blk00000003/sig0000026f
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000189
    SLICE_X35Y13.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig0000026f
    SLICE_X35Y13.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000094
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000191
    SLICE_X35Y14.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig0000027f
    SLICE_X35Y14.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000078
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000199
    SLICE_X35Y15.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig0000028f
    SLICE_X35Y15.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000096
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000001a1
    SLICE_X35Y16.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig0000029f
    SLICE_X35Y16.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000002af
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000001a9
    SLICE_X35Y17.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig000002af
    SLICE_X35Y17.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000002bf
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000001b1
    SLICE_X35Y18.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig000002bf
    SLICE_X35Y18.AMUX    Tcina                 0.235   fdiv1/xilinx_fdiv_i/blk00000003/sig000002c2
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000001b3
    SLICE_X29Y11.B6      net (fanout=27)       0.803   fdiv1/xilinx_fdiv_i/blk00000003/sig000002c2
    SLICE_X29Y11.COUT    Topcyb                0.431   fdiv1/xilinx_fdiv_i/blk00000003/sig00000223
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000009a9
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000481
    SLICE_X29Y12.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig0000074f
    SLICE_X29Y12.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig0000022f
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000489
    SLICE_X29Y13.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig0000075b
    SLICE_X29Y13.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig0000023b
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000491
    SLICE_X29Y14.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000767
    SLICE_X29Y14.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000247
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000499
    SLICE_X29Y15.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000773
    SLICE_X29Y15.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000253
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000004a1
    SLICE_X29Y16.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig0000077f
    SLICE_X29Y16.CLK     Tcinck                0.151   fdiv1/xilinx_fdiv_i/blk00000003/sig0000078f
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000004a9
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000004ad
    -------------------------------------------------  ---------------------------
    Total                                      6.140ns (3.460ns logic, 2.680ns route)
                                                       (56.4% logic, 43.6% route)

--------------------------------------------------------------------------------
Slack:                  0.494ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fdiv1_in0_r/register_20 (FF)
  Destination:          fdiv1/xilinx_fdiv_i/blk00000003/blk00000668 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.137ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fdiv1_in0_r/register_20 to fdiv1/xilinx_fdiv_i/blk00000003/blk00000668
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y37.AQ      Tcko                  0.375   fdiv1_in0_r/register<21>
                                                       fdiv1_in0_r/register_20
    SLICE_X20Y33.AX      net (fanout=3)        1.194   fdiv1_in0_r/register<20>
    SLICE_X20Y33.COUT    Taxcy                 0.382   fdiv1/xilinx_fdiv_i/blk00000003/sig000006f8
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk0000042e
    SLICE_X20Y34.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig000006f8
    SLICE_X20Y34.AMUX    Tcina                 0.238   fdiv1/xilinx_fdiv_i/blk00000003/sig00000a02
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000430
    SLICE_X18Y27.D5      net (fanout=26)       1.176   fdiv1/xilinx_fdiv_i/blk00000003/sig0000011f
    SLICE_X18Y27.COUT    Topcyd                0.336   fdiv1/xilinx_fdiv_i/blk00000003/sig00000686
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000007bb
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000003dd
    SLICE_X18Y28.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000686
    SLICE_X18Y28.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000696
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000003e5
    SLICE_X18Y29.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000696
    SLICE_X18Y29.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000006a6
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000003ed
    SLICE_X18Y30.CIN     net (fanout=1)        0.009   fdiv1/xilinx_fdiv_i/blk00000003/sig000006a6
    SLICE_X18Y30.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000006b6
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000003f5
    SLICE_X18Y31.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig000006b6
    SLICE_X18Y31.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000006c6
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000003fd
    SLICE_X18Y32.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig000006c6
    SLICE_X18Y32.AMUX    Tcina                 0.235   fdiv1/xilinx_fdiv_i/blk00000003/sig000006c9
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000003ff
    SLICE_X24Y30.B1      net (fanout=27)       1.384   fdiv1/xilinx_fdiv_i/blk00000003/sig000006c9
    SLICE_X24Y30.COUT    Topcyb                0.415   fdiv1/xilinx_fdiv_i/blk00000003/sig00000951
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000790
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000665
    SLICE_X24Y31.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig0000094d
    SLICE_X24Y31.CLK     Tcinck                0.029   fdiv1/xilinx_fdiv_i/blk00000003/sig00000a05
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000667
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000668
    -------------------------------------------------  ---------------------------
    Total                                      6.137ns (2.374ns logic, 3.763ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack:                  0.498ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fdiv1_in0_r/register_20 (FF)
  Destination:          fdiv1/xilinx_fdiv_i/blk00000003/blk00000669 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.133ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fdiv1_in0_r/register_20 to fdiv1/xilinx_fdiv_i/blk00000003/blk00000669
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y37.AQ      Tcko                  0.375   fdiv1_in0_r/register<21>
                                                       fdiv1_in0_r/register_20
    SLICE_X20Y33.AX      net (fanout=3)        1.194   fdiv1_in0_r/register<20>
    SLICE_X20Y33.COUT    Taxcy                 0.382   fdiv1/xilinx_fdiv_i/blk00000003/sig000006f8
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk0000042e
    SLICE_X20Y34.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig000006f8
    SLICE_X20Y34.AMUX    Tcina                 0.238   fdiv1/xilinx_fdiv_i/blk00000003/sig00000a02
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000430
    SLICE_X18Y27.C5      net (fanout=26)       1.166   fdiv1/xilinx_fdiv_i/blk00000003/sig0000011f
    SLICE_X18Y27.COUT    Topcyc                0.362   fdiv1/xilinx_fdiv_i/blk00000003/sig00000686
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000007be
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000003dd
    SLICE_X18Y28.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000686
    SLICE_X18Y28.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000696
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000003e5
    SLICE_X18Y29.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000696
    SLICE_X18Y29.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000006a6
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000003ed
    SLICE_X18Y30.CIN     net (fanout=1)        0.009   fdiv1/xilinx_fdiv_i/blk00000003/sig000006a6
    SLICE_X18Y30.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000006b6
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000003f5
    SLICE_X18Y31.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig000006b6
    SLICE_X18Y31.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000006c6
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000003fd
    SLICE_X18Y32.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig000006c6
    SLICE_X18Y32.AMUX    Tcina                 0.235   fdiv1/xilinx_fdiv_i/blk00000003/sig000006c9
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000003ff
    SLICE_X24Y30.A1      net (fanout=27)       1.388   fdiv1/xilinx_fdiv_i/blk00000003/sig000006c9
    SLICE_X24Y30.CLK     Tas                   0.420   fdiv1/xilinx_fdiv_i/blk00000003/sig00000951
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000793
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000665
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000669
    -------------------------------------------------  ---------------------------
    Total                                      6.133ns (2.376ns logic, 3.757ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack:                  0.498ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fadd1_in1_r/register_24 (FF)
  Destination:          fadd1/xilinx_fadd_i/blk00000003/blk00000039 (DSP)
  Requirement:          6.666ns
  Data Path Delay:      6.133ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fadd1_in1_r/register_24 to fadd1/xilinx_fadd_i/blk00000003/blk00000039
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y41.DQ      Tcko                  0.375   fadd1_in1_r/register<24>
                                                       fadd1_in1_r/register_24
    SLICE_X28Y40.BX      net (fanout=8)        0.957   fadd1_in1_r/register<24>
    SLICE_X28Y40.DMUX    Tbxd                  0.502   fadd1/xilinx_fadd_i/blk00000003/sig000001ee
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000008c
    SLICE_X32Y39.D3      net (fanout=18)       0.671   fadd1/xilinx_fadd_i/blk00000003/sig000001f3
    SLICE_X32Y39.D       Tilo                  0.086   fadd1/xilinx_fadd_i/blk00000003/sig00000216
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000001a8
    SLICE_X40Y37.D1      net (fanout=24)       1.225   fadd1/xilinx_fadd_i/blk00000003/sig00000216
    SLICE_X40Y37.D       Tilo                  0.086   fadd1/xilinx_fadd_i/blk00000003/sig0000010d
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000159
    DSP48_X0Y15.A13      net (fanout=1)        0.794   fadd1/xilinx_fadd_i/blk00000003/sig0000010d
    DSP48_X0Y15.CLK      Tdspdck_AM            1.437   fadd1/xilinx_fadd_i/blk00000003/blk00000039
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000039
    -------------------------------------------------  ---------------------------
    Total                                      6.133ns (2.486ns logic, 3.647ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack:                  0.500ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fdiv1/xilinx_fdiv_i/blk00000003/blk00000045 (FF)
  Destination:          fdiv1/xilinx_fdiv_i/blk00000003/blk000004ad (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.131ns (Levels of Logic = 19)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fdiv1/xilinx_fdiv_i/blk00000003/blk00000045 to fdiv1/xilinx_fdiv_i/blk00000003/blk000004ad
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y13.BQ      Tcko                  0.396   fdiv1/xilinx_fdiv_i/blk00000003/sig000000a4
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000045
    SLICE_X37Y12.B6      net (fanout=4)        1.098   fdiv1/xilinx_fdiv_i/blk00000003/sig000000a6
    SLICE_X37Y12.COUT    Topcyb                0.431   fdiv1/xilinx_fdiv_i/blk00000003/sig000002da
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000957
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000001c2
    SLICE_X37Y13.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig000002da
    SLICE_X37Y13.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000002e6
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000001ca
    SLICE_X37Y14.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig000002e6
    SLICE_X37Y14.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000002f2
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000001d2
    SLICE_X37Y15.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig000002f2
    SLICE_X37Y15.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000002fe
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000001da
    SLICE_X37Y16.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig000002fe
    SLICE_X37Y16.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig0000030a
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000001e2
    SLICE_X37Y17.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig0000030a
    SLICE_X37Y17.AMUX    Tcina                 0.235   fdiv1/xilinx_fdiv_i/blk00000003/sig00000261
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000001e4
    SLICE_X35Y12.AX      net (fanout=27)       0.779   fdiv1/xilinx_fdiv_i/blk00000003/sig00000261
    SLICE_X35Y12.COUT    Taxcy                 0.398   fdiv1/xilinx_fdiv_i/blk00000003/sig0000026f
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000189
    SLICE_X35Y13.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig0000026f
    SLICE_X35Y13.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000094
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000191
    SLICE_X35Y14.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig0000027f
    SLICE_X35Y14.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000078
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000199
    SLICE_X35Y15.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig0000028f
    SLICE_X35Y15.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000096
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000001a1
    SLICE_X35Y16.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig0000029f
    SLICE_X35Y16.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000002af
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000001a9
    SLICE_X35Y17.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig000002af
    SLICE_X35Y17.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000002bf
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000001b1
    SLICE_X35Y18.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig000002bf
    SLICE_X35Y18.AMUX    Tcina                 0.235   fdiv1/xilinx_fdiv_i/blk00000003/sig000002c2
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000001b3
    SLICE_X29Y11.AX      net (fanout=27)       0.827   fdiv1/xilinx_fdiv_i/blk00000003/sig000002c2
    SLICE_X29Y11.COUT    Taxcy                 0.398   fdiv1/xilinx_fdiv_i/blk00000003/sig00000223
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000481
    SLICE_X29Y12.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig0000074f
    SLICE_X29Y12.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig0000022f
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000489
    SLICE_X29Y13.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig0000075b
    SLICE_X29Y13.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig0000023b
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000491
    SLICE_X29Y14.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000767
    SLICE_X29Y14.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000247
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000499
    SLICE_X29Y15.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000773
    SLICE_X29Y15.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000253
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000004a1
    SLICE_X29Y16.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig0000077f
    SLICE_X29Y16.CLK     Tcinck                0.151   fdiv1/xilinx_fdiv_i/blk00000003/sig0000078f
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000004a9
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000004ad
    -------------------------------------------------  ---------------------------
    Total                                      6.131ns (3.427ns logic, 2.704ns route)
                                                       (55.9% logic, 44.1% route)

--------------------------------------------------------------------------------
Slack:                  0.500ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fdiv1/xilinx_fdiv_i/blk00000003/blk00000077 (FF)
  Destination:          fdiv1/xilinx_fdiv_i/blk00000003/blk00000541 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.131ns (Levels of Logic = 20)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fdiv1/xilinx_fdiv_i/blk00000003/blk00000077 to fdiv1/xilinx_fdiv_i/blk00000003/blk00000541
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y14.DQ      Tcko                  0.375   fdiv1/xilinx_fdiv_i/blk00000003/sig000000d8
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000077
    SLICE_X25Y14.B3      net (fanout=4)        0.894   fdiv1/xilinx_fdiv_i/blk00000003/sig000000d8
    SLICE_X25Y14.COUT    Topcyb                0.431   fdiv1/xilinx_fdiv_i/blk00000003/sig000000d8
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000009b1
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk0000027e
    SLICE_X25Y15.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000426
    SLICE_X25Y15.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000000d0
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000286
    SLICE_X25Y16.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000432
    SLICE_X25Y16.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000000cb
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk0000028e
    SLICE_X25Y17.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig0000043e
    SLICE_X25Y17.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000000c8
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000296
    SLICE_X25Y18.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig0000044a
    SLICE_X25Y18.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000000c4
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk0000029e
    SLICE_X25Y19.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000456
    SLICE_X25Y19.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000000da
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000002a6
    SLICE_X25Y20.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000462
    SLICE_X25Y20.AMUX    Tcina                 0.235   fdiv1/xilinx_fdiv_i/blk00000003/sig000000dd
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000002a8
    SLICE_X24Y10.A5      net (fanout=27)       0.890   fdiv1/xilinx_fdiv_i/blk00000003/sig000003b9
    SLICE_X24Y10.COUT    Topcya                0.431   fdiv1/xilinx_fdiv_i/blk00000003/sig000003c7
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000009c5
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk0000024d
    SLICE_X24Y11.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig000003c7
    SLICE_X24Y11.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000003d7
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000255
    SLICE_X24Y12.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig000003d7
    SLICE_X24Y12.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000003e7
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk0000025d
    SLICE_X24Y13.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig000003e7
    SLICE_X24Y13.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000003f7
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000265
    SLICE_X24Y14.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig000003f7
    SLICE_X24Y14.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000000d4
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk0000026d
    SLICE_X24Y15.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000407
    SLICE_X24Y15.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000000eb
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000275
    SLICE_X24Y16.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000417
    SLICE_X24Y16.AMUX    Tcina                 0.238   fdiv1/xilinx_fdiv_i/blk00000003/sig0000041a
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000277
    SLICE_X26Y10.AX      net (fanout=27)       0.814   fdiv1/xilinx_fdiv_i/blk00000003/sig0000041a
    SLICE_X26Y10.COUT    Taxcy                 0.398   fdiv1/xilinx_fdiv_i/blk00000003/sig0000037b
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000515
    SLICE_X26Y11.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig000007e5
    SLICE_X26Y11.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000387
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk0000051d
    SLICE_X26Y12.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig000007f1
    SLICE_X26Y12.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000393
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000525
    SLICE_X26Y13.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig000007fd
    SLICE_X26Y13.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig0000039f
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk0000052d
    SLICE_X26Y14.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000809
    SLICE_X26Y14.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000003ab
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000535
    SLICE_X26Y15.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000815
    SLICE_X26Y15.CLK     Tcinck                0.151   fdiv1/xilinx_fdiv_i/blk00000003/sig00000825
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk0000053d
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000541
    -------------------------------------------------  ---------------------------
    Total                                      6.131ns (3.533ns logic, 2.598ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------
Slack:                  0.503ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fdiv1/xilinx_fdiv_i/blk00000003/blk00000077 (FF)
  Destination:          fdiv1/xilinx_fdiv_i/blk00000003/blk00000541 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.128ns (Levels of Logic = 20)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fdiv1/xilinx_fdiv_i/blk00000003/blk00000077 to fdiv1/xilinx_fdiv_i/blk00000003/blk00000541
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y14.DQ      Tcko                  0.375   fdiv1/xilinx_fdiv_i/blk00000003/sig000000d8
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000077
    SLICE_X25Y14.B3      net (fanout=4)        0.894   fdiv1/xilinx_fdiv_i/blk00000003/sig000000d8
    SLICE_X25Y14.COUT    Topcyb                0.431   fdiv1/xilinx_fdiv_i/blk00000003/sig000000d8
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000009b1
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk0000027e
    SLICE_X25Y15.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000426
    SLICE_X25Y15.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000000d0
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000286
    SLICE_X25Y16.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000432
    SLICE_X25Y16.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000000cb
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk0000028e
    SLICE_X25Y17.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig0000043e
    SLICE_X25Y17.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000000c8
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000296
    SLICE_X25Y18.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig0000044a
    SLICE_X25Y18.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000000c4
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk0000029e
    SLICE_X25Y19.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000456
    SLICE_X25Y19.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000000da
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000002a6
    SLICE_X25Y20.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000462
    SLICE_X25Y20.AMUX    Tcina                 0.235   fdiv1/xilinx_fdiv_i/blk00000003/sig000000dd
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000002a8
    SLICE_X24Y10.A5      net (fanout=27)       0.890   fdiv1/xilinx_fdiv_i/blk00000003/sig000003b9
    SLICE_X24Y10.COUT    Topcya                0.431   fdiv1/xilinx_fdiv_i/blk00000003/sig000003c7
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000009c5
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk0000024d
    SLICE_X24Y11.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig000003c7
    SLICE_X24Y11.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000003d7
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000255
    SLICE_X24Y12.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig000003d7
    SLICE_X24Y12.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000003e7
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk0000025d
    SLICE_X24Y13.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig000003e7
    SLICE_X24Y13.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000003f7
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000265
    SLICE_X24Y14.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig000003f7
    SLICE_X24Y14.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000000d4
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk0000026d
    SLICE_X24Y15.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000407
    SLICE_X24Y15.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000000eb
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000275
    SLICE_X24Y16.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000417
    SLICE_X24Y16.AMUX    Tcina                 0.238   fdiv1/xilinx_fdiv_i/blk00000003/sig0000041a
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000277
    SLICE_X26Y10.B6      net (fanout=27)       0.778   fdiv1/xilinx_fdiv_i/blk00000003/sig0000041a
    SLICE_X26Y10.COUT    Topcyb                0.431   fdiv1/xilinx_fdiv_i/blk00000003/sig0000037b
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000009af
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000515
    SLICE_X26Y11.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig000007e5
    SLICE_X26Y11.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000387
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk0000051d
    SLICE_X26Y12.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig000007f1
    SLICE_X26Y12.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000393
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000525
    SLICE_X26Y13.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig000007fd
    SLICE_X26Y13.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig0000039f
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk0000052d
    SLICE_X26Y14.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000809
    SLICE_X26Y14.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000003ab
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000535
    SLICE_X26Y15.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000815
    SLICE_X26Y15.CLK     Tcinck                0.151   fdiv1/xilinx_fdiv_i/blk00000003/sig00000825
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk0000053d
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000541
    -------------------------------------------------  ---------------------------
    Total                                      6.128ns (3.566ns logic, 2.562ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------
Slack:                  0.506ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fdiv1_in0_r/register_22 (FF)
  Destination:          fdiv1/xilinx_fdiv_i/blk00000003/blk00000669 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.125ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fdiv1_in0_r/register_22 to fdiv1/xilinx_fdiv_i/blk00000003/blk00000669
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y43.AQ      Tcko                  0.375   fdiv1_in0_r/register<23>
                                                       fdiv1_in0_r/register_22
    SLICE_X20Y33.CX      net (fanout=3)        1.366   fdiv1_in0_r/register<22>
    SLICE_X20Y33.COUT    Tcxcy                 0.218   fdiv1/xilinx_fdiv_i/blk00000003/sig000006f8
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk0000042e
    SLICE_X20Y34.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig000006f8
    SLICE_X20Y34.AMUX    Tcina                 0.238   fdiv1/xilinx_fdiv_i/blk00000003/sig00000a02
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000430
    SLICE_X18Y27.D5      net (fanout=26)       1.176   fdiv1/xilinx_fdiv_i/blk00000003/sig0000011f
    SLICE_X18Y27.COUT    Topcyd                0.336   fdiv1/xilinx_fdiv_i/blk00000003/sig00000686
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000007bb
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000003dd
    SLICE_X18Y28.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000686
    SLICE_X18Y28.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000696
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000003e5
    SLICE_X18Y29.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000696
    SLICE_X18Y29.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000006a6
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000003ed
    SLICE_X18Y30.CIN     net (fanout=1)        0.009   fdiv1/xilinx_fdiv_i/blk00000003/sig000006a6
    SLICE_X18Y30.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000006b6
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000003f5
    SLICE_X18Y31.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig000006b6
    SLICE_X18Y31.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000006c6
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000003fd
    SLICE_X18Y32.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig000006c6
    SLICE_X18Y32.AMUX    Tcina                 0.235   fdiv1/xilinx_fdiv_i/blk00000003/sig000006c9
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000003ff
    SLICE_X24Y30.A1      net (fanout=27)       1.388   fdiv1/xilinx_fdiv_i/blk00000003/sig000006c9
    SLICE_X24Y30.CLK     Tas                   0.420   fdiv1/xilinx_fdiv_i/blk00000003/sig00000951
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000793
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000665
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000669
    -------------------------------------------------  ---------------------------
    Total                                      6.125ns (2.186ns logic, 3.939ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack:                  0.506ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fdiv1/xilinx_fdiv_i/blk00000003/blk00000077 (FF)
  Destination:          fdiv1/xilinx_fdiv_i/blk00000003/blk00000541 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.125ns (Levels of Logic = 20)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fdiv1/xilinx_fdiv_i/blk00000003/blk00000077 to fdiv1/xilinx_fdiv_i/blk00000003/blk00000541
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y14.DQ      Tcko                  0.375   fdiv1/xilinx_fdiv_i/blk00000003/sig000000d8
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000077
    SLICE_X25Y14.B3      net (fanout=4)        0.894   fdiv1/xilinx_fdiv_i/blk00000003/sig000000d8
    SLICE_X25Y14.COUT    Topcyb                0.431   fdiv1/xilinx_fdiv_i/blk00000003/sig000000d8
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000009b1
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk0000027e
    SLICE_X25Y15.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000426
    SLICE_X25Y15.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000000d0
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000286
    SLICE_X25Y16.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000432
    SLICE_X25Y16.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000000cb
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk0000028e
    SLICE_X25Y17.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig0000043e
    SLICE_X25Y17.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000000c8
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000296
    SLICE_X25Y18.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig0000044a
    SLICE_X25Y18.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000000c4
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk0000029e
    SLICE_X25Y19.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000456
    SLICE_X25Y19.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000000da
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000002a6
    SLICE_X25Y20.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000462
    SLICE_X25Y20.AMUX    Tcina                 0.235   fdiv1/xilinx_fdiv_i/blk00000003/sig000000dd
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000002a8
    SLICE_X24Y10.A5      net (fanout=27)       0.890   fdiv1/xilinx_fdiv_i/blk00000003/sig000003b9
    SLICE_X24Y10.COUT    Topcya                0.431   fdiv1/xilinx_fdiv_i/blk00000003/sig000003c7
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000009c5
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk0000024d
    SLICE_X24Y11.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig000003c7
    SLICE_X24Y11.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000003d7
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000255
    SLICE_X24Y12.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig000003d7
    SLICE_X24Y12.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000003e7
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk0000025d
    SLICE_X24Y13.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig000003e7
    SLICE_X24Y13.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000003f7
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000265
    SLICE_X24Y14.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig000003f7
    SLICE_X24Y14.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000000d4
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk0000026d
    SLICE_X24Y15.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000407
    SLICE_X24Y15.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000000eb
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000275
    SLICE_X24Y16.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000417
    SLICE_X24Y16.AMUX    Tcina                 0.238   fdiv1/xilinx_fdiv_i/blk00000003/sig0000041a
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000277
    SLICE_X26Y10.C5      net (fanout=27)       0.844   fdiv1/xilinx_fdiv_i/blk00000003/sig0000041a
    SLICE_X26Y10.COUT    Topcyc                0.362   fdiv1/xilinx_fdiv_i/blk00000003/sig0000037b
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk0000099a
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000515
    SLICE_X26Y11.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig000007e5
    SLICE_X26Y11.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000387
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk0000051d
    SLICE_X26Y12.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig000007f1
    SLICE_X26Y12.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000393
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000525
    SLICE_X26Y13.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig000007fd
    SLICE_X26Y13.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig0000039f
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk0000052d
    SLICE_X26Y14.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000809
    SLICE_X26Y14.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000003ab
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000535
    SLICE_X26Y15.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000815
    SLICE_X26Y15.CLK     Tcinck                0.151   fdiv1/xilinx_fdiv_i/blk00000003/sig00000825
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk0000053d
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000541
    -------------------------------------------------  ---------------------------
    Total                                      6.125ns (3.497ns logic, 2.628ns route)
                                                       (57.1% logic, 42.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 6.66666667 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.516ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.150ns (465.116MHz) (Tdspper_P_PAT)
  Physical resource: fmul2/xilinx_fmul_i/blk00000003/blk00000047/CLK
  Logical resource: fmul2/xilinx_fmul_i/blk00000003/blk00000047/CLK
  Location pin: DSP48_X1Y12.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 4.516ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.150ns (465.116MHz) (Tdspper_P_PAT)
  Physical resource: fmul1/xilinx_fmul_i/blk00000003/blk00000047/CLK
  Logical resource: fmul1/xilinx_fmul_i/blk00000003/blk00000047/CLK
  Location pin: DSP48_X0Y12.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 5.266ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.666ns
  Low pulse: 3.333ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: fadd1/xilinx_fadd_i/rdy/CLK
  Logical resource: fmul1/xilinx_fmul_i/blk00000003/blk000000a4/CLK
  Location pin: SLICE_X0Y0.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 5.266ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.666ns
  High pulse: 3.333ns
  High pulse limit: 0.700ns (Twph)
  Physical resource: fadd1/xilinx_fadd_i/rdy/CLK
  Logical resource: fmul1/xilinx_fmul_i/blk00000003/blk000000a4/CLK
  Location pin: SLICE_X0Y0.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 5.266ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.666ns
  Low pulse: 3.333ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: fadd1/xilinx_fadd_i/rdy/CLK
  Logical resource: fmul2/xilinx_fmul_i/blk00000003/blk000000a4/CLK
  Location pin: SLICE_X0Y0.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 5.266ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.666ns
  High pulse: 3.333ns
  High pulse limit: 0.700ns (Twph)
  Physical resource: fadd1/xilinx_fadd_i/rdy/CLK
  Logical resource: fmul2/xilinx_fmul_i/blk00000003/blk000000a4/CLK
  Location pin: SLICE_X0Y0.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 5.266ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.666ns
  Low pulse: 3.333ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: fadd1/xilinx_fadd_i/rdy/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk000001bc/CLK
  Location pin: SLICE_X0Y0.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 5.266ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.666ns
  High pulse: 3.333ns
  High pulse limit: 0.700ns (Twph)
  Physical resource: fadd1/xilinx_fadd_i/rdy/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk000001bc/CLK
  Location pin: SLICE_X0Y0.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 5.266ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.666ns
  Low pulse: 3.333ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: r10/SR[6].shift_i/state<1>/CLK
  Logical resource: r10/SR[6].shift_i/Mshreg_state_1/CLK
  Location pin: SLICE_X16Y29.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 5.266ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.666ns
  High pulse: 3.333ns
  High pulse limit: 0.700ns (Twph)
  Physical resource: r10/SR[6].shift_i/state<1>/CLK
  Logical resource: r10/SR[6].shift_i/Mshreg_state_1/CLK
  Location pin: SLICE_X16Y29.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 5.266ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.666ns
  Low pulse: 3.333ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: fdiv1/xilinx_fdiv_i/blk00000003/sig000009fc/CLK
  Logical resource: fdiv1/xilinx_fdiv_i/blk00000003/blk000009f6/CLK
  Location pin: SLICE_X16Y31.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 5.266ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.666ns
  High pulse: 3.333ns
  High pulse limit: 0.700ns (Twph)
  Physical resource: fdiv1/xilinx_fdiv_i/blk00000003/sig000009fc/CLK
  Logical resource: fdiv1/xilinx_fdiv_i/blk00000003/blk000009f6/CLK
  Location pin: SLICE_X16Y31.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 5.266ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.666ns
  Low pulse: 3.333ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: fdiv1/xilinx_fdiv_i/blk00000003/sig000009fc/CLK
  Logical resource: fdiv1/xilinx_fdiv_i/blk00000003/blk000009ec/CLK
  Location pin: SLICE_X16Y31.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 5.266ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.666ns
  High pulse: 3.333ns
  High pulse limit: 0.700ns (Twph)
  Physical resource: fdiv1/xilinx_fdiv_i/blk00000003/sig000009fc/CLK
  Logical resource: fdiv1/xilinx_fdiv_i/blk00000003/blk000009ec/CLK
  Location pin: SLICE_X16Y31.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 5.266ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.666ns
  Low pulse: 3.333ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: fdiv1/xilinx_fdiv_i/blk00000003/sig000009fc/CLK
  Logical resource: fdiv1/xilinx_fdiv_i/blk00000003/blk000009ee/CLK
  Location pin: SLICE_X16Y31.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 5.266ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.666ns
  High pulse: 3.333ns
  High pulse limit: 0.700ns (Twph)
  Physical resource: fdiv1/xilinx_fdiv_i/blk00000003/sig000009fc/CLK
  Logical resource: fdiv1/xilinx_fdiv_i/blk00000003/blk000009ee/CLK
  Location pin: SLICE_X16Y31.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 5.266ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.666ns
  Low pulse: 3.333ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: r10/SR[7].shift_i/state<1>/CLK
  Logical resource: r10/SR[7].shift_i/Mshreg_state_1/CLK
  Location pin: SLICE_X16Y32.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 5.266ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.666ns
  High pulse: 3.333ns
  High pulse limit: 0.700ns (Twph)
  Physical resource: r10/SR[7].shift_i/state<1>/CLK
  Logical resource: r10/SR[7].shift_i/Mshreg_state_1/CLK
  Location pin: SLICE_X16Y32.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 5.266ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.666ns
  Low pulse: 3.333ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: r10/SR[3].shift_i/state<1>/CLK
  Logical resource: r10/SR[0].shift_i/Mshreg_state_1/CLK
  Location pin: SLICE_X16Y33.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 5.266ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.666ns
  High pulse: 3.333ns
  High pulse limit: 0.700ns (Twph)
  Physical resource: r10/SR[3].shift_i/state<1>/CLK
  Logical resource: r10/SR[0].shift_i/Mshreg_state_1/CLK
  Location pin: SLICE_X16Y33.CLK
  Clock network: clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: Unconstrained path analysis 

 33 paths analyzed, 33 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.396ns.
--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               ordbbr_fdiv1_out_7 (FF)
  Destination:          ordbbr_fdiv1_out<7>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordbbr_fdiv1_out_7 to ordbbr_fdiv1_out<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y23.DQ      Tcko                  0.396   ordbbr_fdiv1_out<7>
                                                       ordbbr_fdiv1_out_7
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               ordbbr_fdiv1_out_6 (FF)
  Destination:          ordbbr_fdiv1_out<7>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordbbr_fdiv1_out_6 to ordbbr_fdiv1_out<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y23.CQ      Tcko                  0.396   ordbbr_fdiv1_out<7>
                                                       ordbbr_fdiv1_out_6
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               ordbbr_fdiv1_out_5 (FF)
  Destination:          ordbbr_fdiv1_out<7>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordbbr_fdiv1_out_5 to ordbbr_fdiv1_out<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y23.BQ      Tcko                  0.396   ordbbr_fdiv1_out<7>
                                                       ordbbr_fdiv1_out_5
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               ordbbr_fdiv1_out_4 (FF)
  Destination:          ordbbr_fdiv1_out<7>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordbbr_fdiv1_out_4 to ordbbr_fdiv1_out<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y23.AQ      Tcko                  0.396   ordbbr_fdiv1_out<7>
                                                       ordbbr_fdiv1_out_4
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               ordbbr_fdiv1_out_11 (FF)
  Destination:          ordbbr_fdiv1_out<11>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordbbr_fdiv1_out_11 to ordbbr_fdiv1_out<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y32.DQ      Tcko                  0.396   ordbbr_fdiv1_out<11>
                                                       ordbbr_fdiv1_out_11
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               ordbbr_fdiv1_out_10 (FF)
  Destination:          ordbbr_fdiv1_out<11>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordbbr_fdiv1_out_10 to ordbbr_fdiv1_out<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y32.CQ      Tcko                  0.396   ordbbr_fdiv1_out<11>
                                                       ordbbr_fdiv1_out_10
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               ordbbr_fdiv1_out_9 (FF)
  Destination:          ordbbr_fdiv1_out<11>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordbbr_fdiv1_out_9 to ordbbr_fdiv1_out<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y32.BQ      Tcko                  0.396   ordbbr_fdiv1_out<11>
                                                       ordbbr_fdiv1_out_9
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               ordbbr_fdiv1_out_8 (FF)
  Destination:          ordbbr_fdiv1_out<11>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordbbr_fdiv1_out_8 to ordbbr_fdiv1_out<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y32.AQ      Tcko                  0.396   ordbbr_fdiv1_out<11>
                                                       ordbbr_fdiv1_out_8
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               ordbbr_fdiv1_out_3 (FF)
  Destination:          ordbbr_fdiv1_out<3>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordbbr_fdiv1_out_3 to ordbbr_fdiv1_out<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y25.DQ      Tcko                  0.396   ordbbr_fdiv1_out<3>
                                                       ordbbr_fdiv1_out_3
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               ordbbr_fdiv1_out_2 (FF)
  Destination:          ordbbr_fdiv1_out<3>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordbbr_fdiv1_out_2 to ordbbr_fdiv1_out<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y25.CQ      Tcko                  0.396   ordbbr_fdiv1_out<3>
                                                       ordbbr_fdiv1_out_2
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               ordbbr_fdiv1_out_1 (FF)
  Destination:          ordbbr_fdiv1_out<3>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordbbr_fdiv1_out_1 to ordbbr_fdiv1_out<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y25.BQ      Tcko                  0.396   ordbbr_fdiv1_out<3>
                                                       ordbbr_fdiv1_out_1
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               ordbbr_fdiv1_out_0 (FF)
  Destination:          ordbbr_fdiv1_out<3>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordbbr_fdiv1_out_0 to ordbbr_fdiv1_out<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y25.AQ      Tcko                  0.396   ordbbr_fdiv1_out<3>
                                                       ordbbr_fdiv1_out_0
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordbbr_fdiv1_out_12 (FF)
  Destination:          ordbbr_fdiv1_out<15>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordbbr_fdiv1_out_12 to ordbbr_fdiv1_out<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y24.AQ      Tcko                  0.375   ordbbr_fdiv1_out<15>
                                                       ordbbr_fdiv1_out_12
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordbbr_fdiv1_out_24 (FF)
  Destination:          ordbbr_fdiv1_out<27>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordbbr_fdiv1_out_24 to ordbbr_fdiv1_out<27>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y42.AQ      Tcko                  0.375   ordbbr_fdiv1_out<27>
                                                       ordbbr_fdiv1_out_24
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordbbr_fdiv1_out_31 (FF)
  Destination:          ordbbr_fdiv1_out<31>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordbbr_fdiv1_out_31 to ordbbr_fdiv1_out<31>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y45.DQ      Tcko                  0.375   ordbbr_fdiv1_out<31>
                                                       ordbbr_fdiv1_out_31
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordbbr_fdiv1_out_29 (FF)
  Destination:          ordbbr_fdiv1_out<31>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordbbr_fdiv1_out_29 to ordbbr_fdiv1_out<31>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y45.BQ      Tcko                  0.375   ordbbr_fdiv1_out<31>
                                                       ordbbr_fdiv1_out_29
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordbbr_fdiv1_out_27 (FF)
  Destination:          ordbbr_fdiv1_out<27>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordbbr_fdiv1_out_27 to ordbbr_fdiv1_out<27>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y42.DQ      Tcko                  0.375   ordbbr_fdiv1_out<27>
                                                       ordbbr_fdiv1_out_27
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordbbr_fdiv1_out_26 (FF)
  Destination:          ordbbr_fdiv1_out<27>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordbbr_fdiv1_out_26 to ordbbr_fdiv1_out<27>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y42.CQ      Tcko                  0.375   ordbbr_fdiv1_out<27>
                                                       ordbbr_fdiv1_out_26
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordbbr_fdiv1_out_17 (FF)
  Destination:          ordbbr_fdiv1_out<19>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordbbr_fdiv1_out_17 to ordbbr_fdiv1_out<19>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y27.BQ      Tcko                  0.375   ordbbr_fdiv1_out<19>
                                                       ordbbr_fdiv1_out_17
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordbbr_fdiv1_out_16 (FF)
  Destination:          ordbbr_fdiv1_out<19>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordbbr_fdiv1_out_16 to ordbbr_fdiv1_out<19>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y27.AQ      Tcko                  0.375   ordbbr_fdiv1_out<19>
                                                       ordbbr_fdiv1_out_16
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordbbr_fdiv1_out_15 (FF)
  Destination:          ordbbr_fdiv1_out<15>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordbbr_fdiv1_out_15 to ordbbr_fdiv1_out<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y24.DQ      Tcko                  0.375   ordbbr_fdiv1_out<15>
                                                       ordbbr_fdiv1_out_15
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordbbr_fdiv1_out_14 (FF)
  Destination:          ordbbr_fdiv1_out<15>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordbbr_fdiv1_out_14 to ordbbr_fdiv1_out<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y24.CQ      Tcko                  0.375   ordbbr_fdiv1_out<15>
                                                       ordbbr_fdiv1_out_14
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordbbr_fdiv1_out_13 (FF)
  Destination:          ordbbr_fdiv1_out<15>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordbbr_fdiv1_out_13 to ordbbr_fdiv1_out<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y24.BQ      Tcko                  0.375   ordbbr_fdiv1_out<15>
                                                       ordbbr_fdiv1_out_13
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordbbr_fdiv1_out_18 (FF)
  Destination:          ordbbr_fdiv1_out<19>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordbbr_fdiv1_out_18 to ordbbr_fdiv1_out<19>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y27.CQ      Tcko                  0.375   ordbbr_fdiv1_out<19>
                                                       ordbbr_fdiv1_out_18
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordbbr_fdiv1_out_25 (FF)
  Destination:          ordbbr_fdiv1_out<27>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordbbr_fdiv1_out_25 to ordbbr_fdiv1_out<27>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y42.BQ      Tcko                  0.375   ordbbr_fdiv1_out<27>
                                                       ordbbr_fdiv1_out_25
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordbbr_fdiv1_out_23 (FF)
  Destination:          ordbbr_fdiv1_out<23>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordbbr_fdiv1_out_23 to ordbbr_fdiv1_out<23>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y39.DQ      Tcko                  0.375   ordbbr_fdiv1_out<23>
                                                       ordbbr_fdiv1_out_23
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordbbr_fdiv1_out_rdy_0 (FF)
  Destination:          ordbbr_fdiv1_out_rdy<0>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordbbr_fdiv1_out_rdy_0 to ordbbr_fdiv1_out_rdy<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y33.CQ      Tcko                  0.375   ordbbr_fdiv1_out_rdy<0>
                                                       ordbbr_fdiv1_out_rdy_0
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordbbr_fdiv1_out_22 (FF)
  Destination:          ordbbr_fdiv1_out<23>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordbbr_fdiv1_out_22 to ordbbr_fdiv1_out<23>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y39.CQ      Tcko                  0.375   ordbbr_fdiv1_out<23>
                                                       ordbbr_fdiv1_out_22
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordbbr_fdiv1_out_30 (FF)
  Destination:          ordbbr_fdiv1_out<31>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordbbr_fdiv1_out_30 to ordbbr_fdiv1_out<31>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y45.CQ      Tcko                  0.375   ordbbr_fdiv1_out<31>
                                                       ordbbr_fdiv1_out_30
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordbbr_fdiv1_out_21 (FF)
  Destination:          ordbbr_fdiv1_out<23>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordbbr_fdiv1_out_21 to ordbbr_fdiv1_out<23>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y39.BQ      Tcko                  0.375   ordbbr_fdiv1_out<23>
                                                       ordbbr_fdiv1_out_21
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordbbr_fdiv1_out_28 (FF)
  Destination:          ordbbr_fdiv1_out<31>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordbbr_fdiv1_out_28 to ordbbr_fdiv1_out<31>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y45.AQ      Tcko                  0.375   ordbbr_fdiv1_out<31>
                                                       ordbbr_fdiv1_out_28
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordbbr_fdiv1_out_20 (FF)
  Destination:          ordbbr_fdiv1_out<23>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordbbr_fdiv1_out_20 to ordbbr_fdiv1_out<23>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y39.AQ      Tcko                  0.375   ordbbr_fdiv1_out<23>
                                                       ordbbr_fdiv1_out_20
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordbbr_fdiv1_out_19 (FF)
  Destination:          ordbbr_fdiv1_out<19>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordbbr_fdiv1_out_19 to ordbbr_fdiv1_out<19>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y27.DQ      Tcko                  0.375   ordbbr_fdiv1_out<19>
                                                       ordbbr_fdiv1_out_19
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
No constraints were found to generate data for the Data Sheet Report section.
Use the Advanced Analysis (-a) option or generate global constraints for each
clock, its pad to setup and clock to pad paths, and a pad to pad constraint.

Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 18816072 paths, 0 nets, and 11705 connections

Design statistics:
   Minimum period:   6.615ns{1}   (Maximum frequency: 151.172MHz)
   Maximum combinational path delay:   0.396ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Jul 21 07:41:48 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 793 MB



