m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/1matt/Desktop/Matthew_Webb/Coding/FPGA/Verilog_Modules/Clk_Divider/CLK_Divider_Quartus/simulation/modelsim
vClk_Divider_HZ
Z1 !s110 1656817737
!i10b 1
!s100 zAONL5fC2l<:5nDIZSK2?3
IRh?3`cGQi<8H6b7OnjT:i0
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1656817101
8C:/Users/1matt/Desktop/Matthew_Webb/Coding/FPGA/Verilog_Modules/Clk_Divider/Clk_Divider_HZ.v
FC:/Users/1matt/Desktop/Matthew_Webb/Coding/FPGA/Verilog_Modules/Clk_Divider/Clk_Divider_HZ.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1656817737.000000
!s107 C:/Users/1matt/Desktop/Matthew_Webb/Coding/FPGA/Verilog_Modules/Clk_Divider/Clk_Divider_HZ.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/1matt/Desktop/Matthew_Webb/Coding/FPGA/Verilog_Modules/Clk_Divider|C:/Users/1matt/Desktop/Matthew_Webb/Coding/FPGA/Verilog_Modules/Clk_Divider/Clk_Divider_HZ.v|
!i113 1
Z5 o-vlog01compat -work work
Z6 !s92 -vlog01compat -work work +incdir+C:/Users/1matt/Desktop/Matthew_Webb/Coding/FPGA/Verilog_Modules/Clk_Divider
Z7 tCvgOpt 0
n@clk_@divider_@h@z
vClk_Divider_Top
R1
!i10b 1
!s100 oPliO?UY>maJgLlLkZZDg3
IzIbz7KQILdm4[<IzSMi8L2
R2
R0
w1656817278
8C:/Users/1matt/Desktop/Matthew_Webb/Coding/FPGA/Verilog_Modules/Clk_Divider/Clk_Divider_Top.v
FC:/Users/1matt/Desktop/Matthew_Webb/Coding/FPGA/Verilog_Modules/Clk_Divider/Clk_Divider_Top.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/Users/1matt/Desktop/Matthew_Webb/Coding/FPGA/Verilog_Modules/Clk_Divider/Clk_Divider_Top.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/1matt/Desktop/Matthew_Webb/Coding/FPGA/Verilog_Modules/Clk_Divider|C:/Users/1matt/Desktop/Matthew_Webb/Coding/FPGA/Verilog_Modules/Clk_Divider/Clk_Divider_Top.v|
!i113 1
R5
R6
R7
n@clk_@divider_@top
vtestbench
!s110 1656817738
!i10b 1
!s100 Q8KjM>>M^zgGLj>dSQ4Fd0
I574W3mjW;9mCo[S=1^J;J3
R2
R0
w1656817719
8C:/Users/1matt/Desktop/Matthew_Webb/Coding/FPGA/Verilog_Modules/Clk_Divider/CLK_Divider_Quartus/../Clk_Divider_HZ_TB.v
FC:/Users/1matt/Desktop/Matthew_Webb/Coding/FPGA/Verilog_Modules/Clk_Divider/CLK_Divider_Quartus/../Clk_Divider_HZ_TB.v
L0 3
R3
r1
!s85 0
31
R4
!s107 C:/Users/1matt/Desktop/Matthew_Webb/Coding/FPGA/Verilog_Modules/Clk_Divider/CLK_Divider_Quartus/../Clk_Divider_HZ_TB.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/1matt/Desktop/Matthew_Webb/Coding/FPGA/Verilog_Modules/Clk_Divider/CLK_Divider_Quartus/..|C:/Users/1matt/Desktop/Matthew_Webb/Coding/FPGA/Verilog_Modules/Clk_Divider/CLK_Divider_Quartus/../Clk_Divider_HZ_TB.v|
!i113 1
R5
!s92 -vlog01compat -work work +incdir+C:/Users/1matt/Desktop/Matthew_Webb/Coding/FPGA/Verilog_Modules/Clk_Divider/CLK_Divider_Quartus/..
R7
