Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun May 26 11:39:18 2024
| Host         : Parithi running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file processor_top_control_sets_placed.rpt
| Design       : processor_top
| Device       : xc7s50
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    20 |
|    Minimum number of control sets                        |    20 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    13 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    20 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    19 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              41 |           12 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              22 |           10 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             284 |          117 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------------------------+--------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                     Enable Signal                     |           Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-------------------------------------------------------+--------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | slc3/cpu/cpu_control/FSM_sequential_state[4]_i_1_n_0  | button_sync[0]/q_reg_0               |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | slc3/cpu/cpu_control/FSM_sequential_state_reg[4]_0[0] | button_sync[0]/q_reg_0               |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | slc3/cpu/cpu_control/FSM_sequential_state_reg[3]_0[0] | button_sync[0]/q_reg_0               |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | slc3/cpu/cpu_control/E[0]                             | button_sync[0]/q_reg_0               |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | slc3/cpu/cpu_control/FSM_sequential_state_reg[1]_1[0] | button_sync[0]/q_reg_0               |               11 |             16 |         1.45 |
|  clk_IBUF_BUFG | slc3/cpu/cpu_control/FSM_sequential_state_reg[4]_2[0] | button_sync[0]/q_reg_0               |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG | slc3/cpu/ir_reg/E[0]                                  | button_sync[0]/q_reg_0               |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | slc3/cpu/ir_reg/loads[1]                              | button_sync[0]/q_reg_0               |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | slc3/cpu/ir_reg/data_q_reg[9]_0[0]                    | button_sync[0]/q_reg_0               |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | slc3/cpu/ir_reg/loads[2]                              | button_sync[0]/q_reg_0               |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | slc3/cpu/ir_reg/loads[0]                              | button_sync[0]/q_reg_0               |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | slc3/cpu/ir_reg/loads[4]                              | button_sync[0]/q_reg_0               |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG | slc3/cpu/ir_reg/loads[3]                              | button_sync[0]/q_reg_0               |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | mem_subsystem/init_ram/sel                            | button_sync[0]/q_reg_0               |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | button_sync[1]/counter[0]_i_2__1_n_0                  | button_sync[1]/counter[0]_i_1__0_n_0 |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | button_sync[2]/sel                                    | button_sync[2]/counter[0]_i_1_n_0    |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | button_sync[0]/counter[0]_i_2__2_n_0                  | button_sync[0]/counter[0]_i_1__1_n_0 |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG |                                                       | button_sync[0]/q_reg_0               |               10 |             22 |         2.20 |
|  clk_IBUF_BUFG | slc3/cpu/cpu_control/FSM_sequential_state_reg[3]_1[0] | button_sync[0]/q_reg_0               |               16 |             23 |         1.44 |
|  clk_IBUF_BUFG |                                                       |                                      |               12 |             41 |         3.42 |
+----------------+-------------------------------------------------------+--------------------------------------+------------------+----------------+--------------+


