
Cadence Innovus(TM) Implementation System.
Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v20.10-p004_1, built Thu May 7 20:02:41 PDT 2020
Options:	
Date:		Tue Jan 17 23:10:07 2023
Host:		ws42 (x86_64 w/Linux 3.10.0-1160.36.2.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) CPU E5620 @ 2.40GHz 12288KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	20.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (161 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> encMessage warning 0
Suppress "**WARN ..." messages.
<CMD> encMessage debug 0
<CMD> encMessage info 0
RC
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PO', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_DIFF', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PSUB', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PIMP', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_NIMP', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_NWELL', 
**WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Loading view definition file from /home/u108/u108061271/ICLAB/final/final_project_gate_nonincr/innovus/run/DBS/fourD_kalman_filter_CTS_new04_placement.enc.dat/viewDefinition.tcl
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/lib/slow_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/lib/slow_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/lib/slow_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/lib/slow_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/lib/slow_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/lib/slow_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/lib/slow_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/lib/slow_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/lib/slow_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/lib/slow_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/lib/fast_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/lib/fast_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/lib/fast_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/lib/fast_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/lib/fast_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/lib/fast_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/lib/fast_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/lib/fast_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/lib/fast_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/lib/fast_vdd1v2_basicCells.lib)
*** End library_loading (cpu=0.03min, real=0.03min, mem=15.9M, fe_cpu=0.59min, fe_real=1.12min, fe_mem=757.4M) ***
*** Netlist is unique.
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Loading preference file /home/u108/u108061271/ICLAB/final/final_project_gate_nonincr/innovus/run/DBS/fourD_kalman_filter_CTS_new04_placement.enc.dat/gui.pref.tcl ...
**WARN: (IMPOPT-3602):	The specified path group name reg2reg is not defined.
**WARN: (IMPOPT-3602):	The specified path group name reg2out is not defined.
**WARN: (IMPOPT-3602):	The specified path group name in2reg is not defined.
**WARN: (IMPOPT-3602):	The specified path group name in2out is not defined.
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Loading place ...
'set_default_switching_activity' finished successfully.
**WARN: (IMPCTE-290):	Could not locate cell DFFHQX1 in any library for view AV_min.
**WARN: (IMPCTE-290):	Could not locate cell DFFHQX1 in any library for view AV_min.
**WARN: (IMPCTE-290):	Could not locate cell DFFHQX1 in any library for view AV_min.
**WARN: (IMPCTE-290):	Could not locate cell DFFHQX1 in any library for view AV_min.
**WARN: (IMPCTE-290):	Could not locate cell DFFHQX1 in any library for view AV_min.
**WARN: (IMPCTE-290):	Could not locate cell DFFHQX1 in any library for view AV_min.
**WARN: (IMPCTE-290):	Could not locate cell DFFHQX1 in any library for view AV_min.
**WARN: (IMPCTE-290):	Could not locate cell DFFHQX1 in any library for view AV_min.
**WARN: (IMPCTE-290):	Could not locate cell DFFHQX1 in any library for view AV_min.
**WARN: (IMPCTE-290):	Could not locate cell DFFHQX1 in any library for view AV_min.
**WARN: (IMPCTE-290):	Could not locate cell DFFHQX1 in any library for view AV_min.
**WARN: (IMPCTE-290):	Could not locate cell DFFHQX1 in any library for view AV_min.
**WARN: (IMPCTE-290):	Could not locate cell DFFHQX1 in any library for view AV_min.
**WARN: (IMPCTE-290):	Could not locate cell DFFHQX1 in any library for view AV_min.
**WARN: (IMPCTE-290):	Could not locate cell DFFHQX1 in any library for view AV_min.
**WARN: (IMPCTE-290):	Could not locate cell DFFHQX1 in any library for view AV_min.
**WARN: (IMPCTE-290):	Could not locate cell DFFHQX1 in any library for view AV_min.
**WARN: (IMPCTE-290):	Could not locate cell DFFHQX1 in any library for view AV_min.
**WARN: (IMPCTE-290):	Could not locate cell DFFHQX1 in any library for view AV_min.
**WARN: (IMPCTE-290):	Could not locate cell DFFHQX1 in any library for view AV_min.
**WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
DC_min DC_max
**WARN: (IMPESI-3505):	setDelayCalMode -eng_copyNetPropToNewNet true (default=false) will be obsoleted along with its sgs2set equivalent.  This parameter will continue to be supported in the current release, but will be removed in the next major release of the software.
**WARN: (IMPCTE-107):	The following globals have been obsoleted since version 20.10-p004_1. They will be removed in the next release. 
timing_enable_default_delay_arc
<CMD> setDrawView place
<CMD> setLayerPreference powerNet -color {#0000FF #0010DE #0020BD #00319C #00417B #00525A #006239 #007318 #088300 #299400 #4AA400 #6AB400 #8BC500 #ACD500 #CDE600 #EEF600 #FFF900 #FFED00 #FFE200 #FFD600 #FFCB00 #FFBF00 #FFB400 #FFA800 #FF9500 #FF8000 #FF6A00 #FF5500 #FF4000 #FF2A00 #FF1500 #FF0000}
<CMD> set_power_rail_display -plot none
<CMD> setLayerPreference powerNet -color {#0000ff #0010de #0020bd #00319c #00417b #00525a #006239 #007318 #088300 #299400 #4aa400 #6ab400 #8bc500 #acd500 #cde600 #eef600 #fff900 #ffed00 #ffe200 #ffd600 #ffcb00 #ffbf00 #ffb400 #ffa800 #ff9500 #ff8000 #ff6a00 #ff5500 #ff4000 #ff2a00 #ff1500 #ff0000}
<CMD> set_power_rail_display -enable_voltage_sources 0
<CMD> set_power_rail_display -enable_percentage_range 0
<CMD> fit
<CMD> set_power_rail_display -plot none
<CMD> setLayerPreference powerNet -color {#0000ff #0010de #0020bd #00319c #00417b #00525a #006239 #007318 #088300 #299400 #4aa400 #6ab400 #8bc500 #acd500 #cde600 #eef600 #fff900 #ffed00 #ffe200 #ffd600 #ffcb00 #ffbf00 #ffb400 #ffa800 #ff9500 #ff8000 #ff6a00 #ff5500 #ff4000 #ff2a00 #ff1500 #ff0000}
<CMD> ::read_power_rail_results -power_db power_2.db -rail_directory PD_25C_avg_3/VDD -instance_voltage_window { timing  whole  } -instance_voltage_method {  worst  best  avg  worstavg }
avg best worst worstavg 
timing whole 

Begin Loading State Directory in Local GUI mode


Begin Initializing Design.

No Nets are Specified, will Load All the Nets Automatically.
Nets Number: 1.
Icf Flow Enabled   :  0
Loading CellIdMap Sucessfully.
is multi-die design:  0
start creating net:VDD  die: 

Ended Initializing Design.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1905.21MB/3496.67MB/1905.29MB)


Begin Building Rail DB.


401834 Nodes Loaded for VDD.
437294 Elements Loaded for VDD.


Total Nodes Number: 401834.
Total Elements Number: 437294.


Ended Building Rail DB.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1912.66MB/3496.67MB/1912.66MB)


Begin Building Instance DB

Loading Instances from PGDB.

213315 Instances Loaded for VDD.


Total Instances Number: 213315.

Begin Building Pin Map.

Pin Name List: 4 Pins Loaded.


End Building Pin Map.

Ended Building Instance DB: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1912.81MB/3496.67MB/1912.81MB)


Begin Loading Plots in Multi-Thread Mode

Begin Initializing ir Plot
Ended Initializing ir Plot: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1912.92MB/3496.67MB/1912.93MB)
Ended Initializing ir Plot: (cpu=00:00:00:000, real=00:00:00:000, pid=30154, tid=30986)

Begin Initializing rc Plot
Ended Initializing rc Plot: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1912.93MB/3496.67MB/1912.95MB)
Ended Initializing rc Plot: (cpu=00:00:00:000, real=00:00:00:000, pid=30154, tid=30986)

Begin Initializing tc Plot
Ended Initializing tc Plot: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1912.95MB/3496.67MB/1912.95MB)
Ended Initializing tc Plot: (cpu=00:00:00:000, real=00:00:00:000, pid=30154, tid=30986)

Begin Initializing cap Plot
Ended Initializing cap Plot: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1912.95MB/3496.67MB/1912.95MB)
Ended Initializing cap Plot: (cpu=00:00:00:000, real=00:00:00:000, pid=30154, tid=30986)

Begin Initializing Voltage Source Vu and Vc Plots
Ended Initializing Voltage Source Vu and Vc Plots: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1912.95MB/3496.67MB/1912.95MB)
Ended Initializing Voltage Source Vu and Vc Plots: (cpu=00:00:00:000, real=00:00:00:000, pid=30154, tid=30986)

Begin Initializing unc Plot
Ended Initializing unc Plot: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1912.95MB/3496.67MB/1912.95MB)
Ended Initializing unc Plot: (cpu=00:00:00:000, real=00:00:00:000, pid=30154, tid=30986)

Begin Initializing ivd Plot.

Begin Initializing ipceiv Plot.

Begin Initializing thermal Plot.

Begin Loading ir Plot for VDD.
401834 Nodes of ir Loaded for VDD
Ended Loading ir Plot for VDD.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1912.97MB/3496.67MB/1913.02MB)Ended Loading ir Plot for VDD.: (cpu=00:00:00:015, real=00:00:00:017, pid=30154, tid=30986)

Begin Loading rc Plot for VDD.
0 Elements of rc Loaded for VDD
Ended Loading rc Plot for VDD.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1913.02MB/3496.67MB/1913.02MB)Ended Loading rc Plot for VDD.: (cpu=00:00:00:015, real=00:00:00:017, pid=30154, tid=30986)

Begin Loading tc Plot for VDD.
208102 Nodes of tc Loaded for VDD
Ended Loading tc Plot for VDD.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1913.02MB/3496.67MB/1913.03MB)Ended Loading tc Plot for VDD.: (cpu=00:00:00:007, real=00:00:00:009, pid=30154, tid=30986)

Begin Loading cap Plot for VDD.
401834 Nodes of cap Loaded for VDD
Ended Loading cap Plot for VDD.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1913.03MB/3496.67MB/1913.04MB)Ended Loading cap Plot for VDD.: (cpu=00:00:00:005, real=00:00:00:005, pid=30154, tid=30986)

Begin Loading Voltage Source, Vu and Vc for All Nets.
1 Nodes of vsrcs Loaded for VDD
1 Nodes of vc Loaded for VDD
Ended Loading Voltage Source, Vu and Vc for All Nets.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1913.04MB/3496.67MB/1913.05MB)
Ended Loading Voltage Source, Vu and Vc for All Nets.: (cpu=00:00:00:001, real=00:00:00:003, pid=30154, tid=30986)

Begin Loading unc for All Nets.
0 Nodes of unc Loaded for VDD
Ended Loading unc for All Nets.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1913.05MB/3496.67MB/1913.05MB)

Ended Loading unc for All Nets.: (cpu=00:00:00:001, real=00:00:00:001, pid=30154, tid=30986)

213315 Instance Voltage loaded for VDD.
Begin Loading IV for VDD.
213315 IV Loaded for VDD.
Ended Loading IV for VDD.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1913.07MB/3496.67MB/1913.08MB)
Ended Loading IV for VDD.: (cpu=00:00:00:531, real=00:00:00:531, pid=30154, tid=30986)

[Warning] Can not get instance peak current and instance switch data under path: PD_25C_avg_3/VDD/Reports/ResultDB/info.json
[Error] No IVDD Nets Pairs for creating Mcyc.
Begin Loading EIV Window instance switch and peak current for All Nets.
Begin Initializing McycDB.




Ended Loading EIV Window instance switch and peak current for All Nets.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1913.10MB/3496.67MB/1913.11MB)
Ended Loading EIV Window instance switch and peak current for All Nets.: (cpu=00:00:00:000, real=00:00:00:002, pid=30154, tid=30986)

Thermal file not found, so no thermal data
Ended Loading ir Plot percentage data.: (cpu=00:00:00:008, real=00:00:00:008, pid=30154, tid=30986)


Ended Loading Plots in Multi-Thread Mode: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1913.11MB/3496.67MB/1913.18MB)


Begin Loading power.db in main thread.

Set Default Frequency 100MHz.

Begin Power Analysis


Power Net Detected:
        Voltage	    Name
             0V	    VSS
          1.08V	    VDD

Begin Restoring Power Databases
Begin Restoring Binary Database : power_2.db
** INFO:  (VOLTUS_POWR-3042): Load clock data from database: total of '1' clocks

clk(66.6667MHz) ** INFO:  (VOLTUS_POWR-3043): Load rail data from database: total of '1' rails

** INFO:  (VOLTUS_POWR-3044): Load net data from database: total of '212332' nets

** INFO:  (VOLTUS_POWR-3045): Load instance data from database: total of '188659' instances

Ended Restoring Binary Database : power_2.db: (cpu=0:00:02, real=0:00:02,
mem(process/total/peak)=2089.44MB/4012.89MB/2089.48MB)

** INFO:  (VOLTUS_POWR-3229): Using user defined default frequency 100MHz for power calculation.

'set_default_switching_activity' finished successfully.
** WARN:  (VOLTUS_POWR-3212): The 'set_power_analysis_mode -leakage_power_view |-dynamic_power_view|-analysis_view' will be obsolete in 18.20 release. Use 'set_analysis_view -leakage <> | -dynamic <>' to set leakage and dynamic power views.


Ended Loading power.db in main thread.: (cpu=0:00:19, real=0:00:19, mem(process/total/peak)=2151.65MB/4013.71MB/2151.65MB)


Begin Loading power plots in Multi-Thread mode.

[Warning] Cannot get decap instances successfully.
**WARN: (IMPCTE-291):	WELLTAP_9745 is a physical only instance and is ignored. This indicates that the instance is physical only (e.g. a filler/decap cell) and is in the database, but not in timing graph since physical cells do not have timing information. Verify the instance is a physical only cell to confirm that this warning can be ignored.
Type 'man IMPCTE-291' for more detail.
**WARN: (IMPCTE-291):	WELLTAP_9746 is a physical only instance and is ignored. This indicates that the instance is physical only (e.g. a filler/decap cell) and is in the database, but not in timing graph since physical cells do not have timing information. Verify the instance is a physical only cell to confirm that this warning can be ignored.
Type 'man IMPCTE-291' for more detail.
**WARN: (IMPCTE-291):	WELLTAP_9747 is a physical only instance and is ignored. This indicates that the instance is physical only (e.g. a filler/decap cell) and is in the database, but not in timing graph since physical cells do not have timing information. Verify the instance is a physical only cell to confirm that this warning can be ignored.
Type 'man IMPCTE-291' for more detail.
**WARN: (IMPCTE-291):	WELLTAP_9748 is a physical only instance and is ignored. This indicates that the instance is physical only (e.g. a filler/decap cell) and is in the database, but not in timing graph since physical cells do not have timing information. Verify the instance is a physical only cell to confirm that this warning can be ignored.
Type 'man IMPCTE-291' for more detail.
**WARN: (IMPCTE-291):	WELLTAP_9749 is a physical only instance and is ignored. This indicates that the instance is physical only (e.g. a filler/decap cell) and is in the database, but not in timing graph since physical cells do not have timing information. Verify the instance is a physical only cell to confirm that this warning can be ignored.
Type 'man IMPCTE-291' for more detail.
**WARN: (IMPCTE-291):	WELLTAP_9791 is a physical only instance and is ignored. This indicates that the instance is physical only (e.g. a filler/decap cell) and is in the database, but not in timing graph since physical cells do not have timing information. Verify the instance is a physical only cell to confirm that this warning can be ignored.
Type 'man IMPCTE-291' for more detail.
**WARN: (IMPCTE-291):	WELLTAP_9792 is a physical only instance and is ignored. This indicates that the instance is physical only (e.g. a filler/decap cell) and is in the database, but not in timing graph since physical cells do not have timing information. Verify the instance is a physical only cell to confirm that this warning can be ignored.
Type 'man IMPCTE-291' for more detail.
**WARN: (IMPCTE-291):	WELLTAP_9793 is a physical only instance and is ignored. This indicates that the instance is physical only (e.g. a filler/decap cell) and is in the database, but not in timing graph since physical cells do not have timing information. Verify the instance is a physical only cell to confirm that this warning can be ignored.
Type 'man IMPCTE-291' for more detail.
**WARN: (IMPCTE-291):	WELLTAP_9794 is a physical only instance and is ignored. This indicates that the instance is physical only (e.g. a filler/decap cell) and is in the database, but not in timing graph since physical cells do not have timing information. Verify the instance is a physical only cell to confirm that this warning can be ignored.
Type 'man IMPCTE-291' for more detail.
**WARN: (IMPCTE-291):	WELLTAP_9795 is a physical only instance and is ignored. This indicates that the instance is physical only (e.g. a filler/decap cell) and is in the database, but not in timing graph since physical cells do not have timing information. Verify the instance is a physical only cell to confirm that this warning can be ignored.
Type 'man IMPCTE-291' for more detail.
**WARN: (IMPCTE-291):	WELLTAP_9837 is a physical only instance and is ignored. This indicates that the instance is physical only (e.g. a filler/decap cell) and is in the database, but not in timing graph since physical cells do not have timing information. Verify the instance is a physical only cell to confirm that this warning can be ignored.
Type 'man IMPCTE-291' for more detail.
**WARN: (IMPCTE-291):	WELLTAP_9838 is a physical only instance and is ignored. This indicates that the instance is physical only (e.g. a filler/decap cell) and is in the database, but not in timing graph since physical cells do not have timing information. Verify the instance is a physical only cell to confirm that this warning can be ignored.
Type 'man IMPCTE-291' for more detail.
**WARN: (IMPCTE-291):	WELLTAP_9839 is a physical only instance and is ignored. This indicates that the instance is physical only (e.g. a filler/decap cell) and is in the database, but not in timing graph since physical cells do not have timing information. Verify the instance is a physical only cell to confirm that this warning can be ignored.
Type 'man IMPCTE-291' for more detail.
**WARN: (IMPCTE-291):	WELLTAP_9840 is a physical only instance and is ignored. This indicates that the instance is physical only (e.g. a filler/decap cell) and is in the database, but not in timing graph since physical cells do not have timing information. Verify the instance is a physical only cell to confirm that this warning can be ignored.
Type 'man IMPCTE-291' for more detail.
**WARN: (IMPCTE-291):	WELLTAP_9841 is a physical only instance and is ignored. This indicates that the instance is physical only (e.g. a filler/decap cell) and is in the database, but not in timing graph since physical cells do not have timing information. Verify the instance is a physical only cell to confirm that this warning can be ignored.
Type 'man IMPCTE-291' for more detail.
**WARN: (IMPCTE-291):	WELLTAP_9883 is a physical only instance and is ignored. This indicates that the instance is physical only (e.g. a filler/decap cell) and is in the database, but not in timing graph since physical cells do not have timing information. Verify the instance is a physical only cell to confirm that this warning can be ignored.
Type 'man IMPCTE-291' for more detail.
**WARN: (IMPCTE-291):	WELLTAP_9884 is a physical only instance and is ignored. This indicates that the instance is physical only (e.g. a filler/decap cell) and is in the database, but not in timing graph since physical cells do not have timing information. Verify the instance is a physical only cell to confirm that this warning can be ignored.
Type 'man IMPCTE-291' for more detail.
**WARN: (IMPCTE-291):	WELLTAP_9885 is a physical only instance and is ignored. This indicates that the instance is physical only (e.g. a filler/decap cell) and is in the database, but not in timing graph since physical cells do not have timing information. Verify the instance is a physical only cell to confirm that this warning can be ignored.
Type 'man IMPCTE-291' for more detail.
**WARN: (IMPCTE-291):	WELLTAP_9886 is a physical only instance and is ignored. This indicates that the instance is physical only (e.g. a filler/decap cell) and is in the database, but not in timing graph since physical cells do not have timing information. Verify the instance is a physical only cell to confirm that this warning can be ignored.
Type 'man IMPCTE-291' for more detail.
**WARN: (IMPCTE-291):	WELLTAP_9887 is a physical only instance and is ignored. This indicates that the instance is physical only (e.g. a filler/decap cell) and is in the database, but not in timing graph since physical cells do not have timing information. Verify the instance is a physical only cell to confirm that this warning can be ignored.
Type 'man IMPCTE-291' for more detail.
**WARN: (EMS-27):	Message (IMPCTE-291) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Ended Loading ip Plot.: (cpu=00:00:00:721, real=00:00:00:722, pid=30154, tid=30986)

Ended Loading ip_i Plot.: (cpu=00:00:00:515, real=00:00:00:515, pid=30154, tid=30986)

Ended Loading ip_s Plot.: (cpu=00:00:00:526, real=00:00:00:526, pid=30154, tid=30986)

Ended Loading ip_l Plot.: (cpu=00:00:00:520, real=00:00:00:520, pid=30154, tid=30986)

Ended Loading ipd Plot.: (cpu=00:00:00:697, real=00:00:00:697, pid=30154, tid=30986)

Ended Loading ipd_i Plot.: (cpu=00:00:00:595, real=00:00:00:595, pid=30154, tid=30986)

Ended Loading ipd_s Plot.: (cpu=00:00:00:591, real=00:00:00:591, pid=30154, tid=30986)

Ended Loading ipd_l Plot.: (cpu=00:00:00:592, real=00:00:00:592, pid=30154, tid=30986)

Ended Loading freq Plot.: (cpu=00:00:00:871, real=00:00:00:871, pid=30154, tid=30986)

Ended Loading slack Plot.: (cpu=00:00:00:365, real=00:00:00:365, pid=30154, tid=30986)

Ended Loading td Plot.: (cpu=00:00:00:837, real=00:00:00:837, pid=30154, tid=30986)

Ended Loading load Plot.: (cpu=00:00:00:807, real=00:00:00:807, pid=30154, tid=30986)

Ended Loading ip_clk Plot.: (cpu=00:00:00:692, real=00:00:00:692, pid=30154, tid=30986)

Ended Loading ip_tr Plot.: (cpu=00:00:00:833, real=00:00:00:833, pid=30154, tid=30986)

Ended Loading activity Plot.: (cpu=00:00:00:833, real=00:00:00:833, pid=30154, tid=30154)


Ended Loading power plots in Multi-Thread mode.: (cpu=0:00:10, real=0:00:10, mem(process/total/peak)=2164.50MB/4013.71MB/2164.50MB)


Begin reading tpd data from DB


Ended reading tpd data from DB: (cpu=0:00:05, real=0:00:05, mem(process/total/peak)=2167.12MB/4013.71MB/2167.24MB)

calculate sorted Tile based Power Density for reporting

Begin Building query for Plots in Multi-Thread Mode


Begin Initializing Node Based Data Query


Ended Initializing Node Based Data Query: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2168.74MB/4013.71MB/2168.79MB)


Begin Build Node Based Data Query


Ended Build Node Based Data Query: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2168.80MB/4013.71MB/2168.82MB)


Begin Set Query for ir


Ended Set Query for ir: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2168.82MB/4013.71MB/2168.82MB)


Begin Initializing Element Based Data Query


Ended Initializing Element Based Data Query: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2170.10MB/4013.71MB/2170.30MB)


Begin Build Element Based Data Query


Ended Build Element Based Data Query: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2170.30MB/4013.71MB/2170.30MB)


Begin Set Query for rc


Ended Set Query for rc: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2170.30MB/4013.71MB/2170.30MB)


Begin Initializing Sparse Node Based Data Query


Begin Set Query for vc


Ended Set Query for vc: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2170.32MB/4013.71MB/2170.32MB)


Begin Set Query for tc


Ended Set Query for tc: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2170.32MB/4013.71MB/2170.32MB)


Begin Set Query for unc


Ended Set Query for unc: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2170.32MB/4013.71MB/2170.32MB)


Begin Set Query for cap


Ended Set Query for cap: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2170.32MB/4013.71MB/2170.32MB)


Ended Building query for Plots in Multi-Thread Mode: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2170.32MB/4013.71MB/2170.32MB)


Begin Preparing Data for Renders


Begin Generating Image cache for plots


Ended Generating Image cache for plots: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2176.37MB/4013.71MB/2176.37MB)


Ended Preparing Data for Renders: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2176.37MB/4013.71MB/2176.37MB)


Ended Loading State Directory in Local GUI mode: (cpu=0:00:37, real=0:00:37, mem(process/total/peak)=2176.37MB/4013.71MB/2176.37MB)

<CMD> set_power_rail_display -plot ir
<CMD> setLayerPreference powerNet -color {#0000ff #0010de #0020bd #00319c #00417b #00525a #006239 #007318 #088300 #299400 #4aa400 #6ab400 #8bc500 #acd500 #cde600 #eef600 #fff900 #ffed00 #ffe200 #ffd600 #ffcb00 #ffbf00 #ffb400 #ffa800 #ff9500 #ff8000 #ff6a00 #ff5500 #ff4000 #ff2a00 #ff1500 #ff0000}
<CMD> all_constraint_modes
CN_func
<CMD> set_interactive_constraint_modes [all_constraint_modes]
<CMD> reset_clock_latency [all_clocks]
<CMD> set_ccopt_property buffer_cells { CLKBUFX2 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 }
<CMD> set_ccopt_property inverter_cells { CLKINVX1 CLKINVX2 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 CLKINVX12 CLKINVX16 CLKINVX20 }
<CMD> set_ccopt_property logic_cells {  CLKAND2X2 CLKAND2X3 CLKAND2X4 CLKAND2X6 CLKAND2X8 CLKAND2X12  
   }
<CMD> set_ccopt_property use_inverters true
<CMD> set_ccopt_property update_io_latency false
<CMD> create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): CN_func
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk...
  clock_tree clk contains 5264 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.
The skew group clk/CN_func was created. It contains 5264 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
<CMD> ccopt_design
#% Begin ccopt_design (date=01/17 23:16:29, mem=1638.8M)
Turning off fast DC mode./nRuntime...
**INFO: User's settings:
setNanoRouteMode -droutePostRouteSpreadWire       1
setNanoRouteMode -droutePostRouteWidenWireRule    LEFSpecialRouteSpec
setNanoRouteMode -extractThirdPartyCompatible     false
setNanoRouteMode -grouteExpTdStdDelay             22
setNanoRouteMode -timingEngine                    {}
setDesignMode -process                            45
setExtractRCMode -coupling_c_th                   0.1
setExtractRCMode -engine                          preRoute
setExtractRCMode -relative_c_th                   1
setExtractRCMode -total_c_th                      0
setDelayCalMode -enable_high_fanout               true
setDelayCalMode -eng_copyNetPropToNewNet          true
setDelayCalMode -engine                           aae
setDelayCalMode -ignoreNetLoad                    false
setOptMode -activeHoldViews                       { AV_min }
setOptMode -activeSetupViews                      { AV_max }
setOptMode -autoSetupViews                        { AV_max}
setOptMode -autoTDGRSetupViews                    { AV_max}
setOptMode -drcMargin                             0
setOptMode -fixDrc                                true
setOptMode -optimizeFF                            true
setOptMode -preserveAllSequential                 true
setOptMode -setupTargetSlack                      0
setRouteMode -earlyGlobalHonorMsvRouteConstraint  false
setRouteMode -earlyGlobalRoutePartitionPinGuide   true

(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=2421.4M, init mem=2491.8M)
*info: Placed = 213315         (Fixed = 24656)
*info: Unplaced = 0           
Placement Density:52.37%(419307/800698)
Placement Density (including fixed std cells):54.29%(453037/834427)
Finished checkPlace (total: cpu=0:00:04.2, real=0:00:03.0; vio checks: cpu=0:00:03.0, real=0:00:03.0; mem=2551.8M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:04.3 real=0:00:03.9)
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:04.3 real=0:00:03.9)
CCOpt::Phase::Initialization done. (took cpu=0:00:04.3 real=0:00:03.9)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 5264 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 5264 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2551.77 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2670.77 MB )
[NR-eGR] Read 375333 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2670.77 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 375333
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=212316  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 212316 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 212316 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.607030e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)       334( 0.10%)         6( 0.00%)   ( 0.10%) 
[NR-eGR]  Metal3  (3)        47( 0.01%)         1( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              384( 0.01%)         7( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 2702.74 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 2702.74 MB )
[NR-eGR] Finished Export all nets ( CPU: 1.49 sec, Real: 1.48 sec, Curr Mem: 2749.74 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 2749.74 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.29 sec, Real: 0.29 sec, Curr Mem: 2749.74 MB )
[NR-eGR] Finished Export DB wires ( CPU: 1.86 sec, Real: 1.85 sec, Curr Mem: 2749.74 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 712703
[NR-eGR] Metal2  (2V) length: 1.035524e+06um, number of vias: 998165
[NR-eGR] Metal3  (3H) length: 1.366478e+06um, number of vias: 125226
[NR-eGR] Metal4  (4V) length: 7.041006e+05um, number of vias: 51794
[NR-eGR] Metal5  (5H) length: 4.953036e+05um, number of vias: 7713
[NR-eGR] Metal6  (6V) length: 1.453489e+05um, number of vias: 1642
[NR-eGR] Metal7  (7H) length: 3.608706e+04um, number of vias: 744
[NR-eGR] Metal8  (8V) length: 2.129365e+04um, number of vias: 39
[NR-eGR] Metal9  (9H) length: 3.206000e+02um, number of vias: 15
[NR-eGR] Metal10 (10V) length: 1.306250e+03um, number of vias: 0
[NR-eGR] Metal11 (11H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 3.805762e+06um, number of vias: 1898041
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.011439e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 12.89 sec, Real: 12.85 sec, Curr Mem: 2749.74 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:13.3 real=0:00:13.3)
Rebuilding timing graph...
Rebuilding timing graph done.
Legalization setup...
Using cell based legalization.
Estimated cell power/ground rail width = 0.160 um
Legalization setup done. (took cpu=0:00:02.0 real=0:00:01.7)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
buffer_cells is set for at least one object
cts_merge_clock_gates is set for at least one object
cts_merge_clock_logic is set for at least one object
inverter_cells is set for at least one object
logic_cells is set for at least one object
route_type is set for at least one object
source_driver is set for at least one object
update_io_latency: 0 (default: true)
use_inverters is set for at least one object
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
AAE_INFO: Cdb files are: 
 	/home/u108/u108061271/ICLAB/final/final_project_gate_nonincr/innovus/run/DBS/fourD_kalman_filter_CTS_new04_placement.enc.dat/libs/mmmc/slow.cdb
	/home/u108/u108061271/ICLAB/final/final_project_gate_nonincr/innovus/run/DBS/fourD_kalman_filter_CTS_new04_placement.enc.dat/libs/mmmc/fast.cdb
 
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  cts_merge_clock_gates: true (default: false)
  cts_merge_clock_logic: true (default: false)
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
  source_driver: DFFHQX1/CK DFFHQX1/Q (default: )
  use_inverters: true (default: auto)
For power domain auto-default:
  Buffers:     CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 
  Inverters:   {CLKINVX20 CLKINVX16 CLKINVX12 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX2 CLKINVX1}
  Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
  Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 834427.332um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner DC_max:setup, late and power domain auto-default:
  Slew time target (leaf):    0.063ns
  Slew time target (trunk):   0.063ns
  Slew time target (top):     0.063ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.057ns
  Buffer max distance: 368.511um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CLKBUFX20, fastest_considered_half_corner=DC_max:setup.late, optimalDrivingDistance=458.261um, saturatedSlew=0.054ns, speed=5423.207um per ns, cellArea=17.911um^2 per 1000um}
  Inverter  : {lib_cell:CLKINVX20, fastest_considered_half_corner=DC_max:setup.late, optimalDrivingDistance=368.511um, saturatedSlew=0.053ns, speed=7326.262um per ns, cellArea=17.633um^2 per 1000um}
  Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=DC_max:setup.late, optimalDrivingDistance=464.444um, saturatedSlew=0.056ns, speed=2312.968um per ns, cellArea=32.400um^2 per 1000um}
  Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=DC_max:setup.late, optimalDrivingDistance=464.865um, saturatedSlew=0.056ns, speed=2316.218um per ns, cellArea=29.428um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/CN_func:
  Sources:                     pin clk
  Total number of sinks:       5264
  Delay constrained sinks:     5264
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner DC_max:setup.late:
  Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew groups are:
skew_group clk/CN_func with 5264 clock sinks

Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
**WARN: (IMPCCOPT-2314):	CCOpt found 1 clock tree nets marked as ideal or dont_touch. These will not be buffered.

Ideal and dont_touch net fanout counts:

-----------------------------------------------------------
Min fanout    Max fanout    Number of ideal/dont_touch nets
-----------------------------------------------------------
      1            10                      0
     11           100                      0
    101          1000                      0
   1001         10000                      1
  10001           +                        0
-----------------------------------------------------------

Top ideal and dont_touch nets by fanout:

---------------------
Net name    Fanout ()
---------------------
clk           5264
---------------------


No dont_touch hnets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:07.4 real=0:00:07.9)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:33.2 real=0:00:33.2)
Synthesizing clock trees...
  Preparing To Balance...
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:02.2 real=0:00:02.2)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering clock_tree clk...
    Clustering clock_tree clk done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Bottom-up phase done. (took cpu=0:00:00.7 real=0:00:00.7)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
*** Starting refinePlace (0:03:14 mem=2895.6M) ***
Total net bbox length = 3.161e+06 (1.601e+06 1.560e+06) (ext = 1.355e+05)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:10.3 REAL: 0:00:10.0 MEM: 2895.6MB
Summary Report:
Instances move: 0 (out of 188659 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.161e+06 (1.601e+06 1.560e+06) (ext = 1.355e+05)
Runtime: CPU: 0:00:10.8 REAL: 0:00:11.0 MEM: 2895.6MB
*** Finished refinePlace (0:03:25 mem=2895.6M) ***
    ClockRefiner summary
    All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 5264).
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:13.4 real=0:00:13.4)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Clock tree timing engine global stage delay update for DC_max:setup.late...
    Clock tree timing engine global stage delay update for DC_max:setup.late done. (took cpu=0:00:00.3 real=0:00:00.3)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
      (empty table)
    --------------------------------
    
    
    Clock tree legalization - There are no Movements:
    =================================================
    
    ---------------------------------------------
    Movement (um)    Desired     Achieved    Node
                     location    location    
    ---------------------------------------------
      (empty table)
    ---------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:15.5 real=0:00:15.5)
    Clock DAG stats after 'Clustering':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=5264, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Clustering':
      Fanout : {count=1, worst=[5164]} avg=5164 sd=0 sum=5164
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Leaf : target=0.063ns count=1 avg=0.007ns sd=0.000ns min=0.007ns max=0.007ns {1 <= 0.038ns, 0 <= 0.051ns, 0 <= 0.057ns, 0 <= 0.060ns, 0 <= 0.063ns}
    Primary reporting skew groups after 'Clustering':
      skew_group clk/CN_func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.057], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Clustering':
      skew_group clk/CN_func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.057], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:16.5 real=0:00:16.5)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:         1 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 212456 (unrouted=141, trialRouted=212315, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=141, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 1 nets for routing of which 0 have one or more fixed wires.
(ccopt eGR): Start to route 1 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3000.68 MB )
[NR-eGR] Read 759913 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.14 sec, Real: 0.13 sec, Curr Mem: 3000.68 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 759913
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=212316  numIgnoredNets=212315
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.982916e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 3000.68 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 3000.68 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3000.68 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 3000.68 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3000.68 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3000.68 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 712703
[NR-eGR] Metal2  (2V) length: 1.034469e+06um, number of vias: 996563
[NR-eGR] Metal3  (3H) length: 1.366038e+06um, number of vias: 125410
[NR-eGR] Metal4  (4V) length: 7.055079e+05um, number of vias: 51837
[NR-eGR] Metal5  (5H) length: 4.959726e+05um, number of vias: 7713
[NR-eGR] Metal6  (6V) length: 1.453489e+05um, number of vias: 1642
[NR-eGR] Metal7  (7H) length: 3.608706e+04um, number of vias: 744
[NR-eGR] Metal8  (8V) length: 2.129365e+04um, number of vias: 39
[NR-eGR] Metal9  (9H) length: 3.206000e+02um, number of vias: 15
[NR-eGR] Metal10 (10V) length: 1.306250e+03um, number of vias: 0
[NR-eGR] Metal11 (11H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 3.806344e+06um, number of vias: 1896666
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.069642e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] Metal1  (1H) length: 0.000000e+00um, number of vias: 5264
[NR-eGR] Metal2  (2V) length: 1.148397e+04um, number of vias: 7426
[NR-eGR] Metal3  (3H) length: 6.926740e+03um, number of vias: 272
[NR-eGR] Metal4  (4V) length: 1.616745e+03um, number of vias: 43
[NR-eGR] Metal5  (5H) length: 6.689600e+02um, number of vias: 0
[NR-eGR] Metal6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal11 (11H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 2.069642e+04um, number of vias: 13005
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 2.069642e+04um, number of vias: 13005
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 3.42 sec, Real: 3.41 sec, Curr Mem: 2860.68 MB )
      Early Global Route - eGR only step done. (took cpu=0:00:03.7 real=0:00:03.7)
    Routing using eGR only done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 212456 (unrouted=141, trialRouted=212315, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=141, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
Collecting buffer chain nets ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3004.55 MB )
[NR-eGR] Read 375333 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3004.55 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 375333
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 13994
[NR-eGR] Read numTotalNets=212316  numIgnoredNets=1
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 212315 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 212315 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.588199e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)       329( 0.10%)         6( 0.00%)   ( 0.10%) 
[NR-eGR]  Metal3  (3)        46( 0.01%)         1( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              378( 0.01%)         7( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 6.08 seconds, mem = 3051.5M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 3181.53 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 3181.53 MB )
[NR-eGR] Finished Export all nets ( CPU: 1.54 sec, Real: 1.54 sec, Curr Mem: 3181.53 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 3181.53 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.30 sec, Real: 0.30 sec, Curr Mem: 3181.53 MB )
[NR-eGR] Finished Export DB wires ( CPU: 1.93 sec, Real: 1.93 sec, Curr Mem: 3181.53 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 712703
[NR-eGR] Metal2  (2V) length: 1.035546e+06um, number of vias: 996263
[NR-eGR] Metal3  (3H) length: 1.366850e+06um, number of vias: 125314
[NR-eGR] Metal4  (4V) length: 7.050519e+05um, number of vias: 51725
[NR-eGR] Metal5  (5H) length: 4.940697e+05um, number of vias: 7687
[NR-eGR] Metal6  (6V) length: 1.438659e+05um, number of vias: 1647
[NR-eGR] Metal7  (7H) length: 3.706371e+04um, number of vias: 744
[NR-eGR] Metal8  (8V) length: 2.212223e+04um, number of vias: 32
[NR-eGR] Metal9  (9H) length: 3.245000e+02um, number of vias: 14
[NR-eGR] Metal10 (10V) length: 1.242105e+03um, number of vias: 0
[NR-eGR] Metal11 (11H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 3.806136e+06um, number of vias: 1896129
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 7.10 seconds, mem = 3146.5M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:13.4, real=0:00:13.0)
    Congestion Repair done. (took cpu=0:00:13.4 real=0:00:13.3)
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:19.1 real=0:00:18.7)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'fourD_kalman_filter' of instances=213315 and nets=212457 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fourD_kalman_filter.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:02.7  Real Time: 0:00:02.0  MEM: 3146.527M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:02.7 real=0:00:02.7)
  Clock tree timing engine global stage delay update for DC_max:setup.late...
  Clock tree timing engine global stage delay update for DC_max:setup.late done. (took cpu=0:00:00.3 real=0:00:00.3)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : count=5264, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations after clustering cong repair call:
    Fanout : {count=1, worst=[5164]} avg=5164 sd=0 sum=5164
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Leaf : target=0.063ns count=1 avg=0.007ns sd=0.000ns min=0.007ns max=0.007ns {1 <= 0.038ns, 0 <= 0.051ns, 0 <= 0.057ns, 0 <= 0.060ns, 0 <= 0.063ns}
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk/CN_func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.057], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  Skew group summary after clustering cong repair call:
    skew_group clk/CN_func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.057], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  CongRepair After Initial Clustering done. (took cpu=0:00:23.0 real=0:00:22.6)
  Stage::Clustering done. (took cpu=0:00:39.5 real=0:00:39.1)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=5264, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':
      Fanout : {count=1, worst=[5164]} avg=5164 sd=0 sum=5164
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Leaf : target=0.063ns count=1 avg=0.007ns sd=0.000ns min=0.007ns max=0.007ns {1 <= 0.038ns, 0 <= 0.051ns, 0 <= 0.057ns, 0 <= 0.060ns, 0 <= 0.063ns}
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/CN_func: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.057]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/CN_func: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.2 real=0:00:00.2)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=5264, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Fanout : {count=1, worst=[5164]} avg=5164 sd=0 sum=5164
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Leaf : target=0.063ns count=1 avg=0.007ns sd=0.000ns min=0.007ns max=0.007ns {1 <= 0.038ns, 0 <= 0.051ns, 0 <= 0.057ns, 0 <= 0.060ns, 0 <= 0.063ns}
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/CN_func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.057], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/CN_func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.057], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.3 real=0:00:00.3)
  Stage::DRV Fixing done. (took cpu=0:00:00.4 real=0:00:00.4)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=5264, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Removing unnecessary root buffering':
      Fanout : {count=1, worst=[5164]} avg=5164 sd=0 sum=5164
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Leaf : target=0.063ns count=1 avg=0.007ns sd=0.000ns min=0.007ns max=0.007ns {1 <= 0.038ns, 0 <= 0.051ns, 0 <= 0.057ns, 0 <= 0.060ns, 0 <= 0.063ns}
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk/CN_func: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.057]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/CN_func: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.1 real=0:00:00.1)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=5264, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Removing unconstrained drivers':
      Fanout : {count=1, worst=[5164]} avg=5164 sd=0 sum=5164
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Leaf : target=0.063ns count=1 avg=0.007ns sd=0.000ns min=0.007ns max=0.007ns {1 <= 0.038ns, 0 <= 0.051ns, 0 <= 0.057ns, 0 <= 0.060ns, 0 <= 0.063ns}
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk/CN_func: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.057]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/CN_func: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=5264, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing insertion delay 1':
      Fanout : {count=1, worst=[5164]} avg=5164 sd=0 sum=5164
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Leaf : target=0.063ns count=1 avg=0.007ns sd=0.000ns min=0.007ns max=0.007ns {1 <= 0.038ns, 0 <= 0.051ns, 0 <= 0.057ns, 0 <= 0.060ns, 0 <= 0.063ns}
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk/CN_func: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.057]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/CN_func: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=5264, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Removing longest path buffering':
      Fanout : {count=1, worst=[5164]} avg=5164 sd=0 sum=5164
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Leaf : target=0.063ns count=1 avg=0.007ns sd=0.000ns min=0.007ns max=0.007ns {1 <= 0.038ns, 0 <= 0.051ns, 0 <= 0.057ns, 0 <= 0.060ns, 0 <= 0.063ns}
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk/CN_func: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.057]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/CN_func: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=5264, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing insertion delay 2':
      Fanout : {count=1, worst=[5164]} avg=5164 sd=0 sum=5164
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Leaf : target=0.063ns count=1 avg=0.007ns sd=0.000ns min=0.007ns max=0.007ns {1 <= 0.038ns, 0 <= 0.051ns, 0 <= 0.057ns, 0 <= 0.060ns, 0 <= 0.063ns}
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group clk/CN_func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.057], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk/CN_func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.057], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:00.3 real=0:00:00.3)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:00.7 real=0:00:00.7)
  CCOpt::Phase::Construction done. (took cpu=0:00:40.7 real=0:00:40.3)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=5264, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Improving clock tree routing':
      Fanout : {count=1, worst=[5164]} avg=5164 sd=0 sum=5164
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Leaf : target=0.063ns count=1 avg=0.007ns sd=0.000ns min=0.007ns max=0.007ns {1 <= 0.038ns, 0 <= 0.051ns, 0 <= 0.057ns, 0 <= 0.060ns, 0 <= 0.063ns}
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk/CN_func: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.057]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk/CN_func: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reducing clock tree power 1...
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=5264, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing clock tree power 1':
      Fanout : {count=1, worst=[5164]} avg=5164 sd=0 sum=5164
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Leaf : target=0.063ns count=1 avg=0.007ns sd=0.000ns min=0.007ns max=0.007ns {1 <= 0.038ns, 0 <= 0.051ns, 0 <= 0.057ns, 0 <= 0.060ns, 0 <= 0.063ns}
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk/CN_func: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.057]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/CN_func: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=5264, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing clock tree power 2':
      Fanout : {count=1, worst=[5164]} avg=5164 sd=0 sum=5164
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Leaf : target=0.063ns count=1 avg=0.007ns sd=0.000ns min=0.007ns max=0.007ns {1 <= 0.038ns, 0 <= 0.051ns, 0 <= 0.057ns, 0 <= 0.060ns, 0 <= 0.063ns}
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk/CN_func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.057], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/CN_func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.057], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::Reducing Power done. (took cpu=0:00:00.5 real=0:00:00.5)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 23 variables and 49 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.5 real=0:00:00.5)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 2 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : count=5264, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew':
          Fanout : {count=1, worst=[5164]} avg=5164 sd=0 sum=5164
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Leaf : target=0.063ns count=1 avg=0.007ns sd=0.000ns min=0.007ns max=0.007ns {1 <= 0.038ns, 0 <= 0.051ns, 0 <= 0.057ns, 0 <= 0.060ns, 0 <= 0.063ns}
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.1 real=0:00:00.1)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : count=5264, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations after 'Approximately balancing fragments bottom up':
          Fanout : {count=1, worst=[5164]} avg=5164 sd=0 sum=5164
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Leaf : target=0.063ns count=1 avg=0.007ns sd=0.000ns min=0.007ns max=0.007ns {1 <= 0.038ns, 0 <= 0.051ns, 0 <= 0.057ns, 0 <= 0.060ns, 0 <= 0.063ns}
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.1 real=0:00:00.1)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : count=5264, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:
          Fanout : {count=1, worst=[5164]} avg=5164 sd=0 sum=5164
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Leaf : target=0.063ns count=1 avg=0.007ns sd=0.000ns min=0.007ns max=0.007ns {1 <= 0.038ns, 0 <= 0.051ns, 0 <= 0.057ns, 0 <= 0.060ns, 0 <= 0.063ns}
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.1 real=0:00:00.1)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=5264, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Approximately balancing fragments step':
      Fanout : {count=1, worst=[5164]} avg=5164 sd=0 sum=5164
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Leaf : target=0.063ns count=1 avg=0.007ns sd=0.000ns min=0.007ns max=0.007ns {1 <= 0.038ns, 0 <= 0.051ns, 0 <= 0.057ns, 0 <= 0.060ns, 0 <= 0.063ns}
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.8 real=0:00:00.8)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : count=5264, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations after Approximately balancing fragments:
    Fanout : {count=1, worst=[5164]} avg=5164 sd=0 sum=5164
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Leaf : target=0.063ns count=1 avg=0.007ns sd=0.000ns min=0.007ns max=0.007ns {1 <= 0.038ns, 0 <= 0.051ns, 0 <= 0.057ns, 0 <= 0.060ns, 0 <= 0.063ns}
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group clk/CN_func: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.057]
  Skew group summary after Approximately balancing fragments:
    skew_group clk/CN_func: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.057]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=5264, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Improving fragments clock skew':
      Fanout : {count=1, worst=[5164]} avg=5164 sd=0 sum=5164
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Leaf : target=0.063ns count=1 avg=0.007ns sd=0.000ns min=0.007ns max=0.007ns {1 <= 0.038ns, 0 <= 0.051ns, 0 <= 0.057ns, 0 <= 0.060ns, 0 <= 0.063ns}
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group clk/CN_func: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.057]
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk/CN_func: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.2 real=0:00:00.2)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 23 variables and 49 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.2 real=0:00:00.2)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : count=5264, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:
          Fanout : {count=1, worst=[5164]} avg=5164 sd=0 sum=5164
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Leaf : target=0.063ns count=1 avg=0.007ns sd=0.000ns min=0.007ns max=0.007ns {1 <= 0.038ns, 0 <= 0.051ns, 0 <= 0.057ns, 0 <= 0.060ns, 0 <= 0.063ns}
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.1 real=0:00:00.1)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=5264, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Approximately balancing step':
      Fanout : {count=1, worst=[5164]} avg=5164 sd=0 sum=5164
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Leaf : target=0.063ns count=1 avg=0.007ns sd=0.000ns min=0.007ns max=0.007ns {1 <= 0.038ns, 0 <= 0.051ns, 0 <= 0.057ns, 0 <= 0.060ns, 0 <= 0.063ns}
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk/CN_func: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.057]
    Skew group summary after 'Approximately balancing step':
      skew_group clk/CN_func: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.4 real=0:00:00.4)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=5264, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Fixing clock tree overload':
      Fanout : {count=1, worst=[5164]} avg=5164 sd=0 sum=5164
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Leaf : target=0.063ns count=1 avg=0.007ns sd=0.000ns min=0.007ns max=0.007ns {1 <= 0.038ns, 0 <= 0.051ns, 0 <= 0.057ns, 0 <= 0.060ns, 0 <= 0.063ns}
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group clk/CN_func: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.057]
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk/CN_func: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.1 real=0:00:00.1)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=5264, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Approximately balancing paths':
      Fanout : {count=1, worst=[5164]} avg=5164 sd=0 sum=5164
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Leaf : target=0.063ns count=1 avg=0.007ns sd=0.000ns min=0.007ns max=0.007ns {1 <= 0.038ns, 0 <= 0.051ns, 0 <= 0.057ns, 0 <= 0.060ns, 0 <= 0.063ns}
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk/CN_func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.057], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/CN_func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.057], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::Balancing done. (took cpu=0:00:02.0 real=0:00:02.0)
  Stage::Polishing...
  Merging balancing drivers for power...
    Tried: 2 Succeeded: 0
    Clock tree timing engine global stage delay update for DC_max:setup.late...
    Clock tree timing engine global stage delay update for DC_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=5264, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Merging balancing drivers for power':
      Fanout : {count=1, worst=[5164]} avg=5164 sd=0 sum=5164
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Leaf : target=0.063ns count=1 avg=0.007ns sd=0.000ns min=0.007ns max=0.007ns {1 <= 0.038ns, 0 <= 0.051ns, 0 <= 0.057ns, 0 <= 0.060ns, 0 <= 0.063ns}
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk/CN_func: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.057]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk/CN_func: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.2 real=0:00:00.2)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=5264, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Improving clock skew':
      Fanout : {count=1, worst=[5164]} avg=5164 sd=0 sum=5164
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Leaf : target=0.063ns count=1 avg=0.007ns sd=0.000ns min=0.007ns max=0.007ns {1 <= 0.038ns, 0 <= 0.051ns, 0 <= 0.057ns, 0 <= 0.060ns, 0 <= 0.063ns}
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk/CN_func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.057], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Improving clock skew':
      skew_group clk/CN_func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.057], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.3 real=0:00:00.3)
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates: ...20% ...40% ...60% ...80% ...100% 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.0 real=0:00:00.0)
    Iteration 1 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=5264, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance':
      Fanout : {count=1, worst=[5164]} avg=5164 sd=0 sum=5164
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Leaf : target=0.063ns count=1 avg=0.007ns sd=0.000ns min=0.007ns max=0.007ns {1 <= 0.038ns, 0 <= 0.051ns, 0 <= 0.057ns, 0 <= 0.060ns, 0 <= 0.063ns}
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group clk/CN_func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.057], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group clk/CN_func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.057], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:00.4 real=0:00:00.4)
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
    Initial gate capacitance is (rise=0.000pF fall=0.000pF).
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=5264, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing clock tree power 3':
      Fanout : {count=1, worst=[5164]} avg=5164 sd=0 sum=5164
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Leaf : target=0.063ns count=1 avg=0.007ns sd=0.000ns min=0.007ns max=0.007ns {1 <= 0.038ns, 0 <= 0.051ns, 0 <= 0.057ns, 0 <= 0.060ns, 0 <= 0.063ns}
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk/CN_func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.057], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/CN_func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.057], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.4 real=0:00:00.4)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=5264, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Improving insertion delay':
      Fanout : {count=1, worst=[5164]} avg=5164 sd=0 sum=5164
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Leaf : target=0.063ns count=1 avg=0.007ns sd=0.000ns min=0.007ns max=0.007ns {1 <= 0.038ns, 0 <= 0.051ns, 0 <= 0.057ns, 0 <= 0.060ns, 0 <= 0.063ns}
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk/CN_func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.057], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/CN_func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.057], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.3 real=0:00:00.3)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
      Global shorten wires A0...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=1, filtered=1, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A1...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=1, filtered=1, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires B...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - branch...
        Move for wirelength. considered=1, filtered=1, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
        cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
        sink capacitance : count=5264, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
        wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      Clock DAG net violations after 'Wire Reduction extra effort':
        Fanout : {count=1, worst=[5164]} avg=5164 sd=0 sum=5164
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Leaf : target=0.063ns count=1 avg=0.007ns sd=0.000ns min=0.007ns max=0.007ns {1 <= 0.038ns, 0 <= 0.051ns, 0 <= 0.057ns, 0 <= 0.060ns, 0 <= 0.063ns}
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk/CN_func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.057], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk/CN_func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.057], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:00.4 real=0:00:00.4)
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Performing Single Threaded FlipOpt
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 2 , Succeeded = 0 , Constraints Broken = 0 , CannotMove = 2 , Illegal = 0 , Other = 0
    Optimizing orientation on clock cells done.
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:00.6 real=0:00:00.6)
    Optimizing orientation done. (took cpu=0:00:00.6 real=0:00:00.6)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=5264, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Wire Opt OverFix':
      Fanout : {count=1, worst=[5164]} avg=5164 sd=0 sum=5164
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Leaf : target=0.063ns count=1 avg=0.007ns sd=0.000ns min=0.007ns max=0.007ns {1 <= 0.038ns, 0 <= 0.051ns, 0 <= 0.057ns, 0 <= 0.060ns, 0 <= 0.063ns}
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk/CN_func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.057], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk/CN_func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.057], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:01.2 real=0:00:01.2)
  Total capacitance is (rise=0.000pF fall=0.000pF), of which (rise=0.000pF fall=0.000pF) is wire, and (rise=0.000pF fall=0.000pF) is gate.
  Stage::Polishing done. (took cpu=0:00:02.8 real=0:00:02.8)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - ClockRefiner...
  Performing Clock Only Refine Place.
*** Starting refinePlace (0:03:59 mem=3146.5M) ***
Total net bbox length = 3.161e+06 (1.601e+06 1.560e+06) (ext = 1.355e+05)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:10.3 REAL: 0:00:11.0 MEM: 3172.4MB
Summary Report:
Instances move: 0 (out of 188659 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.161e+06 (1.601e+06 1.560e+06) (ext = 1.355e+05)
Runtime: CPU: 0:00:10.9 REAL: 0:00:11.0 MEM: 3172.4MB
*** Finished refinePlace (0:04:10 mem=3172.4M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 5264).
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:12.3 real=0:00:12.3)
  Stage::Updating netlist done. (took cpu=0:00:13.0 real=0:00:13.0)
  CCOpt::Phase::Implementation done. (took cpu=0:00:18.2 real=0:00:18.2)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 212456 (unrouted=141, trialRouted=212315, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=141, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 1 nets for routing of which 0 have one or more fixed wires.
(ccopt eGR): Start to route 1 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3238.44 MB )
[NR-eGR] Read 759913 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.13 sec, Real: 0.14 sec, Curr Mem: 3238.44 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 759913
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=212316  numIgnoredNets=212315
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.982916e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 3238.44 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 3238.44 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3238.44 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 3238.44 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3238.44 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3238.44 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 712703
[NR-eGR] Metal2  (2V) length: 1.035546e+06um, number of vias: 996263
[NR-eGR] Metal3  (3H) length: 1.366850e+06um, number of vias: 125314
[NR-eGR] Metal4  (4V) length: 7.050519e+05um, number of vias: 51725
[NR-eGR] Metal5  (5H) length: 4.940697e+05um, number of vias: 7687
[NR-eGR] Metal6  (6V) length: 1.438659e+05um, number of vias: 1647
[NR-eGR] Metal7  (7H) length: 3.706371e+04um, number of vias: 744
[NR-eGR] Metal8  (8V) length: 2.212223e+04um, number of vias: 32
[NR-eGR] Metal9  (9H) length: 3.245000e+02um, number of vias: 14
[NR-eGR] Metal10 (10V) length: 1.242105e+03um, number of vias: 0
[NR-eGR] Metal11 (11H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 3.806136e+06um, number of vias: 1896129
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.069642e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] Metal1  (1H) length: 0.000000e+00um, number of vias: 5264
[NR-eGR] Metal2  (2V) length: 1.148397e+04um, number of vias: 7426
[NR-eGR] Metal3  (3H) length: 6.926740e+03um, number of vias: 272
[NR-eGR] Metal4  (4V) length: 1.616745e+03um, number of vias: 43
[NR-eGR] Metal5  (5H) length: 6.689600e+02um, number of vias: 0
[NR-eGR] Metal6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal11 (11H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 2.069642e+04um, number of vias: 13005
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 2.069642e+04um, number of vias: 13005
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 3.47 sec, Real: 3.45 sec, Curr Mem: 3085.44 MB )
        Early Global Route - eGR only step done. (took cpu=0:00:03.8 real=0:00:03.8)
Set FIXED routing status on 1 net(s)
      Routing using eGR only done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 212456 (unrouted=141, trialRouted=212315, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=141, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:04.0 real=0:00:04.0)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'fourD_kalman_filter' of instances=213315 and nets=212457 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fourD_kalman_filter.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:02.7  Real Time: 0:00:02.0  MEM: 3085.441M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:02.7 real=0:00:02.7)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with cell sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for DC_max:setup.late...
        Clock tree timing engine global stage delay update for DC_max:setup.late done. (took cpu=0:00:00.3 real=0:00:00.3)
        Reset bufferability constraints done. (took cpu=0:00:00.3 real=0:00:00.3)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : count=5264, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations eGRPC initial state:
          Fanout : {count=1, worst=[5164]} avg=5164 sd=0 sum=5164
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Leaf : target=0.063ns count=1 avg=0.007ns sd=0.000ns min=0.007ns max=0.007ns {1 <= 0.038ns, 0 <= 0.051ns, 0 <= 0.057ns, 0 <= 0.060ns, 0 <= 0.063ns}
        Primary reporting skew groups eGRPC initial state:
          skew_group clk/CN_func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.057], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
        Skew group summary eGRPC initial state:
          skew_group clk/CN_func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.057], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
            cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
            cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
            sink capacitance : count=5264, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
            wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          Clock DAG net violations after 'eGRPC Moving buffers':
            Fanout : {count=1, worst=[5164]} avg=5164 sd=0 sum=5164
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Leaf : target=0.063ns count=1 avg=0.007ns sd=0.000ns min=0.007ns max=0.007ns {1 <= 0.038ns, 0 <= 0.051ns, 0 <= 0.057ns, 0 <= 0.060ns, 0 <= 0.063ns}
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group clk/CN_func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.057], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
          Skew group summary after 'eGRPC Moving buffers':
            skew_group clk/CN_func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.057], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.3 real=0:00:00.3)
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Artificially removing long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Modifying slew-target multiplier from 1 to 0.9
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 0, numUnchanged = 1, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 0
          CCOpt-eGRPC Downsizing: considered: 1, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
          Reverting slew-target multiplier from 0.9 to 1
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
            cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
            cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
            sink capacitance : count=5264, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
            wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Fanout : {count=1, worst=[5164]} avg=5164 sd=0 sum=5164
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Leaf : target=0.063ns count=1 avg=0.007ns sd=0.000ns min=0.007ns max=0.007ns {1 <= 0.038ns, 0 <= 0.051ns, 0 <= 0.057ns, 0 <= 0.060ns, 0 <= 0.063ns}
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/CN_func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.057], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/CN_func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.057], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.4 real=0:00:00.4)
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
          
          PRO Statistics: Fix DRVs (cell sizing):
          =======================================
          
          Cell changes by Net Type:
          
          -------------------------------------------------------------------------------------------------
          Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
          -------------------------------------------------------------------------------------------------
          top                0            0           0            0                    0                0
          trunk              0            0           0            0                    0                0
          leaf               0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          Total              0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          
          Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
          Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
            cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
            cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
            sink capacitance : count=5264, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
            wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          Clock DAG net violations after 'eGRPC Fixing DRVs':
            Fanout : {count=1, worst=[5164]} avg=5164 sd=0 sum=5164
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Leaf : target=0.063ns count=1 avg=0.007ns sd=0.000ns min=0.007ns max=0.007ns {1 <= 0.038ns, 0 <= 0.051ns, 0 <= 0.057ns, 0 <= 0.060ns, 0 <= 0.063ns}
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group clk/CN_func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.057], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group clk/CN_func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.057], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.3 real=0:00:00.3)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.6 real=0:00:00.6)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Set dirty flag on 0 instances, 0 nets
        Clock DAG stats before routing clock trees:
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : count=5264, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations before routing clock trees:
          Fanout : {count=1, worst=[5164]} avg=5164 sd=0 sum=5164
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Leaf : target=0.063ns count=1 avg=0.007ns sd=0.000ns min=0.007ns max=0.007ns {1 <= 0.038ns, 0 <= 0.051ns, 0 <= 0.057ns, 0 <= 0.060ns, 0 <= 0.063ns}
        Primary reporting skew groups before routing clock trees:
          skew_group clk/CN_func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.057], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
        Skew group summary before routing clock trees:
          skew_group clk/CN_func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.057], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - ClockRefiner...
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:04:22 mem=3127.6M) ***
Total net bbox length = 3.161e+06 (1.601e+06 1.560e+06) (ext = 1.355e+05)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:10.3 REAL: 0:00:10.0 MEM: 3153.5MB
Summary Report:
Instances move: 0 (out of 188659 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.161e+06 (1.601e+06 1.560e+06) (ext = 1.355e+05)
Runtime: CPU: 0:00:10.9 REAL: 0:00:10.0 MEM: 3153.5MB
*** Finished refinePlace (0:04:33 mem=3153.5M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 5264).
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:12.2 real=0:00:12.2)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:22.7 real=0:00:22.7)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 212456 (unrouted=141, trialRouted=212315, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=141, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 1 nets for routing of which 1 have one or more fixed wires.
(ccopt eGR): Start to route 1 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3219.53 MB )
[NR-eGR] Read 759913 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 3219.53 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 759913
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=212316  numIgnoredNets=212315
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.982916e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 3219.53 MB )
[NR-eGR] Started Export route guide file ( Curr Mem: 3219.53 MB )
[NR-eGR] Finished Export route guide file ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 3219.53 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 3219.53 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3219.53 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 3219.53 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3219.53 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 3219.53 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 712703
[NR-eGR] Metal2  (2V) length: 1.035546e+06um, number of vias: 996263
[NR-eGR] Metal3  (3H) length: 1.366850e+06um, number of vias: 125314
[NR-eGR] Metal4  (4V) length: 7.050519e+05um, number of vias: 51725
[NR-eGR] Metal5  (5H) length: 4.940697e+05um, number of vias: 7687
[NR-eGR] Metal6  (6V) length: 1.438659e+05um, number of vias: 1647
[NR-eGR] Metal7  (7H) length: 3.706371e+04um, number of vias: 744
[NR-eGR] Metal8  (8V) length: 2.212223e+04um, number of vias: 32
[NR-eGR] Metal9  (9H) length: 3.245000e+02um, number of vias: 14
[NR-eGR] Metal10 (10V) length: 1.242105e+03um, number of vias: 0
[NR-eGR] Metal11 (11H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 3.806136e+06um, number of vias: 1896129
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.069642e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] Metal1  (1H) length: 0.000000e+00um, number of vias: 5264
[NR-eGR] Metal2  (2V) length: 1.148397e+04um, number of vias: 7426
[NR-eGR] Metal3  (3H) length: 6.926740e+03um, number of vias: 272
[NR-eGR] Metal4  (4V) length: 1.616745e+03um, number of vias: 43
[NR-eGR] Metal5  (5H) length: 6.689600e+02um, number of vias: 0
[NR-eGR] Metal6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal11 (11H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 2.069642e+04um, number of vias: 13005
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 2.069642e+04um, number of vias: 13005
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 3.53 sec, Real: 3.54 sec, Curr Mem: 3083.53 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_30154_ws42_u108061271_tjYEh3/.rgfFvzpVH
      Early Global Route - eGR->NR step done. (took cpu=0:00:03.9 real=0:00:03.9)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 1 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 1 nets.
  Preferred NanoRoute mode settings: Current
-droutePostRouteSpreadWire auto
-droutePostRouteWidenWireRule ""
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=01/17 23:18:34, mem=2031.5M)

globalDetailRoute

#Start globalDetailRoute on Tue Jan 17 23:18:34 2023
#
#create default rule from bind_ndr_rule rule=0x7fc21ccbd9d0 0x7fc1bbcee560
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=212457)
#NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Tue Jan 17 23:18:42 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [0.000 - 1.320] has 212455 nets.
#Voltage range [1.080 - 1.320] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2305.53 (MB), peak = 2384.87 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:17, elapsed time = 00:00:17, memory = 2311.14 (MB), peak = 2384.87 (MB)
#reading routing guides ......
#WARNING (NRGR-8) Clock net clk bottom preferred routing layer has been automatically set to 3 for avoiding blocking other pins' access. If you don't want this setting, please set net clk bottom preferred routing layer as 1.
#
#Finished routing data preparation on Tue Jan 17 23:18:59 2023
#
#Cpu time = 00:00:18
#Elapsed time = 00:00:18
#Increased memory = 29.38 (MB)
#Total memory = 2311.50 (MB)
#Peak memory = 2384.87 (MB)
#
#
#Start global routing on Tue Jan 17 23:18:59 2023
#
#
#Start global routing initialization on Tue Jan 17 23:18:59 2023
#
#Number of eco nets is 0
#
#Start global routing data preparation on Tue Jan 17 23:18:59 2023
#
#Start routing resource analysis on Tue Jan 17 23:19:00 2023
#
#Routing resource analysis is done on Tue Jan 17 23:19:03 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         H        5180           0      119370    54.48%
#  Metal2         V        4925           0      119370     1.88%
#  Metal3         H        5180           0      119370     0.00%
#  Metal4         V        4925           0      119370     1.88%
#  Metal5         H        5180           0      119370     0.00%
#  Metal6         V        4925           0      119370     1.88%
#  Metal7         H        5016         164      119370     0.38%
#  Metal8         V        4586         339      119370     6.31%
#  Metal9         H        4824         356      119370     6.03%
#  Metal10        V        1969           0      119370     0.00%
#  Metal11        H        2071           0      119370     0.00%
#  --------------------------------------------------------------
#  Total                  48782       1.54%     1313070     6.62%
#
#
#
#
#Global routing data preparation is done on Tue Jan 17 23:19:03 2023
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2330.70 (MB), peak = 2384.87 (MB)
#
#Routing guide is on.
#
#Global routing initialization is done on Tue Jan 17 23:19:04 2023
#
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 2335.88 (MB), peak = 2384.87 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2356.67 (MB), peak = 2411.72 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2352.65 (MB), peak = 2411.72 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2352.65 (MB), peak = 2411.72 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 141 (skipped).
#Total number of selected nets for routing = 1.
#Total number of unselected nets (but routable) for routing = 212315 (skipped).
#Total number of nets in the design = 212457.
#
#212315 skipped nets do not have any wires.
#1 routable net has only global wires.
#
#Routed net constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default               1  
#-----------------------------
#        Total               1  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default          212316  
#-----------------------------
#        Total          212316  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  Metal1        0(0.00%)   (0.00%)
#  Metal2        0(0.00%)   (0.00%)
#  Metal3        0(0.00%)   (0.00%)
#  Metal4        0(0.00%)   (0.00%)
#  Metal5        0(0.00%)   (0.00%)
#  Metal6        0(0.00%)   (0.00%)
#  Metal7        0(0.00%)   (0.00%)
#  Metal8        0(0.00%)   (0.00%)
#  Metal9        0(0.00%)   (0.00%)
#  Metal10       0(0.00%)   (0.00%)
#  Metal11       0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total wire length = 21974 um.
#Total half perimeter of net bounding box = 1773 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 0 um.
#Total wire length on LAYER Metal3 = 13660 um.
#Total wire length on LAYER Metal4 = 8314 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 12406
#Up-Via Summary (total 12406):
#           
#-----------------------
# Metal1           5264
# Metal2           4244
# Metal3           2898
#-----------------------
#                 12406 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:10
#Elapsed time = 00:00:10
#Increased memory = 24.16 (MB)
#Total memory = 2335.67 (MB)
#Peak memory = 2411.72 (MB)
#
#Finished global routing on Tue Jan 17 23:19:10 2023
#
#
#reading routing guides ......
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2318.79 (MB), peak = 2411.72 (MB)
#Start Track Assignment.
#Done with 2628 horizontal wires in 11 hboxes and 2353 vertical wires in 11 hboxes.
#Done with 29 horizontal wires in 11 hboxes and 10 vertical wires in 11 hboxes.
#Complete Track Assignment.
#Total wire length = 24056 um.
#Total half perimeter of net bounding box = 1773 um.
#Total wire length on LAYER Metal1 = 1790 um.
#Total wire length on LAYER Metal2 = 0 um.
#Total wire length on LAYER Metal3 = 13667 um.
#Total wire length on LAYER Metal4 = 8599 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 12406
#Up-Via Summary (total 12406):
#           
#-----------------------
# Metal1           5264
# Metal2           4244
# Metal3           2898
#-----------------------
#                 12406 
#
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 2330.27 (MB), peak = 2411.72 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:33
#Elapsed time = 00:00:33
#Increased memory = 48.01 (MB)
#Total memory = 2330.08 (MB)
#Peak memory = 2411.72 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   Improving pin accessing ...
#    cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2335.77 (MB), peak = 2411.72 (MB)
#    completing 20% with 2 violations
#    cpu time = 00:00:09, elapsed time = 00:00:09, memory = 2336.23 (MB), peak = 2411.72 (MB)
#    completing 30% with 2 violations
#    cpu time = 00:00:11, elapsed time = 00:00:11, memory = 2336.23 (MB), peak = 2411.72 (MB)
#    completing 40% with 2 violations
#    cpu time = 00:00:14, elapsed time = 00:00:14, memory = 2336.23 (MB), peak = 2411.72 (MB)
#    completing 50% with 3 violations
#    cpu time = 00:00:19, elapsed time = 00:00:19, memory = 2336.32 (MB), peak = 2411.72 (MB)
#    completing 60% with 4 violations
#    cpu time = 00:00:21, elapsed time = 00:00:21, memory = 2336.37 (MB), peak = 2411.72 (MB)
#    completing 70% with 2 violations
#    cpu time = 00:00:26, elapsed time = 00:00:26, memory = 2337.42 (MB), peak = 2411.72 (MB)
#    completing 80% with 2 violations
#    cpu time = 00:00:27, elapsed time = 00:00:27, memory = 2337.42 (MB), peak = 2411.72 (MB)
#    completing 90% with 2 violations
#    cpu time = 00:00:30, elapsed time = 00:00:30, memory = 2337.42 (MB), peak = 2411.72 (MB)
#    completing 100% with 1 violations
#    cpu time = 00:00:33, elapsed time = 00:00:33, memory = 2337.42 (MB), peak = 2411.72 (MB)
# ECO: 5.6% of the total area was rechecked for DRC, and 21.3% required routing.
#   number of violations = 1
#
#    By Layer and Type :
#	         MetSpc   Totals
#	Metal1        0        0
#	Metal2        0        0
#	Metal3        0        0
#	Metal4        1        1
#	Totals        1        1
#cpu time = 00:00:34, elapsed time = 00:00:33, memory = 2337.44 (MB), peak = 2411.72 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2339.44 (MB), peak = 2411.72 (MB)
#Complete Detail Routing.
#Total wire length = 24818 um.
#Total half perimeter of net bounding box = 1773 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 1139 um.
#Total wire length on LAYER Metal3 = 14802 um.
#Total wire length on LAYER Metal4 = 8877 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 14053
#Up-Via Summary (total 14053):
#           
#-----------------------
# Metal1           5264
# Metal2           4820
# Metal3           3969
#-----------------------
#                 14053 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:38
#Elapsed time = 00:00:38
#Increased memory = 1.25 (MB)
#Total memory = 2331.33 (MB)
#Peak memory = 2411.72 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:38
#Elapsed time = 00:00:38
#Increased memory = 1.26 (MB)
#Total memory = 2331.34 (MB)
#Peak memory = 2411.72 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:01:21
#Elapsed time = 00:01:21
#Increased memory = 149.76 (MB)
#Total memory = 2181.29 (MB)
#Peak memory = 2417.93 (MB)
#Number of warnings = 18
#Total number of warnings = 36
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Jan 17 23:19:55 2023
#
% End globalDetailRoute (date=01/17 23:19:55, total cpu=0:01:21, real=0:01:21, peak res=2417.9M, current mem=2181.2M)
        NanoRoute done. (took cpu=0:01:21 real=0:01:21)
      Clock detailed routing done.
Skipping check of guided vs. routed net lengths.
Set FIXED routing status on 1 net(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3217.94 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3361.81 MB )
[NR-eGR] Read 375333 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3361.81 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 375333
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 15386
[NR-eGR] Read numTotalNets=212316  numIgnoredNets=1
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 212315 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 212315 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.588199e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)       329( 0.10%)         6( 0.00%)   ( 0.10%) 
[NR-eGR]  Metal3  (3)        47( 0.01%)         1( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         4( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              380( 0.01%)         7( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 3353.79 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 3353.79 MB )
[NR-eGR] Finished Export all nets ( CPU: 1.55 sec, Real: 1.56 sec, Curr Mem: 3353.79 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 3353.79 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.31 sec, Real: 0.31 sec, Curr Mem: 3353.79 MB )
[NR-eGR] Finished Export DB wires ( CPU: 1.96 sec, Real: 1.95 sec, Curr Mem: 3353.79 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 712703
[NR-eGR] Metal2  (2V) length: 1.026567e+06um, number of vias: 993594
[NR-eGR] Metal3  (3H) length: 1.370643e+06um, number of vias: 128982
[NR-eGR] Metal4  (4V) length: 7.102164e+05um, number of vias: 51868
[NR-eGR] Metal5  (5H) length: 4.971856e+05um, number of vias: 7715
[NR-eGR] Metal6  (6V) length: 1.444575e+05um, number of vias: 1648
[NR-eGR] Metal7  (7H) length: 3.738581e+04um, number of vias: 747
[NR-eGR] Metal8  (8V) length: 2.222025e+04um, number of vias: 32
[NR-eGR] Metal9  (9H) length: 3.243000e+02um, number of vias: 14
[NR-eGR] Metal10 (10V) length: 1.242105e+03um, number of vias: 0
[NR-eGR] Metal11 (11H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 3.810241e+06um, number of vias: 1897303
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 13.08 sec, Real: 13.03 sec, Curr Mem: 3333.79 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:13.7 real=0:00:13.6)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 212456 (unrouted=141, trialRouted=212315, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=141, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:01:39 real=0:01:39)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'fourD_kalman_filter' of instances=213315 and nets=212457 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fourD_kalman_filter.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:02.8  Real Time: 0:00:03.0  MEM: 3264.789M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:02.8 real=0:00:02.8)
  Clock tree timing engine global stage delay update for DC_max:setup.late...
  Clock tree timing engine global stage delay update for DC_max:setup.late done. (took cpu=0:00:00.3 real=0:00:00.3)
  Clock DAG stats after routing clock trees:
    cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : count=5264, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations after routing clock trees:
    Fanout : {count=1, worst=[5164]} avg=5164 sd=0 sum=5164
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Leaf : target=0.063ns count=1 avg=0.007ns sd=0.000ns min=0.007ns max=0.007ns {1 <= 0.038ns, 0 <= 0.051ns, 0 <= 0.057ns, 0 <= 0.060ns, 0 <= 0.063ns}
  Primary reporting skew groups after routing clock trees:
    skew_group clk/CN_func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.057], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  Skew group summary after routing clock trees:
    skew_group clk/CN_func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.057], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  CCOpt::Phase::Routing done. (took cpu=0:01:42 real=0:01:42)
  CCOpt::Phase::PostConditioning...
  Post Conditioning - Blocking space for clock sinks to ensure they remain legal.
  Removing CTS place status from clock tree and sinks.
  Switching to inst based legalization.
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with cell sizing and buffering
     - Skew fixing with cell sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      PRO Statistics: Fix DRVs (initial upsizing):
      ============================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
        cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
        sink capacitance : count=5264, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
        wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
        Fanout : {count=1, worst=[5164]} avg=5164 sd=0 sum=5164
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Leaf : target=0.063ns count=1 avg=0.007ns sd=0.000ns min=0.007ns max=0.007ns {1 <= 0.038ns, 0 <= 0.051ns, 0 <= 0.057ns, 0 <= 0.060ns, 0 <= 0.063ns}
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/CN_func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.057], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/CN_func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.057], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.3 real=0:00:00.3)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 23 variables and 49 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.2 real=0:00:00.2)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      PRO Statistics: Fix DRVs (cell sizing):
      =======================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
        cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
        sink capacitance : count=5264, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
        wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      Clock DAG net violations after 'PostConditioning Fixing DRVs':
        Fanout : {count=1, worst=[5164]} avg=5164 sd=0 sum=5164
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Leaf : target=0.063ns count=1 avg=0.007ns sd=0.000ns min=0.007ns max=0.007ns {1 <= 0.038ns, 0 <= 0.051ns, 0 <= 0.057ns, 0 <= 0.060ns, 0 <= 0.063ns}
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group clk/CN_func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.057], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group clk/CN_func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.057], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 1, nets tested: 1, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=5264, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing:
      Fanout : {count=1, worst=[5164]} avg=5164 sd=0 sum=5164
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Leaf : target=0.063ns count=1 avg=0.007ns sd=0.000ns min=0.007ns max=0.007ns {1 <= 0.038ns, 0 <= 0.051ns, 0 <= 0.057ns, 0 <= 0.060ns, 0 <= 0.063ns}
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group clk/CN_func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.057], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk/CN_func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.057], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Buffering to fix DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
    PostConditioning Fixing Skew by cell sizing...
      Resized 0 clock insts to decrease delay.
      Resized 0 clock insts to increase delay.
      
      PRO Statistics: Fix Skew (cell sizing):
      =======================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
        cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
        cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
        sink capacitance : count=5264, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
        wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing':
        Fanout : {count=1, worst=[5164]} avg=5164 sd=0 sum=5164
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
        Leaf : target=0.063ns count=1 avg=0.007ns sd=0.000ns min=0.007ns max=0.007ns {1 <= 0.038ns, 0 <= 0.051ns, 0 <= 0.057ns, 0 <= 0.060ns, 0 <= 0.063ns}
      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/CN_func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.057], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/CN_func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.057], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.3 real=0:00:00.3)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.6 real=0:00:00.6)
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
    Set dirty flag on 0 instances, 0 nets
  PostConditioning done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 212456 (unrouted=141, trialRouted=212315, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=141, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for DC_max:setup.late...
  Clock tree timing engine global stage delay update for DC_max:setup.late done. (took cpu=0:00:00.3 real=0:00:00.3)
  Clock DAG stats after post-conditioning:
    cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : count=5264, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations after post-conditioning:
    Fanout : {count=1, worst=[5164]} avg=5164 sd=0 sum=5164
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Leaf : target=0.063ns count=1 avg=0.007ns sd=0.000ns min=0.007ns max=0.007ns {1 <= 0.038ns, 0 <= 0.051ns, 0 <= 0.057ns, 0 <= 0.060ns, 0 <= 0.063ns}
  Primary reporting skew groups after post-conditioning:
    skew_group clk/CN_func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.057], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  Skew group summary after post-conditioning:
    skew_group clk/CN_func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.057], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:03.7 real=0:00:03.4)
  Setting CTS place status to fixed for clock tree and sinks.
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -----------------------------------------------------------
  Cell type                     Count    Area     Capacitance
  -----------------------------------------------------------
  Buffers                         0      0.000       0.000
  Inverters                       0      0.000       0.000
  Integrated Clock Gates          0      0.000       0.000
  Non-Integrated Clock Gates      0      0.000       0.000
  Clock Logic                     0      0.000       0.000
  All                             0      0.000       0.000
  -----------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top         0.000
  Trunk       0.000
  Leaf        0.000
  Total       0.000
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top          0.000
  Trunk        0.000
  Leaf         0.000
  Total        0.000
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.000    0.000    0.000
  Leaf     0.000    0.000    0.000
  Total    0.000    0.000    0.000
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
  5264     0.000     0.000       0.000      0.000    0.000
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  -----------------------------------------------------------------------------
  Type      Units    Count    Average    Std. Dev.    Sum     Top 10 violations
  -----------------------------------------------------------------------------
  Fanout      -        1       5164          0        5164    [5164]
  -----------------------------------------------------------------------------
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Leaf        0.063       1       0.007       0.000      0.007    0.007    {1 <= 0.038ns, 0 <= 0.051ns, 0 <= 0.057ns, 0 <= 0.060ns, 0 <= 0.063ns}         -
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner          Skew Group     Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  DC_max:setup.late    clk/CN_func    0.000     0.000     0.000       0.057         0.000           0.000           0.000        0.000     100% {0.000, 0.000}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner          Skew Group     Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  DC_max:setup.late    clk/CN_func    0.000     0.000     0.000       0.057         0.000           0.000           0.000        0.000     100% {0.000, 0.000}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.3 real=0:00:00.3)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

Setting all clocks to propagated mode.
CN_func
External - Set all clocks to propagated mode done. (took cpu=0:00:10.3 real=0:00:10.3)
Clock DAG stats after update timingGraph:
  cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
  cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
  sink capacitance : count=5264, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
  wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
  wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
Clock DAG net violations after update timingGraph:
  Fanout : {count=1, worst=[5164]} avg=5164 sd=0 sum=5164
Clock DAG primary half-corner transition distribution after update timingGraph:
  Leaf : target=0.063ns count=1 avg=0.007ns sd=0.000ns min=0.007ns max=0.007ns {1 <= 0.038ns, 0 <= 0.051ns, 0 <= 0.057ns, 0 <= 0.060ns, 0 <= 0.063ns}
Primary reporting skew groups after update timingGraph:
  skew_group clk/CN_func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.057], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
Skew group summary after update timingGraph:
  skew_group clk/CN_func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.057], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
Logging CTS constraint violations...
  Clock tree clk has 1 cts_max_fanout violation.
**WARN: (IMPCCOPT-1157):	Did not meet the max_fanout constraint. Node the root driver for clock_tree clk at (489.900,984.200), in power domain auto-default, has 5264 fanout.

Type 'man IMPCCOPT-1157' for more detail.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:10.7 real=0:00:10.7)
Runtime done. (took cpu=0:03:58 real=0:03:57)
Runtime Summary
===============
Clock Runtime:  (19%) Core CTS          46.24 (Init 22.09, Construction 5.50, Implementation 5.98, eGRPC 7.74, PostConditioning 3.35, Other 1.57)
Clock Runtime:  (57%) CTS services     136.02 (RefinePlace 37.85, EarlyGlobalClock 9.26, NanoRoute 80.71, ExtractRC 8.20, TimingAnalysis 0.00)
Clock Runtime:  (23%) Other CTS         54.56 (Init 17.26, CongRepair/EGR-DP 26.97, TimingUpdate 10.34, Other 0.00)
Clock Runtime: (100%) Total            236.81

Synthesizing clock trees with CCOpt done.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2073.2M, totSessionCpu=0:06:31 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 2094.2M, totSessionCpu=0:06:36 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3232.8M)

Footprint cell information for calculating maxBufDist
*info: There are 13 candidate Buffer cells
*info: There are 14 candidate Inverter cells

Compute RC Scale Done ...
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: fourD_kalman_filter
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3409.52)
Total number of fetched objects 215632
End delay calculation. (MEM=3417.12 CPU=0:00:56.4 REAL=0:00:56.0)
End delay calculation (fullDC). (MEM=3390.04 CPU=0:01:08 REAL=0:01:08)
*** Done Building Timing Graph (cpu=0:01:21 real=0:01:21 totSessionCpu=0:08:26 mem=3390.0M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 AV_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.061  |
|           TNS (ns):| -1.038  |
|    Violating Paths:|   25    |
|          All Paths:|  14481  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |   3500 (3500)    |    -55     |   3501 (3501)    |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 52.368%
------------------------------------------------------------
**optDesign ... cpu = 0:02:00, real = 0:02:00, mem = 2309.6M, totSessionCpu=0:08:32 **
** INFO : this run is activating low effort ccoptDesign flow
*** Starting optimizing excluded clock nets MEM= 3356.3M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3356.3M) ***
*** Starting optimizing excluded clock nets MEM= 3356.3M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3356.3M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
Info: 1 net with fixed/cover wires excluded.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:08:42.4/0:12:27.7 (0.7), mem = 3363.3M
*** DrvOpt [finish] : cpu/real = 0:00:26.7/0:00:26.6 (1.0), totSession cpu/real = 0:09:09.0/0:12:54.3 (0.7), mem = 3389.3M
End: GigaOpt high fanout net optimization
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 net with fixed/cover wires excluded.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:09:15.0/0:13:00.3 (0.7), mem = 3389.3M
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 1 ideal net excluded from IPO operation.
*info: 125 no-driver nets excluded.
*info: 1 net with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack -0.061  TNS Slack -1.038 
+--------+--------+----------+------------+--------+----------+---------+--------------------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                 End Point                  |
+--------+--------+----------+------------+--------+----------+---------+--------------------------------------------+
|  -0.061|  -1.038|    52.37%|   0:00:00.0| 3410.0M|    AV_max|  default| Kalman_filter_X/M9/C_00_reg_0_/RN          |
|   0.000|   0.000|    52.37%|   0:00:01.0| 3455.7M|        NA|       NA| NA                                         |
+--------+--------+----------+------------+--------+----------+---------+--------------------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:01.8 real=0:00:02.0 mem=3455.7M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:01.8 real=0:00:02.0 mem=3455.7M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** SetupOpt [finish] : cpu/real = 0:00:22.1/0:00:22.1 (1.0), totSession cpu/real = 0:09:37.1/0:13:22.4 (0.7), mem = 3436.7M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.3)
Info: 1 net with fixed/cover wires excluded.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
Info: 1 net with fixed/cover wires excluded.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:09:49.9/0:13:35.1 (0.7), mem = 3408.0M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX16 CLKBUFX20 BUFX20 
Number of usable buffer cells above: 13
Reclaim Optimization WNS Slack 0.002  TNS Slack 0.000 Density 52.37
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    52.37%|        -|   0.002|   0.000|   0:00:00.0| 3416.2M|
|    52.36%|      108|   0.004|   0.000|   0:00:51.0| 3462.4M|
|    52.36%|       17|   0.005|   0.000|   0:00:03.0| 3462.4M|
|    52.36%|        1|   0.005|   0.000|   0:00:02.0| 3462.4M|
|    52.36%|        0|   0.005|   0.000|   0:00:01.0| 3462.4M|
|    52.35%|       56|   0.005|   0.000|   0:00:21.0| 3462.4M|
|    52.34%|      310|   0.010|   0.000|   0:00:19.0| 3462.4M|
|    52.34%|        6|   0.010|   0.000|   0:00:02.0| 3462.4M|
|    52.34%|        0|   0.010|   0.000|   0:00:01.0| 3462.4M|
|    52.34%|        0|   0.010|   0.000|   0:00:01.0| 3462.4M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.010  TNS Slack 0.000 Density 52.34
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:01:49) (real = 0:01:49) **
*** Starting refinePlace (0:11:39 mem=3462.4M) ***
Total net bbox length = 3.161e+06 (1.601e+06 1.560e+06) (ext = 1.373e+05)
Move report: Detail placement moves 16 insts, mean move: 0.81 um, max move: 2.40 um
	Max move on inst (Kalman_filter_Z/M2/U2077): (264.00, 423.70) --> (266.40, 423.70)
	Runtime: CPU: 0:00:09.5 REAL: 0:00:09.0 MEM: 3471.2MB
Summary Report:
Instances move: 16 (out of 188539 movable)
Instances flipped: 0
Mean displacement: 0.81 um
Max displacement: 2.40 um (Instance: Kalman_filter_Z/M2/U2077) (264, 423.7) -> (266.4, 423.7)
	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVXL
Total net bbox length = 3.161e+06 (1.601e+06 1.560e+06) (ext = 1.373e+05)
Runtime: CPU: 0:00:10.0 REAL: 0:00:10.0 MEM: 3471.2MB
*** Finished refinePlace (0:11:49 mem=3471.2M) ***
*** maximum move = 2.40 um ***
*** Finished re-routing un-routed nets (3471.2M) ***

*** Finish Physical Update (cpu=0:00:15.8 real=0:00:15.0 mem=3471.2M) ***
*** AreaOpt [finish] : cpu/real = 0:02:03.2/0:02:03.1 (1.0), totSession cpu/real = 0:11:53.1/0:15:38.1 (0.8), mem = 3471.2M
End: Area Reclaim Optimization (cpu=0:02:05, real=0:02:05, mem=3395.12M, totSessionCpu=0:11:54).
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3539.00 MB )
[NR-eGR] Read 375333 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3539.00 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 375333
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 15386
[NR-eGR] Read numTotalNets=212196  numIgnoredNets=1
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 212195 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 212195 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.587996e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)       337( 0.10%)         7( 0.00%)   ( 0.10%) 
[NR-eGR]  Metal3  (3)        46( 0.01%)         1( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              386( 0.01%)         8( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 3565.95 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 3565.95 MB )
[NR-eGR] Finished Export all nets ( CPU: 1.57 sec, Real: 1.56 sec, Curr Mem: 3565.95 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 3565.95 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.32 sec, Real: 0.32 sec, Curr Mem: 3565.95 MB )
[NR-eGR] Finished Export DB wires ( CPU: 1.96 sec, Real: 1.96 sec, Curr Mem: 3565.95 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 712337
[NR-eGR] Metal2  (2V) length: 1.026401e+06um, number of vias: 993324
[NR-eGR] Metal3  (3H) length: 1.371062e+06um, number of vias: 128895
[NR-eGR] Metal4  (4V) length: 7.083369e+05um, number of vias: 51837
[NR-eGR] Metal5  (5H) length: 4.983403e+05um, number of vias: 7743
[NR-eGR] Metal6  (6V) length: 1.462469e+05um, number of vias: 1639
[NR-eGR] Metal7  (7H) length: 3.579079e+04um, number of vias: 747
[NR-eGR] Metal8  (8V) length: 2.228648e+04um, number of vias: 34
[NR-eGR] Metal9  (9H) length: 2.002500e+02um, number of vias: 14
[NR-eGR] Metal10 (10V) length: 1.264335e+03um, number of vias: 0
[NR-eGR] Metal11 (11H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 3.809929e+06um, number of vias: 1896570
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 15.71 sec, Real: 15.72 sec, Curr Mem: 3509.76 MB )
Extraction called for design 'fourD_kalman_filter' of instances=213195 and nets=212337 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fourD_kalman_filter.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:02.8  Real Time: 0:00:03.0  MEM: 3428.762M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: fourD_kalman_filter
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3464.08)
Total number of fetched objects 215512
End delay calculation. (MEM=3483.5 CPU=0:00:56.9 REAL=0:00:57.0)
End delay calculation (fullDC). (MEM=3483.5 CPU=0:01:09 REAL=0:01:09)
Begin: GigaOpt postEco DRV Optimization
Info: 1 net with fixed/cover wires excluded.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:13:52.0/0:17:36.6 (0.8), mem = 3483.5M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    89|   459|    -0.08|     0|     0|     0.00|  3498|  3498|     0|     0|    -0.00|    -0.00|       0|       0|       0|  52.34|          |         |
|     0|     0|     0.00|     0|     0|     0.00|  3498|  3498|     0|     0|    -0.05|    -0.22|      79|       0|      12|  52.36| 0:00:02.0|  3561.7M|
|     0|     0|     0.00|     0|     0|     0.00|  3498|  3498|     0|     0|    -0.05|    -0.22|       0|       0|       0|  52.36| 0:00:00.0|  3561.7M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:08.6 real=0:00:08.0 mem=3561.7M) ***

*** DrvOpt [finish] : cpu/real = 0:00:38.4/0:00:38.0 (1.0), totSession cpu/real = 0:14:30.4/0:18:14.6 (0.8), mem = 3542.6M
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after postEco optimization: 0.000 -> -0.054 (bump = 0.054)
Begin: GigaOpt nonLegal postEco optimization
Info: 1 net with fixed/cover wires excluded.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:14:35.0/0:18:19.3 (0.8), mem = 3542.6M
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 1 ideal net excluded from IPO operation.
*info: 125 no-driver nets excluded.
*info: 1 net with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.055 TNS Slack -0.220 Density 52.36
OptDebug: Start of Optimizer WNS Pass 0: in2out in2reg reg2out default* WNS 0.090 TNS 0.000; reg2reg* WNS -0.055 TNS -0.220; HEPG WNS -0.055 TNS -0.220; all paths WNS -0.055 TNS -0.220
CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -0.055ns TNS -0.220ns; HEPG WNS -0.055ns TNS -0.220ns; all paths WNS -0.055ns TNS -0.220ns; Real time 0:12:35
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+--------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                 End Point                  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+--------------------------------------------+
|  -0.055|   -0.055|  -0.220|   -0.220|    52.36%|   0:00:01.0| 3561.7M|    AV_max|  reg2reg| Kalman_filter_Y/K_10_reg_14_/RN            |
|   0.000|    0.002|   0.000|    0.000|    52.36%|   0:00:00.0| 3561.7M|    AV_max|       NA| NA                                         |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+--------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.0 real=0:00:01.0 mem=3561.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:01.4 real=0:00:02.0 mem=3561.7M) ***
OptDebug: End of Optimizer WNS Pass 0: in2out in2reg reg2out default* WNS 0.090 TNS 0.000; reg2reg* WNS 0.002 TNS 0.000; HEPG WNS 0.002 TNS 0.000; all paths WNS 0.002 TNS 0.000
CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS 0.002ns TNS 0.000ns; HEPG WNS 0.002ns TNS 0.000ns; all paths WNS 0.002ns TNS 0.000ns; Real time 0:12:38
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 52.36
*** Starting refinePlace (0:15:15 mem=3561.7M) ***
Total net bbox length = 3.161e+06 (1.601e+06 1.560e+06) (ext = 1.342e+05)
Move report: Detail placement moves 135 insts, mean move: 1.23 um, max move: 4.42 um
	Max move on inst (Kalman_filter_Z/FE_OFC8_Zt_4): (166.40, 899.08) --> (167.40, 895.66)
	Runtime: CPU: 0:00:12.2 REAL: 0:00:12.0 MEM: 3587.6MB
Summary Report:
Instances move: 135 (out of 188620 movable)
Instances flipped: 0
Mean displacement: 1.23 um
Max displacement: 4.42 um (Instance: Kalman_filter_Z/FE_OFC8_Zt_4) (166.4, 899.08) -> (167.4, 895.66)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 3.161e+06 (1.601e+06 1.560e+06) (ext = 1.343e+05)
Runtime: CPU: 0:00:12.7 REAL: 0:00:13.0 MEM: 3587.6MB
*** Finished refinePlace (0:15:27 mem=3587.6M) ***
*** maximum move = 4.42 um ***
*** Finished re-routing un-routed nets (3587.6M) ***

*** Finish Physical Update (cpu=0:00:18.8 real=0:00:19.0 mem=3587.6M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 52.36
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish post-CTS Setup Fixing (cpu=0:00:43.9 real=0:00:44.0 mem=3587.6M) ***

*** SetupOpt [finish] : cpu/real = 0:00:59.8/0:00:59.8 (1.0), totSession cpu/real = 0:15:34.8/0:19:19.0 (0.8), mem = 3568.5M
End: GigaOpt nonLegal postEco optimization

Active setup views:
 AV_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'fourD_kalman_filter' of instances=213276 and nets=212418 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fourD_kalman_filter.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:02.7  Real Time: 0:00:03.0  MEM: 3431.297M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3575.17 MB )
[NR-eGR] Read 375333 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.06 sec, Real: 0.07 sec, Curr Mem: 3575.17 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 375333
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 15386
[NR-eGR] Read numTotalNets=212277  numIgnoredNets=1
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 212276 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 212276 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.588245e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)       335( 0.10%)         6( 0.00%)   ( 0.10%) 
[NR-eGR]  Metal3  (3)        48( 0.01%)         1( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              386( 0.01%)         7( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 7.10 sec, Real: 7.05 sec, Curr Mem: 3622.14 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: fourD_kalman_filter
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3628.34)
Total number of fetched objects 215593
End delay calculation. (MEM=3599.32 CPU=0:00:58.0 REAL=0:00:58.0)
End delay calculation (fullDC). (MEM=3599.32 CPU=0:01:10 REAL=0:01:10)
*** Done Building Timing Graph (cpu=0:01:29 real=0:01:29 totSessionCpu=0:17:18 mem=3599.3M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:10:47, real = 0:10:45, mem = 2419.4M, totSessionCpu=0:17:18 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 AV_max 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.002  |  0.091  |  7.070  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  14481  |  7460   |  9836   |   433   |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |   3498 (3498)    |    -55     |   3499 (3499)    |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 52.358%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:11:00, real = 0:11:00, mem = 2401.0M, totSessionCpu=0:17:32 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPCCOPT-2314        1  CCOpt found %u clock tree nets marked as...
WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
WARNING   IMPCCOPT-1157        1  Did not meet the max_fanout constraint. ...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
*** Message Summary: 9 warning(s), 0 error(s)

#% End ccopt_design (date=01/17 23:31:28, total cpu=0:15:00, real=0:14:58, peak res=2796.3M, current mem=2257.1M)
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix fourD_kalman_filter_postCTS -outDir timingReports
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3344.7M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 AV_max 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.002  |  0.091  |  7.070  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  14481  |  7460   |  9836   |   433   |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |   3498 (3498)    |    -55     |   3499 (3499)    |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 52.358%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 24.95 sec
Total Real time: 26.0 sec
Total Memory Usage: 3361.441406 Mbytes
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postCTS -hold -pathReports -slackReports -numPaths 50 -prefix fourD_kalman_filter_postCTS -outDir timingReports
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3331.3M)
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: fourD_kalman_filter
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3364.67)
*** Calculating scaling factor for lib_min libraries using the default operating condition of each library.
Total number of fetched objects 215593
End delay calculation. (MEM=3383.35 CPU=0:00:57.3 REAL=0:00:57.0)
End delay calculation (fullDC). (MEM=3383.35 CPU=0:01:09 REAL=0:01:09)
*** Done Building Timing Graph (cpu=0:01:26 real=0:01:26 totSessionCpu=0:20:27 mem=3383.3M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 AV_min 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.044  |  0.044  |  7.634  |  7.446  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  14481  |  7460   |  9836   |   433   |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 52.358%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 94.44 sec
Total Real time: 94.0 sec
Total Memory Usage: 3297.148438 Mbytes
<CMD> saveDesign DBS/fourD_kalman_filter_CTS_new05_CTS.enc
#% Begin save design ... (date=01/17 23:39:58, mem=2172.1M)
% Begin Save ccopt configuration ... (date=01/17 23:39:58, mem=2175.1M)
% End Save ccopt configuration ... (date=01/17 23:39:58, total cpu=0:00:00.3, real=0:00:00.0, peak res=2175.9M, current mem=2175.9M)
% Begin Save netlist data ... (date=01/17 23:39:58, mem=2175.9M)
Writing Binary DB to DBS/fourD_kalman_filter_CTS_new05_CTS.enc.dat/fourD_kalman_filter.v.bin in single-threaded mode...
% End Save netlist data ... (date=01/17 23:39:59, total cpu=0:00:00.6, real=0:00:01.0, peak res=2176.4M, current mem=2176.4M)
Saving symbol-table file ...
Saving congestion map file DBS/fourD_kalman_filter_CTS_new05_CTS.enc.dat/fourD_kalman_filter.route.congmap.gz ...
% Begin Save AAE data ... (date=01/17 23:40:00, mem=2179.4M)
Saving AAE Data ...
% End Save AAE data ... (date=01/17 23:40:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=2179.4M, current mem=2179.4M)
Saving preference file DBS/fourD_kalman_filter_CTS_new05_CTS.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=01/17 23:40:01, mem=2180.2M)
Saving floorplan file ...
% End Save floorplan data ... (date=01/17 23:40:02, total cpu=0:00:00.6, real=0:00:01.0, peak res=2180.5M, current mem=2180.5M)
Saving PG file DBS/fourD_kalman_filter_CTS_new05_CTS.enc.dat/fourD_kalman_filter.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Tue Jan 17 23:40:02 2023)
*** Completed savePGFile (cpu=0:00:00.2 real=0:00:00.0 mem=3312.3M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=01/17 23:40:02, mem=2174.4M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=01/17 23:40:02, total cpu=0:00:00.2, real=0:00:00.0, peak res=2174.4M, current mem=2174.4M)
% Begin Save routing data ... (date=01/17 23:40:02, mem=2174.4M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:02.4 real=0:00:03.0 mem=3305.3M) ***
% End Save routing data ... (date=01/17 23:40:05, total cpu=0:00:02.4, real=0:00:03.0, peak res=2174.4M, current mem=2166.1M)
Saving property file DBS/fourD_kalman_filter_CTS_new05_CTS.enc.dat/fourD_kalman_filter.prop
*** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=3308.3M) ***
#Saving pin access data to file DBS/fourD_kalman_filter_CTS_new05_CTS.enc.dat/fourD_kalman_filter.apa ...
#
Saving rc congestion map DBS/fourD_kalman_filter_CTS_new05_CTS.enc.dat/fourD_kalman_filter.congmap.gz ...
Saving preRoute extracted patterns in file 'DBS/fourD_kalman_filter_CTS_new05_CTS.enc.dat/fourD_kalman_filter.techData.gz' ...
Saving preRoute extraction data in directory 'DBS/fourD_kalman_filter_CTS_new05_CTS.enc.dat/extraction/' ...
% Begin Save power constraints data ... (date=01/17 23:40:08, mem=2167.7M)
% End Save power constraints data ... (date=01/17 23:40:08, total cpu=0:00:00.1, real=0:00:00.0, peak res=2167.8M, current mem=2167.8M)
RC
RC
RC
Generated self-contained design fourD_kalman_filter_CTS_new05_CTS.enc.dat
#% End save design ... (date=01/17 23:40:15, total cpu=0:00:14.5, real=0:00:17.0, peak res=2180.5M, current mem=2171.5M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> saveDesign DBS/fourD_kalman_filter_CTS_new05_CTS.enc
#% Begin save design ... (date=01/17 23:40:15, mem=2171.5M)
% Begin Save ccopt configuration ... (date=01/17 23:40:15, mem=2171.5M)
% End Save ccopt configuration ... (date=01/17 23:40:16, total cpu=0:00:00.3, real=0:00:01.0, peak res=2171.6M, current mem=2171.6M)
% Begin Save netlist data ... (date=01/17 23:40:16, mem=2171.6M)
Writing Binary DB to DBS/fourD_kalman_filter_CTS_new05_CTS.enc.dat.tmp/fourD_kalman_filter.v.bin in single-threaded mode...
% End Save netlist data ... (date=01/17 23:40:16, total cpu=0:00:00.6, real=0:00:00.0, peak res=2171.6M, current mem=2171.6M)
Saving symbol-table file ...
Saving congestion map file DBS/fourD_kalman_filter_CTS_new05_CTS.enc.dat.tmp/fourD_kalman_filter.route.congmap.gz ...
% Begin Save AAE data ... (date=01/17 23:40:17, mem=2171.6M)
Saving AAE Data ...
% End Save AAE data ... (date=01/17 23:40:17, total cpu=0:00:00.1, real=0:00:00.0, peak res=2171.6M, current mem=2171.6M)
Saving preference file DBS/fourD_kalman_filter_CTS_new05_CTS.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=01/17 23:40:19, mem=2171.8M)
Saving floorplan file ...
% End Save floorplan data ... (date=01/17 23:40:19, total cpu=0:00:00.5, real=0:00:00.0, peak res=2171.8M, current mem=2171.8M)
Saving PG file DBS/fourD_kalman_filter_CTS_new05_CTS.enc.dat.tmp/fourD_kalman_filter.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Tue Jan 17 23:40:19 2023)
*** Completed savePGFile (cpu=0:00:00.2 real=0:00:00.0 mem=3327.3M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=01/17 23:40:19, mem=2171.8M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=01/17 23:40:20, total cpu=0:00:00.2, real=0:00:00.0, peak res=2171.8M, current mem=2171.8M)
% Begin Save routing data ... (date=01/17 23:40:20, mem=2171.8M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:02.4 real=0:00:03.0 mem=3321.3M) ***
% End Save routing data ... (date=01/17 23:40:23, total cpu=0:00:02.5, real=0:00:03.0, peak res=2171.8M, current mem=2171.8M)
Saving property file DBS/fourD_kalman_filter_CTS_new05_CTS.enc.dat.tmp/fourD_kalman_filter.prop
*** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=3324.3M) ***
#Saving pin access data to file DBS/fourD_kalman_filter_CTS_new05_CTS.enc.dat.tmp/fourD_kalman_filter.apa ...
#
Saving rc congestion map DBS/fourD_kalman_filter_CTS_new05_CTS.enc.dat.tmp/fourD_kalman_filter.congmap.gz ...
Saving preRoute extracted patterns in file 'DBS/fourD_kalman_filter_CTS_new05_CTS.enc.dat.tmp/fourD_kalman_filter.techData.gz' ...
Saving preRoute extraction data in directory 'DBS/fourD_kalman_filter_CTS_new05_CTS.enc.dat.tmp/extraction/' ...
% Begin Save power constraints data ... (date=01/17 23:40:25, mem=2171.8M)
% End Save power constraints data ... (date=01/17 23:40:25, total cpu=0:00:00.1, real=0:00:00.0, peak res=2171.8M, current mem=2171.8M)
RC
RC
RC
Generated self-contained design fourD_kalman_filter_CTS_new05_CTS.enc.dat.tmp
#% End save design ... (date=01/17 23:40:32, total cpu=0:00:14.3, real=0:00:17.0, peak res=2172.2M, current mem=2172.2M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> set_power_rail_display -plot none
<CMD> setLayerPreference powerNet -color {#0000ff #0010de #0020bd #00319c #00417b #00525a #006239 #007318 #088300 #299400 #4aa400 #6ab400 #8bc500 #acd500 #cde600 #eef600 #fff900 #ffed00 #ffe200 #ffd600 #ffcb00 #ffbf00 #ffb400 #ffa800 #ff9500 #ff8000 #ff6a00 #ff5500 #ff4000 #ff2a00 #ff1500 #ff0000}
<CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode 1
<CMD> setNanoRouteMode -quiet -routeAntennaCellName ANTENNA
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
<CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
**WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
Running Native NanoRoute ...
<CMD> routeDesign -globalDetail -viaOpt -wireOpt
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2173.79 (MB), peak = 2796.29 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
#WARNING (NRIG-144) Cannot combine -viaOpt with -globalDetail option. The -viaOpt will be ignored.
**INFO: User settings:
setNanoRouteMode -droutePostRouteSpreadWire                     1
setNanoRouteMode -droutePostRouteWidenWireRule                  LEFSpecialRouteSpec
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           22
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeAntennaCellName                          ANTENNA
setNanoRouteMode -routeInsertAntennaDiode                       true
setNanoRouteMode -routeWithSiDriven                             true
setNanoRouteMode -routeWithTimingDriven                         true
setNanoRouteMode -timingEngine                                  {}
setDesignMode -process                                          45
setExtractRCMode -coupling_c_th                                 0.1
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -eng_copyNetPropToNewNet                        true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setSIMode -separate_delta_delay_on_data                         true

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=3321.5M, init mem=3329.5M)
*info: Placed = 213276         (Fixed = 24656)
*info: Unplaced = 0           
Placement Density:52.36%(419228/800698)
Placement Density (including fixed std cells):54.28%(452958/834427)
Finished checkPlace (total: cpu=0:00:04.0, real=0:00:03.0; vio checks: cpu=0:00:03.0, real=0:00:03.0; mem=3331.5M)
#WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
**WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (1) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=3331.5M) ***

globalDetailRoute

#Start globalDetailRoute on Tue Jan 17 23:42:07 2023
#
#Generating timing data, please wait...
#212293 total nets, 212277 already routed, 212277 will ignore in trialRoute
#View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2083.00 (MB), peak = 2796.29 (MB)
#Reporting timing...
#Normalized TNS: 0.00 -> 0.00, r2r 0.00 -> 0.00, unit 1000.00, clk period 15.00
#Stage 1: cpu time = 00:01:43, elapsed time = 00:01:43, memory = 2321.71 (MB), peak = 2796.29 (MB)
#Library Standard Delay: 22.00ps
#Slack threshold: 44.00ps
#*** Analyzed 79 timing critical paths
#Stage 2: cpu time = 00:00:10, elapsed time = 00:00:10, memory = 2335.64 (MB), peak = 2796.29 (MB)
#Stage 3: cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2360.04 (MB), peak = 2796.29 (MB)
#Default setup view is reset to AV_max.
#Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2360.05 (MB), peak = 2796.29 (MB)
#Current view: AV_max 
#Current enabled view: AV_max 
#Generating timing data took: cpu time = 00:02:14, elapsed time = 00:02:14, memory = 2336.16 (MB), peak = 2796.29 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=212418)
#NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
#Start routing data preparation on Tue Jan 17 23:44:32 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [0.000 - 1.320] has 212416 nets.
#Voltage range [1.080 - 1.320] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2549.73 (MB), peak = 2796.29 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 2559.18 (MB), peak = 2796.29 (MB)
#
#Summary of active signal nets routing constraints set by OPT:
#	preferred routing layers      : 0
#	preferred routing layer effort: 0
#	preferred extra space         : 0
#	preferred multi-cut via       : 0
#	avoid detour                  : 0
#	expansion ratio               : 0
#	net priority                  : 0
#	s2s control                   : 0
#	avoid chaining                : 0
#	inst-based stacking via       : 0
#
#Summary of active signal nets routing constraints set by USER:
#	preferred routing layers      : 0
#	preferred routing layer effort     : 0
#	preferred extra space              : 0
#	preferred multi-cut via            : 0
#	avoid detour                       : 0
#	net weight                         : 0
#	avoid chaining                     : 0
#	cell-based stacking via (required) : 0
#	cell-based stacking via (optional) : 0
#
#Start timing driven prevention iteration
#Setup timing driven global route constraints:
#Honor OPT layer assignment for 0 nets.
#Remove OPT layer assignment for 0 nets.
#Honor USER layer assignment for 0 nets.
#Remove USER layer assignment for 0 nets.
#layer Metal1: Metal1_RC = 6.01944e-11
#layer Metal2: Metal2_RC = 3.10703e-11
#layer Metal3: Metal3_RC = 3.12646e-11
#layer Metal4: Metal4_RC = 3.13212e-11
#layer Metal5: Metal5_RC = 3.11463e-11
#layer Metal6: Metal6_RC = 3.11962e-11
#layer Metal7: Metal7_RC = 3.12708e-11
#layer Metal8: Metal8_RC = 1.11592e-11
#layer Metal9: Metal9_RC = 7.66483e-11
#layer Metal10: Metal10_RC = 1.21708e-11
#layer Metal11: Metal11_RC = 1.55399e-11
#Metal stack 1: Metal1 - Metal2
#Metal stack 2: Metal3 - Metal7
#Metal stack 3: Metal8 - Metal11
#Prevention stack gain threshold: Min=0.2 ps, 1-stack=22 ps, 2-stack=44 ps
#0 nets (0 um) assigned to layer Metal8 and 9 nets (491.16 um) assigned to layer Metal3
#0 inserted nodes are removed
#Honor OPT extra spacing for 0 nets.
#Remove OPT extra spacing for 0 nets.
#Honor USER extra spacing for 0 nets.
#Remove USER extra spacing for 0 nets.
#311 critical nets are selected for extra spacing.
#Honor OPT detour control for 0 nets.
#Remove OPT detour control for 0 nets.
#Honor USER detour control for 0 nets.
#Remove USER detour control for 0 nets.
#311 critical nets are selected for detour control.
#
#----------------------------------------------------
# Summary of active signal nets routing constraints
#+--------------------------+-----------+
#| Avoid Detour             |       311 |
#| Prefer Extra Space       |       311 |
#| Preferred Layer Effort   |         9 |
#+--------------------------+-----------+
#  Bottom Preferred Layer
#+----------------+-----------+
#|      Layer     | TDGR_PREV |
#+----------------+-----------+
#| Metal3 (z=2)   |         9 |
#+----------------+-----------+
#
#----------------------------------------------------
#Done timing-driven prevention
#cpu time = 00:00:21, elapsed time = 00:00:22, memory = 2710.77 (MB), peak = 2849.95 (MB)
#
#Finished routing data preparation on Tue Jan 17 23:45:03 2023
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = -10.32 (MB)
#Total memory = 2700.46 (MB)
#Peak memory = 2849.95 (MB)
#
#
#Start global routing on Tue Jan 17 23:45:03 2023
#
#
#Start global routing initialization on Tue Jan 17 23:45:03 2023
#
#Number of eco nets is 0
#
#Start global routing data preparation on Tue Jan 17 23:45:03 2023
#
#Start routing resource analysis on Tue Jan 17 23:45:04 2023
#
#Routing resource analysis is done on Tue Jan 17 23:45:07 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         H        5180           0      119370    54.47%
#  Metal2         V        4925           0      119370     1.88%
#  Metal3         H        5180           0      119370     0.00%
#  Metal4         V        4925           0      119370     1.88%
#  Metal5         H        5180           0      119370     0.00%
#  Metal6         V        4925           0      119370     1.88%
#  Metal7         H        5016         164      119370     0.38%
#  Metal8         V        4586         339      119370     6.31%
#  Metal9         H        4824         356      119370     6.03%
#  Metal10        V        1969           0      119370     0.00%
#  Metal11        H        2071           0      119370     0.00%
#  --------------------------------------------------------------
#  Total                  48782       1.54%     1313070     6.62%
#
#  311 nets (0.15%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Tue Jan 17 23:45:07 2023
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2718.06 (MB), peak = 2849.95 (MB)
#
#
#Global routing initialization is done on Tue Jan 17 23:45:08 2023
#
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 2721.86 (MB), peak = 2849.95 (MB)
#
#Skip 1/3 round for no nets in the round...
#Route nets in 2/3 round...
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2722.90 (MB), peak = 2849.95 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2722.92 (MB), peak = 2849.95 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2733.58 (MB), peak = 2849.95 (MB)
#
#Route nets in 3/3 round...
#start global routing iteration 4...
#cpu time = 00:01:03, elapsed time = 00:01:03, memory = 2782.90 (MB), peak = 2915.37 (MB)
#
#start global routing iteration 5...
#cpu time = 00:00:39, elapsed time = 00:00:39, memory = 2795.17 (MB), peak = 2915.37 (MB)
#
#start global routing iteration 6...
#cpu time = 00:05:22, elapsed time = 00:05:22, memory = 2812.66 (MB), peak = 3120.86 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 141 (skipped).
#Total number of routable nets = 212277.
#Total number of nets in the design = 212418.
#
#212276 routable nets have only global wires.
#1 routable net has only detail routed wires.
#311 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                311          211965  
#------------------------------------------------
#        Total                311          211965  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                311          211966  
#------------------------------------------------
#        Total                311          211966  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)         (5-6)           (7)   OverCon
#  --------------------------------------------------------------------------
#  Metal1        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal2     1220(1.02%)    197(0.17%)     12(0.01%)      0(0.00%)   (1.20%)
#  Metal3     1079(0.90%)    240(0.20%)     14(0.01%)      1(0.00%)   (1.12%)
#  Metal4        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal5        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal6        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal7        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal8        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal9        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal10       0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal11       0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total   2299(0.18%)    437(0.03%)     26(0.00%)      1(0.00%)   (0.22%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 7
#  Overflow after GR: 0.11% H + 0.11% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   Metal1(H)    |            639.87 |           5912.39 |   560.88    47.88   930.24   246.24 |
[hotspot] |   Metal2(V)    |              0.26 |              3.67 |   506.16   123.12   533.51   150.47 |
[hotspot] |   Metal3(H)    |              0.52 |             19.93 |   725.03   109.44   752.39   136.80 |
[hotspot] |   Metal4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal7(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal8(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal9(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |  Metal10(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |  Metal11(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     | (Metal1)   639.87 | (Metal1)  5912.39 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 311
#Total wire length = 3631840 um.
#Total half perimeter of net bounding box = 3360134 um.
#Total wire length on LAYER Metal1 = 15178 um.
#Total wire length on LAYER Metal2 = 691074 um.
#Total wire length on LAYER Metal3 = 1081064 um.
#Total wire length on LAYER Metal4 = 808962 um.
#Total wire length on LAYER Metal5 = 690649 um.
#Total wire length on LAYER Metal6 = 281523 um.
#Total wire length on LAYER Metal7 = 59881 um.
#Total wire length on LAYER Metal8 = 3506 um.
#Total wire length on LAYER Metal9 = 3 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 1349152
#Up-Via Summary (total 1349152):
#           
#-----------------------
# Metal1         673132
# Metal2         435357
# Metal3         153302
# Metal4          70324
# Metal5          15240
# Metal6           1714
# Metal7             81
# Metal8              2
#-----------------------
#               1349152 
#
#Total number of involved regular nets 21269
#Maximum src to sink distance  894.2
#Average of max src_to_sink distance  71.0
#Average of ave src_to_sink distance  43.3
#Max overcon = 7 tracks.
#Total overcon = 0.22%.
#Worst layer Gcell overcon rate = 1.13%.
#
#Global routing statistics:
#Cpu time = 00:07:16
#Elapsed time = 00:07:15
#Increased memory = 89.07 (MB)
#Total memory = 2789.53 (MB)
#Peak memory = 3120.86 (MB)
#
#Finished global routing on Tue Jan 17 23:52:19 2023
#
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2772.63 (MB), peak = 3120.86 (MB)
#Start Track Assignment.
#Done with 306371 horizontal wires in 11 hboxes and 291696 vertical wires in 11 hboxes.
#Done with 71125 horizontal wires in 11 hboxes and 69271 vertical wires in 11 hboxes.
#Done with 11 horizontal wires in 11 hboxes and 11 vertical wires in 11 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# Metal1     15073.66 	  1.87%  	  0.00% 	  1.87%
# Metal2    675651.98 	  0.10%  	  0.00% 	  0.00%
# Metal3   1044590.77 	  0.19%  	  0.00% 	  0.00%
# Metal4    792331.34 	  0.04%  	  0.00% 	  0.00%
# Metal5    689377.49 	  0.02%  	  0.00% 	  0.00%
# Metal6    281404.50 	  0.00%  	  0.00% 	  0.00%
# Metal7     59887.14 	  0.00%  	  0.00% 	  0.00%
# Metal8      3513.12 	  0.00%  	  0.00% 	  0.00%
# Metal9         2.68 	  0.00%  	  0.00% 	  0.00%
# Metal10        0.00 	  0.00%  	  0.00% 	  0.00%
# Metal11        0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All     3561832.69  	  0.10% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 311
#Total wire length = 3814344 um.
#Total half perimeter of net bounding box = 3360134 um.
#Total wire length on LAYER Metal1 = 151908 um.
#Total wire length on LAYER Metal2 = 676468 um.
#Total wire length on LAYER Metal3 = 1127110 um.
#Total wire length on LAYER Metal4 = 811574 um.
#Total wire length on LAYER Metal5 = 700191 um.
#Total wire length on LAYER Metal6 = 283263 um.
#Total wire length on LAYER Metal7 = 60283 um.
#Total wire length on LAYER Metal8 = 3546 um.
#Total wire length on LAYER Metal9 = 3 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 1349152
#Up-Via Summary (total 1349152):
#           
#-----------------------
# Metal1         673132
# Metal2         435357
# Metal3         153302
# Metal4          70324
# Metal5          15240
# Metal6           1714
# Metal7             81
# Metal8              2
#-----------------------
#               1349152 
#
#cpu time = 00:01:16, elapsed time = 00:01:16, memory = 2800.87 (MB), peak = 3120.86 (MB)
#
#number of short segments in preferred routing layers
#	Metal3    Metal4    Metal5    Total 
#	42        31        2         75        
#
#Start post global route fixing for timing critical nets ...
#
#* Updating design timing data...
#Extracting RC...
Un-suppress "**WARN ..." messages.
#
#Start tQuantus RC extraction...
#Extract in track assign mode
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner RC /usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 (real) 
#METAL_1 -> Metal1 (1)
#METAL_2 -> Metal2 (2)
#METAL_3 -> Metal3 (3)
#METAL_4 -> Metal4 (4)
#METAL_5 -> Metal5 (5)
#METAL_6 -> Metal6 (6)
#METAL_7 -> Metal7 (7)
#METAL_8 -> Metal8 (8)
#METAL_9 -> Metal9 (9)
#METAL_10 -> Metal10 (10)
#METAL_11 -> Metal11 (11)
#SADV_On
# Corner(s) : 
#RC [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV_Off
#total pattern=286 [11, 792]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch
#found RESMODEL /usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 
#number model r/c [1,1] [11,792] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2805.41 (MB), peak = 3120.86 (MB)
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 2809.63 (MB)
#Peak memory = 3120.86 (MB)
#
#Start Post Track Assignment Wire Spread.
#Done with 91720 horizontal wires in 11 hboxes and 79684 vertical wires in 11 hboxes.
#Complete Post Track Assignment Wire Spread.
#
#Length limit = 200 pitches
#opt mode = 2
#Init Design Signature = 72211937
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#13x13 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 144 hboxes with single thread on machine with  Xeon 2.40GHz 12288KB Cache 8CPU...
#Process 0 special clock nets for rc extraction
#0 temporary NDR added
#Total 212277 nets were built. 15262 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:01:43, elapsed time = 00:01:42 .
#   Increased memory =   288.38 (MB), total memory =  3103.11 (MB), peak memory =  3120.86 (MB)
#
#Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3076.48 (MB), peak = 3120.86 (MB)
#RC Statistics: 846313 Res, 564564 Ground Cap, 93397 XCap (Edge to Edge)
#RC V/H edge ratio: 0.47, Avg V/H Edge Length: 4009.36 (541424), Avg L-Edge Length: 14588.33 (171037)
#Start writing rcdb into /tmp/innovus_temp_30154_ws42_u108061271_tjYEh3/nr30154_wfCdVv.rcdb.d
#Finish writing rcdb with 1278201 nodes, 1065924 edges, and 230806 xcaps
#15262 inserted nodes are removed
#Remove Post Track Assignment Wire Spread
Restoring parasitic data from file '/tmp/innovus_temp_30154_ws42_u108061271_tjYEh3/nr30154_wfCdVv.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 4025.312M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_30154_ws42_u108061271_tjYEh3/nr30154_wfCdVv.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell fourD_kalman_filter has rcdb /tmp/innovus_temp_30154_ws42_u108061271_tjYEh3/nr30154_wfCdVv.rcdb.d specified
Cell fourD_kalman_filter, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:07.9 real: 0:00:04.0 mem: 3977.750M)
#
#Restore RCDB.
#Remove Post Track Assignment Wire Spread
#Final Design Signature = -790003404
#
#Complete tQuantus RC extraction.
#Cpu time = 00:02:43
#Elapsed time = 00:02:40
#Increased memory = 78.46 (MB)
#Total memory = 2884.20 (MB)
#Peak memory = 3159.76 (MB)
#
Un-suppress "**WARN ..." messages.
#RC Extraction Completed...
#Reporting timing...
#Normalized TNS: -320.35 -> -21.36, r2r -294.30 -> -19.62, unit 1000.00, clk period 15.00
#Stage 1: cpu time = 00:02:40, elapsed time = 00:02:40, memory = 2995.05 (MB), peak = 3159.76 (MB)
#Library Standard Delay: 22.00ps
#Slack threshold: 0.00ps
#*** Analyzed 288 timing critical paths
#Stage 2: cpu time = 00:00:11, elapsed time = 00:00:11, memory = 2995.08 (MB), peak = 3159.76 (MB)
#Stage 3: cpu time = 00:00:06, elapsed time = 00:00:06, memory = 3009.77 (MB), peak = 3159.76 (MB)
**WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
Worst slack reported in the design = 7.182100 (late)
*** writeDesignTiming (0:00:28.9) ***
#Stage 4: cpu time = 00:00:29, elapsed time = 00:00:30, memory = 3010.44 (MB), peak = 3159.76 (MB)
Un-suppress "**WARN ..." messages.
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 1597
#Number of critical nets: 1597
#	level 1 [-2520.1, -1000.0]: 1491 nets
#	level 2 [-2520.1, -1000.0]: 53 nets
#	level 3 [-2500.4, -1000.0]: 53 nets
#Total number of nets: 212277
#Total number of significant detoured timing critical nets is 0
#Total number of selected detoured timing critical nets is 0
#213 critical nets are selected for extra spacing.
#Postfix stack gain threshold: Min=0.2 ps, 1-stack=22 ps, 2-stack=44 ps
#0 nets (0 um) assigned to layer Metal8 and 0 nets (0 um) assigned to layer Metal3
#0 inserted nodes are removed
#WARNING (NRGR-8) Clock net clk bottom preferred routing layer has been automatically set to 3 for avoiding blocking other pins' access. If you don't want this setting, please set net clk bottom preferred routing layer as 1.
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)         (5-6)           (7)   OverCon
#  --------------------------------------------------------------------------
#  Metal1        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal2     1035(0.87%)    158(0.13%)      8(0.01%)      0(0.00%)   (1.01%)
#  Metal3     1079(0.90%)    240(0.20%)     14(0.01%)      1(0.00%)   (1.12%)
#  Metal4        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal5        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal6        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal7        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal8        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal9        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal10       0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal11       0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total   2114(0.17%)    398(0.03%)     22(0.00%)      1(0.00%)   (0.20%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 7
#  Overflow after GR: 0.11% H + 0.09% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   Metal1(H)    |            639.87 |           5912.39 |   560.88    47.88   930.24   246.24 |
[hotspot] |   Metal2(V)    |              0.26 |              2.10 |   355.68   164.16   383.04   191.52 |
[hotspot] |   Metal3(H)    |              0.52 |             20.46 |   725.03   109.44   752.39   136.80 |
[hotspot] |   Metal4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal7(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal8(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal9(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |  Metal10(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |  Metal11(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     | (Metal1)   639.87 | (Metal1)  5912.39 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Max overcon = 7 tracks.
#Total overcon = 0.21%.
#Worst layer Gcell overcon rate = 1.15%.
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 524
#Total wire length = 3813089 um.
#Total half perimeter of net bounding box = 3360134 um.
#Total wire length on LAYER Metal1 = 153609 um.
#Total wire length on LAYER Metal2 = 677713 um.
#Total wire length on LAYER Metal3 = 1127687 um.
#Total wire length on LAYER Metal4 = 808611 um.
#Total wire length on LAYER Metal5 = 698824 um.
#Total wire length on LAYER Metal6 = 282863 um.
#Total wire length on LAYER Metal7 = 60242 um.
#Total wire length on LAYER Metal8 = 3537 um.
#Total wire length on LAYER Metal9 = 3 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 1349152
#Up-Via Summary (total 1349152):
#           
#-----------------------
# Metal1         673132
# Metal2         435357
# Metal3         153302
# Metal4          70324
# Metal5          15240
# Metal6           1714
# Metal7             81
# Metal8              2
#-----------------------
#               1349152 
#
#Total number of involved regular nets 21269
#Maximum src to sink distance  900.0
#Average of max src_to_sink distance  72.2
#Average of ave src_to_sink distance  44.2
#Total number of involved priority nets 1
#Maximum src to sink distance for priority net 3854.5
#Average of max src_to_sink distance for priority net 3854.5
#Average of ave src_to_sink distance for priority net 2669.8
#cpu time = 00:01:12, elapsed time = 00:01:13, memory = 3095.06 (MB), peak = 3340.68 (MB)
Current (total cpu=0:40:55, real=0:51:13, peak res=3340.7M, current mem=2899.7M)
fourD_kalman_filter
**WARN: (IMPCTE-290):	Could not locate cell DFFHQX1 in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell DFFHQX1 in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell DFFHQX1 in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell DFFHQX1 in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell DFFHQX1 in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell DFFHQX1 in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell DFFHQX1 in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell DFFHQX1 in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell DFFHQX1 in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell DFFHQX1 in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell DFFHQX1 in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell DFFHQX1 in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell DFFHQX1 in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell DFFHQX1 in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell DFFHQX1 in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell DFFHQX1 in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell DFFHQX1 in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell DFFHQX1 in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell DFFHQX1 in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell DFFHQX1 in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Ending "Constraint file reading stats" (total cpu=0:00:00.8, real=0:00:01.0, peak res=2911.9M, current mem=2911.9M)
Current (total cpu=0:40:56, real=0:51:14, peak res=3340.7M, current mem=2911.9M)
Current (total cpu=0:40:56, real=0:51:14, peak res=3340.7M, current mem=2911.9M)
Ending "Constraint file reading stats" (total cpu=0:00:00.3, real=0:00:01.0, peak res=2916.5M, current mem=2916.5M)
Current (total cpu=0:40:57, real=0:51:15, peak res=3340.7M, current mem=2916.5M)
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2916.51 (MB), peak = 3340.68 (MB)
#* Importing design timing data...
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 1597
#Number of critical nets: 1597
#	level 1 [-2520.1, -1000.0]: 1491 nets
#	level 2 [-2520.1, -1000.0]: 53 nets
#	level 3 [-2500.4, -1000.0]: 53 nets
#Total number of nets: 212277
#
#timing driven effort level: 3
#Start Track Assignment With Timing Driven.
#Done with 12352 horizontal wires in 11 hboxes and 11522 vertical wires in 11 hboxes.
#Done with 1794 horizontal wires in 11 hboxes and 2485 vertical wires in 11 hboxes.
#Done with 11 horizontal wires in 11 hboxes and 11 vertical wires in 11 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# Metal1     15073.06 	  1.86%  	  0.00% 	  1.86%
# Metal2    675652.36 	  0.05%  	  0.00% 	  0.00%
# Metal3   1044558.87 	  0.16%  	  0.00% 	  0.00%
# Metal4    792335.90 	  0.03%  	  0.00% 	  0.00%
# Metal5    689331.51 	  0.02%  	  0.00% 	  0.00%
# Metal6    281395.00 	  0.00%  	  0.00% 	  0.00%
# Metal7     59884.31 	  0.00%  	  0.00% 	  0.00%
# Metal8      3512.93 	  0.00%  	  0.00% 	  0.00%
# Metal9         2.68 	  0.00%  	  0.00% 	  0.00%
# Metal10        0.00 	  0.00%  	  0.00% 	  0.00%
# Metal11        0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All     3561746.63  	  0.07% 	  0.00% 	  0.00%
#Complete Track Assignment With Timing Driven.
#Total number of nets with non-default rule or having extra spacing = 524
#Total wire length = 3811949 um.
#Total half perimeter of net bounding box = 3360134 um.
#Total wire length on LAYER Metal1 = 149941 um.
#Total wire length on LAYER Metal2 = 676890 um.
#Total wire length on LAYER Metal3 = 1128540 um.
#Total wire length on LAYER Metal4 = 809555 um.
#Total wire length on LAYER Metal5 = 700145 um.
#Total wire length on LAYER Metal6 = 283064 um.
#Total wire length on LAYER Metal7 = 60271 um.
#Total wire length on LAYER Metal8 = 3541 um.
#Total wire length on LAYER Metal9 = 3 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 1349152
#Up-Via Summary (total 1349152):
#           
#-----------------------
# Metal1         673132
# Metal2         435357
# Metal3         153302
# Metal4          70324
# Metal5          15240
# Metal6           1714
# Metal7             81
# Metal8              2
#-----------------------
#               1349152 
#
#cpu time = 00:00:44, elapsed time = 00:00:44, memory = 2912.92 (MB), peak = 3340.68 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:17:35
#Elapsed time = 00:17:35
#Increased memory = 352.09 (MB)
#Total memory = 2891.48 (MB)
#Peak memory = 3340.68 (MB)
#Start reading timing information from file .timing_file_30154.tif.gz ...
#Read in timing information for 1138 ports, 188620 instances from timing file .timing_file_30154.tif.gz.
#
#Start Detail Routing..
#start initial detail routing ...
#    completing 10% with 128 violations
#    cpu time = 00:03:10, elapsed time = 00:03:10, memory = 2926.23 (MB), peak = 3340.68 (MB)
#    completing 20% with 262 violations
#    cpu time = 00:06:16, elapsed time = 00:06:15, memory = 2931.70 (MB), peak = 3340.68 (MB)
#    completing 30% with 308 violations
#    cpu time = 00:08:41, elapsed time = 00:08:40, memory = 2933.98 (MB), peak = 3340.68 (MB)
#    completing 40% with 244 violations
#    cpu time = 00:12:07, elapsed time = 00:12:06, memory = 2939.13 (MB), peak = 3340.68 (MB)
#    completing 50% with 200 violations
#    cpu time = 00:14:58, elapsed time = 00:14:56, memory = 2942.30 (MB), peak = 3340.68 (MB)
#    completing 60% with 251 violations
#    cpu time = 00:18:01, elapsed time = 00:17:59, memory = 2945.45 (MB), peak = 3340.68 (MB)
#    completing 70% with 319 violations
#    cpu time = 00:21:05, elapsed time = 00:21:02, memory = 2951.30 (MB), peak = 3340.68 (MB)
#    completing 80% with 305 violations
#    cpu time = 00:23:24, elapsed time = 00:23:21, memory = 2953.09 (MB), peak = 3340.68 (MB)
#    completing 90% with 246 violations
#    cpu time = 00:26:24, elapsed time = 00:26:21, memory = 2956.11 (MB), peak = 3340.68 (MB)
#    completing 100% with 185 violations
#    cpu time = 00:28:53, elapsed time = 00:28:50, memory = 2956.96 (MB), peak = 3340.68 (MB)
#   number of violations = 185
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	Metal1        0      170      170
#	Metal2        1       12       13
#	Metal3        0        2        2
#	Totals        1      184      185
#627 out of 213276 instances (0.3%) need to be verified(marked ipoed), dirty area = 0.1%.
#10.4% of the total area is being checked for drcs
#10.4% of the total area was checked
#   number of violations = 185
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	Metal1        0      170      170
#	Metal2        1       12       13
#	Metal3        0        2        2
#	Totals        1      184      185
#cpu time = 00:29:21, elapsed time = 00:29:18, memory = 2951.93 (MB), peak = 3340.68 (MB)
#start 1st optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	         MetSpc   Totals
#	Metal1        0        0
#	Metal2        1        1
#	Totals        1        1
#    number of process antenna violations = 391
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 2956.16 (MB), peak = 3340.68 (MB)
#start 2nd optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	         MetSpc   Totals
#	Metal1        0        0
#	Metal2        1        1
#	Totals        1        1
#    number of process antenna violations = 391
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2955.17 (MB), peak = 3340.68 (MB)
#start 3rd optimization iteration ...
#   number of violations = 0
#    number of process antenna violations = 391
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2957.21 (MB), peak = 3340.68 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 524
#Total wire length = 3825807 um.
#Total half perimeter of net bounding box = 3360134 um.
#Total wire length on LAYER Metal1 = 88604 um.
#Total wire length on LAYER Metal2 = 857641 um.
#Total wire length on LAYER Metal3 = 1089980 um.
#Total wire length on LAYER Metal4 = 804620 um.
#Total wire length on LAYER Metal5 = 634511 um.
#Total wire length on LAYER Metal6 = 285333 um.
#Total wire length on LAYER Metal7 = 61462 um.
#Total wire length on LAYER Metal8 = 3655 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 1461335
#Up-Via Summary (total 1461335):
#           
#-----------------------
# Metal1         711682
# Metal2         495812
# Metal3         165776
# Metal4          68332
# Metal5          17637
# Metal6           1994
# Metal7            102
#-----------------------
#               1461335 
#
#Total number of DRC violations = 0
#Cpu time = 00:30:07
#Elapsed time = 00:30:05
#Increased memory = 56.02 (MB)
#Total memory = 2947.50 (MB)
#Peak memory = 3340.68 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 2950.57 (MB), peak = 3340.68 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 524
#Total wire length = 3825861 um.
#Total half perimeter of net bounding box = 3360134 um.
#Total wire length on LAYER Metal1 = 88604 um.
#Total wire length on LAYER Metal2 = 857590 um.
#Total wire length on LAYER Metal3 = 1089825 um.
#Total wire length on LAYER Metal4 = 804596 um.
#Total wire length on LAYER Metal5 = 634668 um.
#Total wire length on LAYER Metal6 = 285403 um.
#Total wire length on LAYER Metal7 = 61494 um.
#Total wire length on LAYER Metal8 = 3682 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 1461893
#Up-Via Summary (total 1461893):
#           
#-----------------------
# Metal1         711682
# Metal2         495872
# Metal3         165888
# Metal4          68556
# Metal5          17729
# Metal6           2054
# Metal7            112
#-----------------------
#               1461893 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 4
#Total number of net violated process antenna rule = 4 ant fix stage
#
#
# start diode insertion for process antenna violation fix ...
# output diode eco list to '.nano_eco_diode.list'.
#
# ** Added 4 diode instances.
# Distance statistics from ideal location:
#     Max (X+Y): 2.585 microns
#    Mean (X+Y): 0.968 microns
#
# 4 diode(s) added
# 0 old filler cell(s) deleted
# 0 new filler cell(s) added
#
#cpu time = 00:01:24, elapsed time = 00:01:24, memory = 2960.95 (MB), peak = 3340.68 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 524
#Total wire length = 3825864 um.
#Total half perimeter of net bounding box = 3360138 um.
#Total wire length on LAYER Metal1 = 88598 um.
#Total wire length on LAYER Metal2 = 857593 um.
#Total wire length on LAYER Metal3 = 1089831 um.
#Total wire length on LAYER Metal4 = 804596 um.
#Total wire length on LAYER Metal5 = 634668 um.
#Total wire length on LAYER Metal6 = 285403 um.
#Total wire length on LAYER Metal7 = 61494 um.
#Total wire length on LAYER Metal8 = 3682 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 1461903
#Up-Via Summary (total 1461903):
#           
#-----------------------
# Metal1         711684
# Metal2         495880
# Metal3         165888
# Metal4          68556
# Metal5          17729
# Metal6           2054
# Metal7            112
#-----------------------
#               1461903 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total number of nets with non-default rule or having extra spacing = 524
#Total wire length = 3825864 um.
#Total half perimeter of net bounding box = 3360138 um.
#Total wire length on LAYER Metal1 = 88598 um.
#Total wire length on LAYER Metal2 = 857593 um.
#Total wire length on LAYER Metal3 = 1089831 um.
#Total wire length on LAYER Metal4 = 804596 um.
#Total wire length on LAYER Metal5 = 634668 um.
#Total wire length on LAYER Metal6 = 285403 um.
#Total wire length on LAYER Metal7 = 61494 um.
#Total wire length on LAYER Metal8 = 3682 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 1461903
#Up-Via Summary (total 1461903):
#           
#-----------------------
# Metal1         711684
# Metal2         495880
# Metal3         165888
# Metal4          68556
# Metal5          17729
# Metal6           2054
# Metal7            112
#-----------------------
#               1461903 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:02:17, elapsed time = 00:02:17, memory = 2964.56 (MB), peak = 3340.68 (MB)
#CELL_VIEW fourD_kalman_filter,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Wed Jan 18 00:36:45 2023
#
#
#Start Post Route Wire Spread.
#Done with 43474 horizontal wires in 22 hboxes and 38178 vertical wires in 22 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 524
#Total wire length = 3861698 um.
#Total half perimeter of net bounding box = 3360138 um.
#Total wire length on LAYER Metal1 = 89171 um.
#Total wire length on LAYER Metal2 = 861083 um.
#Total wire length on LAYER Metal3 = 1100962 um.
#Total wire length on LAYER Metal4 = 816442 um.
#Total wire length on LAYER Metal5 = 641819 um.
#Total wire length on LAYER Metal6 = 286954 um.
#Total wire length on LAYER Metal7 = 61584 um.
#Total wire length on LAYER Metal8 = 3682 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 1461903
#Up-Via Summary (total 1461903):
#           
#-----------------------
# Metal1         711684
# Metal2         495880
# Metal3         165888
# Metal4          68556
# Metal5          17729
# Metal6           2054
# Metal7            112
#-----------------------
#               1461903 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:02:25, elapsed time = 00:02:25, memory = 2977.24 (MB), peak = 3340.68 (MB)
#CELL_VIEW fourD_kalman_filter,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#   number of violations = 0
#cpu time = 00:03:29, elapsed time = 00:03:28, memory = 2977.24 (MB), peak = 3340.68 (MB)
#CELL_VIEW fourD_kalman_filter,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 524
#Total wire length = 3861698 um.
#Total half perimeter of net bounding box = 3360138 um.
#Total wire length on LAYER Metal1 = 89171 um.
#Total wire length on LAYER Metal2 = 861083 um.
#Total wire length on LAYER Metal3 = 1100962 um.
#Total wire length on LAYER Metal4 = 816442 um.
#Total wire length on LAYER Metal5 = 641819 um.
#Total wire length on LAYER Metal6 = 286954 um.
#Total wire length on LAYER Metal7 = 61584 um.
#Total wire length on LAYER Metal8 = 3682 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 1461903
#Up-Via Summary (total 1461903):
#           
#-----------------------
# Metal1         711684
# Metal2         495880
# Metal3         165888
# Metal4          68556
# Metal5          17729
# Metal6           2054
# Metal7            112
#-----------------------
#               1461903 
#
#detailRoute Statistics:
#Cpu time = 00:38:10
#Elapsed time = 00:38:07
#Increased memory = 82.92 (MB)
#Total memory = 2974.40 (MB)
#Peak memory = 3340.68 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:58:19
#Elapsed time = 00:58:16
#Increased memory = 368.75 (MB)
#Total memory = 2616.51 (MB)
#Peak memory = 3340.68 (MB)
#Number of warnings = 2
#Total number of warnings = 43
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Jan 18 00:40:23 2023
#
#Default setup view is reset to AV_max.

detailRoute

#Start detailRoute on Wed Jan 18 00:40:25 2023
#
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
#num needed restored net=0
#need_extraction net=0 (total=212418)
#Start reading timing information from file .timing_file_30154.tif.gz ...
#Read in timing information for 1138 ports, 188620 instances from timing file .timing_file_30154.tif.gz.
#NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
#Start routing data preparation on Wed Jan 18 00:40:45 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [0.000 - 1.320] has 212416 nets.
#Voltage range [1.080 - 1.320] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2609.55 (MB), peak = 3340.68 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 2614.59 (MB), peak = 3340.68 (MB)
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Wed Jan 18 00:41:18 2023
#
#
#Start Post Route Wire Spread.
#Done with 1285 horizontal wires in 22 hboxes and 3544 vertical wires in 22 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 524
#Total wire length = 3862076 um.
#Total half perimeter of net bounding box = 3360138 um.
#Total wire length on LAYER Metal1 = 89191 um.
#Total wire length on LAYER Metal2 = 861131 um.
#Total wire length on LAYER Metal3 = 1101047 um.
#Total wire length on LAYER Metal4 = 816574 um.
#Total wire length on LAYER Metal5 = 641880 um.
#Total wire length on LAYER Metal6 = 286983 um.
#Total wire length on LAYER Metal7 = 61588 um.
#Total wire length on LAYER Metal8 = 3682 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 1461903
#Up-Via Summary (total 1461903):
#           
#-----------------------
# Metal1         711684
# Metal2         495880
# Metal3         165888
# Metal4          68556
# Metal5          17729
# Metal6           2054
# Metal7            112
#-----------------------
#               1461903 
#
#   number of violations = 0
#cpu time = 00:01:00, elapsed time = 00:00:59, memory = 2628.02 (MB), peak = 3340.68 (MB)
#CELL_VIEW fourD_kalman_filter,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 524
#Total wire length = 3862076 um.
#Total half perimeter of net bounding box = 3360138 um.
#Total wire length on LAYER Metal1 = 89191 um.
#Total wire length on LAYER Metal2 = 861131 um.
#Total wire length on LAYER Metal3 = 1101047 um.
#Total wire length on LAYER Metal4 = 816574 um.
#Total wire length on LAYER Metal5 = 641880 um.
#Total wire length on LAYER Metal6 = 286983 um.
#Total wire length on LAYER Metal7 = 61588 um.
#Total wire length on LAYER Metal8 = 3682 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 1461903
#Up-Via Summary (total 1461903):
#           
#-----------------------
# Metal1         711684
# Metal2         495880
# Metal3         165888
# Metal4          68556
# Metal5          17729
# Metal6           2054
# Metal7            112
#-----------------------
#               1461903 
#
#
#detailRoute statistics:
#Cpu time = 00:01:59
#Elapsed time = 00:01:59
#Increased memory = -209.87 (MB)
#Total memory = 2341.40 (MB)
#Peak memory = 3340.68 (MB)
#Number of warnings = 0
#Total number of warnings = 43
#Number of fails = 0
#Total number of fails = 0
#Complete detailRoute on Wed Jan 18 00:42:24 2023
#
#Default setup view is reset to AV_max.
#routeDesign: cpu time = 01:00:24, elapsed time = 01:00:21, memory = 2335.48 (MB), peak = 3340.68 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
WARNING   IMPCTE-290        2820  Could not locate cell %s in any library ...
WARNING   TCLCMD-1403          1  '%s'                                     
*** Message Summary: 2822 warning(s), 0 error(s)

<CMD> zoomBox -70.92800 123.41450 802.82250 905.60750
<CMD> setAnalysisMode -cppr both -clockGatingCheck true -timeBorrowing true -useOutputPinCap true -sequentialConstProp false -timingSelfLoopsNoSkew false -enableMultipleDriveNet true -clkSrcPath true -warn true -usefulSkew true -analysisType onChipVariation -log true
<CMD> setDelayCalMode -SIAware true
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix fourD_kalman_filter_postRoute -outDir timingReports
 Reset EOS DB
Ignoring AAE DB Resetting ...
#num needed restored net=0
#need_extraction net=0 (total=212418)
#Start routing data preparation on Wed Jan 18 00:45:30 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [0.000 - 1.320] has 212416 nets.
#Voltage range [1.080 - 1.320] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2567.92 (MB), peak = 3340.68 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 2572.95 (MB), peak = 3340.68 (MB)
#Extract in post route mode
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner RC /usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 (real) 
#METAL_1 -> Metal1 (1)
#METAL_2 -> Metal2 (2)
#METAL_3 -> Metal3 (3)
#METAL_4 -> Metal4 (4)
#METAL_5 -> Metal5 (5)
#METAL_6 -> Metal6 (6)
#METAL_7 -> Metal7 (7)
#METAL_8 -> Metal8 (8)
#METAL_9 -> Metal9 (9)
#METAL_10 -> Metal10 (10)
#METAL_11 -> Metal11 (11)
#SADV_On
# Corner(s) : 
#RC [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV_Off
#total pattern=286 [11, 792]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch
#found RESMODEL /usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 
#number model r/c [1,1] [11,792] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:02, elapsed time = 00:00:03, memory = 2599.80 (MB), peak = 3340.68 (MB)
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner RC /usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 (real) 
#METAL_1 -> Metal1 (1)
#METAL_2 -> Metal2 (2)
#METAL_3 -> Metal3 (3)
#METAL_4 -> Metal4 (4)
#METAL_5 -> Metal5 (5)
#METAL_6 -> Metal6 (6)
#METAL_7 -> Metal7 (7)
#METAL_8 -> Metal8 (8)
#METAL_9 -> Metal9 (9)
#METAL_10 -> Metal10 (10)
#METAL_11 -> Metal11 (11)
#SADV_On
# Corner(s) : 
#RC [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV_Off
#total pattern=286 [11, 792]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch
#found RESMODEL /usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 
#number model r/c [1,1] [11,792] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:02, elapsed time = 00:00:03, memory = 2600.95 (MB), peak = 3340.68 (MB)
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 2605.17 (MB)
#Peak memory = 3340.68 (MB)
#Length limit = 200 pitches
#opt mode = 2
#Start routing data preparation on Wed Jan 18 00:45:52 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [0.000 - 1.320] has 212416 nets.
#Voltage range [1.080 - 1.320] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 2613.89 (MB), peak = 3340.68 (MB)
#Start routing data preparation on Wed Jan 18 00:45:58 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [0.000 - 1.320] has 212416 nets.
#Voltage range [1.080 - 1.320] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 2614.15 (MB), peak = 3340.68 (MB)
#Init Design Signature = -1797305240
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#13x13 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 144 hboxes with single thread on machine with  Xeon 2.40GHz 12288KB Cache 8CPU...
#Process 0 special clock nets for rc extraction
#0 temporary NDR added
#Total 212277 nets were built. 11519 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:03:08, elapsed time = 00:03:08 .
#   Increased memory =   470.93 (MB), total memory =  3108.36 (MB), peak memory =  3340.68 (MB)
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3080.36 (MB), peak = 3340.68 (MB)
#RC Statistics: 1096198 Res, 600343 Ground Cap, 175168 XCap (Edge to Edge)
#RC V/H edge ratio: 0.45, Avg V/H Edge Length: 3849.16 (592844), Avg L-Edge Length: 7943.98 (353550)
#Start writing rcdb into /tmp/innovus_temp_30154_ws42_u108061271_tjYEh3/nr30154_Af4WzP.rcdb.d
#Finish writing rcdb with 1313984 nodes, 1101707 edges, and 401588 xcaps
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 3049.01 (MB), peak = 3340.68 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_30154_ws42_u108061271_tjYEh3/nr30154_Af4WzP.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3974.879M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_30154_ws42_u108061271_tjYEh3/nr30154_Af4WzP.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell fourD_kalman_filter has rcdb /tmp/innovus_temp_30154_ws42_u108061271_tjYEh3/nr30154_Af4WzP.rcdb.d specified
Cell fourD_kalman_filter, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:08.5 real: 0:00:04.0 mem: 3977.316M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:04:00
#Elapsed time = 00:03:58
#Increased memory = 479.81 (MB)
#Total memory = 3052.77 (MB)
#Peak memory = 3340.68 (MB)
#
#11519 inserted nodes are removed
#Final Design Signature = 1225249748
#Start Inst Signature (0)
#Start Net Signature (54174679)
#Calculate SNet Signature in MT (55822882)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.40GHz 12288KB Cache 8CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =    -0.33 (MB), total memory =  2419.23 (MB), peak memory =  3340.68 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:02, elapsed time = 00:00:02 .
#   Increased memory =    26.14 (MB), total memory =  2419.34 (MB), peak memory =  3340.68 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:01, elapsed time = 00:00:01 .
#   Increased memory =     0.01 (MB), total memory =  2393.20 (MB), peak memory =  3340.68 (MB)
Starting delay calculation for Setup views
AAE DB initialization (MEM=4026.82 CPU=0:00:00.3 REAL=0:00:00.0) 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fourD_kalman_filter
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=4082.82)
AAE_INFO: Number of noise libraries( CDBs ) loaded = 2
AAE_INFO: Cdb files are: 
 	/home/u108/u108061271/ICLAB/final/final_project_gate_nonincr/innovus/run/DBS/fourD_kalman_filter_CTS_new04_placement.enc.dat/libs/mmmc/slow.cdb
	/home/u108/u108061271/ICLAB/final/final_project_gate_nonincr/innovus/run/DBS/fourD_kalman_filter_CTS_new04_placement.enc.dat/libs/mmmc/fast.cdb
 
Reading RCDB with compressed RC data.
**WARN: (IMPESI-3086):	The cell 'ANTENNA' does not have characterized noise model(s) for 'slow_vdd1v2, fast_vdd1v2' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
Total number of fetched objects 215593
AAE_INFO-618: Total number of nets in the design is 212418,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=4187.52 CPU=0:01:46 REAL=0:01:46)
End delay calculation (fullDC). (MEM=4160.45 CPU=0:01:56 REAL=0:01:56)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4160.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:02.2, REAL = 0:00:02.0, MEM = 4160.4M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=4075.56)
Glitch Analysis: View AV_max -- Total Number of Nets Skipped = 554. 
Glitch Analysis: View AV_max -- Total Number of Nets Analyzed = 215593. 
Total number of fetched objects 215593
AAE_INFO-618: Total number of nets in the design is 212418,  0.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=4120 CPU=0:00:03.4 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=4120 CPU=0:00:04.2 REAL=0:00:04.0)
*** Done Building Timing Graph (cpu=0:02:48 real=0:02:48 totSessionCpu=1:30:04 mem=4120.0M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 AV_max 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.059  |  0.059  |  0.177  |  7.084  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  14481  |  7460   |  9836   |   433   |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |   3498 (3498)    |    -55     |   3499 (3499)    |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 52.358%
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 465.63 sec
Total Real time: 464.0 sec
Total Memory Usage: 4108.019531 Mbytes
Reset AAE Options
<CMD> selectObject Wire Kalman_filter_T/n1539(1232520,1759130,1232680,1775630)
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix fourD_kalman_filter_postRoute -outDir timingReports
 Reset EOS DB
Ignoring AAE DB Resetting ...
#Start Inst Signature (0)
#Start Net Signature (54174679)
#Calculate SNet Signature in MT (55822882)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.40GHz 12288KB Cache 8CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =   -60.84 (MB), total memory =  2682.94 (MB), peak memory =  3340.68 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:02, elapsed time = 00:00:02 .
#   Increased memory =     0.16 (MB), total memory =  2743.75 (MB), peak memory =  3340.68 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:01, elapsed time = 00:00:01 .
#   Increased memory =     0.00 (MB), total memory =  2743.59 (MB), peak memory =  3340.68 (MB)
The design is extracted. Skipping TQuantus.
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fourD_kalman_filter
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=4106.24)
*** Calculating scaling factor for lib_min libraries using the default operating condition of each library.
Reading RCDB with compressed RC data.
Total number of fetched objects 215593
AAE_INFO-618: Total number of nets in the design is 212418,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=4155.99 CPU=0:01:45 REAL=0:01:45)
End delay calculation (fullDC). (MEM=4155.99 CPU=0:01:53 REAL=0:01:53)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4156.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:02.2, REAL = 0:00:02.0, MEM = 4156.0M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=4081.11)
Glitch Analysis: View AV_min -- Total Number of Nets Skipped = 1294. 
Glitch Analysis: View AV_min -- Total Number of Nets Analyzed = 215593. 
Total number of fetched objects 215593
AAE_INFO-618: Total number of nets in the design is 212418,  0.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=4125.55 CPU=0:00:04.1 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=4125.55 CPU=0:00:04.9 REAL=0:00:04.0)
*** Done Building Timing Graph (cpu=0:02:46 real=0:02:45 totSessionCpu=1:33:21 mem=4125.6M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 AV_min 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.043  |  0.043  |  7.625  |  7.445  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  14481  |  7460   |  9836   |   433   |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 52.358%
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 176.31 sec
Total Real time: 175.0 sec
Total Memory Usage: 4041.273438 Mbytes
Reset AAE Options
<CMD> checkFPlan -reportUtil
Checking routing tracks.....
Checking other grids.....
Checking FINFET Grid is on Manufacture Grid.....
Checking core/die box is on Grid.....
Checking snap rule ......
Checking Row is on grid......
Checking AreaIO row.....
Checking row out of die ...
Checking routing blockage.....
Checking components.....
Checking IO Pads out of die...
Checking constraints (guide/region/fence).....
Checking groups.....

Checking Preroutes.....
No. of regular pre-routes not on tracks : 0 

Reporting Utilizations.....

Core utilization  = 54.284164
Effective Utilizations
Average module density = 0.524.
Density for the design = 0.524.
       = stdcell_area 1225826 sites (419232 um^2) / alloc_area 2341222 sites (800698 um^2).
Pin Density = 0.2925.
            = total # of pins 713657 / total area 2439846.
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> verify_drc
 *** Starting Verify DRC (MEM: 4077.4) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:01:47  ELAPSED TIME: 107.00  MEM: 0.0M) ***

<CMD> verifyConnectivity -type all -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Wed Jan 18 01:18:54 2023

Design Name: fourD_kalman_filter
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (985.0000, 984.2000)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 01:18:55 **** Processed 5000 nets.
**** 01:18:56 **** Processed 10000 nets.
**** 01:18:56 **** Processed 15000 nets.
**** 01:18:56 **** Processed 20000 nets.
**** 01:18:57 **** Processed 25000 nets.
**** 01:18:57 **** Processed 30000 nets.
**** 01:18:57 **** Processed 35000 nets.
**** 01:18:57 **** Processed 40000 nets.
**** 01:18:58 **** Processed 45000 nets.
**** 01:18:58 **** Processed 50000 nets.
**** 01:18:58 **** Processed 55000 nets.
**** 01:18:59 **** Processed 60000 nets.
**** 01:18:59 **** Processed 65000 nets.
**** 01:18:59 **** Processed 70000 nets.
**** 01:18:59 **** Processed 75000 nets.
**** 01:19:00 **** Processed 80000 nets.
**** 01:19:00 **** Processed 85000 nets.
**** 01:19:00 **** Processed 90000 nets.
**** 01:19:01 **** Processed 95000 nets.
**** 01:19:01 **** Processed 100000 nets.
**** 01:19:01 **** Processed 105000 nets.
**** 01:19:02 **** Processed 110000 nets.
**** 01:19:02 **** Processed 115000 nets.
**** 01:19:02 **** Processed 120000 nets.
**** 01:19:02 **** Processed 125000 nets.
**** 01:19:03 **** Processed 130000 nets.
**** 01:19:03 **** Processed 135000 nets.
**** 01:19:03 **** Processed 140000 nets.
**** 01:19:04 **** Processed 145000 nets.
**** 01:19:04 **** Processed 150000 nets.
**** 01:19:04 **** Processed 155000 nets.
**** 01:19:04 **** Processed 160000 nets.
**** 01:19:05 **** Processed 165000 nets.
**** 01:19:05 **** Processed 170000 nets.
**** 01:19:05 **** Processed 175000 nets.
**** 01:19:06 **** Processed 180000 nets.
**** 01:19:06 **** Processed 185000 nets.
**** 01:19:06 **** Processed 190000 nets.
**** 01:19:07 **** Processed 195000 nets.
**** 01:19:07 **** Processed 200000 nets.
**** 01:19:07 **** Processed 205000 nets.
**** 01:19:08 **** Processed 210000 nets.
Net VDD: dangling Wire.
Net VSS: dangling Wire.

Begin Summary 
    24 Problem(s) (IMPVFC-94): The net has dangling wire(s).
    24 total info(s) created.
End Summary

End Time: Wed Jan 18 01:19:13 2023
Time Elapsed: 0:00:19.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 24 Viols.  0 Wrngs.
  (CPU Time: 0:00:18.7  MEM: -0.477M)

<CMD> verifyProcessAntenna -report fourD_kalman_filter.antenna.rpt -error 1000

******* START VERIFY ANTENNA ********
Report File: fourD_kalman_filter.antenna.rpt
LEF Macro File: fourD_kalman_filter.antenna.lef
5000 nets processed: 0 violations
10000 nets processed: 0 violations
15000 nets processed: 0 violations
20000 nets processed: 0 violations
25000 nets processed: 0 violations
30000 nets processed: 0 violations
35000 nets processed: 0 violations
40000 nets processed: 0 violations
45000 nets processed: 0 violations
50000 nets processed: 0 violations
55000 nets processed: 0 violations
60000 nets processed: 0 violations
65000 nets processed: 0 violations
70000 nets processed: 0 violations
75000 nets processed: 0 violations
80000 nets processed: 0 violations
85000 nets processed: 0 violations
90000 nets processed: 0 violations
95000 nets processed: 0 violations
100000 nets processed: 0 violations
105000 nets processed: 0 violations
110000 nets processed: 0 violations
115000 nets processed: 0 violations
120000 nets processed: 0 violations
125000 nets processed: 0 violations
130000 nets processed: 0 violations
135000 nets processed: 0 violations
140000 nets processed: 0 violations
145000 nets processed: 0 violations
150000 nets processed: 0 violations
155000 nets processed: 0 violations
160000 nets processed: 0 violations
165000 nets processed: 0 violations
170000 nets processed: 0 violations
175000 nets processed: 0 violations
180000 nets processed: 0 violations
185000 nets processed: 0 violations
190000 nets processed: 0 violations
195000 nets processed: 0 violations
200000 nets processed: 0 violations
205000 nets processed: 0 violations
210000 nets processed: 0 violations
Verification Complete: 0 Violations
******* DONE VERIFY ANTENNA ********
(CPU Time: 0:00:28.1  MEM: 14.633M)

<CMD> deselectAll
<CMD> saveDesign DBS/fourD_kalman_filter_CTS_new06_route.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=01/18 01:22:10, mem=2685.8M)
% Begin Save ccopt configuration ... (date=01/18 01:22:10, mem=2685.8M)
% End Save ccopt configuration ... (date=01/18 01:22:11, total cpu=0:00:00.3, real=0:00:01.0, peak res=2686.2M, current mem=2686.2M)
% Begin Save netlist data ... (date=01/18 01:22:11, mem=2686.2M)
Writing Binary DB to DBS/fourD_kalman_filter_CTS_new06_route.enc.dat/fourD_kalman_filter.v.bin in single-threaded mode...
% End Save netlist data ... (date=01/18 01:22:11, total cpu=0:00:00.7, real=0:00:00.0, peak res=2686.2M, current mem=2686.2M)
Saving symbol-table file ...
Saving congestion map file DBS/fourD_kalman_filter_CTS_new06_route.enc.dat/fourD_kalman_filter.route.congmap.gz ...
% Begin Save AAE data ... (date=01/18 01:22:13, mem=2689.0M)
Saving AAE Data ...
% End Save AAE data ... (date=01/18 01:22:13, total cpu=0:00:00.1, real=0:00:00.0, peak res=2689.0M, current mem=2689.0M)
Saving preference file DBS/fourD_kalman_filter_CTS_new06_route.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=01/18 01:22:14, mem=2689.5M)
Saving floorplan file ...
% End Save floorplan data ... (date=01/18 01:22:15, total cpu=0:00:00.8, real=0:00:01.0, peak res=2689.5M, current mem=2689.5M)
Saving PG file DBS/fourD_kalman_filter_CTS_new06_route.enc.dat/fourD_kalman_filter.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Wed Jan 18 01:22:15 2023)
*** Completed savePGFile (cpu=0:00:00.2 real=0:00:01.0 mem=4080.1M) ***
Saving Drc markers ...
... 24 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=01/18 01:22:16, mem=2689.5M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=01/18 01:22:16, total cpu=0:00:00.2, real=0:00:00.0, peak res=2689.5M, current mem=2689.5M)
% Begin Save routing data ... (date=01/18 01:22:16, mem=2689.5M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:03.0 real=0:00:04.0 mem=4073.1M) ***
% End Save routing data ... (date=01/18 01:22:20, total cpu=0:00:03.1, real=0:00:04.0, peak res=2690.7M, current mem=2690.7M)
Saving property file DBS/fourD_kalman_filter_CTS_new06_route.enc.dat/fourD_kalman_filter.prop
*** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=4076.1M) ***
#Saving pin access data to file DBS/fourD_kalman_filter_CTS_new06_route.enc.dat/fourD_kalman_filter.apa ...
#
Saving preRoute extracted patterns in file 'DBS/fourD_kalman_filter_CTS_new06_route.enc.dat/fourD_kalman_filter.techData.gz' ...
Saving preRoute extraction data in directory 'DBS/fourD_kalman_filter_CTS_new06_route.enc.dat/extraction/' ...
% Begin Save power constraints data ... (date=01/18 01:22:22, mem=2690.7M)
% End Save power constraints data ... (date=01/18 01:22:22, total cpu=0:00:00.1, real=0:00:00.0, peak res=2690.7M, current mem=2690.7M)
RC
RC
RC
Generated self-contained design fourD_kalman_filter_CTS_new06_route.enc.dat
#% End save design ... (date=01/18 01:22:29, total cpu=0:00:16.2, real=0:00:19.0, peak res=2690.9M, current mem=2686.5M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> getFillerMode -quiet
<CMD> addFiller -cell FILL1 FILL2 FILL4 FILL8 FILL16 FILL32 FILL64 -prefix FILLER
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 4800 filler insts (cell FILL64 / prefix FILLER).
*INFO:   Added 6154 filler insts (cell FILL32 / prefix FILLER).
*INFO:   Added 6081 filler insts (cell FILL16 / prefix FILLER).
*INFO:   Added 17034 filler insts (cell FILL8 / prefix FILLER).
*INFO:   Added 40939 filler insts (cell FILL4 / prefix FILLER).
*INFO:   Added 69213 filler insts (cell FILL2 / prefix FILLER).
*INFO:   Added 75518 filler insts (cell FILL1 / prefix FILLER).
*INFO: Total 219739 filler insts added - prefix FILLER (CPU: 0:00:46.0).
For 219739 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.1)
<CMD> setAnalysisMode -analysisType bcwc
<CMD> write_sdf -max_view AV_max -typ_view AV_max -min_view AV_min  \
          -remashold -splitrecrem -recompute_delay_calc ../post_layout/CHIP.sdf
AAE DB initialization (MEM=4051.66 CPU=0:00:00.3 REAL=0:00:00.0) 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fourD_kalman_filter
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=4083.05)
*** Calculating scaling factor for lib_max libraries using the default operating condition of each library.
AAE_INFO: Number of noise libraries( CDBs ) loaded = 2
AAE_INFO: Cdb files are: 
 	/home/u108/u108061271/ICLAB/final/final_project_gate_nonincr/innovus/run/DBS/fourD_kalman_filter_CTS_new04_placement.enc.dat/libs/mmmc/slow.cdb
	/home/u108/u108061271/ICLAB/final/final_project_gate_nonincr/innovus/run/DBS/fourD_kalman_filter_CTS_new04_placement.enc.dat/libs/mmmc/fast.cdb
 
**WARN: (IMPESI-3086):	The cell 'ANTENNA' does not have characterized noise model(s) for 'slow_vdd1v2, fast_vdd1v2' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
Total number of fetched objects 215593
AAE_INFO-618: Total number of nets in the design is 212418,  100.0 percent of the nets selected for SI analysis
Total number of fetched objects 215593
AAE_INFO-618: Total number of nets in the design is 212418,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=4195.76 CPU=0:02:26 REAL=0:02:25)
End delay calculation (fullDC). (MEM=4168.68 CPU=0:02:41 REAL=0:02:40)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4168.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:03.2, REAL = 0:00:04.0, MEM = 4168.7M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=4121.68)
Total number of fetched objects 215593
AAE_INFO-618: Total number of nets in the design is 212418,  0.0 percent of the nets selected for SI analysis
Glitch Analysis: View AV_min -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View AV_min -- Total Number of Nets Analyzed = 215593. 
Total number of fetched objects 215593
AAE_INFO-618: Total number of nets in the design is 212418,  0.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=4184.21 CPU=0:00:06.3 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=4184.21 CPU=0:00:07.1 REAL=0:00:07.0)
<CMD> saveNetlist ../post_layout/CHIP.v
Writing Netlist "../post_layout/CHIP.v" ...
<CMD> saveNetlist -includePowerGround ../post_layout/CHIP_pg.v
Writing Netlist "../post_layout/CHIP_pg.v" ...
Pwr name (VDD).
Gnd name (VSS).
1 Pwr names and 1 Gnd names.
<CMD> setStreamOutMode -specifyViaName default -SEvianames false -virtualConnection false -uniquifyCellNamesPrefix false -snapToMGrid false -textSize 1 -version 3
<CMD> streamOut ../post_layout/CHIP.gds -mapFile /usr/cadtool/GPDK45/gpdk045_v_6_0/soce/streamOut.map -merge { /usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/gds/gsclib045.gds } -units 2000 -mode ALL -uniquifyCellNames
Merge file: /usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/gds/gsclib045.gds has version number: 5
Parse flat map file...
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 2000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation total number 66
Statistics for GDS generated (version 5)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    235                          DIEAREA
    32                              Via4
    31                            Metal4
    38                            Metal7
    7                             Metal1
    30                              Via3
    11                            Metal3
    35                            Metal6
    33                            Metal5
    9                             Metal2
    42                            Metal9
    10                              Via2
    34                              Via5
    40                            Metal8
    37                              Via6
    39                              Via7
    41                              Via8
    8                               Via1


Stream Out Information Processed for GDS version 5:
Units: 2000 DBU

Object                             Count
----------------------------------------
Instances                         433019

Ports/Pins                          1138
    metal layer Metal2               570
    metal layer Metal3               568

Nets                             2244864
    metal layer Metal1            123453
    metal layer Metal2           1069693
    metal layer Metal3            605865
    metal layer Metal4            281309
    metal layer Metal5            133860
    metal layer Metal6             28386
    metal layer Metal7              2235
    metal layer Metal8                63

    Via Instances                1461903

Special Nets                        1841
    metal layer Metal1              1557
    metal layer Metal6               130
    metal layer Metal7               130
    metal layer Metal8                12
    metal layer Metal9                12

    Via Instances                 206415

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Metal FillDRCs                         0

    Via Instances                      0

Text                                1138
    metal layer Metal2               570
    metal layer Metal3               568


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

Scanning GDS file /usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/gds/gsclib045.gds to register cell name ......
Merging GDS file /usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/gds/gsclib045.gds ......
	****** Merge file: /usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/gds/gsclib045.gds has version number: 5.
	****** Merge file: /usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/gds/gsclib045.gds has units: 2000 per micron.
	****** unit scaling factor = 1 ******
######Streamout is finished!
<CMD> setExtractRCMode -engine postRoute
Reading RCDB with compressed RC data.
<CMD> reset_parasitics
<CMD> extractRC
#num needed restored net=0
#need_extraction net=0 (total=212418)
#Start routing data preparation on Wed Jan 18 01:33:47 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [0.000 - 1.320] has 212416 nets.
#Voltage range [1.080 - 1.320] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2984.14 (MB), peak = 3340.68 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 2989.17 (MB), peak = 3340.68 (MB)
#Extract in post route mode
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner RC /usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 (real) 
#METAL_1 -> Metal1 (1)
#METAL_2 -> Metal2 (2)
#METAL_3 -> Metal3 (3)
#METAL_4 -> Metal4 (4)
#METAL_5 -> Metal5 (5)
#METAL_6 -> Metal6 (6)
#METAL_7 -> Metal7 (7)
#METAL_8 -> Metal8 (8)
#METAL_9 -> Metal9 (9)
#METAL_10 -> Metal10 (10)
#METAL_11 -> Metal11 (11)
#SADV_On
# Corner(s) : 
#RC [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV_Off
#total pattern=286 [11, 792]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch
#found RESMODEL /usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 
#number model r/c [1,1] [11,792] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3015.46 (MB), peak = 3340.68 (MB)
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner RC /usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 (real) 
#METAL_1 -> Metal1 (1)
#METAL_2 -> Metal2 (2)
#METAL_3 -> Metal3 (3)
#METAL_4 -> Metal4 (4)
#METAL_5 -> Metal5 (5)
#METAL_6 -> Metal6 (6)
#METAL_7 -> Metal7 (7)
#METAL_8 -> Metal8 (8)
#METAL_9 -> Metal9 (9)
#METAL_10 -> Metal10 (10)
#METAL_11 -> Metal11 (11)
#SADV_On
# Corner(s) : 
#RC [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV_Off
#total pattern=286 [11, 792]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch
#found RESMODEL /usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 
#number model r/c [1,1] [11,792] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3016.64 (MB), peak = 3340.68 (MB)
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.11 (MB)
#Total memory = 3020.86 (MB)
#Peak memory = 3340.68 (MB)
#Length limit = 200 pitches
#opt mode = 2
#Start routing data preparation on Wed Jan 18 01:34:09 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [0.000 - 1.320] has 212416 nets.
#Voltage range [1.080 - 1.320] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 3029.85 (MB), peak = 3340.68 (MB)
#Start routing data preparation on Wed Jan 18 01:34:15 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [0.000 - 1.320] has 212416 nets.
#Voltage range [1.080 - 1.320] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 3030.11 (MB), peak = 3340.68 (MB)
#Init Design Signature = 1225249748
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#13x13 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 144 hboxes with single thread on machine with  Xeon 2.40GHz 12288KB Cache 8CPU...
#Process 0 special clock nets for rc extraction
#0 temporary NDR added
#Total 212277 nets were built. 11585 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:03:13, elapsed time = 00:03:13 .
#   Increased memory =   476.20 (MB), total memory =  3529.82 (MB), peak memory =  3529.82 (MB)
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3496.99 (MB), peak = 3529.86 (MB)
#RC Statistics: 1096065 Res, 600210 Ground Cap, 175132 XCap (Edge to Edge)
#RC V/H edge ratio: 0.45, Avg V/H Edge Length: 3851.64 (592710), Avg L-Edge Length: 7936.58 (353299)
#Start writing rcdb into /tmp/innovus_temp_30154_ws42_u108061271_tjYEh3/nr30154_40q7mU.rcdb.d
#Finish writing rcdb with 1313851 nodes, 1101574 edges, and 401512 xcaps
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 3465.33 (MB), peak = 3546.42 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_30154_ws42_u108061271_tjYEh3/nr30154_40q7mU.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 4373.863M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_30154_ws42_u108061271_tjYEh3/nr30154_40q7mU.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell fourD_kalman_filter has rcdb /tmp/innovus_temp_30154_ws42_u108061271_tjYEh3/nr30154_40q7mU.rcdb.d specified
Cell fourD_kalman_filter, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:09.5 real: 0:00:05.0 mem: 4376.301M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:04:07
#Elapsed time = 00:04:04
#Increased memory = 479.67 (MB)
#Total memory = 3468.84 (MB)
#Peak memory = 3546.42 (MB)
#
#11585 inserted nodes are removed
#Final Design Signature = 1225249748
#Start Inst Signature (0)
#Start Net Signature (26791327)
#Calculate SNet Signature in MT (28439530)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.40GHz 12288KB Cache 8CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =    -0.69 (MB), total memory =  2736.06 (MB), peak memory =  3546.42 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:02, elapsed time = 00:00:02 .
#   Increased memory =    16.22 (MB), total memory =  2736.58 (MB), peak memory =  3546.42 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:01, elapsed time = 00:00:01 .
#   Increased memory =     0.00 (MB), total memory =  2720.36 (MB), peak memory =  3546.42 (MB)
<CMD> rcOut -rc_corner RC -spef ../post_layout/CHIP_layout.gz
Reading RCDB with compressed RC data.
RC Out has the following PVT Info:
   RC:RC
Dumping Spef file.....
Printing D_NET...
RC Out from RCDB Completed (CPU Time= 0:00:25.0  MEM= 4334.4M)
<CMD> saveDesign DBS/fourD_kalman_filter_CTS_new07_final.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=01/18 01:39:22, mem=2726.9M)
% Begin Save ccopt configuration ... (date=01/18 01:39:22, mem=2726.9M)
% End Save ccopt configuration ... (date=01/18 01:39:23, total cpu=0:00:00.3, real=0:00:01.0, peak res=2727.7M, current mem=2727.7M)
% Begin Save netlist data ... (date=01/18 01:39:23, mem=2727.7M)
Writing Binary DB to DBS/fourD_kalman_filter_CTS_new07_final.enc.dat/fourD_kalman_filter.v.bin in single-threaded mode...
% End Save netlist data ... (date=01/18 01:39:23, total cpu=0:00:00.6, real=0:00:00.0, peak res=2727.7M, current mem=2727.7M)
Saving symbol-table file ...
Saving congestion map file DBS/fourD_kalman_filter_CTS_new07_final.enc.dat/fourD_kalman_filter.route.congmap.gz ...
% Begin Save AAE data ... (date=01/18 01:39:25, mem=2730.5M)
Saving AAE Data ...
% End Save AAE data ... (date=01/18 01:39:25, total cpu=0:00:00.1, real=0:00:00.0, peak res=2730.5M, current mem=2730.5M)
Saving preference file DBS/fourD_kalman_filter_CTS_new07_final.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=01/18 01:39:26, mem=2730.8M)
Saving floorplan file ...
% End Save floorplan data ... (date=01/18 01:39:27, total cpu=0:00:00.8, real=0:00:01.0, peak res=2730.8M, current mem=2730.8M)
Saving PG file DBS/fourD_kalman_filter_CTS_new07_final.enc.dat/fourD_kalman_filter.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Wed Jan 18 01:39:27 2023)
*** Completed savePGFile (cpu=0:00:00.4 real=0:00:01.0 mem=4308.8M) ***
Saving Drc markers ...
... 24 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=01/18 01:39:28, mem=2730.8M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=01/18 01:39:28, total cpu=0:00:00.3, real=0:00:00.0, peak res=2730.8M, current mem=2730.8M)
% Begin Save routing data ... (date=01/18 01:39:28, mem=2730.8M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:03.0 real=0:00:04.0 mem=4299.8M) ***
% End Save routing data ... (date=01/18 01:39:32, total cpu=0:00:03.1, real=0:00:04.0, peak res=2731.7M, current mem=2731.7M)
Saving property file DBS/fourD_kalman_filter_CTS_new07_final.enc.dat/fourD_kalman_filter.prop
*** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=4302.8M) ***
#Saving pin access data to file DBS/fourD_kalman_filter_CTS_new07_final.enc.dat/fourD_kalman_filter.apa ...
#
Saving preRoute extracted patterns in file 'DBS/fourD_kalman_filter_CTS_new07_final.enc.dat/fourD_kalman_filter.techData.gz' ...
Saving preRoute extraction data in directory 'DBS/fourD_kalman_filter_CTS_new07_final.enc.dat/extraction/' ...
% Begin Save power constraints data ... (date=01/18 01:39:34, mem=2731.9M)
% End Save power constraints data ... (date=01/18 01:39:34, total cpu=0:00:00.1, real=0:00:00.0, peak res=2731.9M, current mem=2731.9M)
RC
RC
RC
Generated self-contained design fourD_kalman_filter_CTS_new07_final.enc.dat
#% End save design ... (date=01/18 01:39:41, total cpu=0:00:16.4, real=0:00:19.0, peak res=2761.1M, current mem=2732.5M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> fit

*** Memory Usage v#1 (Current mem = 4280.887M, initial mem = 268.250M) ***
