/*******************************************************************************
Copyright (c) 2022 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.

Portions of Raptor Design Suite are utilized under the following third-party copyright notices:

Parallax Static Timing Analyzer Copyright (c) 2021, Parallax Software, Inc. All rights reserved.
*********************************************************************************/

Version  : 2023.11
Build    : 0.9.0
Hash     : 3b11cf5
Date     : Nov 17 2023
Type     : Engineering
Log Time   : Fri Nov 17 10:14:12 2023 GMT
#Timing report of worst 10 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 0
# Timing Graph Levels: 4

#Path 1
Startpoint: dataa[4].inpad[0] (.input at (5,8) clocked by clk)
Endpoint  : out:dataout[0].outpad[0] (.output at (2,8) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                        0.000     0.000
input external delay                                                                                                                                                                        1.000     1.000
dataa[4].inpad[0] (.input at (5,8))                                                                                                                                                         0.000     1.000
| (intra 'io' routing)                                                                                                                                                                      0.894     1.894
| (inter-block routing)                                                                                                                                                                     0.342     2.236
| (intra 'dsp' routing)                                                                                                                                                                     0.000     2.236
$techmap3$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/bitstream_simulation_new/EDA-2270/./rtl/unsigned_multiply.v:12$1.Y[36].a[4] (RS_DSP_MULT at (4,5))                       0.000     2.236
| (primitive 'RS_DSP_MULT' combinational delay)                                                                                                                                             1.099     3.335
$techmap3$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/bitstream_simulation_new/EDA-2270/./rtl/unsigned_multiply.v:12$1.Y[36].z[0] (RS_DSP_MULT at (4,5))                       0.000     3.335
| (intra 'dsp' routing)                                                                                                                                                                     0.000     3.335
| (inter-block routing)                                                                                                                                                                     0.399     3.734
| (intra 'io' routing)                                                                                                                                                                      0.733     4.467
out:dataout[0].outpad[0] (.output at (2,8))                                                                                                                                                 0.000     4.467
data arrival time                                                                                                                                                                                     4.467

clock clk (rise edge)                                                                                                                                                                       5.000     5.000
clock source latency                                                                                                                                                                        0.000     5.000
clock uncertainty                                                                                                                                                                           0.000     5.000
output external delay                                                                                                                                                                      -1.000     4.000
data required time                                                                                                                                                                                    4.000
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                    4.000
data arrival time                                                                                                                                                                                    -4.467
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                     -0.467


#Path 2
Startpoint: dataa[4].inpad[0] (.input at (5,8) clocked by clk)
Endpoint  : out:dataout[1].outpad[0] (.output at (2,8) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                        0.000     0.000
input external delay                                                                                                                                                                        1.000     1.000
dataa[4].inpad[0] (.input at (5,8))                                                                                                                                                         0.000     1.000
| (intra 'io' routing)                                                                                                                                                                      0.894     1.894
| (inter-block routing)                                                                                                                                                                     0.342     2.236
| (intra 'dsp' routing)                                                                                                                                                                     0.000     2.236
$techmap3$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/bitstream_simulation_new/EDA-2270/./rtl/unsigned_multiply.v:12$1.Y[36].a[4] (RS_DSP_MULT at (4,5))                       0.000     2.236
| (primitive 'RS_DSP_MULT' combinational delay)                                                                                                                                             1.099     3.335
$techmap3$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/bitstream_simulation_new/EDA-2270/./rtl/unsigned_multiply.v:12$1.Y[36].z[1] (RS_DSP_MULT at (4,5))                       0.000     3.335
| (intra 'dsp' routing)                                                                                                                                                                     0.000     3.335
| (inter-block routing)                                                                                                                                                                     0.399     3.734
| (intra 'io' routing)                                                                                                                                                                      0.733     4.467
out:dataout[1].outpad[0] (.output at (2,8))                                                                                                                                                 0.000     4.467
data arrival time                                                                                                                                                                                     4.467

clock clk (rise edge)                                                                                                                                                                       5.000     5.000
clock source latency                                                                                                                                                                        0.000     5.000
clock uncertainty                                                                                                                                                                           0.000     5.000
output external delay                                                                                                                                                                      -1.000     4.000
data required time                                                                                                                                                                                    4.000
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                    4.000
data arrival time                                                                                                                                                                                    -4.467
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                     -0.467


#Path 3
Startpoint: dataa[4].inpad[0] (.input at (5,8) clocked by clk)
Endpoint  : out:dataout[2].outpad[0] (.output at (2,8) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                        0.000     0.000
input external delay                                                                                                                                                                        1.000     1.000
dataa[4].inpad[0] (.input at (5,8))                                                                                                                                                         0.000     1.000
| (intra 'io' routing)                                                                                                                                                                      0.894     1.894
| (inter-block routing)                                                                                                                                                                     0.342     2.236
| (intra 'dsp' routing)                                                                                                                                                                     0.000     2.236
$techmap3$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/bitstream_simulation_new/EDA-2270/./rtl/unsigned_multiply.v:12$1.Y[36].a[4] (RS_DSP_MULT at (4,5))                       0.000     2.236
| (primitive 'RS_DSP_MULT' combinational delay)                                                                                                                                             1.099     3.335
$techmap3$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/bitstream_simulation_new/EDA-2270/./rtl/unsigned_multiply.v:12$1.Y[36].z[2] (RS_DSP_MULT at (4,5))                       0.000     3.335
| (intra 'dsp' routing)                                                                                                                                                                     0.000     3.335
| (inter-block routing)                                                                                                                                                                     0.399     3.734
| (intra 'io' routing)                                                                                                                                                                      0.733     4.467
out:dataout[2].outpad[0] (.output at (2,8))                                                                                                                                                 0.000     4.467
data arrival time                                                                                                                                                                                     4.467

clock clk (rise edge)                                                                                                                                                                       5.000     5.000
clock source latency                                                                                                                                                                        0.000     5.000
clock uncertainty                                                                                                                                                                           0.000     5.000
output external delay                                                                                                                                                                      -1.000     4.000
data required time                                                                                                                                                                                    4.000
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                    4.000
data arrival time                                                                                                                                                                                    -4.467
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                     -0.467


#Path 4
Startpoint: dataa[4].inpad[0] (.input at (5,8) clocked by clk)
Endpoint  : out:dataout[3].outpad[0] (.output at (2,8) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                        0.000     0.000
input external delay                                                                                                                                                                        1.000     1.000
dataa[4].inpad[0] (.input at (5,8))                                                                                                                                                         0.000     1.000
| (intra 'io' routing)                                                                                                                                                                      0.894     1.894
| (inter-block routing)                                                                                                                                                                     0.342     2.236
| (intra 'dsp' routing)                                                                                                                                                                     0.000     2.236
$techmap3$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/bitstream_simulation_new/EDA-2270/./rtl/unsigned_multiply.v:12$1.Y[36].a[4] (RS_DSP_MULT at (4,5))                       0.000     2.236
| (primitive 'RS_DSP_MULT' combinational delay)                                                                                                                                             1.099     3.335
$techmap3$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/bitstream_simulation_new/EDA-2270/./rtl/unsigned_multiply.v:12$1.Y[36].z[3] (RS_DSP_MULT at (4,5))                       0.000     3.335
| (intra 'dsp' routing)                                                                                                                                                                     0.000     3.335
| (inter-block routing)                                                                                                                                                                     0.399     3.734
| (intra 'io' routing)                                                                                                                                                                      0.733     4.467
out:dataout[3].outpad[0] (.output at (2,8))                                                                                                                                                 0.000     4.467
data arrival time                                                                                                                                                                                     4.467

clock clk (rise edge)                                                                                                                                                                       5.000     5.000
clock source latency                                                                                                                                                                        0.000     5.000
clock uncertainty                                                                                                                                                                           0.000     5.000
output external delay                                                                                                                                                                      -1.000     4.000
data required time                                                                                                                                                                                    4.000
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                    4.000
data arrival time                                                                                                                                                                                    -4.467
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                     -0.467


#Path 5
Startpoint: dataa[4].inpad[0] (.input at (5,8) clocked by clk)
Endpoint  : out:dataout[4].outpad[0] (.output at (2,8) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                        0.000     0.000
input external delay                                                                                                                                                                        1.000     1.000
dataa[4].inpad[0] (.input at (5,8))                                                                                                                                                         0.000     1.000
| (intra 'io' routing)                                                                                                                                                                      0.894     1.894
| (inter-block routing)                                                                                                                                                                     0.342     2.236
| (intra 'dsp' routing)                                                                                                                                                                     0.000     2.236
$techmap3$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/bitstream_simulation_new/EDA-2270/./rtl/unsigned_multiply.v:12$1.Y[36].a[4] (RS_DSP_MULT at (4,5))                       0.000     2.236
| (primitive 'RS_DSP_MULT' combinational delay)                                                                                                                                             1.099     3.335
$techmap3$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/bitstream_simulation_new/EDA-2270/./rtl/unsigned_multiply.v:12$1.Y[36].z[4] (RS_DSP_MULT at (4,5))                       0.000     3.335
| (intra 'dsp' routing)                                                                                                                                                                     0.000     3.335
| (inter-block routing)                                                                                                                                                                     0.399     3.734
| (intra 'io' routing)                                                                                                                                                                      0.733     4.467
out:dataout[4].outpad[0] (.output at (2,8))                                                                                                                                                 0.000     4.467
data arrival time                                                                                                                                                                                     4.467

clock clk (rise edge)                                                                                                                                                                       5.000     5.000
clock source latency                                                                                                                                                                        0.000     5.000
clock uncertainty                                                                                                                                                                           0.000     5.000
output external delay                                                                                                                                                                      -1.000     4.000
data required time                                                                                                                                                                                    4.000
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                    4.000
data arrival time                                                                                                                                                                                    -4.467
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                     -0.467


#Path 6
Startpoint: dataa[4].inpad[0] (.input at (5,8) clocked by clk)
Endpoint  : out:dataout[5].outpad[0] (.output at (2,8) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                        0.000     0.000
input external delay                                                                                                                                                                        1.000     1.000
dataa[4].inpad[0] (.input at (5,8))                                                                                                                                                         0.000     1.000
| (intra 'io' routing)                                                                                                                                                                      0.894     1.894
| (inter-block routing)                                                                                                                                                                     0.342     2.236
| (intra 'dsp' routing)                                                                                                                                                                     0.000     2.236
$techmap3$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/bitstream_simulation_new/EDA-2270/./rtl/unsigned_multiply.v:12$1.Y[36].a[4] (RS_DSP_MULT at (4,5))                       0.000     2.236
| (primitive 'RS_DSP_MULT' combinational delay)                                                                                                                                             1.099     3.335
$techmap3$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/bitstream_simulation_new/EDA-2270/./rtl/unsigned_multiply.v:12$1.Y[36].z[5] (RS_DSP_MULT at (4,5))                       0.000     3.335
| (intra 'dsp' routing)                                                                                                                                                                     0.000     3.335
| (inter-block routing)                                                                                                                                                                     0.399     3.734
| (intra 'io' routing)                                                                                                                                                                      0.733     4.467
out:dataout[5].outpad[0] (.output at (2,8))                                                                                                                                                 0.000     4.467
data arrival time                                                                                                                                                                                     4.467

clock clk (rise edge)                                                                                                                                                                       5.000     5.000
clock source latency                                                                                                                                                                        0.000     5.000
clock uncertainty                                                                                                                                                                           0.000     5.000
output external delay                                                                                                                                                                      -1.000     4.000
data required time                                                                                                                                                                                    4.000
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                    4.000
data arrival time                                                                                                                                                                                    -4.467
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                     -0.467


#Path 7
Startpoint: dataa[4].inpad[0] (.input at (5,8) clocked by clk)
Endpoint  : out:dataout[6].outpad[0] (.output at (2,8) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                        0.000     0.000
input external delay                                                                                                                                                                        1.000     1.000
dataa[4].inpad[0] (.input at (5,8))                                                                                                                                                         0.000     1.000
| (intra 'io' routing)                                                                                                                                                                      0.894     1.894
| (inter-block routing)                                                                                                                                                                     0.342     2.236
| (intra 'dsp' routing)                                                                                                                                                                     0.000     2.236
$techmap3$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/bitstream_simulation_new/EDA-2270/./rtl/unsigned_multiply.v:12$1.Y[36].a[4] (RS_DSP_MULT at (4,5))                       0.000     2.236
| (primitive 'RS_DSP_MULT' combinational delay)                                                                                                                                             1.099     3.335
$techmap3$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/bitstream_simulation_new/EDA-2270/./rtl/unsigned_multiply.v:12$1.Y[36].z[6] (RS_DSP_MULT at (4,5))                       0.000     3.335
| (intra 'dsp' routing)                                                                                                                                                                     0.000     3.335
| (inter-block routing)                                                                                                                                                                     0.399     3.734
| (intra 'io' routing)                                                                                                                                                                      0.733     4.467
out:dataout[6].outpad[0] (.output at (2,8))                                                                                                                                                 0.000     4.467
data arrival time                                                                                                                                                                                     4.467

clock clk (rise edge)                                                                                                                                                                       5.000     5.000
clock source latency                                                                                                                                                                        0.000     5.000
clock uncertainty                                                                                                                                                                           0.000     5.000
output external delay                                                                                                                                                                      -1.000     4.000
data required time                                                                                                                                                                                    4.000
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                    4.000
data arrival time                                                                                                                                                                                    -4.467
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                     -0.467


#Path 8
Startpoint: dataa[4].inpad[0] (.input at (5,8) clocked by clk)
Endpoint  : out:dataout[7].outpad[0] (.output at (2,8) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                        0.000     0.000
input external delay                                                                                                                                                                        1.000     1.000
dataa[4].inpad[0] (.input at (5,8))                                                                                                                                                         0.000     1.000
| (intra 'io' routing)                                                                                                                                                                      0.894     1.894
| (inter-block routing)                                                                                                                                                                     0.342     2.236
| (intra 'dsp' routing)                                                                                                                                                                     0.000     2.236
$techmap3$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/bitstream_simulation_new/EDA-2270/./rtl/unsigned_multiply.v:12$1.Y[36].a[4] (RS_DSP_MULT at (4,5))                       0.000     2.236
| (primitive 'RS_DSP_MULT' combinational delay)                                                                                                                                             1.099     3.335
$techmap3$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/bitstream_simulation_new/EDA-2270/./rtl/unsigned_multiply.v:12$1.Y[36].z[7] (RS_DSP_MULT at (4,5))                       0.000     3.335
| (intra 'dsp' routing)                                                                                                                                                                     0.000     3.335
| (inter-block routing)                                                                                                                                                                     0.399     3.734
| (intra 'io' routing)                                                                                                                                                                      0.733     4.467
out:dataout[7].outpad[0] (.output at (2,8))                                                                                                                                                 0.000     4.467
data arrival time                                                                                                                                                                                     4.467

clock clk (rise edge)                                                                                                                                                                       5.000     5.000
clock source latency                                                                                                                                                                        0.000     5.000
clock uncertainty                                                                                                                                                                           0.000     5.000
output external delay                                                                                                                                                                      -1.000     4.000
data required time                                                                                                                                                                                    4.000
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                    4.000
data arrival time                                                                                                                                                                                    -4.467
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                     -0.467


#Path 9
Startpoint: dataa[4].inpad[0] (.input at (5,8) clocked by clk)
Endpoint  : out:dataout[8].outpad[0] (.output at (2,8) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                        0.000     0.000
input external delay                                                                                                                                                                        1.000     1.000
dataa[4].inpad[0] (.input at (5,8))                                                                                                                                                         0.000     1.000
| (intra 'io' routing)                                                                                                                                                                      0.894     1.894
| (inter-block routing)                                                                                                                                                                     0.342     2.236
| (intra 'dsp' routing)                                                                                                                                                                     0.000     2.236
$techmap3$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/bitstream_simulation_new/EDA-2270/./rtl/unsigned_multiply.v:12$1.Y[36].a[4] (RS_DSP_MULT at (4,5))                       0.000     2.236
| (primitive 'RS_DSP_MULT' combinational delay)                                                                                                                                             1.099     3.335
$techmap3$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/bitstream_simulation_new/EDA-2270/./rtl/unsigned_multiply.v:12$1.Y[36].z[8] (RS_DSP_MULT at (4,5))                       0.000     3.335
| (intra 'dsp' routing)                                                                                                                                                                     0.000     3.335
| (inter-block routing)                                                                                                                                                                     0.399     3.734
| (intra 'io' routing)                                                                                                                                                                      0.733     4.467
out:dataout[8].outpad[0] (.output at (2,8))                                                                                                                                                 0.000     4.467
data arrival time                                                                                                                                                                                     4.467

clock clk (rise edge)                                                                                                                                                                       5.000     5.000
clock source latency                                                                                                                                                                        0.000     5.000
clock uncertainty                                                                                                                                                                           0.000     5.000
output external delay                                                                                                                                                                      -1.000     4.000
data required time                                                                                                                                                                                    4.000
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                    4.000
data arrival time                                                                                                                                                                                    -4.467
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                     -0.467


#Path 10
Startpoint: dataa[4].inpad[0] (.input at (5,8) clocked by clk)
Endpoint  : out:dataout[9].outpad[0] (.output at (2,8) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                        0.000     0.000
input external delay                                                                                                                                                                        1.000     1.000
dataa[4].inpad[0] (.input at (5,8))                                                                                                                                                         0.000     1.000
| (intra 'io' routing)                                                                                                                                                                      0.894     1.894
| (inter-block routing)                                                                                                                                                                     0.342     2.236
| (intra 'dsp' routing)                                                                                                                                                                     0.000     2.236
$techmap3$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/bitstream_simulation_new/EDA-2270/./rtl/unsigned_multiply.v:12$1.Y[36].a[4] (RS_DSP_MULT at (4,5))                       0.000     2.236
| (primitive 'RS_DSP_MULT' combinational delay)                                                                                                                                             1.099     3.335
$techmap3$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/bitstream_simulation_new/EDA-2270/./rtl/unsigned_multiply.v:12$1.Y[36].z[9] (RS_DSP_MULT at (4,5))                       0.000     3.335
| (intra 'dsp' routing)                                                                                                                                                                     0.000     3.335
| (inter-block routing)                                                                                                                                                                     0.399     3.734
| (intra 'io' routing)                                                                                                                                                                      0.733     4.467
out:dataout[9].outpad[0] (.output at (2,8))                                                                                                                                                 0.000     4.467
data arrival time                                                                                                                                                                                     4.467

clock clk (rise edge)                                                                                                                                                                       5.000     5.000
clock source latency                                                                                                                                                                        0.000     5.000
clock uncertainty                                                                                                                                                                           0.000     5.000
output external delay                                                                                                                                                                      -1.000     4.000
data required time                                                                                                                                                                                    4.000
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                    4.000
data arrival time                                                                                                                                                                                    -4.467
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                     -0.467


#End of timing report
