11:38:54:812 -> 1150 mmu set 00020000, pos 00020000
11:38:54:855 -> 1150 mmu set 00030000, pos 00030000
11:38:54:898 -> 1150 mmu set 00040000, pos 00040000
11:38:54:941 -> 1150 mmu set 00050000, pos 00050000
11:38:54:984 -> 1150 mmu set 00060000, pos 00060000
11:38:55:027 -> 1150 mmu set 00070000, pos 00070000
11:38:55:062 -> ets Jul 29 2019 12:21:46
11:38:55:062 -> 
11:38:55:062 -> rst:0x10 (RTCWDT_RTC_RESET),boot:0x13 (SPI_FAST_FLASH_BOOT)
11:38:55:067 -> configsip: 0, SPIWP:0xee
11:38:55:070 -> clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
11:38:55:076 -> mode:DIO, clock div:2
11:38:55:079 -> load:0x3fff0018,len:4
11:38:55:081 -> load:0x3fff001c,len:7960
11:38:55:084 -> load:0x7cd0a0dd,len:-1127870138
11:38:55:113 -> 1150 mmu set 00010000, pos 00010000
11:38:55:156 -> 1150 mmu set 00020000, pos 00020000
11:38:55:201 -> 1150 mmu set 00030000, pos 00030000
11:38:55:242 -> 1150 mmu set 00040000, pos 00040000
11:38:55:285 -> 1150 mmu set 00050000, pos 00050000
11:38:55:328 -> 1150 mmu set 00060000, pos 00060000
11:38:55:371 -> 1150 mmu set 00070000, pos 00070000
11:38:55:406 -> ets Jul 29 2019 12:21:46
11:38:55:406 -> 
11:38:55:406 -> rst:0x10 (RTCWDT_RTC_RESET),boot:0x13 (SPI_FAST_FLASH_BOOT)
11:38:55:411 -> flash read err, 988
11:38:55:416 -> ets_main.c 384 
11:38:55:750 -> ets Jul 29 2019 12:21:46
11:38:55:750 -> 
11:38:55:750 -> rst:0x10 (RTCWDT_RTC_RESET),boot:0x13 (SPI_FAST_FLASH_BOOT)
11:38:55:756 -> configsip: 0, SPIWP:0xee
11:38:55:758 -> clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
11:38:55:764 -> mode:DIO, clock div:2
11:38:55:767 -> load:0x3fff0018,len:4
11:38:55:769 -> load:0x3fff001c,len:7960
11:38:55:772 -> load:0x6c46cbe8,len:-1316604852
11:38:55:797 -> 1150 mmu set 00010000, pos 00010000
11:38:55:836 -> 1150 mmu set 00020000, pos 00020000
11:38:55:889 -> 1150 mmu set 00030000, pos 00030000
11:38:55:913 -> 1150 mmu set 00040000, pos 00040000
11:38:55:952 -> 1150 mmu set 00050000, pos 00050000
11:38:55:990 -> 1150 mmu set 00060000, pos 00060000
11:38:56:029 -> 1150 mmu set 00070000, pos 00070000
11:38:56:067 -> 1150 mmu set 00080000, pos 00080000
11:38:56:094 -> ets Jul 29 2019 12:21:46
11:38:56:094 -> 
11:38:56:094 -> rst:0x10 (RTCWDT_RTC_RESET),boot:0x13 (SPI_FAST_FLASH_BOOT)
11:38:56:100 -> flash read err, 988
11:38:56:104 -> ets_main.c 384 
11:38:56:439 -> ets Jul 29 2019 12:21:46
11:38:56:439 -> 
11:38:56:439 -> rst:0x10 (RTCWDT_RTC_RESET),boot:0x13 (SPI_FAST_FLASH_BOOT)
11:38:56:444 -> configsip: 0, SPIWP:0xee
11:38:56:447 -> clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
11:38:56:452 -> mode:DIO, clock div:2
11:38:56:455 -> load:0x275bb720,len:-467085868
11:38:56:484 -> 1150 mmu set 00010000, pos 00010000
11:38:56:523 -> 1150 mmu set 00020000, pos 00020000
11:38:56:561 -> 1150 mmu set 00030000, pos 00030000
11:38:56:600 -> 1150 mmu set 00040000, pos 00040000
11:38:56:639 -> 1150 mmu set 00050000, pos 00050000
11:38:56:677 -> 1150 mmu set 00060000, pos 00060000
11:38:56:715 -> 1150 mmu set 00070000, pos 00070000
11:38:56:754 -> 1150 mmu set 00080000, pos 00080000
11:38:56:782 -> ets Jul 29 2019 12:21:46
11:38:56:782 -> 
11:38:56:782 -> rst:0x10 (RTCWDT_RTC_RESET),boot:0x13 (SPI_FAST_FLASH_BOOT)
11:38:56:788 -> configsip: 0, SPIWP:0xee
11:38:56:791 -> clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
11:38:56:796 -> mode:DIO, clock div:2
11:38:56:799 -> load:0x3fff0018,len:4
11:38:56:802 -> load:0x3fff001c,len:7960
11:38:56:806 -> load:0x40078000,len:17588
11:38:56:811 -> load:0xf4c68c38,len:681534316
11:38:56:831 -> 1150 mmu set 00010000, pos 00010000
11:38:56:869 -> 1150 mmu set 00020000, pos 00020000
11:38:56:908 -> 1150 mmu set 00030000, pos 00030000
11:38:56:947 -> 1150 mmu set 00040000, pos 00040000
11:38:56:985 -> 1150 mmu set 00050000, pos 00050000
11:38:57:024 -> 1150 mmu set 00060000, pos 00060000
11:38:57:062 -> 1150 mmu set 00070000, pos 00070000
11:38:57:101 -> 1150 mmu set 00080000, pos 00080000
11:38:57:127 -> ets Jul 29 2019 12:21:46
11:38:57:127 -> 
11:38:57:127 -> rst:0x10 (RTCWDT_RTC_RESET),boot:0x13 (SPI_FAST_FLASH_BOOT)
11:38:57:132 -> configsip: 0, SPIWP:0xee
11:38:57:135 -> clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
11:38:57:141 -> mode:DIO, clock div:2
11:38:57:144 -> load:0x3fff0018,len:4
11:38:57:146 -> load:0x3fff001c,len:7960
11:38:57:149 -> load:0xb6baa3d1,len:1909823589
11:38:57:178 -> 1150 mmu set 00010000, pos 00010000
11:38:57:221 -> 1150 mmu set 00020000, pos 00020000
11:38:57:264 -> 1150 mmu set 00030000, pos 00030000
11:38:57:307 -> 1150 mmu set 00040000, pos 00040000
11:38:57:350 -> 1150 mmu set 00050000, pos 00050000
11:38:57:392 -> 1150 mmu set 00060000, pos 00060000
11:38:57:441 -> 1150 mmu set 00070000, pos 00070000
11:38:57:471 -> ets Jul 29 2019 12:21:46
11:38:57:471 -> 
11:38:57:471 -> rst:0x10 (RTCWDT_RTC_RESET),boot:0x13 (SPI_FAST_FLASH_BOOT)
11:38:57:476 -> configsip: 0, SPIWP:0xee
11:38:57:479 -> clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
11:38:57:484 -> mode:DIO, clock div:2
11:38:57:487 -> load:0x3fff0018,len:4
11:38:57:490 -> load:0x3fff001c,len:7960
11:38:57:494 -> load:0x40078000,len:17588
11:38:57:499 -> load:0x40080400,len:5720
11:38:57:502 -> csum err:0xb7!=0x24
11:38:57:502 -> ets_main.c 384 
11:38:57:815 -> ets Jul 29 2019 12:21:46
11:38:57:815 -> 
11:38:57:815 -> rst:0x10 (RTCWDT_RTC_RESET),boot:0x13 (SPI_FAST_FLASH_BOOT)
11:38:57:821 -> configsip: 0, SPIWP:0xee
11:38:57:823 -> clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
11:38:57:829 -> mode:DIO, clock div:2
11:38:57:832 -> load:0x3fff0018,len:4
11:38:57:834 -> load:0x3fff001c,len:7960
11:38:57:839 -> load:0x40078000,len:17588
11:38:57:842 -> load:0xfe4c397b,len:1944114056
11:38:57:866 -> 1150 mmu set 00010000, pos 00010000
11:38:57:909 -> 1150 mmu set 00020000, pos 00020000
11:38:57:963 -> 1150 mmu set 00030000, pos 00030000
11:38:57:995 -> 1150 mmu set 00040000, pos 00040000
11:38:58:038 -> 1150 mmu set 00050000, pos 00050000
11:38:58:081 -> 1150 mmu set 00060000, pos 00060000
11:38:58:124 -> 1150 mmu set 00070000, pos 00070000
11:38:58:159 -> ets Jul 29 2019 12:21:46
11:38:58:159 -> 
11:38:58:159 -> rst:0x10 (RTCWDT_RTC_RESET),boot:0x13 (SPI_FAST_FLASH_BOOT)
11:38:58:165 -> configsip: 0, SPIWP:0xee
11:38:58:167 -> clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
11:38:58:173 -> mode:DIO, clock div:2
11:38:58:176 -> load:0x3fff0018,len:4
11:38:58:178 -> load:0x3fff001c,len:7960
11:38:58:182 -> load:0x80f0caec,len:-1373994454
11:38:58:207 -> 1150 mmu set 00010000, pos 00010000
11:38:58:245 -> 1150 mmu set 00020000, pos 00020000
11:38:58:284 -> 1150 mmu set 00030000, pos 00030000
11:38:58:323 -> 1150 mmu set 00040000, pos 00040000
11:38:58:361 -> 1150 mmu set 00050000, pos 00050000
11:38:58:399 -> 1150 mmu set 00060000, pos 00060000
11:38:58:438 -> 1150 mmu set 00070000, pos 00070000
11:38:58:487 -> 1150 mmu set 00080000, pos 00080000
11:38:58:503 -> ets Jul 29 2019 12:21:46
11:38:58:503 -> 
11:38:58:503 -> rst:0x10 (RTCWDT_RTC_RESET),boot:0x13 (SPI_FAST_FLASH_BOOT)
11:38:58:509 -> configsip: 0, SPIWP:0xee
11:38:58:512 -> clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
11:38:58:517 -> mode:DIO, clock div:2
11:38:58:520 -> load:0x3fff0018,len:4
11:38:58:523 -> load:0x3fff001c,len:7960
11:38:58:527 -> load:0x40078000,len:17588
11:38:58:531 -> load:0x40080400,len:5720
11:38:58:535 -> csum err:0xd2!=0xd6
11:38:58:535 -> ets_main.c 384 
11:38:58:847 -> ets Jul 29 2019 12:21:46
11:38:58:847 -> 
11:38:58:847 -> rst:0x10 (RTCWDT_RTC_RESET),boot:0x13 (SPI_FAST_FLASH_BOOT)
11:38:58:853 -> flash read err, 988
11:38:58:857 -> ets_main.c 384 
11:38:59:192 -> ets Jul 29 2019 12:21:46
11:38:59:192 -> 
11:38:59:192 -> rst:0x10 (RTCWDT_RTC_RESET),boot:0x13 (SPI_FAST_FLASH_BOOT)
11:38:59:197 -> configsip: 0, SPIWP:0xee
11:38:59:200 -> clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
11:38:59:205 -> mode:DIO, clock div:2
11:38:59:208 -> load:0x72ce801c,len:1788721760
11:38:59:238 -> 1150 mmu set 00010000, pos 00010000
11:38:59:276 -> 1150 mmu set 00020000, pos 00020000
11:38:59:315 -> 1150 mmu set 00030000, pos 00030000
11:38:59:355 -> 1150 mmu set 00040000, pos 00040000
11:38:59:392 -> 1150 mmu set 00050000, pos 00050000
11:38:59:430 -> 1150 mmu set 00060000, pos 00060000
11:38:59:469 -> 1150 mmu set 00070000, pos 00070000
11:38:59:507 -> 1150 mmu set 00080000, pos 00080000
11:38:59:536 -> ets Jul 29 2019 12:21:46
11:38:59:536 -> 
11:38:59:536 -> rst:0x10 (RTCWDT_RTC_RESET),boot:0x13 (SPI_FAST_FLASH_BOOT)
11:38:59:541 -> configsip: 0, SPIWP:0xee
11:38:59:544 -> clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
11:38:59:550 -> mode:DIO, clock div:2
11:38:59:552 -> load:0x3fff0018,len:4
11:38:59:555 -> load:0x3fff001c,len:7960
11:38:59:559 -> load:0x40078000,len:17588
11:38:59:563 -> load:0xba392ae3,len:-1950730594
11:38:59:587 -> 1150 mmu set 00010000, pos 00010000
11:38:59:629 -> 1150 mmu set 00020000, pos 00020000
11:38:59:672 -> 1150 mmu set 00030000, pos 00030000
11:38:59:716 -> 1150 mmu set 00040000, pos 00040000
11:38:59:758 -> 1150 mmu set 00050000, pos 00050000
11:38:59:801 -> 1150 mmu set 00060000, pos 00060000
11:38:59:844 -> 1150 mmu set 00070000, pos 00070000
11:38:59:880 -> ets Jul 29 2019 12:21:46
11:38:59:880 -> 
11:38:59:880 -> rst:0x10 (RTCWDT_RTC_RESET),boot:0x13 (SPI_FAST_FLASH_BOOT)
11:38:59:885 -> configsip: 0, SPIWP:0xee
11:38:59:888 -> clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
11:38:59:894 -> mode:DIO, clock div:2
11:38:59:896 -> load:0x3fff0018,len:4
11:38:59:899 -> load:0x3fff001c,len:7960
11:38:59:902 -> load:0x5158cfa5,len:274827587
11:38:59:931 -> 1150 mmu set 00010000, pos 00010000
11:38:59:974 -> 1150 mmu set 00020000, pos 00020000
11:39:00:017 -> 1150 mmu set 00030000, pos 00030000
11:39:00:064 -> 1150 mmu set 00040000, pos 00040000
11:39:00:103 -> 1150 mmu set 00050000, pos 00050000
11:39:00:146 -> 1150 mmu set 00060000, pos 00060000
11:39:00:189 -> 1150 mmu set 00070000, pos 00070000
11:39:00:224 -> ets Jul 29 2019 12:21:46
11:39:00:224 -> 
11:39:00:224 -> rst:0x10 (RTCWDT_RTC_RESET),boot:0x13 (SPI_FAST_FLASH_BOOT)
11:39:00:231 -> configsip: 0, SPIWP:0xee
11:39:00:233 -> clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
11:39:00:238 -> mode:DIO, clock div:2
11:39:00:241 -> load:0x3fff0018,len:4
11:39:00:243 -> load:0x3fff001c,len:7960
11:39:00:246 -> load:0x92d4ab91,len:1377063493
11:39:00:275 -> 1150 mmu set 00010000, pos 00010000
11:39:00:318 -> 1150 mmu set 00020000, pos 00020000
11:39:00:364 -> 1150 mmu set 00030000, pos 00030000
11:39:00:404 -> 1150 mmu set 00040000, pos 00040000
11:39:00:447 -> 1150 mmu set 00050000, pos 00050000
11:39:00:490 -> 1150 mmu set 00060000, pos 00060000
11:39:00:533 -> 1150 mmu set 00070000, pos 00070000
11:39:00:575 -> ets Jul 29 2019 12:21:46
11:39:00:575 -> 
11:39:00:575 -> rst:0x10 (RTCWDT_RTC_RESET),boot:0x13 (SPI_FAST_FLASH_BOOT)
11:39:00:576 -> configsip: 0, SPIWP:0xee
11:39:00:577 -> clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
11:39:00:582 -> mode:DIO, clock div:2
11:39:00:584 -> load:0x3fff0018,len:4
11:39:00:588 -> load:0x3fff001c,len:7960
11:39:00:591 -> load:0x40078000,len:17588
11:39:00:595 -> load:0x5be81a8e,len:-888622415
11:39:00:619 -> 1150 mmu set 00010000, pos 00010000
11:39:00:662 -> 1150 mmu set 00020000, pos 00020000
11:39:00:704 -> 1150 mmu set 00030000, pos 00030000
11:39:00:747 -> 1150 mmu set 00040000, pos 00040000
11:39:00:790 -> 1150 mmu set 00050000, pos 00050000
11:39:00:832 -> 1150 mmu set 00060000, pos 00060000
11:39:00:875 -> 1150 mmu set 00070000, pos 00070000
11:39:00:912 -> ets Jul 29 2019 12:21:46
11:39:00:912 -> 
11:39:00:912 -> rst:0x10 (RTCWDT_RTC_RESET),boot:0x13 (SPI_FAST_FLASH_BOOT)
11:39:00:918 -> configsip: 0, SPIWP:0xee
11:39:00:920 -> clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
11:39:00:926 -> mode:DIO, clock div:2
11:39:00:929 -> load:0x3fff0018,len:4
11:39:00:931 -> load:0x3fff001c,len:7960
11:39:00:934 -> load:0x920348b9,len:-1521681192
11:39:00:964 -> 1150 mmu set 00010000, pos 00010000
11:39:01:006 -> 1150 mmu set 00020000, pos 00020000
11:39:01:049 -> 1150 mmu set 00030000, pos 00030000
11:39:01:093 -> 1150 mmu set 00040000, pos 00040000
11:39:01:135 -> 1150 mmu set 00050000, pos 00050000
11:39:01:178 -> 1150 mmu set 00060000, pos 00060000
11:39:01:221 -> 1150 mmu set 00070000, pos 00070000
