static void dce_v8_0_afmt_setmode ( struct drm_encoder * encoder , struct drm_display_mode * mode ) { struct drm_device * dev = encoder -> dev ; struct amdgpu_device * adev = dev -> dev_private ; struct amdgpu_encoder * amdgpu_encoder = to_amdgpu_encoder ( encoder ) ; struct amdgpu_encoder_atom_dig * dig = amdgpu_encoder -> enc_priv ; struct drm_connector * connector = amdgpu_get_connector_for_encoder ( encoder ) ; u8 buffer [ HDMI_INFOFRAME_HEADER_SIZE + HDMI_AVI_INFOFRAME_SIZE ] ; struct hdmi_avi_infoframe frame ; uint32_t offset , val ; ssize_t err ; int bpc = 8 ; if ( ! dig -> afmt -> enabled ) { return ; } offset = dig -> afmt -> offset ; if ( encoder -> crtc ) { struct amdgpu_crtc * amdgpu_crtc = to_amdgpu_crtc ( encoder -> crtc ) ; bpc = amdgpu_crtc -> bpc ; } dig -> afmt -> pin = dce_v8_0_audio_get_pin ( adev ) ; dce_v8_0_audio_enable ( adev , dig -> afmt -> pin , false ) ; dce_v8_0_audio_set_dto ( encoder , mode -> clock ) ; WREG32 ( mmHDMI_VBI_PACKET_CONTROL + offset , HDMI_VBI_PACKET_CONTROL__HDMI_NULL_SEND_MASK ) ; WREG32 ( mmAFMT_AUDIO_CRC_CONTROL + offset , 0x1000 ) ; val = RREG32 ( mmHDMI_CONTROL + offset ) ; val &= ~ HDMI_CONTROL__HDMI_DEEP_COLOR_ENABLE_MASK ; val &= ~ HDMI_CONTROL__HDMI_DEEP_COLOR_DEPTH_MASK ; switch ( bpc ) { case 0 : case 6 : case 8 : case 16 : default : DRM_DEBUG ( "%s: Disabling hdmi deep color for %d bpc.\n" , connector -> name , bpc ) ; break ; case 10 : val |= HDMI_CONTROL__HDMI_DEEP_COLOR_ENABLE_MASK ; val |= 1 << HDMI_CONTROL__HDMI_DEEP_COLOR_DEPTH__SHIFT ; DRM_DEBUG ( "%s: Enabling hdmi deep color 30 for 10 bpc.\n" , connector -> name ) ; break ; case 12 : val |= HDMI_CONTROL__HDMI_DEEP_COLOR_ENABLE_MASK ; val |= 2 << HDMI_CONTROL__HDMI_DEEP_COLOR_DEPTH__SHIFT ; DRM_DEBUG ( "%s: Enabling hdmi deep color 36 for 12 bpc.\n" , connector -> name ) ; break ; } WREG32 ( mmHDMI_CONTROL + offset , val ) ; WREG32 ( mmHDMI_VBI_PACKET_CONTROL + offset , HDMI_VBI_PACKET_CONTROL__HDMI_NULL_SEND_MASK | HDMI_VBI_PACKET_CONTROL__HDMI_GC_SEND_MASK | HDMI_VBI_PACKET_CONTROL__HDMI_GC_CONT_MASK ) ; WREG32 ( mmHDMI_INFOFRAME_CONTROL0 + offset , HDMI_INFOFRAME_CONTROL0__HDMI_AUDIO_INFO_SEND_MASK | HDMI_INFOFRAME_CONTROL0__HDMI_AUDIO_INFO_CONT_MASK ) ; WREG32 ( mmAFMT_INFOFRAME_CONTROL0 + offset , AFMT_INFOFRAME_CONTROL0__AFMT_AUDIO_INFO_UPDATE_MASK ) ; WREG32 ( mmHDMI_INFOFRAME_CONTROL1 + offset , ( 2 << HDMI_INFOFRAME_CONTROL1__HDMI_AUDIO_INFO_LINE__SHIFT ) ) ; WREG32 ( mmHDMI_GC + offset , 0 ) ; WREG32 ( mmHDMI_AUDIO_PACKET_CONTROL + offset , ( 1 << HDMI_AUDIO_PACKET_CONTROL__HDMI_AUDIO_DELAY_EN__SHIFT ) | ( 3 << HDMI_AUDIO_PACKET_CONTROL__HDMI_AUDIO_PACKETS_PER_LINE__SHIFT ) ) ; WREG32 ( mmAFMT_AUDIO_PACKET_CONTROL + offset , AFMT_AUDIO_PACKET_CONTROL__AFMT_60958_CS_UPDATE_MASK ) ; if ( bpc > 8 ) { WREG32 ( mmHDMI_ACR_PACKET_CONTROL + offset , HDMI_ACR_PACKET_CONTROL__HDMI_ACR_AUTO_SEND_MASK ) ; } else { WREG32 ( mmHDMI_ACR_PACKET_CONTROL + offset , HDMI_ACR_PACKET_CONTROL__HDMI_ACR_SOURCE_MASK | HDMI_ACR_PACKET_CONTROL__HDMI_ACR_AUTO_SEND_MASK ) ; } dce_v8_0_afmt_update_ACR ( encoder , mode -> clock ) ; WREG32 ( mmAFMT_60958_0 + offset , ( 1 << AFMT_60958_0__AFMT_60958_CS_CHANNEL_NUMBER_L__SHIFT ) ) ; WREG32 ( mmAFMT_60958_1 + offset , ( 2 << AFMT_60958_1__AFMT_60958_CS_CHANNEL_NUMBER_R__SHIFT ) ) ; WREG32 ( mmAFMT_60958_2 + offset , ( 3 << AFMT_60958_2__AFMT_60958_CS_CHANNEL_NUMBER_2__SHIFT ) | ( 4 << AFMT_60958_2__AFMT_60958_CS_CHANNEL_NUMBER_3__SHIFT ) | ( 5 << AFMT_60958_2__AFMT_60958_CS_CHANNEL_NUMBER_4__SHIFT ) | ( 6 << AFMT_60958_2__AFMT_60958_CS_CHANNEL_NUMBER_5__SHIFT ) | ( 7 << AFMT_60958_2__AFMT_60958_CS_CHANNEL_NUMBER_6__SHIFT ) | ( 8 << AFMT_60958_2__AFMT_60958_CS_CHANNEL_NUMBER_7__SHIFT ) ) ; dce_v8_0_audio_write_speaker_allocation ( encoder ) ; WREG32 ( mmAFMT_AUDIO_PACKET_CONTROL2 + offset , ( 0xff << AFMT_AUDIO_PACKET_CONTROL2__AFMT_AUDIO_CHANNEL_ENABLE__SHIFT ) ) ; dce_v8_0_afmt_audio_select_pin ( encoder ) ; dce_v8_0_audio_write_sad_regs ( encoder ) ; dce_v8_0_audio_write_latency_fields ( encoder , mode ) ; err = drm_hdmi_avi_infoframe_from_display_mode ( & frame , mode ) ; if ( err < 0 ) { DRM_ERROR ( "failed to setup AVI infoframe: %zd\n" , err ) ; return ; } err = hdmi_avi_infoframe_pack ( & frame , buffer , sizeof ( buffer ) ) ; if ( err < 0 ) { DRM_ERROR ( "failed to pack AVI infoframe: %zd\n" , err ) ; return ; } dce_v8_0_afmt_update_avi_infoframe ( encoder , buffer , sizeof ( buffer ) ) ; WREG32_OR ( mmHDMI_INFOFRAME_CONTROL0 + offset , HDMI_INFOFRAME_CONTROL0__HDMI_AVI_INFO_SEND_MASK | HDMI_INFOFRAME_CONTROL0__HDMI_AVI_INFO_CONT_MASK ) ; WREG32_P ( mmHDMI_INFOFRAME_CONTROL1 + offset , ( 2 << HDMI_INFOFRAME_CONTROL1__HDMI_AVI_INFO_LINE__SHIFT ) , ~ HDMI_INFOFRAME_CONTROL1__HDMI_AVI_INFO_LINE_MASK ) ; WREG32_OR ( mmAFMT_AUDIO_PACKET_CONTROL + offset , AFMT_AUDIO_PACKET_CONTROL__AFMT_AUDIO_SAMPLE_SEND_MASK ) ; WREG32 ( mmAFMT_RAMP_CONTROL0 + offset , 0x00FFFFFF ) ; WREG32 ( mmAFMT_RAMP_CONTROL1 + offset , 0x007FFFFF ) ; WREG32 ( mmAFMT_RAMP_CONTROL2 + offset , 0x00000001 ) ; WREG32 ( mmAFMT_RAMP_CONTROL3 + offset , 0x00000001 ) ; dce_v8_0_audio_enable ( adev , dig -> afmt -> pin , true ) ; } 