Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu May 12 17:07:26 2022
| Host         : DESKTOP-15C77GH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file processor_timing_summary_routed.rpt -pb processor_timing_summary_routed.pb -rpx processor_timing_summary_routed.rpx -warn_on_violation
| Design       : processor
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  98          
TIMING-20  Warning           Non-clocked latch            98          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (553)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (369)
5. checking no_input_delay (21)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (553)
--------------------------
 There are 98 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: M_re_reg/Q (HIGH)

 There are 90 register/latch pins with no clock driven by root clock pin: state_reg[0]/Q (HIGH)

 There are 79 register/latch pins with no clock driven by root clock pin: state_reg[1]/Q (HIGH)

 There are 94 register/latch pins with no clock driven by root clock pin: state_reg[2]/Q (HIGH)

 There are 94 register/latch pins with no clock driven by root clock pin: state_reg[3]/Q (HIGH)

 There are 94 register/latch pins with no clock driven by root clock pin: state_reg[4]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (369)
--------------------------------------------------
 There are 369 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  391          inf        0.000                      0                  391           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           391 Endpoints
Min Delay           391 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rf_radd1_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            rf_din2_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.467ns  (logic 2.133ns (20.377%)  route 8.334ns (79.623%))
  Logic Levels:           10  (LDCE=1 LUT2=2 LUT3=2 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y28         LDCE                         0.000     0.000 r  rf_radd1_reg[0]/G
    SLICE_X53Y28         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  rf_radd1_reg[0]/Q
                         net (fo=8, routed)           1.002     1.763    rf/result_reg[3]_i_3_0[0]
    SLICE_X53Y30         LUT6 (Prop_lut6_I4_O)        0.124     1.887 f  rf/digit1_reg[2]_i_4/O
                         net (fo=1, routed)           0.808     2.695    rf/digit1_reg[2]_i_4_n_0
    SLICE_X53Y29         LUT3 (Prop_lut3_I1_O)        0.124     2.819 f  rf/digit1_reg[2]_i_2/O
                         net (fo=16, routed)          0.769     3.588    rf/digit1_reg[2]_i_2_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I5_O)        0.124     3.712 r  rf/result2_reg[2]_i_2/O
                         net (fo=6, routed)           1.185     4.897    rf/result2_reg[2]_i_2_n_0
    SLICE_X57Y29         LUT2 (Prop_lut2_I1_O)        0.152     5.049 r  rf/result2_reg[1]_i_4/O
                         net (fo=1, routed)           0.727     5.776    rf/result2_reg[1]_i_4_n_0
    SLICE_X57Y30         LUT6 (Prop_lut6_I1_O)        0.326     6.102 r  rf/result2_reg[1]_i_2/O
                         net (fo=7, routed)           0.855     6.957    rf/result2_reg[1]_i_2_n_0
    SLICE_X56Y29         LUT5 (Prop_lut5_I2_O)        0.124     7.081 r  rf/result2_reg[0]_i_5/O
                         net (fo=3, routed)           0.673     7.753    rf/result2_reg[0]_i_5_n_0
    SLICE_X56Y30         LUT3 (Prop_lut3_I0_O)        0.124     7.877 r  rf/result_reg[3]_i_10/O
                         net (fo=2, routed)           0.683     8.560    rf/result_reg[3]_i_10_n_0
    SLICE_X56Y30         LUT6 (Prop_lut6_I4_O)        0.124     8.684 f  rf/result_reg[3]_i_4/O
                         net (fo=2, routed)           0.988     9.673    rf/result_reg[3]_i_4_n_0
    SLICE_X54Y29         LUT2 (Prop_lut2_I1_O)        0.150     9.823 r  rf/rf_din2_reg[3]_i_1/O
                         net (fo=1, routed)           0.645    10.467    rf_n_8
    SLICE_X54Y29         LDCE                                         r  rf_din2_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rf_radd1_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            rf_din2_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.413ns  (logic 2.363ns (22.692%)  route 8.050ns (77.308%))
  Logic Levels:           10  (LDCE=1 LUT2=3 LUT3=1 LUT4=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y28         LDCE                         0.000     0.000 r  rf_radd1_reg[0]/G
    SLICE_X53Y28         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  rf_radd1_reg[0]/Q
                         net (fo=8, routed)           1.002     1.763    rf/result_reg[3]_i_3_0[0]
    SLICE_X53Y30         LUT6 (Prop_lut6_I4_O)        0.124     1.887 f  rf/digit1_reg[2]_i_4/O
                         net (fo=1, routed)           0.808     2.695    rf/digit1_reg[2]_i_4_n_0
    SLICE_X53Y29         LUT3 (Prop_lut3_I1_O)        0.124     2.819 f  rf/digit1_reg[2]_i_2/O
                         net (fo=16, routed)          0.769     3.588    rf/digit1_reg[2]_i_2_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I5_O)        0.124     3.712 r  rf/result2_reg[2]_i_2/O
                         net (fo=6, routed)           1.185     4.897    rf/result2_reg[2]_i_2_n_0
    SLICE_X57Y29         LUT2 (Prop_lut2_I1_O)        0.152     5.049 r  rf/result2_reg[1]_i_4/O
                         net (fo=1, routed)           0.727     5.776    rf/result2_reg[1]_i_4_n_0
    SLICE_X57Y30         LUT6 (Prop_lut6_I1_O)        0.326     6.102 r  rf/result2_reg[1]_i_2/O
                         net (fo=7, routed)           0.826     6.928    rf/result2_reg[1]_i_2_n_0
    SLICE_X56Y31         LUT2 (Prop_lut2_I1_O)        0.124     7.052 f  rf/result2_reg[0]_i_4/O
                         net (fo=3, routed)           0.670     7.721    rf/result2_reg[0]_i_4_n_0
    SLICE_X56Y30         LUT6 (Prop_lut6_I1_O)        0.124     7.845 r  rf/result2_reg[0]_i_2/O
                         net (fo=5, routed)           1.024     8.869    rf/result2_reg[0]_i_2_n_0
    SLICE_X55Y29         LUT4 (Prop_lut4_I0_O)        0.152     9.021 f  rf/result_reg[2]_i_3/O
                         net (fo=2, routed)           0.657     9.678    rf/result_reg[2]_i_3_n_0
    SLICE_X54Y29         LUT2 (Prop_lut2_I1_O)        0.352    10.030 r  rf/rf_din2_reg[2]_i_1/O
                         net (fo=1, routed)           0.383    10.413    rf_n_9
    SLICE_X54Y29         LDCE                                         r  rf_din2_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rf_radd1_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            result_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.262ns  (logic 2.337ns (22.774%)  route 7.925ns (77.226%))
  Logic Levels:           10  (LDCE=1 LUT2=2 LUT3=1 LUT4=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y28         LDCE                         0.000     0.000 r  rf_radd1_reg[0]/G
    SLICE_X53Y28         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  rf_radd1_reg[0]/Q
                         net (fo=8, routed)           1.002     1.763    rf/result_reg[3]_i_3_0[0]
    SLICE_X53Y30         LUT6 (Prop_lut6_I4_O)        0.124     1.887 f  rf/digit1_reg[2]_i_4/O
                         net (fo=1, routed)           0.808     2.695    rf/digit1_reg[2]_i_4_n_0
    SLICE_X53Y29         LUT3 (Prop_lut3_I1_O)        0.124     2.819 f  rf/digit1_reg[2]_i_2/O
                         net (fo=16, routed)          0.769     3.588    rf/digit1_reg[2]_i_2_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I5_O)        0.124     3.712 r  rf/result2_reg[2]_i_2/O
                         net (fo=6, routed)           1.185     4.897    rf/result2_reg[2]_i_2_n_0
    SLICE_X57Y29         LUT2 (Prop_lut2_I1_O)        0.152     5.049 r  rf/result2_reg[1]_i_4/O
                         net (fo=1, routed)           0.727     5.776    rf/result2_reg[1]_i_4_n_0
    SLICE_X57Y30         LUT6 (Prop_lut6_I1_O)        0.326     6.102 r  rf/result2_reg[1]_i_2/O
                         net (fo=7, routed)           0.826     6.928    rf/result2_reg[1]_i_2_n_0
    SLICE_X56Y31         LUT2 (Prop_lut2_I1_O)        0.124     7.052 f  rf/result2_reg[0]_i_4/O
                         net (fo=3, routed)           0.670     7.721    rf/result2_reg[0]_i_4_n_0
    SLICE_X56Y30         LUT6 (Prop_lut6_I1_O)        0.124     7.845 r  rf/result2_reg[0]_i_2/O
                         net (fo=5, routed)           1.024     8.869    rf/result2_reg[0]_i_2_n_0
    SLICE_X55Y29         LUT4 (Prop_lut4_I0_O)        0.152     9.021 f  rf/result_reg[2]_i_3/O
                         net (fo=2, routed)           0.310     9.331    rf/result_reg[2]_i_3_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I3_O)        0.326     9.657 r  rf/result_reg[2]_i_1/O
                         net (fo=1, routed)           0.605    10.262    rf_n_25
    SLICE_X55Y26         LDCE                                         r  result_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rf_radd1_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            result_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.001ns  (logic 2.107ns (21.069%)  route 7.894ns (78.931%))
  Logic Levels:           10  (LDCE=1 LUT2=1 LUT3=2 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y28         LDCE                         0.000     0.000 r  rf_radd1_reg[0]/G
    SLICE_X53Y28         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  rf_radd1_reg[0]/Q
                         net (fo=8, routed)           1.002     1.763    rf/result_reg[3]_i_3_0[0]
    SLICE_X53Y30         LUT6 (Prop_lut6_I4_O)        0.124     1.887 f  rf/digit1_reg[2]_i_4/O
                         net (fo=1, routed)           0.808     2.695    rf/digit1_reg[2]_i_4_n_0
    SLICE_X53Y29         LUT3 (Prop_lut3_I1_O)        0.124     2.819 f  rf/digit1_reg[2]_i_2/O
                         net (fo=16, routed)          0.769     3.588    rf/digit1_reg[2]_i_2_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I5_O)        0.124     3.712 r  rf/result2_reg[2]_i_2/O
                         net (fo=6, routed)           1.185     4.897    rf/result2_reg[2]_i_2_n_0
    SLICE_X57Y29         LUT2 (Prop_lut2_I1_O)        0.152     5.049 r  rf/result2_reg[1]_i_4/O
                         net (fo=1, routed)           0.727     5.776    rf/result2_reg[1]_i_4_n_0
    SLICE_X57Y30         LUT6 (Prop_lut6_I1_O)        0.326     6.102 r  rf/result2_reg[1]_i_2/O
                         net (fo=7, routed)           0.855     6.957    rf/result2_reg[1]_i_2_n_0
    SLICE_X56Y29         LUT5 (Prop_lut5_I2_O)        0.124     7.081 r  rf/result2_reg[0]_i_5/O
                         net (fo=3, routed)           0.673     7.753    rf/result2_reg[0]_i_5_n_0
    SLICE_X56Y30         LUT3 (Prop_lut3_I0_O)        0.124     7.877 r  rf/result_reg[3]_i_10/O
                         net (fo=2, routed)           0.683     8.560    rf/result_reg[3]_i_10_n_0
    SLICE_X56Y30         LUT6 (Prop_lut6_I4_O)        0.124     8.684 f  rf/result_reg[3]_i_4/O
                         net (fo=2, routed)           0.711     9.396    rf/result_reg[3]_i_4_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I5_O)        0.124     9.520 r  rf/result_reg[3]_i_1/O
                         net (fo=1, routed)           0.481    10.001    rf_n_24
    SLICE_X55Y26         LDCE                                         r  result_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rf_radd1_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            result_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.922ns  (logic 2.107ns (21.236%)  route 7.815ns (78.764%))
  Logic Levels:           10  (LDCE=1 LUT2=2 LUT3=2 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y28         LDCE                         0.000     0.000 r  rf_radd1_reg[0]/G
    SLICE_X53Y28         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  rf_radd1_reg[0]/Q
                         net (fo=8, routed)           1.002     1.763    rf/result_reg[3]_i_3_0[0]
    SLICE_X53Y30         LUT6 (Prop_lut6_I4_O)        0.124     1.887 f  rf/digit1_reg[2]_i_4/O
                         net (fo=1, routed)           0.808     2.695    rf/digit1_reg[2]_i_4_n_0
    SLICE_X53Y29         LUT3 (Prop_lut3_I1_O)        0.124     2.819 f  rf/digit1_reg[2]_i_2/O
                         net (fo=16, routed)          0.769     3.588    rf/digit1_reg[2]_i_2_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I5_O)        0.124     3.712 r  rf/result2_reg[2]_i_2/O
                         net (fo=6, routed)           1.185     4.897    rf/result2_reg[2]_i_2_n_0
    SLICE_X57Y29         LUT2 (Prop_lut2_I1_O)        0.152     5.049 r  rf/result2_reg[1]_i_4/O
                         net (fo=1, routed)           0.727     5.776    rf/result2_reg[1]_i_4_n_0
    SLICE_X57Y30         LUT6 (Prop_lut6_I1_O)        0.326     6.102 r  rf/result2_reg[1]_i_2/O
                         net (fo=7, routed)           0.826     6.928    rf/result2_reg[1]_i_2_n_0
    SLICE_X56Y31         LUT2 (Prop_lut2_I1_O)        0.124     7.052 f  rf/result2_reg[0]_i_4/O
                         net (fo=3, routed)           0.670     7.721    rf/result2_reg[0]_i_4_n_0
    SLICE_X56Y30         LUT6 (Prop_lut6_I1_O)        0.124     7.845 r  rf/result2_reg[0]_i_2/O
                         net (fo=5, routed)           0.924     8.769    rf/result2_reg[0]_i_2_n_0
    SLICE_X54Y26         LUT3 (Prop_lut3_I1_O)        0.124     8.893 f  rf/result_reg[0]_i_2/O
                         net (fo=2, routed)           0.299     9.192    rf/result_reg[0]_i_2_n_0
    SLICE_X54Y26         LUT6 (Prop_lut6_I3_O)        0.124     9.316 r  rf/result_reg[0]_i_1/O
                         net (fo=1, routed)           0.606     9.922    rf_n_27
    SLICE_X55Y26         LDCE                                         r  result_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rf_radd1_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            result_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.648ns  (logic 2.107ns (21.838%)  route 7.541ns (78.162%))
  Logic Levels:           10  (LDCE=1 LUT2=2 LUT3=1 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y28         LDCE                         0.000     0.000 r  rf_radd1_reg[0]/G
    SLICE_X53Y28         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  rf_radd1_reg[0]/Q
                         net (fo=8, routed)           1.002     1.763    rf/result_reg[3]_i_3_0[0]
    SLICE_X53Y30         LUT6 (Prop_lut6_I4_O)        0.124     1.887 f  rf/digit1_reg[2]_i_4/O
                         net (fo=1, routed)           0.808     2.695    rf/digit1_reg[2]_i_4_n_0
    SLICE_X53Y29         LUT3 (Prop_lut3_I1_O)        0.124     2.819 f  rf/digit1_reg[2]_i_2/O
                         net (fo=16, routed)          0.769     3.588    rf/digit1_reg[2]_i_2_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I5_O)        0.124     3.712 r  rf/result2_reg[2]_i_2/O
                         net (fo=6, routed)           1.185     4.897    rf/result2_reg[2]_i_2_n_0
    SLICE_X57Y29         LUT2 (Prop_lut2_I1_O)        0.152     5.049 r  rf/result2_reg[1]_i_4/O
                         net (fo=1, routed)           0.727     5.776    rf/result2_reg[1]_i_4_n_0
    SLICE_X57Y30         LUT6 (Prop_lut6_I1_O)        0.326     6.102 r  rf/result2_reg[1]_i_2/O
                         net (fo=7, routed)           0.826     6.928    rf/result2_reg[1]_i_2_n_0
    SLICE_X56Y31         LUT2 (Prop_lut2_I1_O)        0.124     7.052 f  rf/result2_reg[0]_i_4/O
                         net (fo=3, routed)           0.670     7.721    rf/result2_reg[0]_i_4_n_0
    SLICE_X56Y30         LUT6 (Prop_lut6_I1_O)        0.124     7.845 r  rf/result2_reg[0]_i_2/O
                         net (fo=5, routed)           0.486     8.331    rf/result2_reg[0]_i_2_n_0
    SLICE_X55Y27         LUT6 (Prop_lut6_I5_O)        0.124     8.455 f  rf/result_reg[1]_i_3/O
                         net (fo=2, routed)           0.529     8.984    rf/result_reg[1]_i_3_n_0
    SLICE_X54Y27         LUT6 (Prop_lut6_I3_O)        0.124     9.108 r  rf/result_reg[1]_i_1/O
                         net (fo=1, routed)           0.540     9.648    rf_n_26
    SLICE_X55Y26         LDCE                                         r  result_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rf_radd1_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            rf_din2_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.588ns  (logic 2.107ns (21.975%)  route 7.481ns (78.025%))
  Logic Levels:           10  (LDCE=1 LUT2=3 LUT3=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y28         LDCE                         0.000     0.000 r  rf_radd1_reg[0]/G
    SLICE_X53Y28         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  rf_radd1_reg[0]/Q
                         net (fo=8, routed)           1.002     1.763    rf/result_reg[3]_i_3_0[0]
    SLICE_X53Y30         LUT6 (Prop_lut6_I4_O)        0.124     1.887 f  rf/digit1_reg[2]_i_4/O
                         net (fo=1, routed)           0.808     2.695    rf/digit1_reg[2]_i_4_n_0
    SLICE_X53Y29         LUT3 (Prop_lut3_I1_O)        0.124     2.819 f  rf/digit1_reg[2]_i_2/O
                         net (fo=16, routed)          0.769     3.588    rf/digit1_reg[2]_i_2_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I5_O)        0.124     3.712 r  rf/result2_reg[2]_i_2/O
                         net (fo=6, routed)           1.185     4.897    rf/result2_reg[2]_i_2_n_0
    SLICE_X57Y29         LUT2 (Prop_lut2_I1_O)        0.152     5.049 r  rf/result2_reg[1]_i_4/O
                         net (fo=1, routed)           0.727     5.776    rf/result2_reg[1]_i_4_n_0
    SLICE_X57Y30         LUT6 (Prop_lut6_I1_O)        0.326     6.102 r  rf/result2_reg[1]_i_2/O
                         net (fo=7, routed)           0.826     6.928    rf/result2_reg[1]_i_2_n_0
    SLICE_X56Y31         LUT2 (Prop_lut2_I1_O)        0.124     7.052 f  rf/result2_reg[0]_i_4/O
                         net (fo=3, routed)           0.670     7.721    rf/result2_reg[0]_i_4_n_0
    SLICE_X56Y30         LUT6 (Prop_lut6_I1_O)        0.124     7.845 r  rf/result2_reg[0]_i_2/O
                         net (fo=5, routed)           0.924     8.769    rf/result2_reg[0]_i_2_n_0
    SLICE_X54Y26         LUT3 (Prop_lut3_I1_O)        0.124     8.893 f  rf/result_reg[0]_i_2/O
                         net (fo=2, routed)           0.571     9.464    rf/result_reg[0]_i_2_n_0
    SLICE_X54Y29         LUT2 (Prop_lut2_I1_O)        0.124     9.588 r  rf/rf_din2_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     9.588    rf_n_11
    SLICE_X54Y29         LDCE                                         r  rf_din2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rf_radd1_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            rf_din1_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.559ns  (logic 2.009ns (21.017%)  route 7.550ns (78.983%))
  Logic Levels:           9  (LDCE=1 LUT2=2 LUT3=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y28         LDCE                         0.000     0.000 r  rf_radd1_reg[0]/G
    SLICE_X53Y28         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  rf_radd1_reg[0]/Q
                         net (fo=8, routed)           1.002     1.763    rf/result_reg[3]_i_3_0[0]
    SLICE_X53Y30         LUT6 (Prop_lut6_I4_O)        0.124     1.887 f  rf/digit1_reg[2]_i_4/O
                         net (fo=1, routed)           0.808     2.695    rf/digit1_reg[2]_i_4_n_0
    SLICE_X53Y29         LUT3 (Prop_lut3_I1_O)        0.124     2.819 f  rf/digit1_reg[2]_i_2/O
                         net (fo=16, routed)          0.769     3.588    rf/digit1_reg[2]_i_2_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I5_O)        0.124     3.712 r  rf/result2_reg[2]_i_2/O
                         net (fo=6, routed)           1.185     4.897    rf/result2_reg[2]_i_2_n_0
    SLICE_X57Y29         LUT2 (Prop_lut2_I1_O)        0.152     5.049 r  rf/result2_reg[1]_i_4/O
                         net (fo=1, routed)           0.727     5.776    rf/result2_reg[1]_i_4_n_0
    SLICE_X57Y30         LUT6 (Prop_lut6_I1_O)        0.326     6.102 r  rf/result2_reg[1]_i_2/O
                         net (fo=7, routed)           0.826     6.928    rf/result2_reg[1]_i_2_n_0
    SLICE_X56Y31         LUT2 (Prop_lut2_I1_O)        0.124     7.052 f  rf/result2_reg[0]_i_4/O
                         net (fo=3, routed)           0.670     7.721    rf/result2_reg[0]_i_4_n_0
    SLICE_X56Y30         LUT6 (Prop_lut6_I1_O)        0.124     7.845 r  rf/result2_reg[0]_i_2/O
                         net (fo=5, routed)           0.781     8.626    rf/result2_reg[0]_i_2_n_0
    SLICE_X54Y27         LUT5 (Prop_lut5_I1_O)        0.150     8.776 r  rf/rf_din1_reg[0]_i_1/O
                         net (fo=1, routed)           0.783     9.559    rf_din1__0[0]
    SLICE_X52Y30         LDCE                                         r  rf_din1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rf_radd1_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            rf_din2_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.403ns  (logic 2.107ns (22.407%)  route 7.296ns (77.593%))
  Logic Levels:           10  (LDCE=1 LUT2=3 LUT3=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y28         LDCE                         0.000     0.000 r  rf_radd1_reg[0]/G
    SLICE_X53Y28         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  rf_radd1_reg[0]/Q
                         net (fo=8, routed)           1.002     1.763    rf/result_reg[3]_i_3_0[0]
    SLICE_X53Y30         LUT6 (Prop_lut6_I4_O)        0.124     1.887 f  rf/digit1_reg[2]_i_4/O
                         net (fo=1, routed)           0.808     2.695    rf/digit1_reg[2]_i_4_n_0
    SLICE_X53Y29         LUT3 (Prop_lut3_I1_O)        0.124     2.819 f  rf/digit1_reg[2]_i_2/O
                         net (fo=16, routed)          0.769     3.588    rf/digit1_reg[2]_i_2_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I5_O)        0.124     3.712 r  rf/result2_reg[2]_i_2/O
                         net (fo=6, routed)           1.185     4.897    rf/result2_reg[2]_i_2_n_0
    SLICE_X57Y29         LUT2 (Prop_lut2_I1_O)        0.152     5.049 r  rf/result2_reg[1]_i_4/O
                         net (fo=1, routed)           0.727     5.776    rf/result2_reg[1]_i_4_n_0
    SLICE_X57Y30         LUT6 (Prop_lut6_I1_O)        0.326     6.102 r  rf/result2_reg[1]_i_2/O
                         net (fo=7, routed)           0.826     6.928    rf/result2_reg[1]_i_2_n_0
    SLICE_X56Y31         LUT2 (Prop_lut2_I1_O)        0.124     7.052 f  rf/result2_reg[0]_i_4/O
                         net (fo=3, routed)           0.670     7.721    rf/result2_reg[0]_i_4_n_0
    SLICE_X56Y30         LUT6 (Prop_lut6_I1_O)        0.124     7.845 r  rf/result2_reg[0]_i_2/O
                         net (fo=5, routed)           0.486     8.331    rf/result2_reg[0]_i_2_n_0
    SLICE_X55Y27         LUT6 (Prop_lut6_I5_O)        0.124     8.455 f  rf/result_reg[1]_i_3/O
                         net (fo=2, routed)           0.824     9.279    rf/result_reg[1]_i_3_n_0
    SLICE_X54Y29         LUT2 (Prop_lut2_I1_O)        0.124     9.403 r  rf/rf_din2_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     9.403    rf_n_10
    SLICE_X54Y29         LDCE                                         r  rf_din2_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.309ns  (logic 4.465ns (47.967%)  route 4.844ns (52.033%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y24         FDRE                         0.000     0.000 r  d1/refresh_counter_reg[18]/C
    SLICE_X51Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  d1/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           1.474     1.930    d1/LED_activating_counter[0]
    SLICE_X57Y27         LUT6 (Prop_lut6_I4_O)        0.124     2.054 r  d1/ssd_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.293     3.348    d1/ssd_OBUF[6]_inst_i_2_n_0
    SLICE_X65Y23         LUT4 (Prop_lut4_I0_O)        0.152     3.500 r  d1/ssd_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.076     5.576    ssd_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.733     9.309 r  ssd_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.309    ssd[0]
    U7                                                                r  ssd[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 M_wd_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            M/mem_reg_0_15_2_2/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.158ns (58.312%)  route 0.113ns (41.688%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y25         LDCE                         0.000     0.000 r  M_wd_reg[2]/G
    SLICE_X55Y25         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  M_wd_reg[2]/Q
                         net (fo=1, routed)           0.113     0.271    M/mem_reg_0_15_2_2/D
    SLICE_X56Y25         RAMS32                                       r  M/mem_reg_0_15_2_2/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ir_in_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            IR/data_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.158ns (57.449%)  route 0.117ns (42.552%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y26         LDCE                         0.000     0.000 r  ir_in_reg[5]/G
    SLICE_X49Y26         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  ir_in_reg[5]/Q
                         net (fo=1, routed)           0.117     0.275    IR/data_reg[11]_1[5]
    SLICE_X50Y26         FDRE                                         r  IR/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_next_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            PC_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.158ns (57.248%)  route 0.118ns (42.752%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y29         LDCE                         0.000     0.000 r  PC_next_reg[1]/G
    SLICE_X48Y29         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  PC_next_reg[1]/Q
                         net (fo=1, routed)           0.118     0.276    PC_next[1]
    SLICE_X49Y29         FDRE                                         r  PC_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_next_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            PC_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.158ns (56.542%)  route 0.121ns (43.458%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y29         LDCE                         0.000     0.000 r  PC_next_reg[0]/G
    SLICE_X48Y29         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  PC_next_reg[0]/Q
                         net (fo=1, routed)           0.121     0.279    PC_next[0]
    SLICE_X48Y30         FDRE                                         r  PC_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ir_in_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            IR/data_reg[9]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.158ns (55.406%)  route 0.127ns (44.594%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y26         LDCE                         0.000     0.000 r  ir_in_reg[9]/G
    SLICE_X49Y26         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  ir_in_reg[9]/Q
                         net (fo=2, routed)           0.127     0.285    IR/data_reg[11]_1[9]
    SLICE_X50Y26         FDRE                                         r  IR/data_reg[9]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 im_din_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            insmem/mem_reg_0_7_6_11/RAMC_D1/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.225ns (68.806%)  route 0.102ns (31.194%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         LDCE                         0.000     0.000 r  im_din_reg[11]/G
    SLICE_X51Y26         LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  im_din_reg[11]/Q
                         net (fo=1, routed)           0.102     0.327    insmem/mem_reg_0_7_6_11/DIC1
    SLICE_X52Y26         RAMD32                                       r  insmem/mem_reg_0_7_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.186ns (56.285%)  route 0.144ns (43.715%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y23         FDRE                         0.000     0.000 r  state_reg[0]/C
    SLICE_X48Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  state_reg[0]/Q
                         net (fo=53, routed)          0.144     0.285    IR/Q[0]
    SLICE_X49Y23         LUT4 (Prop_lut4_I2_O)        0.045     0.330 r  IR/state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.330    nextstate[1]
    SLICE_X49Y23         FDRE                                         r  state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ir_in_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            IR/data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.158ns (47.714%)  route 0.173ns (52.286%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         LDCE                         0.000     0.000 r  ir_in_reg[6]/G
    SLICE_X51Y25         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  ir_in_reg[6]/Q
                         net (fo=1, routed)           0.173     0.331    IR/data_reg[11]_1[6]
    SLICE_X50Y26         FDRE                                         r  IR/data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rf/mem_reg[3][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rf/mem_reg[3][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.186ns (55.991%)  route 0.146ns (44.009%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y33         FDRE                         0.000     0.000 r  rf/mem_reg[3][1]/C
    SLICE_X53Y33         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rf/mem_reg[3][1]/Q
                         net (fo=4, routed)           0.146     0.287    rf/mem_reg_n_0_[3][1]
    SLICE_X53Y33         LUT6 (Prop_lut6_I4_O)        0.045     0.332 r  rf/mem[3][1]_i_1/O
                         net (fo=1, routed)           0.000     0.332    rf/mem[3][1]_i_1_n_0
    SLICE_X53Y33         FDRE                                         r  rf/mem_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ir_in_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            IR/data_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.158ns (47.492%)  route 0.175ns (52.508%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         LDCE                         0.000     0.000 r  ir_in_reg[11]/G
    SLICE_X51Y25         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  ir_in_reg[11]/Q
                         net (fo=2, routed)           0.175     0.333    IR/data_reg[11]_1[11]
    SLICE_X49Y25         FDRE                                         r  IR/data_reg[11]/D
  -------------------------------------------------------------------    -------------------





