==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: MEAN_HLS/mean.cpp:17:2
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 103.594 ; gain = 45.574
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 103.594 ; gain = 45.574
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:36 ; elapsed = 00:00:49 . Memory (MB): peak = 850.883 ; gain = 792.863
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:37 ; elapsed = 00:00:49 . Memory (MB): peak = 850.883 ; gain = 792.863
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (MEAN_HLS/mean.cpp:17) to a process function for dataflow in function 'mean'.
INFO: [XFORM 203-712] Applying dataflow to function 'mean', detected/extracted 1 process function(s): 
	 'Loop_1_proc'.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'Loop_1_proc' (MEAN_HLS/mean.cpp:33) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'Loop_1_proc' (MEAN_HLS/mean.cpp:14:23)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:38 ; elapsed = 00:00:51 . Memory (MB): peak = 850.883 ; gain = 792.863
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:38 ; elapsed = 00:00:51 . Memory (MB): peak = 850.883 ; gain = 792.863
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 51.618 seconds; current allocated memory: 227.800 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.397 seconds; current allocated memory: 228.373 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.403 seconds; current allocated memory: 228.444 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.245 seconds; current allocated memory: 228.550 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mean_fadd_32ns_32ns_32_5_full_dsp_1' to 'mean_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_fdiv_32ns_32ns_32_16_1' to 'mean_fdiv_32ns_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_sitofp_32ns_32_6_1' to 'mean_sitofp_32ns_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mean_fadd_32ns_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_fdiv_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_sitofp_32ns_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.485 seconds; current allocated memory: 229.694 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/CRTL_BUS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mean' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'image_out' to AXI-Lite port CRTL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mean'.
INFO: [HLS 200-111]  Elapsed time: 0.943 seconds; current allocated memory: 230.520 MB.
INFO: [RTMG 210-279] Implementing memory 'Loop_1_proc_weight1_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:41 ; elapsed = 00:00:57 . Memory (MB): peak = 850.883 ; gain = 792.863
INFO: [SYSC 207-301] Generating SystemC RTL for mean.
INFO: [VHDL 208-304] Generating VHDL RTL for mean.
INFO: [VLOG 209-307] Generating Verilog RTL for mean.
INFO: [HLS 200-112] Total elapsed time: 57.47 seconds; peak allocated memory: 230.520 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: MEAN_HLS/mean.cpp:17:2
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 103.891 ; gain = 46.211
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 103.891 ; gain = 46.211
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:37 ; elapsed = 00:00:52 . Memory (MB): peak = 851.402 ; gain = 793.723
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:38 ; elapsed = 00:00:52 . Memory (MB): peak = 851.402 ; gain = 793.723
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (MEAN_HLS/mean.cpp:17) to a process function for dataflow in function 'mean'.
INFO: [XFORM 203-712] Applying dataflow to function 'mean', detected/extracted 1 process function(s): 
	 'Loop_1_proc'.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'Loop_1_proc' (MEAN_HLS/mean.cpp:33) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'Loop_1_proc' (MEAN_HLS/mean.cpp:14:23)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:39 ; elapsed = 00:00:54 . Memory (MB): peak = 851.402 ; gain = 793.723
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:39 ; elapsed = 00:00:54 . Memory (MB): peak = 851.402 ; gain = 793.723
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 54.498 seconds; current allocated memory: 227.847 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 228.389 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.375 seconds; current allocated memory: 228.459 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.208 seconds; current allocated memory: 228.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mean_fadd_32ns_32ns_32_5_full_dsp_1' to 'mean_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_fdiv_32ns_32ns_32_16_1' to 'mean_fdiv_32ns_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_sitofp_32ns_32_6_1' to 'mean_sitofp_32ns_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mean_fadd_32ns_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_fdiv_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_sitofp_32ns_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.405 seconds; current allocated memory: 229.710 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/CRTL_BUS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mean' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'image_out' to AXI-Lite port CRTL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mean'.
INFO: [HLS 200-111]  Elapsed time: 1.113 seconds; current allocated memory: 230.519 MB.
INFO: [RTMG 210-279] Implementing memory 'Loop_1_proc_weight1_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:42 ; elapsed = 00:01:00 . Memory (MB): peak = 851.402 ; gain = 793.723
INFO: [SYSC 207-301] Generating SystemC RTL for mean.
INFO: [VHDL 208-304] Generating VHDL RTL for mean.
INFO: [VLOG 209-307] Generating Verilog RTL for mean.
INFO: [HLS 200-112] Total elapsed time: 60.418 seconds; peak allocated memory: 230.519 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.043 ; gain = 44.879
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.043 ; gain = 44.879
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:43 ; elapsed = 00:00:58 . Memory (MB): peak = 850.250 ; gain = 792.086
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'mean' (MEAN_HLS/mean.cpp:32) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:00:59 . Memory (MB): peak = 850.250 ; gain = 792.086
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'mean' (MEAN_HLS/mean.cpp:32) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'mean' (MEAN_HLS/mean.cpp:6)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:45 ; elapsed = 00:01:01 . Memory (MB): peak = 850.250 ; gain = 792.086
INFO: [XFORM 203-811] Inferring multiple bus burst write of a total cumulative length 262144 on port 'CRTL_BUS' (MEAN_HLS/mean.cpp:32:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:45 ; elapsed = 00:01:01 . Memory (MB): peak = 850.250 ; gain = 792.086
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 61.695 seconds; current allocated memory: 217.594 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.414 seconds; current allocated memory: 218.183 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/CRTL_BUS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mean' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'image_in' and 'image_out' to AXI-Lite port CRTL_BUS.
INFO: [SYN 201-210] Renamed object name 'mean_fadd_32ns_32ns_32_5_full_dsp_1' to 'mean_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_fdiv_32ns_32ns_32_16_1' to 'mean_fdiv_32ns_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_sitofp_32ns_32_6_1' to 'mean_sitofp_32ns_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mean_fadd_32ns_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_fdiv_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_sitofp_32ns_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mean'.
INFO: [HLS 200-111]  Elapsed time: 0.873 seconds; current allocated memory: 219.639 MB.
INFO: [RTMG 210-279] Implementing memory 'mean_weight1_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:49 ; elapsed = 00:01:08 . Memory (MB): peak = 850.250 ; gain = 792.086
INFO: [SYSC 207-301] Generating SystemC RTL for mean.
INFO: [VHDL 208-304] Generating VHDL RTL for mean.
INFO: [VLOG 209-307] Generating Verilog RTL for mean.
INFO: [HLS 200-112] Total elapsed time: 67.726 seconds; peak allocated memory: 219.639 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 103.438 ; gain = 45.656
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 103.438 ; gain = 45.656
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:29 ; elapsed = 00:00:47 . Memory (MB): peak = 850.430 ; gain = 792.648
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'mean' (MEAN_HLS/mean.cpp:32) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:30 ; elapsed = 00:00:47 . Memory (MB): peak = 850.430 ; gain = 792.648
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'mean' (MEAN_HLS/mean.cpp:32) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'mean' (MEAN_HLS/mean.cpp:6)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:30 ; elapsed = 00:00:48 . Memory (MB): peak = 850.430 ; gain = 792.648
INFO: [XFORM 203-811] Inferring multiple bus burst write of a total cumulative length 262144 on port 'CRTL_BUS' (MEAN_HLS/mean.cpp:32:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:31 ; elapsed = 00:00:49 . Memory (MB): peak = 850.430 ; gain = 792.648
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.264 seconds; current allocated memory: 217.597 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.522 seconds; current allocated memory: 218.186 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/CRTL_BUS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mean' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'image_in' and 'image_out' to AXI-Lite port CRTL_BUS.
INFO: [SYN 201-210] Renamed object name 'mean_fadd_32ns_32ns_32_5_full_dsp_1' to 'mean_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_fdiv_32ns_32ns_32_16_1' to 'mean_fdiv_32ns_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_sitofp_32ns_32_6_1' to 'mean_sitofp_32ns_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mean_fadd_32ns_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_fdiv_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_sitofp_32ns_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mean'.
INFO: [HLS 200-111]  Elapsed time: 0.674 seconds; current allocated memory: 219.642 MB.
INFO: [RTMG 210-279] Implementing memory 'mean_weight1_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:33 ; elapsed = 00:00:54 . Memory (MB): peak = 850.430 ; gain = 792.648
INFO: [SYSC 207-301] Generating SystemC RTL for mean.
INFO: [VHDL 208-304] Generating VHDL RTL for mean.
INFO: [VLOG 209-307] Generating Verilog RTL for mean.
INFO: [HLS 200-112] Total elapsed time: 54.128 seconds; peak allocated memory: 219.642 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 102.605 ; gain = 44.633
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 102.605 ; gain = 44.633
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:27 ; elapsed = 00:00:55 . Memory (MB): peak = 850.180 ; gain = 792.207
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'mean' (MEAN_HLS/mean.cpp:32) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:28 ; elapsed = 00:00:56 . Memory (MB): peak = 850.180 ; gain = 792.207
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'mean' (MEAN_HLS/mean.cpp:32) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'mean' (MEAN_HLS/mean.cpp:6)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:29 ; elapsed = 00:00:57 . Memory (MB): peak = 850.180 ; gain = 792.207
INFO: [XFORM 203-811] Inferring multiple bus burst write of a total cumulative length 262144 on port 'gmem' (MEAN_HLS/mean.cpp:32:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:29 ; elapsed = 00:00:58 . Memory (MB): peak = 850.180 ; gain = 792.207
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 58.137 seconds; current allocated memory: 217.358 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.476 seconds; current allocated memory: 217.947 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mean' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'image_in' and 'image_out' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'mean_fadd_32ns_32ns_32_5_full_dsp_1' to 'mean_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_fdiv_32ns_32ns_32_16_1' to 'mean_fdiv_32ns_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_sitofp_32ns_32_6_1' to 'mean_sitofp_32ns_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mean_fadd_32ns_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_fdiv_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_sitofp_32ns_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mean'.
INFO: [HLS 200-111]  Elapsed time: 0.566 seconds; current allocated memory: 219.397 MB.
INFO: [RTMG 210-279] Implementing memory 'mean_weight1_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:31 ; elapsed = 00:01:02 . Memory (MB): peak = 850.180 ; gain = 792.207
INFO: [SYSC 207-301] Generating SystemC RTL for mean.
INFO: [VHDL 208-304] Generating VHDL RTL for mean.
INFO: [VLOG 209-307] Generating Verilog RTL for mean.
INFO: [HLS 200-112] Total elapsed time: 62.627 seconds; peak allocated memory: 219.397 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:58 . Memory (MB): peak = 103.367 ; gain = 45.426
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:58 . Memory (MB): peak = 103.367 ; gain = 45.426
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:01:00 . Memory (MB): peak = 110.383 ; gain = 52.441
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:01:01 . Memory (MB): peak = 114.734 ; gain = 56.793
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_data.data.V' (MEAN_HLS/mean.cpp:6).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_data.data.V' (MEAN_HLS/mean.cpp:6).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:01:01 . Memory (MB): peak = 140.430 ; gain = 82.488
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:01:02 . Memory (MB): peak = 141.477 ; gain = 83.535
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 62.367 seconds; current allocated memory: 90.321 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 90.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/in_data_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/in_data_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/in_data_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/in_data_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/in_data_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/in_data_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/in_data_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/out_data_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/out_data_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/out_data_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/out_data_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/out_data_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/out_data_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/out_data_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/constant_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'mean' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'constant_V' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mean'.
INFO: [HLS 200-111]  Elapsed time: 0.409 seconds; current allocated memory: 91.664 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:01:06 . Memory (MB): peak = 142.527 ; gain = 84.586
INFO: [SYSC 207-301] Generating SystemC RTL for mean.
INFO: [VHDL 208-304] Generating VHDL RTL for mean.
INFO: [VLOG 209-307] Generating Verilog RTL for mean.
INFO: [HLS 200-112] Total elapsed time: 66.002 seconds; peak allocated memory: 91.664 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:36 . Memory (MB): peak = 103.328 ; gain = 46.324
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:36 . Memory (MB): peak = 103.328 ; gain = 46.324
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:41 ; elapsed = 00:01:19 . Memory (MB): peak = 793.594 ; gain = 736.590
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:81) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned int, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, float>' into '__hls_fptoui_float_i32' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i32' into 'mean' (MEAN_HLS/mean.cpp:35) automatically.
ERROR: [SYNCHK 200-11] MEAN_HLS/mean.cpp:9: Argument 'image_in.data.V' of function 'mean' (MEAN_HLS/mean.cpp:9) has an unsynthesizable type (possible cause(s): pointer to pointer or global pointer).
ERROR: [SYNCHK 200-92] Port 'image_out.data.V' (MEAN_HLS/mean.cpp:9) of function 'mean' cannot be set to a AXIS 
ERROR: [SYNCHK 200-92] as it has both write (MEAN_HLS/mean.cpp:35:4) and read (MEAN_HLS/mean.cpp:35:4) operations.
INFO: [SYNCHK 200-10] 2 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 103.316 ; gain = 46.375
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 103.316 ; gain = 46.375
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:39 ; elapsed = 00:01:04 . Memory (MB): peak = 852.813 ; gain = 795.871
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'mean' (MEAN_HLS/mean.cpp:33) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:40 ; elapsed = 00:01:04 . Memory (MB): peak = 852.813 ; gain = 795.871
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'mean' (MEAN_HLS/mean.cpp:33) automatically.
WARNING: [XFORM 203-124] Array  'image_in': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [XFORM 203-11] Balancing expressions in function 'mean' (MEAN_HLS/mean.cpp:7)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:41 ; elapsed = 00:01:08 . Memory (MB): peak = 852.813 ; gain = 795.871
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:42 ; elapsed = 00:01:08 . Memory (MB): peak = 852.813 ; gain = 795.871
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 69.536 seconds; current allocated memory: 225.033 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.938 seconds; current allocated memory: 225.530 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mean' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mean_fadd_32ns_32ns_32_5_full_dsp_1' to 'mean_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_fdiv_32ns_32ns_32_16_1' to 'mean_fdiv_32ns_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_sitofp_32ns_32_6_1' to 'mean_sitofp_32ns_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mean_fadd_32ns_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_fdiv_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_sitofp_32ns_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mean'.
INFO: [HLS 200-111]  Elapsed time: 0.663 seconds; current allocated memory: 226.582 MB.
INFO: [RTMG 210-279] Implementing memory 'mean_weight1_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:44 ; elapsed = 00:01:18 . Memory (MB): peak = 852.813 ; gain = 795.871
INFO: [SYSC 207-301] Generating SystemC RTL for mean.
INFO: [VHDL 208-304] Generating VHDL RTL for mean.
INFO: [VLOG 209-307] Generating Verilog RTL for mean.
INFO: [HLS 200-112] Total elapsed time: 77.851 seconds; peak allocated memory: 226.582 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:38 . Memory (MB): peak = 103.191 ; gain = 45.270
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:38 . Memory (MB): peak = 103.191 ; gain = 45.270
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:44 ; elapsed = 00:01:24 . Memory (MB): peak = 793.582 ; gain = 735.660
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:81) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned int, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, float>' into '__hls_fptoui_float_i32' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i32' into 'mean' (MEAN_HLS/mean.cpp:35) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:45 ; elapsed = 00:01:24 . Memory (MB): peak = 793.582 ; gain = 735.660
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'image_out.data.V' (MEAN_HLS/mean.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'image_in.data.V' (MEAN_HLS/mean.cpp:9).
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned int, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, float>' into '__hls_fptoui_float_i32' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i32' into 'mean' (MEAN_HLS/mean.cpp:35) automatically.
WARNING: [XFORM 203-124] Array  'image_in.data.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'image_in.keep.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'image_in.strb.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'image_in.user.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'image_in.last.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'image_in.id.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'image_in.dest.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [XFORM 203-11] Balancing expressions in function 'mean' (MEAN_HLS/mean.cpp:9)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:46 ; elapsed = 00:01:26 . Memory (MB): peak = 793.582 ; gain = 735.660
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:47 ; elapsed = 00:01:27 . Memory (MB): peak = 793.582 ; gain = 735.660
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 87.213 seconds; current allocated memory: 231.504 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.363 seconds; current allocated memory: 232.056 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mean' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mean_fadd_32ns_32ns_32_5_full_dsp_1' to 'mean_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_fdiv_32ns_32ns_32_16_1' to 'mean_fdiv_32ns_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_sitofp_64ns_32_6_1' to 'mean_sitofp_64ns_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mean_fadd_32ns_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_fdiv_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_sitofp_64ns_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mean'.
INFO: [HLS 200-111]  Elapsed time: 0.734 seconds; current allocated memory: 233.911 MB.
INFO: [RTMG 210-279] Implementing memory 'mean_weight1_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:50 ; elapsed = 00:01:32 . Memory (MB): peak = 793.582 ; gain = 735.660
INFO: [SYSC 207-301] Generating SystemC RTL for mean.
INFO: [VHDL 208-304] Generating VHDL RTL for mean.
INFO: [VLOG 209-307] Generating Verilog RTL for mean.
INFO: [HLS 200-112] Total elapsed time: 92.609 seconds; peak allocated memory: 233.911 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:32 . Memory (MB): peak = 103.453 ; gain = 45.629
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:32 . Memory (MB): peak = 103.453 ; gain = 45.629
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:39 ; elapsed = 00:01:12 . Memory (MB): peak = 793.383 ; gain = 735.559
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:81) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned int, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, float>' into '__hls_fptoui_float_i32' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i32' into 'mean' (MEAN_HLS/mean.cpp:35) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:40 ; elapsed = 00:01:13 . Memory (MB): peak = 793.383 ; gain = 735.559
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'image_out.data.V' (MEAN_HLS/mean.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'image_in.data.V' (MEAN_HLS/mean.cpp:9).
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned int, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, float>' into '__hls_fptoui_float_i32' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i32' into 'mean' (MEAN_HLS/mean.cpp:35) automatically.
WARNING: [XFORM 203-124] Array  'image_in.data.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'image_in.keep.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'image_in.strb.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'image_in.user.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'image_in.last.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'image_in.id.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'image_in.dest.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [XFORM 203-11] Balancing expressions in function 'mean' (MEAN_HLS/mean.cpp:9)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:41 ; elapsed = 00:01:15 . Memory (MB): peak = 793.383 ; gain = 735.559
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:42 ; elapsed = 00:01:16 . Memory (MB): peak = 793.383 ; gain = 735.559
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 75.987 seconds; current allocated memory: 231.505 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.397 seconds; current allocated memory: 232.057 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mean' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mean_fadd_32ns_32ns_32_5_full_dsp_1' to 'mean_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_fdiv_32ns_32ns_32_16_1' to 'mean_fdiv_32ns_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_sitofp_64ns_32_6_1' to 'mean_sitofp_64ns_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mean_fadd_32ns_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_fdiv_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_sitofp_64ns_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mean'.
INFO: [HLS 200-111]  Elapsed time: 0.827 seconds; current allocated memory: 233.912 MB.
INFO: [RTMG 210-279] Implementing memory 'mean_weight1_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:45 ; elapsed = 00:01:21 . Memory (MB): peak = 793.383 ; gain = 735.559
INFO: [SYSC 207-301] Generating SystemC RTL for mean.
INFO: [VHDL 208-304] Generating VHDL RTL for mean.
INFO: [VLOG 209-307] Generating Verilog RTL for mean.
INFO: [HLS 200-112] Total elapsed time: 81.175 seconds; peak allocated memory: 233.912 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 103.367 ; gain = 46.008
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 103.367 ; gain = 46.008
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:34 . Memory (MB): peak = 164.699 ; gain = 107.340
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:81) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned int, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, float>' into '__hls_fptoui_float_i32' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i32' into 'mean' (MEAN_HLS/mean.cpp:35) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:35 . Memory (MB): peak = 191.992 ; gain = 134.633
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'image_out.data.V' (MEAN_HLS/mean.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'image_in.data.V' (MEAN_HLS/mean.cpp:9).
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned int, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, float>' into '__hls_fptoui_float_i32' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i32' into 'mean' (MEAN_HLS/mean.cpp:35) automatically.
WARNING: [XFORM 203-124] Array  'image_in.data.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'image_in.keep.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'image_in.strb.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'image_in.user.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'image_in.last.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'image_in.id.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'image_in.dest.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [XFORM 203-11] Balancing expressions in function 'mean' (MEAN_HLS/mean.cpp:9)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:38 . Memory (MB): peak = 253.527 ; gain = 196.168
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:39 . Memory (MB): peak = 265.055 ; gain = 207.695
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 38.815 seconds; current allocated memory: 202.822 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.326 seconds; current allocated memory: 203.372 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mean' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mean_fadd_32ns_32ns_32_5_full_dsp_1' to 'mean_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_fdiv_32ns_32ns_32_16_1' to 'mean_fdiv_32ns_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_sitofp_64ns_32_6_1' to 'mean_sitofp_64ns_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mean_fadd_32ns_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_fdiv_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_sitofp_64ns_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mean'.
INFO: [HLS 200-111]  Elapsed time: 0.724 seconds; current allocated memory: 205.227 MB.
INFO: [RTMG 210-279] Implementing memory 'mean_weight1_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:44 . Memory (MB): peak = 265.055 ; gain = 207.695
INFO: [SYSC 207-301] Generating SystemC RTL for mean.
INFO: [VHDL 208-304] Generating VHDL RTL for mean.
INFO: [VLOG 209-307] Generating Verilog RTL for mean.
INFO: [HLS 200-112] Total elapsed time: 44.027 seconds; peak allocated memory: 205.227 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 103.301 ; gain = 45.918
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 103.301 ; gain = 45.918
INFO: [HLS 200-10] Starting code transformations ...
ERROR: [SYNCHK 200-79] Cannot find the top function 'mean' in the design. Possible causes are: (1) the top function name is misspelled; (2) the top function is nonexistent or declared as static.
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 103.262 ; gain = 45.422
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 103.262 ; gain = 45.422
INFO: [HLS 200-10] Starting code transformations ...
ERROR: [SYNCHK 200-79] Cannot find the top function 'mean' in the design. Possible causes are: (1) the top function name is misspelled; (2) the top function is nonexistent or declared as static.
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 103.340 ; gain = 46.004
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 103.340 ; gain = 46.004
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 110.723 ; gain = 53.387
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-11] MEAN_HLS/mean.cpp:9: Argument 'in_data.data.V' of function 'mean' (MEAN_HLS/mean.cpp:9) has an unsynthesizable type (possible cause(s): pointer to pointer or global pointer).
ERROR: [SYNCHK 200-92] Port 'out_data.data.V' (MEAN_HLS/mean.cpp:9) of function 'mean' cannot be set to a AXIS 
ERROR: [SYNCHK 200-92] as it has both write (MEAN_HLS/mean.cpp:18:23) and read (MEAN_HLS/mean.cpp:18:3) operations.
INFO: [SYNCHK 200-10] 2 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 103.371 ; gain = 45.313
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 103.371 ; gain = 45.313
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 110.520 ; gain = 52.461
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 114.738 ; gain = 56.680
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_data.data.V' (MEAN_HLS/mean.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_data.data.V' (MEAN_HLS/mean.cpp:9).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 139.859 ; gain = 81.801
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 141.168 ; gain = 83.109
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.148 seconds; current allocated memory: 90.792 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 90.970 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/in_data_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/in_data_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/in_data_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/in_data_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/in_data_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/in_data_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/in_data_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/out_data_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/out_data_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/out_data_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/out_data_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/out_data_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/out_data_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/out_data_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mean' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mean'.
INFO: [HLS 200-111]  Elapsed time: 0.321 seconds; current allocated memory: 92.085 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:25 . Memory (MB): peak = 142.672 ; gain = 84.613
INFO: [SYSC 207-301] Generating SystemC RTL for mean.
INFO: [VHDL 208-304] Generating VHDL RTL for mean.
INFO: [VLOG 209-307] Generating Verilog RTL for mean.
INFO: [HLS 200-112] Total elapsed time: 24.877 seconds; peak allocated memory: 92.085 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:37 . Memory (MB): peak = 103.434 ; gain = 45.500
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:37 . Memory (MB): peak = 103.434 ; gain = 45.500
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:38 . Memory (MB): peak = 110.563 ; gain = 52.629
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:38 . Memory (MB): peak = 114.750 ; gain = 56.816
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_data.data.V' (MEAN_HLS/mean.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_data.data.V' (MEAN_HLS/mean.cpp:9).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:38 . Memory (MB): peak = 140.125 ; gain = 82.191
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:39 . Memory (MB): peak = 141.641 ; gain = 83.707
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 38.769 seconds; current allocated memory: 90.805 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.154 seconds; current allocated memory: 90.983 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/in_data_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/in_data_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/in_data_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/in_data_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/in_data_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/in_data_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/in_data_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/out_data_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/out_data_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/out_data_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/out_data_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/out_data_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/out_data_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/out_data_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mean' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mean'.
INFO: [HLS 200-111]  Elapsed time: 0.309 seconds; current allocated memory: 92.098 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:42 . Memory (MB): peak = 143.102 ; gain = 85.168
INFO: [SYSC 207-301] Generating SystemC RTL for mean.
INFO: [VHDL 208-304] Generating VHDL RTL for mean.
INFO: [VLOG 209-307] Generating Verilog RTL for mean.
INFO: [HLS 200-112] Total elapsed time: 41.629 seconds; peak allocated memory: 92.098 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 103.066 ; gain = 45.855
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 103.066 ; gain = 45.855
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:37 ; elapsed = 00:01:14 . Memory (MB): peak = 793.117 ; gain = 735.906
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:81) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned int, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, float>' into '__hls_fptoui_float_i32' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i32' into 'mean' (MEAN_HLS/mean.cpp:36) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:38 ; elapsed = 00:01:15 . Memory (MB): peak = 793.117 ; gain = 735.906
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'image_out.data.V' (MEAN_HLS/mean.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'image_in.data.V' (MEAN_HLS/mean.cpp:9).
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned int, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, float>' into '__hls_fptoui_float_i32' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i32' into 'mean' (MEAN_HLS/mean.cpp:36) automatically.
WARNING: [XFORM 203-124] Array  'image_in.data.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [XFORM 203-11] Balancing expressions in function 'mean' (MEAN_HLS/mean.cpp:9)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:40 ; elapsed = 00:01:16 . Memory (MB): peak = 793.117 ; gain = 735.906
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:40 ; elapsed = 00:01:17 . Memory (MB): peak = 793.117 ; gain = 735.906
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 77.217 seconds; current allocated memory: 231.500 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.407 seconds; current allocated memory: 232.052 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mean' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mean_fadd_32ns_32ns_32_5_full_dsp_1' to 'mean_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_fdiv_32ns_32ns_32_16_1' to 'mean_fdiv_32ns_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_sitofp_64ns_32_6_1' to 'mean_sitofp_64ns_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mean_fadd_32ns_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_fdiv_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_sitofp_64ns_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mean'.
INFO: [HLS 200-111]  Elapsed time: 0.697 seconds; current allocated memory: 233.907 MB.
INFO: [RTMG 210-279] Implementing memory 'mean_weight1_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:43 ; elapsed = 00:01:22 . Memory (MB): peak = 793.117 ; gain = 735.906
INFO: [SYSC 207-301] Generating SystemC RTL for mean.
INFO: [VHDL 208-304] Generating VHDL RTL for mean.
INFO: [VLOG 209-307] Generating Verilog RTL for mean.
INFO: [HLS 200-112] Total elapsed time: 82.259 seconds; peak allocated memory: 233.907 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:26 . Memory (MB): peak = 103.379 ; gain = 46.082
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:26 . Memory (MB): peak = 103.379 ; gain = 46.082
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:30 . Memory (MB): peak = 148.898 ; gain = 91.602
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:30 . Memory (MB): peak = 148.898 ; gain = 91.602
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'image_out.data.V' (MEAN_HLS/mean.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'image_in.data.V' (MEAN_HLS/mean.cpp:9).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:30 . Memory (MB): peak = 171.328 ; gain = 114.031
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:31 . Memory (MB): peak = 171.852 ; gain = 114.555
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 30.81 seconds; current allocated memory: 119.637 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 119.829 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mean' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mean'.
INFO: [HLS 200-111]  Elapsed time: 0.407 seconds; current allocated memory: 120.970 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:33 . Memory (MB): peak = 173.332 ; gain = 116.035
INFO: [SYSC 207-301] Generating SystemC RTL for mean.
INFO: [VHDL 208-304] Generating VHDL RTL for mean.
INFO: [VLOG 209-307] Generating Verilog RTL for mean.
INFO: [HLS 200-112] Total elapsed time: 33.626 seconds; peak allocated memory: 120.970 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 103.207 ; gain = 45.727
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 103.207 ; gain = 45.727
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:11 ; elapsed = 00:00:34 . Memory (MB): peak = 149.727 ; gain = 92.246
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:35 . Memory (MB): peak = 149.727 ; gain = 92.246
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'image_out.data.V' (MEAN_HLS/mean.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'image_in.data.V' (MEAN_HLS/mean.cpp:9).
WARNING: [XFORM 203-124] Array  'image_in.data.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [XFORM 203-11] Balancing expressions in function 'mean' (MEAN_HLS/mean.cpp:9)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:35 . Memory (MB): peak = 173.188 ; gain = 115.707
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:35 . Memory (MB): peak = 174.238 ; gain = 116.758
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.651 seconds; current allocated memory: 121.314 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.245 seconds; current allocated memory: 121.752 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mean' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mean_sdiv_32ns_32ns_32_36_seq_1' to 'mean_sdiv_32ns_32bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mean_sdiv_32ns_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mean'.
INFO: [HLS 200-111]  Elapsed time: 0.541 seconds; current allocated memory: 123.470 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'mean_sdiv_32ns_32bkb_div'
INFO: [RTMG 210-279] Implementing memory 'mean_weight1_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:14 ; elapsed = 00:00:39 . Memory (MB): peak = 178.012 ; gain = 120.531
INFO: [SYSC 207-301] Generating SystemC RTL for mean.
INFO: [VHDL 208-304] Generating VHDL RTL for mean.
INFO: [VLOG 209-307] Generating Verilog RTL for mean.
INFO: [HLS 200-112] Total elapsed time: 39.447 seconds; peak allocated memory: 123.470 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 103.379 ; gain = 45.754
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 103.379 ; gain = 45.754
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:08 ; elapsed = 00:00:26 . Memory (MB): peak = 150.074 ; gain = 92.449
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 150.074 ; gain = 92.449
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'image_out.data.V' (MEAN_HLS/mean.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'image_in.data.V' (MEAN_HLS/mean.cpp:9).
WARNING: [XFORM 203-124] Array  'image_in.data.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'image_in.keep.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'image_in.strb.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'image_in.user.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'image_in.last.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'image_in.id.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'image_in.dest.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'image_out.data.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'image_out.keep.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'image_out.strb.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'image_out.user.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'image_out.last.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'image_out.id.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'image_out.dest.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [XFORM 203-11] Balancing expressions in function 'mean' (MEAN_HLS/mean.cpp:9)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:28 . Memory (MB): peak = 173.891 ; gain = 116.266
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:28 . Memory (MB): peak = 174.676 ; gain = 117.051
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 28.049 seconds; current allocated memory: 121.256 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 121.628 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mean' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mean'.
INFO: [HLS 200-111]  Elapsed time: 0.418 seconds; current allocated memory: 123.022 MB.
INFO: [RTMG 210-279] Implementing memory 'mean_weight1_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:31 . Memory (MB): peak = 178.195 ; gain = 120.570
INFO: [SYSC 207-301] Generating SystemC RTL for mean.
INFO: [VHDL 208-304] Generating VHDL RTL for mean.
INFO: [VLOG 209-307] Generating Verilog RTL for mean.
INFO: [HLS 200-112] Total elapsed time: 30.717 seconds; peak allocated memory: 123.022 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 103.090 ; gain = 44.891
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 103.090 ; gain = 44.891
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:34 . Memory (MB): peak = 177.859 ; gain = 119.660
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:35 . Memory (MB): peak = 177.859 ; gain = 119.660
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'image_out.data.V' (MEAN_HLS/mean.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'image_in.data.V' (MEAN_HLS/mean.cpp:9).
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MEAN_HLS/mean.cpp:30:5) to (MEAN_HLS/mean.cpp:28:23) in function 'mean'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'mean' (MEAN_HLS/mean.cpp:9)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:35 . Memory (MB): peak = 202.188 ; gain = 143.988
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:36 . Memory (MB): peak = 202.449 ; gain = 144.250
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 36.297 seconds; current allocated memory: 145.764 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.305 seconds; current allocated memory: 146.298 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mean' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mean_sdiv_32ns_32ns_32_36_seq_1' to 'mean_sdiv_32ns_32bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mean_sdiv_32ns_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mean'.
INFO: [HLS 200-111]  Elapsed time: 0.615 seconds; current allocated memory: 148.197 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'mean_sdiv_32ns_32bkb_div'
INFO: [RTMG 210-279] Implementing memory 'mean_weight1_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'mean_in_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:40 . Memory (MB): peak = 207.258 ; gain = 149.059
INFO: [SYSC 207-301] Generating SystemC RTL for mean.
INFO: [VHDL 208-304] Generating VHDL RTL for mean.
INFO: [VLOG 209-307] Generating Verilog RTL for mean.
INFO: [HLS 200-112] Total elapsed time: 40.102 seconds; peak allocated memory: 148.197 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:34 . Memory (MB): peak = 103.434 ; gain = 46.301
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:34 . Memory (MB): peak = 103.434 ; gain = 46.301
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:43 . Memory (MB): peak = 149.648 ; gain = 92.516
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:43 . Memory (MB): peak = 149.648 ; gain = 92.516
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'image_out.data.V' (MEAN_HLS/mean.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'image_in.data.V' (MEAN_HLS/mean.cpp:9).
WARNING: [XFORM 203-124] Array  'image_in.data.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [XFORM 203-11] Balancing expressions in function 'mean' (MEAN_HLS/mean.cpp:9)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:44 . Memory (MB): peak = 173.168 ; gain = 116.035
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:44 . Memory (MB): peak = 174.160 ; gain = 117.027
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 44.259 seconds; current allocated memory: 121.313 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.303 seconds; current allocated memory: 121.752 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mean' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mean_sdiv_32ns_32ns_32_36_seq_1' to 'mean_sdiv_32ns_32bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mean_sdiv_32ns_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mean'.
INFO: [HLS 200-111]  Elapsed time: 0.401 seconds; current allocated memory: 123.470 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'mean_sdiv_32ns_32bkb_div'
INFO: [RTMG 210-279] Implementing memory 'mean_weight1_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:47 . Memory (MB): peak = 177.934 ; gain = 120.801
INFO: [SYSC 207-301] Generating SystemC RTL for mean.
INFO: [VHDL 208-304] Generating VHDL RTL for mean.
INFO: [VLOG 209-307] Generating Verilog RTL for mean.
INFO: [HLS 200-112] Total elapsed time: 47.502 seconds; peak allocated memory: 123.470 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
WARNING: [HLS 200-40] In file included from MEAN_HLS/mean.cpp:1:
MEAN_HLS/mean.cpp:35:56: error: invalid operands to binary expression ('stream_type' (aka 'ap_axiu<32, 1, 1, 1>') and 'int')
   image_out[i * 512 + j].data = image_in[i * 512 + j] + i;
                                 ~~~~~~~~~~~~~~~~~~~~~ ^ ~
...
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from MEAN_HLS/mean.cpp:1:
MEAN_HLS/mean.cpp:35:56: error: invalid operands to binary expression ('stream_type' (aka 'ap_axiu<32, 1, 1, 1>') and 'int')
   image_out[i * 512 + j].data = image_in[i * 512 + j] + i;
                                 ~~~~~~~~~~~~~~~~~~~~~ ^ ~
...
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:35 . Memory (MB): peak = 103.355 ; gain = 45.309
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:35 . Memory (MB): peak = 103.355 ; gain = 45.309
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:38 . Memory (MB): peak = 149.637 ; gain = 91.590
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:39 . Memory (MB): peak = 149.637 ; gain = 91.590
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'image_out.data.V' (MEAN_HLS/mean.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'image_in.data.V' (MEAN_HLS/mean.cpp:9).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:39 . Memory (MB): peak = 173.367 ; gain = 115.320
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:39 . Memory (MB): peak = 173.891 ; gain = 115.844
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 39.587 seconds; current allocated memory: 120.520 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.162 seconds; current allocated memory: 120.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mean' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mean'.
INFO: [HLS 200-111]  Elapsed time: 0.311 seconds; current allocated memory: 121.852 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:42 . Memory (MB): peak = 174.859 ; gain = 116.813
INFO: [SYSC 207-301] Generating SystemC RTL for mean.
INFO: [VHDL 208-304] Generating VHDL RTL for mean.
INFO: [VLOG 209-307] Generating Verilog RTL for mean.
INFO: [HLS 200-112] Total elapsed time: 41.983 seconds; peak allocated memory: 121.852 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 103.402 ; gain = 45.598
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 103.402 ; gain = 45.598
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 149.781 ; gain = 91.977
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 149.781 ; gain = 91.977
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'image_out.data.V' (MEAN_HLS/mean.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'image_in.data.V' (MEAN_HLS/mean.cpp:9).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 172.934 ; gain = 115.129
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 173.719 ; gain = 115.914
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.69 seconds; current allocated memory: 120.527 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.129 seconds; current allocated memory: 120.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mean' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mean'.
INFO: [HLS 200-111]  Elapsed time: 0.319 seconds; current allocated memory: 121.863 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:23 . Memory (MB): peak = 174.789 ; gain = 116.984
INFO: [SYSC 207-301] Generating SystemC RTL for mean.
INFO: [VHDL 208-304] Generating VHDL RTL for mean.
INFO: [VLOG 209-307] Generating Verilog RTL for mean.
INFO: [HLS 200-112] Total elapsed time: 22.784 seconds; peak allocated memory: 121.863 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:35 . Memory (MB): peak = 103.211 ; gain = 46.012
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:35 . Memory (MB): peak = 103.211 ; gain = 46.012
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:42 . Memory (MB): peak = 149.102 ; gain = 91.902
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:43 . Memory (MB): peak = 149.102 ; gain = 91.902
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'image_out.data.V' (MEAN_HLS/mean.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'image_in.data.V' (MEAN_HLS/mean.cpp:9).
WARNING: [XFORM 203-124] Array  'image_in.data.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:43 . Memory (MB): peak = 171.477 ; gain = 114.277
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:43 . Memory (MB): peak = 172.004 ; gain = 114.805
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 43.77 seconds; current allocated memory: 119.200 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.235 seconds; current allocated memory: 119.537 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mean' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mean_sdiv_32ns_32ns_32_36_seq_1' to 'mean_sdiv_32ns_32bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mean_sdiv_32ns_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mean'.
INFO: [HLS 200-111]  Elapsed time: 0.407 seconds; current allocated memory: 121.117 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'mean_sdiv_32ns_32bkb_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:46 . Memory (MB): peak = 175.270 ; gain = 118.070
INFO: [SYSC 207-301] Generating SystemC RTL for mean.
INFO: [VHDL 208-304] Generating VHDL RTL for mean.
INFO: [VLOG 209-307] Generating Verilog RTL for mean.
INFO: [HLS 200-112] Total elapsed time: 46.586 seconds; peak allocated memory: 121.117 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:42 . Memory (MB): peak = 103.414 ; gain = 46.051
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:42 . Memory (MB): peak = 103.414 ; gain = 46.051
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:50 . Memory (MB): peak = 148.953 ; gain = 91.590
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:50 . Memory (MB): peak = 148.953 ; gain = 91.590
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'image_out.data.V' (MEAN_HLS/mean.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'image_in.data.V' (MEAN_HLS/mean.cpp:9).
WARNING: [XFORM 203-124] Array  'image_in.data.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:51 . Memory (MB): peak = 171.859 ; gain = 114.496
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:51 . Memory (MB): peak = 172.121 ; gain = 114.758
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 51.314 seconds; current allocated memory: 119.153 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 119.487 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mean' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mean_sdiv_32ns_32ns_32_36_seq_1' to 'mean_sdiv_32ns_32bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mean_sdiv_32ns_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mean'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 121.096 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'mean_sdiv_32ns_32bkb_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:54 . Memory (MB): peak = 175.043 ; gain = 117.680
INFO: [SYSC 207-301] Generating SystemC RTL for mean.
INFO: [VHDL 208-304] Generating VHDL RTL for mean.
INFO: [VLOG 209-307] Generating Verilog RTL for mean.
INFO: [HLS 200-112] Total elapsed time: 54.366 seconds; peak allocated memory: 121.096 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 103.352 ; gain = 46.145
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 103.352 ; gain = 46.145
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:33 . Memory (MB): peak = 148.672 ; gain = 91.465
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:33 . Memory (MB): peak = 148.672 ; gain = 91.465
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'image_out.data.V' (MEAN_HLS/mean.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'image_in.data.V' (MEAN_HLS/mean.cpp:9).
WARNING: [XFORM 203-124] Array  'image_in.data.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:34 . Memory (MB): peak = 172.051 ; gain = 114.844
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:34 . Memory (MB): peak = 172.313 ; gain = 115.105
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.396 seconds; current allocated memory: 119.138 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.181 seconds; current allocated memory: 119.460 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mean' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mean_sdiv_32ns_32ns_32_36_seq_1' to 'mean_sdiv_32ns_32bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mean_sdiv_32ns_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mean'.
INFO: [HLS 200-111]  Elapsed time: 0.438 seconds; current allocated memory: 121.029 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'mean_sdiv_32ns_32bkb_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:37 . Memory (MB): peak = 174.633 ; gain = 117.426
INFO: [SYSC 207-301] Generating SystemC RTL for mean.
INFO: [VHDL 208-304] Generating VHDL RTL for mean.
INFO: [VLOG 209-307] Generating Verilog RTL for mean.
INFO: [HLS 200-112] Total elapsed time: 37.221 seconds; peak allocated memory: 121.029 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 103.656 ; gain = 45.637
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 103.656 ; gain = 45.637
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:34 . Memory (MB): peak = 148.855 ; gain = 90.836
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:34 . Memory (MB): peak = 148.855 ; gain = 90.836
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'image_out.data.V' (MEAN_HLS/mean.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'image_in.data.V' (MEAN_HLS/mean.cpp:9).
WARNING: [XFORM 203-124] Array  'image_in.data.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:35 . Memory (MB): peak = 172.332 ; gain = 114.313
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:35 . Memory (MB): peak = 172.859 ; gain = 114.840
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.953 seconds; current allocated memory: 119.140 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 119.462 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mean' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mean_sdiv_32ns_32ns_32_36_seq_1' to 'mean_sdiv_32ns_32bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mean_sdiv_32ns_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mean'.
INFO: [HLS 200-111]  Elapsed time: 0.391 seconds; current allocated memory: 121.031 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'mean_sdiv_32ns_32bkb_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:38 . Memory (MB): peak = 175.043 ; gain = 117.023
INFO: [SYSC 207-301] Generating SystemC RTL for mean.
INFO: [VHDL 208-304] Generating VHDL RTL for mean.
INFO: [VLOG 209-307] Generating Verilog RTL for mean.
INFO: [HLS 200-112] Total elapsed time: 37.66 seconds; peak allocated memory: 121.031 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 103.418 ; gain = 45.762
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 103.418 ; gain = 45.762
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:30 . Memory (MB): peak = 149.750 ; gain = 92.094
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:30 . Memory (MB): peak = 149.750 ; gain = 92.094
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'image_out.data.V' (MEAN_HLS/mean.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'image_in.data.V' (MEAN_HLS/mean.cpp:9).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:31 . Memory (MB): peak = 173.707 ; gain = 116.051
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:31 . Memory (MB): peak = 174.496 ; gain = 116.840
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 31.219 seconds; current allocated memory: 120.664 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.147 seconds; current allocated memory: 120.861 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mean' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mean'.
INFO: [HLS 200-111]  Elapsed time: 0.363 seconds; current allocated memory: 122.007 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:33 . Memory (MB): peak = 175.465 ; gain = 117.809
INFO: [SYSC 207-301] Generating SystemC RTL for mean.
INFO: [VHDL 208-304] Generating VHDL RTL for mean.
INFO: [VLOG 209-307] Generating Verilog RTL for mean.
INFO: [HLS 200-112] Total elapsed time: 33.441 seconds; peak allocated memory: 122.007 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:35 . Memory (MB): peak = 103.359 ; gain = 45.438
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:35 . Memory (MB): peak = 103.359 ; gain = 45.438
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 177.859 ; gain = 119.938
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 177.859 ; gain = 119.938
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'image_out.data.V' (MEAN_HLS/mean.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'image_in.data.V' (MEAN_HLS/mean.cpp:9).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:38 . Memory (MB): peak = 201.824 ; gain = 143.902
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:38 . Memory (MB): peak = 202.086 ; gain = 144.164
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 38.125 seconds; current allocated memory: 145.029 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 145.278 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mean' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mean'.
INFO: [HLS 200-111]  Elapsed time: 0.356 seconds; current allocated memory: 146.602 MB.
INFO: [RTMG 210-278] Implementing memory 'mean_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:41 . Memory (MB): peak = 204.063 ; gain = 146.141
INFO: [SYSC 207-301] Generating SystemC RTL for mean.
INFO: [VHDL 208-304] Generating VHDL RTL for mean.
INFO: [VLOG 209-307] Generating Verilog RTL for mean.
INFO: [HLS 200-112] Total elapsed time: 40.995 seconds; peak allocated memory: 146.602 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 103.297 ; gain = 45.973
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 103.297 ; gain = 45.973
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 110.039 ; gain = 52.715
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 114.473 ; gain = 57.148
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'image_out.data.V' (MEAN_HLS/mean.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'image_in.data.V' (MEAN_HLS/mean.cpp:9).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 139.379 ; gain = 82.055
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:31 . Memory (MB): peak = 140.957 ; gain = 83.633
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 30.663 seconds; current allocated memory: 89.754 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.142 seconds; current allocated memory: 89.944 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mean' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mean'.
INFO: [HLS 200-111]  Elapsed time: 0.338 seconds; current allocated memory: 91.085 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:33 . Memory (MB): peak = 142.188 ; gain = 84.863
INFO: [SYSC 207-301] Generating SystemC RTL for mean.
INFO: [VHDL 208-304] Generating VHDL RTL for mean.
INFO: [VLOG 209-307] Generating Verilog RTL for mean.
INFO: [HLS 200-112] Total elapsed time: 32.83 seconds; peak allocated memory: 91.085 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:40 . Memory (MB): peak = 103.266 ; gain = 45.285
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:40 . Memory (MB): peak = 103.266 ; gain = 45.285
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 110.121 ; gain = 52.141
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 114.578 ; gain = 56.598
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'image_out.data.V' (MEAN_HLS/mean.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'image_in.data.V' (MEAN_HLS/mean.cpp:9).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:42 . Memory (MB): peak = 140.641 ; gain = 82.660
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:42 . Memory (MB): peak = 141.688 ; gain = 83.707
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 42.297 seconds; current allocated memory: 90.130 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 90.389 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mean' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mean'.
INFO: [HLS 200-111]  Elapsed time: 0.366 seconds; current allocated memory: 91.689 MB.
INFO: [RTMG 210-278] Implementing memory 'mean_buf_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:45 . Memory (MB): peak = 143.629 ; gain = 85.648
INFO: [SYSC 207-301] Generating SystemC RTL for mean.
INFO: [VHDL 208-304] Generating VHDL RTL for mean.
INFO: [VLOG 209-307] Generating Verilog RTL for mean.
INFO: [HLS 200-112] Total elapsed time: 45.023 seconds; peak allocated memory: 91.689 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 103.297 ; gain = 45.520
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 103.297 ; gain = 45.520
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:32 . Memory (MB): peak = 110.273 ; gain = 52.496
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 114.992 ; gain = 57.215
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'image_out.data.V' (MEAN_HLS/mean.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'image_in.data.V' (MEAN_HLS/mean.cpp:9).
WARNING: [XFORM 203-124] Array  'image_in.keep.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'image_in.strb.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'image_in.user.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'image_in.last.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'image_in.id.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'image_in.dest.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 141.070 ; gain = 83.293
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 141.332 ; gain = 83.555
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 33.55 seconds; current allocated memory: 90.640 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 90.991 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mean' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mean'.
INFO: [HLS 200-111]  Elapsed time: 0.378 seconds; current allocated memory: 92.467 MB.
INFO: [RTMG 210-278] Implementing memory 'mean_buf_data_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mean_buf_keep_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:36 . Memory (MB): peak = 145.125 ; gain = 87.348
INFO: [SYSC 207-301] Generating SystemC RTL for mean.
INFO: [VHDL 208-304] Generating VHDL RTL for mean.
INFO: [VLOG 209-307] Generating Verilog RTL for mean.
INFO: [HLS 200-112] Total elapsed time: 36.277 seconds; peak allocated memory: 92.467 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 103.387 ; gain = 45.637
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 103.387 ; gain = 45.637
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:34 . Memory (MB): peak = 148.723 ; gain = 90.973
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:34 . Memory (MB): peak = 148.723 ; gain = 90.973
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:34 . Memory (MB): peak = 171.793 ; gain = 114.043
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:35 . Memory (MB): peak = 172.582 ; gain = 114.832
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.761 seconds; current allocated memory: 119.763 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.169 seconds; current allocated memory: 120.067 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_data_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_keep_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_strb_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_user_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_last_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_id_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_dest_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_data_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_keep_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_strb_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_user_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_last_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_id_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_dest_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mean' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'image_in_data_V', 'image_in_keep_V', 'image_in_strb_V', 'image_in_user_V', 'image_in_last_V', 'image_in_id_V', 'image_in_dest_V', 'image_out_data_V', 'image_out_keep_V', 'image_out_strb_V', 'image_out_user_V', 'image_out_last_V', 'image_out_id_V' and 'image_out_dest_V' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mean'.
INFO: [HLS 200-111]  Elapsed time: 0.303 seconds; current allocated memory: 120.587 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:37 . Memory (MB): peak = 173.645 ; gain = 115.895
INFO: [SYSC 207-301] Generating SystemC RTL for mean.
INFO: [VHDL 208-304] Generating VHDL RTL for mean.
INFO: [VLOG 209-307] Generating Verilog RTL for mean.
INFO: [HLS 200-112] Total elapsed time: 36.912 seconds; peak allocated memory: 120.587 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 103.359 ; gain = 46.277
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 103.359 ; gain = 46.277
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 149.004 ; gain = 91.922
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 149.004 ; gain = 91.922
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 171.242 ; gain = 114.160
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'image_in.keep.V' as a bitwidth mismatch was detected between port 'image_in.keep.V' and its bundle 'gmem' (1 vs. 8). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'image_in.strb.V' as a bitwidth mismatch was detected between port 'image_in.strb.V' and its bundle 'gmem' (1 vs. 8). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'image_in.user.V' as a bitwidth mismatch was detected between port 'image_in.user.V' and its bundle 'gmem' (1 vs. 8). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'image_in.last.V' as a bitwidth mismatch was detected between port 'image_in.last.V' and its bundle 'gmem' (1 vs. 8). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'image_in.id.V' as a bitwidth mismatch was detected between port 'image_in.id.V' and its bundle 'gmem' (1 vs. 8). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'image_in.dest.V' as a bitwidth mismatch was detected between port 'image_in.dest.V' and its bundle 'gmem' (1 vs. 8). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'image_out.keep.V' as a bitwidth mismatch was detected between port 'image_out.keep.V' and its bundle 'gmem' (1 vs. 8). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'image_out.strb.V' as a bitwidth mismatch was detected between port 'image_out.strb.V' and its bundle 'gmem' (1 vs. 8). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'image_out.user.V' as a bitwidth mismatch was detected between port 'image_out.user.V' and its bundle 'gmem' (1 vs. 8). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'image_out.last.V' as a bitwidth mismatch was detected between port 'image_out.last.V' and its bundle 'gmem' (1 vs. 8). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'image_out.id.V' as a bitwidth mismatch was detected between port 'image_out.id.V' and its bundle 'gmem' (1 vs. 8). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'image_out.dest.V' as a bitwidth mismatch was detected between port 'image_out.dest.V' and its bundle 'gmem' (1 vs. 8). To allow bursting all ports sharing a bundle must have the same bitwidth.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 172.551 ; gain = 115.469
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.409 seconds; current allocated memory: 121.569 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.229 seconds; current allocated memory: 122.424 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_data_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_keep_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_strb_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_user_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_last_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_id_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_dest_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_data_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_keep_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_strb_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_user_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_last_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_id_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_dest_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mean' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'image_in_data_V', 'image_in_keep_V', 'image_in_strb_V', 'image_in_user_V', 'image_in_last_V', 'image_in_id_V', 'image_in_dest_V', 'image_out_data_V', 'image_out_keep_V', 'image_out_strb_V', 'image_out_user_V', 'image_out_last_V', 'image_out_id_V' and 'image_out_dest_V' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mean'.
INFO: [HLS 200-111]  Elapsed time: 0.568 seconds; current allocated memory: 124.487 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:27 . Memory (MB): peak = 181.961 ; gain = 124.879
INFO: [SYSC 207-301] Generating SystemC RTL for mean.
INFO: [VHDL 208-304] Generating VHDL RTL for mean.
INFO: [VLOG 209-307] Generating Verilog RTL for mean.
INFO: [HLS 200-112] Total elapsed time: 26.675 seconds; peak allocated memory: 124.487 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:51 . Memory (MB): peak = 103.219 ; gain = 46.027
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:51 . Memory (MB): peak = 103.219 ; gain = 46.027
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:53 . Memory (MB): peak = 147.953 ; gain = 90.762
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:54 . Memory (MB): peak = 147.953 ; gain = 90.762
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'image_out.data.V' (MEAN_HLS/mean.cpp:11).
ERROR: [XFORM 203-801] Cannot group accesses on AXI-Stream ports: Partial write on a group of ports: image_out.data.V (MEAN_HLS/mean.cpp:11), image_out.keep.V (MEAN_HLS/mean.cpp:11), image_out.strb.V (MEAN_HLS/mean.cpp:11), image_out.user.V (MEAN_HLS/mean.cpp:11), image_out.last.V (MEAN_HLS/mean.cpp:11), image_out.id.V (MEAN_HLS/mean.cpp:11), image_out.dest.V (MEAN_HLS/mean.cpp:11) (MEAN_HLS/mean.cpp:25:4).
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 103.355 ; gain = 45.410
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 103.355 ; gain = 45.410
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 147.324 ; gain = 89.379
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 147.324 ; gain = 89.379
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 167.805 ; gain = 109.859
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 168.332 ; gain = 110.387
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.283 seconds; current allocated memory: 115.434 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.154 seconds; current allocated memory: 115.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mean' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mean'.
INFO: [HLS 200-111]  Elapsed time: 0.159 seconds; current allocated memory: 115.905 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:24 . Memory (MB): peak = 168.332 ; gain = 110.387
INFO: [SYSC 207-301] Generating SystemC RTL for mean.
INFO: [VHDL 208-304] Generating VHDL RTL for mean.
INFO: [VLOG 209-307] Generating Verilog RTL for mean.
INFO: [HLS 200-112] Total elapsed time: 24.284 seconds; peak allocated memory: 115.905 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
WARNING: [HLS 200-40] In file included from MEAN_HLS/mean.cpp:1:
MEAN_HLS/mean.cpp:7:39: error: use of undeclared identifier 'stream_type'
typedef hls::stream<ap_axiu<8,1,1,1>> stream_type;
                                      ^
MEAN_HLS/mean.cpp:7:50: error: type name requires a specifier or qualifier
typedef hls::stream<ap_axiu<8,1,1,1>> stream_type;
                                                 ^
MEAN_HLS/mean.cpp:11:6: error: variable has incomplete type 'void'
void mean(stream_type& image_in, stream_type& image_out)
     ^
MEAN_HLS/mean.cpp:11:11: error: use of undeclared identifier 'stream_type'
void mean(stream_type& image_in, stream_type& image_out)
          ^
MEAN_HLS/mean.cpp:11:24: error: use of undeclared identifier 'image_in'
void mean(stream_type& image_in, stream_type& image_out)
                       ^
MEAN_HLS/mean.cpp:11:57: error: expected ';' after top level declarator
void mean(stream_type& image_in, stream_type& image_out)
                                                        ^
                                                        ;
6 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from MEAN_HLS/mean.cpp:1:
MEAN_HLS/mean.cpp:7:39: error: use of undeclared identifier 'stream_type'
typedef hls::stream<ap_axiu<8,1,1,1>> stream_type;
                                      ^
MEAN_HLS/mean.cpp:7:50: error: type name requires a specifier or qualifier
typedef hls::stream<ap_axiu<8,1,1,1>> stream_type;
                                                 ^
MEAN_HLS/mean.cpp:11:6: error: variable has incomplete type 'void'
void mean(stream_type& image_in, stream_type& image_out)
     ^
MEAN_HLS/mean.cpp:11:11: error: use of undeclared identifier 'stream_type'
void mean(stream_type& image_in, stream_type& image_out)
          ^
MEAN_HLS/mean.cpp:11:24: error: use of undeclared identifier 'image_in'
void mean(stream_type& image_in, stream_type& image_out)
                       ^
MEAN_HLS/mean.cpp:11:57: error: expected ';' after top level declarator
void mean(stream_type& image_in, stream_type& image_out)
                                                        ^
                                                        ;
6 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
WARNING: [HLS 200-40] In file included from MEAN_HLS/mean.cpp:1:
MEAN_HLS/mean.cpp:7:39: error: use of undeclared identifier 'stream_type'
typedef hls::stream<ap_axiu<8,1,1,1>> stream_type;
                                      ^
MEAN_HLS/mean.cpp:7:50: error: type name requires a specifier or qualifier
typedef hls::stream<ap_axiu<8,1,1,1>> stream_type;
                                                 ^
MEAN_HLS/mean.cpp:11:6: error: variable has incomplete type 'void'
void mean(stream_type& image_in, stream_type& image_out) {
     ^
MEAN_HLS/mean.cpp:11:11: error: use of undeclared identifier 'stream_type'
void mean(stream_type& image_in, stream_type& image_out) {
          ^
MEAN_HLS/mean.cpp:11:24: error: use of undeclared identifier 'image_in'
void mean(stream_type& image_in, stream_type& image_out) {
                       ^
MEAN_HLS/mean.cpp:11:57: error: expected ';' after top level declarator
void mean(stream_type& image_in, stream_type& image_out) {
                                                        ^
                                                        ;
6 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from MEAN_HLS/mean.cpp:1:
MEAN_HLS/mean.cpp:7:39: error: use of undeclared identifier 'stream_type'
typedef hls::stream<ap_axiu<8,1,1,1>> stream_type;
                                      ^
MEAN_HLS/mean.cpp:7:50: error: type name requires a specifier or qualifier
typedef hls::stream<ap_axiu<8,1,1,1>> stream_type;
                                                 ^
MEAN_HLS/mean.cpp:11:6: error: variable has incomplete type 'void'
void mean(stream_type& image_in, stream_type& image_out) {
     ^
MEAN_HLS/mean.cpp:11:11: error: use of undeclared identifier 'stream_type'
void mean(stream_type& image_in, stream_type& image_out) {
          ^
MEAN_HLS/mean.cpp:11:24: error: use of undeclared identifier 'image_in'
void mean(stream_type& image_in, stream_type& image_out) {
                       ^
MEAN_HLS/mean.cpp:11:57: error: expected ';' after top level declarator
void mean(stream_type& image_in, stream_type& image_out) {
                                                        ^
                                                        ;
6 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
WARNING: [HLS 200-40] In file included from MEAN_HLS/mean.cpp:1:
MEAN_HLS/mean.cpp:7:39: error: use of undeclared identifier 'stream_type'
typedef hls::stream<ap_axiu<8,1,1,1>> stream_type;
                                      ^
MEAN_HLS/mean.cpp:7:50: error: type name requires a specifier or qualifier
typedef hls::stream<ap_axiu<8,1,1,1>> stream_type;
                                                 ^
MEAN_HLS/mean.cpp:11:6: error: variable has incomplete type 'void'
void mean(stream_type& image_in, stream_type& image_out);
     ^
MEAN_HLS/mean.cpp:11:11: error: use of undeclared identifier 'stream_type'
void mean(stream_type& image_in, stream_type& image_out);
          ^
MEAN_HLS/mean.cpp:11:24: error: use of undeclared identifier 'image_in'
void mean(stream_type& image_in, stream_type& image_out);
                       ^
MEAN_HLS/mean.cpp:13:6: error: variable has incomplete type 'void'
void mean(stream_type& image_in, stream_type& image_out) {
     ^
MEAN_HLS/mean.cpp:13:11: error: use of undeclared identifier 'stream_type'
void mean(stream_type& image_in, stream_type& image_out) {
          ^
MEAN_HLS/mean.cpp:13:24: error: use of undeclared identifier 'image_in'
void mean(stream_type& image_in, stream_type& image_out) {
                       ^
MEAN_HLS/mean.cpp:13:57: error: expected ';' after top level declarator
void mean(stream_type& image_in, stream_type& image_out) {
                                                        ^
                                                        ;
9 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from MEAN_HLS/mean.cpp:1:
MEAN_HLS/mean.cpp:7:39: error: use of undeclared identifier 'stream_type'
typedef hls::stream<ap_axiu<8,1,1,1>> stream_type;
                                      ^
MEAN_HLS/mean.cpp:7:50: error: type name requires a specifier or qualifier
typedef hls::stream<ap_axiu<8,1,1,1>> stream_type;
                                                 ^
MEAN_HLS/mean.cpp:11:6: error: variable has incomplete type 'void'
void mean(stream_type& image_in, stream_type& image_out);
     ^
MEAN_HLS/mean.cpp:11:11: error: use of undeclared identifier 'stream_type'
void mean(stream_type& image_in, stream_type& image_out);
          ^
MEAN_HLS/mean.cpp:11:24: error: use of undeclared identifier 'image_in'
void mean(stream_type& image_in, stream_type& image_out);
                       ^
MEAN_HLS/mean.cpp:13:6: error: variable has incomplete type 'void'
void mean(stream_type& image_in, stream_type& image_out) {
     ^
MEAN_HLS/mean.cpp:13:11: error: use of undeclared identifier 'stream_type'
void mean(stream_type& image_in, stream_type& image_out) {
          ^
MEAN_HLS/mean.cpp:13:24: error: use of undeclared identifier 'image_in'
void mean(stream_type& image_in, stream_type& image_out) {
                       ^
MEAN_HLS/mean.cpp:13:57: error: expected ';' after top level declarator
void mean(stream_type& image_in, stream_type& image_out) {
                                                        ^
                                                        ;
9 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
WARNING: [HLS 200-40] In file included from MEAN_HLS/mean.cpp:1:
MEAN_HLS/mean.cpp:7:39: error: use of undeclared identifier 'stream_type'
typedef hls::stream<ap_axiu<8,1,1,1>> stream_type;
                                      ^
MEAN_HLS/mean.cpp:7:50: error: type name requires a specifier or qualifier
typedef hls::stream<ap_axiu<8,1,1,1>> stream_type;
                                                 ^
MEAN_HLS/mean.cpp:11:6: error: variable has incomplete type 'void'
void mean(stream_type& image_in, stream_type& image_out);
     ^
MEAN_HLS/mean.cpp:11:11: error: use of undeclared identifier 'stream_type'
void mean(stream_type& image_in, stream_type& image_out);
          ^
MEAN_HLS/mean.cpp:11:24: error: use of undeclared identifier 'image_in'
void mean(stream_type& image_in, stream_type& image_out);
                       ^
MEAN_HLS/mean.cpp:13:6: error: variable has incomplete type 'void'
void mean(stream_type& image_in, stream_type& image_out) {
     ^
MEAN_HLS/mean.cpp:13:11: error: use of undeclared identifier 'stream_type'
void mean(stream_type& image_in, stream_type& image_out) {
          ^
MEAN_HLS/mean.cpp:13:24: error: use of undeclared identifier 'image_in'
void mean(stream_type& image_in, stream_type& image_out) {
                       ^
MEAN_HLS/mean.cpp:13:57: error: expected ';' after top level declarator
void mean(stream_type& image_in, stream_type& image_out) {
                                                        ^
                                                        ;
9 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from MEAN_HLS/mean.cpp:1:
MEAN_HLS/mean.cpp:7:39: error: use of undeclared identifier 'stream_type'
typedef hls::stream<ap_axiu<8,1,1,1>> stream_type;
                                      ^
MEAN_HLS/mean.cpp:7:50: error: type name requires a specifier or qualifier
typedef hls::stream<ap_axiu<8,1,1,1>> stream_type;
                                                 ^
MEAN_HLS/mean.cpp:11:6: error: variable has incomplete type 'void'
void mean(stream_type& image_in, stream_type& image_out);
     ^
MEAN_HLS/mean.cpp:11:11: error: use of undeclared identifier 'stream_type'
void mean(stream_type& image_in, stream_type& image_out);
          ^
MEAN_HLS/mean.cpp:11:24: error: use of undeclared identifier 'image_in'
void mean(stream_type& image_in, stream_type& image_out);
                       ^
MEAN_HLS/mean.cpp:13:6: error: variable has incomplete type 'void'
void mean(stream_type& image_in, stream_type& image_out) {
     ^
MEAN_HLS/mean.cpp:13:11: error: use of undeclared identifier 'stream_type'
void mean(stream_type& image_in, stream_type& image_out) {
          ^
MEAN_HLS/mean.cpp:13:24: error: use of undeclared identifier 'image_in'
void mean(stream_type& image_in, stream_type& image_out) {
                       ^
MEAN_HLS/mean.cpp:13:57: error: expected ';' after top level declarator
void mean(stream_type& image_in, stream_type& image_out) {
                                                        ^
                                                        ;
9 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
WARNING: [HLS 200-40] In file included from MEAN_HLS/mean.cpp:1:
MEAN_HLS/mean.cpp:7:39: error: use of undeclared identifier 'stream_type'
typedef hls::stream<ap_axiu<8,1,1,1>> stream_type;
                                      ^
MEAN_HLS/mean.cpp:7:50: error: type name requires a specifier or qualifier
typedef hls::stream<ap_axiu<8,1,1,1>> stream_type;
                                                 ^
MEAN_HLS/mean.cpp:11:6: error: variable has incomplete type 'void'
void mean(stream_type& image_in, stream_type& image_out);
     ^
MEAN_HLS/mean.cpp:11:11: error: use of undeclared identifier 'stream_type'
void mean(stream_type& image_in, stream_type& image_out);
          ^
MEAN_HLS/mean.cpp:11:24: error: use of undeclared identifier 'image_in'
void mean(stream_type& image_in, stream_type& image_out);
                       ^
MEAN_HLS/mean.cpp:13:6: error: variable has incomplete type 'void'
void mean(stream_type& image_in, stream_type& image_out) {
     ^
MEAN_HLS/mean.cpp:13:11: error: use of undeclared identifier 'stream_type'
void mean(stream_type& image_in, stream_type& image_out) {
          ^
MEAN_HLS/mean.cpp:13:24: error: use of undeclared identifier 'image_in'
void mean(stream_type& image_in, stream_type& image_out) {
                       ^
MEAN_HLS/mean.cpp:13:57: error: expected ';' after top level declarator
void mean(stream_type& image_in, stream_type& image_out) {
                                                        ^
                                                        ;
9 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from MEAN_HLS/mean.cpp:1:
MEAN_HLS/mean.cpp:7:39: error: use of undeclared identifier 'stream_type'
typedef hls::stream<ap_axiu<8,1,1,1>> stream_type;
                                      ^
MEAN_HLS/mean.cpp:7:50: error: type name requires a specifier or qualifier
typedef hls::stream<ap_axiu<8,1,1,1>> stream_type;
                                                 ^
MEAN_HLS/mean.cpp:11:6: error: variable has incomplete type 'void'
void mean(stream_type& image_in, stream_type& image_out);
     ^
MEAN_HLS/mean.cpp:11:11: error: use of undeclared identifier 'stream_type'
void mean(stream_type& image_in, stream_type& image_out);
          ^
MEAN_HLS/mean.cpp:11:24: error: use of undeclared identifier 'image_in'
void mean(stream_type& image_in, stream_type& image_out);
                       ^
MEAN_HLS/mean.cpp:13:6: error: variable has incomplete type 'void'
void mean(stream_type& image_in, stream_type& image_out) {
     ^
MEAN_HLS/mean.cpp:13:11: error: use of undeclared identifier 'stream_type'
void mean(stream_type& image_in, stream_type& image_out) {
          ^
MEAN_HLS/mean.cpp:13:24: error: use of undeclared identifier 'image_in'
void mean(stream_type& image_in, stream_type& image_out) {
                       ^
MEAN_HLS/mean.cpp:13:57: error: expected ';' after top level declarator
void mean(stream_type& image_in, stream_type& image_out) {
                                                        ^
                                                        ;
9 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
WARNING: [HLS 200-40] In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:123:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:42:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/ios_base.h:42:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_classes.h:41:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\string:45:
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/ostream_insert.h:84:38: error: expected unqualified-id
       const streamsize __w = __out. 512();
                                     ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/ostream_insert.h:99:15: error: expected unqualified-id
       __out. 512(0);
              ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:123:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:42:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/ios_base.h:42:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_classes.h:41:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\string:55:
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/basic_string.tcc:1017:37: error: expected unqualified-id
       const streamsize __w = __in. 512();
                                    ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/basic_string.tcc:1042:14: error: expected unqualified-id
       __in. 512(0);
             ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:123:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:42:
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/ios_base.h:642:5: error: expected member name or ';' after declaration specifiers
    512() const
    ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:123:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:44:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/basic_ios.h:38:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.h:2601:
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:915:31: error: expected unqualified-id
 const streamsize __w = __io. 512();
                              ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:923:8: error: expected unqualified-id
 __io. 512(0);
       ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:1070:31: error: expected unqualified-id
 const streamsize __w = __io. 512();
                              ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:1078:8: error: expected unqualified-id
 __io. 512(0);
       ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:1108:33: error: expected unqualified-id
   const streamsize __w = __io. 512();
                                ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:1117:14: error: expected unqualified-id
       __io. 512(0);
             ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:1131:10: error: expected unqualified-id
   __io. 512(0);
         ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:123:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:44:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/basic_ios.h:471:
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/basic_ios.tcc:94:10: error: expected unqualified-id
   this->512(__rhs. 512());
         ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:123:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:40:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\istream:854:
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/istream.tcc:950:33: error: expected unqualified-id
       streamsize __num = __in. 512();
                                ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/istream.tcc:975:14: error: expected unqualified-id
       __in. 512(0);
             ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:1502:20: error: expected member name or ';' after declaration specifiers
  static const int 512 = _AP_W;
  ~~~~~~~~~~~~~~~~ ^
D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:2451:20: error: expected member name or ';' after declaration specifiers
  static const int 512 = _AP_W;
  ~~~~~~~~~~~~~~~~ ^
D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:4701:22: error: expected member name or ';' after declaration specifiers
    static const int 512 = _AP_W;
    ~~~~~~~~~~~~~~~~ ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:57:
D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:118:7: error: expected member name or ';' after declaration specifiers
    T 512, 512;
    ~ ^
fatal error: too many errors emitted, stopping now [-ferror-limit=]
20 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:123:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:42:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/ios_base.h:42:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_classes.h:41:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\string:45:
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/ostream_insert.h:84:38: error: expected unqualified-id
       const streamsize __w = __out. 512();
                                     ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/ostream_insert.h:99:15: error: expected unqualified-id
       __out. 512(0);
              ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:123:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:42:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/ios_base.h:42:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_classes.h:41:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\string:55:
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/basic_string.tcc:1017:37: error: expected unqualified-id
       const streamsize __w = __in. 512();
                                    ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/basic_string.tcc:1042:14: error: expected unqualified-id
       __in. 512(0);
             ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:123:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:42:
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/ios_base.h:642:5: error: expected member name or ';' after declaration specifiers
    512() const
    ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:123:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:44:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/basic_ios.h:38:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.h:2601:
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:915:31: error: expected unqualified-id
 const streamsize __w = __io. 512();
                              ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:923:8: error: expected unqualified-id
 __io. 512(0);
       ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:1070:31: error: expected unqualified-id
 const streamsize __w = __io. 512();
                              ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:1078:8: error: expected unqualified-id
 __io. 512(0);
       ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:1108:33: error: expected unqualified-id
   const streamsize __w = __io. 512();
                                ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:1117:14: error: expected unqualified-id
       __io. 512(0);
             ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:1131:10: error: expected unqualified-id
   __io. 512(0);
         ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:123:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:44:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/basic_ios.h:471:
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/basic_ios.tcc:94:10: error: expected unqualified-id
   this->512(__rhs. 512());
         ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:123:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:40:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\istream:854:
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/istream.tcc:950:33: error: expected unqualified-id
       streamsize __num = __in. 512();
                                ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/istream.tcc:975:14: error: expected unqualified-id
       __in. 512(0);
             ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:1502:20: error: expected member name or ';' after declaration specifiers
  static const int 512 = _AP_W;
  ~~~~~~~~~~~~~~~~ ^
D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:2451:20: error: expected member name or ';' after declaration specifiers
  static const int 512 = _AP_W;
  ~~~~~~~~~~~~~~~~ ^
D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:4701:22: error: expected member name or ';' after declaration specifiers
    static const int 512 = _AP_W;
    ~~~~~~~~~~~~~~~~ ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:57:
D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:118:7: error: expected member name or ';' after declaration specifiers
    T 512, 512;
    ~ ^
fatal error: too many errors emitted, stopping now [-ferror-limit=]
20 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
WARNING: [HLS 200-40] In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
MEAN_HLS/mean.h:4:29: error: expected ';' after top level declarator
static const int width = 512
                            ^
                            ;
MEAN_HLS/mean.h:5:30: error: expected ';' after top level declarator
static const int height = 512
                             ^
                             ;
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:8:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:56:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_half.h:32:
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:105:21: error: use of undeclared identifier '__gnu_cxx'
    inline typename __gnu_cxx::__enable_if<__is_integer<_Tp>::__value,
                    ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:105:32: error: expected a qualified name after 'typename'
    inline typename __gnu_cxx::__enable_if<__is_integer<_Tp>::__value,
                               ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:105:43: error: expected ';' after top level declarator
    inline typename __gnu_cxx::__enable_if<__is_integer<_Tp>::__value,
                                          ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:121:21: error: use of undeclared identifier '__gnu_cxx'
    inline typename __gnu_cxx::__enable_if<__is_integer<_Tp>::__value,
                    ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:121:32: error: expected a qualified name after 'typename'
    inline typename __gnu_cxx::__enable_if<__is_integer<_Tp>::__value,
                               ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:121:43: error: expected ';' after top level declarator
    inline typename __gnu_cxx::__enable_if<__is_integer<_Tp>::__value,
                                          ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:137:21: error: use of undeclared identifier '__gnu_cxx'
    inline typename __gnu_cxx::__enable_if<__is_integer<_Tp>::__value,
                    ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:137:32: error: expected a qualified name after 'typename'
    inline typename __gnu_cxx::__enable_if<__is_integer<_Tp>::__value,
                               ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:137:43: error: expected ';' after top level declarator
    inline typename __gnu_cxx::__enable_if<__is_integer<_Tp>::__value,
                                          ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:153:21: error: use of undeclared identifier '__gnu_cxx'
    inline typename __gnu_cxx::__enable_if<__is_integer<_Tp>::__value,
                    ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:153:32: error: expected a qualified name after 'typename'
    inline typename __gnu_cxx::__enable_if<__is_integer<_Tp>::__value,
                               ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:153:43: error: expected ';' after top level declarator
    inline typename __gnu_cxx::__enable_if<__is_integer<_Tp>::__value,
                                          ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:170:14: error: use of undeclared identifier '__gnu_cxx'
    typename __gnu_cxx::__promote_2<
             ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:170:25: error: expected a qualified name after 'typename'
    typename __gnu_cxx::__promote_2<
                        ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:170:36: error: expected ';' after top level declarator
    typename __gnu_cxx::__promote_2<
                                   ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:191:21: error: use of undeclared identifier '__gnu_cxx'
    inline typename __gnu_cxx::__enable_if<__is_integer<_Tp>::__value,
                    ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:191:32: error: expected a qualified name after 'typename'
    inline typename __gnu_cxx::__enable_if<__is_integer<_Tp>::__value,
                               ^
fatal error: too many errors emitted, stopping now [-ferror-limit=]
20 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
MEAN_HLS/mean.h:4:29: error: expected ';' after top level declarator
static const int width = 512
                            ^
                            ;
MEAN_HLS/mean.h:5:30: error: expected ';' after top level declarator
static const int height = 512
                             ^
                             ;
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:8:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:56:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_half.h:32:
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:105:21: error: use of undeclared identifier '__gnu_cxx'
    inline typename __gnu_cxx::__enable_if<__is_integer<_Tp>::__value,
                    ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:105:32: error: expected a qualified name after 'typename'
    inline typename __gnu_cxx::__enable_if<__is_integer<_Tp>::__value,
                               ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:105:43: error: expected ';' after top level declarator
    inline typename __gnu_cxx::__enable_if<__is_integer<_Tp>::__value,
                                          ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:121:21: error: use of undeclared identifier '__gnu_cxx'
    inline typename __gnu_cxx::__enable_if<__is_integer<_Tp>::__value,
                    ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:121:32: error: expected a qualified name after 'typename'
    inline typename __gnu_cxx::__enable_if<__is_integer<_Tp>::__value,
                               ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:121:43: error: expected ';' after top level declarator
    inline typename __gnu_cxx::__enable_if<__is_integer<_Tp>::__value,
                                          ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:137:21: error: use of undeclared identifier '__gnu_cxx'
    inline typename __gnu_cxx::__enable_if<__is_integer<_Tp>::__value,
                    ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:137:32: error: expected a qualified name after 'typename'
    inline typename __gnu_cxx::__enable_if<__is_integer<_Tp>::__value,
                               ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:137:43: error: expected ';' after top level declarator
    inline typename __gnu_cxx::__enable_if<__is_integer<_Tp>::__value,
                                          ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:153:21: error: use of undeclared identifier '__gnu_cxx'
    inline typename __gnu_cxx::__enable_if<__is_integer<_Tp>::__value,
                    ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:153:32: error: expected a qualified name after 'typename'
    inline typename __gnu_cxx::__enable_if<__is_integer<_Tp>::__value,
                               ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:153:43: error: expected ';' after top level declarator
    inline typename __gnu_cxx::__enable_if<__is_integer<_Tp>::__value,
                                          ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:170:14: error: use of undeclared identifier '__gnu_cxx'
    typename __gnu_cxx::__promote_2<
             ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:170:25: error: expected a qualified name after 'typename'
    typename __gnu_cxx::__promote_2<
                        ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:170:36: error: expected ';' after top level declarator
    typename __gnu_cxx::__promote_2<
                                   ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:191:21: error: use of undeclared identifier '__gnu_cxx'
    inline typename __gnu_cxx::__enable_if<__is_integer<_Tp>::__value,
                    ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:191:32: error: expected a qualified name after 'typename'
    inline typename __gnu_cxx::__enable_if<__is_integer<_Tp>::__value,
                               ^
fatal error: too many errors emitted, stopping now [-ferror-limit=]
20 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
WARNING: [HLS 200-40] In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:123:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:42:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/ios_base.h:42:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_classes.h:41:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\string:45:
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/ostream_insert.h:84:38: error: expected unqualified-id
       const streamsize __w = __out. 512();
                                     ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/ostream_insert.h:99:15: error: expected unqualified-id
       __out. 512(0);
              ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:123:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:42:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/ios_base.h:42:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_classes.h:41:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\string:55:
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/basic_string.tcc:1017:37: error: expected unqualified-id
       const streamsize __w = __in. 512();
                                    ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/basic_string.tcc:1042:14: error: expected unqualified-id
       __in. 512(0);
             ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:123:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:42:
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/ios_base.h:642:5: error: expected member name or ';' after declaration specifiers
    512() const
    ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:123:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:44:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/basic_ios.h:38:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.h:2601:
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:915:31: error: expected unqualified-id
 const streamsize __w = __io. 512();
                              ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:923:8: error: expected unqualified-id
 __io. 512(0);
       ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:1070:31: error: expected unqualified-id
 const streamsize __w = __io. 512();
                              ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:1078:8: error: expected unqualified-id
 __io. 512(0);
       ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:1108:33: error: expected unqualified-id
   const streamsize __w = __io. 512();
                                ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:1117:14: error: expected unqualified-id
       __io. 512(0);
             ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:1131:10: error: expected unqualified-id
   __io. 512(0);
         ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:123:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:44:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/basic_ios.h:471:
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/basic_ios.tcc:94:10: error: expected unqualified-id
   this->512(__rhs. 512());
         ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:123:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:40:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\istream:854:
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/istream.tcc:950:33: error: expected unqualified-id
       streamsize __num = __in. 512();
                                ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/istream.tcc:975:14: error: expected unqualified-id
       __in. 512(0);
             ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:1502:20: error: expected member name or ';' after declaration specifiers
  static const int 512 = _AP_W;
  ~~~~~~~~~~~~~~~~ ^
D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:2451:20: error: expected member name or ';' after declaration specifiers
  static const int 512 = _AP_W;
  ~~~~~~~~~~~~~~~~ ^
D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:4701:22: error: expected member name or ';' after declaration specifiers
    static const int 512 = _AP_W;
    ~~~~~~~~~~~~~~~~ ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:57:
D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:118:7: error: expected member name or ';' after declaration specifiers
    T 512, 512;
    ~ ^
fatal error: too many errors emitted, stopping now [-ferror-limit=]
20 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:123:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:42:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/ios_base.h:42:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_classes.h:41:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\string:45:
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/ostream_insert.h:84:38: error: expected unqualified-id
       const streamsize __w = __out. 512();
                                     ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/ostream_insert.h:99:15: error: expected unqualified-id
       __out. 512(0);
              ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:123:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:42:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/ios_base.h:42:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_classes.h:41:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\string:55:
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/basic_string.tcc:1017:37: error: expected unqualified-id
       const streamsize __w = __in. 512();
                                    ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/basic_string.tcc:1042:14: error: expected unqualified-id
       __in. 512(0);
             ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:123:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:42:
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/ios_base.h:642:5: error: expected member name or ';' after declaration specifiers
    512() const
    ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:123:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:44:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/basic_ios.h:38:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.h:2601:
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:915:31: error: expected unqualified-id
 const streamsize __w = __io. 512();
                              ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:923:8: error: expected unqualified-id
 __io. 512(0);
       ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:1070:31: error: expected unqualified-id
 const streamsize __w = __io. 512();
                              ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:1078:8: error: expected unqualified-id
 __io. 512(0);
       ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:1108:33: error: expected unqualified-id
   const streamsize __w = __io. 512();
                                ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:1117:14: error: expected unqualified-id
       __io. 512(0);
             ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:1131:10: error: expected unqualified-id
   __io. 512(0);
         ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:123:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:44:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/basic_ios.h:471:
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/basic_ios.tcc:94:10: error: expected unqualified-id
   this->512(__rhs. 512());
         ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:123:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:40:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\istream:854:
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/istream.tcc:950:33: error: expected unqualified-id
       streamsize __num = __in. 512();
                                ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/istream.tcc:975:14: error: expected unqualified-id
       __in. 512(0);
             ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:1502:20: error: expected member name or ';' after declaration specifiers
  static const int 512 = _AP_W;
  ~~~~~~~~~~~~~~~~ ^
D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:2451:20: error: expected member name or ';' after declaration specifiers
  static const int 512 = _AP_W;
  ~~~~~~~~~~~~~~~~ ^
D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:4701:22: error: expected member name or ';' after declaration specifiers
    static const int 512 = _AP_W;
    ~~~~~~~~~~~~~~~~ ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:57:
D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:118:7: error: expected member name or ';' after declaration specifiers
    T 512, 512;
    ~ ^
fatal error: too many errors emitted, stopping now [-ferror-limit=]
20 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
WARNING: [HLS 200-40] In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:123:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:42:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/ios_base.h:42:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_classes.h:41:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\string:45:
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/ostream_insert.h:84:38: error: expected unqualified-id
       const streamsize __w = __out. 512();
                                     ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/ostream_insert.h:99:15: error: expected unqualified-id
       __out. 512(0);
              ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:123:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:42:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/ios_base.h:42:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_classes.h:41:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\string:55:
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/basic_string.tcc:1017:37: error: expected unqualified-id
       const streamsize __w = __in. 512();
                                    ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/basic_string.tcc:1042:14: error: expected unqualified-id
       __in. 512(0);
             ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:123:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:42:
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/ios_base.h:642:5: error: expected member name or ';' after declaration specifiers
    512() const
    ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:123:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:44:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/basic_ios.h:38:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.h:2601:
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:915:31: error: expected unqualified-id
 const streamsize __w = __io. 512();
                              ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:923:8: error: expected unqualified-id
 __io. 512(0);
       ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:1070:31: error: expected unqualified-id
 const streamsize __w = __io. 512();
                              ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:1078:8: error: expected unqualified-id
 __io. 512(0);
       ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:1108:33: error: expected unqualified-id
   const streamsize __w = __io. 512();
                                ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:1117:14: error: expected unqualified-id
       __io. 512(0);
             ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:1131:10: error: expected unqualified-id
   __io. 512(0);
         ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:123:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:44:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/basic_ios.h:471:
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/basic_ios.tcc:94:10: error: expected unqualified-id
   this->512(__rhs. 512());
         ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:123:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:40:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\istream:854:
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/istream.tcc:950:33: error: expected unqualified-id
       streamsize __num = __in. 512();
                                ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/istream.tcc:975:14: error: expected unqualified-id
       __in. 512(0);
             ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:1502:20: error: expected member name or ';' after declaration specifiers
  static const int 512 = _AP_W;
  ~~~~~~~~~~~~~~~~ ^
D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:2451:20: error: expected member name or ';' after declaration specifiers
  static const int 512 = _AP_W;
  ~~~~~~~~~~~~~~~~ ^
D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:4701:22: error: expected member name or ';' after declaration specifiers
    static const int 512 = _AP_W;
    ~~~~~~~~~~~~~~~~ ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:57:
D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:118:7: error: expected member name or ';' after declaration specifiers
    T 512, 512;
    ~ ^
fatal error: too many errors emitted, stopping now [-ferror-limit=]
20 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:123:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:42:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/ios_base.h:42:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_classes.h:41:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\string:45:
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/ostream_insert.h:84:38: error: expected unqualified-id
       const streamsize __w = __out. 512();
                                     ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/ostream_insert.h:99:15: error: expected unqualified-id
       __out. 512(0);
              ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:123:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:42:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/ios_base.h:42:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_classes.h:41:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\string:55:
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/basic_string.tcc:1017:37: error: expected unqualified-id
       const streamsize __w = __in. 512();
                                    ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/basic_string.tcc:1042:14: error: expected unqualified-id
       __in. 512(0);
             ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:123:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:42:
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/ios_base.h:642:5: error: expected member name or ';' after declaration specifiers
    512() const
    ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:123:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:44:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/basic_ios.h:38:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.h:2601:
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:915:31: error: expected unqualified-id
 const streamsize __w = __io. 512();
                              ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:923:8: error: expected unqualified-id
 __io. 512(0);
       ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:1070:31: error: expected unqualified-id
 const streamsize __w = __io. 512();
                              ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:1078:8: error: expected unqualified-id
 __io. 512(0);
       ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:1108:33: error: expected unqualified-id
   const streamsize __w = __io. 512();
                                ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:1117:14: error: expected unqualified-id
       __io. 512(0);
             ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:1131:10: error: expected unqualified-id
   __io. 512(0);
         ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:123:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:44:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/basic_ios.h:471:
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/basic_ios.tcc:94:10: error: expected unqualified-id
   this->512(__rhs. 512());
         ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:123:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:40:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\istream:854:
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/istream.tcc:950:33: error: expected unqualified-id
       streamsize __num = __in. 512();
                                ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/istream.tcc:975:14: error: expected unqualified-id
       __in. 512(0);
             ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:1502:20: error: expected member name or ';' after declaration specifiers
  static const int 512 = _AP_W;
  ~~~~~~~~~~~~~~~~ ^
D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:2451:20: error: expected member name or ';' after declaration specifiers
  static const int 512 = _AP_W;
  ~~~~~~~~~~~~~~~~ ^
D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:4701:22: error: expected member name or ';' after declaration specifiers
    static const int 512 = _AP_W;
    ~~~~~~~~~~~~~~~~ ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:57:
D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:118:7: error: expected member name or ';' after declaration specifiers
    T 512, 512;
    ~ ^
fatal error: too many errors emitted, stopping now [-ferror-limit=]
20 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
WARNING: [HLS 200-40] In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:123:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:42:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/ios_base.h:42:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_classes.h:41:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\string:45:
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/ostream_insert.h:84:38: error: expected unqualified-id
       const streamsize __w = __out. 512();
                                     ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/ostream_insert.h:99:15: error: expected unqualified-id
       __out. 512(0);
              ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:123:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:42:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/ios_base.h:42:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_classes.h:41:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\string:55:
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/basic_string.tcc:1017:37: error: expected unqualified-id
       const streamsize __w = __in. 512();
                                    ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/basic_string.tcc:1042:14: error: expected unqualified-id
       __in. 512(0);
             ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:123:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:42:
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/ios_base.h:642:5: error: expected member name or ';' after declaration specifiers
    512() const
    ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:123:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:44:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/basic_ios.h:38:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.h:2601:
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:915:31: error: expected unqualified-id
 const streamsize __w = __io. 512();
                              ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:923:8: error: expected unqualified-id
 __io. 512(0);
       ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:1070:31: error: expected unqualified-id
 const streamsize __w = __io. 512();
                              ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:1078:8: error: expected unqualified-id
 __io. 512(0);
       ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:1108:33: error: expected unqualified-id
   const streamsize __w = __io. 512();
                                ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:1117:14: error: expected unqualified-id
       __io. 512(0);
             ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:1131:10: error: expected unqualified-id
   __io. 512(0);
         ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:123:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:44:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/basic_ios.h:471:
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/basic_ios.tcc:94:10: error: expected unqualified-id
   this->512(__rhs. 512());
         ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:123:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:40:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\istream:854:
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/istream.tcc:950:33: error: expected unqualified-id
       streamsize __num = __in. 512();
                                ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/istream.tcc:975:14: error: expected unqualified-id
       __in. 512(0);
             ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:1502:20: error: expected member name or ';' after declaration specifiers
  static const int 512 = _AP_W;
  ~~~~~~~~~~~~~~~~ ^
D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:2451:20: error: expected member name or ';' after declaration specifiers
  static const int 512 = _AP_W;
  ~~~~~~~~~~~~~~~~ ^
D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:4701:22: error: expected member name or ';' after declaration specifiers
    static const int 512 = _AP_W;
    ~~~~~~~~~~~~~~~~ ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:57:
D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:118:7: error: expected member name or ';' after declaration specifiers
    T 512, 512;
    ~ ^
fatal error: too many errors emitted, stopping now [-ferror-limit=]
20 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:123:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:42:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/ios_base.h:42:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_classes.h:41:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\string:45:
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/ostream_insert.h:84:38: error: expected unqualified-id
       const streamsize __w = __out. 512();
                                     ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/ostream_insert.h:99:15: error: expected unqualified-id
       __out. 512(0);
              ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:123:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:42:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/ios_base.h:42:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_classes.h:41:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\string:55:
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/basic_string.tcc:1017:37: error: expected unqualified-id
       const streamsize __w = __in. 512();
                                    ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/basic_string.tcc:1042:14: error: expected unqualified-id
       __in. 512(0);
             ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:123:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:42:
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/ios_base.h:642:5: error: expected member name or ';' after declaration specifiers
    512() const
    ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:123:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:44:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/basic_ios.h:38:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.h:2601:
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:915:31: error: expected unqualified-id
 const streamsize __w = __io. 512();
                              ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:923:8: error: expected unqualified-id
 __io. 512(0);
       ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:1070:31: error: expected unqualified-id
 const streamsize __w = __io. 512();
                              ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:1078:8: error: expected unqualified-id
 __io. 512(0);
       ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:1108:33: error: expected unqualified-id
   const streamsize __w = __io. 512();
                                ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:1117:14: error: expected unqualified-id
       __io. 512(0);
             ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:1131:10: error: expected unqualified-id
   __io. 512(0);
         ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:123:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:44:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/basic_ios.h:471:
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/basic_ios.tcc:94:10: error: expected unqualified-id
   this->512(__rhs. 512());
         ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:123:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:40:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\istream:854:
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/istream.tcc:950:33: error: expected unqualified-id
       streamsize __num = __in. 512();
                                ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/istream.tcc:975:14: error: expected unqualified-id
       __in. 512(0);
             ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:1502:20: error: expected member name or ';' after declaration specifiers
  static const int 512 = _AP_W;
  ~~~~~~~~~~~~~~~~ ^
D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:2451:20: error: expected member name or ';' after declaration specifiers
  static const int 512 = _AP_W;
  ~~~~~~~~~~~~~~~~ ^
D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:4701:22: error: expected member name or ';' after declaration specifiers
    static const int 512 = _AP_W;
    ~~~~~~~~~~~~~~~~ ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:57:
D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:118:7: error: expected member name or ';' after declaration specifiers
    T 512, 512;
    ~ ^
fatal error: too many errors emitted, stopping now [-ferror-limit=]
20 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
WARNING: [HLS 200-40] In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:123:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:42:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/ios_base.h:42:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_classes.h:41:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\string:45:
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/ostream_insert.h:84:38: error: expected unqualified-id
       const streamsize __w = __out. 512();
                                     ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/ostream_insert.h:99:15: error: expected unqualified-id
       __out. 512(0);
              ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:123:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:42:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/ios_base.h:42:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_classes.h:41:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\string:55:
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/basic_string.tcc:1017:37: error: expected unqualified-id
       const streamsize __w = __in. 512();
                                    ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/basic_string.tcc:1042:14: error: expected unqualified-id
       __in. 512(0);
             ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:123:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:42:
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/ios_base.h:642:5: error: expected member name or ';' after declaration specifiers
    512() const
    ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:123:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:44:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/basic_ios.h:38:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.h:2601:
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:915:31: error: expected unqualified-id
 const streamsize __w = __io. 512();
                              ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:923:8: error: expected unqualified-id
 __io. 512(0);
       ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:1070:31: error: expected unqualified-id
 const streamsize __w = __io. 512();
                              ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:1078:8: error: expected unqualified-id
 __io. 512(0);
       ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:1108:33: error: expected unqualified-id
   const streamsize __w = __io. 512();
                                ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:1117:14: error: expected unqualified-id
       __io. 512(0);
             ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:1131:10: error: expected unqualified-id
   __io. 512(0);
         ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:123:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:44:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/basic_ios.h:471:
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/basic_ios.tcc:94:10: error: expected unqualified-id
   this->512(__rhs. 512());
         ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:123:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:40:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\istream:854:
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/istream.tcc:950:33: error: expected unqualified-id
       streamsize __num = __in. 512();
                                ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/istream.tcc:975:14: error: expected unqualified-id
       __in. 512(0);
             ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:1502:20: error: expected member name or ';' after declaration specifiers
  static const int 512 = _AP_W;
  ~~~~~~~~~~~~~~~~ ^
D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:2451:20: error: expected member name or ';' after declaration specifiers
  static const int 512 = _AP_W;
  ~~~~~~~~~~~~~~~~ ^
D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:4701:22: error: expected member name or ';' after declaration specifiers
    static const int 512 = _AP_W;
    ~~~~~~~~~~~~~~~~ ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:57:
D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:118:7: error: expected member name or ';' after declaration specifiers
    T 512, 512;
    ~ ^
fatal error: too many errors emitted, stopping now [-ferror-limit=]
20 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:123:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:42:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/ios_base.h:42:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_classes.h:41:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\string:45:
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/ostream_insert.h:84:38: error: expected unqualified-id
       const streamsize __w = __out. 512();
                                     ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/ostream_insert.h:99:15: error: expected unqualified-id
       __out. 512(0);
              ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:123:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:42:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/ios_base.h:42:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_classes.h:41:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\string:55:
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/basic_string.tcc:1017:37: error: expected unqualified-id
       const streamsize __w = __in. 512();
                                    ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/basic_string.tcc:1042:14: error: expected unqualified-id
       __in. 512(0);
             ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:123:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:42:
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/ios_base.h:642:5: error: expected member name or ';' after declaration specifiers
    512() const
    ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:123:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:44:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/basic_ios.h:38:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.h:2601:
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:915:31: error: expected unqualified-id
 const streamsize __w = __io. 512();
                              ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:923:8: error: expected unqualified-id
 __io. 512(0);
       ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:1070:31: error: expected unqualified-id
 const streamsize __w = __io. 512();
                              ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:1078:8: error: expected unqualified-id
 __io. 512(0);
       ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:1108:33: error: expected unqualified-id
   const streamsize __w = __io. 512();
                                ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:1117:14: error: expected unqualified-id
       __io. 512(0);
             ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:1131:10: error: expected unqualified-id
   __io. 512(0);
         ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:123:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:44:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/basic_ios.h:471:
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/basic_ios.tcc:94:10: error: expected unqualified-id
   this->512(__rhs. 512());
         ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:123:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:40:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\istream:854:
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/istream.tcc:950:33: error: expected unqualified-id
       streamsize __num = __in. 512();
                                ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/istream.tcc:975:14: error: expected unqualified-id
       __in. 512(0);
             ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:1502:20: error: expected member name or ';' after declaration specifiers
  static const int 512 = _AP_W;
  ~~~~~~~~~~~~~~~~ ^
D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:2451:20: error: expected member name or ';' after declaration specifiers
  static const int 512 = _AP_W;
  ~~~~~~~~~~~~~~~~ ^
D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:4701:22: error: expected member name or ';' after declaration specifiers
    static const int 512 = _AP_W;
    ~~~~~~~~~~~~~~~~ ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:57:
D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:118:7: error: expected member name or ';' after declaration specifiers
    T 512, 512;
    ~ ^
fatal error: too many errors emitted, stopping now [-ferror-limit=]
20 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
WARNING: [HLS 200-40] In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:123:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:42:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/ios_base.h:42:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_classes.h:41:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\string:45:
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/ostream_insert.h:84:38: error: expected unqualified-id
       const streamsize __w = __out. 512();
                                     ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/ostream_insert.h:99:15: error: expected unqualified-id
       __out. 512(0);
              ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:123:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:42:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/ios_base.h:42:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_classes.h:41:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\string:55:
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/basic_string.tcc:1017:37: error: expected unqualified-id
       const streamsize __w = __in. 512();
                                    ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/basic_string.tcc:1042:14: error: expected unqualified-id
       __in. 512(0);
             ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:123:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:42:
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/ios_base.h:642:5: error: expected member name or ';' after declaration specifiers
    512() const
    ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:123:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:44:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/basic_ios.h:38:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.h:2601:
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:915:31: error: expected unqualified-id
 const streamsize __w = __io. 512();
                              ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:923:8: error: expected unqualified-id
 __io. 512(0);
       ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:1070:31: error: expected unqualified-id
 const streamsize __w = __io. 512();
                              ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:1078:8: error: expected unqualified-id
 __io. 512(0);
       ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:1108:33: error: expected unqualified-id
   const streamsize __w = __io. 512();
                                ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:1117:14: error: expected unqualified-id
       __io. 512(0);
             ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:1131:10: error: expected unqualified-id
   __io. 512(0);
         ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:123:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:44:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/basic_ios.h:471:
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/basic_ios.tcc:94:10: error: expected unqualified-id
   this->512(__rhs. 512());
         ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:123:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:40:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\istream:854:
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/istream.tcc:950:33: error: expected unqualified-id
       streamsize __num = __in. 512();
                                ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/istream.tcc:975:14: error: expected unqualified-id
       __in. 512(0);
             ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:1502:20: error: expected member name or ';' after declaration specifiers
  static const int 512 = _AP_W;
  ~~~~~~~~~~~~~~~~ ^
D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:2451:20: error: expected member name or ';' after declaration specifiers
  static const int 512 = _AP_W;
  ~~~~~~~~~~~~~~~~ ^
D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:4701:22: error: expected member name or ';' after declaration specifiers
    static const int 512 = _AP_W;
    ~~~~~~~~~~~~~~~~ ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:57:
D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:118:7: error: expected member name or ';' after declaration specifiers
    T 512, 512;
    ~ ^
fatal error: too many errors emitted, stopping now [-ferror-limit=]
20 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:123:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:42:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/ios_base.h:42:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_classes.h:41:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\string:45:
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/ostream_insert.h:84:38: error: expected unqualified-id
       const streamsize __w = __out. 512();
                                     ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/ostream_insert.h:99:15: error: expected unqualified-id
       __out. 512(0);
              ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:123:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:42:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/ios_base.h:42:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_classes.h:41:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\string:55:
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/basic_string.tcc:1017:37: error: expected unqualified-id
       const streamsize __w = __in. 512();
                                    ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/basic_string.tcc:1042:14: error: expected unqualified-id
       __in. 512(0);
             ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:123:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:42:
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/ios_base.h:642:5: error: expected member name or ';' after declaration specifiers
    512() const
    ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:123:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:44:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/basic_ios.h:38:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.h:2601:
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:915:31: error: expected unqualified-id
 const streamsize __w = __io. 512();
                              ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:923:8: error: expected unqualified-id
 __io. 512(0);
       ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:1070:31: error: expected unqualified-id
 const streamsize __w = __io. 512();
                              ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:1078:8: error: expected unqualified-id
 __io. 512(0);
       ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:1108:33: error: expected unqualified-id
   const streamsize __w = __io. 512();
                                ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:1117:14: error: expected unqualified-id
       __io. 512(0);
             ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:1131:10: error: expected unqualified-id
   __io. 512(0);
         ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:123:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:44:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/basic_ios.h:471:
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/basic_ios.tcc:94:10: error: expected unqualified-id
   this->512(__rhs. 512());
         ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:123:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:40:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\istream:854:
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/istream.tcc:950:33: error: expected unqualified-id
       streamsize __num = __in. 512();
                                ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/istream.tcc:975:14: error: expected unqualified-id
       __in. 512(0);
             ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:1502:20: error: expected member name or ';' after declaration specifiers
  static const int 512 = _AP_W;
  ~~~~~~~~~~~~~~~~ ^
D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:2451:20: error: expected member name or ';' after declaration specifiers
  static const int 512 = _AP_W;
  ~~~~~~~~~~~~~~~~ ^
D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:4701:22: error: expected member name or ';' after declaration specifiers
    static const int 512 = _AP_W;
    ~~~~~~~~~~~~~~~~ ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:57:
D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:118:7: error: expected member name or ';' after declaration specifiers
    T 512, 512;
    ~ ^
fatal error: too many errors emitted, stopping now [-ferror-limit=]
20 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
WARNING: [HLS 200-40] In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:123:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:42:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/ios_base.h:42:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_classes.h:41:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\string:45:
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/ostream_insert.h:84:38: error: expected unqualified-id
       const streamsize __w = __out. 512();
                                     ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/ostream_insert.h:99:15: error: expected unqualified-id
       __out. 512(0);
              ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:123:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:42:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/ios_base.h:42:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_classes.h:41:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\string:55:
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/basic_string.tcc:1017:37: error: expected unqualified-id
       const streamsize __w = __in. 512();
                                    ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/basic_string.tcc:1042:14: error: expected unqualified-id
       __in. 512(0);
             ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:123:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:42:
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/ios_base.h:642:5: error: expected member name or ';' after declaration specifiers
    512() const
    ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:123:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:44:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/basic_ios.h:38:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.h:2601:
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:915:31: error: expected unqualified-id
 const streamsize __w = __io. 512();
                              ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:923:8: error: expected unqualified-id
 __io. 512(0);
       ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:1070:31: error: expected unqualified-id
 const streamsize __w = __io. 512();
                              ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:1078:8: error: expected unqualified-id
 __io. 512(0);
       ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:1108:33: error: expected unqualified-id
   const streamsize __w = __io. 512();
                                ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:1117:14: error: expected unqualified-id
       __io. 512(0);
             ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:1131:10: error: expected unqualified-id
   __io. 512(0);
         ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:123:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:44:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/basic_ios.h:471:
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/basic_ios.tcc:94:10: error: expected unqualified-id
   this->512(__rhs. 512());
         ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:123:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:40:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\istream:854:
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/istream.tcc:950:33: error: expected unqualified-id
       streamsize __num = __in. 512();
                                ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/istream.tcc:975:14: error: expected unqualified-id
       __in. 512(0);
             ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:1502:20: error: expected member name or ';' after declaration specifiers
  static const int 512 = _AP_W;
  ~~~~~~~~~~~~~~~~ ^
D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:2451:20: error: expected member name or ';' after declaration specifiers
  static const int 512 = _AP_W;
  ~~~~~~~~~~~~~~~~ ^
D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:4701:22: error: expected member name or ';' after declaration specifiers
    static const int 512 = _AP_W;
    ~~~~~~~~~~~~~~~~ ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:57:
D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:118:7: error: expected member name or ';' after declaration specifiers
    T 512, 512;
    ~ ^
fatal error: too many errors emitted, stopping now [-ferror-limit=]
20 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:123:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:42:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/ios_base.h:42:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_classes.h:41:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\string:45:
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/ostream_insert.h:84:38: error: expected unqualified-id
       const streamsize __w = __out. 512();
                                     ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/ostream_insert.h:99:15: error: expected unqualified-id
       __out. 512(0);
              ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:123:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:42:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/ios_base.h:42:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_classes.h:41:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\string:55:
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/basic_string.tcc:1017:37: error: expected unqualified-id
       const streamsize __w = __in. 512();
                                    ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/basic_string.tcc:1042:14: error: expected unqualified-id
       __in. 512(0);
             ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:123:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:42:
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/ios_base.h:642:5: error: expected member name or ';' after declaration specifiers
    512() const
    ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:123:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:44:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/basic_ios.h:38:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.h:2601:
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:915:31: error: expected unqualified-id
 const streamsize __w = __io. 512();
                              ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:923:8: error: expected unqualified-id
 __io. 512(0);
       ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:1070:31: error: expected unqualified-id
 const streamsize __w = __io. 512();
                              ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:1078:8: error: expected unqualified-id
 __io. 512(0);
       ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:1108:33: error: expected unqualified-id
   const streamsize __w = __io. 512();
                                ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:1117:14: error: expected unqualified-id
       __io. 512(0);
             ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:1131:10: error: expected unqualified-id
   __io. 512(0);
         ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:123:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:44:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/basic_ios.h:471:
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/basic_ios.tcc:94:10: error: expected unqualified-id
   this->512(__rhs. 512());
         ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:123:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:40:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\istream:854:
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/istream.tcc:950:33: error: expected unqualified-id
       streamsize __num = __in. 512();
                                ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/istream.tcc:975:14: error: expected unqualified-id
       __in. 512(0);
             ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:1502:20: error: expected member name or ';' after declaration specifiers
  static const int 512 = _AP_W;
  ~~~~~~~~~~~~~~~~ ^
D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:2451:20: error: expected member name or ';' after declaration specifiers
  static const int 512 = _AP_W;
  ~~~~~~~~~~~~~~~~ ^
D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:4701:22: error: expected member name or ';' after declaration specifiers
    static const int 512 = _AP_W;
    ~~~~~~~~~~~~~~~~ ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:57:
D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:118:7: error: expected member name or ';' after declaration specifiers
    T 512, 512;
    ~ ^
fatal error: too many errors emitted, stopping now [-ferror-limit=]
20 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
WARNING: [HLS 200-40] In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:123:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:42:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/ios_base.h:42:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_classes.h:41:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\string:45:
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/ostream_insert.h:84:38: error: expected unqualified-id
       const streamsize __w = __out. 512();
                                     ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/ostream_insert.h:99:15: error: expected unqualified-id
       __out. 512(0);
              ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:123:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:42:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/ios_base.h:42:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_classes.h:41:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\string:55:
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/basic_string.tcc:1017:37: error: expected unqualified-id
       const streamsize __w = __in. 512();
                                    ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/basic_string.tcc:1042:14: error: expected unqualified-id
       __in. 512(0);
             ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:123:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:42:
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/ios_base.h:642:5: error: expected member name or ';' after declaration specifiers
    512() const
    ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:123:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:44:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/basic_ios.h:38:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.h:2601:
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:915:31: error: expected unqualified-id
 const streamsize __w = __io. 512();
                              ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:923:8: error: expected unqualified-id
 __io. 512(0);
       ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:1070:31: error: expected unqualified-id
 const streamsize __w = __io. 512();
                              ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:1078:8: error: expected unqualified-id
 __io. 512(0);
       ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:1108:33: error: expected unqualified-id
   const streamsize __w = __io. 512();
                                ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:1117:14: error: expected unqualified-id
       __io. 512(0);
             ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:1131:10: error: expected unqualified-id
   __io. 512(0);
         ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:123:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:44:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/basic_ios.h:471:
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/basic_ios.tcc:94:10: error: expected unqualified-id
   this->512(__rhs. 512());
         ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:123:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:40:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\istream:854:
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/istream.tcc:950:33: error: expected unqualified-id
       streamsize __num = __in. 512();
                                ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/istream.tcc:975:14: error: expected unqualified-id
       __in. 512(0);
             ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:1502:20: error: expected member name or ';' after declaration specifiers
  static const int 512 = _AP_W;
  ~~~~~~~~~~~~~~~~ ^
D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:2451:20: error: expected member name or ';' after declaration specifiers
  static const int 512 = _AP_W;
  ~~~~~~~~~~~~~~~~ ^
D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:4701:22: error: expected member name or ';' after declaration specifiers
    static const int 512 = _AP_W;
    ~~~~~~~~~~~~~~~~ ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:57:
D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:118:7: error: expected member name or ';' after declaration specifiers
    T 512, 512;
    ~ ^
fatal error: too many errors emitted, stopping now [-ferror-limit=]
20 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:123:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:42:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/ios_base.h:42:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_classes.h:41:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\string:45:
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/ostream_insert.h:84:38: error: expected unqualified-id
       const streamsize __w = __out. 512();
                                     ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/ostream_insert.h:99:15: error: expected unqualified-id
       __out. 512(0);
              ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:123:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:42:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/ios_base.h:42:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_classes.h:41:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\string:55:
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/basic_string.tcc:1017:37: error: expected unqualified-id
       const streamsize __w = __in. 512();
                                    ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/basic_string.tcc:1042:14: error: expected unqualified-id
       __in. 512(0);
             ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:123:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:42:
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/ios_base.h:642:5: error: expected member name or ';' after declaration specifiers
    512() const
    ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:123:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:44:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/basic_ios.h:38:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.h:2601:
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:915:31: error: expected unqualified-id
 const streamsize __w = __io. 512();
                              ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:923:8: error: expected unqualified-id
 __io. 512(0);
       ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:1070:31: error: expected unqualified-id
 const streamsize __w = __io. 512();
                              ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:1078:8: error: expected unqualified-id
 __io. 512(0);
       ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:1108:33: error: expected unqualified-id
   const streamsize __w = __io. 512();
                                ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:1117:14: error: expected unqualified-id
       __io. 512(0);
             ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/locale_facets.tcc:1131:10: error: expected unqualified-id
   __io. 512(0);
         ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:123:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:39:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:44:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/basic_ios.h:471:
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/basic_ios.tcc:94:10: error: expected unqualified-id
   this->512(__rhs. 512());
         ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:123:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:40:
In file included from D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\istream:854:
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/istream.tcc:950:33: error: expected unqualified-id
       streamsize __num = __in. 512();
                                ^
D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/istream.tcc:975:14: error: expected unqualified-id
       __in. 512(0);
             ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:48:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:1502:20: error: expected member name or ';' after declaration specifiers
  static const int 512 = _AP_W;
  ~~~~~~~~~~~~~~~~ ^
D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:2451:20: error: expected member name or ';' after declaration specifiers
  static const int 512 = _AP_W;
  ~~~~~~~~~~~~~~~~ ^
D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:4701:22: error: expected member name or ';' after declaration specifiers
    static const int 512 = _AP_W;
    ~~~~~~~~~~~~~~~~ ^
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.h:7:
In file included from D:/Xilinx/Vivado/2018.2/common/technology/autopilot\hls_video.h:57:
D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:118:7: error: expected member name or ';' after declaration specifiers
    T 512, 512;
    ~ ^
fatal error: too many errors emitted, stopping now [-ferror-limit=]
20 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
WARNING: [HLS 200-40] In file included from MEAN_HLS/mean.cpp:1:
MEAN_HLS/mean.cpp:12:2: error: no matching function for call to 'AXIvideo2Mat'
 hls::AXIvideo2Mat(image_in, img_i);
 ^~~~~~~~~~~~~~~~~
D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:51:5: note: candidate template ignored: failed template argument deduction
int AXIvideo2Mat(stream<ap_axiu<W,1,1,1> >& AXI_video_strm,
    ^
In file included from MEAN_HLS/mean.cpp:1:
MEAN_HLS/mean.cpp:49:2: error: no matching function for call to 'Mat2AXIvideo'
 hls::Mat2AXIvideo(img_o, image_out);
 ^~~~~~~~~~~~~~~~~
D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:111:5: note: candidate template ignored: failed template argument deduction
int Mat2AXIvideo(Mat<ROWS, COLS, T>& img,
    ^
2 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from MEAN_HLS/mean.cpp:1:
MEAN_HLS/mean.cpp:12:2: error: no matching function for call to 'AXIvideo2Mat'
 hls::AXIvideo2Mat(image_in, img_i);
 ^~~~~~~~~~~~~~~~~
D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:51:5: note: candidate template ignored: failed template argument deduction
int AXIvideo2Mat(stream<ap_axiu<W,1,1,1> >& AXI_video_strm,
    ^
In file included from MEAN_HLS/mean.cpp:1:
MEAN_HLS/mean.cpp:49:2: error: no matching function for call to 'Mat2AXIvideo'
 hls::Mat2AXIvideo(img_o, image_out);
 ^~~~~~~~~~~~~~~~~
D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:111:5: note: candidate template ignored: failed template argument deduction
int Mat2AXIvideo(Mat<ROWS, COLS, T>& img,
    ^
2 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
WARNING: [HLS 200-40] In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
MEAN_HLS/mean.h:14:39: error: use of undeclared identifier 'AXI_STREAM'
typedef hls::stream<ap_axiu<8,1,1,1>> AXI_STREAM;
                                      ^
MEAN_HLS/mean.h:14:49: error: type name requires a specifier or qualifier
typedef hls::stream<ap_axiu<8,1,1,1>> AXI_STREAM;
                                                ^
MEAN_HLS/mean.h:18:6: error: variable has incomplete type 'void'
void mean(AXI_STREAM& image_in, AXI_STREAM& image_out);
     ^
MEAN_HLS/mean.h:18:11: error: use of undeclared identifier 'AXI_STREAM'
void mean(AXI_STREAM& image_in, AXI_STREAM& image_out);
          ^
MEAN_HLS/mean.h:18:23: error: use of undeclared identifier 'image_in'
void mean(AXI_STREAM& image_in, AXI_STREAM& image_out);
                      ^
In file included from MEAN_HLS/mean.cpp:1:
MEAN_HLS/mean.cpp:3:6: error: variable has incomplete type 'void'
void mean(AXI_STREAM& image_in, AXI_STREAM& image_out) {
     ^
MEAN_HLS/mean.cpp:3:11: error: use of undeclared identifier 'AXI_STREAM'
void mean(AXI_STREAM& image_in, AXI_STREAM& image_out) {
          ^
MEAN_HLS/mean.cpp:3:23: error: use of undeclared identifier 'image_in'
void mean(AXI_STREAM& image_in, AXI_STREAM& image_out) {
                      ^
MEAN_HLS/mean.cpp:3:55: error: expected ';' after top level declarator
void mean(AXI_STREAM& image_in, AXI_STREAM& image_out) {
                                                      ^
                                                      ;
9 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
MEAN_HLS/mean.h:14:39: error: use of undeclared identifier 'AXI_STREAM'
typedef hls::stream<ap_axiu<8,1,1,1>> AXI_STREAM;
                                      ^
MEAN_HLS/mean.h:14:49: error: type name requires a specifier or qualifier
typedef hls::stream<ap_axiu<8,1,1,1>> AXI_STREAM;
                                                ^
MEAN_HLS/mean.h:18:6: error: variable has incomplete type 'void'
void mean(AXI_STREAM& image_in, AXI_STREAM& image_out);
     ^
MEAN_HLS/mean.h:18:11: error: use of undeclared identifier 'AXI_STREAM'
void mean(AXI_STREAM& image_in, AXI_STREAM& image_out);
          ^
MEAN_HLS/mean.h:18:23: error: use of undeclared identifier 'image_in'
void mean(AXI_STREAM& image_in, AXI_STREAM& image_out);
                      ^
In file included from MEAN_HLS/mean.cpp:1:
MEAN_HLS/mean.cpp:3:6: error: variable has incomplete type 'void'
void mean(AXI_STREAM& image_in, AXI_STREAM& image_out) {
     ^
MEAN_HLS/mean.cpp:3:11: error: use of undeclared identifier 'AXI_STREAM'
void mean(AXI_STREAM& image_in, AXI_STREAM& image_out) {
          ^
MEAN_HLS/mean.cpp:3:23: error: use of undeclared identifier 'image_in'
void mean(AXI_STREAM& image_in, AXI_STREAM& image_out) {
                      ^
MEAN_HLS/mean.cpp:3:55: error: expected ';' after top level declarator
void mean(AXI_STREAM& image_in, AXI_STREAM& image_out) {
                                                      ^
                                                      ;
9 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
WARNING: [HLS 200-40] In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
MEAN_HLS/mean.h:14:39: error: use of undeclared identifier 'AXI_STREAM'
typedef hls::stream<ap_axiu<8,1,1,1>> AXI_STREAM;
                                      ^
MEAN_HLS/mean.h:14:49: error: type name requires a specifier or qualifier
typedef hls::stream<ap_axiu<8,1,1,1>> AXI_STREAM;
                                                ^
MEAN_HLS/mean.h:18:6: error: variable has incomplete type 'void'
void mean(AXI_STREAM& image_in, AXI_STREAM& image_out);
     ^
MEAN_HLS/mean.h:18:11: error: use of undeclared identifier 'AXI_STREAM'
void mean(AXI_STREAM& image_in, AXI_STREAM& image_out);
          ^
MEAN_HLS/mean.h:18:23: error: use of undeclared identifier 'image_in'
void mean(AXI_STREAM& image_in, AXI_STREAM& image_out);
                      ^
In file included from MEAN_HLS/mean.cpp:1:
MEAN_HLS/mean.cpp:3:6: error: variable has incomplete type 'void'
void mean(AXI_STREAM& image_in, AXI_STREAM& image_out) {
     ^
MEAN_HLS/mean.cpp:3:11: error: use of undeclared identifier 'AXI_STREAM'
void mean(AXI_STREAM& image_in, AXI_STREAM& image_out) {
          ^
MEAN_HLS/mean.cpp:3:23: error: use of undeclared identifier 'image_in'
void mean(AXI_STREAM& image_in, AXI_STREAM& image_out) {
                      ^
MEAN_HLS/mean.cpp:3:55: error: expected ';' after top level declarator
void mean(AXI_STREAM& image_in, AXI_STREAM& image_out) {
                                                      ^
                                                      ;
9 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
MEAN_HLS/mean.h:14:39: error: use of undeclared identifier 'AXI_STREAM'
typedef hls::stream<ap_axiu<8,1,1,1>> AXI_STREAM;
                                      ^
MEAN_HLS/mean.h:14:49: error: type name requires a specifier or qualifier
typedef hls::stream<ap_axiu<8,1,1,1>> AXI_STREAM;
                                                ^
MEAN_HLS/mean.h:18:6: error: variable has incomplete type 'void'
void mean(AXI_STREAM& image_in, AXI_STREAM& image_out);
     ^
MEAN_HLS/mean.h:18:11: error: use of undeclared identifier 'AXI_STREAM'
void mean(AXI_STREAM& image_in, AXI_STREAM& image_out);
          ^
MEAN_HLS/mean.h:18:23: error: use of undeclared identifier 'image_in'
void mean(AXI_STREAM& image_in, AXI_STREAM& image_out);
                      ^
In file included from MEAN_HLS/mean.cpp:1:
MEAN_HLS/mean.cpp:3:6: error: variable has incomplete type 'void'
void mean(AXI_STREAM& image_in, AXI_STREAM& image_out) {
     ^
MEAN_HLS/mean.cpp:3:11: error: use of undeclared identifier 'AXI_STREAM'
void mean(AXI_STREAM& image_in, AXI_STREAM& image_out) {
          ^
MEAN_HLS/mean.cpp:3:23: error: use of undeclared identifier 'image_in'
void mean(AXI_STREAM& image_in, AXI_STREAM& image_out) {
                      ^
MEAN_HLS/mean.cpp:3:55: error: expected ';' after top level declarator
void mean(AXI_STREAM& image_in, AXI_STREAM& image_out) {
                                                      ^
                                                      ;
9 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
WARNING: [HLS 200-40] In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
MEAN_HLS/mean.h:14:39: error: use of undeclared identifier 'AXI_STREAM'
typedef hls::stream<ap_axiu<8,1,1,1>> AXI_STREAM;
                                      ^
MEAN_HLS/mean.h:14:49: error: type name requires a specifier or qualifier
typedef hls::stream<ap_axiu<8,1,1,1>> AXI_STREAM;
                                                ^
MEAN_HLS/mean.h:18:6: error: variable has incomplete type 'void'
void mean(AXI_STREAM* image_in, AXI_STREAM* image_out);
     ^
MEAN_HLS/mean.h:18:11: error: use of undeclared identifier 'AXI_STREAM'
void mean(AXI_STREAM* image_in, AXI_STREAM* image_out);
          ^
MEAN_HLS/mean.h:18:23: error: use of undeclared identifier 'image_in'
void mean(AXI_STREAM* image_in, AXI_STREAM* image_out);
                      ^
In file included from MEAN_HLS/mean.cpp:1:
MEAN_HLS/mean.cpp:3:6: error: variable has incomplete type 'void'
void mean(AXI_STREAM* image_in, AXI_STREAM* image_out) {
     ^
MEAN_HLS/mean.cpp:3:11: error: use of undeclared identifier 'AXI_STREAM'
void mean(AXI_STREAM* image_in, AXI_STREAM* image_out) {
          ^
MEAN_HLS/mean.cpp:3:23: error: use of undeclared identifier 'image_in'
void mean(AXI_STREAM* image_in, AXI_STREAM* image_out) {
                      ^
MEAN_HLS/mean.cpp:3:55: error: expected ';' after top level declarator
void mean(AXI_STREAM* image_in, AXI_STREAM* image_out) {
                                                      ^
                                                      ;
9 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from MEAN_HLS/mean.cpp:1:
In file included from MEAN_HLS/mean.cpp:1:
MEAN_HLS/mean.h:14:39: error: use of undeclared identifier 'AXI_STREAM'
typedef hls::stream<ap_axiu<8,1,1,1>> AXI_STREAM;
                                      ^
MEAN_HLS/mean.h:14:49: error: type name requires a specifier or qualifier
typedef hls::stream<ap_axiu<8,1,1,1>> AXI_STREAM;
                                                ^
MEAN_HLS/mean.h:18:6: error: variable has incomplete type 'void'
void mean(AXI_STREAM* image_in, AXI_STREAM* image_out);
     ^
MEAN_HLS/mean.h:18:11: error: use of undeclared identifier 'AXI_STREAM'
void mean(AXI_STREAM* image_in, AXI_STREAM* image_out);
          ^
MEAN_HLS/mean.h:18:23: error: use of undeclared identifier 'image_in'
void mean(AXI_STREAM* image_in, AXI_STREAM* image_out);
                      ^
In file included from MEAN_HLS/mean.cpp:1:
MEAN_HLS/mean.cpp:3:6: error: variable has incomplete type 'void'
void mean(AXI_STREAM* image_in, AXI_STREAM* image_out) {
     ^
MEAN_HLS/mean.cpp:3:11: error: use of undeclared identifier 'AXI_STREAM'
void mean(AXI_STREAM* image_in, AXI_STREAM* image_out) {
          ^
MEAN_HLS/mean.cpp:3:23: error: use of undeclared identifier 'image_in'
void mean(AXI_STREAM* image_in, AXI_STREAM* image_out) {
                      ^
MEAN_HLS/mean.cpp:3:55: error: expected ';' after top level declarator
void mean(AXI_STREAM* image_in, AXI_STREAM* image_out) {
                                                      ^
                                                      ;
9 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
WARNING: [HLS 200-40] In file included from MEAN_HLS/mean.cpp:1:
MEAN_HLS/mean.cpp:9:39: error: use of undeclared identifier 'AXI_STREAM'
typedef hls::stream<ap_axiu<8,1,1,1>> AXI_STREAM;
                                      ^
MEAN_HLS/mean.cpp:9:49: error: type name requires a specifier or qualifier
typedef hls::stream<ap_axiu<8,1,1,1>> AXI_STREAM;
                                                ^
MEAN_HLS/mean.cpp:13:6: error: variable has incomplete type 'void'
void mean(AXI_STREAM& image_in, AXI_STREAM& image_out) {
     ^
MEAN_HLS/mean.cpp:13:11: error: use of undeclared identifier 'AXI_STREAM'
void mean(AXI_STREAM& image_in, AXI_STREAM& image_out) {
          ^
MEAN_HLS/mean.cpp:13:23: error: use of undeclared identifier 'image_in'
void mean(AXI_STREAM& image_in, AXI_STREAM& image_out) {
                      ^
MEAN_HLS/mean.cpp:13:55: error: expected ';' after top level declarator
void mean(AXI_STREAM& image_in, AXI_STREAM& image_out) {
                                                      ^
                                                      ;
6 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from MEAN_HLS/mean.cpp:1:
MEAN_HLS/mean.cpp:9:39: error: use of undeclared identifier 'AXI_STREAM'
typedef hls::stream<ap_axiu<8,1,1,1>> AXI_STREAM;
                                      ^
MEAN_HLS/mean.cpp:9:49: error: type name requires a specifier or qualifier
typedef hls::stream<ap_axiu<8,1,1,1>> AXI_STREAM;
                                                ^
MEAN_HLS/mean.cpp:13:6: error: variable has incomplete type 'void'
void mean(AXI_STREAM& image_in, AXI_STREAM& image_out) {
     ^
MEAN_HLS/mean.cpp:13:11: error: use of undeclared identifier 'AXI_STREAM'
void mean(AXI_STREAM& image_in, AXI_STREAM& image_out) {
          ^
MEAN_HLS/mean.cpp:13:23: error: use of undeclared identifier 'image_in'
void mean(AXI_STREAM& image_in, AXI_STREAM& image_out) {
                      ^
MEAN_HLS/mean.cpp:13:55: error: expected ';' after top level declarator
void mean(AXI_STREAM& image_in, AXI_STREAM& image_out) {
                                                      ^
                                                      ;
6 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
WARNING: [HLS 200-40] In file included from MEAN_HLS/mean.cpp:1:
MEAN_HLS/mean.cpp:9:39: error: use of undeclared identifier 'AXI_STREAM'
typedef hls::stream<ap_axiu<8,1,1,1>> AXI_STREAM;
                                      ^
MEAN_HLS/mean.cpp:9:49: error: type name requires a specifier or qualifier
typedef hls::stream<ap_axiu<8,1,1,1>> AXI_STREAM;
                                                ^
MEAN_HLS/mean.cpp:13:6: error: variable has incomplete type 'void'
void mean(AXI_STREAM& image_in, AXI_STREAM& image_out) {
     ^
MEAN_HLS/mean.cpp:13:11: error: use of undeclared identifier 'AXI_STREAM'
void mean(AXI_STREAM& image_in, AXI_STREAM& image_out) {
          ^
MEAN_HLS/mean.cpp:13:23: error: use of undeclared identifier 'image_in'
void mean(AXI_STREAM& image_in, AXI_STREAM& image_out) {
                      ^
MEAN_HLS/mean.cpp:13:55: error: expected ';' after top level declarator
void mean(AXI_STREAM& image_in, AXI_STREAM& image_out) {
                                                      ^
                                                      ;
6 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from MEAN_HLS/mean.cpp:1:
MEAN_HLS/mean.cpp:9:39: error: use of undeclared identifier 'AXI_STREAM'
typedef hls::stream<ap_axiu<8,1,1,1>> AXI_STREAM;
                                      ^
MEAN_HLS/mean.cpp:9:49: error: type name requires a specifier or qualifier
typedef hls::stream<ap_axiu<8,1,1,1>> AXI_STREAM;
                                                ^
MEAN_HLS/mean.cpp:13:6: error: variable has incomplete type 'void'
void mean(AXI_STREAM& image_in, AXI_STREAM& image_out) {
     ^
MEAN_HLS/mean.cpp:13:11: error: use of undeclared identifier 'AXI_STREAM'
void mean(AXI_STREAM& image_in, AXI_STREAM& image_out) {
          ^
MEAN_HLS/mean.cpp:13:23: error: use of undeclared identifier 'image_in'
void mean(AXI_STREAM& image_in, AXI_STREAM& image_out) {
                      ^
MEAN_HLS/mean.cpp:13:55: error: expected ';' after top level declarator
void mean(AXI_STREAM& image_in, AXI_STREAM& image_out) {
                                                      ^
                                                      ;
6 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 103.324 ; gain = 45.980
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 103.324 ; gain = 45.980
INFO: [HLS 200-10] Starting code transformations ...
ERROR: [SYNCHK 200-79] Cannot find the top function 'mean' in the design. Possible causes are: (1) the top function name is misspelled; (2) the top function is nonexistent or declared as static.
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 103.531 ; gain = 46.277
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 103.531 ; gain = 46.277
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 110.363 ; gain = 53.109
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 114.832 ; gain = 57.578
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_data.data.V' (MEAN_HLS/mean.cpp:67).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_data.data.V' (MEAN_HLS/mean.cpp:67).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 140.574 ; gain = 83.320
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 141.891 ; gain = 84.637
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.582 seconds; current allocated memory: 90.309 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 90.456 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/in_data_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/in_data_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/in_data_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/in_data_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/in_data_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/in_data_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/in_data_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/out_data_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/out_data_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/out_data_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/out_data_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/out_data_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/out_data_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/out_data_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/constant_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'mean' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'constant_V' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mean'.
INFO: [HLS 200-111]  Elapsed time: 0.354 seconds; current allocated memory: 91.651 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 143.086 ; gain = 85.832
INFO: [SYSC 207-301] Generating SystemC RTL for mean.
INFO: [VHDL 208-304] Generating VHDL RTL for mean.
INFO: [VLOG 209-307] Generating Verilog RTL for mean.
INFO: [HLS 200-112] Total elapsed time: 21.148 seconds; peak allocated memory: 91.651 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:29 . Memory (MB): peak = 103.574 ; gain = 46.344
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:29 . Memory (MB): peak = 103.574 ; gain = 46.344
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 130.484 ; gain = 73.254
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:31 . Memory (MB): peak = 146.980 ; gain = 89.750
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_data.data.V' (MEAN_HLS/mean.cpp:65).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_data.data.V' (MEAN_HLS/mean.cpp:65).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:31 . Memory (MB): peak = 186.367 ; gain = 129.137
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:32 . Memory (MB): peak = 192.707 ; gain = 135.477
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 31.717 seconds; current allocated memory: 137.913 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 138.061 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/in_data_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/in_data_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/in_data_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/in_data_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/in_data_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/in_data_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/in_data_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/out_data_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/out_data_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/out_data_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/out_data_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/out_data_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/out_data_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/out_data_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/constant_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'mean' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'constant_V' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mean'.
INFO: [HLS 200-111]  Elapsed time: 0.372 seconds; current allocated memory: 139.240 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:34 . Memory (MB): peak = 192.707 ; gain = 135.477
INFO: [SYSC 207-301] Generating SystemC RTL for mean.
INFO: [VHDL 208-304] Generating VHDL RTL for mean.
INFO: [VLOG 209-307] Generating Verilog RTL for mean.
INFO: [HLS 200-112] Total elapsed time: 34.61 seconds; peak allocated memory: 139.240 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 103.457 ; gain = 45.656
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 103.457 ; gain = 45.656
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:32 . Memory (MB): peak = 130.551 ; gain = 72.750
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 147.289 ; gain = 89.488
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_data.data.V' (MEAN_HLS/mean.cpp:65).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_data.data.V' (MEAN_HLS/mean.cpp:65).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:34 . Memory (MB): peak = 186.754 ; gain = 128.953
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:34 . Memory (MB): peak = 192.836 ; gain = 135.035
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.151 seconds; current allocated memory: 137.913 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.133 seconds; current allocated memory: 138.061 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/in_data_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/in_data_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/in_data_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/in_data_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/in_data_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/in_data_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/in_data_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/out_data_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/out_data_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/out_data_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/out_data_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/out_data_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/out_data_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/out_data_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/constant_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'mean' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'constant_V' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mean'.
INFO: [HLS 200-111]  Elapsed time: 0.396 seconds; current allocated memory: 139.240 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:37 . Memory (MB): peak = 192.836 ; gain = 135.035
INFO: [SYSC 207-301] Generating SystemC RTL for mean.
INFO: [VHDL 208-304] Generating VHDL RTL for mean.
INFO: [VLOG 209-307] Generating Verilog RTL for mean.
INFO: [HLS 200-112] Total elapsed time: 37.43 seconds; peak allocated memory: 139.240 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 103.723 ; gain = 46.578
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 103.723 ; gain = 46.578
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:31 . Memory (MB): peak = 130.078 ; gain = 72.934
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:32 . Memory (MB): peak = 147.066 ; gain = 89.922
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_data.data.V' (MEAN_HLS/mean.cpp:65).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_data.data.V' (MEAN_HLS/mean.cpp:65).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:32 . Memory (MB): peak = 186.523 ; gain = 129.379
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:33 . Memory (MB): peak = 192.793 ; gain = 135.648
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 32.677 seconds; current allocated memory: 137.914 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 138.061 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/in_data_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/in_data_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/in_data_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/in_data_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/in_data_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/in_data_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/in_data_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/out_data_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/out_data_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/out_data_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/out_data_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/out_data_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/out_data_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/out_data_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/constant_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'mean' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'constant_V' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mean'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 139.241 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:35 . Memory (MB): peak = 192.793 ; gain = 135.648
INFO: [SYSC 207-301] Generating SystemC RTL for mean.
INFO: [VHDL 208-304] Generating VHDL RTL for mean.
INFO: [VLOG 209-307] Generating Verilog RTL for mean.
INFO: [HLS 200-112] Total elapsed time: 35.276 seconds; peak allocated memory: 139.241 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 103.691 ; gain = 45.738
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 103.691 ; gain = 45.738
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 124.855 ; gain = 66.902
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'mean' (MEAN_HLS/mean.cpp:13) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:48 . Memory (MB): peak = 141.008 ; gain = 83.055
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'image_out.data.V' (MEAN_HLS/mean.cpp:13).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'image_in.data.V' (MEAN_HLS/mean.cpp:13).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:49 . Memory (MB): peak = 175.672 ; gain = 117.719
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:49 . Memory (MB): peak = 183.086 ; gain = 125.133
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.496 seconds; current allocated memory: 128.775 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 128.846 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/IN_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/IN_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/IN_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/IN_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/IN_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/IN_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/IN_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/OUT_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/OUT_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/OUT_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/OUT_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/OUT_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/OUT_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/OUT_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mean' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
WARNING: [RTGEN 206-101] Port 'mean/image_in_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mean/image_in_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mean/image_in_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mean/image_in_TKEEP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mean/image_in_TSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mean/image_in_TUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mean/image_in_TLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mean/image_in_TID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mean/image_in_TDEST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mean/image_out_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mean/image_out_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mean/image_out_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mean/image_out_TKEEP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mean/image_out_TSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mean/image_out_TUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mean/image_out_TLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mean/image_out_TID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mean/image_out_TDEST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mean'.
INFO: [HLS 200-111]  Elapsed time: 1.47 seconds; current allocated memory: 129.869 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:54 . Memory (MB): peak = 183.086 ; gain = 125.133
INFO: [SYSC 207-301] Generating SystemC RTL for mean.
INFO: [VHDL 208-304] Generating VHDL RTL for mean.
INFO: [VLOG 209-307] Generating Verilog RTL for mean.
INFO: [HLS 200-112] Total elapsed time: 54.286 seconds; peak allocated memory: 129.869 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
WARNING: [HLS 200-40] In file included from MEAN_HLS/mean.cpp:1:
MEAN_HLS/mean.cpp:9:39: error: use of undeclared identifier 'AXI_STREAM'
typedef hls::stream<ap_axiu<8,1,1,1>> AXI_STREAM;
                                      ^
MEAN_HLS/mean.cpp:9:49: error: type name requires a specifier or qualifier
typedef hls::stream<ap_axiu<8,1,1,1>> AXI_STREAM;
                                                ^
MEAN_HLS/mean.cpp:13:6: error: variable has incomplete type 'void'
void mean(AXI_STREAM& image_in, AXI_STREAM& image_out) {
     ^
MEAN_HLS/mean.cpp:13:11: error: use of undeclared identifier 'AXI_STREAM'
void mean(AXI_STREAM& image_in, AXI_STREAM& image_out) {
          ^
MEAN_HLS/mean.cpp:13:23: error: use of undeclared identifier 'image_in'
void mean(AXI_STREAM& image_in, AXI_STREAM& image_out) {
                      ^
MEAN_HLS/mean.cpp:13:55: error: expected ';' after top level declarator
void mean(AXI_STREAM& image_in, AXI_STREAM& image_out) {
                                                      ^
                                                      ;
6 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from MEAN_HLS/mean.cpp:1:
MEAN_HLS/mean.cpp:9:39: error: use of undeclared identifier 'AXI_STREAM'
typedef hls::stream<ap_axiu<8,1,1,1>> AXI_STREAM;
                                      ^
MEAN_HLS/mean.cpp:9:49: error: type name requires a specifier or qualifier
typedef hls::stream<ap_axiu<8,1,1,1>> AXI_STREAM;
                                                ^
MEAN_HLS/mean.cpp:13:6: error: variable has incomplete type 'void'
void mean(AXI_STREAM& image_in, AXI_STREAM& image_out) {
     ^
MEAN_HLS/mean.cpp:13:11: error: use of undeclared identifier 'AXI_STREAM'
void mean(AXI_STREAM& image_in, AXI_STREAM& image_out) {
          ^
MEAN_HLS/mean.cpp:13:23: error: use of undeclared identifier 'image_in'
void mean(AXI_STREAM& image_in, AXI_STREAM& image_out) {
                      ^
MEAN_HLS/mean.cpp:13:55: error: expected ';' after top level declarator
void mean(AXI_STREAM& image_in, AXI_STREAM& image_out) {
                                                      ^
                                                      ;
6 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
WARNING: [HLS 200-40] In file included from MEAN_HLS/mean.cpp:1:
MEAN_HLS/mean.cpp:9:39: error: use of undeclared identifier 'AXI_STREAM'
typedef hls::stream<ap_axiu<8,1,1,1>> AXI_STREAM;
                                      ^
MEAN_HLS/mean.cpp:9:49: error: type name requires a specifier or qualifier
typedef hls::stream<ap_axiu<8,1,1,1>> AXI_STREAM;
                                                ^
MEAN_HLS/mean.cpp:13:6: error: variable has incomplete type 'void'
void mean(AXI_STREAM& image_in, AXI_STREAM& image_out) {
     ^
MEAN_HLS/mean.cpp:13:11: error: use of undeclared identifier 'AXI_STREAM'
void mean(AXI_STREAM& image_in, AXI_STREAM& image_out) {
          ^
MEAN_HLS/mean.cpp:13:23: error: use of undeclared identifier 'image_in'
void mean(AXI_STREAM& image_in, AXI_STREAM& image_out) {
                      ^
MEAN_HLS/mean.cpp:13:55: error: expected ';' after top level declarator
void mean(AXI_STREAM& image_in, AXI_STREAM& image_out) {
                                                      ^
                                                      ;
6 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from MEAN_HLS/mean.cpp:1:
MEAN_HLS/mean.cpp:9:39: error: use of undeclared identifier 'AXI_STREAM'
typedef hls::stream<ap_axiu<8,1,1,1>> AXI_STREAM;
                                      ^
MEAN_HLS/mean.cpp:9:49: error: type name requires a specifier or qualifier
typedef hls::stream<ap_axiu<8,1,1,1>> AXI_STREAM;
                                                ^
MEAN_HLS/mean.cpp:13:6: error: variable has incomplete type 'void'
void mean(AXI_STREAM& image_in, AXI_STREAM& image_out) {
     ^
MEAN_HLS/mean.cpp:13:11: error: use of undeclared identifier 'AXI_STREAM'
void mean(AXI_STREAM& image_in, AXI_STREAM& image_out) {
          ^
MEAN_HLS/mean.cpp:13:23: error: use of undeclared identifier 'image_in'
void mean(AXI_STREAM& image_in, AXI_STREAM& image_out) {
                      ^
MEAN_HLS/mean.cpp:13:55: error: expected ';' after top level declarator
void mean(AXI_STREAM& image_in, AXI_STREAM& image_out) {
                                                      ^
                                                      ;
6 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 103.805 ; gain = 45.762
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 103.805 ; gain = 45.762
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:31 . Memory (MB): peak = 124.742 ; gain = 66.699
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'mean' (MEAN_HLS/mean.cpp:13) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:32 . Memory (MB): peak = 141.199 ; gain = 83.156
ERROR: [XFORM 203-801] Cannot specify interface depth  (MEAN_HLS/mean.cpp:17:1) on argument 'image_in' (MEAN_HLS/mean.cpp:13). This interface directive will be discarded.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 103.637 ; gain = 46.426
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 103.637 ; gain = 46.426
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 124.527 ; gain = 67.316
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'mean' (MEAN_HLS/mean.cpp:13) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 141.258 ; gain = 84.047
INFO: [XFORM 203-712] Applying dataflow to function 'mean', detected/extracted 0 process function(s): .
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 176.023 ; gain = 118.813
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 183.180 ; gain = 125.969
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.127 seconds; current allocated memory: 128.994 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 129.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/IN_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/IN_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/IN_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/IN_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/IN_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/IN_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/IN_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/OUT_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/OUT_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/OUT_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/OUT_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/OUT_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/OUT_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/OUT_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mean' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
WARNING: [RTGEN 206-101] Port 'mean/image_in_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mean/image_in_TKEEP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mean/image_in_TSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mean/image_in_TUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mean/image_in_TLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mean/image_in_TID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mean/image_in_TDEST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mean/image_out_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mean/image_out_TKEEP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mean/image_out_TSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mean/image_out_TUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mean/image_out_TLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mean/image_out_TID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mean/image_out_TDEST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mean'.
INFO: [HLS 200-111]  Elapsed time: 0.602 seconds; current allocated memory: 129.247 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:28 . Memory (MB): peak = 183.180 ; gain = 125.969
INFO: [SYSC 207-301] Generating SystemC RTL for mean.
INFO: [VHDL 208-304] Generating VHDL RTL for mean.
INFO: [VLOG 209-307] Generating Verilog RTL for mean.
INFO: [HLS 200-112] Total elapsed time: 27.705 seconds; peak allocated memory: 129.247 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: MEAN_HLS/mean.cpp:27:2
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 104.063 ; gain = 46.914
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 104.063 ; gain = 46.914
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:646) in function 'hls::Mat<512, 512, 0>::write(hls::Scalar<1, unsigned char>)' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:622) in function 'hls::Mat<512, 512, 0>::read()' completely.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<512, 512, 0>::init' into 'hls::Mat<512, 512, 0>::Mat.1' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:587).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>.1' into 'hls::AXIGetBitFields<8, unsigned char>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::AXIvideo2Mat<8, 512, 512, 0>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<512, 512, 0>::write' into 'hls::Mat<512, 512, 0>::operator<<' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<512, 512, 0>::operator<<' into 'hls::AXIvideo2Mat<8, 512, 512, 0>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<512, 512, 0>::operator<<' into 'mean' (MEAN_HLS/mean.cpp:35).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<512, 512, 0>::read' into 'hls::Mat<512, 512, 0>::operator>>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<512, 512, 0>::operator>>' into 'hls::Mat2AXIvideo<8, 512, 512, 0>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<512, 512, 0>::operator>>' into 'mean' (MEAN_HLS/mean.cpp:31).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>.1' into 'hls::AXISetBitFields<8, unsigned char>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>' into 'hls::Mat2AXIvideo<8, 512, 512, 0>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 130.813 ; gain = 73.664
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 147.715 ; gain = 90.566
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_o.data_stream.V' (MEAN_HLS/mean.cpp:21).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_i.data_stream.V' (MEAN_HLS/mean.cpp:20).
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_i.data_stream.V' (MEAN_HLS/mean.cpp:20) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_o.data_stream.V' (MEAN_HLS/mean.cpp:21) .
INFO: [XFORM 203-101] Partitioning array 'pin.val' (MEAN_HLS/mean.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pout.val' (MEAN_HLS/mean.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_i.data_stream.V' (MEAN_HLS/mean.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_o.data_stream.V' (MEAN_HLS/mean.cpp:21) in dimension 1 completely.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'loop_width' in function 'hls::Mat2AXIvideo<8, 512, 512, 0>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'loop_height' in function 'hls::Mat2AXIvideo<8, 512, 512, 0>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'loop_channels' in function 'hls::AXIvideo2Mat<8, 512, 512, 0>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'loop_height' in function 'hls::AXIvideo2Mat<8, 512, 512, 0>'.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (MEAN_HLS/mean.cpp:27) to a process function for dataflow in function 'mean'.
INFO: [XFORM 203-712] Applying dataflow to function 'mean', detected/extracted 3 process function(s): 
	 'hls::AXIvideo2Mat<8, 512, 512, 0>'
	 'Loop_1_proc32'
	 'hls::Mat2AXIvideo<8, 512, 512, 0>'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:27 . Memory (MB): peak = 185.156 ; gain = 128.008
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<8, 512, 512, 0>' to 'Mat2AXIvideo' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:125:50)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<8, 512, 512, 0>' to 'AXIvideo2Mat' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:63:9)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:28 . Memory (MB): peak = 212.910 ; gain = 155.762
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 28.115 seconds; current allocated memory: 165.140 MB.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.242 seconds; current allocated memory: 165.390 MB.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.348 seconds; current allocated memory: 165.496 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.151 seconds; current allocated memory: 165.584 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.235 seconds; current allocated memory: 165.731 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.141 seconds; current allocated memory: 165.866 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 165.964 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.156 seconds; current allocated memory: 166.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.203 seconds; current allocated memory: 166.979 MB.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc32'.
INFO: [HLS 200-111]  Elapsed time: 0.443 seconds; current allocated memory: 167.245 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.277 seconds; current allocated memory: 167.998 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/IN_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/IN_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/IN_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/IN_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/IN_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/IN_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/IN_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/OUT_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/OUT_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/OUT_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/OUT_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/OUT_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/OUT_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/OUT_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mean' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'start_for_Loop_1_proc32_U0' to 'start_for_Loop_1_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXIcud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'mean'.
INFO: [HLS 200-111]  Elapsed time: 0.567 seconds; current allocated memory: 168.413 MB.
INFO: [RTMG 210-285] Implementing FIFO 'img_i_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_o_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_1_bkb_U(start_for_Loop_1_bkb)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXIcud_U(start_for_Mat2AXIcud)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:33 . Memory (MB): peak = 223.762 ; gain = 166.613
INFO: [SYSC 207-301] Generating SystemC RTL for mean.
INFO: [VHDL 208-304] Generating VHDL RTL for mean.
INFO: [VLOG 209-307] Generating Verilog RTL for mean.
INFO: [HLS 200-112] Total elapsed time: 33.379 seconds; peak allocated memory: 168.413 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:55 . Memory (MB): peak = 103.656 ; gain = 46.359
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:55 . Memory (MB): peak = 103.656 ; gain = 46.359
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:622) in function 'hls::Mat<512, 512, 0>::read()' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:646) in function 'hls::Mat<512, 512, 0>::write(hls::Scalar<1, unsigned char>)' completely.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<512, 512, 0>::init' into 'hls::Mat<512, 512, 0>::Mat.1' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:587).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>.1' into 'hls::AXIGetBitFields<8, unsigned char>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::AXIvideo2Mat<8, 512, 512, 0>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<512, 512, 0>::write' into 'hls::Mat<512, 512, 0>::operator<<' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<512, 512, 0>::operator<<' into 'hls::AXIvideo2Mat<8, 512, 512, 0>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<512, 512, 0>::read' into 'hls::Mat<512, 512, 0>::operator>>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<512, 512, 0>::operator>>' into 'hls::Mat2AXIvideo<8, 512, 512, 0>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>.1' into 'hls::AXISetBitFields<8, unsigned char>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>' into 'hls::Mat2AXIvideo<8, 512, 512, 0>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:57 . Memory (MB): peak = 128.301 ; gain = 71.004
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:57 . Memory (MB): peak = 147.016 ; gain = 89.719
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_i.data_stream.V' (MEAN_HLS/mean.cpp:20).
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_i.data_stream.V' (MEAN_HLS/mean.cpp:20) .
INFO: [XFORM 203-101] Partitioning array 'pix.val' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_i.data_stream.V' (MEAN_HLS/mean.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-712] Applying dataflow to function 'mean', detected/extracted 3 process function(s): 
	 'Block__proc'
	 'hls::AXIvideo2Mat<8, 512, 512, 0>'
	 'hls::Mat2AXIvideo<8, 512, 512, 0>'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:59 . Memory (MB): peak = 186.406 ; gain = 129.109
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<8, 512, 512, 0>' to 'Mat2AXIvideo' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:125:50)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<8, 512, 512, 0>' to 'AXIvideo2Mat' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:63:9)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:01:00 . Memory (MB): peak = 213.023 ; gain = 155.727
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mean' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 61.004 seconds; current allocated memory: 164.769 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.254 seconds; current allocated memory: 164.822 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.814 seconds; current allocated memory: 165.089 MB.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.237 seconds; current allocated memory: 165.471 MB.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.466 seconds; current allocated memory: 165.631 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.222 seconds; current allocated memory: 165.853 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.193 seconds; current allocated memory: 165.939 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 166.135 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.299 seconds; current allocated memory: 166.210 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.447 seconds; current allocated memory: 167.235 MB.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.809 seconds; current allocated memory: 168.054 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/IN_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/IN_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/IN_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/IN_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/IN_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/IN_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/IN_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/OUT_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/OUT_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/OUT_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/OUT_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/OUT_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/OUT_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/OUT_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mean' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXIbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'mean'.
INFO: [HLS 200-111]  Elapsed time: 0.665 seconds; current allocated memory: 168.549 MB.
INFO: [RTMG 210-285] Implementing FIFO 'img_i_rows_V_c_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_i_cols_V_c_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_i_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_i_rows_V_c4_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_i_cols_V_c5_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXIbkb_U(start_for_Mat2AXIbkb)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:01:08 . Memory (MB): peak = 225.117 ; gain = 167.820
INFO: [SYSC 207-301] Generating SystemC RTL for mean.
INFO: [VHDL 208-304] Generating VHDL RTL for mean.
INFO: [VLOG 209-307] Generating Verilog RTL for mean.
INFO: [HLS 200-112] Total elapsed time: 68.398 seconds; peak allocated memory: 168.549 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:40 . Memory (MB): peak = 103.645 ; gain = 46.379
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:40 . Memory (MB): peak = 103.645 ; gain = 46.379
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:622) in function 'hls::Mat<512, 512, 0>::read()' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:646) in function 'hls::Mat<512, 512, 0>::write(hls::Scalar<1, unsigned char>)' completely.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<512, 512, 0>::init' into 'hls::Mat<512, 512, 0>::Mat.1' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:587).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>.1' into 'hls::AXIGetBitFields<8, unsigned char>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::AXIvideo2Mat<8, 512, 512, 0>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<512, 512, 0>::write' into 'hls::Mat<512, 512, 0>::operator<<' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<512, 512, 0>::operator<<' into 'hls::AXIvideo2Mat<8, 512, 512, 0>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<512, 512, 0>::read' into 'hls::Mat<512, 512, 0>::operator>>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<512, 512, 0>::operator>>' into 'hls::Mat2AXIvideo<8, 512, 512, 0>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>.1' into 'hls::AXISetBitFields<8, unsigned char>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>' into 'hls::Mat2AXIvideo<8, 512, 512, 0>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:42 . Memory (MB): peak = 128.355 ; gain = 71.090
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:42 . Memory (MB): peak = 147.273 ; gain = 90.008
ERROR: [XFORM 203-801] Cannot specify interface depth  (MEAN_HLS/mean.cpp:16:1) on argument 'image_in' (MEAN_HLS/mean.cpp:12). This interface directive will be discarded.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 103.641 ; gain = 46.238
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 103.641 ; gain = 46.238
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:622) in function 'hls::Mat<512, 512, 0>::read()' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:646) in function 'hls::Mat<512, 512, 0>::write(hls::Scalar<1, unsigned char>)' completely.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<512, 512, 0>::init' into 'hls::Mat<512, 512, 0>::Mat.1' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:587).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>.1' into 'hls::AXIGetBitFields<8, unsigned char>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::AXIvideo2Mat<8, 512, 512, 0>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<512, 512, 0>::write' into 'hls::Mat<512, 512, 0>::operator<<' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<512, 512, 0>::operator<<' into 'hls::AXIvideo2Mat<8, 512, 512, 0>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<512, 512, 0>::read' into 'hls::Mat<512, 512, 0>::operator>>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<512, 512, 0>::operator>>' into 'hls::Mat2AXIvideo<8, 512, 512, 0>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>.1' into 'hls::AXISetBitFields<8, unsigned char>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>' into 'hls::Mat2AXIvideo<8, 512, 512, 0>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:26 . Memory (MB): peak = 128.332 ; gain = 70.930
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 147.266 ; gain = 89.863
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_i.data_stream.V' (MEAN_HLS/mean.cpp:20).
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_i.data_stream.V' (MEAN_HLS/mean.cpp:20) .
INFO: [XFORM 203-101] Partitioning array 'pix.val' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_i.data_stream.V' (MEAN_HLS/mean.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-712] Applying dataflow to function 'mean', detected/extracted 3 process function(s): 
	 'Block__proc'
	 'hls::AXIvideo2Mat<8, 512, 512, 0>'
	 'hls::Mat2AXIvideo<8, 512, 512, 0>'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:28 . Memory (MB): peak = 186.406 ; gain = 129.004
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<8, 512, 512, 0>' to 'Mat2AXIvideo' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:125:50)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<8, 512, 512, 0>' to 'AXIvideo2Mat' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:63:9)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:29 . Memory (MB): peak = 212.945 ; gain = 155.543
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mean' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 29.805 seconds; current allocated memory: 164.772 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.115 seconds; current allocated memory: 164.825 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.468 seconds; current allocated memory: 165.092 MB.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.247 seconds; current allocated memory: 165.474 MB.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.389 seconds; current allocated memory: 165.634 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.147 seconds; current allocated memory: 165.856 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.156 seconds; current allocated memory: 165.942 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 166.138 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 166.213 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.262 seconds; current allocated memory: 167.238 MB.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.546 seconds; current allocated memory: 168.057 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/IN_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/IN_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/IN_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/IN_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/IN_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/IN_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/IN_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/OUT_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/OUT_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/OUT_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/OUT_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/OUT_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/OUT_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/OUT_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mean' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXIbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'mean'.
INFO: [HLS 200-111]  Elapsed time: 0.552 seconds; current allocated memory: 168.552 MB.
INFO: [RTMG 210-285] Implementing FIFO 'img_i_rows_V_c_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_i_cols_V_c_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_i_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_i_rows_V_c4_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_i_cols_V_c5_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXIbkb_U(start_for_Mat2AXIbkb)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:36 . Memory (MB): peak = 224.656 ; gain = 167.254
INFO: [SYSC 207-301] Generating SystemC RTL for mean.
INFO: [VHDL 208-304] Generating VHDL RTL for mean.
INFO: [VLOG 209-307] Generating Verilog RTL for mean.
INFO: [HLS 200-112] Total elapsed time: 35.714 seconds; peak allocated memory: 168.552 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: MEAN_HLS/mean.cpp:27:2
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 104.172 ; gain = 46.184
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 104.172 ; gain = 46.184
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:33 . Memory (MB): peak = 168.957 ; gain = 110.969
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:33 . Memory (MB): peak = 188.227 ; gain = 130.238
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (MEAN_HLS/mean.cpp:27) to a process function for dataflow in function 'mean'.
INFO: [XFORM 203-712] Applying dataflow to function 'mean', detected/extracted 1 process function(s): 
	 'Loop_1_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MEAN_HLS/mean.cpp:40:5) to (MEAN_HLS/mean.cpp:38:23) in function 'Loop_1_proc'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Loop_1_proc' (MEAN_HLS/mean.cpp:27:23)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:34 . Memory (MB): peak = 231.961 ; gain = 173.973
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:34 . Memory (MB): peak = 242.605 ; gain = 184.617
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.345 seconds; current allocated memory: 190.074 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.211 seconds; current allocated memory: 190.424 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.228 seconds; current allocated memory: 190.493 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.136 seconds; current allocated memory: 190.588 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mean_sdiv_32ns_32ns_8_36_seq_1' to 'mean_sdiv_32ns_32bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mean_sdiv_32ns_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 191.286 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mean' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'image_in_V' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mean'.
INFO: [HLS 200-111]  Elapsed time: 0.493 seconds; current allocated memory: 191.656 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'mean_sdiv_32ns_32bkb_div'
INFO: [RTMG 210-279] Implementing memory 'Loop_1_proc_weight_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:38 . Memory (MB): peak = 248.242 ; gain = 190.254
INFO: [SYSC 207-301] Generating SystemC RTL for mean.
INFO: [VHDL 208-304] Generating VHDL RTL for mean.
INFO: [VLOG 209-307] Generating Verilog RTL for mean.
INFO: [HLS 200-112] Total elapsed time: 37.706 seconds; peak allocated memory: 191.656 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: MEAN_HLS/mean.cpp:27:2
ERROR: [HLS 200-70] pragma 'INTERFACE ap_crtl_none port=return' has unknown option 'ap_crtl_none'
ERROR: [HLS 200-70] '#pragma HLS INTERFACE ap_crtl_none port=return' is not a valid pragma.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: MEAN_HLS/mean.cpp:26:2
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:28 . Memory (MB): peak = 104.305 ; gain = 46.953
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:28 . Memory (MB): peak = 104.305 ; gain = 46.953
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:08 ; elapsed = 00:00:35 . Memory (MB): peak = 169.262 ; gain = 111.910
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:08 ; elapsed = 00:00:36 . Memory (MB): peak = 187.852 ; gain = 130.500
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (MEAN_HLS/mean.cpp:26) to a process function for dataflow in function 'mean'.
INFO: [XFORM 203-712] Applying dataflow to function 'mean', detected/extracted 1 process function(s): 
	 'Loop_1_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MEAN_HLS/mean.cpp:39:5) to (MEAN_HLS/mean.cpp:37:23) in function 'Loop_1_proc'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Loop_1_proc' (MEAN_HLS/mean.cpp:26:23)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:36 . Memory (MB): peak = 231.090 ; gain = 173.738
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:36 . Memory (MB): peak = 240.012 ; gain = 182.660
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (8.946ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_10_i', MEAN_HLS/mean.cpp:43) (3.36 ns)
	'add' operation ('tmp_11_i', MEAN_HLS/mean.cpp:43) (3.02 ns)
	'getelementptr' operation ('image_in_V_addr', MEAN_HLS/mean.cpp:43) (0 ns)
	'load' operation ('image_in_V_load', MEAN_HLS/mean.cpp:43) on array 'image_in_V' (2.57 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 36.685 seconds; current allocated memory: 190.135 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.235 seconds; current allocated memory: 190.501 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.233 seconds; current allocated memory: 190.622 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.157 seconds; current allocated memory: 190.682 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mean_sdiv_32ns_32ns_8_36_seq_1' to 'mean_sdiv_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_mac_muladd_11ns_11s_11s_20_1_1' to 'mean_mac_muladd_1cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mean_mac_muladd_1cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_sdiv_32ns_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.271 seconds; current allocated memory: 191.420 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mean' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'image_in_V' and 'image_out_V' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mean'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 191.783 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'mean_sdiv_32ns_32bkb_div'
INFO: [RTMG 210-279] Implementing memory 'Loop_1_proc_weight_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:41 . Memory (MB): peak = 248.398 ; gain = 191.047
INFO: [SYSC 207-301] Generating SystemC RTL for mean.
INFO: [VHDL 208-304] Generating VHDL RTL for mean.
INFO: [VLOG 209-307] Generating Verilog RTL for mean.
INFO: [HLS 200-112] Total elapsed time: 40.746 seconds; peak allocated memory: 191.783 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: MEAN_HLS/mean.cpp:26:2
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:28 . Memory (MB): peak = 103.875 ; gain = 46.148
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:28 . Memory (MB): peak = 103.875 ; gain = 46.148
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:34 . Memory (MB): peak = 168.984 ; gain = 111.258
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:08 ; elapsed = 00:00:35 . Memory (MB): peak = 187.773 ; gain = 130.047
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (MEAN_HLS/mean.cpp:26) to a process function for dataflow in function 'mean'.
INFO: [XFORM 203-712] Applying dataflow to function 'mean', detected/extracted 1 process function(s): 
	 'Loop_1_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MEAN_HLS/mean.cpp:39:5) to (MEAN_HLS/mean.cpp:37:23) in function 'Loop_1_proc'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Loop_1_proc' (MEAN_HLS/mean.cpp:26:23)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:35 . Memory (MB): peak = 231.859 ; gain = 174.133
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:36 . Memory (MB): peak = 240.191 ; gain = 182.465
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (8.946ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_10_i', MEAN_HLS/mean.cpp:43) (3.36 ns)
	'add' operation ('tmp_11_i', MEAN_HLS/mean.cpp:43) (3.02 ns)
	'getelementptr' operation ('image_in_V_addr', MEAN_HLS/mean.cpp:43) (0 ns)
	'load' operation ('image_in_V_load', MEAN_HLS/mean.cpp:43) on array 'image_in_V' (2.57 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.881 seconds; current allocated memory: 190.134 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.204 seconds; current allocated memory: 190.501 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 190.622 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.162 seconds; current allocated memory: 190.682 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mean_sdiv_32ns_32ns_8_36_seq_1' to 'mean_sdiv_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_mac_muladd_11ns_11s_11s_20_1_1' to 'mean_mac_muladd_1cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mean_mac_muladd_1cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_sdiv_32ns_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.292 seconds; current allocated memory: 191.404 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mean' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'image_in_V' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mean'.
INFO: [HLS 200-111]  Elapsed time: 0.562 seconds; current allocated memory: 191.794 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'mean_sdiv_32ns_32bkb_div'
INFO: [RTMG 210-279] Implementing memory 'Loop_1_proc_weight_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:39 . Memory (MB): peak = 249.262 ; gain = 191.535
INFO: [SYSC 207-301] Generating SystemC RTL for mean.
INFO: [VHDL 208-304] Generating VHDL RTL for mean.
INFO: [VLOG 209-307] Generating Verilog RTL for mean.
INFO: [HLS 200-112] Total elapsed time: 39.393 seconds; peak allocated memory: 191.794 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:39 . Memory (MB): peak = 103.559 ; gain = 46.270
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:39 . Memory (MB): peak = 103.559 ; gain = 46.270
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:622) in function 'hls::Mat<512, 512, 0>::read()' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:646) in function 'hls::Mat<512, 512, 0>::write(hls::Scalar<1, unsigned char>)' completely.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<512, 512, 0>::init' into 'hls::Mat<512, 512, 0>::Mat.1' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:587).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>.1' into 'hls::AXIGetBitFields<8, unsigned char>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::AXIvideo2Mat<8, 512, 512, 0>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<512, 512, 0>::write' into 'hls::Mat<512, 512, 0>::operator<<' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<512, 512, 0>::operator<<' into 'hls::AXIvideo2Mat<8, 512, 512, 0>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<512, 512, 0>::read' into 'hls::Mat<512, 512, 0>::operator>>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<512, 512, 0>::operator>>' into 'hls::Mat2AXIvideo<8, 512, 512, 0>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>.1' into 'hls::AXISetBitFields<8, unsigned char>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>' into 'hls::Mat2AXIvideo<8, 512, 512, 0>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 127.879 ; gain = 70.590
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:42 . Memory (MB): peak = 145.082 ; gain = 87.793
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_i.data_stream.V' (MEAN_HLS/mean.cpp:18).
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_i.data_stream.V' (MEAN_HLS/mean.cpp:18) .
INFO: [XFORM 203-101] Partitioning array 'pix.val' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_i.data_stream.V' (MEAN_HLS/mean.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-712] Applying dataflow to function 'mean', detected/extracted 3 process function(s): 
	 'Block__proc'
	 'hls::AXIvideo2Mat<8, 512, 512, 0>'
	 'hls::Mat2AXIvideo<8, 512, 512, 0>'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:44 . Memory (MB): peak = 184.480 ; gain = 127.191
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<8, 512, 512, 0>' to 'Mat2AXIvideo' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:125:50)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<8, 512, 512, 0>' to 'AXIvideo2Mat' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:63:9)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:45 . Memory (MB): peak = 213.402 ; gain = 156.113
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mean' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 45.326 seconds; current allocated memory: 164.721 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.191 seconds; current allocated memory: 164.774 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.479 seconds; current allocated memory: 165.057 MB.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 165.438 MB.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.361 seconds; current allocated memory: 165.583 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.143 seconds; current allocated memory: 165.804 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.143 seconds; current allocated memory: 165.894 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.149 seconds; current allocated memory: 166.083 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.181 seconds; current allocated memory: 166.158 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.309 seconds; current allocated memory: 167.184 MB.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.495 seconds; current allocated memory: 168.003 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mean' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXIbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'mean'.
INFO: [HLS 200-111]  Elapsed time: 0.538 seconds; current allocated memory: 168.424 MB.
INFO: [RTMG 210-285] Implementing FIFO 'img_i_rows_V_c_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_i_cols_V_c_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_i_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_i_rows_V_c4_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_i_cols_V_c5_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXIbkb_U(start_for_Mat2AXIbkb)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:51 . Memory (MB): peak = 224.117 ; gain = 166.828
INFO: [SYSC 207-301] Generating SystemC RTL for mean.
INFO: [VHDL 208-304] Generating VHDL RTL for mean.
INFO: [VLOG 209-307] Generating Verilog RTL for mean.
INFO: [HLS 200-112] Total elapsed time: 51.596 seconds; peak allocated memory: 168.424 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 103.461 ; gain = 45.633
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 103.461 ; gain = 45.633
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:622) in function 'hls::Mat<512, 512, 0>::read()' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:646) in function 'hls::Mat<512, 512, 0>::write(hls::Scalar<1, unsigned char>)' completely.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<512, 512, 0>::init' into 'hls::Mat<512, 512, 0>::Mat.1' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:587).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>.1' into 'hls::AXIGetBitFields<8, unsigned char>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::AXIvideo2Mat<8, 512, 512, 0>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<512, 512, 0>::write' into 'hls::Mat<512, 512, 0>::operator<<' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<512, 512, 0>::operator<<' into 'hls::AXIvideo2Mat<8, 512, 512, 0>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<512, 512, 0>::read' into 'hls::Mat<512, 512, 0>::operator>>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<512, 512, 0>::operator>>' into 'hls::Mat2AXIvideo<8, 512, 512, 0>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>.1' into 'hls::AXISetBitFields<8, unsigned char>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>' into 'hls::Mat2AXIvideo<8, 512, 512, 0>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:29 . Memory (MB): peak = 128.172 ; gain = 70.344
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:29 . Memory (MB): peak = 144.973 ; gain = 87.145
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_i.data_stream.V' (MEAN_HLS/mean.cpp:17).
INFO: [XFORM 203-102] Automatically partitioning small array 'img_i.data_stream.V' (MEAN_HLS/mean.cpp:17) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_i.data_stream.V' (MEAN_HLS/mean.cpp:17) .
INFO: [XFORM 203-101] Partitioning array 'pix.val' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_i.data_stream.V' (MEAN_HLS/mean.cpp:17) in dimension 1 completely.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'loop_width' in function 'hls::Mat2AXIvideo<8, 512, 512, 0>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'loop_height' in function 'hls::Mat2AXIvideo<8, 512, 512, 0>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'loop_channels' in function 'hls::AXIvideo2Mat<8, 512, 512, 0>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'loop_height' in function 'hls::AXIvideo2Mat<8, 512, 512, 0>'.
ERROR: [XFORM 203-733] An internal stream 'img_i.data_stream[0].V' (MEAN_HLS/mean.cpp:17) with default size is used in a non-dataflow region, which may result in deadlock. Please consider to resize the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 103.609 ; gain = 46.512
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 103.609 ; gain = 46.512
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:622) in function 'hls::Mat<512, 512, 0>::read()' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:646) in function 'hls::Mat<512, 512, 0>::write(hls::Scalar<1, unsigned char>)' completely.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<512, 512, 0>::init' into 'hls::Mat<512, 512, 0>::Mat.1' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:587).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>.1' into 'hls::AXIGetBitFields<8, unsigned char>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::AXIvideo2Mat<8, 512, 512, 0>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<512, 512, 0>::write' into 'hls::Mat<512, 512, 0>::operator<<' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<512, 512, 0>::operator<<' into 'hls::AXIvideo2Mat<8, 512, 512, 0>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<512, 512, 0>::read' into 'hls::Mat<512, 512, 0>::operator>>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<512, 512, 0>::operator>>' into 'hls::Mat2AXIvideo<8, 512, 512, 0>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>.1' into 'hls::AXISetBitFields<8, unsigned char>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>' into 'hls::Mat2AXIvideo<8, 512, 512, 0>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:49 . Memory (MB): peak = 128.258 ; gain = 71.160
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 144.617 ; gain = 87.520
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_i.data_stream.V' (MEAN_HLS/mean.cpp:17).
INFO: [XFORM 203-102] Automatically partitioning small array 'img_i.data_stream.V' (MEAN_HLS/mean.cpp:17) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_i.data_stream.V' (MEAN_HLS/mean.cpp:17) .
INFO: [XFORM 203-101] Partitioning array 'pix.val' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_i.data_stream.V' (MEAN_HLS/mean.cpp:17) in dimension 1 completely.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'loop_width' in function 'hls::Mat2AXIvideo<8, 512, 512, 0>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'loop_height' in function 'hls::Mat2AXIvideo<8, 512, 512, 0>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'loop_channels' in function 'hls::AXIvideo2Mat<8, 512, 512, 0>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'loop_height' in function 'hls::AXIvideo2Mat<8, 512, 512, 0>'.
ERROR: [XFORM 203-733] An internal stream 'img_i.data_stream[0].V' (MEAN_HLS/mean.cpp:17) with default size is used in a non-dataflow region, which may result in deadlock. Please consider to resize the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 103.371 ; gain = 45.508
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 103.371 ; gain = 45.508
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:622) in function 'hls::Mat<512, 512, 0>::read()' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:646) in function 'hls::Mat<512, 512, 0>::write(hls::Scalar<1, unsigned char>)' completely.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<512, 512, 0>::init' into 'hls::Mat<512, 512, 0>::Mat.1' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:587).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>.1' into 'hls::AXIGetBitFields<8, unsigned char>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::AXIvideo2Mat<8, 512, 512, 0>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<512, 512, 0>::write' into 'hls::Mat<512, 512, 0>::operator<<' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<512, 512, 0>::operator<<' into 'hls::AXIvideo2Mat<8, 512, 512, 0>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<512, 512, 0>::read' into 'hls::Mat<512, 512, 0>::operator>>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<512, 512, 0>::operator>>' into 'hls::Mat2AXIvideo<8, 512, 512, 0>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>.1' into 'hls::AXISetBitFields<8, unsigned char>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>' into 'hls::Mat2AXIvideo<8, 512, 512, 0>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:31 . Memory (MB): peak = 127.840 ; gain = 69.977
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:32 . Memory (MB): peak = 144.902 ; gain = 87.039
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_i.data_stream.V' (MEAN_HLS/mean.cpp:17).
INFO: [XFORM 203-102] Automatically partitioning small array 'img_i.data_stream.V' (MEAN_HLS/mean.cpp:17) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_i.data_stream.V' (MEAN_HLS/mean.cpp:17) .
INFO: [XFORM 203-101] Partitioning array 'pix.val' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_i.data_stream.V' (MEAN_HLS/mean.cpp:17) in dimension 1 completely.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'loop_width' in function 'hls::Mat2AXIvideo<8, 512, 512, 0>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'loop_height' in function 'hls::Mat2AXIvideo<8, 512, 512, 0>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'loop_channels' in function 'hls::AXIvideo2Mat<8, 512, 512, 0>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'loop_height' in function 'hls::AXIvideo2Mat<8, 512, 512, 0>'.
ERROR: [XFORM 203-733] An internal stream 'img_i.data_stream[0].V' (MEAN_HLS/mean.cpp:17) with default size is used in a non-dataflow region, which may result in deadlock. Please consider to resize the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 103.785 ; gain = 45.824
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 103.785 ; gain = 45.824
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:622) in function 'hls::Mat<512, 512, 0>::read()' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:646) in function 'hls::Mat<512, 512, 0>::write(hls::Scalar<1, unsigned char>)' completely.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<512, 512, 0>::init' into 'hls::Mat<512, 512, 0>::Mat.1' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:587).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>.1' into 'hls::AXIGetBitFields<8, unsigned char>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::AXIvideo2Mat<8, 512, 512, 0>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<512, 512, 0>::write' into 'hls::Mat<512, 512, 0>::operator<<' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<512, 512, 0>::operator<<' into 'hls::AXIvideo2Mat<8, 512, 512, 0>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<512, 512, 0>::read' into 'hls::Mat<512, 512, 0>::operator>>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<512, 512, 0>::operator>>' into 'hls::Mat2AXIvideo<8, 512, 512, 0>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>.1' into 'hls::AXISetBitFields<8, unsigned char>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>' into 'hls::Mat2AXIvideo<8, 512, 512, 0>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 127.977 ; gain = 70.016
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 147.277 ; gain = 89.316
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_i.data_stream.V' (MEAN_HLS/mean.cpp:17).
INFO: [XFORM 203-102] Automatically partitioning small array 'img_i.data_stream.V' (MEAN_HLS/mean.cpp:17) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_i.data_stream.V' (MEAN_HLS/mean.cpp:17) .
INFO: [XFORM 203-101] Partitioning array 'pix.val' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_i.data_stream.V' (MEAN_HLS/mean.cpp:17) in dimension 1 completely.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'loop_width' in function 'hls::Mat2AXIvideo<8, 512, 512, 0>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'loop_height' in function 'hls::Mat2AXIvideo<8, 512, 512, 0>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'loop_channels' in function 'hls::AXIvideo2Mat<8, 512, 512, 0>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'loop_height' in function 'hls::AXIvideo2Mat<8, 512, 512, 0>'.
ERROR: [XFORM 203-733] An internal stream 'img_i.data_stream[0].V' (MEAN_HLS/mean.cpp:17) with default size is used in a non-dataflow region, which may result in deadlock. Please consider to resize the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 103.508 ; gain = 46.133
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 103.508 ; gain = 46.133
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:622) in function 'hls::Mat<512, 512, 0>::read()' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:646) in function 'hls::Mat<512, 512, 0>::write(hls::Scalar<1, unsigned char>)' completely.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<512, 512, 0>::init' into 'hls::Mat<512, 512, 0>::Mat.1' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:587).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>.1' into 'hls::AXIGetBitFields<8, unsigned char>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::AXIvideo2Mat<8, 512, 512, 0>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<512, 512, 0>::write' into 'hls::Mat<512, 512, 0>::operator<<' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<512, 512, 0>::operator<<' into 'hls::AXIvideo2Mat<8, 512, 512, 0>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<512, 512, 0>::read' into 'hls::Mat<512, 512, 0>::operator>>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<512, 512, 0>::operator>>' into 'hls::Mat2AXIvideo<8, 512, 512, 0>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>.1' into 'hls::AXISetBitFields<8, unsigned char>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>' into 'hls::Mat2AXIvideo<8, 512, 512, 0>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 128.156 ; gain = 70.781
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 146.742 ; gain = 89.367
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_i.data_stream.V' (MEAN_HLS/mean.cpp:18).
INFO: [XFORM 203-102] Automatically partitioning small array 'img_i.data_stream.V' (MEAN_HLS/mean.cpp:18) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_i.data_stream.V' (MEAN_HLS/mean.cpp:18) .
INFO: [XFORM 203-101] Partitioning array 'pix.val' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_i.data_stream.V' (MEAN_HLS/mean.cpp:18) in dimension 1 completely.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'loop_width' in function 'hls::Mat2AXIvideo<8, 512, 512, 0>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'loop_height' in function 'hls::Mat2AXIvideo<8, 512, 512, 0>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'loop_channels' in function 'hls::AXIvideo2Mat<8, 512, 512, 0>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'loop_height' in function 'hls::AXIvideo2Mat<8, 512, 512, 0>'.
ERROR: [XFORM 203-733] An internal stream 'img_i.data_stream[0].V' (MEAN_HLS/mean.cpp:18) with default size is used in a non-dataflow region, which may result in deadlock. Please consider to resize the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:53 . Memory (MB): peak = 103.586 ; gain = 46.457
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:53 . Memory (MB): peak = 103.586 ; gain = 46.457
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:54 . Memory (MB): peak = 124.898 ; gain = 67.770
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'mean' (MEAN_HLS/mean.cpp:13) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:54 . Memory (MB): peak = 140.215 ; gain = 83.086
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'image_out.data.V' (MEAN_HLS/mean.cpp:13).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'image_in.data.V' (MEAN_HLS/mean.cpp:13).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:55 . Memory (MB): peak = 176.309 ; gain = 119.180
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:55 . Memory (MB): peak = 182.676 ; gain = 125.547
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 55.594 seconds; current allocated memory: 128.743 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 128.829 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/IN_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/IN_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/IN_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/IN_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/IN_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/IN_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/IN_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/OUT_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/OUT_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/OUT_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/OUT_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/OUT_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/OUT_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/OUT_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mean' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Port 'mean/image_in_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mean/image_in_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mean/image_in_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mean/image_in_TKEEP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mean/image_in_TSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mean/image_in_TUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mean/image_in_TLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mean/image_in_TID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mean/image_in_TDEST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mean/image_out_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mean/image_out_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mean/image_out_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mean/image_out_TKEEP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mean/image_out_TSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mean/image_out_TUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mean/image_out_TLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mean/image_out_TID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mean/image_out_TDEST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mean'.
INFO: [HLS 200-111]  Elapsed time: 1.335 seconds; current allocated memory: 129.768 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:59 . Memory (MB): peak = 182.676 ; gain = 125.547
INFO: [SYSC 207-301] Generating SystemC RTL for mean.
INFO: [VHDL 208-304] Generating VHDL RTL for mean.
INFO: [VLOG 209-307] Generating Verilog RTL for mean.
INFO: [HLS 200-112] Total elapsed time: 59.131 seconds; peak allocated memory: 129.768 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
WARNING: [HLS 200-40] In file included from MEAN_HLS/mean.cpp:1:
MEAN_HLS/mean.cpp:43:37: error: invalid operands to binary expression ('AXI_STREAM' (aka 'ap_axiu<8, 1, 1, 1>') and 'ap_uint<8>')
     sum += image_in[ti * 512 + tj] * weight[k];
            ~~~~~~~~~~~~~~~~~~~~~~~ ^ ~~~~~~~~~
...
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from MEAN_HLS/mean.cpp:1:
MEAN_HLS/mean.cpp:43:37: error: invalid operands to binary expression ('AXI_STREAM' (aka 'ap_axiu<8, 1, 1, 1>') and 'ap_uint<8>')
     sum += image_in[ti * 512 + tj] * weight[k];
            ~~~~~~~~~~~~~~~~~~~~~~~ ^ ~~~~~~~~~
...
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
WARNING: [HLS 200-40] In file included from MEAN_HLS/mean.cpp:1:
MEAN_HLS/mean.cpp:43:37: error: invalid operands to binary expression ('AXI_STREAM' (aka 'ap_axiu<8, 1, 1, 1>') and 'ap_uint<8>')
     sum += image_in[ti * 512 + tj] * weight[k];
            ~~~~~~~~~~~~~~~~~~~~~~~ ^ ~~~~~~~~~
...
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from MEAN_HLS/mean.cpp:1:
MEAN_HLS/mean.cpp:43:37: error: invalid operands to binary expression ('AXI_STREAM' (aka 'ap_axiu<8, 1, 1, 1>') and 'ap_uint<8>')
     sum += image_in[ti * 512 + tj] * weight[k];
            ~~~~~~~~~~~~~~~~~~~~~~~ ^ ~~~~~~~~~
...
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
WARNING: [HLS 200-40] In file included from MEAN_HLS/mean.cpp:1:
MEAN_HLS/mean.cpp:43:37: error: invalid operands to binary expression ('AXI_STREAM' (aka 'ap_axiu<8, 1, 1, 1>') and 'ap_uint<8>')
     sum += image_in[ti * 512 + tj] * weight[k];
            ~~~~~~~~~~~~~~~~~~~~~~~ ^ ~~~~~~~~~
...
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from MEAN_HLS/mean.cpp:1:
MEAN_HLS/mean.cpp:43:37: error: invalid operands to binary expression ('AXI_STREAM' (aka 'ap_axiu<8, 1, 1, 1>') and 'ap_uint<8>')
     sum += image_in[ti * 512 + tj] * weight[k];
            ~~~~~~~~~~~~~~~~~~~~~~~ ^ ~~~~~~~~~
...
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
WARNING: [HLS 200-40] In file included from MEAN_HLS/mean.cpp:1:
MEAN_HLS/mean.cpp:43:37: error: invalid operands to binary expression ('AXI_STREAM' (aka 'ap_axiu<8, 1, 1, 1>') and 'ap_uint<8>')
     sum += image_in[ti * 512 + tj] * weight[k];
            ~~~~~~~~~~~~~~~~~~~~~~~ ^ ~~~~~~~~~
...
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from MEAN_HLS/mean.cpp:1:
MEAN_HLS/mean.cpp:43:37: error: invalid operands to binary expression ('AXI_STREAM' (aka 'ap_axiu<8, 1, 1, 1>') and 'ap_uint<8>')
     sum += image_in[ti * 512 + tj] * weight[k];
            ~~~~~~~~~~~~~~~~~~~~~~~ ^ ~~~~~~~~~
...
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 103.383 ; gain = 45.762
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 103.383 ; gain = 45.762
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 109.301 ; gain = 51.680
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 112.820 ; gain = 55.199
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'image_out.data.V' (MEAN_HLS/mean.cpp:13).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'image_in.data.V' (MEAN_HLS/mean.cpp:13).
WARNING: [XFORM 203-124] Array  'image_in.data.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:32 . Memory (MB): peak = 137.477 ; gain = 79.855
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:32 . Memory (MB): peak = 139.266 ; gain = 81.645
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 32.223 seconds; current allocated memory: 87.847 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.144 seconds; current allocated memory: 88.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mean' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mean'.
INFO: [HLS 200-111]  Elapsed time: 0.322 seconds; current allocated memory: 89.179 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:35 . Memory (MB): peak = 139.613 ; gain = 81.992
INFO: [SYSC 207-301] Generating SystemC RTL for mean.
INFO: [VHDL 208-304] Generating VHDL RTL for mean.
INFO: [VLOG 209-307] Generating Verilog RTL for mean.
INFO: [HLS 200-112] Total elapsed time: 34.769 seconds; peak allocated memory: 89.179 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 103.473 ; gain = 46.055
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 103.473 ; gain = 46.055
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 109.980 ; gain = 52.563
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 113.809 ; gain = 56.391
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MEAN_HLS/mean.cpp:42:5) to (MEAN_HLS/mean.cpp:40:23) in function 'mean'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'mean' (MEAN_HLS/mean.cpp:15)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 155.516 ; gain = 98.098
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 156.301 ; gain = 98.883
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 32.806 seconds; current allocated memory: 104.676 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.333 seconds; current allocated memory: 105.136 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mean' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'guard_variable_for_m' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'mean_sdiv_32ns_32ns_8_36_seq_1' to 'mean_sdiv_32ns_32bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mean_sdiv_32ns_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mean'.
INFO: [HLS 200-111]  Elapsed time: 0.577 seconds; current allocated memory: 106.345 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'mean_sdiv_32ns_32bkb_div'
INFO: [RTMG 210-278] Implementing memory 'mean_img_buf_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'mean_weight_V_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:36 . Memory (MB): peak = 159.434 ; gain = 102.016
INFO: [SYSC 207-301] Generating SystemC RTL for mean.
INFO: [VHDL 208-304] Generating VHDL RTL for mean.
INFO: [VLOG 209-307] Generating Verilog RTL for mean.
INFO: [HLS 200-112] Total elapsed time: 36.435 seconds; peak allocated memory: 106.345 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:35 . Memory (MB): peak = 103.340 ; gain = 45.914
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:35 . Memory (MB): peak = 103.340 ; gain = 45.914
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:36 . Memory (MB): peak = 109.250 ; gain = 51.824
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:36 . Memory (MB): peak = 112.559 ; gain = 55.133
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:37 . Memory (MB): peak = 153.426 ; gain = 96.000
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:37 . Memory (MB): peak = 154.434 ; gain = 97.008
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 37.874 seconds; current allocated memory: 101.753 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.233 seconds; current allocated memory: 101.894 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mean' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'guard_variable_for_m' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mean'.
INFO: [HLS 200-111]  Elapsed time: 0.342 seconds; current allocated memory: 102.346 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:40 . Memory (MB): peak = 154.434 ; gain = 97.008
INFO: [SYSC 207-301] Generating SystemC RTL for mean.
INFO: [VHDL 208-304] Generating VHDL RTL for mean.
INFO: [VLOG 209-307] Generating Verilog RTL for mean.
INFO: [HLS 200-112] Total elapsed time: 40.144 seconds; peak allocated memory: 102.346 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 103.090 ; gain = 45.656
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 103.090 ; gain = 45.656
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 109.230 ; gain = 51.797
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 112.359 ; gain = 54.926
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 136.625 ; gain = 79.191
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 138.152 ; gain = 80.719
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.431 seconds; current allocated memory: 86.860 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.142 seconds; current allocated memory: 86.995 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mean' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mean'.
INFO: [HLS 200-111]  Elapsed time: 0.201 seconds; current allocated memory: 87.440 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:25 . Memory (MB): peak = 138.152 ; gain = 80.719
INFO: [SYSC 207-301] Generating SystemC RTL for mean.
INFO: [VHDL 208-304] Generating VHDL RTL for mean.
INFO: [VLOG 209-307] Generating Verilog RTL for mean.
INFO: [HLS 200-112] Total elapsed time: 24.631 seconds; peak allocated memory: 87.440 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 103.332 ; gain = 45.605
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 103.332 ; gain = 45.605
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 108.934 ; gain = 51.207
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 112.137 ; gain = 54.410
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 137.039 ; gain = 79.313
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 138.309 ; gain = 80.582
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.093 seconds; current allocated memory: 86.797 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.142 seconds; current allocated memory: 86.933 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mean' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mean'.
INFO: [HLS 200-111]  Elapsed time: 0.222 seconds; current allocated memory: 87.377 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 138.309 ; gain = 80.582
INFO: [SYSC 207-301] Generating SystemC RTL for mean.
INFO: [VHDL 208-304] Generating VHDL RTL for mean.
INFO: [VLOG 209-307] Generating Verilog RTL for mean.
INFO: [HLS 200-112] Total elapsed time: 37.017 seconds; peak allocated memory: 87.377 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.434 ; gain = 46.227
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.434 ; gain = 46.227
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 108.551 ; gain = 51.344
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 111.891 ; gain = 54.684
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 136.059 ; gain = 78.852
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 137.590 ; gain = 80.383
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.869 seconds; current allocated memory: 86.027 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.093 seconds; current allocated memory: 86.111 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mean' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mean'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 86.481 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 137.590 ; gain = 80.383
INFO: [SYSC 207-301] Generating SystemC RTL for mean.
INFO: [VHDL 208-304] Generating VHDL RTL for mean.
INFO: [VLOG 209-307] Generating Verilog RTL for mean.
INFO: [HLS 200-112] Total elapsed time: 18.429 seconds; peak allocated memory: 86.481 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 103.324 ; gain = 46.207
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 103.324 ; gain = 46.207
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 108.930 ; gain = 51.813
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 112.086 ; gain = 54.969
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 136.703 ; gain = 79.586
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:32 . Memory (MB): peak = 138.234 ; gain = 81.117
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 31.711 seconds; current allocated memory: 86.797 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.126 seconds; current allocated memory: 86.933 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mean' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mean'.
INFO: [HLS 200-111]  Elapsed time: 0.163 seconds; current allocated memory: 87.377 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 138.234 ; gain = 81.117
INFO: [SYSC 207-301] Generating SystemC RTL for mean.
INFO: [VHDL 208-304] Generating VHDL RTL for mean.
INFO: [VLOG 209-307] Generating Verilog RTL for mean.
INFO: [HLS 200-112] Total elapsed time: 33.44 seconds; peak allocated memory: 87.377 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 103.359 ; gain = 45.891
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 103.359 ; gain = 45.891
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 108.859 ; gain = 51.391
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 111.953 ; gain = 54.484
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 135.973 ; gain = 78.504
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:29 . Memory (MB): peak = 137.762 ; gain = 80.293
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 29.109 seconds; current allocated memory: 86.829 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 86.971 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mean' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mean'.
INFO: [HLS 200-111]  Elapsed time: 0.147 seconds; current allocated memory: 87.427 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:31 . Memory (MB): peak = 137.762 ; gain = 80.293
INFO: [SYSC 207-301] Generating SystemC RTL for mean.
INFO: [VHDL 208-304] Generating VHDL RTL for mean.
INFO: [VLOG 209-307] Generating Verilog RTL for mean.
INFO: [HLS 200-112] Total elapsed time: 30.739 seconds; peak allocated memory: 87.427 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 103.422 ; gain = 45.754
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 103.422 ; gain = 45.754
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 109.191 ; gain = 51.523
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 112.387 ; gain = 54.719
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 136.129 ; gain = 78.461
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 138.184 ; gain = 80.516
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.644 seconds; current allocated memory: 86.829 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 86.971 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mean' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mean'.
INFO: [HLS 200-111]  Elapsed time: 0.161 seconds; current allocated memory: 87.427 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:26 . Memory (MB): peak = 138.184 ; gain = 80.516
INFO: [SYSC 207-301] Generating SystemC RTL for mean.
INFO: [VHDL 208-304] Generating VHDL RTL for mean.
INFO: [VLOG 209-307] Generating Verilog RTL for mean.
INFO: [HLS 200-112] Total elapsed time: 26.197 seconds; peak allocated memory: 87.427 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 103.352 ; gain = 45.402
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 103.352 ; gain = 45.402
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 108.906 ; gain = 50.957
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 112.168 ; gain = 54.219
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 137.055 ; gain = 79.105
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 138.320 ; gain = 80.371
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.2 seconds; current allocated memory: 86.829 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 86.971 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mean' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mean'.
INFO: [HLS 200-111]  Elapsed time: 0.145 seconds; current allocated memory: 87.427 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 138.320 ; gain = 80.371
INFO: [SYSC 207-301] Generating SystemC RTL for mean.
INFO: [VHDL 208-304] Generating VHDL RTL for mean.
INFO: [VLOG 209-307] Generating Verilog RTL for mean.
INFO: [HLS 200-112] Total elapsed time: 23.948 seconds; peak allocated memory: 87.427 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 103.277 ; gain = 45.906
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 103.277 ; gain = 45.906
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 109.004 ; gain = 51.633
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 112.078 ; gain = 54.707
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 136.809 ; gain = 79.438
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 138.078 ; gain = 80.707
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 33.028 seconds; current allocated memory: 87.230 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.144 seconds; current allocated memory: 87.458 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mean' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mean'.
INFO: [HLS 200-111]  Elapsed time: 0.201 seconds; current allocated memory: 88.092 MB.
INFO: [RTMG 210-278] Implementing memory 'mean_img_buf_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:35 . Memory (MB): peak = 138.863 ; gain = 81.492
INFO: [SYSC 207-301] Generating SystemC RTL for mean.
INFO: [VHDL 208-304] Generating VHDL RTL for mean.
INFO: [VLOG 209-307] Generating Verilog RTL for mean.
INFO: [HLS 200-112] Total elapsed time: 35.086 seconds; peak allocated memory: 88.092 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 103.414 ; gain = 45.227
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 103.414 ; gain = 45.227
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:37 . Memory (MB): peak = 187.313 ; gain = 129.125
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:37 . Memory (MB): peak = 187.313 ; gain = 129.125
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MEAN_HLS/mean.cpp:40:5) to (MEAN_HLS/mean.cpp:38:23) in function 'mean'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'mean' (MEAN_HLS/mean.cpp:13)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:38 . Memory (MB): peak = 211.320 ; gain = 153.133
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:38 . Memory (MB): peak = 211.848 ; gain = 153.660
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 38.576 seconds; current allocated memory: 154.615 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 155.069 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mean' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mean_sdiv_32ns_32ns_8_36_seq_1' to 'mean_sdiv_32ns_32bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mean_sdiv_32ns_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mean'.
INFO: [HLS 200-111]  Elapsed time: 0.395 seconds; current allocated memory: 156.271 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'mean_sdiv_32ns_32bkb_div'
INFO: [RTMG 210-279] Implementing memory 'mean_weight_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'mean_img_buf_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:41 . Memory (MB): peak = 214.348 ; gain = 156.160
INFO: [SYSC 207-301] Generating SystemC RTL for mean.
INFO: [VHDL 208-304] Generating VHDL RTL for mean.
INFO: [VLOG 209-307] Generating Verilog RTL for mean.
INFO: [HLS 200-112] Total elapsed time: 41.606 seconds; peak allocated memory: 156.271 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 103.203 ; gain = 45.852
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 103.203 ; gain = 45.852
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:38 . Memory (MB): peak = 187.152 ; gain = 129.801
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:38 . Memory (MB): peak = 187.152 ; gain = 129.801
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MEAN_HLS/mean.cpp:42:5) to (MEAN_HLS/mean.cpp:40:23) in function 'mean'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'mean' (MEAN_HLS/mean.cpp:13)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:38 . Memory (MB): peak = 211.406 ; gain = 154.055
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:39 . Memory (MB): peak = 211.406 ; gain = 154.055
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 38.773 seconds; current allocated memory: 154.721 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 155.144 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mean' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mean_sdiv_32ns_32ns_8_36_seq_1' to 'mean_sdiv_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_mac_muladd_8ns_8ns_32ns_32_1_1' to 'mean_mac_muladd_8cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mean_mac_muladd_8cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_sdiv_32ns_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mean'.
INFO: [HLS 200-111]  Elapsed time: 0.372 seconds; current allocated memory: 156.353 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'mean_sdiv_32ns_32bkb_div'
INFO: [RTMG 210-279] Implementing memory 'mean_weight_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'mean_img_buf_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:42 . Memory (MB): peak = 214.793 ; gain = 157.441
INFO: [SYSC 207-301] Generating SystemC RTL for mean.
INFO: [VHDL 208-304] Generating VHDL RTL for mean.
INFO: [VLOG 209-307] Generating Verilog RTL for mean.
INFO: [HLS 200-112] Total elapsed time: 41.643 seconds; peak allocated memory: 156.353 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 103.496 ; gain = 46.273
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 103.496 ; gain = 46.273
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 153.211 ; gain = 95.988
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:81) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i8' into 'mean' (MEAN_HLS/mean.cpp:49) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:38 . Memory (MB): peak = 187.070 ; gain = 129.848
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i8' into 'mean' (MEAN_HLS/mean.cpp:49) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MEAN_HLS/mean.cpp:41:5) to (MEAN_HLS/mean.cpp:39:27) in function 'mean'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'mean' (MEAN_HLS/mean.cpp:14)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:39 . Memory (MB): peak = 248.199 ; gain = 190.977
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:39 . Memory (MB): peak = 259.414 ; gain = 202.191
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 39.363 seconds; current allocated memory: 198.232 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.275 seconds; current allocated memory: 198.796 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mean' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mean_fadd_32ns_32ns_32_5_full_dsp_1' to 'mean_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_fdiv_32ns_32ns_32_16_1' to 'mean_fdiv_32ns_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_sitofp_32ns_32_6_1' to 'mean_sitofp_32ns_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mean_fadd_32ns_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_fdiv_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_sitofp_32ns_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mean'.
INFO: [HLS 200-111]  Elapsed time: 0.469 seconds; current allocated memory: 200.079 MB.
INFO: [RTMG 210-278] Implementing memory 'mean_img_buf_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:43 . Memory (MB): peak = 259.414 ; gain = 202.191
INFO: [SYSC 207-301] Generating SystemC RTL for mean.
INFO: [VHDL 208-304] Generating VHDL RTL for mean.
INFO: [VLOG 209-307] Generating Verilog RTL for mean.
INFO: [HLS 200-112] Total elapsed time: 43.196 seconds; peak allocated memory: 200.079 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 103.309 ; gain = 45.488
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 103.309 ; gain = 45.488
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:31 . Memory (MB): peak = 152.609 ; gain = 94.789
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:81) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i8' into 'mean' (MEAN_HLS/mean.cpp:50) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:32 . Memory (MB): peak = 185.840 ; gain = 128.020
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i8' into 'mean' (MEAN_HLS/mean.cpp:50) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MEAN_HLS/mean.cpp:42:5) to (MEAN_HLS/mean.cpp:40:27) in function 'mean'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'mean' (MEAN_HLS/mean.cpp:14)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:33 . Memory (MB): peak = 248.246 ; gain = 190.426
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:34 . Memory (MB): peak = 258.676 ; gain = 200.855
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 33.935 seconds; current allocated memory: 198.232 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.261 seconds; current allocated memory: 198.796 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mean' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mean_fadd_32ns_32ns_32_5_full_dsp_1' to 'mean_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_fdiv_32ns_32ns_32_16_1' to 'mean_fdiv_32ns_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_sitofp_32ns_32_6_1' to 'mean_sitofp_32ns_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mean_fadd_32ns_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_fdiv_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_sitofp_32ns_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mean'.
INFO: [HLS 200-111]  Elapsed time: 0.426 seconds; current allocated memory: 200.079 MB.
INFO: [RTMG 210-278] Implementing memory 'mean_img_buf_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:38 . Memory (MB): peak = 258.699 ; gain = 200.879
INFO: [SYSC 207-301] Generating SystemC RTL for mean.
INFO: [VHDL 208-304] Generating VHDL RTL for mean.
INFO: [VLOG 209-307] Generating Verilog RTL for mean.
INFO: [HLS 200-112] Total elapsed time: 37.619 seconds; peak allocated memory: 200.079 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: MEAN_HLS/mean.cpp:26:2
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 103.805 ; gain = 46.383
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 103.805 ; gain = 46.383
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 152.867 ; gain = 95.445
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:81) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 187.828 ; gain = 130.406
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (MEAN_HLS/mean.cpp:26) to a process function for dataflow in function 'mean'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (MEAN_HLS/mean.cpp:34) to a process function for dataflow in function 'mean'.
INFO: [XFORM 203-712] Applying dataflow to function 'mean', detected/extracted 2 process function(s): 
	 'Loop_1_proc31'
	 'Loop_2_proc32'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MEAN_HLS/mean.cpp:42:5) to (MEAN_HLS/mean.cpp:40:27) in function 'Loop_2_proc32'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i8' into 'Loop_2_proc32' (MEAN_HLS/mean.cpp:50) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'Loop_2_proc32' (MEAN_HLS/mean.cpp:34:27)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:23 . Memory (MB): peak = 249.523 ; gain = 192.102
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:24 . Memory (MB): peak = 268.746 ; gain = 211.324
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.816 seconds; current allocated memory: 217.292 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.147 seconds; current allocated memory: 217.404 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_2_proc32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.246 seconds; current allocated memory: 217.940 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.247 seconds; current allocated memory: 218.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.275 seconds; current allocated memory: 218.491 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.174 seconds; current allocated memory: 218.556 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc31'.
INFO: [HLS 200-111]  Elapsed time: 0.264 seconds; current allocated memory: 218.913 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_2_proc32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mean_fadd_32ns_32ns_32_5_full_dsp_1' to 'mean_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_fdiv_32ns_32ns_32_16_1' to 'mean_fdiv_32ns_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_sitofp_32ns_32_6_1' to 'mean_sitofp_32ns_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mean_fadd_32ns_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_fdiv_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_sitofp_32ns_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_2_proc32'.
INFO: [HLS 200-111]  Elapsed time: 0.412 seconds; current allocated memory: 219.927 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mean' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mean'.
INFO: [HLS 200-111]  Elapsed time: 0.675 seconds; current allocated memory: 220.289 MB.
INFO: [RTMG 210-278] Implementing memory 'mean_img_buf_V_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:29 . Memory (MB): peak = 279.855 ; gain = 222.434
INFO: [SYSC 207-301] Generating SystemC RTL for mean.
INFO: [VHDL 208-304] Generating VHDL RTL for mean.
INFO: [VLOG 209-307] Generating Verilog RTL for mean.
INFO: [HLS 200-112] Total elapsed time: 29.033 seconds; peak allocated memory: 220.289 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: MEAN_HLS/mean.cpp:26:2
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:48 . Memory (MB): peak = 103.906 ; gain = 45.746
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:48 . Memory (MB): peak = 103.906 ; gain = 45.746
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 153.551 ; gain = 95.391
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:81) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 187.738 ; gain = 129.578
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (MEAN_HLS/mean.cpp:37) in function 'mean' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1' (MEAN_HLS/mean.cpp:42) in function 'mean' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (MEAN_HLS/mean.cpp:26) to a process function for dataflow in function 'mean'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (MEAN_HLS/mean.cpp:35) to a process function for dataflow in function 'mean'.
INFO: [XFORM 203-712] Applying dataflow to function 'mean', detected/extracted 2 process function(s): 
	 'Loop_1_proc32'
	 'Loop_2_proc33'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MEAN_HLS/mean.cpp:38:4) to (MEAN_HLS/mean.cpp:37:24) in function 'Loop_2_proc33'... converting 161 basic blocks.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i8' into 'Loop_2_proc33' (MEAN_HLS/mean.cpp:52) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:58 . Memory (MB): peak = 254.113 ; gain = 195.953
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (MEAN_HLS/mean.cpp:35:7) in function 'Loop_2_proc33'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (MEAN_HLS/mean.cpp:26:7) in function 'Loop_1_proc32'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:01:01 . Memory (MB): peak = 275.668 ; gain = 217.508
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 61.016 seconds; current allocated memory: 222.859 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.245 seconds; current allocated memory: 222.971 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_2_proc33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('img_buf_V_load_2', MEAN_HLS/mean.cpp:48) on array 'img_buf_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'img_buf_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 41, Depth = 427.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.885 seconds; current allocated memory: 232.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.603 seconds; current allocated memory: 239.614 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.757 seconds; current allocated memory: 240.351 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.061 seconds; current allocated memory: 240.745 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc32'.
INFO: [HLS 200-111]  Elapsed time: 1.479 seconds; current allocated memory: 241.595 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_2_proc33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mean_fadd_32ns_32ns_32_5_full_dsp_1' to 'mean_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_fdiv_32ns_32ns_32_16_1' to 'mean_fdiv_32ns_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_sitofp_32ns_32_6_1' to 'mean_sitofp_32ns_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mean_fadd_32ns_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_fdiv_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_sitofp_32ns_dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_2_proc33'.
INFO: [HLS 200-111]  Elapsed time: 2.561 seconds; current allocated memory: 253.564 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mean' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mean'.
INFO: [HLS 200-111]  Elapsed time: 9.863 seconds; current allocated memory: 256.189 MB.
INFO: [RTMG 210-278] Implementing memory 'mean_img_buf_V_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:40 ; elapsed = 00:01:44 . Memory (MB): peak = 339.012 ; gain = 280.852
INFO: [SYSC 207-301] Generating SystemC RTL for mean.
INFO: [VHDL 208-304] Generating VHDL RTL for mean.
INFO: [VLOG 209-307] Generating Verilog RTL for mean.
INFO: [HLS 200-112] Total elapsed time: 104.515 seconds; peak allocated memory: 256.189 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 103.336 ; gain = 45.535
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 103.336 ; gain = 45.535
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:31 . Memory (MB): peak = 152.820 ; gain = 95.020
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:81) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i8' into 'mean' (MEAN_HLS/mean.cpp:52) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:32 . Memory (MB): peak = 187.016 ; gain = 129.215
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (MEAN_HLS/mean.cpp:37) in function 'mean' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1' (MEAN_HLS/mean.cpp:42) in function 'mean' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i8' into 'mean' (MEAN_HLS/mean.cpp:52) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MEAN_HLS/mean.cpp:38:4) to (MEAN_HLS/mean.cpp:37:24) in function 'mean'... converting 161 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:34 . Memory (MB): peak = 253.430 ; gain = 195.629
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (MEAN_HLS/mean.cpp:26:7) in function 'mean'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (MEAN_HLS/mean.cpp:35:7) in function 'mean'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:35 . Memory (MB): peak = 263.266 ; gain = 205.465
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('img_buf_V_load_2', MEAN_HLS/mean.cpp:48) on array 'img_buf.V', MEAN_HLS/mean.cpp:22 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'img_buf_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 41, Depth = 427.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 46.448 seconds; current allocated memory: 214.430 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.163 seconds; current allocated memory: 221.884 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mean' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mean_fadd_32ns_32ns_32_5_full_dsp_1' to 'mean_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_fdiv_32ns_32ns_32_16_1' to 'mean_fdiv_32ns_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_sitofp_32ns_32_6_1' to 'mean_sitofp_32ns_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mean_fadd_32ns_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_fdiv_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_sitofp_32ns_dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mean'.
INFO: [HLS 200-111]  Elapsed time: 3.335 seconds; current allocated memory: 234.746 MB.
INFO: [RTMG 210-278] Implementing memory 'mean_img_buf_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:28 ; elapsed = 00:01:03 . Memory (MB): peak = 318.645 ; gain = 260.844
INFO: [SYSC 207-301] Generating SystemC RTL for mean.
INFO: [VHDL 208-304] Generating VHDL RTL for mean.
INFO: [VLOG 209-307] Generating Verilog RTL for mean.
INFO: [HLS 200-112] Total elapsed time: 62.915 seconds; peak allocated memory: 234.746 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: MEAN_HLS/mean.cpp:26:2
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 103.934 ; gain = 46.613
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 103.934 ; gain = 46.613
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 154.352 ; gain = 97.031
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:81) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:25 . Memory (MB): peak = 187.703 ; gain = 130.383
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (MEAN_HLS/mean.cpp:37) in function 'mean' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1' (MEAN_HLS/mean.cpp:42) in function 'mean' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (MEAN_HLS/mean.cpp:26) to a process function for dataflow in function 'mean'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (MEAN_HLS/mean.cpp:35) to a process function for dataflow in function 'mean'.
INFO: [XFORM 203-712] Applying dataflow to function 'mean', detected/extracted 2 process function(s): 
	 'Loop_1_proc32'
	 'Loop_2_proc33'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MEAN_HLS/mean.cpp:38:4) to (MEAN_HLS/mean.cpp:37:24) in function 'Loop_2_proc33'... converting 161 basic blocks.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i8' into 'Loop_2_proc33' (MEAN_HLS/mean.cpp:52) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:28 . Memory (MB): peak = 254.391 ; gain = 197.070
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (MEAN_HLS/mean.cpp:35:7) in function 'Loop_2_proc33'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (MEAN_HLS/mean.cpp:26:7) in function 'Loop_1_proc32'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:29 . Memory (MB): peak = 276.168 ; gain = 218.848
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 29.345 seconds; current allocated memory: 222.862 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.223 seconds; current allocated memory: 222.974 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_2_proc33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('img_buf_V_load_2', MEAN_HLS/mean.cpp:48) on array 'img_buf_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'img_buf_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 41, Depth = 427.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.779 seconds; current allocated memory: 232.261 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.14 seconds; current allocated memory: 239.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.826 seconds; current allocated memory: 240.354 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.581 seconds; current allocated memory: 240.748 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc32'.
INFO: [HLS 200-111]  Elapsed time: 0.867 seconds; current allocated memory: 241.597 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_2_proc33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mean_fadd_32ns_32ns_32_5_full_dsp_1' to 'mean_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_fdiv_32ns_32ns_32_16_1' to 'mean_fdiv_32ns_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_sitofp_32ns_32_6_1' to 'mean_sitofp_32ns_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mean_fadd_32ns_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_fdiv_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_sitofp_32ns_dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_2_proc33'.
INFO: [HLS 200-111]  Elapsed time: 1.676 seconds; current allocated memory: 253.567 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mean' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mean'.
INFO: [HLS 200-111]  Elapsed time: 7.026 seconds; current allocated memory: 256.189 MB.
INFO: [RTMG 210-278] Implementing memory 'mean_img_buf_V_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:37 ; elapsed = 00:01:06 . Memory (MB): peak = 338.293 ; gain = 280.973
INFO: [SYSC 207-301] Generating SystemC RTL for mean.
INFO: [VHDL 208-304] Generating VHDL RTL for mean.
INFO: [VLOG 209-307] Generating Verilog RTL for mean.
INFO: [HLS 200-112] Total elapsed time: 65.792 seconds; peak allocated memory: 256.189 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
WARNING: [HLS 214-113] Variables defined outside dataflow region are not supported: MEAN_HLS/mean.cpp:33:2
WARNING: [HLS 214-107] Unsupported for-loop initialization statement for dataflow: MEAN_HLS/mean.cpp:29:7
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: MEAN_HLS/mean.cpp:29:2
WARNING: [HLS 214-107] Unsupported for-loop initialization statement for dataflow: MEAN_HLS/mean.cpp:26:7
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: MEAN_HLS/mean.cpp:26:2
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 103.875 ; gain = 46.266
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 103.875 ; gain = 46.266
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 153.203 ; gain = 95.594
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:81) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 187.492 ; gain = 129.883
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (MEAN_HLS/mean.cpp:39) in function 'mean' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1' (MEAN_HLS/mean.cpp:44) in function 'mean' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_0' (MEAN_HLS/mean.cpp:26)  to a process function for dataflow in function 'mean'.
INFO: [XFORM 203-721] Changing loop 'Loop_1' (MEAN_HLS/mean.cpp:37)  to a process function for dataflow in function 'mean'.
INFO: [XFORM 203-721] Changing loop 'Loop_0' (MEAN_HLS/mean.cpp:29)  to a process function for dataflow in function 'Loop_0_proc'.
INFO: [XFORM 203-721] Extract dataflow region from loop  (MEAN_HLS/mean.cpp:26)  of function 'Loop_0_proc'.
INFO: [XFORM 203-721] Extract dataflow region from loop  (MEAN_HLS/mean.cpp:29)  of function 'Loop_0_proc32'.
INFO: [XFORM 203-712] Store statement on variable  'img_buf.V'  in a dataflow region ( 'dataflow_in_loop33') is synthesized to a separate process, please move it inside another function for better QoR.
WARNING: [XFORM 203-713] All the elements of global array 'img_buf.V'  should be updated in process function '__MEAN_HLS/mean.cpp_line34_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'img_buf.V'  should be updated in process function 'Loop_0_proc32', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'img_buf.V' should be updated in process function 'Loop_0_proc', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop33', detected/extracted 3 process function(s): 
	 'dataflow_in_loop33.entry34'
	 '__MEAN_HLS/mean.cpp_line33_proc'
	 '__MEAN_HLS/mean.cpp_line34_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop', detected/extracted 1 process function(s): 
	 'Loop_0_proc32'.
INFO: [XFORM 203-712] Applying dataflow to function 'mean', detected/extracted 2 process function(s): 
	 'Loop_0_proc'
	 'Loop_1_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MEAN_HLS/mean.cpp:40:4) to (MEAN_HLS/mean.cpp:39:24) in function 'Loop_1_proc'... converting 161 basic blocks.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i8' into 'Loop_1_proc' (MEAN_HLS/mean.cpp:54) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:25 . Memory (MB): peak = 253.898 ; gain = 196.289
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (MEAN_HLS/mean.cpp:37:7) in function 'Loop_1_proc'.
WARNING: [XFORM 203-631] Renaming function 'dataflow_in_loop33.entry34' to 'dataflow_in_loop33.e' 
WARNING: [XFORM 203-631] Renaming function '__MEAN_HLS/mean.cpp_line34_proc' to '__MEAN_HLS/mean.cpp_' (MEAN_HLS/mean.cpp:9:4)
WARNING: [XFORM 203-631] Renaming function '__MEAN_HLS/mean.cpp_line33_proc' to '__MEAN_HLS/mean.cpp_.1' (MEAN_HLS/mean.cpp:33:10)
WARNING: [XFORM 203-631] Renaming function 'dataflow_in_loop33.entry5' to 'dataflow_in_loop33.e.1' 
WARNING: [XFORM 203-631] Renaming function 'dataflow_in_loop33.e' to 'dataflow_in_loop33.e.1.1' 
WARNING: [XFORM 203-713] Function 'dataflow_in_loop33' failed dataflow checking:  A dataflow region cannot be instantiated from within a pipelined loop  (MEAN_HLS/mean.cpp:31:1), pipe: (MEAN_HLS/mean.cpp:32:1). Ignoring pipeline directive to allow the dataflow directive to take precedence. 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:28 . Memory (MB): peak = 343.438 ; gain = 285.828
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mean' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop33.e.1' to 'dataflow_in_loop33_e_1'.
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop33.e.1.1' to 'dataflow_in_loop33_e_1_1'.
WARNING: [SYN 201-103] Legalizing function name '__MEAN_HLS/mean.cpp_.1' to 'p_MEAN_HLS_mean_cpp_1'.
WARNING: [SYN 201-103] Legalizing function name '__MEAN_HLS/mean.cpp_' to 'p_div_MEAN_HLS_mean_cpp'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop33_e_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 28.077 seconds; current allocated memory: 290.282 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.154 seconds; current allocated memory: 290.343 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop33_e_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 290.395 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.233 seconds; current allocated memory: 290.479 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_MEAN_HLS_mean_cpp_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.191 seconds; current allocated memory: 290.493 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.145 seconds; current allocated memory: 290.529 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_MEAN_HLS_mean_cpp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.306 seconds; current allocated memory: 290.603 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.154 seconds; current allocated memory: 290.666 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.203 seconds; current allocated memory: 290.729 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 290.868 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_0_proc32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.221 seconds; current allocated memory: 290.935 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.209 seconds; current allocated memory: 291.036 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 291.054 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 291.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_0_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.216 seconds; current allocated memory: 291.143 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 291.202 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('img_buf_V_load_2', MEAN_HLS/mean.cpp:50) on array 'img_buf_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'img_buf_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 41, Depth = 427.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.583 seconds; current allocated memory: 300.443 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.406 seconds; current allocated memory: 307.815 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.503 seconds; current allocated memory: 308.553 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.667 seconds; current allocated memory: 308.947 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop33_e_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop33_e_1'.
INFO: [HLS 200-111]  Elapsed time: 0.941 seconds; current allocated memory: 309.534 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop33_e_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop33_e_1_1'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 309.722 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_MEAN_HLS_mean_cpp_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_MEAN_HLS_mean_cpp_1'.
INFO: [HLS 200-111]  Elapsed time: 0.324 seconds; current allocated memory: 309.853 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_MEAN_HLS_mean_cpp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_div_MEAN_HLS_mean_cpp'.
INFO: [HLS 200-111]  Elapsed time: 0.328 seconds; current allocated memory: 309.993 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_dataflow_in_loop33_e_1_1_U0' to 'start_for_dataflobkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop33'.
INFO: [HLS 200-111]  Elapsed time: 0.362 seconds; current allocated memory: 310.425 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_0_proc32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_0_proc32'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 310.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop'.
INFO: [HLS 200-111]  Elapsed time: 0.305 seconds; current allocated memory: 310.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_0_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_0_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.265 seconds; current allocated memory: 311.025 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mean_fadd_32ns_32ns_32_5_full_dsp_1' to 'mean_fadd_32ns_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_fdiv_32ns_32ns_32_16_1' to 'mean_fdiv_32ns_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_sitofp_32ns_32_6_1' to 'mean_sitofp_32ns_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mean_fadd_32ns_32cud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_fdiv_32ns_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_sitofp_32ns_eOg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc'.
INFO: [HLS 200-111]  Elapsed time: 1.358 seconds; current allocated memory: 322.890 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mean' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mean'.
INFO: [HLS 200-111]  Elapsed time: 6.174 seconds; current allocated memory: 325.494 MB.
INFO: [RTMG 210-285] Implementing FIFO 'j_i_c1_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_i_c2_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'j_i_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_i_c_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dataflobkb_U(start_for_dataflobkb)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'mean_img_buf_V_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:35 ; elapsed = 00:01:06 . Memory (MB): peak = 409.953 ; gain = 352.344
INFO: [SYSC 207-301] Generating SystemC RTL for mean.
INFO: [VHDL 208-304] Generating VHDL RTL for mean.
INFO: [VLOG 209-307] Generating Verilog RTL for mean.
INFO: [HLS 200-112] Total elapsed time: 66.061 seconds; peak allocated memory: 325.494 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: MEAN_HLS/mean.cpp:29:2
WARNING: [HLS 214-107] Unsupported for-loop initialization statement for dataflow: MEAN_HLS/mean.cpp:26:7
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: MEAN_HLS/mean.cpp:26:2
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 104.027 ; gain = 46.617
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 104.027 ; gain = 46.617
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 153.906 ; gain = 96.496
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:81) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:27 . Memory (MB): peak = 187.238 ; gain = 129.828
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (MEAN_HLS/mean.cpp:38) in function 'mean' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1' (MEAN_HLS/mean.cpp:43) in function 'mean' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_0' (MEAN_HLS/mean.cpp:26)  to a process function for dataflow in function 'mean'.
INFO: [XFORM 203-721] Changing loop 'Loop_1' (MEAN_HLS/mean.cpp:36)  to a process function for dataflow in function 'mean'.
INFO: [XFORM 203-721] Changing loop 'Loop_0' (MEAN_HLS/mean.cpp:29)  to a process function for dataflow in function 'Loop_0_proc'.
INFO: [XFORM 203-721] Extract dataflow region from loop  (MEAN_HLS/mean.cpp:26)  of function 'Loop_0_proc'.
WARNING: [XFORM 203-713] All the elements of global array 'img_buf.V'  should be updated in process function 'Loop_0_proc32', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'img_buf.V' should be updated in process function 'Loop_0_proc', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop', detected/extracted 1 process function(s): 
	 'Loop_0_proc32'.
INFO: [XFORM 203-712] Applying dataflow to function 'mean', detected/extracted 2 process function(s): 
	 'Loop_0_proc'
	 'Loop_1_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MEAN_HLS/mean.cpp:39:4) to (MEAN_HLS/mean.cpp:38:24) in function 'Loop_1_proc'... converting 161 basic blocks.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i8' into 'Loop_1_proc' (MEAN_HLS/mean.cpp:53) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:30 . Memory (MB): peak = 253.234 ; gain = 195.824
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (MEAN_HLS/mean.cpp:36:7) in function 'Loop_1_proc'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:32 . Memory (MB): peak = 295.547 ; gain = 238.137
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_0_proc32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 32.315 seconds; current allocated memory: 242.030 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.356 seconds; current allocated memory: 242.136 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.298 seconds; current allocated memory: 242.202 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.197 seconds; current allocated memory: 242.245 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_0_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.214 seconds; current allocated memory: 242.306 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.229 seconds; current allocated memory: 242.366 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('img_buf_V_load_2', MEAN_HLS/mean.cpp:49) on array 'img_buf_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'img_buf_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 41, Depth = 427.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.885 seconds; current allocated memory: 251.608 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.767 seconds; current allocated memory: 258.979 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.407 seconds; current allocated memory: 259.732 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.893 seconds; current allocated memory: 260.126 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_0_proc32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_0_proc32'.
INFO: [HLS 200-111]  Elapsed time: 1.193 seconds; current allocated memory: 260.771 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop'.
INFO: [HLS 200-111]  Elapsed time: 0.578 seconds; current allocated memory: 261.002 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_0_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_0_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.343 seconds; current allocated memory: 261.201 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mean_fadd_32ns_32ns_32_5_full_dsp_1' to 'mean_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_fdiv_32ns_32ns_32_16_1' to 'mean_fdiv_32ns_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_sitofp_32ns_32_6_1' to 'mean_sitofp_32ns_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mean_fadd_32ns_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_fdiv_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_sitofp_32ns_dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc'.
INFO: [HLS 200-111]  Elapsed time: 1.912 seconds; current allocated memory: 273.071 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mean' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mean'.
INFO: [HLS 200-111]  Elapsed time: 8.086 seconds; current allocated memory: 275.670 MB.
INFO: [RTMG 210-278] Implementing memory 'mean_img_buf_V_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:43 ; elapsed = 00:01:17 . Memory (MB): peak = 357.844 ; gain = 300.434
INFO: [SYSC 207-301] Generating SystemC RTL for mean.
INFO: [VHDL 208-304] Generating VHDL RTL for mean.
INFO: [VLOG 209-307] Generating Verilog RTL for mean.
INFO: [HLS 200-112] Total elapsed time: 76.909 seconds; peak allocated memory: 275.670 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: MEAN_HLS/mean.cpp:41:2
WARNING: [HLS 214-107] Unsupported for-loop initialization statement for dataflow: MEAN_HLS/mean.cpp:37:8
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: MEAN_HLS/mean.cpp:26:2
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 103.871 ; gain = 45.906
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 103.871 ; gain = 45.906
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 153.414 ; gain = 95.449
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:81) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 187.953 ; gain = 129.988
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_0' (MEAN_HLS/mean.cpp:26)  to a process function for dataflow in function 'mean'.
INFO: [XFORM 203-721] Changing loop 'Loop_1' (MEAN_HLS/mean.cpp:35)  to a process function for dataflow in function 'mean'.
INFO: [XFORM 203-721] Changing loop 'Loop_0' (MEAN_HLS/mean.cpp:43)  to a process function for dataflow in function 'Loop_1_proc'.
INFO: [XFORM 203-721] Extract dataflow region from loop  (MEAN_HLS/mean.cpp:37)  of function 'Loop_1_proc'.
INFO: [XFORM 203-712] Store statement on variable  'tmp.data.V.113'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'tmp.last.124'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
WARNING: [XFORM 203-713] Reading dataflow channel 'img_buf.V'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'img_buf.V' has read operations in process function 'Loop_0_proc31'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop', detected/extracted 6 process function(s): 
	 'dataflow_in_loop.entry35'
	 'Loop_0_proc31'
	 '__hls_fptoui_float_i8'
	 '__MEAN_HLS/mean.cpp_line59_proc'
	 '__MEAN_HLS/mean.cpp_line59_proc33'
	 '__MEAN_HLS/mean.cpp_line59_proc34'.
INFO: [XFORM 203-712] Applying dataflow to function 'mean', detected/extracted 2 process function(s): 
	 'Loop_0_proc'
	 'Loop_1_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MEAN_HLS/mean.cpp:44:5) to (MEAN_HLS/mean.cpp:43:27) in function 'Loop_0_proc31'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Loop_0_proc31' (MEAN_HLS/mean.cpp:43:27)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:24 . Memory (MB): peak = 249.328 ; gain = 191.363
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (MEAN_HLS/mean.cpp:26:7) in function 'Loop_0_proc'.
WARNING: [XFORM 203-631] Renaming function 'dataflow_parent_loop_proc' to 'dataflow_parent_loop.1' (MEAN_HLS/mean.cpp:37:24)
WARNING: [XFORM 203-631] Renaming function 'dataflow_in_loop.entry35' to 'dataflow_in_loop.ent' 
WARNING: [XFORM 203-631] Renaming function '__hls_fptoui_float_i8' to '__hls_fptoui_float_i' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:54:76)
WARNING: [XFORM 203-631] Renaming function '__MEAN_HLS/mean.cpp_line59_proc34' to '__MEAN_HLS/mean.cpp_' (MEAN_HLS/mean.cpp:59:4)
WARNING: [XFORM 203-631] Renaming function '__MEAN_HLS/mean.cpp_line59_proc33' to '__MEAN_HLS/mean.cpp_.1' (MEAN_HLS/mean.cpp:56:4)
WARNING: [XFORM 203-631] Renaming function '__MEAN_HLS/mean.cpp_line59_proc' to '__MEAN_HLS/mean.cpp_.2' (MEAN_HLS/mean.cpp:59:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:25 . Memory (MB): peak = 346.410 ; gain = 288.445
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mean' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop.ent' to 'dataflow_in_loop_ent'.
WARNING: [SYN 201-103] Legalizing function name '__hls_fptoui_float_i' to 'p_hls_fptoui_float_i'.
WARNING: [SYN 201-103] Legalizing function name '__MEAN_HLS/mean.cpp_.2' to 'p_MEAN_HLS_mean_cpp_2'.
WARNING: [SYN 201-103] Legalizing function name '__MEAN_HLS/mean.cpp_.1' to 'p_MEAN_HLS_mean_cpp_1'.
WARNING: [SYN 201-103] Legalizing function name '__MEAN_HLS/mean.cpp_' to 'p_div_MEAN_HLS_mean_cpp'.
WARNING: [SYN 201-103] Legalizing function name 'dataflow_parent_loop.1' to 'dataflow_parent_loop_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_0_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.607 seconds; current allocated memory: 294.723 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.196 seconds; current allocated memory: 294.835 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_ent' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.443 seconds; current allocated memory: 294.989 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.154 seconds; current allocated memory: 295.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_0_proc31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'select' operation ('sum', MEAN_HLS/mean.cpp:48) and 'fadd' operation ('sum', MEAN_HLS/mean.cpp:50).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'select' operation ('sum', MEAN_HLS/mean.cpp:48) and 'fadd' operation ('sum', MEAN_HLS/mean.cpp:50).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'select' operation ('sum', MEAN_HLS/mean.cpp:48) and 'fadd' operation ('sum', MEAN_HLS/mean.cpp:50).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 13.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'select' operation ('sum') to 'fadd' operation ('sum') (combination delay: 9.723 ns) to honor II or Latency constraint in region 'Loop 1'.
WARNING: [SCHED 204-21] Estimated clock period (15.21ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'fadd' operation ('sum', MEAN_HLS/mean.cpp:50) (7.26 ns)
	'select' operation ('sum', MEAN_HLS/mean.cpp:48) (0.698 ns)
	'phi' operation ('sum') with incoming values : ('sum', MEAN_HLS/mean.cpp:48) (0 ns)
	'fadd' operation ('sum', MEAN_HLS/mean.cpp:50) (7.26 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.857 seconds; current allocated memory: 295.439 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.268 seconds; current allocated memory: 295.741 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_hls_fptoui_float_i' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.281 seconds; current allocated memory: 295.994 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.187 seconds; current allocated memory: 296.154 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_MEAN_HLS_mean_cpp_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.259 seconds; current allocated memory: 296.196 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.145 seconds; current allocated memory: 296.221 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_MEAN_HLS_mean_cpp_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.284 seconds; current allocated memory: 296.241 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.154 seconds; current allocated memory: 296.298 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_MEAN_HLS_mean_cpp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 296.335 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 296.372 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.157 seconds; current allocated memory: 296.437 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.289 seconds; current allocated memory: 296.635 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.264 seconds; current allocated memory: 296.699 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.236 seconds; current allocated memory: 296.822 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.292 seconds; current allocated memory: 296.884 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 296.944 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.276 seconds; current allocated memory: 297.065 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.228 seconds; current allocated memory: 297.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_0_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_0_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.352 seconds; current allocated memory: 297.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_ent' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_ent'.
INFO: [HLS 200-111]  Elapsed time: 0.374 seconds; current allocated memory: 297.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_0_proc31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mean_fadd_32ns_32ns_32_5_full_dsp_1' to 'mean_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_sitofp_32ns_32_6_1' to 'mean_sitofp_32ns_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mean_fadd_32ns_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_sitofp_32ns_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_0_proc31'.
INFO: [HLS 200-111]  Elapsed time: 0.363 seconds; current allocated memory: 298.394 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_hls_fptoui_float_i' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mean_fdiv_32ns_32ns_32_16_1' to 'mean_fdiv_32ns_32dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mean_fdiv_32ns_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_sitofp_32ns_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_hls_fptoui_float_i'.
INFO: [HLS 200-111]  Elapsed time: 0.557 seconds; current allocated memory: 298.893 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_MEAN_HLS_mean_cpp_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_MEAN_HLS_mean_cpp_2'.
INFO: [HLS 200-111]  Elapsed time: 0.389 seconds; current allocated memory: 299.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_MEAN_HLS_mean_cpp_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_MEAN_HLS_mean_cpp_1'.
INFO: [HLS 200-111]  Elapsed time: 0.298 seconds; current allocated memory: 299.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_MEAN_HLS_mean_cpp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_div_MEAN_HLS_mean_cpp'.
INFO: [HLS 200-111]  Elapsed time: 0.295 seconds; current allocated memory: 299.299 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_p_MEAN_HLS_mean_cpp_1_U0' to 'start_for_p_MEAN_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop'.
INFO: [HLS 200-111]  Elapsed time: 0.322 seconds; current allocated memory: 299.865 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_1'.
INFO: [HLS 200-111]  Elapsed time: 0.506 seconds; current allocated memory: 300.154 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.381 seconds; current allocated memory: 300.366 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mean' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mean'.
INFO: [HLS 200-111]  Elapsed time: 0.482 seconds; current allocated memory: 300.651 MB.
INFO: [RTMG 210-285] Implementing FIFO 'i_1_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'i_1_c1_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'j_1_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'j_1_c2_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'num_loc1_channel_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_loc2_channel_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_channel_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_last_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_p_MEAN_eOg_U(start_for_p_MEAN_eOg)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'mean_img_buf_V_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:13 ; elapsed = 00:00:40 . Memory (MB): peak = 363.242 ; gain = 305.277
INFO: [SYSC 207-301] Generating SystemC RTL for mean.
INFO: [VHDL 208-304] Generating VHDL RTL for mean.
INFO: [VLOG 209-307] Generating Verilog RTL for mean.
INFO: [HLS 200-112] Total elapsed time: 39.943 seconds; peak allocated memory: 300.651 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: MEAN_HLS/mean.cpp:41:2
WARNING: [HLS 214-107] Unsupported for-loop initialization statement for dataflow: MEAN_HLS/mean.cpp:37:8
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: MEAN_HLS/mean.cpp:26:2
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 103.969 ; gain = 46.664
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 103.969 ; gain = 46.664
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 152.918 ; gain = 95.613
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:81) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 187.535 ; gain = 130.230
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (MEAN_HLS/mean.cpp:37) in function 'mean' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2.1.1' (MEAN_HLS/mean.cpp:43) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1' (MEAN_HLS/mean.cpp:43) in function 'mean' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_0' (MEAN_HLS/mean.cpp:26)  to a process function for dataflow in function 'mean'.
INFO: [XFORM 203-721] Changing loop 'Loop_1' (MEAN_HLS/mean.cpp:35)  to a process function for dataflow in function 'mean'.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:37)  of function Loop_1_proc, conditional execution on MEAN_HLS/mean.cpp:54:4 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:37)  of function Loop_1_proc, conditional execution on MEAN_HLS/mean.cpp:54:4 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:37)  of function Loop_1_proc, conditional execution on MEAN_HLS/mean.cpp:55:4 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:37)  of function Loop_1_proc, conditional execution on MEAN_HLS/mean.cpp:59:4 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:37)  of function Loop_1_proc, conditional execution on MEAN_HLS/mean.cpp:59:4 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:37)  of function Loop_1_proc, conditional execution on MEAN_HLS/mean.cpp:59:4 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:37)  of function Loop_1_proc, conditional execution on MEAN_HLS/mean.cpp:59:4 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:37)  of function Loop_1_proc, conditional execution on MEAN_HLS/mean.cpp:59:4 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:37)  of function Loop_1_proc, conditional execution on MEAN_HLS/mean.cpp:59:4 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:37)  of function Loop_1_proc, conditional execution on MEAN_HLS/mean.cpp:59:4 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:37)  of function Loop_1_proc, conditional execution on MEAN_HLS/mean.cpp:50:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:37)  of function Loop_1_proc, conditional execution on MEAN_HLS/mean.cpp:50:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:37)  of function Loop_1_proc, conditional execution on MEAN_HLS/mean.cpp:50:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:37)  of function Loop_1_proc, conditional execution on MEAN_HLS/mean.cpp:50:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:37)  of function Loop_1_proc, conditional execution on MEAN_HLS/mean.cpp:50:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:37)  of function Loop_1_proc, conditional execution on MEAN_HLS/mean.cpp:50:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:37)  of function Loop_1_proc, conditional execution on MEAN_HLS/mean.cpp:50:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:37)  of function Loop_1_proc, conditional execution on MEAN_HLS/mean.cpp:50:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:37)  of function Loop_1_proc, conditional execution on MEAN_HLS/mean.cpp:50:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:37)  of function Loop_1_proc, conditional execution on MEAN_HLS/mean.cpp:50:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:37)  of function Loop_1_proc, conditional execution on MEAN_HLS/mean.cpp:50:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:37)  of function Loop_1_proc, conditional execution on MEAN_HLS/mean.cpp:50:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:37)  of function Loop_1_proc, conditional execution on MEAN_HLS/mean.cpp:50:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:37)  of function Loop_1_proc, conditional execution on MEAN_HLS/mean.cpp:50:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:37)  of function Loop_1_proc, conditional execution on MEAN_HLS/mean.cpp:50:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:37)  of function Loop_1_proc, conditional execution on MEAN_HLS/mean.cpp:50:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:37)  of function Loop_1_proc, conditional execution on MEAN_HLS/mean.cpp:50:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:37)  of function Loop_1_proc, conditional execution on MEAN_HLS/mean.cpp:50:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:37)  of function Loop_1_proc, conditional execution on MEAN_HLS/mean.cpp:50:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:37)  of function Loop_1_proc, conditional execution on MEAN_HLS/mean.cpp:50:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:37)  of function Loop_1_proc, conditional execution on MEAN_HLS/mean.cpp:50:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:37)  of function Loop_1_proc, conditional execution on MEAN_HLS/mean.cpp:50:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:37)  of function Loop_1_proc, conditional execution on MEAN_HLS/mean.cpp:50:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:37)  of function Loop_1_proc, conditional execution on MEAN_HLS/mean.cpp:50:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:37)  of function Loop_1_proc, conditional execution on MEAN_HLS/mean.cpp:50:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:37)  of function Loop_1_proc, conditional execution on MEAN_HLS/mean.cpp:50:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:37)  of function Loop_1_proc, conditional execution on MEAN_HLS/mean.cpp:50:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:37)  of function Loop_1_proc, conditional execution on MEAN_HLS/mean.cpp:50:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:37)  of function Loop_1_proc, conditional execution on MEAN_HLS/mean.cpp:50:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:37)  of function Loop_1_proc, conditional execution on MEAN_HLS/mean.cpp:50:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:37)  of function Loop_1_proc, conditional execution on MEAN_HLS/mean.cpp:50:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:37)  of function Loop_1_proc, conditional execution on MEAN_HLS/mean.cpp:50:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:37)  of function Loop_1_proc, conditional execution on MEAN_HLS/mean.cpp:50:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:37)  of function Loop_1_proc, conditional execution on MEAN_HLS/mean.cpp:50:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:37)  of function Loop_1_proc, conditional execution on MEAN_HLS/mean.cpp:50:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:37)  of function Loop_1_proc, conditional execution on MEAN_HLS/mean.cpp:50:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:37)  of function Loop_1_proc, conditional execution on MEAN_HLS/mean.cpp:50:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:37)  of function Loop_1_proc, conditional execution on MEAN_HLS/mean.cpp:50:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:37)  of function Loop_1_proc, conditional execution on MEAN_HLS/mean.cpp:50:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:37)  of function Loop_1_proc, conditional execution on MEAN_HLS/mean.cpp:50:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:37)  of function Loop_1_proc, conditional execution on MEAN_HLS/mean.cpp:50:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:37)  of function Loop_1_proc, conditional execution on MEAN_HLS/mean.cpp:50:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:37)  of function Loop_1_proc, conditional execution on MEAN_HLS/mean.cpp:50:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:37)  of function Loop_1_proc, conditional execution on MEAN_HLS/mean.cpp:50:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:37)  of function Loop_1_proc, conditional execution on MEAN_HLS/mean.cpp:50:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:37)  of function Loop_1_proc, conditional execution on MEAN_HLS/mean.cpp:50:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:37)  of function Loop_1_proc, conditional execution on MEAN_HLS/mean.cpp:50:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:37)  of function Loop_1_proc, conditional execution on MEAN_HLS/mean.cpp:50:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:37)  of function Loop_1_proc, conditional execution on MEAN_HLS/mean.cpp:50:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:37)  of function Loop_1_proc, conditional execution on MEAN_HLS/mean.cpp:50:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:37)  of function Loop_1_proc, conditional execution on MEAN_HLS/mean.cpp:50:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:37)  of function Loop_1_proc, conditional execution on MEAN_HLS/mean.cpp:50:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:37)  of function Loop_1_proc, conditional execution on MEAN_HLS/mean.cpp:50:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:37)  of function Loop_1_proc, conditional execution on MEAN_HLS/mean.cpp:50:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:37)  of function Loop_1_proc, conditional execution on MEAN_HLS/mean.cpp:50:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:37)  of function Loop_1_proc, conditional execution on MEAN_HLS/mean.cpp:50:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:37)  of function Loop_1_proc, conditional execution on MEAN_HLS/mean.cpp:50:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:37)  of function Loop_1_proc, conditional execution on MEAN_HLS/mean.cpp:50:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:37)  of function Loop_1_proc, conditional execution on MEAN_HLS/mean.cpp:50:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:37)  of function Loop_1_proc, conditional execution on MEAN_HLS/mean.cpp:50:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:37)  of function Loop_1_proc, conditional execution on MEAN_HLS/mean.cpp:50:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:37)  of function Loop_1_proc, conditional execution on MEAN_HLS/mean.cpp:50:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:37)  of function Loop_1_proc, conditional execution on MEAN_HLS/mean.cpp:50:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:37)  of function Loop_1_proc, conditional execution on MEAN_HLS/mean.cpp:50:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:37)  of function Loop_1_proc, conditional execution on MEAN_HLS/mean.cpp:50:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:37)  of function Loop_1_proc, conditional execution on MEAN_HLS/mean.cpp:50:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:37)  of function Loop_1_proc, conditional execution on MEAN_HLS/mean.cpp:50:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:37)  of function Loop_1_proc, conditional execution on MEAN_HLS/mean.cpp:50:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:37)  of function Loop_1_proc, conditional execution on MEAN_HLS/mean.cpp:50:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:37)  of function Loop_1_proc, conditional execution on MEAN_HLS/mean.cpp:50:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:37)  of function Loop_1_proc, conditional execution on MEAN_HLS/mean.cpp:50:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:37)  of function Loop_1_proc, conditional execution on MEAN_HLS/mean.cpp:50:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:37)  of function Loop_1_proc, conditional execution on MEAN_HLS/mean.cpp:50:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:37)  of function Loop_1_proc, conditional execution on MEAN_HLS/mean.cpp:50:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:37)  of function Loop_1_proc, conditional execution on MEAN_HLS/mean.cpp:50:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:37)  of function Loop_1_proc, conditional execution on MEAN_HLS/mean.cpp:50:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:37)  of function Loop_1_proc, conditional execution on MEAN_HLS/mean.cpp:50:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:37)  of function Loop_1_proc, conditional execution on MEAN_HLS/mean.cpp:50:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:37)  of function Loop_1_proc, conditional execution on MEAN_HLS/mean.cpp:50:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:37)  of function Loop_1_proc, conditional execution on MEAN_HLS/mean.cpp:50:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:37)  of function Loop_1_proc, conditional execution on MEAN_HLS/mean.cpp:50:13 is not supported.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: MEAN_HLS/mean.cpp:45:2
WARNING: [HLS 214-107] Unsupported for-loop initialization statement for dataflow: MEAN_HLS/mean.cpp:42:9
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: MEAN_HLS/mean.cpp:26:2
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 103.980 ; gain = 46.215
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 103.980 ; gain = 46.215
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:27 . Memory (MB): peak = 152.891 ; gain = 95.125
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:81) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:28 . Memory (MB): peak = 188.035 ; gain = 130.270
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (MEAN_HLS/mean.cpp:37) in function 'mean' for pipelining.
ERROR: [XFORM 203-313] Found conflicting loop unroll and dataflow directives, see 'mean' function MEAN_HLS/mean.cpp line 44
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: MEAN_HLS/mean.cpp:26:2
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 103.777 ; gain = 45.977
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 103.777 ; gain = 45.977
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 152.703 ; gain = 94.902
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:81) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:25 . Memory (MB): peak = 188.633 ; gain = 130.832
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (MEAN_HLS/mean.cpp:37) in function 'mean' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1' (MEAN_HLS/mean.cpp:42) in function 'mean' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (MEAN_HLS/mean.cpp:26) to a process function for dataflow in function 'mean'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (MEAN_HLS/mean.cpp:35) to a process function for dataflow in function 'mean'.
INFO: [XFORM 203-712] Applying dataflow to function 'mean', detected/extracted 2 process function(s): 
	 'Loop_1_proc32'
	 'Loop_2_proc33'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MEAN_HLS/mean.cpp:38:4) to (MEAN_HLS/mean.cpp:37:24) in function 'Loop_2_proc33'... converting 161 basic blocks.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i8' into 'Loop_2_proc33' (MEAN_HLS/mean.cpp:52) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:28 . Memory (MB): peak = 253.969 ; gain = 196.168
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (MEAN_HLS/mean.cpp:35:7) in function 'Loop_2_proc33'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (MEAN_HLS/mean.cpp:26:7) in function 'Loop_1_proc32'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:30 . Memory (MB): peak = 276.531 ; gain = 218.730
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 30.098 seconds; current allocated memory: 222.862 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.232 seconds; current allocated memory: 222.974 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_2_proc33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('img_buf_V_load_2', MEAN_HLS/mean.cpp:48) on array 'img_buf_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'img_buf_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 41, Depth = 427.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.024 seconds; current allocated memory: 232.261 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.676 seconds; current allocated memory: 239.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.244 seconds; current allocated memory: 240.354 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.86 seconds; current allocated memory: 240.748 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc32'.
INFO: [HLS 200-111]  Elapsed time: 1.163 seconds; current allocated memory: 241.597 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_2_proc33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mean_fadd_32ns_32ns_32_5_full_dsp_1' to 'mean_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_fdiv_32ns_32ns_32_16_1' to 'mean_fdiv_32ns_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_sitofp_32ns_32_6_1' to 'mean_sitofp_32ns_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mean_fadd_32ns_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_fdiv_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_sitofp_32ns_dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_2_proc33'.
INFO: [HLS 200-111]  Elapsed time: 1.897 seconds; current allocated memory: 253.567 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mean' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mean'.
INFO: [HLS 200-111]  Elapsed time: 7.045 seconds; current allocated memory: 256.189 MB.
INFO: [RTMG 210-278] Implementing memory 'mean_img_buf_V_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:41 ; elapsed = 00:01:10 . Memory (MB): peak = 339.402 ; gain = 281.602
INFO: [SYSC 207-301] Generating SystemC RTL for mean.
INFO: [VHDL 208-304] Generating VHDL RTL for mean.
INFO: [VLOG 209-307] Generating Verilog RTL for mean.
INFO: [HLS 200-112] Total elapsed time: 69.855 seconds; peak allocated memory: 256.189 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: MEAN_HLS/mean.cpp:26:2
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 103.969 ; gain = 46.824
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 103.969 ; gain = 46.824
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 153.098 ; gain = 95.953
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:81) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 186.754 ; gain = 129.609
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (MEAN_HLS/mean.cpp:37) in function 'mean' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1' (MEAN_HLS/mean.cpp:42) in function 'mean' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (MEAN_HLS/mean.cpp:26) to a process function for dataflow in function 'mean'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (MEAN_HLS/mean.cpp:35) to a process function for dataflow in function 'mean'.
INFO: [XFORM 203-712] Applying dataflow to function 'mean', detected/extracted 2 process function(s): 
	 'Loop_1_proc32'
	 'Loop_2_proc33'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MEAN_HLS/mean.cpp:38:4) to (MEAN_HLS/mean.cpp:37:24) in function 'Loop_2_proc33'... converting 161 basic blocks.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i8' into 'Loop_2_proc33' (MEAN_HLS/mean.cpp:52) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:22 . Memory (MB): peak = 254.324 ; gain = 197.180
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (MEAN_HLS/mean.cpp:35:7) in function 'Loop_2_proc33'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (MEAN_HLS/mean.cpp:26:7) in function 'Loop_1_proc32'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:24 . Memory (MB): peak = 275.570 ; gain = 218.426
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.903 seconds; current allocated memory: 222.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.173 seconds; current allocated memory: 222.979 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_2_proc33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('img_buf_V_load_2', MEAN_HLS/mean.cpp:48) on array 'img_buf_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'img_buf_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 41, Depth = 427.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.65 seconds; current allocated memory: 232.267 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.116 seconds; current allocated memory: 239.623 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.51 seconds; current allocated memory: 240.360 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.935 seconds; current allocated memory: 240.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc32'.
INFO: [HLS 200-111]  Elapsed time: 1.522 seconds; current allocated memory: 241.619 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_2_proc33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mean_fadd_32ns_32ns_32_5_full_dsp_1' to 'mean_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_fdiv_32ns_32ns_32_16_1' to 'mean_fdiv_32ns_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_sitofp_32ns_32_6_1' to 'mean_sitofp_32ns_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mean_fadd_32ns_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_fdiv_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_sitofp_32ns_dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_2_proc33'.
INFO: [HLS 200-111]  Elapsed time: 1.939 seconds; current allocated memory: 253.589 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mean' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mean'.
INFO: [HLS 200-111]  Elapsed time: 8.415 seconds; current allocated memory: 256.164 MB.
INFO: [RTMG 210-278] Implementing memory 'mean_img_buf_V_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:41 ; elapsed = 00:01:09 . Memory (MB): peak = 337.996 ; gain = 280.852
INFO: [SYSC 207-301] Generating SystemC RTL for mean.
INFO: [VHDL 208-304] Generating VHDL RTL for mean.
INFO: [VLOG 209-307] Generating Verilog RTL for mean.
INFO: [HLS 200-112] Total elapsed time: 69.27 seconds; peak allocated memory: 256.164 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: MEAN_HLS/mean.cpp:26:2
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 103.957 ; gain = 46.547
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 103.957 ; gain = 46.547
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:36 . Memory (MB): peak = 153.785 ; gain = 96.375
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:81) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:37 . Memory (MB): peak = 186.227 ; gain = 128.816
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (MEAN_HLS/mean.cpp:37) in function 'mean' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1' (MEAN_HLS/mean.cpp:42) in function 'mean' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (MEAN_HLS/mean.cpp:26) to a process function for dataflow in function 'mean'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (MEAN_HLS/mean.cpp:35) to a process function for dataflow in function 'mean'.
INFO: [XFORM 203-712] Applying dataflow to function 'mean', detected/extracted 2 process function(s): 
	 'Loop_1_proc32'
	 'Loop_2_proc33'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MEAN_HLS/mean.cpp:38:4) to (MEAN_HLS/mean.cpp:37:24) in function 'Loop_2_proc33'... converting 161 basic blocks.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i8' into 'Loop_2_proc33' (MEAN_HLS/mean.cpp:52) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:39 . Memory (MB): peak = 253.977 ; gain = 196.566
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (MEAN_HLS/mean.cpp:35:7) in function 'Loop_2_proc33'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (MEAN_HLS/mean.cpp:26:7) in function 'Loop_1_proc32'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:41 . Memory (MB): peak = 276.160 ; gain = 218.750
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 40.745 seconds; current allocated memory: 222.860 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 222.972 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_2_proc33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('img_buf_V_load_2', MEAN_HLS/mean.cpp:48) on array 'img_buf_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'img_buf_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 41, Depth = 427.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.157 seconds; current allocated memory: 232.259 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.299 seconds; current allocated memory: 239.615 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.423 seconds; current allocated memory: 240.352 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.648 seconds; current allocated memory: 240.743 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc32'.
INFO: [HLS 200-111]  Elapsed time: 0.931 seconds; current allocated memory: 241.592 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_2_proc33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mean_fadd_32ns_32ns_32_5_full_dsp_1' to 'mean_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_fdiv_32ns_32ns_32_16_1' to 'mean_fdiv_32ns_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_sitofp_32ns_32_6_1' to 'mean_sitofp_32ns_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mean_fadd_32ns_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_fdiv_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_sitofp_32ns_dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_2_proc33'.
INFO: [HLS 200-111]  Elapsed time: 1.433 seconds; current allocated memory: 253.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mean' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mean'.
INFO: [HLS 200-111]  Elapsed time: 5.937 seconds; current allocated memory: 256.187 MB.
INFO: [RTMG 210-278] Implementing memory 'mean_img_buf_V_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:31 ; elapsed = 00:01:11 . Memory (MB): peak = 338.539 ; gain = 281.129
INFO: [SYSC 207-301] Generating SystemC RTL for mean.
INFO: [VHDL 208-304] Generating VHDL RTL for mean.
INFO: [VLOG 209-307] Generating Verilog RTL for mean.
INFO: [HLS 200-112] Total elapsed time: 71.23 seconds; peak allocated memory: 256.187 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: MEAN_HLS/mean.cpp:26:2
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 104.004 ; gain = 46.586
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 104.004 ; gain = 46.586
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 152.773 ; gain = 95.355
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:81) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:52 . Memory (MB): peak = 188.219 ; gain = 130.801
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (MEAN_HLS/mean.cpp:37) in function 'mean' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1' (MEAN_HLS/mean.cpp:42) in function 'mean' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (MEAN_HLS/mean.cpp:26) to a process function for dataflow in function 'mean'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (MEAN_HLS/mean.cpp:35) to a process function for dataflow in function 'mean'.
INFO: [XFORM 203-712] Applying dataflow to function 'mean', detected/extracted 2 process function(s): 
	 'Loop_1_proc32'
	 'Loop_2_proc33'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MEAN_HLS/mean.cpp:38:4) to (MEAN_HLS/mean.cpp:37:24) in function 'Loop_2_proc33'... converting 161 basic blocks.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i8' into 'Loop_2_proc33' (MEAN_HLS/mean.cpp:52) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:01:03 . Memory (MB): peak = 254.461 ; gain = 197.043
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (MEAN_HLS/mean.cpp:35:7) in function 'Loop_2_proc33'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (MEAN_HLS/mean.cpp:26:7) in function 'Loop_1_proc32'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:01:05 . Memory (MB): peak = 276.324 ; gain = 218.906
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 66.174 seconds; current allocated memory: 222.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.063 seconds; current allocated memory: 222.979 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_2_proc33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('img_buf_V_load_4', MEAN_HLS/mean.cpp:48) on array 'img_buf_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'img_buf_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 41, Depth = 427.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.713 seconds; current allocated memory: 232.235 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7.287 seconds; current allocated memory: 239.607 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.157 seconds; current allocated memory: 240.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.891 seconds; current allocated memory: 240.769 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc32'.
INFO: [HLS 200-111]  Elapsed time: 1.259 seconds; current allocated memory: 241.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_2_proc33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mean_fadd_32ns_32ns_32_5_full_dsp_1' to 'mean_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_fdiv_32ns_32ns_32_16_1' to 'mean_fdiv_32ns_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_sitofp_32ns_32_6_1' to 'mean_sitofp_32ns_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mean_fadd_32ns_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_fdiv_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_sitofp_32ns_dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_2_proc33'.
INFO: [HLS 200-111]  Elapsed time: 1.493 seconds; current allocated memory: 253.614 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mean' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mean'.
INFO: [HLS 200-111]  Elapsed time: 7.842 seconds; current allocated memory: 256.276 MB.
INFO: [RTMG 210-278] Implementing memory 'mean_img_buf_V_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:50 ; elapsed = 00:02:11 . Memory (MB): peak = 337.641 ; gain = 280.223
INFO: [SYSC 207-301] Generating SystemC RTL for mean.
INFO: [VHDL 208-304] Generating VHDL RTL for mean.
INFO: [VLOG 209-307] Generating Verilog RTL for mean.
INFO: [HLS 200-112] Total elapsed time: 131.217 seconds; peak allocated memory: 256.276 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: MEAN_HLS/mean.cpp:26:2
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 103.715 ; gain = 46.512
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:42 . Memory (MB): peak = 103.715 ; gain = 46.512
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:45 . Memory (MB): peak = 152.945 ; gain = 95.742
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:81) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:46 . Memory (MB): peak = 186.789 ; gain = 129.586
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (MEAN_HLS/mean.cpp:37) in function 'mean' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1' (MEAN_HLS/mean.cpp:42) in function 'mean' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (MEAN_HLS/mean.cpp:26) to a process function for dataflow in function 'mean'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (MEAN_HLS/mean.cpp:35) to a process function for dataflow in function 'mean'.
INFO: [XFORM 203-712] Applying dataflow to function 'mean', detected/extracted 2 process function(s): 
	 'Loop_1_proc32'
	 'Loop_2_proc33'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MEAN_HLS/mean.cpp:38:4) to (MEAN_HLS/mean.cpp:37:24) in function 'Loop_2_proc33'... converting 161 basic blocks.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i8' into 'Loop_2_proc33' (MEAN_HLS/mean.cpp:52) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:49 . Memory (MB): peak = 253.754 ; gain = 196.551
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (MEAN_HLS/mean.cpp:35:7) in function 'Loop_2_proc33'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (MEAN_HLS/mean.cpp:26:7) in function 'Loop_1_proc32'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:50 . Memory (MB): peak = 275.480 ; gain = 218.277
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 50.184 seconds; current allocated memory: 222.862 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 222.974 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_2_proc33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('img_buf_V_load_2', MEAN_HLS/mean.cpp:48) on array 'img_buf_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'img_buf_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 41, Depth = 427.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.694 seconds; current allocated memory: 232.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.379 seconds; current allocated memory: 239.614 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.518 seconds; current allocated memory: 240.351 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.667 seconds; current allocated memory: 240.745 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc32'.
INFO: [HLS 200-111]  Elapsed time: 0.907 seconds; current allocated memory: 241.595 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_2_proc33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mean_fadd_32ns_32ns_32_5_full_dsp_1' to 'mean_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_fdiv_32ns_32ns_32_16_1' to 'mean_fdiv_32ns_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_sitofp_32ns_32_6_1' to 'mean_sitofp_32ns_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mean_fadd_32ns_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_fdiv_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_sitofp_32ns_dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_2_proc33'.
INFO: [HLS 200-111]  Elapsed time: 1.45 seconds; current allocated memory: 253.564 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mean' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mean'.
INFO: [HLS 200-111]  Elapsed time: 6.147 seconds; current allocated memory: 256.189 MB.
INFO: [RTMG 210-278] Implementing memory 'mean_img_buf_V_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:33 ; elapsed = 00:01:23 . Memory (MB): peak = 338.301 ; gain = 281.098
INFO: [SYSC 207-301] Generating SystemC RTL for mean.
INFO: [VHDL 208-304] Generating VHDL RTL for mean.
INFO: [VLOG 209-307] Generating Verilog RTL for mean.
INFO: [HLS 200-112] Total elapsed time: 83.577 seconds; peak allocated memory: 256.189 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 250ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: MEAN_HLS/mean.cpp:26:2
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 104.203 ; gain = 46.281
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 104.203 ; gain = 46.281
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 152.910 ; gain = 94.988
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:81) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 187.793 ; gain = 129.871
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (MEAN_HLS/mean.cpp:37) in function 'mean' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1' (MEAN_HLS/mean.cpp:42) in function 'mean' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (MEAN_HLS/mean.cpp:26) to a process function for dataflow in function 'mean'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (MEAN_HLS/mean.cpp:35) to a process function for dataflow in function 'mean'.
INFO: [XFORM 203-712] Applying dataflow to function 'mean', detected/extracted 2 process function(s): 
	 'Loop_1_proc32'
	 'Loop_2_proc33'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MEAN_HLS/mean.cpp:38:4) to (MEAN_HLS/mean.cpp:37:24) in function 'Loop_2_proc33'... converting 161 basic blocks.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i8' into 'Loop_2_proc33' (MEAN_HLS/mean.cpp:52) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 253.535 ; gain = 195.613
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (MEAN_HLS/mean.cpp:35:7) in function 'Loop_2_proc33'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (MEAN_HLS/mean.cpp:26:7) in function 'Loop_1_proc32'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:23 . Memory (MB): peak = 275.922 ; gain = 218.000
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.117 seconds; current allocated memory: 222.784 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.145 seconds; current allocated memory: 222.896 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_2_proc33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('img_buf_V_load_2', MEAN_HLS/mean.cpp:48) on array 'img_buf_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'img_buf_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 41, Depth = 63.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.96 seconds; current allocated memory: 229.674 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.52 seconds; current allocated memory: 233.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.505 seconds; current allocated memory: 233.828 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.538 seconds; current allocated memory: 234.221 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc32'.
INFO: [HLS 200-111]  Elapsed time: 0.747 seconds; current allocated memory: 235.087 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_2_proc33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mean_fadd_32ns_32ns_32_1_full_dsp_1' to 'mean_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_fdiv_32ns_32ns_32_1_1' to 'mean_fdiv_32ns_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_sitofp_32ns_32_1_1' to 'mean_sitofp_32ns_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mean_fadd_32ns_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_fdiv_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_sitofp_32ns_dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_2_proc33'.
INFO: [HLS 200-111]  Elapsed time: 0.789 seconds; current allocated memory: 241.534 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mean' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mean'.
INFO: [HLS 200-111]  Elapsed time: 4.124 seconds; current allocated memory: 244.223 MB.
INFO: [RTMG 210-278] Implementing memory 'mean_img_buf_V_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:23 ; elapsed = 00:00:45 . Memory (MB): peak = 320.477 ; gain = 262.555
INFO: [SYSC 207-301] Generating SystemC RTL for mean.
INFO: [VHDL 208-304] Generating VHDL RTL for mean.
INFO: [VLOG 209-307] Generating Verilog RTL for mean.
INFO: [HLS 200-112] Total elapsed time: 45.33 seconds; peak allocated memory: 244.223 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 250ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 250ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: MEAN_HLS/mean.cpp:26:2
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 104.262 ; gain = 46.234
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 104.262 ; gain = 46.234
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 153.125 ; gain = 95.098
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:81) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:34 . Memory (MB): peak = 186.422 ; gain = 128.395
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (MEAN_HLS/mean.cpp:37) in function 'mean' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1' (MEAN_HLS/mean.cpp:42) in function 'mean' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (MEAN_HLS/mean.cpp:26) to a process function for dataflow in function 'mean'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (MEAN_HLS/mean.cpp:35) to a process function for dataflow in function 'mean'.
INFO: [XFORM 203-712] Applying dataflow to function 'mean', detected/extracted 2 process function(s): 
	 'Loop_1_proc32'
	 'Loop_2_proc33'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MEAN_HLS/mean.cpp:38:4) to (MEAN_HLS/mean.cpp:37:24) in function 'Loop_2_proc33'... converting 161 basic blocks.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i8' into 'Loop_2_proc33' (MEAN_HLS/mean.cpp:52) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:36 . Memory (MB): peak = 254.559 ; gain = 196.531
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (MEAN_HLS/mean.cpp:35:7) in function 'Loop_2_proc33'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (MEAN_HLS/mean.cpp:26:7) in function 'Loop_1_proc32'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:37 . Memory (MB): peak = 275.969 ; gain = 217.941
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 37.344 seconds; current allocated memory: 222.830 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 222.942 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_2_proc33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('img_buf_V_load_2', MEAN_HLS/mean.cpp:48) on array 'img_buf_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'img_buf_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 41, Depth = 63.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.161 seconds; current allocated memory: 229.689 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.814 seconds; current allocated memory: 233.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.506 seconds; current allocated memory: 233.874 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.549 seconds; current allocated memory: 234.268 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc32'.
INFO: [HLS 200-111]  Elapsed time: 0.804 seconds; current allocated memory: 235.149 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_2_proc33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mean_fadd_32ns_32ns_32_1_full_dsp_1' to 'mean_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_fdiv_32ns_32ns_32_1_1' to 'mean_fdiv_32ns_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_sitofp_32ns_32_1_1' to 'mean_sitofp_32ns_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mean_fadd_32ns_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_fdiv_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_sitofp_32ns_dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_2_proc33'.
INFO: [HLS 200-111]  Elapsed time: 0.883 seconds; current allocated memory: 241.611 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mean' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mean'.
INFO: [HLS 200-111]  Elapsed time: 4.134 seconds; current allocated memory: 244.254 MB.
INFO: [RTMG 210-278] Implementing memory 'mean_img_buf_V_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:23 ; elapsed = 00:01:00 . Memory (MB): peak = 319.543 ; gain = 261.516
INFO: [SYSC 207-301] Generating SystemC RTL for mean.
INFO: [VHDL 208-304] Generating VHDL RTL for mean.
INFO: [VLOG 209-307] Generating Verilog RTL for mean.
INFO: [HLS 200-112] Total elapsed time: 60.031 seconds; peak allocated memory: 244.254 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: MEAN_HLS/mean.cpp:26:2
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.922 ; gain = 46.289
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.922 ; gain = 46.289
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 153.234 ; gain = 95.602
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:81) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 188.430 ; gain = 130.797
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (MEAN_HLS/mean.cpp:37) in function 'mean' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1' (MEAN_HLS/mean.cpp:42) in function 'mean' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (MEAN_HLS/mean.cpp:26) to a process function for dataflow in function 'mean'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (MEAN_HLS/mean.cpp:35) to a process function for dataflow in function 'mean'.
INFO: [XFORM 203-712] Applying dataflow to function 'mean', detected/extracted 2 process function(s): 
	 'Loop_1_proc32'
	 'Loop_2_proc33'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MEAN_HLS/mean.cpp:38:4) to (MEAN_HLS/mean.cpp:37:24) in function 'Loop_2_proc33'... converting 161 basic blocks.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i8' into 'Loop_2_proc33' (MEAN_HLS/mean.cpp:52) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 253.895 ; gain = 196.262
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (MEAN_HLS/mean.cpp:35:7) in function 'Loop_2_proc33'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (MEAN_HLS/mean.cpp:26:7) in function 'Loop_1_proc32'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:22 . Memory (MB): peak = 275.668 ; gain = 218.035
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'icmp' operation ('exitcond3_i6') to 'add' operation ('j') (combination delay: 4.1885 ns) to honor II or Latency constraint in region 'Loop 1'.
WARNING: [SCHED 204-21] Estimated clock period (4.1885ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', MEAN_HLS/mean.cpp:28) (0 ns)
	'icmp' operation ('exitcond3_i6', MEAN_HLS/mean.cpp:28) (1.77 ns)
	'select' operation ('j_i_mid2', MEAN_HLS/mean.cpp:28) (0.687 ns)
	'add' operation ('j', MEAN_HLS/mean.cpp:28) (1.73 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.826 seconds; current allocated memory: 222.791 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 222.907 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_2_proc33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (6.34ns) of 'sitofp' operation ('tmp_14', MEAN_HLS/mean.cpp:48) exceeds the target cycle time (target cycle time: 4ns, clock uncertainty: 0.5ns, effective cycle time: 3.5ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('img_buf_V_load_2', MEAN_HLS/mean.cpp:48) on array 'img_buf_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'img_buf_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 41, Depth = 932.
WARNING: [SCHED 204-21] Estimated clock period (6.338ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'sitofp' operation ('tmp_17_4', MEAN_HLS/mean.cpp:48) (6.34 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.26 seconds; current allocated memory: 235.005 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.459 seconds; current allocated memory: 247.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.652 seconds; current allocated memory: 248.612 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.591 seconds; current allocated memory: 248.985 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc32'.
INFO: [HLS 200-111]  Elapsed time: 0.811 seconds; current allocated memory: 249.892 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_2_proc33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mean_fadd_32ns_32ns_32_10_full_dsp_1' to 'mean_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_fdiv_32ns_32ns_32_30_1' to 'mean_fdiv_32ns_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_sitofp_32ns_32_8_1' to 'mean_sitofp_32ns_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_shl_55ns_32ns_55_6_1' to 'mean_shl_55ns_32neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_lshr_25ns_25s_25_2_1' to 'mean_lshr_25ns_25fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mean_fadd_32ns_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_fdiv_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_lshr_25ns_25fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_shl_55ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_sitofp_32ns_dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_2_proc33'.
INFO: [HLS 200-111]  Elapsed time: 1.887 seconds; current allocated memory: 266.735 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mean' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mean'.
INFO: [HLS 200-111]  Elapsed time: 6.224 seconds; current allocated memory: 269.313 MB.
INFO: [RTMG 210-286] Generating pipelined shifter : 'mean_shl_55ns_32neOg'
INFO: [RTMG 210-286] Generating pipelined shifter : 'mean_lshr_25ns_25fYi'
INFO: [RTMG 210-278] Implementing memory 'mean_img_buf_V_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:32 ; elapsed = 00:00:55 . Memory (MB): peak = 355.656 ; gain = 298.023
INFO: [SYSC 207-301] Generating SystemC RTL for mean.
INFO: [VHDL 208-304] Generating VHDL RTL for mean.
INFO: [VLOG 209-307] Generating Verilog RTL for mean.
INFO: [HLS 200-112] Total elapsed time: 55.467 seconds; peak allocated memory: 269.313 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: MEAN_HLS/mean.cpp:26:2
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 104.141 ; gain = 46.496
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 104.141 ; gain = 46.496
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 152.996 ; gain = 95.352
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:81) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:27 . Memory (MB): peak = 186.305 ; gain = 128.660
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (MEAN_HLS/mean.cpp:38) in function 'mean' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1' (MEAN_HLS/mean.cpp:42) in function 'mean' completely.
ERROR: [XFORM 203-103] Array 'img_buf.V' (MEAN_HLS/mean.cpp:23): partitioned elements number (262144) has exeeded the threshold (1024), which may cause long run-time.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: MEAN_HLS/mean.cpp:26:2
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 104.035 ; gain = 46.520
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 104.035 ; gain = 46.520
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 153.082 ; gain = 95.566
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:81) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 186.813 ; gain = 129.297
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (MEAN_HLS/mean.cpp:38) in function 'mean' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1' (MEAN_HLS/mean.cpp:42) in function 'mean' completely.
INFO: [XFORM 203-101] Partitioning array 'img_buf.V' (MEAN_HLS/mean.cpp:23) in dimension 1 with a block factor 32.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (MEAN_HLS/mean.cpp:26) to a process function for dataflow in function 'mean'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (MEAN_HLS/mean.cpp:36) to a process function for dataflow in function 'mean'.
WARNING: [XFORM 203-713] All the elements of global array 'img_buf[0].V'  should be updated in process function 'Loop_1_proc32', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'img_buf[1].V'  should be updated in process function 'Loop_1_proc32', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'img_buf[2].V'  should be updated in process function 'Loop_1_proc32', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'img_buf[3].V'  should be updated in process function 'Loop_1_proc32', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'img_buf[4].V'  should be updated in process function 'Loop_1_proc32', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'img_buf[5].V'  should be updated in process function 'Loop_1_proc32', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'img_buf[6].V'  should be updated in process function 'Loop_1_proc32', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'img_buf[7].V'  should be updated in process function 'Loop_1_proc32', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'img_buf[8].V'  should be updated in process function 'Loop_1_proc32', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'img_buf[9].V'  should be updated in process function 'Loop_1_proc32', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'img_buf[10].V'  should be updated in process function 'Loop_1_proc32', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'img_buf[11].V'  should be updated in process function 'Loop_1_proc32', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'img_buf[12].V'  should be updated in process function 'Loop_1_proc32', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'img_buf[13].V'  should be updated in process function 'Loop_1_proc32', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'img_buf[14].V'  should be updated in process function 'Loop_1_proc32', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'img_buf[15].V'  should be updated in process function 'Loop_1_proc32', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'img_buf[16].V'  should be updated in process function 'Loop_1_proc32', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'img_buf[17].V'  should be updated in process function 'Loop_1_proc32', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'img_buf[18].V'  should be updated in process function 'Loop_1_proc32', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'img_buf[19].V'  should be updated in process function 'Loop_1_proc32', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'img_buf[20].V'  should be updated in process function 'Loop_1_proc32', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'img_buf[21].V'  should be updated in process function 'Loop_1_proc32', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'img_buf[22].V'  should be updated in process function 'Loop_1_proc32', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'img_buf[23].V'  should be updated in process function 'Loop_1_proc32', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'img_buf[24].V'  should be updated in process function 'Loop_1_proc32', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'img_buf[25].V'  should be updated in process function 'Loop_1_proc32', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'img_buf[26].V'  should be updated in process function 'Loop_1_proc32', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'img_buf[27].V'  should be updated in process function 'Loop_1_proc32', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'img_buf[28].V'  should be updated in process function 'Loop_1_proc32', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'img_buf[29].V'  should be updated in process function 'Loop_1_proc32', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'img_buf[30].V'  should be updated in process function 'Loop_1_proc32', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'img_buf[31].V'  should be updated in process function 'Loop_1_proc32', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'mean', detected/extracted 2 process function(s): 
	 'Loop_1_proc32'
	 'Loop_2_proc33'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MEAN_HLS/mean.cpp:39:4) to (MEAN_HLS/mean.cpp:38:28) in function 'Loop_2_proc33'... converting 161 basic blocks.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i8' into 'Loop_2_proc33' (MEAN_HLS/mean.cpp:52) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:28 . Memory (MB): peak = 257.195 ; gain = 199.680
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (MEAN_HLS/mean.cpp:36:16) in function 'Loop_2_proc33'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (MEAN_HLS/mean.cpp:26:16) in function 'Loop_1_proc32'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:39 . Memory (MB): peak = 315.148 ; gain = 257.633
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'icmp' operation ('exitcond3_i') to 'add' operation ('j') (combination delay: 4.1885 ns) to honor II or Latency constraint in region 'Loop 1'.
WARNING: [SCHED 204-21] Estimated clock period (4.1885ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', MEAN_HLS/mean.cpp:28) (0 ns)
	'icmp' operation ('exitcond3_i', MEAN_HLS/mean.cpp:28) (1.77 ns)
	'select' operation ('j_i_mid2', MEAN_HLS/mean.c==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: MEAN_HLS/mean.cpp:26:2
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 104.141 ; gain = 47.059
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 104.141 ; gain = 47.059
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 152.707 ; gain = 95.625
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:81) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 186.219 ; gain = 129.137
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (MEAN_HLS/mean.cpp:38) in function 'mean' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1' (MEAN_HLS/mean.cpp:42) in function 'mean' completely.
INFO: [XFORM 203-131] Reshaping array 'img_buf.V' (MEAN_HLS/mean.cpp:23) in dimension 1 with a block factor of 2.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlin==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: MEAN_HLS/mean.cpp:24:2
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 104.164 ; gain = 46.184
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 104.164 ; gain = 46.184
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 153.180 ; gain = 95.199
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:81) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 186.750 ; gain = 128.770
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (MEAN_HLS/mean.cpp:24) to a process function for dataflow in function 'mean'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (MEAN_HLS/mean.cpp:34) to a process function for dataflow in function 'mean'.
INFO: [XFORM 203-712] Applying dataflow to function 'mean', detected/extracted 2 process function(s): 
	 'Loop_1_proc31'
	 'Loop_2_proc32'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MEAN_HLS/mean.cpp:40:5) to (MEAN_HLS/mean.cpp:39:31) in function 'Loop_2_proc32'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i8' into 'Loop_2_proc32' (MEAN_HLS/mean.cpp:50) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'Loop_2_proc32' (MEAN_HLS/mean.cpp:34:31)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 249.094 ; gain = 191.113
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (MEAN_HLS/mean.cpp:36:17) in function 'Loop_2_proc32'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (MEAN_HLS/mean.cpp:34:16) in function 'Loop_2_proc32'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (MEAN_HLS/mean.cpp:24:16) in function 'Loop_1_proc31'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 269.066 ; gain = 211.086
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'icmp' operation ('exitcond3_i6') to 'add' operation ('j') (combination delay: 4.1885 ns) to honor II or Latency constraint in region 'Loop 1'.
WARNING: [SCHED 204-21] Estimated clock period (4.1885ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', MEAN_HLS/mean.cpp:26) (0 ns)
	'icmp' operation ('exitcond3_i6', MEAN_HLS/mean.cpp:26) (1.77 ns)
	'select' operation ('j_i_mid2', MEAN_HLS/mean.cpp:26) (0.687 ns)
	'add' operation ('j', MEAN_HLS/mean.cpp:26) (1.73 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.824 seconds; current allocated memory: 217.593 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.174 seconds; current allocated memory: 217.709 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_2_proc32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (6.34ns) of 'sitofp' operation ('tmp_15', MEAN_HLS/mean.cpp:46) exceeds the target cycle time (target cycle time: 4ns, clock uncertainty: 0.5ns, effective cycle time: 3.5ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'select' operation ('sum', MEAN_HLS/mean.cpp:44) and 'select' operation ('sum_mid2', MEAN_HLS/mean.cpp:39).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'select' operation ('sum', MEAN_HLS/mean.cpp:44) and 'select' operation ('sum_mid2', MEAN_HLS/mean.cpp:39).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'select' operation ('sum', MEAN_HLS/mean.cpp:44) and 'select' operation ('sum_mid2', MEAN_HLS/mean.cpp:39).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'select' operation ('sum', MEAN_HLS/mean.cpp:44) and 'select' operation ('sum_mid2', MEAN_HLS/mean.cpp:39).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 0)
   between 'select' operation ('sum', MEAN_HLS/mean.cpp:44) and 'select' operation ('sum_mid2', MEAN_HLS/mean.cpp:39).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 0)
   between 'select' operation ('sum', MEAN_HLS/mean.cpp:44) and 'select' operation ('sum_mid2', MEAN_HLS/mean.cpp:39).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 74.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum') to 'select' operation ('sum') (combination delay: 4.054 ns) to honor II or Latency constraint in region 'Loop 1'.
WARNING: [SCHED 204-21] Estimated clock period (8.108ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'fadd' operation ('num', MEAN_HLS/mean.cpp:47) (3.36 ns)
	'select' operation ('num', MEAN_HLS/mean.cpp:44) (0.698 ns)
	'phi' operation ('num') with incoming values : ('num', MEAN_HLS/mean.cpp:44) (0 ns)
	'select' operation ('num_mid2', MEAN_HLS/mean.cpp:39) (0.698 ns)
	'fadd' operation ('num', MEAN_HLS/mean.cpp:47) (3.36 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.2 seconds; current allocated memory: 218.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.462 seconds; current allocated memory: 219.518 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.348 seconds; current allocated memory: 219.707 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.279 seconds; current allocated memory: 219.808 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc31'.
INFO: [HLS 200-111]  Elapsed time: 0.273 seconds; current allocated memory: 220.235 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_2_proc32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mean_fadd_32ns_32ns_32_10_full_dsp_1' to 'mean_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_fdiv_32ns_32ns_32_30_1' to 'mean_fdiv_32ns_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_sitofp_32ns_32_8_1' to 'mean_sitofp_32ns_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_urem_7ns_5ns_7_11_1' to 'mean_urem_7ns_5nseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_shl_55ns_32ns_55_6_1' to 'mean_shl_55ns_32nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_lshr_25ns_25s_25_2_1' to 'mean_lshr_25ns_25g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mean_fadd_32ns_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_fdiv_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_lshr_25ns_25g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_shl_55ns_32nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_sitofp_32ns_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_urem_7ns_5nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_2_proc32'.
INFO: [HLS 200-111]  Elapsed time: 0.525 seconds; current allocated memory: 221.886 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mean' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mean'.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 222.365 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'mean_urem_7ns_5nseOg_div'
INFO: [RTMG 210-286] Generating pipelined shifter : 'mean_shl_55ns_32nfYi'
INFO: [RTMG 210-286] Generating pipelined shifter : 'mean_lshr_25ns_25g8j'
INFO: [RTMG 210-278] Implementing memory 'mean_img_buf_V_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:28 . Memory (MB): peak = 282.738 ; gain = 224.758
INFO: [SYSC 207-301] Generating SystemC RTL for mean.
INFO: [VHDL 208-304] Generating VHDL RTL for mean.
INFO: [VLOG 209-307] Generating Verilog RTL for mean.
INFO: [HLS 200-112] Total elapsed time: 27.876 seconds; peak allocated memory: 222.365 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: MEAN_HLS/mean.cpp:24:2
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 104.641 ; gain = 46.977
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 104.641 ; gain = 46.977
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 153.746 ; gain = 96.082
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:81) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 188.305 ; gain = 130.641
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (MEAN_HLS/mean.cpp:36) in function 'mean' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1' (MEAN_HLS/mean.cpp:40) in function 'mean' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (MEAN_HLS/mean.cpp:24) to a process function for dataflow in function 'mean'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (MEAN_HLS/mean.cpp:34) to a process function for dataflow in function 'mean'.
INFO: [XFORM 203-712] Applying dataflow to function 'mean', detected/extracted 2 process function(s): 
	 'Loop_1_proc32'
	 'Loop_2_proc33'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MEAN_HLS/mean.cpp:37:4) to (MEAN_HLS/mean.cpp:36:28) in function 'Loop_2_proc33'... converting 161 basic blocks.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i8' into 'Loop_2_proc33' (MEAN_HLS/mean.cpp:50) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 254.250 ; gain = 196.586
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (MEAN_HLS/mean.cpp:34:16) in function 'Loop_2_proc33'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (MEAN_HLS/mean.cpp:24:16) in function 'Loop_1_proc32'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 275.574 ; gain = 217.910
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'icmp' operation ('exitcond3_i6') to 'add' operation ('j') (combination delay: 4.1885 ns) to honor II or Latency constraint in region 'Loop 1'.
WARNING: [SCHED 204-21] Estimated clock period (4.1885ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', MEAN_HLS/mean.cpp:26) (0 ns)
	'icmp' operation ('exitcond3_i6', MEAN_HLS/mean.cpp:26) (1.77 ns)
	'select' operation ('j_i_mid2', MEAN_HLS/mean.cpp:26) (0.687 ns)
	'add' operation ('j', MEAN_HLS/mean.cpp:26) (1.73 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.93 seconds; current allocated memory: 222.278 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.149 seconds; current allocated memory: 222.394 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_2_proc33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (6.34ns) of 'sitofp' operation ('tmp_13', MEAN_HLS/mean.cpp:46) exceeds the target cycle time (target cycle time: 4ns, clock uncertainty: 0.5ns, effective cycle time: 3.5ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('img_buf_V_load_2', MEAN_HLS/mean.cpp:46) on array 'img_buf_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'img_buf_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 41, Depth = 932.
WARNING: [SCHED 204-21] Estimated clock period (6.338ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'sitofp' operation ('tmp_16_4', MEAN_HLS/mean.cpp:46) (6.34 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.192 seconds; current allocated memory: 235.017 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7.464 seconds; current allocated memory: 249.124 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.114 seconds; current allocated memory: 249.914 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.492 seconds; current allocated memory: 250.218 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc32'.
INFO: [HLS 200-111]  Elapsed time: 0.679 seconds; current allocated memory: 251.006 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_2_proc33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mean_fadd_32ns_32ns_32_10_full_dsp_1' to 'mean_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_fdiv_32ns_32ns_32_30_1' to 'mean_fdiv_32ns_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_sitofp_32ns_32_8_1' to 'mean_sitofp_32ns_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_shl_55ns_32ns_55_6_1' to 'mean_shl_55ns_32neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_lshr_25ns_25s_25_2_1' to 'mean_lshr_25ns_25fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mean_fadd_32ns_32bkb': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_fdiv_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_lshr_25ns_25fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_shl_55ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_sitofp_32ns_dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_2_proc33'.
INFO: [HLS 200-111]  Elapsed time: 2.228 seconds; current allocated memory: 270.376 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mean' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mean'.
INFO: [HLS 200-111]  Elapsed time: 6.37 seconds; current allocated memory: 272.524 MB.
INFO: [RTMG 210-286] Generating pipelined shifter : 'mean_shl_55ns_32neOg'
INFO: [RTMG 210-286] Generating pipelined shifter : 'mean_lshr_25ns_25fYi'
INFO: [RTMG 210-278] Implementing memory 'mean_img_buf_V_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:35 ; elapsed = 00:00:57 . Memory (MB): peak = 360.375 ; gain = 302.711
INFO: [SYSC 207-301] Generating SystemC RTL for mean.
INFO: [VHDL 208-304] Generating VHDL RTL for mean.
INFO: [VLOG 209-307] Generating Verilog RTL for mean.
INFO: [HLS 200-112] Total elapsed time: 57.665 seconds; peak allocated memory: 272.524 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: MEAN_HLS/mean.cpp:25:2
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 104.004 ; gain = 46.047
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 104.004 ; gain = 46.047
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 151.789 ; gain = 93.832
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:81) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 186.129 ; gain = 128.172
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (MEAN_HLS/mean.cpp:37) in function 'mean' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1' (MEAN_HLS/mean.cpp:42) in function 'mean' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (MEAN_HLS/mean.cpp:25) to a process function for dataflow in function 'mean'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (MEAN_HLS/mean.cpp:35) to a process function for dataflow in function 'mean'.
INFO: [XFORM 203-712] Applying dataflow to function 'mean', detected/extracted 2 process function(s): 
	 'Loop_1_proc32'
	 'Loop_2_proc33'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MEAN_HLS/mean.cpp:38:4) to (MEAN_HLS/mean.cpp:37:28) in function 'Loop_2_proc33'... converting 161 basic blocks.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i8' into 'Loop_2_proc33' (MEAN_HLS/mean.cpp:52) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 253.164 ; gain = 195.207
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (MEAN_HLS/mean.cpp:35:16) in function 'Loop_2_proc33'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (MEAN_HLS/mean.cpp:25:16) in function 'Loop_1_proc32'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:21 . Memory (MB): peak = 275.273 ; gain = 217.316
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'icmp' operation ('exitcond3_i6') to 'add' operation ('j') (combination delay: 4.1885 ns) to honor II or Latency constraint in region 'Loop 1'.
WARNING: [SCHED 204-21] Estimated clock period (4.1885ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', MEAN_HLS/mean.cpp:27) (0 ns)
	'icmp' operation ('exitcond3_i6', MEAN_HLS/mean.cpp:27) (1.77 ns)
	'select' operation ('j_i_mid2', MEAN_HLS/mean.cpp:27) (0.687 ns)
	'add' operation ('j', MEAN_HLS/mean.cpp:27) (1.73 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.39 seconds; current allocated memory: 222.278 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.153 seconds; current allocated memory: 222.394 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_2_proc33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (6.34ns) of 'sitofp' operation ('tmp_13', MEAN_HLS/mean.cpp:48) exceeds the target cycle time (target cycle time: 4ns, clock uncertainty: 0.5ns, effective cycle time: 3.5ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('img_buf_V_load_2', MEAN_HLS/mean.cpp:48) on array 'img_buf_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'img_buf_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 41, Depth = 932.
WARNING: [SCHED 204-21] Estimated clock period (6.338ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'sitofp' operation ('tmp_16_4', MEAN_HLS/mean.cpp:48) (6.34 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.858 seconds; current allocated memory: 235.017 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7.47 seconds; current allocated memory: 249.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.112 seconds; current allocated memory: 249.914 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.499 seconds; current allocated memory: 250.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc32'.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 251.006 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_2_proc33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mean_fadd_32ns_32ns_32_10_full_dsp_1' to 'mean_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_fdiv_32ns_32ns_32_30_1' to 'mean_fdiv_32ns_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_sitofp_32ns_32_8_1' to 'mean_sitofp_32ns_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_shl_55ns_32ns_55_6_1' to 'mean_shl_55ns_32neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_lshr_25ns_25s_25_2_1' to 'mean_lshr_25ns_25fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mean_fadd_32ns_32bkb': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_fdiv_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_lshr_25ns_25fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_shl_55ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_sitofp_32ns_dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_2_proc33'.
INFO: [HLS 200-111]  Elapsed time: 2.066 seconds; current allocated memory: 270.376 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mean' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mean'.
INFO: [HLS 200-111]  Elapsed time: 6.256 seconds; current allocated memory: 272.525 MB.
INFO: [RTMG 210-286] Generating pipelined shifter : 'mean_shl_55ns_32neOg'
INFO: [RTMG 210-286] Generating pipelined shifter : 'mean_lshr_25ns_25fYi'
INFO: [RTMG 210-278] Implementing memory 'mean_img_buf_V_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:36 ; elapsed = 00:00:57 . Memory (MB): peak = 360.070 ; gain = 302.113
INFO: [SYSC 207-301] Generating SystemC RTL for mean.
INFO: [VHDL 208-304] Generating VHDL RTL for mean.
INFO: [VLOG 209-307] Generating Verilog RTL for mean.
INFO: [HLS 200-112] Total elapsed time: 57.5 seconds; peak allocated memory: 272.525 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: MEAN_HLS/mean.cpp:26:2
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 104.066 ; gain = 46.043
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 104.066 ; gain = 46.043
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 152.883 ; gain = 94.859
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:81) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 188.266 ; gain = 130.242
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (MEAN_HLS/mean.cpp:26) to a process function for dataflow in function 'mean'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (MEAN_HLS/mean.cpp:36) to a process function for dataflow in function 'mean'.
INFO: [XFORM 203-712] Applying dataflow to function 'mean', detected/extracted 2 process function(s): 
	 'Loop_1_proc31'
	 'Loop_2_proc32'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MEAN_HLS/mean.cpp:43:5) to (MEAN_HLS/mean.cpp:42:27) in function 'Loop_2_proc32'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i8' into 'Loop_2_proc32' (MEAN_HLS/mean.cpp:53) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'Loop_2_proc32' (MEAN_HLS/mean.cpp:36:27)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 250.199 ; gain = 192.176
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (MEAN_HLS/mean.cpp:38:8) in function 'Loop_2_proc32'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (MEAN_HLS/mean.cpp:36:7) in function 'Loop_2_proc32'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (MEAN_HLS/mean.cpp:26:7) in function 'Loop_1_proc31'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 269.664 ; gain = 211.641
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'icmp' operation ('exitcond3_i6') to 'add' operation ('j') (combination delay: 4.1885 ns) to honor II or Latency constraint in region 'Loop 1'.
WARNING: [SCHED 204-21] Estimated clock period (4.1885ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', MEAN_HLS/mean.cpp:28) (0 ns)
	'icmp' operation ('exitcond3_i6', MEAN_HLS/mean.cpp:28) (1.77 ns)
	'select' operation ('j_i_mid2', MEAN_HLS/mean.cpp:28) (0.687 ns)
	'add' operation ('j', MEAN_HLS/mean.cpp:28) (1.73 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.673 seconds; current allocated memory: 217.614 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 217.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_2_proc32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (6.34ns) of 'sitofp' operation ('tmp_16', MEAN_HLS/mean.cpp:49) exceeds the target cycle time (target cycle time: 4ns, clock uncertainty: 0.5ns, effective cycle time: 3.5ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'select' operation ('sum', MEAN_HLS/mean.cpp:47) and 'select' operation ('sum_mid2', MEAN_HLS/mean.cpp:42).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'select' operation ('sum', MEAN_HLS/mean.cpp:47) and 'select' operation ('sum_mid2', MEAN_HLS/mean.cpp:42).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'select' operation ('sum', MEAN_HLS/mean.cpp:47) and 'select' operation ('sum_mid2', MEAN_HLS/mean.cpp:42).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'select' operation ('sum', MEAN_HLS/mean.cpp:47) and 'select' operation ('sum_mid2', MEAN_HLS/mean.cpp:42).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 0)
   between 'select' operation ('sum', MEAN_HLS/mean.cpp:47) and 'select' operation ('sum_mid2', MEAN_HLS/mean.cpp:42).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 0)
   between 'select' operation ('sum', MEAN_HLS/mean.cpp:47) and 'select' operation ('sum_mid2', MEAN_HLS/mean.cpp:42).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 74.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'select' operation ('sum_mid2') to 'fadd' operation ('sum') (combination delay: 4.054 ns) to honor II or Latency constraint in region 'Loop 1'.
WARNING: [SCHED 204-21] Estimated clock period (8.108ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'fadd' operation ('sum', MEAN_HLS/mean.cpp:49) (3.36 ns)
	'select' operation ('sum', MEAN_HLS/mean.cpp:47) (0.698 ns)
	'phi' operation ('sum') with incoming values : ('sum', MEAN_HLS/mean.cpp:47) (0 ns)
	'select' operation ('sum_mid2', MEAN_HLS/mean.cpp:42) (0.698 ns)
	'fadd' operation ('sum', MEAN_HLS/mean.cpp:49) (3.36 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.777 seconds; current allocated memory: 218.806 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.414 seconds; current allocated memory: 219.592 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.356 seconds; current allocated memory: 219.729 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.209 seconds; current allocated memory: 219.830 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc31'.
INFO: [HLS 200-111]  Elapsed time: 0.254 seconds; current allocated memory: 220.272 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_2_proc32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mean_fadd_32ns_32ns_32_10_full_dsp_1' to 'mean_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_fdiv_32ns_32ns_32_30_1' to 'mean_fdiv_32ns_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_sitofp_32ns_32_8_1' to 'mean_sitofp_32ns_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_urem_7ns_5ns_7_11_1' to 'mean_urem_7ns_5nseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_shl_55ns_32ns_55_6_1' to 'mean_shl_55ns_32nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_lshr_25ns_25s_25_2_1' to 'mean_lshr_25ns_25g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mean_fadd_32ns_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_fdiv_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_lshr_25ns_25g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_shl_55ns_32nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_sitofp_32ns_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_urem_7ns_5nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_2_proc32'.
INFO: [HLS 200-111]  Elapsed time: 0.499 seconds; current allocated memory: 221.925 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mean' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mean'.
INFO: [HLS 200-111]  Elapsed time: 0.846 seconds; current allocated memory: 222.421 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'mean_urem_7ns_5nseOg_div'
INFO: [RTMG 210-286] Generating pipelined shifter : 'mean_shl_55ns_32nfYi'
INFO: [RTMG 210-286] Generating pipelined shifter : 'mean_lshr_25ns_25g8j'
INFO: [RTMG 210-278] Implementing memory 'mean_img_buf_V_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:27 . Memory (MB): peak = 283.031 ; gain = 225.008
INFO: [SYSC 207-301] Generating SystemC RTL for mean.
INFO: [VHDL 208-304] Generating VHDL RTL for mean.
INFO: [VLOG 209-307] Generating Verilog RTL for mean.
INFO: [HLS 200-112] Total elapsed time: 27.128 seconds; peak allocated memory: 222.421 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: MEAN_HLS/mean.cpp:26:2
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 103.965 ; gain = 46.023
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 103.965 ; gain = 46.023
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 153.004 ; gain = 95.063
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:81) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 187.883 ; gain = 129.941
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (MEAN_HLS/mean.cpp:26) to a process function for dataflow in function 'mean'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (MEAN_HLS/mean.cpp:36) to a process function for dataflow in function 'mean'.
INFO: [XFORM 203-712] Applying dataflow to function 'mean', detected/extracted 2 process function(s): 
	 'Loop_1_proc31'
	 'Loop_2_proc32'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MEAN_HLS/mean.cpp:43:5) to (MEAN_HLS/mean.cpp:42:27) in function 'Loop_2_proc32'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i8' into 'Loop_2_proc32' (MEAN_HLS/mean.cpp:53) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'Loop_2_proc32' (MEAN_HLS/mean.cpp:36:27)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 249.828 ; gain = 191.887
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (MEAN_HLS/mean.cpp:38:8) in function 'Loop_2_proc32'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (MEAN_HLS/mean.cpp:36:7) in function 'Loop_2_proc32'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (MEAN_HLS/mean.cpp:26:7) in function 'Loop_1_proc31'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 269.313 ; gain = 211.371
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'icmp' operation ('exitcond3_i6') to 'add' operation ('j') (combination delay: 4.1885 ns) to honor II or Latency constraint in region 'Loop 1'.
WARNING: [SCHED 204-21] Estimated clock period (4.1885ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', MEAN_HLS/mean.cpp:28) (0 ns)
	'icmp' operation ('exitcond3_i6', MEAN_HLS/mean.cpp:28) (1.77 ns)
	'select' operation ('j_i_mid2', MEAN_HLS/mean.cpp:28) (0.687 ns)
	'add' operation ('j', MEAN_HLS/mean.cpp:28) (1.73 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.26 seconds; current allocated memory: 217.614 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 217.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_2_proc32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (6.34ns) of 'sitofp' operation ('tmp_16', MEAN_HLS/mean.cpp:49) exceeds the target cycle time (target cycle time: 4ns, clock uncertainty: 0.5ns, effective cycle time: 3.5ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'select' operation ('sum', MEAN_HLS/mean.cpp:47) and 'select' operation ('sum_mid2', MEAN_HLS/mean.cpp:42).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'select' operation ('sum', MEAN_HLS/mean.cpp:47) and 'select' operation ('sum_mid2', MEAN_HLS/mean.cpp:42).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'select' operation ('sum', MEAN_HLS/mean.cpp:47) and 'select' operation ('sum_mid2', MEAN_HLS/mean.cpp:42).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'select' operation ('sum', MEAN_HLS/mean.cpp:47) and 'select' operation ('sum_mid2', MEAN_HLS/mean.cpp:42).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 0)
   between 'select' operation ('sum', MEAN_HLS/mean.cpp:47) and 'select' operation ('sum_mid2', MEAN_HLS/mean.cpp:42).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 0)
   between 'select' operation ('sum', MEAN_HLS/mean.cpp:47) and 'select' operation ('sum_mid2', MEAN_HLS/mean.cpp:42).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 74.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'select' operation ('sum_mid2') to 'fadd' operation ('sum') (combination delay: 4.054 ns) to honor II or Latency constraint in region 'Loop 1'.
WARNING: [SCHED 204-21] Estimated clock period (8.108ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'fadd' operation ('sum', MEAN_HLS/mean.cpp:49) (3.36 ns)
	'select' operation ('sum', MEAN_HLS/mean.cpp:47) (0.698 ns)
	'phi' operation ('sum') with incoming values : ('sum', MEAN_HLS/mean.cpp:47) (0 ns)
	'select' operation ('sum_mid2', MEAN_HLS/mean.cpp:42) (0.698 ns)
	'fadd' operation ('sum', MEAN_HLS/mean.cpp:49) (3.36 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.605 seconds; current allocated memory: 218.807 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.413 seconds; current allocated memory: 219.593 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.351 seconds; current allocated memory: 219.729 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.197 seconds; current allocated memory: 219.830 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc31'.
INFO: [HLS 200-111]  Elapsed time: 0.268 seconds; current allocated memory: 220.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_2_proc32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mean_fadd_32ns_32ns_32_10_full_dsp_1' to 'mean_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_fdiv_32ns_32ns_32_30_1' to 'mean_fdiv_32ns_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_sitofp_32ns_32_8_1' to 'mean_sitofp_32ns_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_urem_7ns_5ns_7_11_1' to 'mean_urem_7ns_5nseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_shl_55ns_32ns_55_6_1' to 'mean_shl_55ns_32nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_lshr_25ns_25s_25_2_1' to 'mean_lshr_25ns_25g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mean_fadd_32ns_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_fdiv_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_lshr_25ns_25g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_shl_55ns_32nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_sitofp_32ns_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_urem_7ns_5nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_2_proc32'.
INFO: [HLS 200-111]  Elapsed time: 0.522 seconds; current allocated memory: 221.925 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mean' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mean'.
INFO: [HLS 200-111]  Elapsed time: 0.811 seconds; current allocated memory: 222.421 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'mean_urem_7ns_5nseOg_div'
INFO: [RTMG 210-286] Generating pipelined shifter : 'mean_shl_55ns_32nfYi'
INFO: [RTMG 210-286] Generating pipelined shifter : 'mean_lshr_25ns_25g8j'
INFO: [RTMG 210-278] Implementing memory 'mean_img_buf_V_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:27 . Memory (MB): peak = 283.160 ; gain = 225.219
INFO: [SYSC 207-301] Generating SystemC RTL for mean.
INFO: [VHDL 208-304] Generating VHDL RTL for mean.
INFO: [VLOG 209-307] Generating Verilog RTL for mean.
INFO: [HLS 200-112] Total elapsed time: 27.31 seconds; peak allocated memory: 222.421 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: MEAN_HLS/mean.cpp:24:2
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 104.094 ; gain = 46.305
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 104.094 ; gain = 46.305
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 153.145 ; gain = 95.355
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:81) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 188.320 ; gain = 130.531
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (MEAN_HLS/mean.cpp:24) to a process function for dataflow in function 'mean'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (MEAN_HLS/mean.cpp:34) to a process function for dataflow in function 'mean'.
INFO: [XFORM 203-712] Applying dataflow to function 'mean', detected/extracted 2 process function(s): 
	 'Loop_1_proc31'
	 'Loop_2_proc32'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MEAN_HLS/mean.cpp:40:5) to (MEAN_HLS/mean.cpp:39:31) in function 'Loop_2_proc32'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i8' into 'Loop_2_proc32' (MEAN_HLS/mean.cpp:50) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'Loop_2_proc32' (MEAN_HLS/mean.cpp:34:31)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 250.207 ; gain = 192.418
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (MEAN_HLS/mean.cpp:36:17) in function 'Loop_2_proc32'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (MEAN_HLS/mean.cpp:34:16) in function 'Loop_2_proc32'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (MEAN_HLS/mean.cpp:24:16) in function 'Loop_1_proc31'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 269.379 ; gain = 211.590
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'icmp' operation ('exitcond3_i6') to 'add' operation ('j') (combination delay: 4.1885 ns) to honor II or Latency constraint in region 'Loop 1'.
WARNING: [SCHED 204-21] Estimated clock period (4.1885ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', MEAN_HLS/mean.cpp:26) (0 ns)
	'icmp' operation ('exitcond3_i6', MEAN_HLS/mean.cpp:26) (1.77 ns)
	'select' operation ('j_i_mid2', MEAN_HLS/mean.cpp:26) (0.687 ns)
	'add' operation ('j', MEAN_HLS/mean.cpp:26) (1.73 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.972 seconds; current allocated memory: 217.585 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 217.701 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_2_proc32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (6.34ns) of 'sitofp' operation ('tmp_15', MEAN_HLS/mean.cpp:46) exceeds the target cycle time (target cycle time: 4ns, clock uncertainty: 0.5ns, effective cycle time: 3.5ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'select' operation ('sum', MEAN_HLS/mean.cpp:44) and 'select' operation ('sum_mid2', MEAN_HLS/mean.cpp:39).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'select' operation ('sum', MEAN_HLS/mean.cpp:44) and 'select' operation ('sum_mid2', MEAN_HLS/mean.cpp:39).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'select' operation ('sum', MEAN_HLS/mean.cpp:44) and 'select' operation ('sum_mid2', MEAN_HLS/mean.cpp:39).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'select' operation ('sum', MEAN_HLS/mean.cpp:44) and 'select' operation ('sum_mid2', MEAN_HLS/mean.cpp:39).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 0)
   between 'select' operation ('sum', MEAN_HLS/mean.cpp:44) and 'select' operation ('sum_mid2', MEAN_HLS/mean.cpp:39).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 0)
   between 'select' operation ('sum', MEAN_HLS/mean.cpp:44) and 'select' operation ('sum_mid2', MEAN_HLS/mean.cpp:39).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 74.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum') to 'select' operation ('sum') (combination delay: 4.054 ns) to honor II or Latency constraint in region 'Loop 1'.
WARNING: [SCHED 204-21] Estimated clock period (8.108ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'fadd' operation ('num', MEAN_HLS/mean.cpp:47) (3.36 ns)
	'select' operation ('num', MEAN_HLS/mean.cpp:44) (0.698 ns)
	'phi' operation ('num') with incoming values : ('num', MEAN_HLS/mean.cpp:44) (0 ns)
	'select' operation ('num_mid2', MEAN_HLS/mean.cpp:39) (0.698 ns)
	'fadd' operation ('num', MEAN_HLS/mean.cpp:47) (3.36 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.866 seconds; current allocated memory: 218.777 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.416 seconds; current allocated memory: 219.510 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.347 seconds; current allocated memory: 219.699 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.194 seconds; current allocated memory: 219.800 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc31'.
INFO: [HLS 200-111]  Elapsed time: 0.246 seconds; current allocated memory: 220.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_2_proc32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mean_fadd_32ns_32ns_32_10_full_dsp_1' to 'mean_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_fdiv_32ns_32ns_32_30_1' to 'mean_fdiv_32ns_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_sitofp_32ns_32_8_1' to 'mean_sitofp_32ns_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_urem_7ns_5ns_7_11_1' to 'mean_urem_7ns_5nseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_shl_55ns_32ns_55_6_1' to 'mean_shl_55ns_32nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_lshr_25ns_25s_25_2_1' to 'mean_lshr_25ns_25g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mean_fadd_32ns_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_fdiv_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_lshr_25ns_25g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_shl_55ns_32nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_sitofp_32ns_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_urem_7ns_5nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_2_proc32'.
INFO: [HLS 200-111]  Elapsed time: 0.511 seconds; current allocated memory: 221.878 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mean' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mean'.
INFO: [HLS 200-111]  Elapsed time: 0.832 seconds; current allocated memory: 222.357 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'mean_urem_7ns_5nseOg_div'
INFO: [RTMG 210-286] Generating pipelined shifter : 'mean_shl_55ns_32nfYi'
INFO: [RTMG 210-286] Generating pipelined shifter : 'mean_lshr_25ns_25g8j'
INFO: [RTMG 210-278] Implementing memory 'mean_img_buf_V_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:26 . Memory (MB): peak = 282.746 ; gain = 224.957
INFO: [SYSC 207-301] Generating SystemC RTL for mean.
INFO: [VHDL 208-304] Generating VHDL RTL for mean.
INFO: [VLOG 209-307] Generating Verilog RTL for mean.
INFO: [HLS 200-112] Total elapsed time: 26.437 seconds; peak allocated memory: 222.357 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: MEAN_HLS/mean.cpp:24:2
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 104.039 ; gain = 45.844
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 104.039 ; gain = 45.844
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 153.648 ; gain = 95.453
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:81) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 186.879 ; gain = 128.684
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (MEAN_HLS/mean.cpp:24) to a process function for dataflow in function 'mean'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (MEAN_HLS/mean.cpp:34) to a process function for dataflow in function 'mean'.
INFO: [XFORM 203-712] Applying dataflow to function 'mean', detected/extracted 2 process function(s): 
	 'Loop_1_proc31'
	 'Loop_2_proc32'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MEAN_HLS/mean.cpp:40:5) to (MEAN_HLS/mean.cpp:39:31) in function 'Loop_2_proc32'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i8' into 'Loop_2_proc32' (MEAN_HLS/mean.cpp:50) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'Loop_2_proc32' (MEAN_HLS/mean.cpp:34:31)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 248.129 ; gain = 189.934
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (MEAN_HLS/mean.cpp:36:17) in function 'Loop_2_proc32'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (MEAN_HLS/mean.cpp:34:16) in function 'Loop_2_proc32'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (MEAN_HLS/mean.cpp:24:16) in function 'Loop_1_proc31'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 269.063 ; gain = 210.867
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'icmp' operation ('exitcond3_i6') to 'add' operation ('j') (combination delay: 4.1885 ns) to honor II or Latency constraint in region 'Loop 1'.
WARNING: [SCHED 204-21] Estimated clock period (4.1885ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', MEAN_HLS/mean.cpp:26) (0 ns)
	'icmp' operation ('exitcond3_i6', MEAN_HLS/mean.cpp:26) (1.77 ns)
	'select' operation ('j_i_mid2', MEAN_HLS/mean.cpp:26) (0.687 ns)
	'add' operation ('j', MEAN_HLS/mean.cpp:26) (1.73 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.322 seconds; current allocated memory: 217.593 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 217.709 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_2_proc32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (6.34ns) of 'sitofp' operation ('tmp_15', MEAN_HLS/mean.cpp:46) exceeds the target cycle time (target cycle time: 4ns, clock uncertainty: 0.5ns, effective cycle time: 3.5ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'select' operation ('sum', MEAN_HLS/mean.cpp:44) and 'select' operation ('sum_mid2', MEAN_HLS/mean.cpp:39).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'select' operation ('sum', MEAN_HLS/mean.cpp:44) and 'select' operation ('sum_mid2', MEAN_HLS/mean.cpp:39).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'select' operation ('sum', MEAN_HLS/mean.cpp:44) and 'select' operation ('sum_mid2', MEAN_HLS/mean.cpp:39).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'select' operation ('sum', MEAN_HLS/mean.cpp:44) and 'select' operation ('sum_mid2', MEAN_HLS/mean.cpp:39).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 0)
   between 'select' operation ('sum', MEAN_HLS/mean.cpp:44) and 'select' operation ('sum_mid2', MEAN_HLS/mean.cpp:39).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 0)
   between 'select' operation ('sum', MEAN_HLS/mean.cpp:44) and 'select' operation ('sum_mid2', MEAN_HLS/mean.cpp:39).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 74.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum') to 'select' operation ('sum') (combination delay: 4.054 ns) to honor II or Latency constraint in region 'Loop 1'.
WARNING: [SCHED 204-21] Estimated clock period (8.108ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'fadd' operation ('num', MEAN_HLS/mean.cpp:47) (3.36 ns)
	'select' operation ('num', MEAN_HLS/mean.cpp:44) (0.698 ns)
	'phi' operation ('num') with incoming values : ('num', MEAN_HLS/mean.cpp:44) (0 ns)
	'select' operation ('num_mid2', MEAN_HLS/mean.cpp:39) (0.698 ns)
	'fadd' operation ('num', MEAN_HLS/mean.cpp:47) (3.36 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.665 seconds; current allocated memory: 218.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.432 seconds; current allocated memory: 219.518 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 219.707 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.197 seconds; current allocated memory: 219.808 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc31'.
INFO: [HLS 200-111]  Elapsed time: 0.265 seconds; current allocated memory: 220.235 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_2_proc32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mean_fadd_32ns_32ns_32_10_full_dsp_1' to 'mean_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_fdiv_32ns_32ns_32_30_1' to 'mean_fdiv_32ns_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_sitofp_32ns_32_8_1' to 'mean_sitofp_32ns_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_urem_7ns_5ns_7_11_1' to 'mean_urem_7ns_5nseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_shl_55ns_32ns_55_6_1' to 'mean_shl_55ns_32nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_lshr_25ns_25s_25_2_1' to 'mean_lshr_25ns_25g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mean_fadd_32ns_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_fdiv_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_lshr_25ns_25g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_shl_55ns_32nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_sitofp_32ns_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_urem_7ns_5nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_2_proc32'.
INFO: [HLS 200-111]  Elapsed time: 0.487 seconds; current allocated memory: 221.886 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mean' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mean'.
INFO: [HLS 200-111]  Elapsed time: 0.827 seconds; current allocated memory: 222.365 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'mean_urem_7ns_5nseOg_div'
INFO: [RTMG 210-286] Generating pipelined shifter : 'mean_shl_55ns_32nfYi'
INFO: [RTMG 210-286] Generating pipelined shifter : 'mean_lshr_25ns_25g8j'
INFO: [RTMG 210-278] Implementing memory 'mean_img_buf_V_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:27 . Memory (MB): peak = 282.230 ; gain = 224.035
INFO: [SYSC 207-301] Generating SystemC RTL for mean.
INFO: [VHDL 208-304] Generating VHDL RTL for mean.
INFO: [VLOG 209-307] Generating Verilog RTL for mean.
INFO: [HLS 200-112] Total elapsed time: 27.433 seconds; peak allocated memory: 222.365 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: MEAN_HLS/mean.cpp:24:2
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 104.066 ; gain = 45.902
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 104.066 ; gain = 45.902
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 152.980 ; gain = 94.816
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:81) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 188.207 ; gain = 130.043
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (MEAN_HLS/mean.cpp:36) in function 'mean' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1' (MEAN_HLS/mean.cpp:40) in function 'mean' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (MEAN_HLS/mean.cpp:24) to a process function for dataflow in function 'mean'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (MEAN_HLS/mean.cpp:34) to a process function for dataflow in function 'mean'.
INFO: [XFORM 203-712] Applying dataflow to function 'mean', detected/extracted 2 process function(s): 
	 'Loop_1_proc32'
	 'Loop_2_proc33'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MEAN_HLS/mean.cpp:37:4) to (MEAN_HLS/mean.cpp:36:28) in function 'Loop_2_proc33'... converting 161 basic blocks.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i8' into 'Loop_2_proc33' (MEAN_HLS/mean.cpp:50) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 252.504 ; gain = 194.340
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (MEAN_HLS/mean.cpp:34:16) in function 'Loop_2_proc33'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (MEAN_HLS/mean.cpp:24:16) in function 'Loop_1_proc32'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:21 . Memory (MB): peak = 275.852 ; gain = 217.688
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'icmp' operation ('exitcond3_i6') to 'add' operation ('j') (combination delay: 4.1885 ns) to honor II or Latency constraint in region 'Loop 1'.
WARNING: [SCHED 204-21] Estimated clock period (4.1885ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', MEAN_HLS/mean.cpp:26) (0 ns)
	'icmp' operation ('exitcond3_i6', MEAN_HLS/mean.cpp:26) (1.77 ns)
	'select' operation ('j_i_mid2', MEAN_HLS/mean.cpp:26) (0.687 ns)
	'add' operation ('j', MEAN_HLS/mean.cpp:26) (1.73 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.513 seconds; current allocated memory: 222.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 222.386 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_2_proc33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (6.34ns) of 'sitofp' operation ('tmp_13', MEAN_HLS/mean.cpp:46) exceeds the target cycle time (target cycle time: 4ns, clock uncertainty: 0.5ns, effective cycle time: 3.5ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('img_buf_V_load_2', MEAN_HLS/mean.cpp:46) on array 'img_buf_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'img_buf_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 41, Depth = 932.
WARNING: [SCHED 204-21] Estimated clock period (6.338ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'sitofp' operation ('tmp_16_4', MEAN_HLS/mean.cpp:46) (6.34 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.191 seconds; current allocated memory: 235.008 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7.67 seconds; current allocated memory: 249.116 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.076 seconds; current allocated memory: 249.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.495 seconds; current allocated memory: 250.210 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc32'.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 250.997 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_2_proc33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mean_fadd_32ns_32ns_32_10_full_dsp_1' to 'mean_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_fdiv_32ns_32ns_32_30_1' to 'mean_fdiv_32ns_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_sitofp_32ns_32_8_1' to 'mean_sitofp_32ns_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_shl_55ns_32ns_55_6_1' to 'mean_shl_55ns_32neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_lshr_25ns_25s_25_2_1' to 'mean_lshr_25ns_25fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mean_fadd_32ns_32bkb': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_fdiv_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_lshr_25ns_25fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_shl_55ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_sitofp_32ns_dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_2_proc33'.
INFO: [HLS 200-111]  Elapsed time: 2.102 seconds; current allocated memory: 270.368 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mean' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mean'.
INFO: [HLS 200-111]  Elapsed time: 6.27 seconds; current allocated memory: 272.516 MB.
INFO: [RTMG 210-286] Generating pipelined shifter : 'mean_shl_55ns_32neOg'
INFO: [RTMG 210-286] Generating pipelined shifter : 'mean_lshr_25ns_25fYi'
INFO: [RTMG 210-278] Implementing memory 'mean_img_buf_V_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:36 ; elapsed = 00:00:59 . Memory (MB): peak = 360.395 ; gain = 302.230
INFO: [SYSC 207-301] Generating SystemC RTL for mean.
INFO: [VHDL 208-304] Generating VHDL RTL for mean.
INFO: [VLOG 209-307] Generating Verilog RTL for mean.
INFO: [HLS 200-112] Total elapsed time: 59.163 seconds; peak allocated memory: 272.516 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: MEAN_HLS/mean.cpp:24:2
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 104.086 ; gain = 46.082
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 104.086 ; gain = 46.082
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 153.234 ; gain = 95.230
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:81) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 187.207 ; gain = 129.203
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (MEAN_HLS/mean.cpp:36) in function 'mean' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1' (MEAN_HLS/mean.cpp:40) in function 'mean' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (MEAN_HLS/mean.cpp:24) to a process function for dataflow in function 'mean'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (MEAN_HLS/mean.cpp:34) to a process function for dataflow in function 'mean'.
INFO: [XFORM 203-712] Applying dataflow to function 'mean', detected/extracted 2 process function(s): 
	 'Loop_1_proc32'
	 'Loop_2_proc33'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MEAN_HLS/mean.cpp:37:4) to (MEAN_HLS/mean.cpp:36:28) in function 'Loop_2_proc33'... converting 161 basic blocks.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i8' into 'Loop_2_proc33' (MEAN_HLS/mean.cpp:50) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 253.566 ; gain = 195.563
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (MEAN_HLS/mean.cpp:34:16) in function 'Loop_2_proc33'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (MEAN_HLS/mean.cpp:24:16) in function 'Loop_1_proc32'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 275.250 ; gain = 217.246
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.745 seconds; current allocated memory: 222.235 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.147 seconds; current allocated memory: 222.351 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_2_proc33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (6.34ns) of 'sitofp' operation ('tmp_13', MEAN_HLS/mean.cpp:46) exceeds the target cycle time (target cycle time: 5ns, clock uncertainty: 0.625ns, effective cycle time: 4.38ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('img_buf_V_load_2', MEAN_HLS/mean.cpp:46) on array 'img_buf_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'img_buf_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 41, Depth = 846.
WARNING: [SCHED 204-21] Estimated clock period (6.338ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'sitofp' operation ('tmp_13', MEAN_HLS/mean.cpp:46) (6.34 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.029 seconds; current allocated memory: 234.395 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.479 seconds; current allocated memory: 247.173 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.929 seconds; current allocated memory: 247.962 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.526 seconds; current allocated memory: 248.251 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc32'.
INFO: [HLS 200-111]  Elapsed time: 0.705 seconds; current allocated memory: 249.069 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_2_proc33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mean_fadd_32ns_32ns_32_9_full_dsp_1' to 'mean_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_fdiv_32ns_32ns_32_30_1' to 'mean_fdiv_32ns_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_sitofp_32ns_32_8_1' to 'mean_sitofp_32ns_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_shl_55ns_32ns_55_2_1' to 'mean_shl_55ns_32neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mean_fadd_32ns_32bkb': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_fdiv_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_shl_55ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_sitofp_32ns_dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_2_proc33'.
INFO: [HLS 200-111]  Elapsed time: 1.953 seconds; current allocated memory: 267.700 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mean' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mean'.
INFO: [HLS 200-111]  Elapsed time: 6.249 seconds; current allocated memory: 269.938 MB.
INFO: [RTMG 210-286] Generating pipelined shifter : 'mean_shl_55ns_32neOg'
INFO: [RTMG 210-278] Implementing memory 'mean_img_buf_V_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:33 ; elapsed = 00:00:55 . Memory (MB): peak = 356.414 ; gain = 298.410
INFO: [SYSC 207-301] Generating SystemC RTL for mean.
INFO: [VHDL 208-304] Generating VHDL RTL for mean.
INFO: [VLOG 209-307] Generating Verilog RTL for mean.
INFO: [HLS 200-112] Total elapsed time: 54.779 seconds; peak allocated memory: 269.938 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.777 ; gain = 46.734
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.777 ; gain = 46.734
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 152.195 ; gain = 95.152
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:81) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i8' into 'mean' (MEAN_HLS/mean.cpp:50) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 186.676 ; gain = 129.633
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (MEAN_HLS/mean.cpp:36) in function 'mean' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1' (MEAN_HLS/mean.cpp:40) in function 'mean' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i8' into 'mean' (MEAN_HLS/mean.cpp:50) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MEAN_HLS/mean.cpp:37:4) to (MEAN_HLS/mean.cpp:36:28) in function 'mean'... converting 161 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 252.652 ; gain = 195.609
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (MEAN_HLS/mean.cpp:24:16) in function 'mean'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (MEAN_HLS/mean.cpp:34:16) in function 'mean'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 261.691 ; gain = 204.648
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (6.34ns) of 'sitofp' operation ('tmp_13', MEAN_HLS/mean.cpp:46) exceeds the target cycle time (target cycle time: 5ns, clock uncertainty: 0.625ns, effective cycle time: 4.38ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('img_buf_V_load_2', MEAN_HLS/mean.cpp:46) on array 'img_buf.V', MEAN_HLS/mean.cpp:23 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'img_buf_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 41, Depth = 846.
WARNING: [SCHED 204-21] Estimated clock period (6.338ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'sitofp' operation ('tmp_13', MEAN_HLS/mean.cpp:46) (6.34 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 33.203 seconds; current allocated memory: 216.701 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.565 seconds; current allocated memory: 229.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mean' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mean_fadd_32ns_32ns_32_9_full_dsp_1' to 'mean_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_fdiv_32ns_32ns_32_30_1' to 'mean_fdiv_32ns_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_sitofp_32ns_32_8_1' to 'mean_sitofp_32ns_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_shl_55ns_32ns_55_2_1' to 'mean_shl_55ns_32neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mean_fadd_32ns_32bkb': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_fdiv_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_shl_55ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_sitofp_32ns_dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mean'.
INFO: [HLS 200-111]  Elapsed time: 4.672 seconds; current allocated memory: 249.311 MB.
INFO: [RTMG 210-286] Generating pipelined shifter : 'mean_shl_55ns_32neOg'
INFO: [RTMG 210-278] Implementing memory 'mean_img_buf_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:33 ; elapsed = 00:00:54 . Memory (MB): peak = 338.871 ; gain = 281.828
INFO: [SYSC 207-301] Generating SystemC RTL for mean.
INFO: [VHDL 208-304] Generating VHDL RTL for mean.
INFO: [VLOG 209-307] Generating Verilog RTL for mean.
INFO: [HLS 200-112] Total elapsed time: 53.858 seconds; peak allocated memory: 249.311 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: MEAN_HLS/mean.cpp:41:4
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.996 ; gain = 46.703
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.996 ; gain = 46.703
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 152.762 ; gain = 95.469
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:81) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 187.898 ; gain = 130.605
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (MEAN_HLS/mean.cpp:36) in function 'mean' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1' (MEAN_HLS/mean.cpp:41) in function 'mean' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62) automatically.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:36)  of function mean, conditional execution on MEAN_HLS/mean.cpp:51:4 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:36)  of function mean, conditional execution on MEAN_HLS/mean.cpp:51:4 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:36)  of function mean, conditional execution on MEAN_HLS/mean.cpp:55:4 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:36)  of function mean, conditional execution on MEAN_HLS/mean.cpp:55:4 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:36)  of function mean, conditional execution on MEAN_HLS/mean.cpp:55:4 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:36)  of function mean, conditional execution on MEAN_HLS/mean.cpp:55:4 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:36)  of function mean, conditional execution on MEAN_HLS/mean.cpp:55:4 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:36)  of function mean, conditional execution on MEAN_HLS/mean.cpp:55:4 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:36)  of function mean, conditional execution on MEAN_HLS/mean.cpp:55:4 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:36)  of function mean, conditional execution on MEAN_HLS/mean.cpp:47:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:36)  of function mean, conditional execution on MEAN_HLS/mean.cpp:47:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:36)  of function mean, conditional execution on MEAN_HLS/mean.cpp:47:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:36)  of function mean, conditional execution on MEAN_HLS/mean.cpp:47:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:36)  of function mean, conditional execution on MEAN_HLS/mean.cpp:47:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:36)  of function mean, conditional execution on MEAN_HLS/mean.cpp:47:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:36)  of function mean, conditional execution on MEAN_HLS/mean.cpp:47:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:36)  of function mean, conditional execution on MEAN_HLS/mean.cpp:47:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:36)  of function mean, conditional execution on MEAN_HLS/mean.cpp:47:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:36)  of function mean, conditional execution on MEAN_HLS/mean.cpp:47:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:36)  of function mean, conditional execution on MEAN_HLS/mean.cpp:47:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:36)  of function mean, conditional execution on MEAN_HLS/mean.cpp:47:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:36)  of function mean, conditional execution on MEAN_HLS/mean.cpp:47:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:36)  of function mean, conditional execution on MEAN_HLS/mean.cpp:47:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:36)  of function mean, conditional execution on MEAN_HLS/mean.cpp:47:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:36)  of function mean, conditional execution on MEAN_HLS/mean.cpp:47:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:36)  of function mean, conditional execution on MEAN_HLS/mean.cpp:47:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:36)  of function mean, conditional execution on MEAN_HLS/mean.cpp:47:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:36)  of function mean, conditional execution on MEAN_HLS/mean.cpp:47:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:36)  of function mean, conditional execution on MEAN_HLS/mean.cpp:47:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:36)  of function mean, conditional execution on MEAN_HLS/mean.cpp:47:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:36)  of function mean, conditional execution on MEAN_HLS/mean.cpp:47:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:36)  of function mean, conditional execution on MEAN_HLS/mean.cpp:47:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:36)  of function mean, conditional execution on MEAN_HLS/mean.cpp:47:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:36)  of function mean, conditional execution on MEAN_HLS/mean.cpp:47:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:36)  of function mean, conditional execution on MEAN_HLS/mean.cpp:47:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:36)  of function mean, conditional execution on MEAN_HLS/mean.cpp:47:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:36)  of function mean, conditional execution on MEAN_HLS/mean.cpp:47:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:36)  of function mean, conditional execution on MEAN_HLS/mean.cpp:47:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:36)  of function mean, conditional execution on MEAN_HLS/mean.cpp:47:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:36)  of function mean, conditional execution on MEAN_HLS/mean.cpp:47:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:36)  of function mean, conditional execution on MEAN_HLS/mean.cpp:47:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:36)  of function mean, conditional execution on MEAN_HLS/mean.cpp:47:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:36)  of function mean, conditional execution on MEAN_HLS/mean.cpp:47:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:36)  of function mean, conditional execution on MEAN_HLS/mean.cpp:47:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:36)  of function mean, conditional execution on MEAN_HLS/mean.cpp:47:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:36)  of function mean, conditional execution on MEAN_HLS/mean.cpp:47:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:36)  of function mean, conditional execution on MEAN_HLS/mean.cpp:47:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:36)  of function mean, conditional execution on MEAN_HLS/mean.cpp:47:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:36)  of function mean, conditional execution on MEAN_HLS/mean.cpp:47:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:36)  of function mean, conditional execution on MEAN_HLS/mean.cpp:47:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:36)  of function mean, conditional execution on MEAN_HLS/mean.cpp:47:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:36)  of function mean, conditional execution on MEAN_HLS/mean.cpp:47:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:36)  of function mean, conditional execution on MEAN_HLS/mean.cpp:47:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:36)  of function mean, conditional execution on MEAN_HLS/mean.cpp:47:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:36)  of function mean, conditional execution on MEAN_HLS/mean.cpp:47:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:36)  of function mean, conditional execution on MEAN_HLS/mean.cpp:47:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:36)  of function mean, conditional execution on MEAN_HLS/mean.cpp:47:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:36)  of function mean, conditional execution on MEAN_HLS/mean.cpp:47:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:36)  of function mean, conditional execution on MEAN_HLS/mean.cpp:47:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:36)  of function mean, conditional execution on MEAN_HLS/mean.cpp:47:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:36)  of function mean, conditional execution on MEAN_HLS/mean.cpp:47:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:36)  of function mean, conditional execution on MEAN_HLS/mean.cpp:47:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:36)  of function mean, conditional execution on MEAN_HLS/mean.cpp:47:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:36)  of function mean, conditional execution on MEAN_HLS/mean.cpp:47:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:36)  of function mean, conditional execution on MEAN_HLS/mean.cpp:47:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:36)  of function mean, conditional execution on MEAN_HLS/mean.cpp:47:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:36)  of function mean, conditional execution on MEAN_HLS/mean.cpp:47:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:36)  of function mean, conditional execution on MEAN_HLS/mean.cpp:47:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:36)  of function mean, conditional execution on MEAN_HLS/mean.cpp:47:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:36)  of function mean, conditional execution on MEAN_HLS/mean.cpp:47:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:36)  of function mean, conditional execution on MEAN_HLS/mean.cpp:47:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:36)  of function mean, conditional execution on MEAN_HLS/mean.cpp:47:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:36)  of function mean, conditional execution on MEAN_HLS/mean.cpp:47:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:36)  of function mean, conditional execution on MEAN_HLS/mean.cpp:47:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:36)  of function mean, conditional execution on MEAN_HLS/mean.cpp:47:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:36)  of function mean, conditional execution on MEAN_HLS/mean.cpp:47:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:36)  of function mean, conditional execution on MEAN_HLS/mean.cpp:47:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:36)  of function mean, conditional execution on MEAN_HLS/mean.cpp:47:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:36)  of function mean, conditional execution on MEAN_HLS/mean.cpp:47:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:36)  of function mean, conditional execution on MEAN_HLS/mean.cpp:47:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:36)  of function mean, conditional execution on MEAN_HLS/mean.cpp:47:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:36)  of function mean, conditional execution on MEAN_HLS/mean.cpp:47:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:36)  of function mean, conditional execution on MEAN_HLS/mean.cpp:47:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:36)  of function mean, conditional execution on MEAN_HLS/mean.cpp:47:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:36)  of function mean, conditional execution on MEAN_HLS/mean.cpp:47:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:36)  of function mean, conditional execution on MEAN_HLS/mean.cpp:47:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:36)  of function mean, conditional execution on MEAN_HLS/mean.cpp:47:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:36)  of function mean, conditional execution on MEAN_HLS/mean.cpp:47:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:36)  of function mean, conditional execution on MEAN_HLS/mean.cpp:47:13 is not supported.
ERROR: [XFORM 203-722] In dataflow  (MEAN_HLS/mean.cpp:36)  of function mean, conditional execution on MEAN_HLS/mean.cpp:47:13 is not supported.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: MEAN_HLS/mean.cpp:24:2
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 104.129 ; gain = 46.902
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 104.129 ; gain = 46.902
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 153.652 ; gain = 96.426
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:81) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 187.457 ; gain = 130.230
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (MEAN_HLS/mean.cpp:37) in function 'mean' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1' (MEAN_HLS/mean.cpp:41) in function 'mean' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (MEAN_HLS/mean.cpp:24) to a process function for dataflow in function 'mean'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (MEAN_HLS/mean.cpp:35) to a process function for dataflow in function 'mean'.
INFO: [XFORM 203-712] Applying dataflow to function 'mean', detected/extracted 2 process function(s): 
	 'Loop_1_proc32'
	 'Loop_2_proc33'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MEAN_HLS/mean.cpp:38:4) to (MEAN_HLS/mean.cpp:37:28) in function 'Loop_2_proc33'... converting 161 basic blocks.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i8' into 'Loop_2_proc33' (MEAN_HLS/mean.cpp:51) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 254.066 ; gain = 196.840
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (MEAN_HLS/mean.cpp:35:16) in function 'Loop_2_proc33'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (MEAN_HLS/mean.cpp:24:16) in function 'Loop_1_proc32'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:22 . Memory (MB): peak = 275.340 ; gain = 218.113
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.834 seconds; current allocated memory: 222.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.147 seconds; current allocated memory: 222.382 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_2_proc33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (6.34ns) of 'sitofp' operation ('tmp_13', MEAN_HLS/mean.cpp:47) exceeds the target cycle time (target cycle time: 5ns, clock uncertainty: 0.625ns, effective cycle time: 4.38ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('img_buf_V_load_2', MEAN_HLS/mean.cpp:47) on array 'img_buf_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'img_buf_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 41, Depth = 846.
WARNING: [SCHED 204-21] Estimated clock period (6.338ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'sitofp' operation ('tmp_13', MEAN_HLS/mean.cpp:47) (6.34 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.47 seconds; current allocated memory: 234.426 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.462 seconds; current allocated memory: 247.173 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.929 seconds; current allocated memory: 247.978 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.501 seconds; current allocated memory: 248.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc32'.
INFO: [HLS 200-111]  Elapsed time: 0.689 seconds; current allocated memory: 249.085 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_2_proc33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mean_fadd_32ns_32ns_32_9_full_dsp_1' to 'mean_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_fdiv_32ns_32ns_32_30_1' to 'mean_fdiv_32ns_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_sitofp_32ns_32_8_1' to 'mean_sitofp_32ns_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_shl_55ns_32ns_55_2_1' to 'mean_shl_55ns_32neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mean_fadd_32ns_32bkb': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_fdiv_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_shl_55ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_sitofp_32ns_dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_2_proc33'.
INFO: [HLS 200-111]  Elapsed time: 1.955 seconds; current allocated memory: 267.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mean' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mean'.
INFO: [HLS 200-111]  Elapsed time: 6.101 seconds; current allocated memory: 269.938 MB.
INFO: [RTMG 210-286] Generating pipelined shifter : 'mean_shl_55ns_32neOg'
INFO: [RTMG 210-278] Implementing memory 'mean_img_buf_V_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:33 ; elapsed = 00:00:56 . Memory (MB): peak = 356.605 ; gain = 299.379
INFO: [SYSC 207-301] Generating SystemC RTL for mean.
INFO: [VHDL 208-304] Generating VHDL RTL for mean.
INFO: [VLOG 209-307] Generating Verilog RTL for mean.
INFO: [HLS 200-112] Total elapsed time: 56.024 seconds; peak allocated memory: 269.938 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 104.000 ; gain = 45.945
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 104.000 ; gain = 45.945
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 152.250 ; gain = 94.195
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:81) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i8' into 'mean' (MEAN_HLS/mean.cpp:49) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 187.910 ; gain = 129.855
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (MEAN_HLS/mean.cpp:35) in function 'mean' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1' (MEAN_HLS/mean.cpp:39) in function 'mean' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i8' into 'mean' (MEAN_HLS/mean.cpp:49) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MEAN_HLS/mean.cpp:36:4) to (MEAN_HLS/mean.cpp:35:28) in function 'mean'... converting 161 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 253.211 ; gain = 195.156
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (MEAN_HLS/mean.cpp:23:16) in function 'mean'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (MEAN_HLS/mean.cpp:33:16) in function 'mean'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 262.004 ; gain = 203.949
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (6.34ns) of 'sitofp' operation ('tmp_13', MEAN_HLS/mean.cpp:45) exceeds the target cycle time (target cycle time: 5ns, clock uncertainty: 0.625ns, effective cycle time: 4.38ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('img_buf_V_load_2', MEAN_HLS/mean.cpp:45) on array 'img_buf.V', MEAN_HLS/mean.cpp:22 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'img_buf_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 41, Depth = 846.
WARNING: [SCHED 204-21] Estimated clock period (6.338ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'sitofp' operation ('tmp_13', MEAN_HLS/mean.cpp:45) (6.34 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 33.234 seconds; current allocated memory: 216.701 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.42 seconds; current allocated memory: 229.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mean' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mean_fadd_32ns_32ns_32_9_full_dsp_1' to 'mean_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_fdiv_32ns_32ns_32_30_1' to 'mean_fdiv_32ns_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_sitofp_32ns_32_8_1' to 'mean_sitofp_32ns_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_shl_55ns_32ns_55_2_1' to 'mean_shl_55ns_32neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mean_fadd_32ns_32bkb': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_fdiv_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_shl_55ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_sitofp_32ns_dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mean'.
INFO: [HLS 200-111]  Elapsed time: 4.652 seconds; current allocated memory: 249.312 MB.
INFO: [RTMG 210-286] Generating pipelined shifter : 'mean_shl_55ns_32neOg'
INFO: [RTMG 210-278] Implementing memory 'mean_img_buf_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:32 ; elapsed = 00:00:54 . Memory (MB): peak = 338.754 ; gain = 280.699
INFO: [SYSC 207-301] Generating SystemC RTL for mean.
INFO: [VHDL 208-304] Generating VHDL RTL for mean.
INFO: [VLOG 209-307] Generating Verilog RTL for mean.
INFO: [HLS 200-112] Total elapsed time: 53.873 seconds; peak allocated memory: 249.312 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.66667ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 104.090 ; gain = 46.254
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 104.090 ; gain = 46.254
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 153.309 ; gain = 95.473
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:81) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i8' into 'mean' (MEAN_HLS/mean.cpp:49) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 187.867 ; gain = 130.031
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (MEAN_HLS/mean.cpp:35) in function 'mean' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1' (MEAN_HLS/mean.cpp:39) in function 'mean' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i8' into 'mean' (MEAN_HLS/mean.cpp:49) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MEAN_HLS/mean.cpp:36:4) to (MEAN_HLS/mean.cpp:35:28) in function 'mean'... converting 161 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 253.078 ; gain = 195.242
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (MEAN_HLS/mean.cpp:23:16) in function 'mean'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (MEAN_HLS/mean.cpp:33:16) in function 'mean'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 262.652 ; gain = 204.816
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('img_buf_V_load_2', MEAN_HLS/mean.cpp:45) on array 'img_buf.V', MEAN_HLS/mean.cpp:22 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'img_buf_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 41, Depth = 763.
WARNING: [SCHED 204-21] Estimated clock period (6.338ns) exceeds the target (target clock period: 6.66667ns, clock uncertainty: 0.833333ns, effective delay budget: 5.83333ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'sitofp' operation ('tmp_13', MEAN_HLS/mean.cpp:45) (6.34 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 32.559 seconds; current allocated memory: 216.044 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (7.6815ns) exceeds the target (target clock period: 6.66667ns, clock uncertainty: 0.833333ns, effective delay budget: 5.83333ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fadd' operation ('sum_2_48', MEAN_HLS/mean.cpp:45) (7.68 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.747 seconds; current allocated memory: 227.782 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mean' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mean_fadd_32ns_32ns_32_8_full_dsp_1' to 'mean_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_fdiv_32ns_32ns_32_29_1' to 'mean_fdiv_32ns_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_sitofp_32ns_32_8_1' to 'mean_sitofp_32ns_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mean_fadd_32ns_32bkb': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_fdiv_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_sitofp_32ns_dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mean'.
INFO: [HLS 200-111]  Elapsed time: 4.307 seconds; current allocated memory: 246.207 MB.
INFO: [RTMG 210-278] Implementing memory 'mean_img_buf_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:32 ; elapsed = 00:00:52 . Memory (MB): peak = 334.023 ; gain = 276.188
INFO: [SYSC 207-301] Generating SystemC RTL for mean.
INFO: [VHDL 208-304] Generating VHDL RTL for mean.
INFO: [VLOG 209-307] Generating Verilog RTL for mean.
INFO: [HLS 200-112] Total elapsed time: 52.644 seconds; peak allocated memory: 246.207 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 104.094 ; gain = 46.871
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 104.094 ; gain = 46.871
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 153.293 ; gain = 96.070
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:81) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i8' into 'mean' (MEAN_HLS/mean.cpp:49) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 186.539 ; gain = 129.316
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (MEAN_HLS/mean.cpp:35) in function 'mean' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1' (MEAN_HLS/mean.cpp:39) in function 'mean' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i8' into 'mean' (MEAN_HLS/mean.cpp:49) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MEAN_HLS/mean.cpp:36:4) to (MEAN_HLS/mean.cpp:35:28) in function 'mean'... converting 161 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 253.227 ; gain = 196.004
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (MEAN_HLS/mean.cpp:23:16) in function 'mean'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (MEAN_HLS/mean.cpp:33:16) in function 'mean'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 262.793 ; gain = 205.570
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('img_buf_V_load_2', MEAN_HLS/mean.cpp:45) on array 'img_buf.V', MEAN_HLS/mean.cpp:22 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'img_buf_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 41, Depth = 427.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 30.935 seconds; current allocated memory: 213.780 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.092 seconds; current allocated memory: 221.618 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mean' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mean_fadd_32ns_32ns_32_5_full_dsp_1' to 'mean_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_fdiv_32ns_32ns_32_16_1' to 'mean_fdiv_32ns_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_sitofp_32ns_32_6_1' to 'mean_sitofp_32ns_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mean_fadd_32ns_32bkb': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_fdiv_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_sitofp_32ns_dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mean'.
INFO: [HLS 200-111]  Elapsed time: 3.176 seconds; current allocated memory: 235.480 MB.
INFO: [RTMG 210-278] Implementing memory 'mean_img_buf_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:28 ; elapsed = 00:00:48 . Memory (MB): peak = 319.246 ; gain = 262.023
INFO: [SYSC 207-301] Generating SystemC RTL for mean.
INFO: [VHDL 208-304] Generating VHDL RTL for mean.
INFO: [VLOG 209-307] Generating Verilog RTL for mean.
INFO: [HLS 200-112] Total elapsed time: 48.152 seconds; peak allocated memory: 235.480 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.953 ; gain = 46.590
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.953 ; gain = 46.590
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 152.531 ; gain = 95.168
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:81) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i8' into 'mean' (MEAN_HLS/mean.cpp:49) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 186.359 ; gain = 128.996
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (MEAN_HLS/mean.cpp:35) in function 'mean' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1' (MEAN_HLS/mean.cpp:39) in function 'mean' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i8' into 'mean' (MEAN_HLS/mean.cpp:49) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MEAN_HLS/mean.cpp:36:4) to (MEAN_HLS/mean.cpp:35:28) in function 'mean'... converting 161 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 252.703 ; gain = 195.340
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (MEAN_HLS/mean.cpp:23:16) in function 'mean'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (MEAN_HLS/mean.cpp:33:16) in function 'mean'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 262.016 ; gain = 204.652
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (6.34ns) of 'sitofp' operation ('tmp_13', MEAN_HLS/mean.cpp:45) exceeds the target cycle time (target cycle time: 4ns, clock uncertainty: 0.5ns, effective cycle time: 3.5ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'icmp' operation ('exitcond') to 'add' operation ('j') (combination delay: 4.1885 ns) to honor II or Latency constraint in region 'Loop 1'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('img_buf_V_load_2', MEAN_HLS/mean.cpp:45) on array 'img_buf.V', MEAN_HLS/mean.cpp:22 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'img_buf_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 41, Depth = 932.
WARNING: [SCHED 204-21] Estimated clock period (6.338ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'sitofp' operation ('tmp_16_4', MEAN_HLS/mean.cpp:45) (6.34 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 32.861 seconds; current allocated memory: 217.255 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7.665 seconds; current allocated memory: 231.525 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mean' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mean_fadd_32ns_32ns_32_10_full_dsp_1' to 'mean_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_fdiv_32ns_32ns_32_30_1' to 'mean_fdiv_32ns_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_sitofp_32ns_32_8_1' to 'mean_sitofp_32ns_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_shl_55ns_32ns_55_6_1' to 'mean_shl_55ns_32neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_lshr_25ns_25s_25_2_1' to 'mean_lshr_25ns_25fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mean_fadd_32ns_32bkb': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_fdiv_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_lshr_25ns_25fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_shl_55ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_sitofp_32ns_dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mean'.
INFO: [HLS 200-111]  Elapsed time: 4.78 seconds; current allocated memory: 251.875 MB.
INFO: [RTMG 210-286] Generating pipelined shifter : 'mean_shl_55ns_32neOg'
INFO: [RTMG 210-286] Generating pipelined shifter : 'mean_lshr_25ns_25fYi'
INFO: [RTMG 210-278] Implementing memory 'mean_img_buf_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:35 ; elapsed = 00:00:56 . Memory (MB): peak = 342.684 ; gain = 285.320
INFO: [SYSC 207-301] Generating SystemC RTL for mean.
INFO: [VHDL 208-304] Generating VHDL RTL for mean.
INFO: [VLOG 209-307] Generating Verilog RTL for mean.
INFO: [HLS 200-112] Total elapsed time: 56.046 seconds; peak allocated memory: 251.875 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.809 ; gain = 45.840
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.809 ; gain = 45.840
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 152.789 ; gain = 94.820
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:81) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i8' into 'mean' (MEAN_HLS/mean.cpp:49) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 187.641 ; gain = 129.672
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (MEAN_HLS/mean.cpp:35) in function 'mean' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1' (MEAN_HLS/mean.cpp:39) in function 'mean' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i8' into 'mean' (MEAN_HLS/mean.cpp:49) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MEAN_HLS/mean.cpp:36:4) to (MEAN_HLS/mean.cpp:35:28) in function 'mean'... converting 161 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 253.113 ; gain = 195.145
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (MEAN_HLS/mean.cpp:23:16) in function 'mean'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (MEAN_HLS/mean.cpp:33:16) in function 'mean'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 262.949 ; gain = 204.980
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (6.34ns) of 'sitofp' operation ('tmp_13', MEAN_HLS/mean.cpp:45) exceeds the target cycle time (target cycle time: 5ns, clock uncertainty: 0.625ns, effective cycle time: 4.38ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('img_buf_V_load_2', MEAN_HLS/mean.cpp:45) on array 'img_buf.V', MEAN_HLS/mean.cpp:22 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'img_buf_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 41, Depth = 846.
WARNING: [SCHED 204-21] Estimated clock period (6.338ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'sitofp' operation ('tmp_13', MEAN_HLS/mean.cpp:45) (6.34 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 33.128 seconds; current allocated memory: 216.685 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.618 seconds; current allocated memory: 229.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mean' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mean_fadd_32ns_32ns_32_9_full_dsp_1' to 'mean_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_fdiv_32ns_32ns_32_30_1' to 'mean_fdiv_32ns_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_sitofp_32ns_32_8_1' to 'mean_sitofp_32ns_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_shl_55ns_32ns_55_2_1' to 'mean_shl_55ns_32neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mean_fadd_32ns_32bkb': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_fdiv_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_shl_55ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_sitofp_32ns_dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mean'.
INFO: [HLS 200-111]  Elapsed time: 4.68 seconds; current allocated memory: 249.327 MB.
INFO: [RTMG 210-286] Generating pipelined shifter : 'mean_shl_55ns_32neOg'
INFO: [RTMG 210-278] Implementing memory 'mean_img_buf_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:32 ; elapsed = 00:00:54 . Memory (MB): peak = 338.117 ; gain = 280.148
INFO: [SYSC 207-301] Generating SystemC RTL for mean.
INFO: [VHDL 208-304] Generating VHDL RTL for mean.
INFO: [VLOG 209-307] Generating Verilog RTL for mean.
INFO: [HLS 200-112] Total elapsed time: 53.904 seconds; peak allocated memory: 249.327 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:58 . Memory (MB): peak = 103.809 ; gain = 45.914
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:59 . Memory (MB): peak = 103.809 ; gain = 45.914
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:01:05 . Memory (MB): peak = 152.914 ; gain = 95.020
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:81) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i8' into 'mean' (MEAN_HLS/mean.cpp:50) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:01:06 . Memory (MB): peak = 186.324 ; gain = 128.430
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (MEAN_HLS/mean.cpp:36) in function 'mean' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1' (MEAN_HLS/mean.cpp:40) in function 'mean' completely.
INFO: [XFORM 203-131] Reshaping array 'img_buf.V' (MEAN_HLS/mean.cpp:22) in dimension 1 with a block factor of 2.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'gene==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.840 ; gain = 46.609
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.840 ; gain = 46.609
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 152.461 ; gain = 95.230
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:81) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i8' into 'mean' (MEAN_HLS/mean.cpp:52) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 187.078 ; gain = 129.848
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (MEAN_HLS/mean.cpp:38) in function 'mean' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1' (MEAN_HLS/mean.cpp:42) in function 'mean' completely.
INFO: [XFORM 203-131] Reshaping array 'img_buf.V' (MEAN_HLS/mean.cpp:22) in dimension 1 with a block factor of 32.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'gen==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 104.113 ; gain = 46.418
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 104.113 ; gain = 46.418
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 152.730 ; gain = 95.035
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:81) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i8' into 'mean' (MEAN_HLS/mean.cpp:52) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 187.664 ; gain = 129.969
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (MEAN_HLS/mean.cpp:38) in function 'mean' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1' (MEAN_HLS/mean.cpp:42) in function 'mean' completely.
INFO: [XFORM 203-101] Partitioning array 'img_buf.V' (MEAN_HLS/mean.cpp:22) in dimension 1 with a block factor 32.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i8' into 'mean' (MEAN_HLS/mean.cpp:52) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MEAN_HLS/mean.cpp:39:4) to (MEAN_HLS/mean.cpp:38:28) in function 'mean'... converting 161 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:28 . Memory (MB): peak = 259.480 ; gain = 201.785
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (MEAN_HLS/mean.cpp:26:16) in function 'mean'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (MEAN_HLS/mean.cpp:36:16) in function 'mean'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:28 ; elapsed = 00:00:47 . Memory (MB): peak = 314.691 ; gain = 256.996
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (6.34ns) of 'sitofp' operation ('tmp_21', MEAN_HLS/mean.cpp:48) exceeds the target cycle time (target cycle time: 5ns, clock uncertainty: 0.625ns, effective cycle time: 4.38ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('img_buf_0_V_load_2', MEAN_HLS/mean.cpp:48) on array 'img_buf[0].V', MEAN_HLS/mean.cpp:22 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'img_buf_0_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 41, Depth = 847.
WARNING: [SCHED 204-21] Estimated clock period (6.338ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'sitofp' operation ('tmp_16_4', MEAN_HLS/mean.cpp:48) (6.34 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 809.859 seconds; current allocated memory: 295.070 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 41.175 seconds; current allocated memory: 331.729 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mean' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mean_fadd_32ns_32ns_32_9_full_dsp_1' to 'mean_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_fdiv_32ns_32ns_32_30_1' to 'mean_fdiv_32ns_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_sitofp_32ns_32_8_1' to 'mean_sitofp_32ns_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_shl_55ns_32ns_55_2_1' to 'mean_shl_55ns_32neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mean_fadd_32ns_32bkb': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_fdiv_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_mux_3232_8_1_1': 81 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_shl_55ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_sitofp_32ns_dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mean'.
INFO: [HLS 200-111]  Elapsed time: 18.087 seconds; current allocated memory: 373.534 MB.
INFO: [RTMG 210-286] Generating pipelined shifter : 'mean_shl_55ns_32neOg'
INFO: [RTMG 210-278] Implementing memory 'mean_img_buf_0_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:14:21 ; elapsed = 00:15:00 . Memory (MB): peak = 582.672 ; gain = 524.977
INFO: [SYSC 207-301] Generating SystemC RTL for mean.
INFO: [VHDL 208-304] Generating VHDL RTL for mean.
INFO: [VLOG 209-307] Generating Verilog RTL for mean.
INFO: [HLS 200-112] Total elapsed time: 900.405 seconds; peak allocated memory: 373.534 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.918 ; gain = 46.129
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.918 ; gain = 46.129
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 152.207 ; gain = 94.418
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:81) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i8' into 'mean' (MEAN_HLS/mean.cpp:49) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 185.430 ; gain = 127.641
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (MEAN_HLS/mean.cpp:35) in function 'mean' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1' (MEAN_HLS/mean.cpp:39) in function 'mean' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i8' into 'mean' (MEAN_HLS/mean.cpp:49) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MEAN_HLS/mean.cpp:36:4) to (MEAN_HLS/mean.cpp:35:28) in function 'mean'... converting 161 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 252.324 ; gain = 194.535
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (MEAN_HLS/mean.cpp:23:16) in function 'mean'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (MEAN_HLS/mean.cpp:33:16) in function 'mean'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 261.109 ; gain = 203.320
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (6.34ns) of 'sitofp' operation ('tmp_13', MEAN_HLS/mean.cpp:45) exceeds the target cycle time (target cycle time: 5ns, clock uncertainty: 0.625ns, effective cycle time: 4.38ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('img_buf_V_load_2', MEAN_HLS/mean.cpp:45) on array 'img_buf.V', MEAN_HLS/mean.cpp:22 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'img_buf_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 41, Depth = 846.
WARNING: [SCHED 204-21] Estimated clock period (6.338ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'sitofp' operation ('tmp_13', MEAN_HLS/mean.cpp:45) (6.34 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 31.819 seconds; current allocated memory: 216.685 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.156 seconds; current allocated memory: 229.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mean' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mean_fadd_32ns_32ns_32_9_full_dsp_1' to 'mean_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_fdiv_32ns_32ns_32_30_1' to 'mean_fdiv_32ns_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_sitofp_32ns_32_8_1' to 'mean_sitofp_32ns_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_shl_55ns_32ns_55_2_1' to 'mean_shl_55ns_32neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mean_fadd_32ns_32bkb': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_fdiv_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_shl_55ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_sitofp_32ns_dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mean'.
INFO: [HLS 200-111]  Elapsed time: 4.323 seconds; current allocated memory: 249.327 MB.
INFO: [RTMG 210-286] Generating pipelined shifter : 'mean_shl_55ns_32neOg'
INFO: [RTMG 210-278] Implementing memory 'mean_img_buf_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:31 ; elapsed = 00:00:51 . Memory (MB): peak = 338.613 ; gain = 280.824
INFO: [SYSC 207-301] Generating SystemC RTL for mean.
INFO: [VHDL 208-304] Generating VHDL RTL for mean.
INFO: [VLOG 209-307] Generating Verilog RTL for mean.
INFO: [HLS 200-112] Total elapsed time: 51.523 seconds; peak allocated memory: 249.327 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:41 . Memory (MB): peak = 104.184 ; gain = 46.945
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:41 . Memory (MB): peak = 104.184 ; gain = 46.945
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 153.094 ; gain = 95.855
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:81) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i8' into 'mean' (MEAN_HLS/mean.cpp:30) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 186.465 ; gain = 129.227
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (MEAN_HLS/mean.cpp:36) in function 'mean' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1' (MEAN_HLS/mean.cpp:40) in function 'mean' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i8' into 'mean' (MEAN_HLS/mean.cpp:30) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MEAN_HLS/mean.cpp:37:4) to (MEAN_HLS/mean.cpp:36:28) in function 'mean'... converting 161 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:47 . Memory (MB): peak = 252.582 ; gain = 195.344
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (MEAN_HLS/mean.cpp:24:16) in function 'mean'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (MEAN_HLS/mean.cpp:34:16) in function 'mean'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:49 . Memory (MB): peak = 261.363 ; gain = 204.125
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (6.34ns) of 'sitofp' operation ('tmp_13', MEAN_HLS/mean.cpp:46) exceeds the target cycle time (target cycle time: 5ns, clock uncertainty: 0.625ns, effective cycle time: 4.38ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('img_buf_V_load_2', MEAN_HLS/mean.cpp:46) on array 'img_buf.V', MEAN_HLS/mean.cpp:23 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'img_buf_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 41, Depth = 842.
WARNING: [SCHED 204-21] Estimated clock period (6.338ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'sitofp' operation ('tmp_13', MEAN_HLS/mean.cpp:46) (6.34 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 61.375 seconds; current allocated memory: 216.788 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.648 seconds; current allocated memory: 229.869 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mean' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mean_fadd_32ns_32ns_32_9_full_dsp_1' to 'mean_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_fdiv_32ns_32ns_32_30_1' to 'mean_fdiv_32ns_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_sitofp_32ns_32_8_1' to 'mean_sitofp_32ns_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_shl_55ns_32ns_55_2_1' to 'mean_shl_55ns_32neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mean_fadd_32ns_32bkb': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_fdiv_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_shl_55ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_sitofp_32ns_dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mean'.
INFO: [HLS 200-111]  Elapsed time: 4.742 seconds; current allocated memory: 249.412 MB.
INFO: [RTMG 210-286] Generating pipelined shifter : 'mean_shl_55ns_32neOg'
INFO: [RTMG 210-278] Implementing memory 'mean_img_buf_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:32 ; elapsed = 00:01:23 . Memory (MB): peak = 338.027 ; gain = 280.789
INFO: [SYSC 207-301] Generating SystemC RTL for mean.
INFO: [VHDL 208-304] Generating VHDL RTL for mean.
INFO: [VLOG 209-307] Generating Verilog RTL for mean.
INFO: [HLS 200-112] Total elapsed time: 83.04 seconds; peak allocated memory: 249.412 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
