/* Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition */
JedecChain;
	FileRevision(JESD32A);
	DefaultMfr(6E);

	P ActionCode(Cfg)
		Device PartName(EP4CE22F17) Path("C:/Users/noutram/Desktop/git/ELEC240/Task01-01-SPI_Demo/FPGA/output_files/") File("spi_test.sof") MfrSpec(OpMask(1));

ChainEnd;

AlteraBegin;
	ChainType(JTAG);
AlteraEnd;
