<profile>

<section name = "Vivado HLS Report for 'ModuleCompute_do_gen'" level="0">
<item name = "Date">Thu Mar 25 13:23:35 2021
</item>
<item name = "Version">2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)</item>
<item name = "Project">HLS_RECEIVER_FLOAT</item>
<item name = "Solution">solution1</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a100t-csg324-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 8.190 ns, 1.25 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">21, 21, 0.210 us, 0.210 us, 21, 21, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">20, 20, 20, -, -, inf, no</column>
<column name=" + Loop 1.1">16, 16, 2, -, -, 8, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, 0, 0, 139, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 78, -</column>
<column name="Register">-, -, 78, -, -</column>
<specialColumn name="Available">270, 240, 126800, 63400, 0</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="ModuleCompute_macibs_U126">ModuleCompute_macibs, i0 + i1 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="g2_fu_152_p2">*, 0, 0, 42, 8, 8</column>
<column name="grp_fu_183_p2">*, 0, 0, 42, 8, 8</column>
<column name="i_fu_136_p2">+, 0, 0, 13, 4, 1</column>
<column name="ap_block_state5">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln70_fu_130_p2">icmp, 0, 0, 11, 4, 5</column>
<column name="icmp_ln74_fu_158_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="res_fu_142_p2">or, 0, 0, 8, 8, 8</column>
<column name="select_ln74_fu_177_p3">select, 0, 0, 8, 1, 8</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="add_0_i_reg_96">9, 2, 8, 16</column>
<column name="ap_NS_fsm">33, 6, 1, 6</column>
<column name="e_blk_n">9, 2, 1, 2</column>
<column name="i_0_i_reg_107">9, 2, 4, 8</column>
<column name="rc_V_reg_83">9, 2, 8, 16</column>
<column name="s_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_0_i_reg_96">8, 0, 8, 0</column>
<column name="add_1_reg_224">7, 0, 8, 1</column>
<column name="add_ln99_reg_201">16, 0, 16, 0</column>
<column name="ap_CS_fsm">6, 0, 6, 0</column>
<column name="i_0_i_reg_107">4, 0, 4, 0</column>
<column name="i_reg_209">4, 0, 4, 0</column>
<column name="icmp_ln74_reg_219">1, 0, 1, 0</column>
<column name="rc_V_reg_83">8, 0, 8, 0</column>
<column name="res_reg_214">8, 0, 8, 0</column>
<column name="val_V_3_reg_196">8, 0, 8, 0</column>
<column name="val_V_reg_191">8, 0, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, ModuleCompute::do_gen, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, ModuleCompute::do_gen, return value</column>
<column name="e_dout">in, 8, ap_fifo, e, pointer</column>
<column name="e_empty_n">in, 1, ap_fifo, e, pointer</column>
<column name="e_read">out, 1, ap_fifo, e, pointer</column>
<column name="s_din">out, 8, ap_fifo, s, pointer</column>
<column name="s_full_n">in, 1, ap_fifo, s, pointer</column>
<column name="s_write">out, 1, ap_fifo, s, pointer</column>
</table>
</item>
</section>
</profile>
