{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712955928703 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712955928703 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 12 18:05:28 2024 " "Processing started: Fri Apr 12 18:05:28 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712955928703 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712955928703 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Exp_6 -c serial_out " "Command: quartus_map --read_settings_files=on --write_settings_files=off Exp_6 -c serial_out" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712955928704 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712955929290 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712955929290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/operador/downloads/pcs3335-main/experiencia05/vhdl/tx_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/operador/downloads/pcs3335-main/experiencia05/vhdl/tx_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serial_out_tb-behavior " "Found design unit 1: serial_out_tb-behavior" {  } { { "../VHDL/tx_tb.vhd" "" { Text "C:/Users/Operador/Downloads/PCS3335-main/Experiencia05/VHDL/tx_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712955940027 ""} { "Info" "ISGN_ENTITY_NAME" "1 serial_out_tb " "Found entity 1: serial_out_tb" {  } { { "../VHDL/tx_tb.vhd" "" { Text "C:/Users/Operador/Downloads/PCS3335-main/Experiencia05/VHDL/tx_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712955940027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712955940027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/operador/downloads/pcs3335-main/experiencia05/vhdl/divisor_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/operador/downloads/pcs3335-main/experiencia05/vhdl/divisor_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor_clock-arch_div " "Found design unit 1: divisor_clock-arch_div" {  } { { "../VHDL/divisor_clock.vhd" "" { Text "C:/Users/Operador/Downloads/PCS3335-main/Experiencia05/VHDL/divisor_clock.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712955940029 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor_clock " "Found entity 1: divisor_clock" {  } { { "../VHDL/divisor_clock.vhd" "" { Text "C:/Users/Operador/Downloads/PCS3335-main/Experiencia05/VHDL/divisor_clock.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712955940029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712955940029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/operador/downloads/pcs3335-main/experiencia05/vhdl/serial_out.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/operador/downloads/pcs3335-main/experiencia05/vhdl/serial_out.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serial_out-arch_serial " "Found design unit 1: serial_out-arch_serial" {  } { { "../VHDL/serial_out.vhd" "" { Text "C:/Users/Operador/Downloads/PCS3335-main/Experiencia05/VHDL/serial_out.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712955940031 ""} { "Info" "ISGN_ENTITY_NAME" "1 serial_out " "Found entity 1: serial_out" {  } { { "../VHDL/serial_out.vhd" "" { Text "C:/Users/Operador/Downloads/PCS3335-main/Experiencia05/VHDL/serial_out.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712955940031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712955940031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/operador/downloads/pcs3335-main/experiencia05/vhdl/experiencia_05.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/operador/downloads/pcs3335-main/experiencia05/vhdl/experiencia_05.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 experiencia_05-arch " "Found design unit 1: experiencia_05-arch" {  } { { "../VHDL/experiencia_05.vhd" "" { Text "C:/Users/Operador/Downloads/PCS3335-main/Experiencia05/VHDL/experiencia_05.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712955940033 ""} { "Info" "ISGN_ENTITY_NAME" "1 experiencia_05 " "Found entity 1: experiencia_05" {  } { { "../VHDL/experiencia_05.vhd" "" { Text "C:/Users/Operador/Downloads/PCS3335-main/Experiencia05/VHDL/experiencia_05.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712955940033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712955940033 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "experiencia_05 " "Elaborating entity \"experiencia_05\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1712955940069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_clock divisor_clock:DIVISAO_CLOCK " "Elaborating entity \"divisor_clock\" for hierarchy \"divisor_clock:DIVISAO_CLOCK\"" {  } { { "../VHDL/experiencia_05.vhd" "DIVISAO_CLOCK" { Text "C:/Users/Operador/Downloads/PCS3335-main/Experiencia05/VHDL/experiencia_05.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712955940070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_out serial_out:TX " "Elaborating entity \"serial_out\" for hierarchy \"serial_out:TX\"" {  } { { "../VHDL/experiencia_05.vhd" "TX" { Text "C:/Users/Operador/Downloads/PCS3335-main/Experiencia05/VHDL/experiencia_05.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712955940072 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1712955940785 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "serial_out:TX\|serial_intern High " "Register serial_out:TX\|serial_intern will power up to High" {  } { { "../VHDL/serial_out.vhd" "" { Text "C:/Users/Operador/Downloads/PCS3335-main/Experiencia05/VHDL/serial_out.vhd" 51 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1712955940998 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1712955940998 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "31 " "31 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1712955941051 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1712955941207 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712955941207 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "120 " "Implemented 120 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1712955941249 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1712955941249 ""} { "Info" "ICUT_CUT_TM_LCELLS" "107 " "Implemented 107 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1712955941249 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1712955941249 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4837 " "Peak virtual memory: 4837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712955941268 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 12 18:05:41 2024 " "Processing ended: Fri Apr 12 18:05:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712955941268 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712955941268 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712955941268 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712955941268 ""}
