{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1585920516575 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1585920516600 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 03 22:28:36 2020 " "Processing started: Fri Apr 03 22:28:36 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1585920516600 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585920516600 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cy10lp -c cy10lp " "Command: quartus_map --read_settings_files=on --write_settings_files=off cy10lp -c cy10lp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585920516601 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1585920517338 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1585920517399 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "cy10lp_qsys.qsys " "Elaborating Platform Designer system entity \"cy10lp_qsys.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585920527487 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.22:28:52 Progress: Loading qsys/cy10lp_qsys.qsys " "2020.04.03.22:28:52 Progress: Loading qsys/cy10lp_qsys.qsys" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920532126 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.22:28:52 Progress: Reading input file " "2020.04.03.22:28:52 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920532659 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.22:28:52 Progress: Adding avl_dmem \[altera_avalon_mm_bridge 19.1\] " "2020.04.03.22:28:52 Progress: Adding avl_dmem \[altera_avalon_mm_bridge 19.1\]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920532766 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.22:28:53 Progress: Parameterizing module avl_dmem " "2020.04.03.22:28:53 Progress: Parameterizing module avl_dmem" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920533862 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.22:28:53 Progress: Adding avl_imem \[altera_avalon_mm_bridge 19.1\] " "2020.04.03.22:28:53 Progress: Adding avl_imem \[altera_avalon_mm_bridge 19.1\]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920533866 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.22:28:53 Progress: Parameterizing module avl_imem " "2020.04.03.22:28:53 Progress: Parameterizing module avl_imem" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920533867 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.22:28:53 Progress: Adding avl_uart \[altera_avalon_mm_bridge 19.1\] " "2020.04.03.22:28:53 Progress: Adding avl_uart \[altera_avalon_mm_bridge 19.1\]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920533869 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.22:28:53 Progress: Parameterizing module avl_uart " "2020.04.03.22:28:53 Progress: Parameterizing module avl_uart" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920533869 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.22:28:53 Progress: Adding bld_id \[altera_avalon_pio 19.1\] " "2020.04.03.22:28:53 Progress: Adding bld_id \[altera_avalon_pio 19.1\]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920533870 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.22:28:53 Progress: Parameterizing module bld_id " "2020.04.03.22:28:53 Progress: Parameterizing module bld_id" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920533914 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.22:28:53 Progress: Adding clk \[clock_source 19.1\] " "2020.04.03.22:28:53 Progress: Adding clk \[clock_source 19.1\]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920533915 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.22:28:54 Progress: Parameterizing module clk " "2020.04.03.22:28:54 Progress: Parameterizing module clk" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920534024 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.22:28:54 Progress: Adding clk_sdram \[altera_clock_bridge 19.1\] " "2020.04.03.22:28:54 Progress: Adding clk_sdram \[altera_clock_bridge 19.1\]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920534026 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.22:28:54 Progress: Parameterizing module clk_sdram " "2020.04.03.22:28:54 Progress: Parameterizing module clk_sdram" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920534041 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.22:28:54 Progress: Adding default_slave \[altera_error_response_slave 19.1\] " "2020.04.03.22:28:54 Progress: Adding default_slave \[altera_error_response_slave 19.1\]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920534042 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.22:28:54 Progress: Parameterizing module default_slave " "2020.04.03.22:28:54 Progress: Parameterizing module default_slave" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920534068 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.22:28:54 Progress: Adding onchip_ram \[altera_avalon_onchip_memory2 19.1\] " "2020.04.03.22:28:54 Progress: Adding onchip_ram \[altera_avalon_onchip_memory2 19.1\]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920534069 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.22:28:54 Progress: Parameterizing module onchip_ram " "2020.04.03.22:28:54 Progress: Parameterizing module onchip_ram" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920534091 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.22:28:54 Progress: Adding pio_hex_1_0 \[altera_avalon_pio 19.1\] " "2020.04.03.22:28:54 Progress: Adding pio_hex_1_0 \[altera_avalon_pio 19.1\]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920534093 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.22:28:54 Progress: Parameterizing module pio_hex_1_0 " "2020.04.03.22:28:54 Progress: Parameterizing module pio_hex_1_0" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920534094 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.22:28:54 Progress: Adding pio_hex_3_2 \[altera_avalon_pio 19.1\] " "2020.04.03.22:28:54 Progress: Adding pio_hex_3_2 \[altera_avalon_pio 19.1\]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920534095 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.22:28:54 Progress: Parameterizing module pio_hex_3_2 " "2020.04.03.22:28:54 Progress: Parameterizing module pio_hex_3_2" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920534095 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.22:28:54 Progress: Adding pio_hex_5_4 \[altera_avalon_pio 19.1\] " "2020.04.03.22:28:54 Progress: Adding pio_hex_5_4 \[altera_avalon_pio 19.1\]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920534096 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.22:28:54 Progress: Parameterizing module pio_hex_5_4 " "2020.04.03.22:28:54 Progress: Parameterizing module pio_hex_5_4" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920534097 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.22:28:54 Progress: Adding pio_led \[altera_avalon_pio 19.1\] " "2020.04.03.22:28:54 Progress: Adding pio_led \[altera_avalon_pio 19.1\]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920534097 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.22:28:54 Progress: Parameterizing module pio_led " "2020.04.03.22:28:54 Progress: Parameterizing module pio_led" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920534098 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.22:28:54 Progress: Adding pio_sw \[altera_avalon_pio 19.1\] " "2020.04.03.22:28:54 Progress: Adding pio_sw \[altera_avalon_pio 19.1\]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920534099 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.22:28:54 Progress: Parameterizing module pio_sw " "2020.04.03.22:28:54 Progress: Parameterizing module pio_sw" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920534100 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.22:28:54 Progress: Adding sdram \[altera_avalon_new_sdram_controller 19.1\] " "2020.04.03.22:28:54 Progress: Adding sdram \[altera_avalon_new_sdram_controller 19.1\]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920534101 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.22:28:54 Progress: Parameterizing module sdram " "2020.04.03.22:28:54 Progress: Parameterizing module sdram" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920534123 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.22:28:54 Progress: Building connections " "2020.04.03.22:28:54 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920534124 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.22:28:54 Progress: Parameterizing connections " "2020.04.03.22:28:54 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920534165 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.22:28:54 Progress: Validating " "2020.04.03.22:28:54 Progress: Validating" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920534168 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.22:28:54 Progress: Done reading input file " "2020.04.03.22:28:54 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920534546 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cy10lp_qsys.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Cy10lp_qsys.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920534939 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cy10lp_qsys: Generating cy10lp_qsys \"cy10lp_qsys\" for QUARTUS_SYNTH " "Cy10lp_qsys: Generating cy10lp_qsys \"cy10lp_qsys\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920536176 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0 " "Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920539352 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_001.src3 and cmd_mux_003.sink1 " "Inserting clock-crossing logic between cmd_demux_001.src3 and cmd_mux_003.sink1" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920539366 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3 " "Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920539371 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_003.src1 and rsp_mux_001.sink3 " "Inserting clock-crossing logic between rsp_demux_003.src1 and rsp_mux_001.sink3" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920539378 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avl_dmem: \"cy10lp_qsys\" instantiated altera_avalon_mm_bridge \"avl_dmem\" " "Avl_dmem: \"cy10lp_qsys\" instantiated altera_avalon_mm_bridge \"avl_dmem\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920542615 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Bld_id: Starting RTL generation for module 'cy10lp_qsys_bld_id' " "Bld_id: Starting RTL generation for module 'cy10lp_qsys_bld_id'" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920542636 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Bld_id:   Generation command is \[exec C:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cy10lp_qsys_bld_id --dir=C:/Users/atsu/AppData/Local/Temp/alt8355_4268567829824410738.dir/0003_bld_id_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/atsu/AppData/Local/Temp/alt8355_4268567829824410738.dir/0003_bld_id_gen//cy10lp_qsys_bld_id_component_configuration.pl  --do_build_sim=0  \] " "Bld_id:   Generation command is \[exec C:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cy10lp_qsys_bld_id --dir=C:/Users/atsu/AppData/Local/Temp/alt8355_4268567829824410738.dir/0003_bld_id_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/atsu/AppData/Local/Temp/alt8355_4268567829824410738.dir/0003_bld_id_gen//cy10lp_qsys_bld_id_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920542636 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Bld_id: Done RTL generation for module 'cy10lp_qsys_bld_id' " "Bld_id: Done RTL generation for module 'cy10lp_qsys_bld_id'" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920543061 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Bld_id: \"cy10lp_qsys\" instantiated altera_avalon_pio \"bld_id\" " "Bld_id: \"cy10lp_qsys\" instantiated altera_avalon_pio \"bld_id\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920543069 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Default_slave: \"cy10lp_qsys\" instantiated altera_error_response_slave \"default_slave\" " "Default_slave: \"cy10lp_qsys\" instantiated altera_error_response_slave \"default_slave\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920543076 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_ram: Starting RTL generation for module 'cy10lp_qsys_onchip_ram' " "Onchip_ram: Starting RTL generation for module 'cy10lp_qsys_onchip_ram'" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920543093 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_ram:   Generation command is \[exec C:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=cy10lp_qsys_onchip_ram --dir=C:/Users/atsu/AppData/Local/Temp/alt8355_4268567829824410738.dir/0004_onchip_ram_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/atsu/AppData/Local/Temp/alt8355_4268567829824410738.dir/0004_onchip_ram_gen//cy10lp_qsys_onchip_ram_component_configuration.pl  --do_build_sim=0  \] " "Onchip_ram:   Generation command is \[exec C:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=cy10lp_qsys_onchip_ram --dir=C:/Users/atsu/AppData/Local/Temp/alt8355_4268567829824410738.dir/0004_onchip_ram_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/atsu/AppData/Local/Temp/alt8355_4268567829824410738.dir/0004_onchip_ram_gen//cy10lp_qsys_onchip_ram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920543093 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_ram: Done RTL generation for module 'cy10lp_qsys_onchip_ram' " "Onchip_ram: Done RTL generation for module 'cy10lp_qsys_onchip_ram'" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920543555 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_ram: \"cy10lp_qsys\" instantiated altera_avalon_onchip_memory2 \"onchip_ram\" " "Onchip_ram: \"cy10lp_qsys\" instantiated altera_avalon_onchip_memory2 \"onchip_ram\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920543563 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_hex_1_0: Starting RTL generation for module 'cy10lp_qsys_pio_hex_1_0' " "Pio_hex_1_0: Starting RTL generation for module 'cy10lp_qsys_pio_hex_1_0'" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920543576 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_hex_1_0:   Generation command is \[exec C:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cy10lp_qsys_pio_hex_1_0 --dir=C:/Users/atsu/AppData/Local/Temp/alt8355_4268567829824410738.dir/0005_pio_hex_1_0_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/atsu/AppData/Local/Temp/alt8355_4268567829824410738.dir/0005_pio_hex_1_0_gen//cy10lp_qsys_pio_hex_1_0_component_configuration.pl  --do_build_sim=0  \] " "Pio_hex_1_0:   Generation command is \[exec C:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cy10lp_qsys_pio_hex_1_0 --dir=C:/Users/atsu/AppData/Local/Temp/alt8355_4268567829824410738.dir/0005_pio_hex_1_0_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/atsu/AppData/Local/Temp/alt8355_4268567829824410738.dir/0005_pio_hex_1_0_gen//cy10lp_qsys_pio_hex_1_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920543578 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_hex_1_0: Done RTL generation for module 'cy10lp_qsys_pio_hex_1_0' " "Pio_hex_1_0: Done RTL generation for module 'cy10lp_qsys_pio_hex_1_0'" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920543913 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_hex_1_0: \"cy10lp_qsys\" instantiated altera_avalon_pio \"pio_hex_1_0\" " "Pio_hex_1_0: \"cy10lp_qsys\" instantiated altera_avalon_pio \"pio_hex_1_0\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920543923 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_led: Starting RTL generation for module 'cy10lp_qsys_pio_led' " "Pio_led: Starting RTL generation for module 'cy10lp_qsys_pio_led'" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920543936 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_led:   Generation command is \[exec C:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cy10lp_qsys_pio_led --dir=C:/Users/atsu/AppData/Local/Temp/alt8355_4268567829824410738.dir/0006_pio_led_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/atsu/AppData/Local/Temp/alt8355_4268567829824410738.dir/0006_pio_led_gen//cy10lp_qsys_pio_led_component_configuration.pl  --do_build_sim=0  \] " "Pio_led:   Generation command is \[exec C:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cy10lp_qsys_pio_led --dir=C:/Users/atsu/AppData/Local/Temp/alt8355_4268567829824410738.dir/0006_pio_led_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/atsu/AppData/Local/Temp/alt8355_4268567829824410738.dir/0006_pio_led_gen//cy10lp_qsys_pio_led_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920543936 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_led: Done RTL generation for module 'cy10lp_qsys_pio_led' " "Pio_led: Done RTL generation for module 'cy10lp_qsys_pio_led'" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920544241 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_led: \"cy10lp_qsys\" instantiated altera_avalon_pio \"pio_led\" " "Pio_led: \"cy10lp_qsys\" instantiated altera_avalon_pio \"pio_led\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920544250 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_sw: Starting RTL generation for module 'cy10lp_qsys_pio_sw' " "Pio_sw: Starting RTL generation for module 'cy10lp_qsys_pio_sw'" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920544261 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_sw:   Generation command is \[exec C:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cy10lp_qsys_pio_sw --dir=C:/Users/atsu/AppData/Local/Temp/alt8355_4268567829824410738.dir/0007_pio_sw_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/atsu/AppData/Local/Temp/alt8355_4268567829824410738.dir/0007_pio_sw_gen//cy10lp_qsys_pio_sw_component_configuration.pl  --do_build_sim=0  \] " "Pio_sw:   Generation command is \[exec C:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cy10lp_qsys_pio_sw --dir=C:/Users/atsu/AppData/Local/Temp/alt8355_4268567829824410738.dir/0007_pio_sw_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/atsu/AppData/Local/Temp/alt8355_4268567829824410738.dir/0007_pio_sw_gen//cy10lp_qsys_pio_sw_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920544261 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_sw: Done RTL generation for module 'cy10lp_qsys_pio_sw' " "Pio_sw: Done RTL generation for module 'cy10lp_qsys_pio_sw'" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920544527 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_sw: \"cy10lp_qsys\" instantiated altera_avalon_pio \"pio_sw\" " "Pio_sw: \"cy10lp_qsys\" instantiated altera_avalon_pio \"pio_sw\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920544542 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Starting RTL generation for module 'cy10lp_qsys_sdram' " "Sdram: Starting RTL generation for module 'cy10lp_qsys_sdram'" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920544557 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram:   Generation command is \[exec C:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=cy10lp_qsys_sdram --dir=C:/Users/atsu/AppData/Local/Temp/alt8355_4268567829824410738.dir/0008_sdram_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/atsu/AppData/Local/Temp/alt8355_4268567829824410738.dir/0008_sdram_gen//cy10lp_qsys_sdram_component_configuration.pl  --do_build_sim=0  \] " "Sdram:   Generation command is \[exec C:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=cy10lp_qsys_sdram --dir=C:/Users/atsu/AppData/Local/Temp/alt8355_4268567829824410738.dir/0008_sdram_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/atsu/AppData/Local/Temp/alt8355_4268567829824410738.dir/0008_sdram_gen//cy10lp_qsys_sdram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920544557 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Done RTL generation for module 'cy10lp_qsys_sdram' " "Sdram: Done RTL generation for module 'cy10lp_qsys_sdram'" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920545066 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: \"cy10lp_qsys\" instantiated altera_avalon_new_sdram_controller \"sdram\" " "Sdram: \"cy10lp_qsys\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920545084 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920547725 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920547957 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920548196 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920548438 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920548633 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920548832 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920549040 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920549225 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920549433 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"cy10lp_qsys\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"cy10lp_qsys\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920551654 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"cy10lp_qsys\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"cy10lp_qsys\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920551664 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avl_imem_m0_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"avl_imem_m0_translator\" " "Avl_imem_m0_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"avl_imem_m0_translator\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920551672 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_ram_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_ram_s1_translator\" " "Onchip_ram_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_ram_s1_translator\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920551677 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avl_imem_m0_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"avl_imem_m0_agent\" " "Avl_imem_m0_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"avl_imem_m0_agent\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920551681 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Default_slave_axi_error_if_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_slave_ni \"default_slave_axi_error_if_agent\" " "Default_slave_axi_error_if_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_slave_ni \"default_slave_axi_error_if_agent\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920551688 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_ram_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_ram_s1_agent\" " "Onchip_ram_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_ram_s1_agent\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920551695 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920551708 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_ram_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"onchip_ram_s1_agent_rsp_fifo\" " "Onchip_ram_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"onchip_ram_s1_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920551712 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_avalon_sc_fifo.v " "Reusing file C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920551727 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920551754 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920551780 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920551796 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920551810 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\" " "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920551824 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\" " "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920551841 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avl_imem_m0_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"avl_imem_m0_limiter\" " "Avl_imem_m0_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"avl_imem_m0_limiter\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920551846 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_avalon_sc_fifo.v " "Reusing file C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920551849 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_ram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_ram_s1_burst_adapter\" " "Onchip_ram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_ram_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920551857 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920551875 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920551888 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920551896 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920551905 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920551953 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\" " "Cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920552000 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920552015 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920552028 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\" " "Rsp_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920552043 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\" " "Rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920552058 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920552085 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920552088 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920552109 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920552112 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_ram_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"onchip_ram_s1_rsp_width_adapter\" " "Onchip_ram_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"onchip_ram_s1_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920552116 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920552119 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920552120 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\" " "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920552125 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920552128 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920552402 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\" " "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920552714 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_002\" " "Avalon_st_adapter_002: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_002\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920552997 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920553006 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920553013 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_002\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_002\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920553021 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cy10lp_qsys: Done \"cy10lp_qsys\" with 42 modules, 61 files " "Cy10lp_qsys: Done \"cy10lp_qsys\" with 42 modules, 61 files" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920553023 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "cy10lp_qsys.qsys " "Finished elaborating Platform Designer system entity \"cy10lp_qsys.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585920554262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cy10lp.sv 1 1 " "Found 1 design units, including 1 entities, in source file cy10lp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cy10lp " "Found entity 1: cy10lp" {  } { { "cy10lp.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/cy10lp.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920554448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920554448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "ip/pll.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920554468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920554468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv/syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_ifu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_ifu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_pipe_ifu " "Found entity 1: scr1_pipe_ifu" {  } { { "../../../scr1/src/pipeline/scr1_pipe_ifu.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_ifu.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920554477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920554477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv/syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_idu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_idu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_pipe_idu " "Found entity 1: scr1_pipe_idu" {  } { { "../../../scr1/src/pipeline/scr1_pipe_idu.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_idu.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920554485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920554485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv/syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_exu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_exu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_pipe_exu " "Found entity 1: scr1_pipe_exu" {  } { { "../../../scr1/src/pipeline/scr1_pipe_exu.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_exu.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920554494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920554494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv/syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_pipe_csr " "Found entity 1: scr1_pipe_csr" {  } { { "../../../scr1/src/pipeline/scr1_pipe_csr.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_csr.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920554502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920554502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv/syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_hdu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_hdu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_pipe_hdu " "Found entity 1: scr1_pipe_hdu" {  } { { "../../../scr1/src/pipeline/scr1_pipe_hdu.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_hdu.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920554509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920554509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv/syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_ialu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_ialu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_pipe_ialu " "Found entity 1: scr1_pipe_ialu" {  } { { "../../../scr1/src/pipeline/scr1_pipe_ialu.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_ialu.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920554515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920554515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv/syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_lsu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_lsu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_pipe_lsu " "Found entity 1: scr1_pipe_lsu" {  } { { "../../../scr1/src/pipeline/scr1_pipe_lsu.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_lsu.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920554522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920554522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv/syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_mprf.sv 1 1 " "Found 1 design units, including 1 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_mprf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_pipe_mprf " "Found entity 1: scr1_pipe_mprf" {  } { { "../../../scr1/src/pipeline/scr1_pipe_mprf.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_mprf.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920554526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920554526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv/syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_tdu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_tdu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_pipe_tdu " "Found entity 1: scr1_pipe_tdu" {  } { { "../../../scr1/src/pipeline/scr1_pipe_tdu.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_tdu.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920554531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920554531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv/syntacore/scr1-sdk/scr1/src/pipeline/scr1_ipic.sv 1 1 " "Found 1 design units, including 1 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/pipeline/scr1_ipic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_ipic " "Found entity 1: scr1_ipic" {  } { { "../../../scr1/src/pipeline/scr1_ipic.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/pipeline/scr1_ipic.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920554536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920554536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv/syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_pipe_top " "Found entity 1: scr1_pipe_top" {  } { { "../../../scr1/src/pipeline/scr1_pipe_top.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_top.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920554544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920554544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv/syntacore/scr1-sdk/scr1/src/core/scr1_dm.sv 1 1 " "Found 1 design units, including 1 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/core/scr1_dm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_dm " "Found entity 1: scr1_dm" {  } { { "../../../scr1/src/core/scr1_dm.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/core/scr1_dm.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920554552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920554552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv/syntacore/scr1-sdk/scr1/src/core/scr1_dmi.sv 1 1 " "Found 1 design units, including 1 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/core/scr1_dmi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_dmi " "Found entity 1: scr1_dmi" {  } { { "../../../scr1/src/core/scr1_dmi.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/core/scr1_dmi.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920554557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920554557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv/syntacore/scr1-sdk/scr1/src/core/scr1_scu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/core/scr1_scu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_scu " "Found entity 1: scr1_scu" {  } { { "../../../scr1/src/core/scr1_scu.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/core/scr1_scu.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920554561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920554561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv/syntacore/scr1-sdk/scr1/src/core/scr1_tapc_shift_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/core/scr1_tapc_shift_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_tapc_shift_reg " "Found entity 1: scr1_tapc_shift_reg" {  } { { "../../../scr1/src/core/scr1_tapc_shift_reg.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/core/scr1_tapc_shift_reg.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920554564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920554564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv/syntacore/scr1-sdk/scr1/src/core/scr1_tapc_synchronizer.sv 1 1 " "Found 1 design units, including 1 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/core/scr1_tapc_synchronizer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_tapc_synchronizer " "Found entity 1: scr1_tapc_synchronizer" {  } { { "../../../scr1/src/core/scr1_tapc_synchronizer.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/core/scr1_tapc_synchronizer.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920554570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920554570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv/syntacore/scr1-sdk/scr1/src/core/scr1_tapc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/core/scr1_tapc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_tapc " "Found entity 1: scr1_tapc" {  } { { "../../../scr1/src/core/scr1_tapc.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/core/scr1_tapc.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920554575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920554575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv/syntacore/scr1-sdk/scr1/src/core/primitives/scr1_reset_cells.sv 6 6 " "Found 6 design units, including 6 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/core/primitives/scr1_reset_cells.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_reset_buf_cell " "Found entity 1: scr1_reset_buf_cell" {  } { { "../../../scr1/src/core/primitives/scr1_reset_cells.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/core/primitives/scr1_reset_cells.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920554579 ""} { "Info" "ISGN_ENTITY_NAME" "2 scr1_reset_sync_cell " "Found entity 2: scr1_reset_sync_cell" {  } { { "../../../scr1/src/core/primitives/scr1_reset_cells.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/core/primitives/scr1_reset_cells.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920554579 ""} { "Info" "ISGN_ENTITY_NAME" "3 scr1_reset_buf_qlfy_cell " "Found entity 3: scr1_reset_buf_qlfy_cell" {  } { { "../../../scr1/src/core/primitives/scr1_reset_cells.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/core/primitives/scr1_reset_cells.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920554579 ""} { "Info" "ISGN_ENTITY_NAME" "4 scr1_reset_and2_cell " "Found entity 4: scr1_reset_and2_cell" {  } { { "../../../scr1/src/core/primitives/scr1_reset_cells.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/core/primitives/scr1_reset_cells.sv" 132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920554579 ""} { "Info" "ISGN_ENTITY_NAME" "5 scr1_reset_and3_cell " "Found entity 5: scr1_reset_and3_cell" {  } { { "../../../scr1/src/core/primitives/scr1_reset_cells.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/core/primitives/scr1_reset_cells.sv" 144 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920554579 ""} { "Info" "ISGN_ENTITY_NAME" "6 scr1_reset_mux2_cell " "Found entity 6: scr1_reset_mux2_cell" {  } { { "../../../scr1/src/core/primitives/scr1_reset_cells.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/core/primitives/scr1_reset_cells.sv" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920554579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920554579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv/syntacore/scr1-sdk/scr1/src/core/scr1_core_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/core/scr1_core_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_core_top " "Found entity 1: scr1_core_top" {  } { { "../../../scr1/src/core/scr1_core_top.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/core/scr1_core_top.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920554587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920554587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv/syntacore/scr1-sdk/scr1/src/top/scr1_imem_ahb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/top/scr1_imem_ahb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_imem_ahb " "Found entity 1: scr1_imem_ahb" {  } { { "../../../scr1/src/top/scr1_imem_ahb.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/top/scr1_imem_ahb.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920554592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920554592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv/syntacore/scr1-sdk/scr1/src/top/scr1_imem_router.sv 1 1 " "Found 1 design units, including 1 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/top/scr1_imem_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_imem_router " "Found entity 1: scr1_imem_router" {  } { { "../../../scr1/src/top/scr1_imem_router.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/top/scr1_imem_router.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920554596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920554596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv/syntacore/scr1-sdk/scr1/src/top/scr1_dmem_ahb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/top/scr1_dmem_ahb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_dmem_ahb " "Found entity 1: scr1_dmem_ahb" {  } { { "../../../scr1/src/top/scr1_dmem_ahb.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/top/scr1_dmem_ahb.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920554601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920554601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv/syntacore/scr1-sdk/scr1/src/top/scr1_dmem_router.sv 1 1 " "Found 1 design units, including 1 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/top/scr1_dmem_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_dmem_router " "Found entity 1: scr1_dmem_router" {  } { { "../../../scr1/src/top/scr1_dmem_router.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/top/scr1_dmem_router.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920554605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920554605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv/syntacore/scr1-sdk/scr1/src/top/scr1_dp_memory.sv 0 0 " "Found 0 design units, including 0 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/top/scr1_dp_memory.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920554608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv/syntacore/scr1-sdk/scr1/src/top/scr1_tcm.sv 0 0 " "Found 0 design units, including 0 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/top/scr1_tcm.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920554611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv/syntacore/scr1-sdk/scr1/src/top/scr1_timer.sv 1 1 " "Found 1 design units, including 1 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/top/scr1_timer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_timer " "Found entity 1: scr1_timer" {  } { { "../../../scr1/src/top/scr1_timer.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/top/scr1_timer.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920554616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920554616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv/syntacore/scr1-sdk/scr1/src/top/scr1_top_ahb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/top/scr1_top_ahb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_top_ahb " "Found entity 1: scr1_top_ahb" {  } { { "../../../scr1/src/top/scr1_top_ahb.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/top/scr1_top_ahb.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920554622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920554622 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "write WRITE ahb_avalon_bridge.sv(12) " "Verilog HDL Declaration information at ahb_avalon_bridge.sv(12): object \"write\" differs only in case from object \"WRITE\" in the same scope" {  } { { "ip/ahb_avalon_bridge.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/ahb_avalon_bridge.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1585920554639 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "read READ ahb_avalon_bridge.sv(13) " "Verilog HDL Declaration information at ahb_avalon_bridge.sv(13): object \"read\" differs only in case from object \"READ\" in the same scope" {  } { { "ip/ahb_avalon_bridge.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/ahb_avalon_bridge.sv" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1585920554639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ahb_avalon_bridge.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/ahb_avalon_bridge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ahb_avalon_bridge " "Found entity 1: ahb_avalon_bridge" {  } { { "ip/ahb_avalon_bridge.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/ahb_avalon_bridge.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920554640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920554640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/uart/timescale.v 0 0 " "Found 0 design units, including 0 entities, in source file ip/uart/timescale.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920554644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/uart/raminfr.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/uart/raminfr.v" { { "Info" "ISGN_ENTITY_NAME" "1 raminfr " "Found entity 1: raminfr" {  } { { "ip/uart/raminfr.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/raminfr.v" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920554648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920554648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/uart/uart_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/uart/uart_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_wb " "Found entity 1: uart_wb" {  } { { "ip/uart/uart_wb.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_wb.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920554684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920554684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/uart/uart_transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/uart/uart_transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_transmitter " "Found entity 1: uart_transmitter" {  } { { "ip/uart/uart_transmitter.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_transmitter.v" 154 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920554698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920554698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/uart/uart_top.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/uart/uart_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_top " "Found entity 1: uart_top" {  } { { "ip/uart/uart_top.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_top.v" 140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920554715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920554715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/uart/uart_tfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/uart/uart_tfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tfifo " "Found entity 1: uart_tfifo" {  } { { "ip/uart/uart_tfifo.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_tfifo.v" 144 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920554729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920554729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/uart/uart_sync_flops.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/uart/uart_sync_flops.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_sync_flops " "Found entity 1: uart_sync_flops" {  } { { "ip/uart/uart_sync_flops.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_sync_flops.v" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920554743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920554743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/uart/uart_rfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/uart/uart_rfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rfifo " "Found entity 1: uart_rfifo" {  } { { "ip/uart/uart_rfifo.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_rfifo.v" 150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920554760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920554760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/uart/uart_regs.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/uart/uart_regs.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_regs " "Found entity 1: uart_regs" {  } { { "ip/uart/uart_regs.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_regs.v" 231 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920554778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920554778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/uart/uart_receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/uart/uart_receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_receiver " "Found entity 1: uart_receiver" {  } { { "ip/uart/uart_receiver.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_receiver.v" 198 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920554794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920554794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/cy10lp_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/cy10lp_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 cy10lp_qsys " "Found entity 1: cy10lp_qsys" {  } { { "db/ip/cy10lp_qsys/cy10lp_qsys.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/cy10lp_qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920554818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920554818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "db/ip/cy10lp_qsys/submodules/altera_avalon_mm_bridge.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920554832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920554832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/cy10lp_qsys/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920554838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920554838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/cy10lp_qsys/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920554844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920554844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "db/ip/cy10lp_qsys/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920554849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920554849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/cy10lp_qsys/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920554853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920554853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/cy10lp_qsys/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920554859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920554859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/cy10lp_qsys/submodules/altera_default_burst_converter.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920554865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920554865 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LOG_WRITE_DATA log_write_data altera_error_response_slave.sv(46) " "Verilog HDL Declaration information at altera_error_response_slave.sv(46): object \"LOG_WRITE_DATA\" differs only in case from object \"log_write_data\" in the same scope" {  } { { "db/ip/cy10lp_qsys/submodules/altera_error_response_slave.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_error_response_slave.sv" 46 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1585920554881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/altera_error_response_slave.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/altera_error_response_slave.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_error_response_slave " "Found entity 1: altera_error_response_slave" {  } { { "db/ip/cy10lp_qsys/submodules/altera_error_response_slave.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_error_response_slave.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920554882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920554882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/altera_error_response_slave_reg_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/altera_error_response_slave_reg_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_error_response_slave_reg_fifo " "Found entity 1: altera_error_response_slave_reg_fifo" {  } { { "db/ip/cy10lp_qsys/submodules/altera_error_response_slave_reg_fifo.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_error_response_slave_reg_fifo.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920554887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920554887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/altera_error_response_slave_resp_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/altera_error_response_slave_resp_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_error_response_slave_resp_logic " "Found entity 1: altera_error_response_slave_resp_logic" {  } { { "db/ip/cy10lp_qsys/submodules/altera_error_response_slave_resp_logic.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_error_response_slave_resp_logic.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920554901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920554901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/cy10lp_qsys/submodules/altera_incr_burst_converter.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920554914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920554914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/cy10lp_qsys/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920554918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920554918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cy10lp_qsys/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/cy10lp_qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920554922 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/cy10lp_qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920554922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920554922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/altera_merlin_axi_slave_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/altera_merlin_axi_slave_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_slave_ni " "Found entity 1: altera_merlin_axi_slave_ni" {  } { { "db/ip/cy10lp_qsys/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_axi_slave_ni.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920554941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920554941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/cy10lp_qsys/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920554955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920554955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/cy10lp_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/cy10lp_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920554976 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/cy10lp_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920554976 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/cy10lp_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920554976 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/cy10lp_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920554976 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/cy10lp_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920554976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920554976 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/cy10lp_qsys/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1585920555000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/cy10lp_qsys/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920555001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920555001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/cy10lp_qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920555007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920555007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/cy10lp_qsys/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920555011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920555011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/cy10lp_qsys/submodules/altera_merlin_master_agent.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920555025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920555025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/cy10lp_qsys/submodules/altera_merlin_master_translator.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920555040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920555040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cy10lp_qsys/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/cy10lp_qsys/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920555057 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/cy10lp_qsys/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920555057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920555057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/cy10lp_qsys/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920555074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920555074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/cy10lp_qsys/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920555088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920555088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/cy10lp_qsys/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920555105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920555105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/cy10lp_qsys/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920555125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920555125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/cy10lp_qsys/submodules/altera_reset_controller.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920555150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920555150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/cy10lp_qsys/submodules/altera_reset_synchronizer.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920555156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920555156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/cy10lp_qsys/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920555170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920555170 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/cy10lp_qsys/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1585920555184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/cy10lp_qsys/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920555185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920555185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_bld_id.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/cy10lp_qsys_bld_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 cy10lp_qsys_bld_id " "Found entity 1: cy10lp_qsys_bld_id" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_bld_id.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_bld_id.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920555191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920555191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cy10lp_qsys_mm_interconnect_0 " "Found entity 1: cy10lp_qsys_mm_interconnect_0" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920555286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920555286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 cy10lp_qsys_mm_interconnect_0_avalon_st_adapter " "Found entity 1: cy10lp_qsys_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920555294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920555294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_001" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920555302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920555302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920555311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920555311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_002.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_002.v" { { "Info" "ISGN_ENTITY_NAME" "1 cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_002 " "Found entity 1: cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_002" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_002.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_002.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920555318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920555318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0 " "Found entity 1: cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920555324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920555324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920555330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920555330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cy10lp_qsys_mm_interconnect_0_cmd_demux " "Found entity 1: cy10lp_qsys_mm_interconnect_0_cmd_demux" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920555337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920555337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cy10lp_qsys_mm_interconnect_0_cmd_demux_001 " "Found entity 1: cy10lp_qsys_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920555360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920555360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cy10lp_qsys_mm_interconnect_0_cmd_mux " "Found entity 1: cy10lp_qsys_mm_interconnect_0_cmd_mux" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920555384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920555384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_cmd_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_cmd_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cy10lp_qsys_mm_interconnect_0_cmd_mux_004 " "Found entity 1: cy10lp_qsys_mm_interconnect_0_cmd_mux_004" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_cmd_mux_004.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_cmd_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920555392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920555392 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cy10lp_qsys_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at cy10lp_qsys_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1585920555409 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cy10lp_qsys_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at cy10lp_qsys_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1585920555410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cy10lp_qsys_mm_interconnect_0_router_default_decode " "Found entity 1: cy10lp_qsys_mm_interconnect_0_router_default_decode" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920555413 ""} { "Info" "ISGN_ENTITY_NAME" "2 cy10lp_qsys_mm_interconnect_0_router " "Found entity 2: cy10lp_qsys_mm_interconnect_0_router" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920555413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920555413 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cy10lp_qsys_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at cy10lp_qsys_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_001.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1585920555429 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cy10lp_qsys_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at cy10lp_qsys_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_001.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1585920555429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cy10lp_qsys_mm_interconnect_0_router_001_default_decode " "Found entity 1: cy10lp_qsys_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_001.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920555433 ""} { "Info" "ISGN_ENTITY_NAME" "2 cy10lp_qsys_mm_interconnect_0_router_001 " "Found entity 2: cy10lp_qsys_mm_interconnect_0_router_001" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_001.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920555433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920555433 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cy10lp_qsys_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at cy10lp_qsys_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_002.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1585920555438 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cy10lp_qsys_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at cy10lp_qsys_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_002.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1585920555438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cy10lp_qsys_mm_interconnect_0_router_002_default_decode " "Found entity 1: cy10lp_qsys_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_002.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920555441 ""} { "Info" "ISGN_ENTITY_NAME" "2 cy10lp_qsys_mm_interconnect_0_router_002 " "Found entity 2: cy10lp_qsys_mm_interconnect_0_router_002" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_002.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920555441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920555441 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cy10lp_qsys_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at cy10lp_qsys_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_004.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1585920555446 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cy10lp_qsys_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at cy10lp_qsys_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_004.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1585920555447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cy10lp_qsys_mm_interconnect_0_router_004_default_decode " "Found entity 1: cy10lp_qsys_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_004.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920555449 ""} { "Info" "ISGN_ENTITY_NAME" "2 cy10lp_qsys_mm_interconnect_0_router_004 " "Found entity 2: cy10lp_qsys_mm_interconnect_0_router_004" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_004.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920555449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920555449 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cy10lp_qsys_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at cy10lp_qsys_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_005.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1585920555454 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cy10lp_qsys_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at cy10lp_qsys_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_005.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1585920555455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cy10lp_qsys_mm_interconnect_0_router_005_default_decode " "Found entity 1: cy10lp_qsys_mm_interconnect_0_router_005_default_decode" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_005.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920555457 ""} { "Info" "ISGN_ENTITY_NAME" "2 cy10lp_qsys_mm_interconnect_0_router_005 " "Found entity 2: cy10lp_qsys_mm_interconnect_0_router_005" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_005.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920555457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920555457 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cy10lp_qsys_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at cy10lp_qsys_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_006.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1585920555461 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cy10lp_qsys_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at cy10lp_qsys_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_006.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1585920555462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cy10lp_qsys_mm_interconnect_0_router_006_default_decode " "Found entity 1: cy10lp_qsys_mm_interconnect_0_router_006_default_decode" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_006.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920555464 ""} { "Info" "ISGN_ENTITY_NAME" "2 cy10lp_qsys_mm_interconnect_0_router_006 " "Found entity 2: cy10lp_qsys_mm_interconnect_0_router_006" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_006.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920555464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920555464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cy10lp_qsys_mm_interconnect_0_rsp_demux " "Found entity 1: cy10lp_qsys_mm_interconnect_0_rsp_demux" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920555471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920555471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cy10lp_qsys_mm_interconnect_0_rsp_demux_003 " "Found entity 1: cy10lp_qsys_mm_interconnect_0_rsp_demux_003" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_rsp_demux_003.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920555479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920555479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_rsp_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_rsp_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cy10lp_qsys_mm_interconnect_0_rsp_demux_004 " "Found entity 1: cy10lp_qsys_mm_interconnect_0_rsp_demux_004" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_rsp_demux_004.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_rsp_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920555486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920555486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cy10lp_qsys_mm_interconnect_0_rsp_mux " "Found entity 1: cy10lp_qsys_mm_interconnect_0_rsp_mux" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920555504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920555504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cy10lp_qsys_mm_interconnect_0_rsp_mux_001 " "Found entity 1: cy10lp_qsys_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920555532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920555532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_onchip_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/cy10lp_qsys_onchip_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 cy10lp_qsys_onchip_ram " "Found entity 1: cy10lp_qsys_onchip_ram" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_onchip_ram.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_onchip_ram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920555538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920555538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_pio_hex_1_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/cy10lp_qsys_pio_hex_1_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cy10lp_qsys_pio_hex_1_0 " "Found entity 1: cy10lp_qsys_pio_hex_1_0" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_pio_hex_1_0.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_pio_hex_1_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920555545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920555545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_pio_led.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/cy10lp_qsys_pio_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 cy10lp_qsys_pio_led " "Found entity 1: cy10lp_qsys_pio_led" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_pio_led.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_pio_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920555551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920555551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_pio_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/cy10lp_qsys_pio_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 cy10lp_qsys_pio_sw " "Found entity 1: cy10lp_qsys_pio_sw" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_pio_sw.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_pio_sw.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920555557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920555557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cy10lp_qsys/submodules/cy10lp_qsys_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 cy10lp_qsys_sdram_input_efifo_module " "Found entity 1: cy10lp_qsys_sdram_input_efifo_module" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_sdram.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920555584 ""} { "Info" "ISGN_ENTITY_NAME" "2 cy10lp_qsys_sdram " "Found entity 2: cy10lp_qsys_sdram" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_sdram.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920555584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920555584 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rf_overrun uart_regs.v(400) " "Verilog HDL Implicit Net warning at uart_regs.v(400): created implicit net for \"rf_overrun\"" {  } { { "ip/uart/uart_regs.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_regs.v" 400 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920555585 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rf_push_pulse uart_regs.v(400) " "Verilog HDL Implicit Net warning at uart_regs.v(400): created implicit net for \"rf_push_pulse\"" {  } { { "ip/uart/uart_regs.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_regs.v" 400 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920555585 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cy10lp_qsys_sdram.v(318) " "Verilog HDL or VHDL warning at cy10lp_qsys_sdram.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_sdram.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1585920555680 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cy10lp_qsys_sdram.v(328) " "Verilog HDL or VHDL warning at cy10lp_qsys_sdram.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_sdram.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1585920555681 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cy10lp_qsys_sdram.v(338) " "Verilog HDL or VHDL warning at cy10lp_qsys_sdram.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_sdram.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1585920555681 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cy10lp_qsys_sdram.v(682) " "Verilog HDL or VHDL warning at cy10lp_qsys_sdram.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_sdram.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1585920555682 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cy10lp " "Elaborating entity \"cy10lp\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1585920556324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:i_pll " "Elaborating entity \"pll\" for hierarchy \"pll:i_pll\"" {  } { { "cy10lp.sv" "i_pll" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/cy10lp.sv" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920556357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:i_pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:i_pll\|altpll:altpll_component\"" {  } { { "ip/pll.v" "altpll_component" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/pll.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920556427 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:i_pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:i_pll\|altpll:altpll_component\"" {  } { { "ip/pll.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/pll.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920556451 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:i_pll\|altpll:altpll_component " "Instantiated megafunction \"pll:i_pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585920556452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585920556452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585920556452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585920556452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585920556452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585920556452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585920556452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585920556452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585920556452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585920556452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585920556452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 2 " "Parameter \"clk2_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585920556452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 3000 " "Parameter \"clk2_phase_shift\" = \"3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585920556452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585920556452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585920556452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585920556452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585920556452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585920556452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585920556452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585920556452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585920556452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585920556452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585920556452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585920556452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585920556452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585920556452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585920556452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585920556452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585920556452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585920556452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585920556452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585920556452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585920556452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585920556452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585920556452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585920556452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585920556452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585920556452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585920556452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585920556452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585920556452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585920556452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585920556452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585920556452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585920556452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585920556452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585920556452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585920556452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585920556452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585920556452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585920556452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585920556452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585920556452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585920556452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585920556452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585920556452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585920556452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585920556452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585920556452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585920556452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585920556452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585920556452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585920556452 ""}  } { { "ip/pll.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/pll.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 1 0 "Analysis & Synthesis" 0 -1 1585920556452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920556525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920556525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:i_pll\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:i_pll\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920556527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_top_ahb scr1_top_ahb:i_scr1 " "Elaborating entity \"scr1_top_ahb\" for hierarchy \"scr1_top_ahb:i_scr1\"" {  } { { "cy10lp.sv" "i_scr1" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/cy10lp.sv" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920556547 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ahb_imem_cmd scr1_top_ahb.sv(111) " "Verilog HDL or VHDL warning at scr1_top_ahb.sv(111): object \"ahb_imem_cmd\" assigned a value but never read" {  } { { "../../../scr1/src/top/scr1_top_ahb.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/top/scr1_top_ahb.sv" 111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1585920556565 "|cy10lp|scr1_top_ahb:i_scr1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_reset_sync_cell scr1_top_ahb:i_scr1\|scr1_reset_sync_cell:i_pwrup_rstn_reset_sync " "Elaborating entity \"scr1_reset_sync_cell\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_reset_sync_cell:i_pwrup_rstn_reset_sync\"" {  } { { "../../../scr1/src/top/scr1_top_ahb.sv" "i_pwrup_rstn_reset_sync" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/top/scr1_top_ahb.sv" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920556569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_reset_buf_cell scr1_top_ahb:i_scr1\|scr1_reset_buf_cell:i_reset_buf_cell " "Elaborating entity \"scr1_reset_buf_cell\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_reset_buf_cell:i_reset_buf_cell\"" {  } { { "../../../scr1/src/top/scr1_top_ahb.sv" "i_reset_buf_cell" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/top/scr1_top_ahb.sv" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920556589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_core_top scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top " "Elaborating entity \"scr1_core_top\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\"" {  } { { "../../../scr1/src/top/scr1_top_ahb.sv" "i_core_top" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/top/scr1_top_ahb.sv" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920556604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_scu scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_scu:i_scu " "Elaborating entity \"scr1_scu\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_scu:i_scu\"" {  } { { "../../../scr1/src/core/scr1_core_top.sv" "i_scu" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/core/scr1_core_top.sv" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920556633 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dm_rst_n_qlfy scr1_scu.sv(123) " "Verilog HDL or VHDL warning at scr1_scu.sv(123): object \"dm_rst_n_qlfy\" assigned a value but never read" {  } { { "../../../scr1/src/core/scr1_scu.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/core/scr1_scu.sv" 123 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1585920556651 "|cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_reset_buf_qlfy_cell scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_scu:i_scu\|scr1_reset_buf_qlfy_cell:i_sys_rstn_buf_qlfy_cell " "Elaborating entity \"scr1_reset_buf_qlfy_cell\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_scu:i_scu\|scr1_reset_buf_qlfy_cell:i_sys_rstn_buf_qlfy_cell\"" {  } { { "../../../scr1/src/core/scr1_scu.sv" "i_sys_rstn_buf_qlfy_cell" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/core/scr1_scu.sv" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920556654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_reset_and2_cell scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_reset_and2_cell:i_tapc_rstn_and2_cell " "Elaborating entity \"scr1_reset_and2_cell\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_reset_and2_cell:i_tapc_rstn_and2_cell\"" {  } { { "../../../scr1/src/core/scr1_core_top.sv" "i_tapc_rstn_and2_cell" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/core/scr1_core_top.sv" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920556668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_pipe_top scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top " "Elaborating entity \"scr1_pipe_top\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\"" {  } { { "../../../scr1/src/core/scr1_core_top.sv" "i_pipe_top" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/core/scr1_core_top.sv" 382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920556684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_pipe_ifu scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_ifu:i_pipe_ifu " "Elaborating entity \"scr1_pipe_ifu\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_ifu:i_pipe_ifu\"" {  } { { "../../../scr1/src/pipeline/scr1_pipe_top.sv" "i_pipe_ifu" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_top.sv" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920556736 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "scr1_pipe_ifu.sv(258) " "Verilog HDL Case Statement information at scr1_pipe_ifu.sv(258): all case item expressions in this case statement are onehot" {  } { { "../../../scr1/src/pipeline/scr1_pipe_ifu.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_ifu.sv" 258 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 1 0 "Analysis & Synthesis" 0 -1 1585920556753 "|cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "scr1_pipe_ifu.sv(333) " "Verilog HDL Case Statement information at scr1_pipe_ifu.sv(333): all case item expressions in this case statement are onehot" {  } { { "../../../scr1/src/pipeline/scr1_pipe_ifu.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_ifu.sv" 333 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 1 0 "Analysis & Synthesis" 0 -1 1585920556753 "|cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "scr1_pipe_ifu.sv(500) " "Verilog HDL Case Statement information at scr1_pipe_ifu.sv(500): all case item expressions in this case statement are onehot" {  } { { "../../../scr1/src/pipeline/scr1_pipe_ifu.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_ifu.sv" 500 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 1 0 "Analysis & Synthesis" 0 -1 1585920556753 "|cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_pipe_idu scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_idu:i_pipe_idu " "Elaborating entity \"scr1_pipe_idu\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_idu:i_pipe_idu\"" {  } { { "../../../scr1/src/pipeline/scr1_pipe_top.sv" "i_pipe_idu" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_top.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920556760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_pipe_exu scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_exu:i_pipe_exu " "Elaborating entity \"scr1_pipe_exu\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_exu:i_pipe_exu\"" {  } { { "../../../scr1/src/pipeline/scr1_pipe_top.sv" "i_pipe_exu" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_top.sv" 436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920556782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_pipe_ialu scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_exu:i_pipe_exu\|scr1_pipe_ialu:i_ialu " "Elaborating entity \"scr1_pipe_ialu\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_exu:i_pipe_exu\|scr1_pipe_ialu:i_ialu\"" {  } { { "../../../scr1/src/pipeline/scr1_pipe_exu.sv" "i_ialu" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_exu.sv" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920556810 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "scr1_pipe_ialu.sv(343) " "Verilog HDL Case Statement information at scr1_pipe_ialu.sv(343): all case item expressions in this case statement are onehot" {  } { { "../../../scr1/src/pipeline/scr1_pipe_ialu.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_ialu.sv" 343 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 1 0 "Analysis & Synthesis" 0 -1 1585920556825 "|cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|scr1_pipe_ialu:i_ialu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_pipe_lsu scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_exu:i_pipe_exu\|scr1_pipe_lsu:i_lsu " "Elaborating entity \"scr1_pipe_lsu\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_exu:i_pipe_exu\|scr1_pipe_lsu:i_lsu\"" {  } { { "../../../scr1/src/pipeline/scr1_pipe_exu.sv" "i_lsu" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_exu.sv" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920556833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_pipe_mprf scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_mprf:i_pipe_mprf " "Elaborating entity \"scr1_pipe_mprf\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_mprf:i_pipe_mprf\"" {  } { { "../../../scr1/src/pipeline/scr1_pipe_top.sv" "i_pipe_mprf" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_top.sv" 453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920556859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_pipe_csr scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_csr:i_pipe_csr " "Elaborating entity \"scr1_pipe_csr\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_csr:i_pipe_csr\"" {  } { { "../../../scr1/src/pipeline/scr1_pipe_top.sv" "i_pipe_csr" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_top.sv" 520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920556899 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "scr1_pipe_csr.sv(792) " "Verilog HDL Case Statement information at scr1_pipe_csr.sv(792): all case item expressions in this case statement are onehot" {  } { { "../../../scr1/src/pipeline/scr1_pipe_csr.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_csr.sv" 792 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 1 0 "Analysis & Synthesis" 0 -1 1585920556921 "|cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "scr1_pipe_csr.sv(838) " "Verilog HDL Case Statement information at scr1_pipe_csr.sv(838): all case item expressions in this case statement are onehot" {  } { { "../../../scr1/src/pipeline/scr1_pipe_csr.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_csr.sv" 838 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 1 0 "Analysis & Synthesis" 0 -1 1585920556921 "|cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_ipic scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_ipic:i_pipe_ipic " "Elaborating entity \"scr1_ipic\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_ipic:i_pipe_ipic\"" {  } { { "../../../scr1/src/pipeline/scr1_pipe_top.sv" "i_pipe_ipic" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_top.sv" 540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920556930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_pipe_tdu scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_tdu:i_pipe_tdu " "Elaborating entity \"scr1_pipe_tdu\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_tdu:i_pipe_tdu\"" {  } { { "../../../scr1/src/pipeline/scr1_pipe_top.sv" "i_pipe_tdu" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_top.sv" 604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920556949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_pipe_hdu scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_hdu:i_pipe_hdu " "Elaborating entity \"scr1_pipe_hdu\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_hdu:i_pipe_hdu\"" {  } { { "../../../scr1/src/pipeline/scr1_pipe_top.sv" "i_pipe_hdu" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_top.sv" 692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920556968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_tapc scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_tapc:i_tapc " "Elaborating entity \"scr1_tapc\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_tapc:i_tapc\"" {  } { { "../../../scr1/src/core/scr1_core_top.sv" "i_tapc" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/core/scr1_core_top.sv" 409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920556989 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "scr1_tapc.sv(170) " "Verilog HDL Case Statement information at scr1_tapc.sv(170): all case item expressions in this case statement are onehot" {  } { { "../../../scr1/src/core/scr1_tapc.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/core/scr1_tapc.sv" 170 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 1 0 "Analysis & Synthesis" 0 -1 1585920556999 "|cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_tapc_shift_reg scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_tapc:i_tapc\|scr1_tapc_shift_reg:i_bypass_reg " "Elaborating entity \"scr1_tapc_shift_reg\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_tapc:i_tapc\|scr1_tapc_shift_reg:i_bypass_reg\"" {  } { { "../../../scr1/src/core/scr1_tapc.sv" "i_bypass_reg" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/core/scr1_tapc.sv" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920557003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_tapc_shift_reg scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_tapc:i_tapc\|scr1_tapc_shift_reg:i_tap_idcode_reg " "Elaborating entity \"scr1_tapc_shift_reg\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_tapc:i_tapc\|scr1_tapc_shift_reg:i_tap_idcode_reg\"" {  } { { "../../../scr1/src/core/scr1_tapc.sv" "i_tap_idcode_reg" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/core/scr1_tapc.sv" 361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920557019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_tapc_synchronizer scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_tapc_synchronizer:i_tapc_synchronizer " "Elaborating entity \"scr1_tapc_synchronizer\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_tapc_synchronizer:i_tapc_synchronizer\"" {  } { { "../../../scr1/src/core/scr1_core_top.sv" "i_tapc_synchronizer" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/core/scr1_core_top.sv" 440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920557035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_dmi scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_dmi:i_dmi " "Elaborating entity \"scr1_dmi\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_dmi:i_dmi\"" {  } { { "../../../scr1/src/core/scr1_core_top.sv" "i_dmi" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/core/scr1_core_top.sv" 463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920557048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_dm scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_dm:i_dm " "Elaborating entity \"scr1_dm\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_dm:i_dm\"" {  } { { "../../../scr1/src/core/scr1_core_top.sv" "i_dm" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/core/scr1_core_top.sv" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920557061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_timer scr1_top_ahb:i_scr1\|scr1_timer:i_timer " "Elaborating entity \"scr1_timer\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_timer:i_timer\"" {  } { { "../../../scr1/src/top/scr1_top_ahb.sv" "i_timer" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/top/scr1_top_ahb.sv" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920557101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_dmem_router scr1_top_ahb:i_scr1\|scr1_dmem_router:i_dmem_router " "Elaborating entity \"scr1_dmem_router\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_dmem_router:i_dmem_router\"" {  } { { "../../../scr1/src/top/scr1_top_ahb.sv" "i_dmem_router" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/top/scr1_top_ahb.sv" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920557125 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "scr1_dmem_router.sv(110) " "Verilog HDL Case Statement information at scr1_dmem_router.sv(110): all case item expressions in this case statement are onehot" {  } { { "../../../scr1/src/top/scr1_dmem_router.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/top/scr1_dmem_router.sv" 110 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 1 0 "Analysis & Synthesis" 0 -1 1585920557135 "|cy10lp|scr1_top_ahb:i_scr1|scr1_dmem_router:i_dmem_router"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_imem_ahb scr1_top_ahb:i_scr1\|scr1_imem_ahb:i_imem_ahb " "Elaborating entity \"scr1_imem_ahb\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_imem_ahb:i_imem_ahb\"" {  } { { "../../../scr1/src/top/scr1_top_ahb.sv" "i_imem_ahb" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/top/scr1_top_ahb.sv" 445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920557139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_dmem_ahb scr1_top_ahb:i_scr1\|scr1_dmem_ahb:i_dmem_ahb " "Elaborating entity \"scr1_dmem_ahb\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_dmem_ahb:i_dmem_ahb\"" {  } { { "../../../scr1/src/top/scr1_top_ahb.sv" "i_dmem_ahb" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/top/scr1_top_ahb.sv" 475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920557149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_top uart_top:i_uart " "Elaborating entity \"uart_top\" for hierarchy \"uart_top:i_uart\"" {  } { { "cy10lp.sv" "i_uart" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/cy10lp.sv" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920557168 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "(...\|uart_top) UART INFO: Data bus width is 8. No Debug interface.\\n uart_top.v(327) " "Verilog HDL Display System Task info at uart_top.v(327): (...\|uart_top) UART INFO: Data bus width is 8. No Debug interface.\\n" {  } { { "ip/uart/uart_top.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_top.v" 327 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920557177 "|cy10lp|uart_top:i_uart"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "(...\|uart_top) UART INFO: Doesn't have baudrate output\\n uart_top.v(334) " "Verilog HDL Display System Task info at uart_top.v(334): (...\|uart_top) UART INFO: Doesn't have baudrate output\\n" {  } { { "ip/uart/uart_top.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_top.v" 334 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920557177 "|cy10lp|uart_top:i_uart"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_wb uart_top:i_uart\|uart_wb:wb_interface " "Elaborating entity \"uart_wb\" for hierarchy \"uart_top:i_uart\|uart_wb:wb_interface\"" {  } { { "ip/uart/uart_top.v" "wb_interface" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_top.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920557179 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wb_sel_is uart_wb.v(189) " "Verilog HDL or VHDL warning at uart_wb.v(189): object \"wb_sel_is\" assigned a value but never read" {  } { { "ip/uart/uart_wb.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_wb.v" 189 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1585920557183 "|cy10lp|uart_top:i_uart|uart_wb:wb_interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_regs uart_top:i_uart\|uart_regs:regs " "Elaborating entity \"uart_regs\" for hierarchy \"uart_top:i_uart\|uart_regs:regs\"" {  } { { "ip/uart/uart_top.v" "regs" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_top.v" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920557186 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(611) " "Verilog HDL assignment warning at uart_regs.v(611): truncated value with size 32 to match size of target (1)" {  } { { "ip/uart/uart_regs.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_regs.v" 611 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1585920557198 "|cy10lp|uart_top:i_uart|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(623) " "Verilog HDL assignment warning at uart_regs.v(623): truncated value with size 32 to match size of target (1)" {  } { { "ip/uart/uart_regs.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_regs.v" 623 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1585920557198 "|cy10lp|uart_top:i_uart|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(634) " "Verilog HDL assignment warning at uart_regs.v(634): truncated value with size 32 to match size of target (1)" {  } { { "ip/uart/uart_regs.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_regs.v" 634 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1585920557198 "|cy10lp|uart_top:i_uart|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(645) " "Verilog HDL assignment warning at uart_regs.v(645): truncated value with size 32 to match size of target (1)" {  } { { "ip/uart/uart_regs.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_regs.v" 645 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1585920557198 "|cy10lp|uart_top:i_uart|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(656) " "Verilog HDL assignment warning at uart_regs.v(656): truncated value with size 32 to match size of target (1)" {  } { { "ip/uart/uart_regs.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_regs.v" 656 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1585920557198 "|cy10lp|uart_top:i_uart|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(667) " "Verilog HDL assignment warning at uart_regs.v(667): truncated value with size 32 to match size of target (1)" {  } { { "ip/uart/uart_regs.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_regs.v" 667 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1585920557198 "|cy10lp|uart_top:i_uart|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(678) " "Verilog HDL assignment warning at uart_regs.v(678): truncated value with size 32 to match size of target (1)" {  } { { "ip/uart/uart_regs.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_regs.v" 678 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1585920557198 "|cy10lp|uart_top:i_uart|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(689) " "Verilog HDL assignment warning at uart_regs.v(689): truncated value with size 32 to match size of target (1)" {  } { { "ip/uart/uart_regs.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_regs.v" 689 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1585920557198 "|cy10lp|uart_top:i_uart|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_regs.v(698) " "Verilog HDL assignment warning at uart_regs.v(698): truncated value with size 32 to match size of target (16)" {  } { { "ip/uart/uart_regs.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_regs.v" 698 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1585920557198 "|cy10lp|uart_top:i_uart|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_regs.v(700) " "Verilog HDL assignment warning at uart_regs.v(700): truncated value with size 32 to match size of target (16)" {  } { { "ip/uart/uart_regs.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_regs.v" 700 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1585920557198 "|cy10lp|uart_top:i_uart|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_regs.v(738) " "Verilog HDL assignment warning at uart_regs.v(738): truncated value with size 32 to match size of target (8)" {  } { { "ip/uart/uart_regs.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_regs.v" 738 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1585920557198 "|cy10lp|uart_top:i_uart|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(807) " "Verilog HDL assignment warning at uart_regs.v(807): truncated value with size 32 to match size of target (1)" {  } { { "ip/uart/uart_regs.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_regs.v" 807 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1585920557198 "|cy10lp|uart_top:i_uart|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(814) " "Verilog HDL assignment warning at uart_regs.v(814): truncated value with size 32 to match size of target (1)" {  } { { "ip/uart/uart_regs.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_regs.v" 814 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1585920557198 "|cy10lp|uart_top:i_uart|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(821) " "Verilog HDL assignment warning at uart_regs.v(821): truncated value with size 32 to match size of target (1)" {  } { { "ip/uart/uart_regs.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_regs.v" 821 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1585920557198 "|cy10lp|uart_top:i_uart|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(828) " "Verilog HDL assignment warning at uart_regs.v(828): truncated value with size 32 to match size of target (1)" {  } { { "ip/uart/uart_regs.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_regs.v" 828 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1585920557198 "|cy10lp|uart_top:i_uart|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(835) " "Verilog HDL assignment warning at uart_regs.v(835): truncated value with size 32 to match size of target (1)" {  } { { "ip/uart/uart_regs.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_regs.v" 835 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1585920557198 "|cy10lp|uart_top:i_uart|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(846) " "Verilog HDL assignment warning at uart_regs.v(846): truncated value with size 32 to match size of target (1)" {  } { { "ip/uart/uart_regs.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_regs.v" 846 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1585920557198 "|cy10lp|uart_top:i_uart|uart_regs:regs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_transmitter uart_top:i_uart\|uart_regs:regs\|uart_transmitter:transmitter " "Elaborating entity \"uart_transmitter\" for hierarchy \"uart_top:i_uart\|uart_regs:regs\|uart_transmitter:transmitter\"" {  } { { "ip/uart/uart_regs.v" "transmitter" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_regs.v" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920557201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tfifo uart_top:i_uart\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx " "Elaborating entity \"uart_tfifo\" for hierarchy \"uart_top:i_uart\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\"" {  } { { "ip/uart/uart_transmitter.v" "fifo_tx" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_transmitter.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920557220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "raminfr uart_top:i_uart\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo " "Elaborating entity \"raminfr\" for hierarchy \"uart_top:i_uart\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\"" {  } { { "ip/uart/uart_tfifo.v" "tfifo" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_tfifo.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920557228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_sync_flops uart_top:i_uart\|uart_regs:regs\|uart_sync_flops:i_uart_sync_flops " "Elaborating entity \"uart_sync_flops\" for hierarchy \"uart_top:i_uart\|uart_regs:regs\|uart_sync_flops:i_uart_sync_flops\"" {  } { { "ip/uart/uart_regs.v" "i_uart_sync_flops" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_regs.v" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920557240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_receiver uart_top:i_uart\|uart_regs:regs\|uart_receiver:receiver " "Elaborating entity \"uart_receiver\" for hierarchy \"uart_top:i_uart\|uart_regs:regs\|uart_receiver:receiver\"" {  } { { "ip/uart/uart_regs.v" "receiver" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_regs.v" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920557270 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rbit_in uart_receiver.v(225) " "Verilog HDL or VHDL warning at uart_receiver.v(225): object \"rbit_in\" assigned a value but never read" {  } { { "ip/uart/uart_receiver.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_receiver.v" 225 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1585920557295 "|cy10lp|uart_top:i_uart|uart_regs:regs|uart_receiver:receiver"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rcounter16_eq_1 uart_receiver.v(258) " "Verilog HDL or VHDL warning at uart_receiver.v(258): object \"rcounter16_eq_1\" assigned a value but never read" {  } { { "ip/uart/uart_receiver.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_receiver.v" 258 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1585920557295 "|cy10lp|uart_top:i_uart|uart_regs:regs|uart_receiver:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_receiver.v(463) " "Verilog HDL assignment warning at uart_receiver.v(463): truncated value with size 32 to match size of target (8)" {  } { { "ip/uart/uart_receiver.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_receiver.v" 463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1585920557295 "|cy10lp|uart_top:i_uart|uart_regs:regs|uart_receiver:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 uart_receiver.v(479) " "Verilog HDL assignment warning at uart_receiver.v(479): truncated value with size 32 to match size of target (10)" {  } { { "ip/uart/uart_receiver.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_receiver.v" 479 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1585920557295 "|cy10lp|uart_top:i_uart|uart_regs:regs|uart_receiver:receiver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rfifo uart_top:i_uart\|uart_regs:regs\|uart_receiver:receiver\|uart_rfifo:fifo_rx " "Elaborating entity \"uart_rfifo\" for hierarchy \"uart_top:i_uart\|uart_regs:regs\|uart_receiver:receiver\|uart_rfifo:fifo_rx\"" {  } { { "ip/uart/uart_receiver.v" "fifo_rx" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_receiver.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920557297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ahb_avalon_bridge ahb_avalon_bridge:i_ahb_imem " "Elaborating entity \"ahb_avalon_bridge\" for hierarchy \"ahb_avalon_bridge:i_ahb_imem\"" {  } { { "cy10lp.sv" "i_ahb_imem" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/cy10lp.sv" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920557315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cy10lp_qsys cy10lp_qsys:i_cy10lp_qsys " "Elaborating entity \"cy10lp_qsys\" for hierarchy \"cy10lp_qsys:i_cy10lp_qsys\"" {  } { { "cy10lp.sv" "i_cy10lp_qsys" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/cy10lp.sv" 384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920557330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge cy10lp_qsys:i_cy10lp_qsys\|altera_avalon_mm_bridge:avl_dmem " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"cy10lp_qsys:i_cy10lp_qsys\|altera_avalon_mm_bridge:avl_dmem\"" {  } { { "db/ip/cy10lp_qsys/cy10lp_qsys.v" "avl_dmem" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/cy10lp_qsys.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920557356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge cy10lp_qsys:i_cy10lp_qsys\|altera_avalon_mm_bridge:avl_uart " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"cy10lp_qsys:i_cy10lp_qsys\|altera_avalon_mm_bridge:avl_uart\"" {  } { { "db/ip/cy10lp_qsys/cy10lp_qsys.v" "avl_uart" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/cy10lp_qsys.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920557374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cy10lp_qsys_bld_id cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_bld_id:bld_id " "Elaborating entity \"cy10lp_qsys_bld_id\" for hierarchy \"cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_bld_id:bld_id\"" {  } { { "db/ip/cy10lp_qsys/cy10lp_qsys.v" "bld_id" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/cy10lp_qsys.v" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920557384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_error_response_slave cy10lp_qsys:i_cy10lp_qsys\|altera_error_response_slave:default_slave " "Elaborating entity \"altera_error_response_slave\" for hierarchy \"cy10lp_qsys:i_cy10lp_qsys\|altera_error_response_slave:default_slave\"" {  } { { "db/ip/cy10lp_qsys/cy10lp_qsys.v" "default_slave" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/cy10lp_qsys.v" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920557396 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "av_write_in altera_error_response_slave.sv(267) " "Verilog HDL or VHDL warning at altera_error_response_slave.sv(267): object \"av_write_in\" assigned a value but never read" {  } { { "db/ip/cy10lp_qsys/submodules/altera_error_response_slave.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_error_response_slave.sv" 267 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1585920557404 "|cy10lp|cy10lp_qsys:i_cy10lp_qsys|altera_error_response_slave:default_slave"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "av_read_in altera_error_response_slave.sv(268) " "Verilog HDL or VHDL warning at altera_error_response_slave.sv(268): object \"av_read_in\" assigned a value but never read" {  } { { "db/ip/cy10lp_qsys/submodules/altera_error_response_slave.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_error_response_slave.sv" 268 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1585920557404 "|cy10lp|cy10lp_qsys:i_cy10lp_qsys|altera_error_response_slave:default_slave"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "av_address_in altera_error_response_slave.sv(269) " "Verilog HDL or VHDL warning at altera_error_response_slave.sv(269): object \"av_address_in\" assigned a value but never read" {  } { { "db/ip/cy10lp_qsys/submodules/altera_error_response_slave.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_error_response_slave.sv" 269 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1585920557404 "|cy10lp|cy10lp_qsys:i_cy10lp_qsys|altera_error_response_slave:default_slave"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "av_writedata_in altera_error_response_slave.sv(270) " "Verilog HDL or VHDL warning at altera_error_response_slave.sv(270): object \"av_writedata_in\" assigned a value but never read" {  } { { "db/ip/cy10lp_qsys/submodules/altera_error_response_slave.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_error_response_slave.sv" 270 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1585920557404 "|cy10lp|cy10lp_qsys:i_cy10lp_qsys|altera_error_response_slave:default_slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_error_response_slave_resp_logic cy10lp_qsys:i_cy10lp_qsys\|altera_error_response_slave:default_slave\|altera_error_response_slave_resp_logic:write_channel_resp " "Elaborating entity \"altera_error_response_slave_resp_logic\" for hierarchy \"cy10lp_qsys:i_cy10lp_qsys\|altera_error_response_slave:default_slave\|altera_error_response_slave_resp_logic:write_channel_resp\"" {  } { { "db/ip/cy10lp_qsys/submodules/altera_error_response_slave.sv" "write_channel_resp" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_error_response_slave.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920557409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_error_response_slave_resp_logic cy10lp_qsys:i_cy10lp_qsys\|altera_error_response_slave:default_slave\|altera_error_response_slave_resp_logic:read_channel_resp " "Elaborating entity \"altera_error_response_slave_resp_logic\" for hierarchy \"cy10lp_qsys:i_cy10lp_qsys\|altera_error_response_slave:default_slave\|altera_error_response_slave_resp_logic:read_channel_resp\"" {  } { { "db/ip/cy10lp_qsys/submodules/altera_error_response_slave.sv" "read_channel_resp" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_error_response_slave.sv" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920557423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cy10lp_qsys_onchip_ram cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_onchip_ram:onchip_ram " "Elaborating entity \"cy10lp_qsys_onchip_ram\" for hierarchy \"cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_onchip_ram:onchip_ram\"" {  } { { "db/ip/cy10lp_qsys/cy10lp_qsys.v" "onchip_ram" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/cy10lp_qsys.v" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920557440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_onchip_ram.v" "the_altsyncram" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_onchip_ram.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920557515 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_onchip_ram.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_onchip_ram.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920557525 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585920557525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file de10lite.hex " "Parameter \"init_file\" = \"de10lite.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585920557525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585920557525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 8192 " "Parameter \"maximum_depth\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585920557525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585920557525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585920557525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585920557525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585920557525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585920557525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585920557525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585920557525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 8 " "Parameter \"width_byteena_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585920557525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585920557525 ""}  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_onchip_ram.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_onchip_ram.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 1 0 "Analysis & Synthesis" 0 -1 1585920557525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4gf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4gf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4gf1 " "Found entity 1: altsyncram_4gf1" {  } { { "db/altsyncram_4gf1.tdf" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/altsyncram_4gf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920557595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920557595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4gf1 cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated " "Elaborating entity \"altsyncram_4gf1\" for hierarchy \"cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920557596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cy10lp_qsys_pio_hex_1_0 cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_pio_hex_1_0:pio_hex_1_0 " "Elaborating entity \"cy10lp_qsys_pio_hex_1_0\" for hierarchy \"cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_pio_hex_1_0:pio_hex_1_0\"" {  } { { "db/ip/cy10lp_qsys/cy10lp_qsys.v" "pio_hex_1_0" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/cy10lp_qsys.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920557635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cy10lp_qsys_pio_led cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_pio_led:pio_led " "Elaborating entity \"cy10lp_qsys_pio_led\" for hierarchy \"cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_pio_led:pio_led\"" {  } { { "db/ip/cy10lp_qsys/cy10lp_qsys.v" "pio_led" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/cy10lp_qsys.v" 384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920557655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cy10lp_qsys_pio_sw cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_pio_sw:pio_sw " "Elaborating entity \"cy10lp_qsys_pio_sw\" for hierarchy \"cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_pio_sw:pio_sw\"" {  } { { "db/ip/cy10lp_qsys/cy10lp_qsys.v" "pio_sw" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/cy10lp_qsys.v" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920557671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cy10lp_qsys_sdram cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_sdram:sdram " "Elaborating entity \"cy10lp_qsys_sdram\" for hierarchy \"cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_sdram:sdram\"" {  } { { "db/ip/cy10lp_qsys/cy10lp_qsys.v" "sdram" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/cy10lp_qsys.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920557679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cy10lp_qsys_sdram_input_efifo_module cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_sdram:sdram\|cy10lp_qsys_sdram_input_efifo_module:the_cy10lp_qsys_sdram_input_efifo_module " "Elaborating entity \"cy10lp_qsys_sdram_input_efifo_module\" for hierarchy \"cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_sdram:sdram\|cy10lp_qsys_sdram_input_efifo_module:the_cy10lp_qsys_sdram_input_efifo_module\"" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_sdram.v" "the_cy10lp_qsys_sdram_input_efifo_module" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920557702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cy10lp_qsys_mm_interconnect_0 cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"cy10lp_qsys_mm_interconnect_0\" for hierarchy \"cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/cy10lp_qsys/cy10lp_qsys.v" "mm_interconnect_0" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/cy10lp_qsys.v" 530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920557717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:avl_imem_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:avl_imem_m0_translator\"" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v" "avl_imem_m0_translator" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v" 947 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920557813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_ram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_ram_s1_translator\"" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v" "onchip_ram_s1_translator" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v" 1071 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920557830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v" 1135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920557858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:avl_uart_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:avl_uart_s0_translator\"" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v" "avl_uart_s0_translator" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v" 1199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920557866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_led_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_led_s1_translator\"" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v" "pio_led_s1_translator" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v" 1263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920557877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:avl_imem_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:avl_imem_m0_agent\"" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v" "avl_imem_m0_agent" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v" 1664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920557903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:avl_dmem_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:avl_dmem_m0_agent\"" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v" "avl_dmem_m0_agent" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v" 1745 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920557928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_slave_ni cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent " "Elaborating entity \"altera_merlin_axi_slave_ni\" for hierarchy \"cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent\"" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v" "default_slave_axi_error_if_agent" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v" 1864 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920557937 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 altera_merlin_axi_slave_ni.sv(314) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(314): truncated value with size 5 to match size of target (4)" {  } { { "db/ip/cy10lp_qsys/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_axi_slave_ni.sv" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1585920557964 "|cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 altera_merlin_axi_slave_ni.sv(327) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(327): truncated value with size 5 to match size of target (4)" {  } { { "db/ip/cy10lp_qsys/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_axi_slave_ni.sv" 327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1585920557964 "|cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 altera_merlin_axi_slave_ni.sv(580) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(580): truncated value with size 5 to match size of target (4)" {  } { { "db/ip/cy10lp_qsys/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_axi_slave_ni.sv" 580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1585920557964 "|cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "db/ip/cy10lp_qsys/submodules/altera_merlin_axi_slave_ni.sv" "check_and_align_address_to_size" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_axi_slave_ni.sv" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920557967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor\"" {  } { { "db/ip/cy10lp_qsys/submodules/altera_merlin_axi_slave_ni.sv" "read_burst_uncompressor" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_axi_slave_ni.sv" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920557975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent\|altera_avalon_sc_fifo:write_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent\|altera_avalon_sc_fifo:write_rsp_fifo\"" {  } { { "db/ip/cy10lp_qsys/submodules/altera_merlin_axi_slave_ni.sv" "write_rsp_fifo" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_axi_slave_ni.sv" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920558002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_ram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_ram_s1_agent\"" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v" "onchip_ram_s1_agent" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v" 1948 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920558023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_ram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_ram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/cy10lp_qsys/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920558043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo\"" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v" "onchip_ram_s1_agent_rsp_fifo" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920558067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v" 2073 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920558095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/cy10lp_qsys/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920558111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v" 2114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920558126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v" 2155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920558157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:avl_uart_s0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:avl_uart_s0_agent\"" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v" "avl_uart_s0_agent" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v" 2239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920558179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo\"" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v" "avl_uart_s0_agent_rsp_fifo" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v" 2280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920558197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cy10lp_qsys_mm_interconnect_0_router cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|cy10lp_qsys_mm_interconnect_0_router:router " "Elaborating entity \"cy10lp_qsys_mm_interconnect_0_router\" for hierarchy \"cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|cy10lp_qsys_mm_interconnect_0_router:router\"" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v" "router" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v" 3046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920558262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cy10lp_qsys_mm_interconnect_0_router_default_decode cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|cy10lp_qsys_mm_interconnect_0_router:router\|cy10lp_qsys_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"cy10lp_qsys_mm_interconnect_0_router_default_decode\" for hierarchy \"cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|cy10lp_qsys_mm_interconnect_0_router:router\|cy10lp_qsys_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router.sv" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920558269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cy10lp_qsys_mm_interconnect_0_router_001 cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|cy10lp_qsys_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"cy10lp_qsys_mm_interconnect_0_router_001\" for hierarchy \"cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|cy10lp_qsys_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v" "router_001" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v" 3062 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920558277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cy10lp_qsys_mm_interconnect_0_router_001_default_decode cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|cy10lp_qsys_mm_interconnect_0_router_001:router_001\|cy10lp_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"cy10lp_qsys_mm_interconnect_0_router_001_default_decode\" for hierarchy \"cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|cy10lp_qsys_mm_interconnect_0_router_001:router_001\|cy10lp_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_001.sv" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920558285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cy10lp_qsys_mm_interconnect_0_router_002 cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|cy10lp_qsys_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"cy10lp_qsys_mm_interconnect_0_router_002\" for hierarchy \"cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|cy10lp_qsys_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v" "router_002" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v" 3078 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920558297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cy10lp_qsys_mm_interconnect_0_router_002_default_decode cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|cy10lp_qsys_mm_interconnect_0_router_002:router_002\|cy10lp_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"cy10lp_qsys_mm_interconnect_0_router_002_default_decode\" for hierarchy \"cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|cy10lp_qsys_mm_interconnect_0_router_002:router_002\|cy10lp_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920558316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cy10lp_qsys_mm_interconnect_0_router_004 cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|cy10lp_qsys_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"cy10lp_qsys_mm_interconnect_0_router_004\" for hierarchy \"cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|cy10lp_qsys_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v" "router_004" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v" 3110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920558337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cy10lp_qsys_mm_interconnect_0_router_004_default_decode cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|cy10lp_qsys_mm_interconnect_0_router_004:router_004\|cy10lp_qsys_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"cy10lp_qsys_mm_interconnect_0_router_004_default_decode\" for hierarchy \"cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|cy10lp_qsys_mm_interconnect_0_router_004:router_004\|cy10lp_qsys_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_004.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920558351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cy10lp_qsys_mm_interconnect_0_router_005 cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|cy10lp_qsys_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"cy10lp_qsys_mm_interconnect_0_router_005\" for hierarchy \"cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|cy10lp_qsys_mm_interconnect_0_router_005:router_005\"" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v" "router_005" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v" 3126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920558358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cy10lp_qsys_mm_interconnect_0_router_005_default_decode cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|cy10lp_qsys_mm_interconnect_0_router_005:router_005\|cy10lp_qsys_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"cy10lp_qsys_mm_interconnect_0_router_005_default_decode\" for hierarchy \"cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|cy10lp_qsys_mm_interconnect_0_router_005:router_005\|cy10lp_qsys_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_005.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920558366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cy10lp_qsys_mm_interconnect_0_router_006 cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|cy10lp_qsys_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"cy10lp_qsys_mm_interconnect_0_router_006\" for hierarchy \"cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|cy10lp_qsys_mm_interconnect_0_router_006:router_006\"" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v" "router_006" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v" 3142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920558381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cy10lp_qsys_mm_interconnect_0_router_006_default_decode cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|cy10lp_qsys_mm_interconnect_0_router_006:router_006\|cy10lp_qsys_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"cy10lp_qsys_mm_interconnect_0_router_006_default_decode\" for hierarchy \"cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|cy10lp_qsys_mm_interconnect_0_router_006:router_006\|cy10lp_qsys_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_006.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920558398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:avl_imem_m0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:avl_imem_m0_limiter\"" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v" "avl_imem_m0_limiter" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v" 3288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920558423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter\"" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v" "onchip_ram_s1_burst_adapter" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v" 3388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920558438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/cy10lp_qsys/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920558447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v" 3438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920558459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/cy10lp_qsys/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920558478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cy10lp_qsys_mm_interconnect_0_cmd_demux cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|cy10lp_qsys_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"cy10lp_qsys_mm_interconnect_0_cmd_demux\" for hierarchy \"cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|cy10lp_qsys_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v" "cmd_demux" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v" 3473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920558489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cy10lp_qsys_mm_interconnect_0_cmd_demux_001 cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|cy10lp_qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"cy10lp_qsys_mm_interconnect_0_cmd_demux_001\" for hierarchy \"cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|cy10lp_qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v" 3550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920558505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cy10lp_qsys_mm_interconnect_0_cmd_mux cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|cy10lp_qsys_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"cy10lp_qsys_mm_interconnect_0_cmd_mux\" for hierarchy \"cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|cy10lp_qsys_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v" "cmd_mux" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v" 3573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920558537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|cy10lp_qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|cy10lp_qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_cmd_mux.sv" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920558547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|cy10lp_qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|cy10lp_qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/cy10lp_qsys/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920558555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cy10lp_qsys_mm_interconnect_0_cmd_mux_004 cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|cy10lp_qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_004 " "Elaborating entity \"cy10lp_qsys_mm_interconnect_0_cmd_mux_004\" for hierarchy \"cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|cy10lp_qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_004\"" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v" "cmd_mux_004" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v" 3659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920558581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cy10lp_qsys_mm_interconnect_0_rsp_demux cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|cy10lp_qsys_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"cy10lp_qsys_mm_interconnect_0_rsp_demux\" for hierarchy \"cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|cy10lp_qsys_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v" "rsp_demux" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v" 3784 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920558606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cy10lp_qsys_mm_interconnect_0_rsp_demux_003 cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|cy10lp_qsys_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"cy10lp_qsys_mm_interconnect_0_rsp_demux_003\" for hierarchy \"cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|cy10lp_qsys_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v" "rsp_demux_003" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v" 3853 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920558622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cy10lp_qsys_mm_interconnect_0_rsp_demux_004 cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|cy10lp_qsys_mm_interconnect_0_rsp_demux_004:rsp_demux_004 " "Elaborating entity \"cy10lp_qsys_mm_interconnect_0_rsp_demux_004\" for hierarchy \"cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|cy10lp_qsys_mm_interconnect_0_rsp_demux_004:rsp_demux_004\"" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v" "rsp_demux_004" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v" 3870 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920558635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cy10lp_qsys_mm_interconnect_0_rsp_mux cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|cy10lp_qsys_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"cy10lp_qsys_mm_interconnect_0_rsp_mux\" for hierarchy \"cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|cy10lp_qsys_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v" "rsp_mux" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v" 4007 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920558651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|cy10lp_qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|cy10lp_qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920558666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|cy10lp_qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|cy10lp_qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/cy10lp_qsys/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920558673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cy10lp_qsys_mm_interconnect_0_rsp_mux_001 cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|cy10lp_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"cy10lp_qsys_mm_interconnect_0_rsp_mux_001\" for hierarchy \"cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|cy10lp_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v" 4084 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920558685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|cy10lp_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|cy10lp_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_rsp_mux_001.sv" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920558706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|cy10lp_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|cy10lp_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/cy10lp_qsys/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920558714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_ram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_ram_s1_rsp_width_adapter\"" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v" "onchip_ram_s1_rsp_width_adapter" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v" 4150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920558727 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/cy10lp_qsys/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 1 0 "Analysis & Synthesis" 0 -1 1585920558737 "|cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/cy10lp_qsys/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 1 0 "Analysis & Synthesis" 0 -1 1585920558737 "|cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v" 4216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920558741 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/cy10lp_qsys/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1585920558759 "|cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/cy10lp_qsys/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1585920558759 "|cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/cy10lp_qsys/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1585920558759 "|cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter\"" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v" "onchip_ram_s1_cmd_width_adapter" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v" 4282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920558764 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/cy10lp_qsys/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1585920558780 "|cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/cy10lp_qsys/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1585920558780 "|cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/cy10lp_qsys/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1585920558781 "|cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v" 4348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920558786 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/cy10lp_qsys/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 1 0 "Analysis & Synthesis" 0 -1 1585920558797 "|cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/cy10lp_qsys/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 1 0 "Analysis & Synthesis" 0 -1 1585920558797 "|cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v" "crosser" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v" 4382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920558800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "db/ip/cy10lp_qsys/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920558811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "db/ip/cy10lp_qsys/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920558827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cy10lp_qsys_mm_interconnect_0_avalon_st_adapter cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|cy10lp_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"cy10lp_qsys_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|cy10lp_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v" 4513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920558856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|cy10lp_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|cy10lp_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920558864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_001 cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v" 4542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920558883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920558901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_002 cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002 " "Elaborating entity \"cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_002\" for hierarchy \"cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002\"" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v" "avalon_st_adapter_002" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v" 4571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920558913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0 cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002\|cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0:error_adapter_0 " "Elaborating entity \"cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0\" for hierarchy \"cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002\|cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_002.v" "error_adapter_0" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_002.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920558919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller cy10lp_qsys:i_cy10lp_qsys\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"cy10lp_qsys:i_cy10lp_qsys\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/cy10lp_qsys/cy10lp_qsys.v" "rst_controller" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/cy10lp_qsys.v" 593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920558951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer cy10lp_qsys:i_cy10lp_qsys\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"cy10lp_qsys:i_cy10lp_qsys\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/cy10lp_qsys/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920558962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer cy10lp_qsys:i_cy10lp_qsys\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"cy10lp_qsys:i_cy10lp_qsys\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/cy10lp_qsys/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920558975 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "uart_top:i_uart\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\|ram_rtl_0 " "Inferred RAM node \"uart_top:i_uart\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\|ram_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 1 0 "Analysis & Synthesis" 0 -1 1585920574312 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "uart_top:i_uart\|uart_regs:regs\|uart_receiver:receiver\|uart_rfifo:fifo_rx\|raminfr:rfifo\|ram_rtl_0 " "Inferred RAM node \"uart_top:i_uart\|uart_regs:regs\|uart_receiver:receiver\|uart_rfifo:fifo_rx\|raminfr:rfifo\|ram_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 1 0 "Analysis & Synthesis" 0 -1 1585920574312 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"cy10lp_qsys:i_cy10lp_qsys\|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "db/ip/cy10lp_qsys/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1585920574313 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1585920574313 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1585920577232 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "uart_top:i_uart\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"uart_top:i_uart\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585920603087 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585920603087 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585920603087 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585920603087 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585920603087 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585920603087 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585920603087 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585920603087 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585920603087 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585920603087 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585920603087 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585920603087 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585920603087 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585920603087 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1585920603087 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "uart_top:i_uart\|uart_regs:regs\|uart_receiver:receiver\|uart_rfifo:fifo_rx\|raminfr:rfifo\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"uart_top:i_uart\|uart_regs:regs\|uart_receiver:receiver\|uart_rfifo:fifo_rx\|raminfr:rfifo\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585920603087 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585920603087 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585920603087 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585920603087 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585920603087 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585920603087 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585920603087 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585920603087 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585920603087 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585920603087 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585920603087 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585920603087 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585920603087 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585920603087 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1585920603087 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1585920603087 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_exu:i_pipe_exu\|scr1_pipe_ialu:i_ialu\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_exu:i_pipe_exu\|scr1_pipe_ialu:i_ialu\|Mult0\"" {  } { { "../../../scr1/src/pipeline/scr1_pipe_ialu.sv" "Mult0" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_ialu.sv" 328 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1585920603091 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1585920603091 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_top:i_uart\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"uart_top:i_uart\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920603138 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_top:i_uart\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"uart_top:i_uart\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585920603139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585920603139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585920603139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585920603139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585920603139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585920603139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585920603139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585920603139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585920603139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585920603139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585920603139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585920603139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585920603139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585920603139 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 1 0 "Analysis & Synthesis" 0 -1 1585920603139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n9c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n9c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n9c1 " "Found entity 1: altsyncram_n9c1" {  } { { "db/altsyncram_n9c1.tdf" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/altsyncram_n9c1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920603199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920603199 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_exu:i_pipe_exu\|scr1_pipe_ialu:i_ialu\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_exu:i_pipe_exu\|scr1_pipe_ialu:i_ialu\|lpm_mult:Mult0\"" {  } { { "../../../scr1/src/pipeline/scr1_pipe_ialu.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_ialu.sv" 328 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585920603293 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_exu:i_pipe_exu\|scr1_pipe_ialu:i_ialu\|lpm_mult:Mult0 " "Instantiated megafunction \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_exu:i_pipe_exu\|scr1_pipe_ialu:i_ialu\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 33 " "Parameter \"LPM_WIDTHA\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585920603293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 33 " "Parameter \"LPM_WIDTHB\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585920603293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 66 " "Parameter \"LPM_WIDTHP\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585920603293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 66 " "Parameter \"LPM_WIDTHR\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585920603293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585920603293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585920603293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585920603293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585920603293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585920603293 ""}  } { { "../../../scr1/src/pipeline/scr1_pipe_ialu.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_ialu.sv" 328 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 1 0 "Analysis & Synthesis" 0 -1 1585920603293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_16t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_16t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_16t " "Found entity 1: mult_16t" {  } { { "db/mult_16t.tdf" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/mult_16t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585920603356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585920603356 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1585920607614 ""}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 speed 0 " "Resynthesizing 0 WYSIWYG logic cells and I/Os using \"speed\" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 17026 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "Analysis & Synthesis" 0 -1 1585920607734 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "250 " "Ignored 250 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "250 " "Ignored 250 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1585920607882 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1585920607882 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_sdram.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_sdram.v" 442 -1 0 } } { "ip/uart/uart_transmitter.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_transmitter.v" 172 -1 0 } } { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_pio_hex_1_0.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_pio_hex_1_0.v" 58 -1 0 } } { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_sdram.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_sdram.v" 356 -1 0 } } { "db/ip/cy10lp_qsys/submodules/altera_reset_synchronizer.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "ip/uart/uart_wb.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_wb.v" 191 -1 0 } } { "db/ip/cy10lp_qsys/submodules/altera_merlin_master_agent.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "db/ip/cy10lp_qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/cy10lp_qsys/submodules/cy10lp_qsys_sdram.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_sdram.v" 306 -1 0 } } { "../../../scr1/src/core/scr1_tapc.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/core/scr1_tapc.sv" 145 -1 0 } } { "db/ip/cy10lp_qsys/submodules/altera_avalon_mm_bridge.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_avalon_mm_bridge.v" 98 -1 0 } } { "ip/uart/uart_regs.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_regs.v" 479 -1 0 } } { "../../../scr1/src/pipeline/scr1_pipe_ifu.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_ifu.sv" 147 -1 0 } } { "../../../scr1/src/pipeline/scr1_pipe_exu.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_exu.sv" 611 -1 0 } } { "db/ip/cy10lp_qsys/submodules/altera_avalon_mm_bridge.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_avalon_mm_bridge.v" 159 -1 0 } } { "db/ip/cy10lp_qsys/submodules/altera_avalon_mm_bridge.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_avalon_mm_bridge.v" 227 -1 0 } } { "../../../scr1/src/core/scr1_dm.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/core/scr1_dm.sv" 1157 -1 0 } } { "../../../scr1/src/pipeline/scr1_ipic.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/pipeline/scr1_ipic.sv" 433 -1 0 } } { "../../../scr1/src/pipeline/scr1_pipe_csr.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_csr.sv" 739 -1 0 } } { "../../../scr1/src/pipeline/scr1_pipe_csr.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_csr.sv" 710 -1 0 } } { "../../../scr1/src/pipeline/scr1_pipe_csr.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_csr.sv" 555 -1 0 } } { "db/ip/cy10lp_qsys/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "ip/ahb_avalon_bridge.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/ahb_avalon_bridge.sv" 68 -1 0 } } { "../../../scr1/src/top/scr1_timer.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/top/scr1_timer.sv" 52 -1 0 } } { "ip/uart/uart_regs.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_regs.v" 862 -1 0 } } { "ip/uart/uart_regs.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_regs.v" 667 -1 0 } } { "ip/uart/uart_regs.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_regs.v" 678 -1 0 } } { "../../../scr1/src/core/scr1_dm.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/core/scr1_dm.sv" 79 -1 0 } } { "ip/uart/uart_regs.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_regs.v" 506 -1 0 } } { "ip/uart/uart_regs.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_regs.v" 659 -1 0 } } { "ip/uart/uart_regs.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_regs.v" 670 -1 0 } } { "ip/uart/uart_sync_flops.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_sync_flops.v" 116 -1 0 } } { "ip/uart/uart_sync_flops.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_sync_flops.v" 108 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1585920608546 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1585920608547 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "cy10lp.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/cy10lp.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585920634214 "|cy10lp|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 1 0 "Analysis & Synthesis" 0 -1 1585920634214 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "478 " "478 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1585920655820 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585920656395 ""}
{ "Info" "ISTA_SDC_FOUND" "cy10lp.sdc " "Reading SDC File: 'cy10lp.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Analysis & Synthesis" 0 -1 1585920657637 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "i_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " " You called derive_pll_clocks. User-defined clock found on pll: i_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Analysis & Synthesis" 0 -1 1585920657712 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "i_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " " You called derive_pll_clocks. User-defined clock found on pll: i_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Analysis & Synthesis" 0 -1 1585920657712 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "i_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " " You called derive_pll_clocks. User-defined clock found on pll: i_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Analysis & Synthesis" 0 -1 1585920657712 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Analysis & Synthesis" 0 -1 1585920657712 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Analysis & Synthesis" 0 -1 1585920657714 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Analysis & Synthesis" 0 -1 1585920657724 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Analysis & Synthesis" 0 -1 1585920658027 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Analysis & Synthesis" 0 -1 1585920658155 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1585920658156 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1585920658156 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  50.000    CLK_RISCV " "  50.000    CLK_RISCV" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1585920658156 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000    CLK_SDRAM " "  10.000    CLK_SDRAM" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1585920658156 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 CLK_SDRAM_EXT " "  10.000 CLK_SDRAM_EXT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1585920658156 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000     DRAM_CLK " "  10.000     DRAM_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1585920658156 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 200.000     JTAG_TCK " " 200.000     JTAG_TCK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1585920658156 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK2_50 " "  20.000 MAX10_CLK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1585920658156 ""}  } {  } 0 332111 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585920658156 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585920658903 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1585920660871 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585920660894 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1585920661418 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:05 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:05" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585920661474 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/output/cy10lp.map.smsg " "Generated suppressed messages file C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/output/cy10lp.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585920662958 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1585920664516 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585920664516 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14478 " "Implemented 14478 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1585920666794 ""} { "Info" "ICUT_CUT_TM_OPINS" "83 " "Implemented 83 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1585920666794 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1585920666794 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14273 " "Implemented 14273 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1585920666794 ""} { "Info" "ICUT_CUT_TM_RAMS" "80 " "Implemented 80 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1585920666794 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1585920666794 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1585920666794 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1585920666794 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5030 " "Peak virtual memory: 5030 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1585920667025 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 03 22:31:07 2020 " "Processing ended: Fri Apr 03 22:31:07 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1585920667025 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:31 " "Elapsed time: 00:02:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1585920667025 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:31 " "Total CPU time (on all processors): 00:03:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1585920667025 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1585920667025 ""}
