

================================================================
== Vivado HLS Report for 'Matrix_Vector_Activa'
================================================================
* Date:           Sat Jan 30 13:16:09 2021

* Version:        2020.1.1 (Build 2951007 on Wed Aug 05 23:24:06 MDT 2020)
* Project:        project_StreamingFCLayer_Batch_4
* Solution:       sol1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.409 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     8197|     8197| 81.970 us | 81.970 us |  8197|  8197|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     8195|     8195|         5|          1|          1|  8192|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 7 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%accu_V_0_0_0 = alloca i16"   --->   Operation 8 'alloca' 'accu_V_0_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%accu_V_0_1_0 = alloca i16"   --->   Operation 9 'alloca' 'accu_V_0_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%accu_V_0_2_0 = alloca i16"   --->   Operation 10 'alloca' 'accu_V_0_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%accu_V_0_3_0 = alloca i16"   --->   Operation 11 'alloca' 'accu_V_0_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sf_1 = alloca i32"   --->   Operation 12 'alloca' 'sf_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_V = alloca i32"   --->   Operation 13 'alloca' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_V_1 = alloca i32"   --->   Operation 14 'alloca' 'tmp_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_V_2 = alloca i32"   --->   Operation 15 'alloca' 'tmp_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_V_4 = alloca i32"   --->   Operation 16 'alloca' 'tmp_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_V_5 = alloca i32"   --->   Operation 17 'alloca' 'tmp_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_V_6 = alloca i32"   --->   Operation 18 'alloca' 'tmp_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_V_7 = alloca i32"   --->   Operation 19 'alloca' 'tmp_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_V_8 = alloca i32"   --->   Operation 20 'alloca' 'tmp_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_V_9 = alloca i32"   --->   Operation 21 'alloca' 'tmp_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_V_10 = alloca i32"   --->   Operation 22 'alloca' 'tmp_V_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_V_11 = alloca i32"   --->   Operation 23 'alloca' 'tmp_V_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_V_12 = alloca i32"   --->   Operation 24 'alloca' 'tmp_V_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_V_13 = alloca i32"   --->   Operation 25 'alloca' 'tmp_V_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_V_14 = alloca i32"   --->   Operation 26 'alloca' 'tmp_V_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_V_15 = alloca i32"   --->   Operation 27 'alloca' 'tmp_V_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_V_16 = alloca i32"   --->   Operation 28 'alloca' 'tmp_V_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_V_17 = alloca i32"   --->   Operation 29 'alloca' 'tmp_V_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_V_18 = alloca i32"   --->   Operation 30 'alloca' 'tmp_V_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_V_19 = alloca i32"   --->   Operation 31 'alloca' 'tmp_V_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_V_20 = alloca i32"   --->   Operation 32 'alloca' 'tmp_V_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_V_21 = alloca i32"   --->   Operation 33 'alloca' 'tmp_V_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_V_22 = alloca i32"   --->   Operation 34 'alloca' 'tmp_V_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_V_23 = alloca i32"   --->   Operation 35 'alloca' 'tmp_V_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_V_24 = alloca i32"   --->   Operation 36 'alloca' 'tmp_V_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_V_25 = alloca i32"   --->   Operation 37 'alloca' 'tmp_V_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_V_26 = alloca i32"   --->   Operation 38 'alloca' 'tmp_V_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_V_27 = alloca i32"   --->   Operation 39 'alloca' 'tmp_V_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_V_28 = alloca i32"   --->   Operation 40 'alloca' 'tmp_V_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_V_29 = alloca i32"   --->   Operation 41 'alloca' 'tmp_V_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_V_30 = alloca i32"   --->   Operation 42 'alloca' 'tmp_V_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_V_31 = alloca i32"   --->   Operation 43 'alloca' 'tmp_V_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_V_32 = alloca i32"   --->   Operation 44 'alloca' 'tmp_V_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_V_33 = alloca i32"   --->   Operation 45 'alloca' 'tmp_V_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_V_34 = alloca i32"   --->   Operation 46 'alloca' 'tmp_V_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_V_35 = alloca i32"   --->   Operation 47 'alloca' 'tmp_V_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_V_36 = alloca i32"   --->   Operation 48 'alloca' 'tmp_V_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_V_37 = alloca i32"   --->   Operation 49 'alloca' 'tmp_V_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_V_38 = alloca i32"   --->   Operation 50 'alloca' 'tmp_V_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_V_39 = alloca i32"   --->   Operation 51 'alloca' 'tmp_V_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_V_40 = alloca i32"   --->   Operation 52 'alloca' 'tmp_V_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_V_41 = alloca i32"   --->   Operation 53 'alloca' 'tmp_V_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_V_42 = alloca i32"   --->   Operation 54 'alloca' 'tmp_V_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_V_43 = alloca i32"   --->   Operation 55 'alloca' 'tmp_V_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_V_44 = alloca i32"   --->   Operation 56 'alloca' 'tmp_V_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_V_45 = alloca i32"   --->   Operation 57 'alloca' 'tmp_V_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_V_46 = alloca i32"   --->   Operation 58 'alloca' 'tmp_V_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_V_47 = alloca i32"   --->   Operation 59 'alloca' 'tmp_V_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_V_48 = alloca i32"   --->   Operation 60 'alloca' 'tmp_V_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_V_49 = alloca i32"   --->   Operation 61 'alloca' 'tmp_V_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_V_50 = alloca i32"   --->   Operation 62 'alloca' 'tmp_V_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_V_51 = alloca i32"   --->   Operation 63 'alloca' 'tmp_V_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_V_52 = alloca i32"   --->   Operation 64 'alloca' 'tmp_V_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_V_53 = alloca i32"   --->   Operation 65 'alloca' 'tmp_V_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_V_54 = alloca i32"   --->   Operation 66 'alloca' 'tmp_V_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_V_55 = alloca i32"   --->   Operation 67 'alloca' 'tmp_V_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_V_56 = alloca i32"   --->   Operation 68 'alloca' 'tmp_V_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_V_57 = alloca i32"   --->   Operation 69 'alloca' 'tmp_V_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_V_58 = alloca i32"   --->   Operation 70 'alloca' 'tmp_V_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_V_59 = alloca i32"   --->   Operation 71 'alloca' 'tmp_V_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_V_60 = alloca i32"   --->   Operation 72 'alloca' 'tmp_V_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_V_61 = alloca i32"   --->   Operation 73 'alloca' 'tmp_V_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_V_62 = alloca i32"   --->   Operation 74 'alloca' 'tmp_V_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_V_63 = alloca i32"   --->   Operation 75 'alloca' 'tmp_V_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_V_64 = alloca i32"   --->   Operation 76 'alloca' 'tmp_V_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%nf_assign = alloca i32"   --->   Operation 77 'alloca' 'nf_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %weight_V_V, [5 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind"   --->   Operation 78 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_V_V, [5 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind"   --->   Operation 79 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_V_V, [5 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind"   --->   Operation 80 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (1.76ns)   --->   "store i32 0, i32* %nf_assign" [/workspace/finn-hlslib/mvau.hpp:248]   --->   Operation 81 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 82 [1/1] (1.76ns)   --->   "store i32 0, i32* %sf_1" [/workspace/finn-hlslib/mvau.hpp:248]   --->   Operation 82 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 83 [1/1] (1.76ns)   --->   "br label %1" [/workspace/finn-hlslib/mvau.hpp:248]   --->   Operation 83 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.02>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%i_0 = phi i14 [ 0, %0 ], [ %i, %hls_label_0_end ]"   --->   Operation 84 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (2.20ns)   --->   "%icmp_ln248 = icmp eq i14 %i_0, -8192" [/workspace/finn-hlslib/mvau.hpp:248]   --->   Operation 85 'icmp' 'icmp_ln248' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8192, i64 8192, i64 8192)"   --->   Operation 86 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (1.81ns)   --->   "%i = add i14 %i_0, 1" [/workspace/finn-hlslib/mvau.hpp:248]   --->   Operation 87 'add' 'i' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "br i1 %icmp_ln248, label %4, label %hls_label_0_begin" [/workspace/finn-hlslib/mvau.hpp:248]   --->   Operation 88 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%nf_assign_load_1 = load i32* %nf_assign" [/workspace/finn-hlslib/mvau.hpp:252]   --->   Operation 89 'load' 'nf_assign_load_1' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)" [/workspace/finn-hlslib/mvau.hpp:248]   --->   Operation 90 'specregionbegin' 'tmp' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [/workspace/finn-hlslib/mvau.hpp:249]   --->   Operation 91 'specpipeline' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (2.47ns)   --->   "%icmp_ln252 = icmp eq i32 %nf_assign_load_1, 0" [/workspace/finn-hlslib/mvau.hpp:252]   --->   Operation 92 'icmp' 'icmp_ln252' <Predicate = (!icmp_ln248)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%sf_1_load = load i32* %sf_1" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 93 'load' 'sf_1_load' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "br i1 %icmp_ln252, label %2, label %3" [/workspace/finn-hlslib/mvau.hpp:252]   --->   Operation 94 'br' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_V_load = load i32* %tmp_V" [/workspace/finn-hlslib/mvau.hpp:260]   --->   Operation 95 'load' 'tmp_V_load' <Predicate = (!icmp_ln248 & !icmp_ln252)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_V_1_load = load i32* %tmp_V_1" [/workspace/finn-hlslib/mvau.hpp:260]   --->   Operation 96 'load' 'tmp_V_1_load' <Predicate = (!icmp_ln248 & !icmp_ln252)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_V_2_load = load i32* %tmp_V_2" [/workspace/finn-hlslib/mvau.hpp:260]   --->   Operation 97 'load' 'tmp_V_2_load' <Predicate = (!icmp_ln248 & !icmp_ln252)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_V_4_load = load i32* %tmp_V_4" [/workspace/finn-hlslib/mvau.hpp:260]   --->   Operation 98 'load' 'tmp_V_4_load' <Predicate = (!icmp_ln248 & !icmp_ln252)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_V_5_load = load i32* %tmp_V_5" [/workspace/finn-hlslib/mvau.hpp:260]   --->   Operation 99 'load' 'tmp_V_5_load' <Predicate = (!icmp_ln248 & !icmp_ln252)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_V_6_load = load i32* %tmp_V_6" [/workspace/finn-hlslib/mvau.hpp:260]   --->   Operation 100 'load' 'tmp_V_6_load' <Predicate = (!icmp_ln248 & !icmp_ln252)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_V_7_load = load i32* %tmp_V_7" [/workspace/finn-hlslib/mvau.hpp:260]   --->   Operation 101 'load' 'tmp_V_7_load' <Predicate = (!icmp_ln248 & !icmp_ln252)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_V_8_load = load i32* %tmp_V_8" [/workspace/finn-hlslib/mvau.hpp:260]   --->   Operation 102 'load' 'tmp_V_8_load' <Predicate = (!icmp_ln248 & !icmp_ln252)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_V_9_load = load i32* %tmp_V_9" [/workspace/finn-hlslib/mvau.hpp:260]   --->   Operation 103 'load' 'tmp_V_9_load' <Predicate = (!icmp_ln248 & !icmp_ln252)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_V_10_load = load i32* %tmp_V_10" [/workspace/finn-hlslib/mvau.hpp:260]   --->   Operation 104 'load' 'tmp_V_10_load' <Predicate = (!icmp_ln248 & !icmp_ln252)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_V_11_load = load i32* %tmp_V_11" [/workspace/finn-hlslib/mvau.hpp:260]   --->   Operation 105 'load' 'tmp_V_11_load' <Predicate = (!icmp_ln248 & !icmp_ln252)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_V_12_load = load i32* %tmp_V_12" [/workspace/finn-hlslib/mvau.hpp:260]   --->   Operation 106 'load' 'tmp_V_12_load' <Predicate = (!icmp_ln248 & !icmp_ln252)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_V_13_load = load i32* %tmp_V_13" [/workspace/finn-hlslib/mvau.hpp:260]   --->   Operation 107 'load' 'tmp_V_13_load' <Predicate = (!icmp_ln248 & !icmp_ln252)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_V_14_load = load i32* %tmp_V_14" [/workspace/finn-hlslib/mvau.hpp:260]   --->   Operation 108 'load' 'tmp_V_14_load' <Predicate = (!icmp_ln248 & !icmp_ln252)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_V_15_load = load i32* %tmp_V_15" [/workspace/finn-hlslib/mvau.hpp:260]   --->   Operation 109 'load' 'tmp_V_15_load' <Predicate = (!icmp_ln248 & !icmp_ln252)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_V_16_load = load i32* %tmp_V_16" [/workspace/finn-hlslib/mvau.hpp:260]   --->   Operation 110 'load' 'tmp_V_16_load' <Predicate = (!icmp_ln248 & !icmp_ln252)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_V_17_load = load i32* %tmp_V_17" [/workspace/finn-hlslib/mvau.hpp:260]   --->   Operation 111 'load' 'tmp_V_17_load' <Predicate = (!icmp_ln248 & !icmp_ln252)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_V_18_load = load i32* %tmp_V_18" [/workspace/finn-hlslib/mvau.hpp:260]   --->   Operation 112 'load' 'tmp_V_18_load' <Predicate = (!icmp_ln248 & !icmp_ln252)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_V_19_load = load i32* %tmp_V_19" [/workspace/finn-hlslib/mvau.hpp:260]   --->   Operation 113 'load' 'tmp_V_19_load' <Predicate = (!icmp_ln248 & !icmp_ln252)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_V_20_load = load i32* %tmp_V_20" [/workspace/finn-hlslib/mvau.hpp:260]   --->   Operation 114 'load' 'tmp_V_20_load' <Predicate = (!icmp_ln248 & !icmp_ln252)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_V_21_load = load i32* %tmp_V_21" [/workspace/finn-hlslib/mvau.hpp:260]   --->   Operation 115 'load' 'tmp_V_21_load' <Predicate = (!icmp_ln248 & !icmp_ln252)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_V_22_load = load i32* %tmp_V_22" [/workspace/finn-hlslib/mvau.hpp:260]   --->   Operation 116 'load' 'tmp_V_22_load' <Predicate = (!icmp_ln248 & !icmp_ln252)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_V_23_load = load i32* %tmp_V_23" [/workspace/finn-hlslib/mvau.hpp:260]   --->   Operation 117 'load' 'tmp_V_23_load' <Predicate = (!icmp_ln248 & !icmp_ln252)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_V_24_load = load i32* %tmp_V_24" [/workspace/finn-hlslib/mvau.hpp:260]   --->   Operation 118 'load' 'tmp_V_24_load' <Predicate = (!icmp_ln248 & !icmp_ln252)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_V_25_load = load i32* %tmp_V_25" [/workspace/finn-hlslib/mvau.hpp:260]   --->   Operation 119 'load' 'tmp_V_25_load' <Predicate = (!icmp_ln248 & !icmp_ln252)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_V_26_load = load i32* %tmp_V_26" [/workspace/finn-hlslib/mvau.hpp:260]   --->   Operation 120 'load' 'tmp_V_26_load' <Predicate = (!icmp_ln248 & !icmp_ln252)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_V_27_load = load i32* %tmp_V_27" [/workspace/finn-hlslib/mvau.hpp:260]   --->   Operation 121 'load' 'tmp_V_27_load' <Predicate = (!icmp_ln248 & !icmp_ln252)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_V_28_load = load i32* %tmp_V_28" [/workspace/finn-hlslib/mvau.hpp:260]   --->   Operation 122 'load' 'tmp_V_28_load' <Predicate = (!icmp_ln248 & !icmp_ln252)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_V_29_load = load i32* %tmp_V_29" [/workspace/finn-hlslib/mvau.hpp:260]   --->   Operation 123 'load' 'tmp_V_29_load' <Predicate = (!icmp_ln248 & !icmp_ln252)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_V_30_load = load i32* %tmp_V_30" [/workspace/finn-hlslib/mvau.hpp:260]   --->   Operation 124 'load' 'tmp_V_30_load' <Predicate = (!icmp_ln248 & !icmp_ln252)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_V_31_load = load i32* %tmp_V_31" [/workspace/finn-hlslib/mvau.hpp:260]   --->   Operation 125 'load' 'tmp_V_31_load' <Predicate = (!icmp_ln248 & !icmp_ln252)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_V_32_load = load i32* %tmp_V_32" [/workspace/finn-hlslib/mvau.hpp:260]   --->   Operation 126 'load' 'tmp_V_32_load' <Predicate = (!icmp_ln248 & !icmp_ln252)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_V_33_load = load i32* %tmp_V_33" [/workspace/finn-hlslib/mvau.hpp:260]   --->   Operation 127 'load' 'tmp_V_33_load' <Predicate = (!icmp_ln248 & !icmp_ln252)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_V_34_load = load i32* %tmp_V_34" [/workspace/finn-hlslib/mvau.hpp:260]   --->   Operation 128 'load' 'tmp_V_34_load' <Predicate = (!icmp_ln248 & !icmp_ln252)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_V_35_load = load i32* %tmp_V_35" [/workspace/finn-hlslib/mvau.hpp:260]   --->   Operation 129 'load' 'tmp_V_35_load' <Predicate = (!icmp_ln248 & !icmp_ln252)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_V_36_load = load i32* %tmp_V_36" [/workspace/finn-hlslib/mvau.hpp:260]   --->   Operation 130 'load' 'tmp_V_36_load' <Predicate = (!icmp_ln248 & !icmp_ln252)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_V_37_load = load i32* %tmp_V_37" [/workspace/finn-hlslib/mvau.hpp:260]   --->   Operation 131 'load' 'tmp_V_37_load' <Predicate = (!icmp_ln248 & !icmp_ln252)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_V_38_load = load i32* %tmp_V_38" [/workspace/finn-hlslib/mvau.hpp:260]   --->   Operation 132 'load' 'tmp_V_38_load' <Predicate = (!icmp_ln248 & !icmp_ln252)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_V_39_load = load i32* %tmp_V_39" [/workspace/finn-hlslib/mvau.hpp:260]   --->   Operation 133 'load' 'tmp_V_39_load' <Predicate = (!icmp_ln248 & !icmp_ln252)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_V_40_load = load i32* %tmp_V_40" [/workspace/finn-hlslib/mvau.hpp:260]   --->   Operation 134 'load' 'tmp_V_40_load' <Predicate = (!icmp_ln248 & !icmp_ln252)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_V_41_load = load i32* %tmp_V_41" [/workspace/finn-hlslib/mvau.hpp:260]   --->   Operation 135 'load' 'tmp_V_41_load' <Predicate = (!icmp_ln248 & !icmp_ln252)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_V_42_load = load i32* %tmp_V_42" [/workspace/finn-hlslib/mvau.hpp:260]   --->   Operation 136 'load' 'tmp_V_42_load' <Predicate = (!icmp_ln248 & !icmp_ln252)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_V_43_load = load i32* %tmp_V_43" [/workspace/finn-hlslib/mvau.hpp:260]   --->   Operation 137 'load' 'tmp_V_43_load' <Predicate = (!icmp_ln248 & !icmp_ln252)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_V_44_load = load i32* %tmp_V_44" [/workspace/finn-hlslib/mvau.hpp:260]   --->   Operation 138 'load' 'tmp_V_44_load' <Predicate = (!icmp_ln248 & !icmp_ln252)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_V_45_load = load i32* %tmp_V_45" [/workspace/finn-hlslib/mvau.hpp:260]   --->   Operation 139 'load' 'tmp_V_45_load' <Predicate = (!icmp_ln248 & !icmp_ln252)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_V_46_load = load i32* %tmp_V_46" [/workspace/finn-hlslib/mvau.hpp:260]   --->   Operation 140 'load' 'tmp_V_46_load' <Predicate = (!icmp_ln248 & !icmp_ln252)> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_V_47_load = load i32* %tmp_V_47" [/workspace/finn-hlslib/mvau.hpp:260]   --->   Operation 141 'load' 'tmp_V_47_load' <Predicate = (!icmp_ln248 & !icmp_ln252)> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_V_48_load = load i32* %tmp_V_48" [/workspace/finn-hlslib/mvau.hpp:260]   --->   Operation 142 'load' 'tmp_V_48_load' <Predicate = (!icmp_ln248 & !icmp_ln252)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_V_49_load = load i32* %tmp_V_49" [/workspace/finn-hlslib/mvau.hpp:260]   --->   Operation 143 'load' 'tmp_V_49_load' <Predicate = (!icmp_ln248 & !icmp_ln252)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_V_50_load = load i32* %tmp_V_50" [/workspace/finn-hlslib/mvau.hpp:260]   --->   Operation 144 'load' 'tmp_V_50_load' <Predicate = (!icmp_ln248 & !icmp_ln252)> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_V_51_load = load i32* %tmp_V_51" [/workspace/finn-hlslib/mvau.hpp:260]   --->   Operation 145 'load' 'tmp_V_51_load' <Predicate = (!icmp_ln248 & !icmp_ln252)> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_V_52_load = load i32* %tmp_V_52" [/workspace/finn-hlslib/mvau.hpp:260]   --->   Operation 146 'load' 'tmp_V_52_load' <Predicate = (!icmp_ln248 & !icmp_ln252)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_V_53_load = load i32* %tmp_V_53" [/workspace/finn-hlslib/mvau.hpp:260]   --->   Operation 147 'load' 'tmp_V_53_load' <Predicate = (!icmp_ln248 & !icmp_ln252)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_V_54_load = load i32* %tmp_V_54" [/workspace/finn-hlslib/mvau.hpp:260]   --->   Operation 148 'load' 'tmp_V_54_load' <Predicate = (!icmp_ln248 & !icmp_ln252)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_V_55_load = load i32* %tmp_V_55" [/workspace/finn-hlslib/mvau.hpp:260]   --->   Operation 149 'load' 'tmp_V_55_load' <Predicate = (!icmp_ln248 & !icmp_ln252)> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_V_56_load = load i32* %tmp_V_56" [/workspace/finn-hlslib/mvau.hpp:260]   --->   Operation 150 'load' 'tmp_V_56_load' <Predicate = (!icmp_ln248 & !icmp_ln252)> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_V_57_load = load i32* %tmp_V_57" [/workspace/finn-hlslib/mvau.hpp:260]   --->   Operation 151 'load' 'tmp_V_57_load' <Predicate = (!icmp_ln248 & !icmp_ln252)> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_V_58_load = load i32* %tmp_V_58" [/workspace/finn-hlslib/mvau.hpp:260]   --->   Operation 152 'load' 'tmp_V_58_load' <Predicate = (!icmp_ln248 & !icmp_ln252)> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_V_59_load = load i32* %tmp_V_59" [/workspace/finn-hlslib/mvau.hpp:260]   --->   Operation 153 'load' 'tmp_V_59_load' <Predicate = (!icmp_ln248 & !icmp_ln252)> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_V_60_load = load i32* %tmp_V_60" [/workspace/finn-hlslib/mvau.hpp:260]   --->   Operation 154 'load' 'tmp_V_60_load' <Predicate = (!icmp_ln248 & !icmp_ln252)> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_V_61_load = load i32* %tmp_V_61" [/workspace/finn-hlslib/mvau.hpp:260]   --->   Operation 155 'load' 'tmp_V_61_load' <Predicate = (!icmp_ln248 & !icmp_ln252)> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_V_62_load = load i32* %tmp_V_62" [/workspace/finn-hlslib/mvau.hpp:260]   --->   Operation 156 'load' 'tmp_V_62_load' <Predicate = (!icmp_ln248 & !icmp_ln252)> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_V_63_load = load i32* %tmp_V_63" [/workspace/finn-hlslib/mvau.hpp:260]   --->   Operation 157 'load' 'tmp_V_63_load' <Predicate = (!icmp_ln248 & !icmp_ln252)> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_V_64_load = load i32* %tmp_V_64" [/workspace/finn-hlslib/mvau.hpp:260]   --->   Operation 158 'load' 'tmp_V_64_load' <Predicate = (!icmp_ln248 & !icmp_ln252)> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln321_1 = trunc i32 %sf_1_load to i6" [/workspace/finn-hlslib/mvau.hpp:260]   --->   Operation 159 'trunc' 'trunc_ln321_1' <Predicate = (!icmp_ln248 & !icmp_ln252)> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (3.13ns)   --->   "%inElem_V_1 = call i32 @_ssdm_op_Mux.ap_auto.64i32.i6(i32 %tmp_V_load, i32 %tmp_V_1_load, i32 %tmp_V_2_load, i32 %tmp_V_4_load, i32 %tmp_V_5_load, i32 %tmp_V_6_load, i32 %tmp_V_7_load, i32 %tmp_V_8_load, i32 %tmp_V_9_load, i32 %tmp_V_10_load, i32 %tmp_V_11_load, i32 %tmp_V_12_load, i32 %tmp_V_13_load, i32 %tmp_V_14_load, i32 %tmp_V_15_load, i32 %tmp_V_16_load, i32 %tmp_V_17_load, i32 %tmp_V_18_load, i32 %tmp_V_19_load, i32 %tmp_V_20_load, i32 %tmp_V_21_load, i32 %tmp_V_22_load, i32 %tmp_V_23_load, i32 %tmp_V_24_load, i32 %tmp_V_25_load, i32 %tmp_V_26_load, i32 %tmp_V_27_load, i32 %tmp_V_28_load, i32 %tmp_V_29_load, i32 %tmp_V_30_load, i32 %tmp_V_31_load, i32 %tmp_V_32_load, i32 %tmp_V_33_load, i32 %tmp_V_34_load, i32 %tmp_V_35_load, i32 %tmp_V_36_load, i32 %tmp_V_37_load, i32 %tmp_V_38_load, i32 %tmp_V_39_load, i32 %tmp_V_40_load, i32 %tmp_V_41_load, i32 %tmp_V_42_load, i32 %tmp_V_43_load, i32 %tmp_V_44_load, i32 %tmp_V_45_load, i32 %tmp_V_46_load, i32 %tmp_V_47_load, i32 %tmp_V_48_load, i32 %tmp_V_49_load, i32 %tmp_V_50_load, i32 %tmp_V_51_load, i32 %tmp_V_52_load, i32 %tmp_V_53_load, i32 %tmp_V_54_load, i32 %tmp_V_55_load, i32 %tmp_V_56_load, i32 %tmp_V_57_load, i32 %tmp_V_58_load, i32 %tmp_V_59_load, i32 %tmp_V_60_load, i32 %tmp_V_61_load, i32 %tmp_V_62_load, i32 %tmp_V_63_load, i32 %tmp_V_64_load, i6 %trunc_ln321_1)" [/workspace/finn-hlslib/mvau.hpp:260]   --->   Operation 160 'mux' 'inElem_V_1' <Predicate = (!icmp_ln248 & !icmp_ln252)> <Delay = 3.13> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 161 [1/1] (1.76ns)   --->   "br label %hls_label_6"   --->   Operation 161 'br' <Predicate = (!icmp_ln248 & !icmp_ln252)> <Delay = 1.76>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_V_67 = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %in_V_V)" [/workspace/finn-hlslib/mvau.hpp:254]   --->   Operation 162 'read' 'tmp_V_67' <Predicate = (!icmp_ln248 & icmp_ln252)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%trunc_ln321 = trunc i32 %sf_1_load to i6" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 163 'trunc' 'trunc_ln321' <Predicate = (!icmp_ln248 & icmp_ln252)> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (1.55ns)   --->   "switch i6 %trunc_ln321, label %branch63 [
    i6 0, label %.hls_label_6_crit_edge
    i6 1, label %branch1
    i6 2, label %branch2
    i6 3, label %branch3
    i6 4, label %branch4
    i6 5, label %branch5
    i6 6, label %branch6
    i6 7, label %branch7
    i6 8, label %branch8
    i6 9, label %branch9
    i6 10, label %branch10
    i6 11, label %branch11
    i6 12, label %branch12
    i6 13, label %branch13
    i6 14, label %branch14
    i6 15, label %branch15
    i6 16, label %branch16
    i6 17, label %branch17
    i6 18, label %branch18
    i6 19, label %branch19
    i6 20, label %branch20
    i6 21, label %branch21
    i6 22, label %branch22
    i6 23, label %branch23
    i6 24, label %branch24
    i6 25, label %branch25
    i6 26, label %branch26
    i6 27, label %branch27
    i6 28, label %branch28
    i6 29, label %branch29
    i6 30, label %branch30
    i6 31, label %branch31
    i6 -32, label %branch32
    i6 -31, label %branch33
    i6 -30, label %branch34
    i6 -29, label %branch35
    i6 -28, label %branch36
    i6 -27, label %branch37
    i6 -26, label %branch38
    i6 -25, label %branch39
    i6 -24, label %branch40
    i6 -23, label %branch41
    i6 -22, label %branch42
    i6 -21, label %branch43
    i6 -20, label %branch44
    i6 -19, label %branch45
    i6 -18, label %branch46
    i6 -17, label %branch47
    i6 -16, label %branch48
    i6 -15, label %branch49
    i6 -14, label %branch50
    i6 -13, label %branch51
    i6 -12, label %branch52
    i6 -11, label %branch53
    i6 -10, label %branch54
    i6 -9, label %branch55
    i6 -8, label %branch56
    i6 -7, label %branch57
    i6 -6, label %branch58
    i6 -5, label %branch59
    i6 -4, label %branch60
    i6 -3, label %branch61
    i6 -2, label %branch62
  ]" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 164 'switch' <Predicate = (!icmp_ln248 & icmp_ln252)> <Delay = 1.55>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "store i32 %tmp_V_67, i32* %tmp_V_63" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 165 'store' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 62)> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (1.76ns)   --->   "br label %hls_label_6" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 166 'br' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 62)> <Delay = 1.76>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "store i32 %tmp_V_67, i32* %tmp_V_62" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 167 'store' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 61)> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (1.76ns)   --->   "br label %hls_label_6" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 168 'br' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 61)> <Delay = 1.76>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "store i32 %tmp_V_67, i32* %tmp_V_61" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 169 'store' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 60)> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (1.76ns)   --->   "br label %hls_label_6" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 170 'br' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 60)> <Delay = 1.76>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "store i32 %tmp_V_67, i32* %tmp_V_60" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 171 'store' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 59)> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (1.76ns)   --->   "br label %hls_label_6" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 172 'br' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 59)> <Delay = 1.76>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "store i32 %tmp_V_67, i32* %tmp_V_59" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 173 'store' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 58)> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (1.76ns)   --->   "br label %hls_label_6" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 174 'br' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 58)> <Delay = 1.76>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "store i32 %tmp_V_67, i32* %tmp_V_58" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 175 'store' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 57)> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (1.76ns)   --->   "br label %hls_label_6" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 176 'br' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 57)> <Delay = 1.76>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "store i32 %tmp_V_67, i32* %tmp_V_57" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 177 'store' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 56)> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (1.76ns)   --->   "br label %hls_label_6" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 178 'br' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 56)> <Delay = 1.76>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "store i32 %tmp_V_67, i32* %tmp_V_56" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 179 'store' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 55)> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (1.76ns)   --->   "br label %hls_label_6" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 180 'br' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 55)> <Delay = 1.76>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "store i32 %tmp_V_67, i32* %tmp_V_55" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 181 'store' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 54)> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (1.76ns)   --->   "br label %hls_label_6" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 182 'br' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 54)> <Delay = 1.76>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "store i32 %tmp_V_67, i32* %tmp_V_54" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 183 'store' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 53)> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (1.76ns)   --->   "br label %hls_label_6" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 184 'br' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 53)> <Delay = 1.76>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "store i32 %tmp_V_67, i32* %tmp_V_53" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 185 'store' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 52)> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (1.76ns)   --->   "br label %hls_label_6" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 186 'br' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 52)> <Delay = 1.76>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "store i32 %tmp_V_67, i32* %tmp_V_52" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 187 'store' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 51)> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (1.76ns)   --->   "br label %hls_label_6" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 188 'br' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 51)> <Delay = 1.76>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "store i32 %tmp_V_67, i32* %tmp_V_51" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 189 'store' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 50)> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (1.76ns)   --->   "br label %hls_label_6" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 190 'br' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 50)> <Delay = 1.76>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "store i32 %tmp_V_67, i32* %tmp_V_50" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 191 'store' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 49)> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (1.76ns)   --->   "br label %hls_label_6" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 192 'br' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 49)> <Delay = 1.76>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "store i32 %tmp_V_67, i32* %tmp_V_49" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 193 'store' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 48)> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (1.76ns)   --->   "br label %hls_label_6" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 194 'br' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 48)> <Delay = 1.76>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "store i32 %tmp_V_67, i32* %tmp_V_48" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 195 'store' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 47)> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (1.76ns)   --->   "br label %hls_label_6" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 196 'br' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 47)> <Delay = 1.76>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "store i32 %tmp_V_67, i32* %tmp_V_47" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 197 'store' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 46)> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (1.76ns)   --->   "br label %hls_label_6" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 198 'br' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 46)> <Delay = 1.76>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "store i32 %tmp_V_67, i32* %tmp_V_46" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 199 'store' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 45)> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (1.76ns)   --->   "br label %hls_label_6" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 200 'br' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 45)> <Delay = 1.76>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "store i32 %tmp_V_67, i32* %tmp_V_45" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 201 'store' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 44)> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (1.76ns)   --->   "br label %hls_label_6" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 202 'br' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 44)> <Delay = 1.76>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "store i32 %tmp_V_67, i32* %tmp_V_44" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 203 'store' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 43)> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (1.76ns)   --->   "br label %hls_label_6" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 204 'br' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 43)> <Delay = 1.76>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "store i32 %tmp_V_67, i32* %tmp_V_43" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 205 'store' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 42)> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (1.76ns)   --->   "br label %hls_label_6" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 206 'br' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 42)> <Delay = 1.76>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "store i32 %tmp_V_67, i32* %tmp_V_42" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 207 'store' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 41)> <Delay = 0.00>
ST_2 : Operation 208 [1/1] (1.76ns)   --->   "br label %hls_label_6" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 208 'br' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 41)> <Delay = 1.76>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "store i32 %tmp_V_67, i32* %tmp_V_41" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 209 'store' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 40)> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (1.76ns)   --->   "br label %hls_label_6" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 210 'br' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 40)> <Delay = 1.76>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "store i32 %tmp_V_67, i32* %tmp_V_40" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 211 'store' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 39)> <Delay = 0.00>
ST_2 : Operation 212 [1/1] (1.76ns)   --->   "br label %hls_label_6" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 212 'br' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 39)> <Delay = 1.76>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "store i32 %tmp_V_67, i32* %tmp_V_39" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 213 'store' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 38)> <Delay = 0.00>
ST_2 : Operation 214 [1/1] (1.76ns)   --->   "br label %hls_label_6" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 214 'br' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 38)> <Delay = 1.76>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "store i32 %tmp_V_67, i32* %tmp_V_38" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 215 'store' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 37)> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (1.76ns)   --->   "br label %hls_label_6" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 216 'br' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 37)> <Delay = 1.76>
ST_2 : Operation 217 [1/1] (0.00ns)   --->   "store i32 %tmp_V_67, i32* %tmp_V_37" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 217 'store' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 36)> <Delay = 0.00>
ST_2 : Operation 218 [1/1] (1.76ns)   --->   "br label %hls_label_6" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 218 'br' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 36)> <Delay = 1.76>
ST_2 : Operation 219 [1/1] (0.00ns)   --->   "store i32 %tmp_V_67, i32* %tmp_V_36" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 219 'store' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 35)> <Delay = 0.00>
ST_2 : Operation 220 [1/1] (1.76ns)   --->   "br label %hls_label_6" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 220 'br' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 35)> <Delay = 1.76>
ST_2 : Operation 221 [1/1] (0.00ns)   --->   "store i32 %tmp_V_67, i32* %tmp_V_35" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 221 'store' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 34)> <Delay = 0.00>
ST_2 : Operation 222 [1/1] (1.76ns)   --->   "br label %hls_label_6" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 222 'br' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 34)> <Delay = 1.76>
ST_2 : Operation 223 [1/1] (0.00ns)   --->   "store i32 %tmp_V_67, i32* %tmp_V_34" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 223 'store' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 33)> <Delay = 0.00>
ST_2 : Operation 224 [1/1] (1.76ns)   --->   "br label %hls_label_6" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 224 'br' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 33)> <Delay = 1.76>
ST_2 : Operation 225 [1/1] (0.00ns)   --->   "store i32 %tmp_V_67, i32* %tmp_V_33" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 225 'store' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 32)> <Delay = 0.00>
ST_2 : Operation 226 [1/1] (1.76ns)   --->   "br label %hls_label_6" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 226 'br' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 32)> <Delay = 1.76>
ST_2 : Operation 227 [1/1] (0.00ns)   --->   "store i32 %tmp_V_67, i32* %tmp_V_32" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 227 'store' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 31)> <Delay = 0.00>
ST_2 : Operation 228 [1/1] (1.76ns)   --->   "br label %hls_label_6" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 228 'br' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 31)> <Delay = 1.76>
ST_2 : Operation 229 [1/1] (0.00ns)   --->   "store i32 %tmp_V_67, i32* %tmp_V_31" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 229 'store' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 30)> <Delay = 0.00>
ST_2 : Operation 230 [1/1] (1.76ns)   --->   "br label %hls_label_6" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 230 'br' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 30)> <Delay = 1.76>
ST_2 : Operation 231 [1/1] (0.00ns)   --->   "store i32 %tmp_V_67, i32* %tmp_V_30" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 231 'store' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 29)> <Delay = 0.00>
ST_2 : Operation 232 [1/1] (1.76ns)   --->   "br label %hls_label_6" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 232 'br' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 29)> <Delay = 1.76>
ST_2 : Operation 233 [1/1] (0.00ns)   --->   "store i32 %tmp_V_67, i32* %tmp_V_29" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 233 'store' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 28)> <Delay = 0.00>
ST_2 : Operation 234 [1/1] (1.76ns)   --->   "br label %hls_label_6" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 234 'br' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 28)> <Delay = 1.76>
ST_2 : Operation 235 [1/1] (0.00ns)   --->   "store i32 %tmp_V_67, i32* %tmp_V_28" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 235 'store' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 27)> <Delay = 0.00>
ST_2 : Operation 236 [1/1] (1.76ns)   --->   "br label %hls_label_6" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 236 'br' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 27)> <Delay = 1.76>
ST_2 : Operation 237 [1/1] (0.00ns)   --->   "store i32 %tmp_V_67, i32* %tmp_V_27" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 237 'store' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 26)> <Delay = 0.00>
ST_2 : Operation 238 [1/1] (1.76ns)   --->   "br label %hls_label_6" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 238 'br' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 26)> <Delay = 1.76>
ST_2 : Operation 239 [1/1] (0.00ns)   --->   "store i32 %tmp_V_67, i32* %tmp_V_26" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 239 'store' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 25)> <Delay = 0.00>
ST_2 : Operation 240 [1/1] (1.76ns)   --->   "br label %hls_label_6" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 240 'br' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 25)> <Delay = 1.76>
ST_2 : Operation 241 [1/1] (0.00ns)   --->   "store i32 %tmp_V_67, i32* %tmp_V_25" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 241 'store' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 24)> <Delay = 0.00>
ST_2 : Operation 242 [1/1] (1.76ns)   --->   "br label %hls_label_6" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 242 'br' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 24)> <Delay = 1.76>
ST_2 : Operation 243 [1/1] (0.00ns)   --->   "store i32 %tmp_V_67, i32* %tmp_V_24" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 243 'store' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 23)> <Delay = 0.00>
ST_2 : Operation 244 [1/1] (1.76ns)   --->   "br label %hls_label_6" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 244 'br' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 23)> <Delay = 1.76>
ST_2 : Operation 245 [1/1] (0.00ns)   --->   "store i32 %tmp_V_67, i32* %tmp_V_23" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 245 'store' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 22)> <Delay = 0.00>
ST_2 : Operation 246 [1/1] (1.76ns)   --->   "br label %hls_label_6" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 246 'br' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 22)> <Delay = 1.76>
ST_2 : Operation 247 [1/1] (0.00ns)   --->   "store i32 %tmp_V_67, i32* %tmp_V_22" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 247 'store' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 21)> <Delay = 0.00>
ST_2 : Operation 248 [1/1] (1.76ns)   --->   "br label %hls_label_6" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 248 'br' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 21)> <Delay = 1.76>
ST_2 : Operation 249 [1/1] (0.00ns)   --->   "store i32 %tmp_V_67, i32* %tmp_V_21" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 249 'store' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 20)> <Delay = 0.00>
ST_2 : Operation 250 [1/1] (1.76ns)   --->   "br label %hls_label_6" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 250 'br' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 20)> <Delay = 1.76>
ST_2 : Operation 251 [1/1] (0.00ns)   --->   "store i32 %tmp_V_67, i32* %tmp_V_20" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 251 'store' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 19)> <Delay = 0.00>
ST_2 : Operation 252 [1/1] (1.76ns)   --->   "br label %hls_label_6" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 252 'br' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 19)> <Delay = 1.76>
ST_2 : Operation 253 [1/1] (0.00ns)   --->   "store i32 %tmp_V_67, i32* %tmp_V_19" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 253 'store' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 18)> <Delay = 0.00>
ST_2 : Operation 254 [1/1] (1.76ns)   --->   "br label %hls_label_6" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 254 'br' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 18)> <Delay = 1.76>
ST_2 : Operation 255 [1/1] (0.00ns)   --->   "store i32 %tmp_V_67, i32* %tmp_V_18" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 255 'store' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 17)> <Delay = 0.00>
ST_2 : Operation 256 [1/1] (1.76ns)   --->   "br label %hls_label_6" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 256 'br' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 17)> <Delay = 1.76>
ST_2 : Operation 257 [1/1] (0.00ns)   --->   "store i32 %tmp_V_67, i32* %tmp_V_17" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 257 'store' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 16)> <Delay = 0.00>
ST_2 : Operation 258 [1/1] (1.76ns)   --->   "br label %hls_label_6" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 258 'br' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 16)> <Delay = 1.76>
ST_2 : Operation 259 [1/1] (0.00ns)   --->   "store i32 %tmp_V_67, i32* %tmp_V_16" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 259 'store' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 15)> <Delay = 0.00>
ST_2 : Operation 260 [1/1] (1.76ns)   --->   "br label %hls_label_6" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 260 'br' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 15)> <Delay = 1.76>
ST_2 : Operation 261 [1/1] (0.00ns)   --->   "store i32 %tmp_V_67, i32* %tmp_V_15" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 261 'store' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 14)> <Delay = 0.00>
ST_2 : Operation 262 [1/1] (1.76ns)   --->   "br label %hls_label_6" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 262 'br' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 14)> <Delay = 1.76>
ST_2 : Operation 263 [1/1] (0.00ns)   --->   "store i32 %tmp_V_67, i32* %tmp_V_14" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 263 'store' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 13)> <Delay = 0.00>
ST_2 : Operation 264 [1/1] (1.76ns)   --->   "br label %hls_label_6" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 264 'br' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 13)> <Delay = 1.76>
ST_2 : Operation 265 [1/1] (0.00ns)   --->   "store i32 %tmp_V_67, i32* %tmp_V_13" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 265 'store' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 12)> <Delay = 0.00>
ST_2 : Operation 266 [1/1] (1.76ns)   --->   "br label %hls_label_6" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 266 'br' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 12)> <Delay = 1.76>
ST_2 : Operation 267 [1/1] (0.00ns)   --->   "store i32 %tmp_V_67, i32* %tmp_V_12" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 267 'store' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 11)> <Delay = 0.00>
ST_2 : Operation 268 [1/1] (1.76ns)   --->   "br label %hls_label_6" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 268 'br' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 11)> <Delay = 1.76>
ST_2 : Operation 269 [1/1] (0.00ns)   --->   "store i32 %tmp_V_67, i32* %tmp_V_11" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 269 'store' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 10)> <Delay = 0.00>
ST_2 : Operation 270 [1/1] (1.76ns)   --->   "br label %hls_label_6" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 270 'br' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 10)> <Delay = 1.76>
ST_2 : Operation 271 [1/1] (0.00ns)   --->   "store i32 %tmp_V_67, i32* %tmp_V_10" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 271 'store' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 9)> <Delay = 0.00>
ST_2 : Operation 272 [1/1] (1.76ns)   --->   "br label %hls_label_6" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 272 'br' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 9)> <Delay = 1.76>
ST_2 : Operation 273 [1/1] (0.00ns)   --->   "store i32 %tmp_V_67, i32* %tmp_V_9" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 273 'store' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 8)> <Delay = 0.00>
ST_2 : Operation 274 [1/1] (1.76ns)   --->   "br label %hls_label_6" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 274 'br' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 8)> <Delay = 1.76>
ST_2 : Operation 275 [1/1] (0.00ns)   --->   "store i32 %tmp_V_67, i32* %tmp_V_8" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 275 'store' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 7)> <Delay = 0.00>
ST_2 : Operation 276 [1/1] (1.76ns)   --->   "br label %hls_label_6" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 276 'br' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 7)> <Delay = 1.76>
ST_2 : Operation 277 [1/1] (0.00ns)   --->   "store i32 %tmp_V_67, i32* %tmp_V_7" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 277 'store' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 6)> <Delay = 0.00>
ST_2 : Operation 278 [1/1] (1.76ns)   --->   "br label %hls_label_6" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 278 'br' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 6)> <Delay = 1.76>
ST_2 : Operation 279 [1/1] (0.00ns)   --->   "store i32 %tmp_V_67, i32* %tmp_V_6" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 279 'store' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 5)> <Delay = 0.00>
ST_2 : Operation 280 [1/1] (1.76ns)   --->   "br label %hls_label_6" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 280 'br' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 5)> <Delay = 1.76>
ST_2 : Operation 281 [1/1] (0.00ns)   --->   "store i32 %tmp_V_67, i32* %tmp_V_5" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 281 'store' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 4)> <Delay = 0.00>
ST_2 : Operation 282 [1/1] (1.76ns)   --->   "br label %hls_label_6" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 282 'br' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 4)> <Delay = 1.76>
ST_2 : Operation 283 [1/1] (0.00ns)   --->   "store i32 %tmp_V_67, i32* %tmp_V_4" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 283 'store' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 3)> <Delay = 0.00>
ST_2 : Operation 284 [1/1] (1.76ns)   --->   "br label %hls_label_6" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 284 'br' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 3)> <Delay = 1.76>
ST_2 : Operation 285 [1/1] (0.00ns)   --->   "store i32 %tmp_V_67, i32* %tmp_V_2" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 285 'store' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 2)> <Delay = 0.00>
ST_2 : Operation 286 [1/1] (1.76ns)   --->   "br label %hls_label_6" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 286 'br' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 2)> <Delay = 1.76>
ST_2 : Operation 287 [1/1] (0.00ns)   --->   "store i32 %tmp_V_67, i32* %tmp_V_1" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 287 'store' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 1)> <Delay = 0.00>
ST_2 : Operation 288 [1/1] (1.76ns)   --->   "br label %hls_label_6" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 288 'br' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 1)> <Delay = 1.76>
ST_2 : Operation 289 [1/1] (0.00ns)   --->   "store i32 %tmp_V_67, i32* %tmp_V" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 289 'store' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 0)> <Delay = 0.00>
ST_2 : Operation 290 [1/1] (1.76ns)   --->   "br label %hls_label_6" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 290 'br' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 0)> <Delay = 1.76>
ST_2 : Operation 291 [1/1] (0.00ns)   --->   "store i32 %tmp_V_67, i32* %tmp_V_64" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 291 'store' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 63)> <Delay = 0.00>
ST_2 : Operation 292 [1/1] (1.76ns)   --->   "br label %hls_label_6" [/workspace/finn-hlslib/mvau.hpp:256]   --->   Operation 292 'br' <Predicate = (!icmp_ln248 & icmp_ln252 & trunc_ln321 == 63)> <Delay = 1.76>
ST_2 : Operation 293 [1/1] (0.00ns)   --->   "%sf_1_load_1 = load i32* %sf_1" [/workspace/finn-hlslib/mvau.hpp:289]   --->   Operation 293 'load' 'sf_1_load_1' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_2 : Operation 294 [1/1] (0.00ns)   --->   "%tmp_V_68 = call i128 @_ssdm_op_Read.axis.volatile.i128P(i128* %weight_V_V)" [/workspace/finn-hlslib/mvau.hpp:264]   --->   Operation 294 'read' 'tmp_V_68' <Predicate = (!icmp_ln248)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 295 [1/1] (2.47ns)   --->   "%icmp_ln271 = icmp eq i32 %sf_1_load_1, 0" [/workspace/finn-hlslib/mvau.hpp:271]   --->   Operation 295 'icmp' 'icmp_ln271' <Predicate = (!icmp_ln248)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 296 [1/1] (0.00ns)   --->   "%wgt_M_instance_0_V = trunc i128 %tmp_V_68 to i4" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:282]   --->   Operation 296 'trunc' 'wgt_M_instance_0_V' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_2 : Operation 297 [1/1] (0.00ns)   --->   "%wgt_M_instance_1_V = call i4 @_ssdm_op_PartSelect.i4.i128.i32.i32(i128 %tmp_V_68, i32 4, i32 7)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:282]   --->   Operation 297 'partselect' 'wgt_M_instance_1_V' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_2 : Operation 298 [1/1] (0.00ns)   --->   "%wgt_M_instance_2_V = call i4 @_ssdm_op_PartSelect.i4.i128.i32.i32(i128 %tmp_V_68, i32 8, i32 11)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:282]   --->   Operation 298 'partselect' 'wgt_M_instance_2_V' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_2 : Operation 299 [1/1] (0.00ns)   --->   "%wgt_M_instance_3_V = call i4 @_ssdm_op_PartSelect.i4.i128.i32.i32(i128 %tmp_V_68, i32 12, i32 15)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:282]   --->   Operation 299 'partselect' 'wgt_M_instance_3_V' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_2 : Operation 300 [1/1] (0.00ns)   --->   "%wgt_M_instance_4_V = call i4 @_ssdm_op_PartSelect.i4.i128.i32.i32(i128 %tmp_V_68, i32 16, i32 19)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:282]   --->   Operation 300 'partselect' 'wgt_M_instance_4_V' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_2 : Operation 301 [1/1] (0.00ns)   --->   "%wgt_M_instance_5_V = call i4 @_ssdm_op_PartSelect.i4.i128.i32.i32(i128 %tmp_V_68, i32 20, i32 23)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:282]   --->   Operation 301 'partselect' 'wgt_M_instance_5_V' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_2 : Operation 302 [1/1] (0.00ns)   --->   "%wgt_M_instance_6_V = call i4 @_ssdm_op_PartSelect.i4.i128.i32.i32(i128 %tmp_V_68, i32 24, i32 27)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:282]   --->   Operation 302 'partselect' 'wgt_M_instance_6_V' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_2 : Operation 303 [1/1] (0.00ns)   --->   "%wgt_M_instance_7_V = call i4 @_ssdm_op_PartSelect.i4.i128.i32.i32(i128 %tmp_V_68, i32 28, i32 31)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:282]   --->   Operation 303 'partselect' 'wgt_M_instance_7_V' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_2 : Operation 304 [1/1] (0.00ns)   --->   "%wgt_M_instance_0_V_1 = call i4 @_ssdm_op_PartSelect.i4.i128.i32.i32(i128 %tmp_V_68, i32 32, i32 35)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:282]   --->   Operation 304 'partselect' 'wgt_M_instance_0_V_1' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_2 : Operation 305 [1/1] (0.00ns)   --->   "%wgt_M_instance_1_V_1 = call i4 @_ssdm_op_PartSelect.i4.i128.i32.i32(i128 %tmp_V_68, i32 36, i32 39)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:282]   --->   Operation 305 'partselect' 'wgt_M_instance_1_V_1' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_2 : Operation 306 [1/1] (0.00ns)   --->   "%wgt_M_instance_2_V_1 = call i4 @_ssdm_op_PartSelect.i4.i128.i32.i32(i128 %tmp_V_68, i32 40, i32 43)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:282]   --->   Operation 306 'partselect' 'wgt_M_instance_2_V_1' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_2 : Operation 307 [1/1] (0.00ns)   --->   "%wgt_M_instance_3_V_1 = call i4 @_ssdm_op_PartSelect.i4.i128.i32.i32(i128 %tmp_V_68, i32 44, i32 47)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:282]   --->   Operation 307 'partselect' 'wgt_M_instance_3_V_1' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_2 : Operation 308 [1/1] (0.00ns)   --->   "%wgt_M_instance_4_V_1 = call i4 @_ssdm_op_PartSelect.i4.i128.i32.i32(i128 %tmp_V_68, i32 48, i32 51)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:282]   --->   Operation 308 'partselect' 'wgt_M_instance_4_V_1' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_2 : Operation 309 [1/1] (0.00ns)   --->   "%wgt_M_instance_5_V_1 = call i4 @_ssdm_op_PartSelect.i4.i128.i32.i32(i128 %tmp_V_68, i32 52, i32 55)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:282]   --->   Operation 309 'partselect' 'wgt_M_instance_5_V_1' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_2 : Operation 310 [1/1] (0.00ns)   --->   "%wgt_M_instance_6_V_1 = call i4 @_ssdm_op_PartSelect.i4.i128.i32.i32(i128 %tmp_V_68, i32 56, i32 59)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:282]   --->   Operation 310 'partselect' 'wgt_M_instance_6_V_1' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_2 : Operation 311 [1/1] (0.00ns)   --->   "%wgt_M_instance_7_V_1 = call i4 @_ssdm_op_PartSelect.i4.i128.i32.i32(i128 %tmp_V_68, i32 60, i32 63)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:282]   --->   Operation 311 'partselect' 'wgt_M_instance_7_V_1' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_2 : Operation 312 [1/1] (0.00ns)   --->   "%wgt_M_instance_0_V_2 = call i4 @_ssdm_op_PartSelect.i4.i128.i32.i32(i128 %tmp_V_68, i32 64, i32 67)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:282]   --->   Operation 312 'partselect' 'wgt_M_instance_0_V_2' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_2 : Operation 313 [1/1] (0.00ns)   --->   "%wgt_M_instance_1_V_2 = call i4 @_ssdm_op_PartSelect.i4.i128.i32.i32(i128 %tmp_V_68, i32 68, i32 71)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:282]   --->   Operation 313 'partselect' 'wgt_M_instance_1_V_2' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_2 : Operation 314 [1/1] (0.00ns)   --->   "%wgt_M_instance_2_V_2 = call i4 @_ssdm_op_PartSelect.i4.i128.i32.i32(i128 %tmp_V_68, i32 72, i32 75)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:282]   --->   Operation 314 'partselect' 'wgt_M_instance_2_V_2' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_2 : Operation 315 [1/1] (0.00ns)   --->   "%wgt_M_instance_3_V_2 = call i4 @_ssdm_op_PartSelect.i4.i128.i32.i32(i128 %tmp_V_68, i32 76, i32 79)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:282]   --->   Operation 315 'partselect' 'wgt_M_instance_3_V_2' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_2 : Operation 316 [1/1] (0.00ns)   --->   "%wgt_M_instance_4_V_2 = call i4 @_ssdm_op_PartSelect.i4.i128.i32.i32(i128 %tmp_V_68, i32 80, i32 83)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:282]   --->   Operation 316 'partselect' 'wgt_M_instance_4_V_2' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_2 : Operation 317 [1/1] (0.00ns)   --->   "%wgt_M_instance_5_V_2 = call i4 @_ssdm_op_PartSelect.i4.i128.i32.i32(i128 %tmp_V_68, i32 84, i32 87)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:282]   --->   Operation 317 'partselect' 'wgt_M_instance_5_V_2' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_2 : Operation 318 [1/1] (0.00ns)   --->   "%wgt_M_instance_6_V_2 = call i4 @_ssdm_op_PartSelect.i4.i128.i32.i32(i128 %tmp_V_68, i32 88, i32 91)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:282]   --->   Operation 318 'partselect' 'wgt_M_instance_6_V_2' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_2 : Operation 319 [1/1] (0.00ns)   --->   "%wgt_M_instance_7_V_2 = call i4 @_ssdm_op_PartSelect.i4.i128.i32.i32(i128 %tmp_V_68, i32 92, i32 95)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:282]   --->   Operation 319 'partselect' 'wgt_M_instance_7_V_2' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_2 : Operation 320 [1/1] (0.00ns)   --->   "%wgt_M_instance_0_V_3 = call i4 @_ssdm_op_PartSelect.i4.i128.i32.i32(i128 %tmp_V_68, i32 96, i32 99)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:282]   --->   Operation 320 'partselect' 'wgt_M_instance_0_V_3' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_2 : Operation 321 [1/1] (0.00ns)   --->   "%wgt_M_instance_1_V_3 = call i4 @_ssdm_op_PartSelect.i4.i128.i32.i32(i128 %tmp_V_68, i32 100, i32 103)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:282]   --->   Operation 321 'partselect' 'wgt_M_instance_1_V_3' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_2 : Operation 322 [1/1] (0.00ns)   --->   "%wgt_M_instance_2_V_3 = call i4 @_ssdm_op_PartSelect.i4.i128.i32.i32(i128 %tmp_V_68, i32 104, i32 107)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:282]   --->   Operation 322 'partselect' 'wgt_M_instance_2_V_3' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_2 : Operation 323 [1/1] (0.00ns)   --->   "%wgt_M_instance_3_V_3 = call i4 @_ssdm_op_PartSelect.i4.i128.i32.i32(i128 %tmp_V_68, i32 108, i32 111)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:282]   --->   Operation 323 'partselect' 'wgt_M_instance_3_V_3' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_2 : Operation 324 [1/1] (0.00ns)   --->   "%wgt_M_instance_4_V_3 = call i4 @_ssdm_op_PartSelect.i4.i128.i32.i32(i128 %tmp_V_68, i32 112, i32 115)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:282]   --->   Operation 324 'partselect' 'wgt_M_instance_4_V_3' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_2 : Operation 325 [1/1] (0.00ns)   --->   "%wgt_M_instance_5_V_3 = call i4 @_ssdm_op_PartSelect.i4.i128.i32.i32(i128 %tmp_V_68, i32 116, i32 119)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:282]   --->   Operation 325 'partselect' 'wgt_M_instance_5_V_3' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_2 : Operation 326 [1/1] (0.00ns)   --->   "%wgt_M_instance_6_V_3 = call i4 @_ssdm_op_PartSelect.i4.i128.i32.i32(i128 %tmp_V_68, i32 120, i32 123)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:282]   --->   Operation 326 'partselect' 'wgt_M_instance_6_V_3' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_2 : Operation 327 [1/1] (0.00ns)   --->   "%wgt_M_instance_7_V_3 = call i4 @_ssdm_op_PartSelect.i4.i128.i32.i32(i128 %tmp_V_68, i32 124, i32 127)" [/workspace/finn-hlslib/weights.hpp:164->/workspace/finn-hlslib/mvau.hpp:282]   --->   Operation 327 'partselect' 'wgt_M_instance_7_V_3' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_2 : Operation 328 [1/1] (2.55ns)   --->   "%sf = add i32 1, %sf_1_load_1" [/workspace/finn-hlslib/mvau.hpp:289]   --->   Operation 328 'add' 'sf' <Predicate = (!icmp_ln248)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 329 [1/1] (2.47ns)   --->   "%icmp_ln289 = icmp eq i32 %sf, 64" [/workspace/finn-hlslib/mvau.hpp:289]   --->   Operation 329 'icmp' 'icmp_ln289' <Predicate = (!icmp_ln248)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 330 [1/1] (0.00ns)   --->   "br i1 %icmp_ln289, label %.preheader15.0, label %hls_label_6.hls_label_0_end_crit_edge" [/workspace/finn-hlslib/mvau.hpp:289]   --->   Operation 330 'br' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_2 : Operation 331 [1/1] (1.76ns)   --->   "store i32 %sf, i32* %sf_1" [/workspace/finn-hlslib/mvau.hpp:289]   --->   Operation 331 'store' <Predicate = (!icmp_ln248 & !icmp_ln289)> <Delay = 1.76>
ST_2 : Operation 332 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [/workspace/finn-hlslib/mvau.hpp:289]   --->   Operation 332 'br' <Predicate = (!icmp_ln248 & !icmp_ln289)> <Delay = 0.00>
ST_2 : Operation 333 [1/1] (1.76ns)   --->   "store i32 0, i32* %sf_1" [/workspace/finn-hlslib/mvau.hpp:305]   --->   Operation 333 'store' <Predicate = (!icmp_ln248 & icmp_ln289)> <Delay = 1.76>
ST_2 : Operation 334 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp)" [/workspace/finn-hlslib/mvau.hpp:306]   --->   Operation 334 'specregionend' 'empty_52' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_2 : Operation 335 [1/1] (0.00ns)   --->   "br label %1" [/workspace/finn-hlslib/mvau.hpp:248]   --->   Operation 335 'br' <Predicate = (!icmp_ln248)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.04>
ST_3 : Operation 336 [1/1] (0.00ns)   --->   "%act_m_val_V = phi i32 [ %inElem_V_1, %3 ], [ %tmp_V_67, %branch63 ], [ %tmp_V_67, %branch62 ], [ %tmp_V_67, %branch61 ], [ %tmp_V_67, %branch60 ], [ %tmp_V_67, %branch59 ], [ %tmp_V_67, %branch58 ], [ %tmp_V_67, %branch57 ], [ %tmp_V_67, %branch56 ], [ %tmp_V_67, %branch55 ], [ %tmp_V_67, %branch54 ], [ %tmp_V_67, %branch53 ], [ %tmp_V_67, %branch52 ], [ %tmp_V_67, %branch51 ], [ %tmp_V_67, %branch50 ], [ %tmp_V_67, %branch49 ], [ %tmp_V_67, %branch48 ], [ %tmp_V_67, %branch47 ], [ %tmp_V_67, %branch46 ], [ %tmp_V_67, %branch45 ], [ %tmp_V_67, %branch44 ], [ %tmp_V_67, %branch43 ], [ %tmp_V_67, %branch42 ], [ %tmp_V_67, %branch41 ], [ %tmp_V_67, %branch40 ], [ %tmp_V_67, %branch39 ], [ %tmp_V_67, %branch38 ], [ %tmp_V_67, %branch37 ], [ %tmp_V_67, %branch36 ], [ %tmp_V_67, %branch35 ], [ %tmp_V_67, %branch34 ], [ %tmp_V_67, %branch33 ], [ %tmp_V_67, %branch32 ], [ %tmp_V_67, %branch31 ], [ %tmp_V_67, %branch30 ], [ %tmp_V_67, %branch29 ], [ %tmp_V_67, %branch28 ], [ %tmp_V_67, %branch27 ], [ %tmp_V_67, %branch26 ], [ %tmp_V_67, %branch25 ], [ %tmp_V_67, %branch24 ], [ %tmp_V_67, %branch23 ], [ %tmp_V_67, %branch22 ], [ %tmp_V_67, %branch21 ], [ %tmp_V_67, %branch20 ], [ %tmp_V_67, %branch19 ], [ %tmp_V_67, %branch18 ], [ %tmp_V_67, %branch17 ], [ %tmp_V_67, %branch16 ], [ %tmp_V_67, %branch15 ], [ %tmp_V_67, %branch14 ], [ %tmp_V_67, %branch13 ], [ %tmp_V_67, %branch12 ], [ %tmp_V_67, %branch11 ], [ %tmp_V_67, %branch10 ], [ %tmp_V_67, %branch9 ], [ %tmp_V_67, %branch8 ], [ %tmp_V_67, %branch7 ], [ %tmp_V_67, %branch6 ], [ %tmp_V_67, %branch5 ], [ %tmp_V_67, %branch4 ], [ %tmp_V_67, %branch3 ], [ %tmp_V_67, %branch2 ], [ %tmp_V_67, %branch1 ], [ %tmp_V_67, %.hls_label_6_crit_edge ]"   --->   Operation 336 'phi' 'act_m_val_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 337 [1/1] (0.00ns)   --->   "%trunc_ln647 = trunc i32 %act_m_val_V to i4" [/workspace/finn-hlslib/interpret.hpp:215->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 337 'trunc' 'trunc_ln647' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 338 [1/1] (0.00ns)   --->   "%sext_ln215 = sext i4 %wgt_M_instance_0_V to i8" [/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 338 'sext' 'sext_ln215' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 339 [1/1] (0.00ns)   --->   "%sext_ln215_1 = sext i4 %trunc_ln647 to i8" [/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 339 'sext' 'sext_ln215_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 340 [1/1] (4.34ns)   --->   "%mul_ln1352 = mul i8 %sext_ln215_1, %sext_ln215" [/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 340 'mul' 'mul_ln1352' <Predicate = true> <Delay = 4.34> <Core = "Mul_LUT">   --->   Core 82 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 341 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i8 %mul_ln1352, [1 x i8]* @p_str3, [8 x i8]* @p_str13, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 341 'specfucore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 342 [1/1] (0.00ns)   --->   "%sext_ln170 = sext i8 %mul_ln1352 to i9" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 342 'sext' 'sext_ln170' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 343 [1/1] (0.00ns)   --->   "%arg_V_read_assign_1 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %act_m_val_V, i32 4, i32 7)" [/workspace/finn-hlslib/interpret.hpp:215->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 343 'partselect' 'arg_V_read_assign_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 344 [1/1] (0.00ns)   --->   "%sext_ln215_2 = sext i4 %wgt_M_instance_1_V to i8" [/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 344 'sext' 'sext_ln215_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 345 [1/1] (0.00ns)   --->   "%sext_ln215_3 = sext i4 %arg_V_read_assign_1 to i8" [/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 345 'sext' 'sext_ln215_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 346 [1/1] (4.34ns)   --->   "%mul_ln1352_1 = mul i8 %sext_ln215_3, %sext_ln215_2" [/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 346 'mul' 'mul_ln1352_1' <Predicate = true> <Delay = 4.34> <Core = "Mul_LUT">   --->   Core 82 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 347 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i8 %mul_ln1352_1, [1 x i8]* @p_str3, [8 x i8]* @p_str13, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 347 'specfucore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 348 [1/1] (0.00ns)   --->   "%sext_ln170_1 = sext i8 %mul_ln1352_1 to i9" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 348 'sext' 'sext_ln170_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 349 [1/1] (0.00ns)   --->   "%arg_V_read_assign_2 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %act_m_val_V, i32 8, i32 11)" [/workspace/finn-hlslib/interpret.hpp:215->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 349 'partselect' 'arg_V_read_assign_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 350 [1/1] (0.00ns)   --->   "%sext_ln215_4 = sext i4 %wgt_M_instance_2_V to i8" [/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 350 'sext' 'sext_ln215_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 351 [1/1] (0.00ns)   --->   "%sext_ln215_5 = sext i4 %arg_V_read_assign_2 to i8" [/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 351 'sext' 'sext_ln215_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 352 [1/1] (4.34ns)   --->   "%mul_ln1352_2 = mul i8 %sext_ln215_5, %sext_ln215_4" [/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 352 'mul' 'mul_ln1352_2' <Predicate = true> <Delay = 4.34> <Core = "Mul_LUT">   --->   Core 82 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 353 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i8 %mul_ln1352_2, [1 x i8]* @p_str3, [8 x i8]* @p_str13, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 353 'specfucore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 354 [1/1] (0.00ns)   --->   "%sext_ln170_2 = sext i8 %mul_ln1352_2 to i9" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 354 'sext' 'sext_ln170_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 355 [1/1] (0.00ns)   --->   "%arg_V_read_assign_3 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %act_m_val_V, i32 12, i32 15)" [/workspace/finn-hlslib/interpret.hpp:215->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 355 'partselect' 'arg_V_read_assign_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 356 [1/1] (0.00ns)   --->   "%sext_ln215_6 = sext i4 %wgt_M_instance_3_V to i8" [/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 356 'sext' 'sext_ln215_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 357 [1/1] (0.00ns)   --->   "%sext_ln215_7 = sext i4 %arg_V_read_assign_3 to i8" [/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 357 'sext' 'sext_ln215_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 358 [1/1] (4.34ns)   --->   "%mul_ln1352_3 = mul i8 %sext_ln215_7, %sext_ln215_6" [/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 358 'mul' 'mul_ln1352_3' <Predicate = true> <Delay = 4.34> <Core = "Mul_LUT">   --->   Core 82 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 359 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i8 %mul_ln1352_3, [1 x i8]* @p_str3, [8 x i8]* @p_str13, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 359 'specfucore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 360 [1/1] (0.00ns)   --->   "%sext_ln170_3 = sext i8 %mul_ln1352_3 to i9" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 360 'sext' 'sext_ln170_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 361 [1/1] (0.00ns)   --->   "%arg_V_read_assign_4 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %act_m_val_V, i32 16, i32 19)" [/workspace/finn-hlslib/interpret.hpp:215->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 361 'partselect' 'arg_V_read_assign_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 362 [1/1] (0.00ns)   --->   "%sext_ln215_8 = sext i4 %wgt_M_instance_4_V to i8" [/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 362 'sext' 'sext_ln215_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 363 [1/1] (0.00ns)   --->   "%sext_ln215_9 = sext i4 %arg_V_read_assign_4 to i8" [/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 363 'sext' 'sext_ln215_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 364 [1/1] (4.34ns)   --->   "%mul_ln1352_4 = mul i8 %sext_ln215_9, %sext_ln215_8" [/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 364 'mul' 'mul_ln1352_4' <Predicate = true> <Delay = 4.34> <Core = "Mul_LUT">   --->   Core 82 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 365 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i8 %mul_ln1352_4, [1 x i8]* @p_str3, [8 x i8]* @p_str13, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 365 'specfucore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 366 [1/1] (0.00ns)   --->   "%sext_ln170_4 = sext i8 %mul_ln1352_4 to i9" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 366 'sext' 'sext_ln170_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 367 [1/1] (0.00ns)   --->   "%arg_V_read_assign_5 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %act_m_val_V, i32 20, i32 23)" [/workspace/finn-hlslib/interpret.hpp:215->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 367 'partselect' 'arg_V_read_assign_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 368 [1/1] (0.00ns)   --->   "%sext_ln215_10 = sext i4 %wgt_M_instance_5_V to i8" [/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 368 'sext' 'sext_ln215_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 369 [1/1] (0.00ns)   --->   "%sext_ln215_11 = sext i4 %arg_V_read_assign_5 to i8" [/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 369 'sext' 'sext_ln215_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 370 [1/1] (4.34ns)   --->   "%mul_ln1352_5 = mul i8 %sext_ln215_11, %sext_ln215_10" [/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 370 'mul' 'mul_ln1352_5' <Predicate = true> <Delay = 4.34> <Core = "Mul_LUT">   --->   Core 82 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 371 [1/1] (0.00ns)   --->   "%arg_V_read_assign_6 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %act_m_val_V, i32 24, i32 27)" [/workspace/finn-hlslib/interpret.hpp:215->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 371 'partselect' 'arg_V_read_assign_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 372 [1/1] (0.00ns)   --->   "%sext_ln215_12 = sext i4 %wgt_M_instance_6_V to i8" [/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 372 'sext' 'sext_ln215_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 373 [1/1] (0.00ns)   --->   "%sext_ln215_13 = sext i4 %arg_V_read_assign_6 to i8" [/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 373 'sext' 'sext_ln215_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 374 [1/1] (4.34ns)   --->   "%mul_ln1352_6 = mul i8 %sext_ln215_13, %sext_ln215_12" [/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 374 'mul' 'mul_ln1352_6' <Predicate = true> <Delay = 4.34> <Core = "Mul_LUT">   --->   Core 82 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 375 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i8 %mul_ln1352_6, [1 x i8]* @p_str3, [8 x i8]* @p_str13, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 375 'specfucore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 376 [1/1] (0.00ns)   --->   "%sext_ln170_5 = sext i8 %mul_ln1352_6 to i9" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 376 'sext' 'sext_ln170_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 377 [1/1] (0.00ns)   --->   "%arg_V_read_assign_7 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %act_m_val_V, i32 28, i32 31)" [/workspace/finn-hlslib/interpret.hpp:215->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 377 'partselect' 'arg_V_read_assign_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 378 [1/1] (0.00ns)   --->   "%sext_ln215_14 = sext i4 %wgt_M_instance_7_V to i8" [/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 378 'sext' 'sext_ln215_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 379 [1/1] (0.00ns)   --->   "%sext_ln215_15 = sext i4 %arg_V_read_assign_7 to i8" [/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 379 'sext' 'sext_ln215_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 380 [1/1] (4.34ns)   --->   "%mul_ln1352_7 = mul i8 %sext_ln215_15, %sext_ln215_14" [/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 380 'mul' 'mul_ln1352_7' <Predicate = true> <Delay = 4.34> <Core = "Mul_LUT">   --->   Core 82 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 381 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i8 %mul_ln1352_7, [1 x i8]* @p_str3, [8 x i8]* @p_str13, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 381 'specfucore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 382 [1/1] (0.00ns)   --->   "%sext_ln700_1 = sext i8 %mul_ln1352_7 to i9" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 382 'sext' 'sext_ln700_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 383 [1/1] (1.91ns)   --->   "%add_ln700_1 = add i9 %sext_ln170_4, %sext_ln170_5" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 383 'add' 'add_ln700_1' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 384 [1/1] (1.91ns)   --->   "%add_ln700_3 = add i9 %sext_ln170, %sext_ln170_3" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 384 'add' 'add_ln700_3' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 385 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_4 = add i9 %sext_ln700_1, %sext_ln170_1" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 385 'add' 'add_ln700_4' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 386 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln700_5 = add i9 %sext_ln170_2, %add_ln700_4" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 386 'add' 'add_ln700_5' <Predicate = true> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 387 [1/1] (0.00ns)   --->   "%sext_ln215_16 = sext i4 %wgt_M_instance_0_V_1 to i8" [/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 387 'sext' 'sext_ln215_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 388 [1/1] (4.34ns)   --->   "%mul_ln1352_8 = mul i8 %sext_ln215_1, %sext_ln215_16" [/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 388 'mul' 'mul_ln1352_8' <Predicate = true> <Delay = 4.34> <Core = "Mul_LUT">   --->   Core 82 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 389 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i8 %mul_ln1352_8, [1 x i8]* @p_str3, [8 x i8]* @p_str13, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 389 'specfucore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 390 [1/1] (0.00ns)   --->   "%sext_ln170_6 = sext i8 %mul_ln1352_8 to i9" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 390 'sext' 'sext_ln170_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 391 [1/1] (0.00ns)   --->   "%sext_ln215_17 = sext i4 %wgt_M_instance_1_V_1 to i8" [/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 391 'sext' 'sext_ln215_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 392 [1/1] (4.34ns)   --->   "%mul_ln1352_9 = mul i8 %sext_ln215_3, %sext_ln215_17" [/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 392 'mul' 'mul_ln1352_9' <Predicate = true> <Delay = 4.34> <Core = "Mul_LUT">   --->   Core 82 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 393 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i8 %mul_ln1352_9, [1 x i8]* @p_str3, [8 x i8]* @p_str13, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 393 'specfucore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 394 [1/1] (0.00ns)   --->   "%sext_ln170_7 = sext i8 %mul_ln1352_9 to i9" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 394 'sext' 'sext_ln170_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 395 [1/1] (0.00ns)   --->   "%sext_ln215_18 = sext i4 %wgt_M_instance_2_V_1 to i8" [/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 395 'sext' 'sext_ln215_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 396 [1/1] (4.34ns)   --->   "%mul_ln1352_10 = mul i8 %sext_ln215_5, %sext_ln215_18" [/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 396 'mul' 'mul_ln1352_10' <Predicate = true> <Delay = 4.34> <Core = "Mul_LUT">   --->   Core 82 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 397 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i8 %mul_ln1352_10, [1 x i8]* @p_str3, [8 x i8]* @p_str13, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 397 'specfucore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 398 [1/1] (0.00ns)   --->   "%sext_ln170_8 = sext i8 %mul_ln1352_10 to i9" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 398 'sext' 'sext_ln170_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 399 [1/1] (0.00ns)   --->   "%sext_ln215_19 = sext i4 %wgt_M_instance_3_V_1 to i8" [/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 399 'sext' 'sext_ln215_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 400 [1/1] (4.34ns)   --->   "%mul_ln1352_11 = mul i8 %sext_ln215_7, %sext_ln215_19" [/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 400 'mul' 'mul_ln1352_11' <Predicate = true> <Delay = 4.34> <Core = "Mul_LUT">   --->   Core 82 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 401 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i8 %mul_ln1352_11, [1 x i8]* @p_str3, [8 x i8]* @p_str13, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 401 'specfucore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 402 [1/1] (0.00ns)   --->   "%sext_ln170_9 = sext i8 %mul_ln1352_11 to i9" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 402 'sext' 'sext_ln170_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 403 [1/1] (0.00ns)   --->   "%sext_ln215_20 = sext i4 %wgt_M_instance_4_V_1 to i8" [/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 403 'sext' 'sext_ln215_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 404 [1/1] (4.34ns)   --->   "%mul_ln1352_12 = mul i8 %sext_ln215_9, %sext_ln215_20" [/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 404 'mul' 'mul_ln1352_12' <Predicate = true> <Delay = 4.34> <Core = "Mul_LUT">   --->   Core 82 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 405 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i8 %mul_ln1352_12, [1 x i8]* @p_str3, [8 x i8]* @p_str13, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 405 'specfucore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 406 [1/1] (0.00ns)   --->   "%sext_ln170_10 = sext i8 %mul_ln1352_12 to i9" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 406 'sext' 'sext_ln170_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 407 [1/1] (0.00ns)   --->   "%sext_ln215_21 = sext i4 %wgt_M_instance_5_V_1 to i8" [/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 407 'sext' 'sext_ln215_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 408 [1/1] (4.34ns)   --->   "%mul_ln1352_13 = mul i8 %sext_ln215_11, %sext_ln215_21" [/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 408 'mul' 'mul_ln1352_13' <Predicate = true> <Delay = 4.34> <Core = "Mul_LUT">   --->   Core 82 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 409 [1/1] (0.00ns)   --->   "%sext_ln215_22 = sext i4 %wgt_M_instance_6_V_1 to i8" [/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 409 'sext' 'sext_ln215_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 410 [1/1] (4.34ns)   --->   "%mul_ln1352_14 = mul i8 %sext_ln215_13, %sext_ln215_22" [/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 410 'mul' 'mul_ln1352_14' <Predicate = true> <Delay = 4.34> <Core = "Mul_LUT">   --->   Core 82 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 411 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i8 %mul_ln1352_14, [1 x i8]* @p_str3, [8 x i8]* @p_str13, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 411 'specfucore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 412 [1/1] (0.00ns)   --->   "%sext_ln170_11 = sext i8 %mul_ln1352_14 to i9" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 412 'sext' 'sext_ln170_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 413 [1/1] (0.00ns)   --->   "%sext_ln215_23 = sext i4 %wgt_M_instance_7_V_1 to i8" [/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 413 'sext' 'sext_ln215_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 414 [1/1] (4.34ns)   --->   "%mul_ln1352_15 = mul i8 %sext_ln215_15, %sext_ln215_23" [/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 414 'mul' 'mul_ln1352_15' <Predicate = true> <Delay = 4.34> <Core = "Mul_LUT">   --->   Core 82 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 415 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i8 %mul_ln1352_15, [1 x i8]* @p_str3, [8 x i8]* @p_str13, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 415 'specfucore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 416 [1/1] (0.00ns)   --->   "%sext_ln700_7 = sext i8 %mul_ln1352_15 to i9" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 416 'sext' 'sext_ln700_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 417 [1/1] (1.91ns)   --->   "%add_ln700_9 = add i9 %sext_ln170_10, %sext_ln170_11" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 417 'add' 'add_ln700_9' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 418 [1/1] (1.91ns)   --->   "%add_ln700_11 = add i9 %sext_ln170_6, %sext_ln170_9" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 418 'add' 'add_ln700_11' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 419 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_12 = add i9 %sext_ln700_7, %sext_ln170_7" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 419 'add' 'add_ln700_12' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 420 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln700_13 = add i9 %sext_ln170_8, %add_ln700_12" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 420 'add' 'add_ln700_13' <Predicate = true> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 421 [1/1] (0.00ns)   --->   "%sext_ln215_24 = sext i4 %wgt_M_instance_0_V_2 to i8" [/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 421 'sext' 'sext_ln215_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 422 [1/1] (4.34ns)   --->   "%mul_ln1352_16 = mul i8 %sext_ln215_1, %sext_ln215_24" [/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 422 'mul' 'mul_ln1352_16' <Predicate = true> <Delay = 4.34> <Core = "Mul_LUT">   --->   Core 82 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 423 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i8 %mul_ln1352_16, [1 x i8]* @p_str3, [8 x i8]* @p_str13, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 423 'specfucore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 424 [1/1] (0.00ns)   --->   "%sext_ln170_12 = sext i8 %mul_ln1352_16 to i9" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 424 'sext' 'sext_ln170_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 425 [1/1] (0.00ns)   --->   "%sext_ln215_25 = sext i4 %wgt_M_instance_1_V_2 to i8" [/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 425 'sext' 'sext_ln215_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 426 [1/1] (4.34ns)   --->   "%mul_ln1352_17 = mul i8 %sext_ln215_3, %sext_ln215_25" [/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 426 'mul' 'mul_ln1352_17' <Predicate = true> <Delay = 4.34> <Core = "Mul_LUT">   --->   Core 82 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 427 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i8 %mul_ln1352_17, [1 x i8]* @p_str3, [8 x i8]* @p_str13, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 427 'specfucore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 428 [1/1] (0.00ns)   --->   "%sext_ln170_13 = sext i8 %mul_ln1352_17 to i9" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 428 'sext' 'sext_ln170_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 429 [1/1] (0.00ns)   --->   "%sext_ln215_26 = sext i4 %wgt_M_instance_2_V_2 to i8" [/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 429 'sext' 'sext_ln215_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 430 [1/1] (4.34ns)   --->   "%mul_ln1352_18 = mul i8 %sext_ln215_5, %sext_ln215_26" [/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 430 'mul' 'mul_ln1352_18' <Predicate = true> <Delay = 4.34> <Core = "Mul_LUT">   --->   Core 82 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 431 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i8 %mul_ln1352_18, [1 x i8]* @p_str3, [8 x i8]* @p_str13, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 431 'specfucore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 432 [1/1] (0.00ns)   --->   "%sext_ln170_14 = sext i8 %mul_ln1352_18 to i9" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 432 'sext' 'sext_ln170_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 433 [1/1] (0.00ns)   --->   "%sext_ln215_27 = sext i4 %wgt_M_instance_3_V_2 to i8" [/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 433 'sext' 'sext_ln215_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 434 [1/1] (4.34ns)   --->   "%mul_ln1352_19 = mul i8 %sext_ln215_7, %sext_ln215_27" [/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 434 'mul' 'mul_ln1352_19' <Predicate = true> <Delay = 4.34> <Core = "Mul_LUT">   --->   Core 82 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 435 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i8 %mul_ln1352_19, [1 x i8]* @p_str3, [8 x i8]* @p_str13, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 435 'specfucore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 436 [1/1] (0.00ns)   --->   "%sext_ln170_15 = sext i8 %mul_ln1352_19 to i9" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 436 'sext' 'sext_ln170_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 437 [1/1] (0.00ns)   --->   "%sext_ln215_28 = sext i4 %wgt_M_instance_4_V_2 to i8" [/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 437 'sext' 'sext_ln215_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 438 [1/1] (4.34ns)   --->   "%mul_ln1352_20 = mul i8 %sext_ln215_9, %sext_ln215_28" [/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 438 'mul' 'mul_ln1352_20' <Predicate = true> <Delay = 4.34> <Core = "Mul_LUT">   --->   Core 82 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 439 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i8 %mul_ln1352_20, [1 x i8]* @p_str3, [8 x i8]* @p_str13, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 439 'specfucore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 440 [1/1] (0.00ns)   --->   "%sext_ln170_16 = sext i8 %mul_ln1352_20 to i9" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 440 'sext' 'sext_ln170_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 441 [1/1] (0.00ns)   --->   "%sext_ln215_29 = sext i4 %wgt_M_instance_5_V_2 to i8" [/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 441 'sext' 'sext_ln215_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 442 [1/1] (4.34ns)   --->   "%mul_ln1352_21 = mul i8 %sext_ln215_11, %sext_ln215_29" [/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 442 'mul' 'mul_ln1352_21' <Predicate = true> <Delay = 4.34> <Core = "Mul_LUT">   --->   Core 82 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 443 [1/1] (0.00ns)   --->   "%sext_ln215_30 = sext i4 %wgt_M_instance_6_V_2 to i8" [/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 443 'sext' 'sext_ln215_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 444 [1/1] (4.34ns)   --->   "%mul_ln1352_22 = mul i8 %sext_ln215_13, %sext_ln215_30" [/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 444 'mul' 'mul_ln1352_22' <Predicate = true> <Delay = 4.34> <Core = "Mul_LUT">   --->   Core 82 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 445 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i8 %mul_ln1352_22, [1 x i8]* @p_str3, [8 x i8]* @p_str13, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 445 'specfucore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 446 [1/1] (0.00ns)   --->   "%sext_ln170_17 = sext i8 %mul_ln1352_22 to i9" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 446 'sext' 'sext_ln170_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 447 [1/1] (0.00ns)   --->   "%sext_ln215_31 = sext i4 %wgt_M_instance_7_V_2 to i8" [/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 447 'sext' 'sext_ln215_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 448 [1/1] (4.34ns)   --->   "%mul_ln1352_23 = mul i8 %sext_ln215_15, %sext_ln215_31" [/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 448 'mul' 'mul_ln1352_23' <Predicate = true> <Delay = 4.34> <Core = "Mul_LUT">   --->   Core 82 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 449 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i8 %mul_ln1352_23, [1 x i8]* @p_str3, [8 x i8]* @p_str13, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 449 'specfucore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 450 [1/1] (0.00ns)   --->   "%sext_ln700_13 = sext i8 %mul_ln1352_23 to i9" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 450 'sext' 'sext_ln700_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 451 [1/1] (1.91ns)   --->   "%add_ln700_17 = add i9 %sext_ln170_16, %sext_ln170_17" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 451 'add' 'add_ln700_17' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 452 [1/1] (1.91ns)   --->   "%add_ln700_19 = add i9 %sext_ln170_12, %sext_ln170_15" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 452 'add' 'add_ln700_19' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 453 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_20 = add i9 %sext_ln700_13, %sext_ln170_13" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 453 'add' 'add_ln700_20' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 454 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln700_21 = add i9 %sext_ln170_14, %add_ln700_20" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 454 'add' 'add_ln700_21' <Predicate = true> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 455 [1/1] (0.00ns)   --->   "%sext_ln215_32 = sext i4 %wgt_M_instance_0_V_3 to i8" [/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 455 'sext' 'sext_ln215_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 456 [1/1] (4.34ns)   --->   "%mul_ln1352_24 = mul i8 %sext_ln215_1, %sext_ln215_32" [/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 456 'mul' 'mul_ln1352_24' <Predicate = true> <Delay = 4.34> <Core = "Mul_LUT">   --->   Core 82 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 457 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i8 %mul_ln1352_24, [1 x i8]* @p_str3, [8 x i8]* @p_str13, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 457 'specfucore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 458 [1/1] (0.00ns)   --->   "%sext_ln170_18 = sext i8 %mul_ln1352_24 to i9" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 458 'sext' 'sext_ln170_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 459 [1/1] (0.00ns)   --->   "%sext_ln215_33 = sext i4 %wgt_M_instance_1_V_3 to i8" [/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 459 'sext' 'sext_ln215_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 460 [1/1] (4.34ns)   --->   "%mul_ln1352_25 = mul i8 %sext_ln215_3, %sext_ln215_33" [/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 460 'mul' 'mul_ln1352_25' <Predicate = true> <Delay = 4.34> <Core = "Mul_LUT">   --->   Core 82 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 461 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i8 %mul_ln1352_25, [1 x i8]* @p_str3, [8 x i8]* @p_str13, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 461 'specfucore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 462 [1/1] (0.00ns)   --->   "%sext_ln170_19 = sext i8 %mul_ln1352_25 to i9" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 462 'sext' 'sext_ln170_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 463 [1/1] (0.00ns)   --->   "%sext_ln215_34 = sext i4 %wgt_M_instance_2_V_3 to i8" [/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 463 'sext' 'sext_ln215_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 464 [1/1] (4.34ns)   --->   "%mul_ln1352_26 = mul i8 %sext_ln215_5, %sext_ln215_34" [/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 464 'mul' 'mul_ln1352_26' <Predicate = true> <Delay = 4.34> <Core = "Mul_LUT">   --->   Core 82 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 465 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i8 %mul_ln1352_26, [1 x i8]* @p_str3, [8 x i8]* @p_str13, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 465 'specfucore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 466 [1/1] (0.00ns)   --->   "%sext_ln170_20 = sext i8 %mul_ln1352_26 to i9" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 466 'sext' 'sext_ln170_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 467 [1/1] (0.00ns)   --->   "%sext_ln215_35 = sext i4 %wgt_M_instance_3_V_3 to i8" [/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 467 'sext' 'sext_ln215_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 468 [1/1] (4.34ns)   --->   "%mul_ln1352_27 = mul i8 %sext_ln215_7, %sext_ln215_35" [/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 468 'mul' 'mul_ln1352_27' <Predicate = true> <Delay = 4.34> <Core = "Mul_LUT">   --->   Core 82 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 469 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i8 %mul_ln1352_27, [1 x i8]* @p_str3, [8 x i8]* @p_str13, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 469 'specfucore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 470 [1/1] (0.00ns)   --->   "%sext_ln170_21 = sext i8 %mul_ln1352_27 to i9" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 470 'sext' 'sext_ln170_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 471 [1/1] (0.00ns)   --->   "%sext_ln215_36 = sext i4 %wgt_M_instance_4_V_3 to i8" [/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 471 'sext' 'sext_ln215_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 472 [1/1] (4.34ns)   --->   "%mul_ln1352_28 = mul i8 %sext_ln215_9, %sext_ln215_36" [/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 472 'mul' 'mul_ln1352_28' <Predicate = true> <Delay = 4.34> <Core = "Mul_LUT">   --->   Core 82 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 473 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i8 %mul_ln1352_28, [1 x i8]* @p_str3, [8 x i8]* @p_str13, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 473 'specfucore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 474 [1/1] (0.00ns)   --->   "%sext_ln170_22 = sext i8 %mul_ln1352_28 to i9" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 474 'sext' 'sext_ln170_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 475 [1/1] (0.00ns)   --->   "%sext_ln215_37 = sext i4 %wgt_M_instance_5_V_3 to i8" [/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 475 'sext' 'sext_ln215_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 476 [1/1] (4.34ns)   --->   "%mul_ln1352_29 = mul i8 %sext_ln215_11, %sext_ln215_37" [/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 476 'mul' 'mul_ln1352_29' <Predicate = true> <Delay = 4.34> <Core = "Mul_LUT">   --->   Core 82 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 477 [1/1] (0.00ns)   --->   "%sext_ln215_38 = sext i4 %wgt_M_instance_6_V_3 to i8" [/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 477 'sext' 'sext_ln215_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 478 [1/1] (4.34ns)   --->   "%mul_ln1352_30 = mul i8 %sext_ln215_13, %sext_ln215_38" [/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 478 'mul' 'mul_ln1352_30' <Predicate = true> <Delay = 4.34> <Core = "Mul_LUT">   --->   Core 82 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 479 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i8 %mul_ln1352_30, [1 x i8]* @p_str3, [8 x i8]* @p_str13, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 479 'specfucore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 480 [1/1] (0.00ns)   --->   "%sext_ln170_23 = sext i8 %mul_ln1352_30 to i9" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 480 'sext' 'sext_ln170_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 481 [1/1] (0.00ns)   --->   "%sext_ln215_39 = sext i4 %wgt_M_instance_7_V_3 to i8" [/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 481 'sext' 'sext_ln215_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 482 [1/1] (4.34ns)   --->   "%mul_ln1352_31 = mul i8 %sext_ln215_15, %sext_ln215_39" [/workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 482 'mul' 'mul_ln1352_31' <Predicate = true> <Delay = 4.34> <Core = "Mul_LUT">   --->   Core 82 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 483 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i8 %mul_ln1352_31, [1 x i8]* @p_str3, [8 x i8]* @p_str13, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 483 'specfucore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 484 [1/1] (0.00ns)   --->   "%sext_ln700_19 = sext i8 %mul_ln1352_31 to i9" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 484 'sext' 'sext_ln700_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 485 [1/1] (1.91ns)   --->   "%add_ln700_25 = add i9 %sext_ln170_22, %sext_ln170_23" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 485 'add' 'add_ln700_25' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 486 [1/1] (1.91ns)   --->   "%add_ln700_27 = add i9 %sext_ln170_18, %sext_ln170_21" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 486 'add' 'add_ln700_27' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 487 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_28 = add i9 %sext_ln700_19, %sext_ln170_19" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 487 'add' 'add_ln700_28' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 488 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln700_29 = add i9 %sext_ln170_20, %add_ln700_28" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 488 'add' 'add_ln700_29' <Predicate = true> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 489 [1/1] (0.00ns)   --->   "%nf_assign_load = load i32* %nf_assign" [/workspace/finn-hlslib/mvau.hpp:301]   --->   Operation 489 'load' 'nf_assign_load' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_3 : Operation 490 [1/1] (0.00ns)   --->   "%zext_ln142 = zext i32 %nf_assign_load to i64" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 490 'zext' 'zext_ln142' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_3 : Operation 491 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_56 = getelementptr [128 x i16]* @threshs_m_thresholds_55, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 491 'getelementptr' 'threshs_m_thresholds_56' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_3 : Operation 492 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_57 = load i16* %threshs_m_thresholds_56, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 492 'load' 'threshs_m_thresholds_57' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_3 : Operation 493 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_58 = getelementptr [128 x i16]* @threshs_m_thresholds_54, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 493 'getelementptr' 'threshs_m_thresholds_58' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_3 : Operation 494 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_59 = load i16* %threshs_m_thresholds_58, align 2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 494 'load' 'threshs_m_thresholds_59' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_3 : Operation 495 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_60 = getelementptr [128 x i16]* @threshs_m_thresholds_49, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 495 'getelementptr' 'threshs_m_thresholds_60' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_3 : Operation 496 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_61 = load i16* %threshs_m_thresholds_60, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 496 'load' 'threshs_m_thresholds_61' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_3 : Operation 497 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_62 = getelementptr [128 x i16]* @threshs_m_thresholds_48, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 497 'getelementptr' 'threshs_m_thresholds_62' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_3 : Operation 498 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_63 = load i16* %threshs_m_thresholds_62, align 2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 498 'load' 'threshs_m_thresholds_63' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_3 : Operation 499 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_64 = getelementptr [128 x i16]* @threshs_m_thresholds_47, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 499 'getelementptr' 'threshs_m_thresholds_64' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_3 : Operation 500 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_65 = load i16* %threshs_m_thresholds_64, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 500 'load' 'threshs_m_thresholds_65' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_3 : Operation 501 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_66 = getelementptr [128 x i16]* @threshs_m_thresholds_46, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 501 'getelementptr' 'threshs_m_thresholds_66' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_3 : Operation 502 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_67 = load i16* %threshs_m_thresholds_66, align 2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 502 'load' 'threshs_m_thresholds_67' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_3 : Operation 503 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_68 = getelementptr [128 x i16]* @threshs_m_thresholds_45, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 503 'getelementptr' 'threshs_m_thresholds_68' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_3 : Operation 504 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_69 = load i16* %threshs_m_thresholds_68, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 504 'load' 'threshs_m_thresholds_69' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_3 : Operation 505 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_70 = getelementptr [128 x i16]* @threshs_m_thresholds_44, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 505 'getelementptr' 'threshs_m_thresholds_70' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_3 : Operation 506 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_71 = load i16* %threshs_m_thresholds_70, align 2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 506 'load' 'threshs_m_thresholds_71' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_3 : Operation 507 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_72 = getelementptr [128 x i16]* @threshs_m_thresholds_43, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 507 'getelementptr' 'threshs_m_thresholds_72' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_3 : Operation 508 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_73 = load i16* %threshs_m_thresholds_72, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 508 'load' 'threshs_m_thresholds_73' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_3 : Operation 509 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_74 = getelementptr [128 x i16]* @threshs_m_thresholds_42, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 509 'getelementptr' 'threshs_m_thresholds_74' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_3 : Operation 510 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_75 = load i16* %threshs_m_thresholds_74, align 2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 510 'load' 'threshs_m_thresholds_75' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_3 : Operation 511 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_76 = getelementptr [128 x i16]* @threshs_m_thresholds_53, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 511 'getelementptr' 'threshs_m_thresholds_76' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_3 : Operation 512 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_77 = load i16* %threshs_m_thresholds_76, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 512 'load' 'threshs_m_thresholds_77' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_3 : Operation 513 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_78 = getelementptr [128 x i16]* @threshs_m_thresholds_52, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 513 'getelementptr' 'threshs_m_thresholds_78' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_3 : Operation 514 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_79 = load i16* %threshs_m_thresholds_78, align 2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 514 'load' 'threshs_m_thresholds_79' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_3 : Operation 515 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_80 = getelementptr [128 x i16]* @threshs_m_thresholds_51, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 515 'getelementptr' 'threshs_m_thresholds_80' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_3 : Operation 516 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_81 = load i16* %threshs_m_thresholds_80, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 516 'load' 'threshs_m_thresholds_81' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_3 : Operation 517 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_82 = getelementptr [128 x i16]* @threshs_m_thresholds_50, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 517 'getelementptr' 'threshs_m_thresholds_82' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_3 : Operation 518 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_83 = load i16* %threshs_m_thresholds_82, align 2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 518 'load' 'threshs_m_thresholds_83' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_3 : Operation 519 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_84 = getelementptr [128 x i16]* @threshs_m_thresholds_41, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 519 'getelementptr' 'threshs_m_thresholds_84' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_3 : Operation 520 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_85 = load i16* %threshs_m_thresholds_84, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 520 'load' 'threshs_m_thresholds_85' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_3 : Operation 521 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_86 = getelementptr [128 x i16]* @threshs_m_thresholds_40, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 521 'getelementptr' 'threshs_m_thresholds_86' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_3 : Operation 522 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_87 = load i16* %threshs_m_thresholds_86, align 2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 522 'load' 'threshs_m_thresholds_87' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_3 : Operation 523 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_88 = getelementptr [128 x i16]* @threshs_m_thresholds_35, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 523 'getelementptr' 'threshs_m_thresholds_88' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_3 : Operation 524 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_89 = load i16* %threshs_m_thresholds_88, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 524 'load' 'threshs_m_thresholds_89' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_3 : Operation 525 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_90 = getelementptr [128 x i16]* @threshs_m_thresholds_34, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 525 'getelementptr' 'threshs_m_thresholds_90' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_3 : Operation 526 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_91 = load i16* %threshs_m_thresholds_90, align 2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 526 'load' 'threshs_m_thresholds_91' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_3 : Operation 527 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_92 = getelementptr [128 x i16]* @threshs_m_thresholds_33, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 527 'getelementptr' 'threshs_m_thresholds_92' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_3 : Operation 528 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_93 = load i16* %threshs_m_thresholds_92, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 528 'load' 'threshs_m_thresholds_93' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_3 : Operation 529 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_94 = getelementptr [128 x i16]* @threshs_m_thresholds_32, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 529 'getelementptr' 'threshs_m_thresholds_94' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_3 : Operation 530 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_95 = load i16* %threshs_m_thresholds_94, align 2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 530 'load' 'threshs_m_thresholds_95' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_3 : Operation 531 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_96 = getelementptr [128 x i16]* @threshs_m_thresholds_31, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 531 'getelementptr' 'threshs_m_thresholds_96' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_3 : Operation 532 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_97 = load i16* %threshs_m_thresholds_96, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 532 'load' 'threshs_m_thresholds_97' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_3 : Operation 533 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_98 = getelementptr [128 x i16]* @threshs_m_thresholds_30, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 533 'getelementptr' 'threshs_m_thresholds_98' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_3 : Operation 534 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_99 = load i16* %threshs_m_thresholds_98, align 2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 534 'load' 'threshs_m_thresholds_99' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_3 : Operation 535 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_100 = getelementptr [128 x i16]* @threshs_m_thresholds_29, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 535 'getelementptr' 'threshs_m_thresholds_100' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_3 : Operation 536 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_101 = load i16* %threshs_m_thresholds_100, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 536 'load' 'threshs_m_thresholds_101' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_3 : Operation 537 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_102 = getelementptr [128 x i16]* @threshs_m_thresholds_28, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 537 'getelementptr' 'threshs_m_thresholds_102' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_3 : Operation 538 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_103 = load i16* %threshs_m_thresholds_102, align 2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 538 'load' 'threshs_m_thresholds_103' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_3 : Operation 539 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_104 = getelementptr [128 x i16]* @threshs_m_thresholds_39, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 539 'getelementptr' 'threshs_m_thresholds_104' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_3 : Operation 540 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_105 = load i16* %threshs_m_thresholds_104, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 540 'load' 'threshs_m_thresholds_105' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_3 : Operation 541 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_106 = getelementptr [128 x i16]* @threshs_m_thresholds_38, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 541 'getelementptr' 'threshs_m_thresholds_106' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_3 : Operation 542 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_107 = load i16* %threshs_m_thresholds_106, align 2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 542 'load' 'threshs_m_thresholds_107' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_3 : Operation 543 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_108 = getelementptr [128 x i16]* @threshs_m_thresholds_37, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 543 'getelementptr' 'threshs_m_thresholds_108' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_3 : Operation 544 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_109 = load i16* %threshs_m_thresholds_108, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 544 'load' 'threshs_m_thresholds_109' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_3 : Operation 545 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_110 = getelementptr [128 x i16]* @threshs_m_thresholds_36, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 545 'getelementptr' 'threshs_m_thresholds_110' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_3 : Operation 546 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_111 = load i16* %threshs_m_thresholds_110, align 2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 546 'load' 'threshs_m_thresholds_111' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_3 : Operation 547 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_112 = getelementptr [128 x i16]* @threshs_m_thresholds_27, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 547 'getelementptr' 'threshs_m_thresholds_112' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_3 : Operation 548 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_113 = load i16* %threshs_m_thresholds_112, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 548 'load' 'threshs_m_thresholds_113' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_3 : Operation 549 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_114 = getelementptr [128 x i16]* @threshs_m_thresholds_26, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 549 'getelementptr' 'threshs_m_thresholds_114' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_3 : Operation 550 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_115 = load i16* %threshs_m_thresholds_114, align 2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 550 'load' 'threshs_m_thresholds_115' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_3 : Operation 551 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_116 = getelementptr [128 x i16]* @threshs_m_thresholds_21, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 551 'getelementptr' 'threshs_m_thresholds_116' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_3 : Operation 552 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_117 = load i16* %threshs_m_thresholds_116, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 552 'load' 'threshs_m_thresholds_117' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_3 : Operation 553 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_118 = getelementptr [128 x i16]* @threshs_m_thresholds_20, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 553 'getelementptr' 'threshs_m_thresholds_118' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_3 : Operation 554 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_119 = load i16* %threshs_m_thresholds_118, align 2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 554 'load' 'threshs_m_thresholds_119' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_3 : Operation 555 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_120 = getelementptr [128 x i16]* @threshs_m_thresholds_19, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 555 'getelementptr' 'threshs_m_thresholds_120' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_3 : Operation 556 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_121 = load i16* %threshs_m_thresholds_120, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 556 'load' 'threshs_m_thresholds_121' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_3 : Operation 557 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_122 = getelementptr [128 x i16]* @threshs_m_thresholds_18, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 557 'getelementptr' 'threshs_m_thresholds_122' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_3 : Operation 558 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_123 = load i16* %threshs_m_thresholds_122, align 2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 558 'load' 'threshs_m_thresholds_123' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_3 : Operation 559 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_124 = getelementptr [128 x i16]* @threshs_m_thresholds_17, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 559 'getelementptr' 'threshs_m_thresholds_124' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_3 : Operation 560 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_125 = load i16* %threshs_m_thresholds_124, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 560 'load' 'threshs_m_thresholds_125' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_3 : Operation 561 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_126 = getelementptr [128 x i16]* @threshs_m_thresholds_16, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 561 'getelementptr' 'threshs_m_thresholds_126' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_3 : Operation 562 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_127 = load i16* %threshs_m_thresholds_126, align 2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 562 'load' 'threshs_m_thresholds_127' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_3 : Operation 563 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_128 = getelementptr [128 x i16]* @threshs_m_thresholds_15, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 563 'getelementptr' 'threshs_m_thresholds_128' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_3 : Operation 564 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_129 = load i16* %threshs_m_thresholds_128, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 564 'load' 'threshs_m_thresholds_129' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_3 : Operation 565 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_130 = getelementptr [128 x i16]* @threshs_m_thresholds_14, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 565 'getelementptr' 'threshs_m_thresholds_130' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_3 : Operation 566 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_131 = load i16* %threshs_m_thresholds_130, align 2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 566 'load' 'threshs_m_thresholds_131' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_3 : Operation 567 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_132 = getelementptr [128 x i16]* @threshs_m_thresholds_25, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 567 'getelementptr' 'threshs_m_thresholds_132' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_3 : Operation 568 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_133 = load i16* %threshs_m_thresholds_132, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 568 'load' 'threshs_m_thresholds_133' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_3 : Operation 569 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_134 = getelementptr [128 x i16]* @threshs_m_thresholds_24, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 569 'getelementptr' 'threshs_m_thresholds_134' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_3 : Operation 570 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_135 = load i16* %threshs_m_thresholds_134, align 2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 570 'load' 'threshs_m_thresholds_135' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_3 : Operation 571 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_136 = getelementptr [128 x i16]* @threshs_m_thresholds_23, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 571 'getelementptr' 'threshs_m_thresholds_136' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_3 : Operation 572 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_137 = load i16* %threshs_m_thresholds_136, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 572 'load' 'threshs_m_thresholds_137' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_3 : Operation 573 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_138 = getelementptr [128 x i16]* @threshs_m_thresholds_22, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 573 'getelementptr' 'threshs_m_thresholds_138' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_3 : Operation 574 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_139 = load i16* %threshs_m_thresholds_138, align 2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 574 'load' 'threshs_m_thresholds_139' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_3 : Operation 575 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_140 = getelementptr [128 x i16]* @threshs_m_thresholds_13, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 575 'getelementptr' 'threshs_m_thresholds_140' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_3 : Operation 576 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_141 = load i16* %threshs_m_thresholds_140, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 576 'load' 'threshs_m_thresholds_141' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_3 : Operation 577 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_142 = getelementptr [128 x i16]* @threshs_m_thresholds_12, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 577 'getelementptr' 'threshs_m_thresholds_142' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_3 : Operation 578 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_143 = load i16* %threshs_m_thresholds_142, align 2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 578 'load' 'threshs_m_thresholds_143' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_3 : Operation 579 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_144 = getelementptr [128 x i16]* @threshs_m_thresholds_7, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 579 'getelementptr' 'threshs_m_thresholds_144' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_3 : Operation 580 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_145 = load i16* %threshs_m_thresholds_144, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 580 'load' 'threshs_m_thresholds_145' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_3 : Operation 581 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_146 = getelementptr [128 x i16]* @threshs_m_thresholds_6, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 581 'getelementptr' 'threshs_m_thresholds_146' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_3 : Operation 582 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_147 = load i16* %threshs_m_thresholds_146, align 2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 582 'load' 'threshs_m_thresholds_147' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_3 : Operation 583 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_148 = getelementptr [128 x i16]* @threshs_m_thresholds_5, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 583 'getelementptr' 'threshs_m_thresholds_148' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_3 : Operation 584 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_149 = load i16* %threshs_m_thresholds_148, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 584 'load' 'threshs_m_thresholds_149' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_3 : Operation 585 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_150 = getelementptr [128 x i16]* @threshs_m_thresholds_4, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 585 'getelementptr' 'threshs_m_thresholds_150' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_3 : Operation 586 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_151 = load i16* %threshs_m_thresholds_150, align 2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 586 'load' 'threshs_m_thresholds_151' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_3 : Operation 587 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_152 = getelementptr [128 x i16]* @threshs_m_thresholds_3, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 587 'getelementptr' 'threshs_m_thresholds_152' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_3 : Operation 588 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_153 = load i16* %threshs_m_thresholds_152, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 588 'load' 'threshs_m_thresholds_153' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_3 : Operation 589 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_154 = getelementptr [128 x i16]* @threshs_m_thresholds_2, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 589 'getelementptr' 'threshs_m_thresholds_154' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_3 : Operation 590 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_155 = load i16* %threshs_m_thresholds_154, align 2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 590 'load' 'threshs_m_thresholds_155' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_3 : Operation 591 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_156 = getelementptr [128 x i16]* @threshs_m_thresholds_1, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 591 'getelementptr' 'threshs_m_thresholds_156' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_3 : Operation 592 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_157 = load i16* %threshs_m_thresholds_156, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 592 'load' 'threshs_m_thresholds_157' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_3 : Operation 593 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_158 = getelementptr [128 x i16]* @threshs_m_thresholds, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 593 'getelementptr' 'threshs_m_thresholds_158' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_3 : Operation 594 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_159 = load i16* %threshs_m_thresholds_158, align 2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 594 'load' 'threshs_m_thresholds_159' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_3 : Operation 595 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_160 = getelementptr [128 x i16]* @threshs_m_thresholds_11, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 595 'getelementptr' 'threshs_m_thresholds_160' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_3 : Operation 596 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_161 = load i16* %threshs_m_thresholds_160, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 596 'load' 'threshs_m_thresholds_161' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_3 : Operation 597 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_162 = getelementptr [128 x i16]* @threshs_m_thresholds_10, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 597 'getelementptr' 'threshs_m_thresholds_162' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_3 : Operation 598 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_163 = load i16* %threshs_m_thresholds_162, align 2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 598 'load' 'threshs_m_thresholds_163' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_3 : Operation 599 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_164 = getelementptr [128 x i16]* @threshs_m_thresholds_9, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 599 'getelementptr' 'threshs_m_thresholds_164' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_3 : Operation 600 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_165 = load i16* %threshs_m_thresholds_164, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 600 'load' 'threshs_m_thresholds_165' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_3 : Operation 601 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_166 = getelementptr [128 x i16]* @threshs_m_thresholds_8, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 601 'getelementptr' 'threshs_m_thresholds_166' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_3 : Operation 602 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_167 = load i16* %threshs_m_thresholds_166, align 2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 602 'load' 'threshs_m_thresholds_167' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_3 : Operation 603 [1/1] (2.55ns)   --->   "%nf = add i32 %nf_assign_load, 1" [/workspace/finn-hlslib/mvau.hpp:301]   --->   Operation 603 'add' 'nf' <Predicate = (icmp_ln289)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 604 [1/1] (2.47ns)   --->   "%icmp_ln301 = icmp eq i32 %nf, 128" [/workspace/finn-hlslib/mvau.hpp:301]   --->   Operation 604 'icmp' 'icmp_ln301' <Predicate = (icmp_ln289)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 605 [1/1] (0.69ns)   --->   "%select_ln301 = select i1 %icmp_ln301, i32 0, i32 %nf" [/workspace/finn-hlslib/mvau.hpp:301]   --->   Operation 605 'select' 'select_ln301' <Predicate = (icmp_ln289)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 606 [1/1] (1.76ns)   --->   "store i32 %select_ln301, i32* %nf_assign" [/workspace/finn-hlslib/mvau.hpp:305]   --->   Operation 606 'store' <Predicate = (icmp_ln289)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 8.40>
ST_4 : Operation 607 [1/1] (0.00ns)   --->   "%accu_V_0_0_0_load = load i16* %accu_V_0_0_0" [/workspace/finn-hlslib/mvau.hpp:271]   --->   Operation 607 'load' 'accu_V_0_0_0_load' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_4 : Operation 608 [1/1] (0.00ns)   --->   "%accu_V_0_1_0_load = load i16* %accu_V_0_1_0" [/workspace/finn-hlslib/mvau.hpp:271]   --->   Operation 608 'load' 'accu_V_0_1_0_load' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_4 : Operation 609 [1/1] (0.00ns)   --->   "%accu_V_0_2_0_load = load i16* %accu_V_0_2_0" [/workspace/finn-hlslib/mvau.hpp:271]   --->   Operation 609 'load' 'accu_V_0_2_0_load' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_4 : Operation 610 [1/1] (0.00ns)   --->   "%accu_V_0_3_0_load = load i16* %accu_V_0_3_0" [/workspace/finn-hlslib/mvau.hpp:271]   --->   Operation 610 'load' 'accu_V_0_3_0_load' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_4 : Operation 611 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_24)   --->   "%select_ln271 = select i1 %icmp_ln271, i16 0, i16 %accu_V_0_3_0_load" [/workspace/finn-hlslib/mvau.hpp:271]   --->   Operation 611 'select' 'select_ln271' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 612 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_16)   --->   "%select_ln271_1 = select i1 %icmp_ln271, i16 0, i16 %accu_V_0_2_0_load" [/workspace/finn-hlslib/mvau.hpp:271]   --->   Operation 612 'select' 'select_ln271_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 613 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_8)   --->   "%select_ln271_2 = select i1 %icmp_ln271, i16 0, i16 %accu_V_0_1_0_load" [/workspace/finn-hlslib/mvau.hpp:271]   --->   Operation 613 'select' 'select_ln271_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 614 [1/1] (0.00ns) (grouped into LUT with out node add_ln700)   --->   "%select_ln271_3 = select i1 %icmp_ln271, i16 0, i16 %accu_V_0_0_0_load" [/workspace/finn-hlslib/mvau.hpp:271]   --->   Operation 614 'select' 'select_ln271_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 615 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 615 'specregionbegin' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 616 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_2)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 616 'specregionend' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 617 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 617 'specregionbegin' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 618 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_3)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 618 'specregionend' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 619 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 619 'specregionbegin' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 620 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_4)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 620 'specregionend' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 621 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 621 'specregionbegin' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 622 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_5)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 622 'specregionend' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 623 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 623 'specregionbegin' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 624 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_6)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 624 'specregionend' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 625 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 625 'specregionbegin' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 626 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i8 %mul_ln1352_5, [1 x i8]* @p_str3, [8 x i8]* @p_str13, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 626 'specfucore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 627 [1/1] (0.00ns) (grouped into LUT with out node add_ln700)   --->   "%sext_ln700 = sext i8 %mul_ln1352_5 to i16" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 627 'sext' 'sext_ln700' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 628 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_7)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 628 'specregionend' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 629 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 629 'specregionbegin' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 630 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_8)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 630 'specregionend' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 631 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 631 'specregionbegin' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 632 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln700 = add i16 %sext_ln700, %select_ln271_3" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 632 'add' 'add_ln700' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 633 [1/1] (0.00ns)   --->   "%sext_ln700_2 = sext i9 %add_ln700_1 to i16" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 633 'sext' 'sext_ln700_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 634 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_2 = add i16 %add_ln700, %sext_ln700_2" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 634 'add' 'add_ln700_2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 635 [1/1] (0.00ns)   --->   "%sext_ln700_3 = sext i9 %add_ln700_3 to i10" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 635 'sext' 'sext_ln700_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 636 [1/1] (0.00ns)   --->   "%sext_ln700_4 = sext i9 %add_ln700_5 to i10" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 636 'sext' 'sext_ln700_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 637 [1/1] (1.82ns)   --->   "%add_ln700_6 = add i10 %sext_ln700_3, %sext_ln700_4" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 637 'add' 'add_ln700_6' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 638 [1/1] (0.00ns)   --->   "%sext_ln700_5 = sext i10 %add_ln700_6 to i16" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 638 'sext' 'sext_ln700_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 639 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%accu_0_0_V = add i16 %add_ln700_2, %sext_ln700_5" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 639 'add' 'accu_0_0_V' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 640 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_9)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 640 'specregionend' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 641 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 641 'specregionbegin' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 642 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_s)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 642 'specregionend' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 643 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 643 'specregionbegin' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 644 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_1)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 644 'specregionend' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 645 [1/1] (0.00ns)   --->   "%tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 645 'specregionbegin' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 646 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_10)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 646 'specregionend' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 647 [1/1] (0.00ns)   --->   "%tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 647 'specregionbegin' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 648 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_11)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 648 'specregionend' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 649 [1/1] (0.00ns)   --->   "%tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 649 'specregionbegin' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 650 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_12)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 650 'specregionend' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 651 [1/1] (0.00ns)   --->   "%tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 651 'specregionbegin' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 652 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i8 %mul_ln1352_13, [1 x i8]* @p_str3, [8 x i8]* @p_str13, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 652 'specfucore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 653 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_8)   --->   "%sext_ln700_6 = sext i8 %mul_ln1352_13 to i16" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 653 'sext' 'sext_ln700_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 654 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_13)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 654 'specregionend' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 655 [1/1] (0.00ns)   --->   "%tmp_14 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 655 'specregionbegin' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 656 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_14)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 656 'specregionend' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 657 [1/1] (0.00ns)   --->   "%tmp_15 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 657 'specregionbegin' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 658 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln700_8 = add i16 %sext_ln700_6, %select_ln271_2" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 658 'add' 'add_ln700_8' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 659 [1/1] (0.00ns)   --->   "%sext_ln700_8 = sext i9 %add_ln700_9 to i16" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 659 'sext' 'sext_ln700_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 660 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_10 = add i16 %add_ln700_8, %sext_ln700_8" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 660 'add' 'add_ln700_10' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 661 [1/1] (0.00ns)   --->   "%sext_ln700_9 = sext i9 %add_ln700_11 to i10" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 661 'sext' 'sext_ln700_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 662 [1/1] (0.00ns)   --->   "%sext_ln700_10 = sext i9 %add_ln700_13 to i10" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 662 'sext' 'sext_ln700_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 663 [1/1] (1.82ns)   --->   "%add_ln700_14 = add i10 %sext_ln700_9, %sext_ln700_10" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 663 'add' 'add_ln700_14' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 664 [1/1] (0.00ns)   --->   "%sext_ln700_11 = sext i10 %add_ln700_14 to i16" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 664 'sext' 'sext_ln700_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 665 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%accu_0_1_V = add i16 %add_ln700_10, %sext_ln700_11" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 665 'add' 'accu_0_1_V' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 666 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_15)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 666 'specregionend' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 667 [1/1] (0.00ns)   --->   "%tmp_16 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 667 'specregionbegin' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 668 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_16)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 668 'specregionend' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 669 [1/1] (0.00ns)   --->   "%tmp_17 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 669 'specregionbegin' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 670 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_17)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 670 'specregionend' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 671 [1/1] (0.00ns)   --->   "%tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 671 'specregionbegin' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 672 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_18)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 672 'specregionend' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 673 [1/1] (0.00ns)   --->   "%tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 673 'specregionbegin' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 674 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_19)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 674 'specregionend' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 675 [1/1] (0.00ns)   --->   "%tmp_20 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 675 'specregionbegin' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 676 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_20)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 676 'specregionend' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 677 [1/1] (0.00ns)   --->   "%tmp_21 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 677 'specregionbegin' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 678 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i8 %mul_ln1352_21, [1 x i8]* @p_str3, [8 x i8]* @p_str13, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 678 'specfucore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 679 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_16)   --->   "%sext_ln700_12 = sext i8 %mul_ln1352_21 to i16" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 679 'sext' 'sext_ln700_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 680 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_21)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 680 'specregionend' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 681 [1/1] (0.00ns)   --->   "%tmp_22 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 681 'specregionbegin' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 682 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_22)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 682 'specregionend' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 683 [1/1] (0.00ns)   --->   "%tmp_23 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 683 'specregionbegin' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 684 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln700_16 = add i16 %sext_ln700_12, %select_ln271_1" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 684 'add' 'add_ln700_16' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 685 [1/1] (0.00ns)   --->   "%sext_ln700_14 = sext i9 %add_ln700_17 to i16" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 685 'sext' 'sext_ln700_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 686 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_18 = add i16 %add_ln700_16, %sext_ln700_14" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 686 'add' 'add_ln700_18' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 687 [1/1] (0.00ns)   --->   "%sext_ln700_15 = sext i9 %add_ln700_19 to i10" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 687 'sext' 'sext_ln700_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 688 [1/1] (0.00ns)   --->   "%sext_ln700_16 = sext i9 %add_ln700_21 to i10" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 688 'sext' 'sext_ln700_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 689 [1/1] (1.82ns)   --->   "%add_ln700_22 = add i10 %sext_ln700_15, %sext_ln700_16" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 689 'add' 'add_ln700_22' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 690 [1/1] (0.00ns)   --->   "%sext_ln700_17 = sext i10 %add_ln700_22 to i16" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 690 'sext' 'sext_ln700_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 691 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%accu_0_2_V = add i16 %add_ln700_18, %sext_ln700_17" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 691 'add' 'accu_0_2_V' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 692 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_23)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 692 'specregionend' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 693 [1/1] (0.00ns)   --->   "%tmp_24 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 693 'specregionbegin' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 694 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_24)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 694 'specregionend' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 695 [1/1] (0.00ns)   --->   "%tmp_25 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 695 'specregionbegin' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 696 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_25)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 696 'specregionend' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 697 [1/1] (0.00ns)   --->   "%tmp_26 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 697 'specregionbegin' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 698 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_26)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 698 'specregionend' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 699 [1/1] (0.00ns)   --->   "%tmp_27 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 699 'specregionbegin' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 700 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_27)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 700 'specregionend' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 701 [1/1] (0.00ns)   --->   "%tmp_28 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 701 'specregionbegin' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 702 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_28)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 702 'specregionend' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 703 [1/1] (0.00ns)   --->   "%tmp_29 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 703 'specregionbegin' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 704 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i8 %mul_ln1352_29, [1 x i8]* @p_str3, [8 x i8]* @p_str13, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)" [/workspace/finn-hlslib/mac.hpp:116->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 704 'specfucore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 705 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_24)   --->   "%sext_ln700_18 = sext i8 %mul_ln1352_29 to i16" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 705 'sext' 'sext_ln700_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 706 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_29)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 706 'specregionend' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 707 [1/1] (0.00ns)   --->   "%tmp_30 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 707 'specregionbegin' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 708 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_30)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 708 'specregionend' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 709 [1/1] (0.00ns)   --->   "%tmp_31 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)" [/workspace/finn-hlslib/mac.hpp:167->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 709 'specregionbegin' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 710 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln700_24 = add i16 %sext_ln700_18, %select_ln271" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 710 'add' 'add_ln700_24' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 711 [1/1] (0.00ns)   --->   "%sext_ln700_20 = sext i9 %add_ln700_25 to i16" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 711 'sext' 'sext_ln700_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 712 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_26 = add i16 %add_ln700_24, %sext_ln700_20" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 712 'add' 'add_ln700_26' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 713 [1/1] (0.00ns)   --->   "%sext_ln700_21 = sext i9 %add_ln700_27 to i10" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 713 'sext' 'sext_ln700_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 714 [1/1] (0.00ns)   --->   "%sext_ln700_22 = sext i9 %add_ln700_29 to i10" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 714 'sext' 'sext_ln700_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 715 [1/1] (1.82ns)   --->   "%add_ln700_30 = add i10 %sext_ln700_21, %sext_ln700_22" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 715 'add' 'add_ln700_30' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 716 [1/1] (0.00ns)   --->   "%sext_ln700_23 = sext i10 %add_ln700_30 to i16" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 716 'sext' 'sext_ln700_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 717 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%accu_0_3_V = add i16 %add_ln700_26, %sext_ln700_23" [/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 717 'add' 'accu_0_3_V' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 718 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_31)" [/workspace/finn-hlslib/mac.hpp:170->/workspace/finn-hlslib/mvau.hpp:284]   --->   Operation 718 'specregionend' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 719 [1/1] (0.00ns)   --->   "store i16 %accu_0_3_V, i16* %accu_V_0_3_0" [/workspace/finn-hlslib/mvau.hpp:289]   --->   Operation 719 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 720 [1/1] (0.00ns)   --->   "store i16 %accu_0_2_V, i16* %accu_V_0_2_0" [/workspace/finn-hlslib/mvau.hpp:289]   --->   Operation 720 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 721 [1/1] (0.00ns)   --->   "store i16 %accu_0_1_V, i16* %accu_V_0_1_0" [/workspace/finn-hlslib/mvau.hpp:289]   --->   Operation 721 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 722 [1/1] (0.00ns)   --->   "store i16 %accu_0_0_V, i16* %accu_V_0_0_0" [/workspace/finn-hlslib/mvau.hpp:289]   --->   Operation 722 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 723 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_57 = load i16* %threshs_m_thresholds_56, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 723 'load' 'threshs_m_thresholds_57' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_4 : Operation 724 [1/1] (2.42ns)   --->   "%icmp_ln899 = icmp slt i16 %accu_0_0_V, %threshs_m_thresholds_57" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 724 'icmp' 'icmp_ln899' <Predicate = (icmp_ln289)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 725 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_59 = load i16* %threshs_m_thresholds_58, align 2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 725 'load' 'threshs_m_thresholds_59' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_4 : Operation 726 [1/1] (2.42ns)   --->   "%icmp_ln899_1 = icmp slt i16 %accu_0_0_V, %threshs_m_thresholds_59" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 726 'icmp' 'icmp_ln899_1' <Predicate = (icmp_ln289)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 727 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_61 = load i16* %threshs_m_thresholds_60, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 727 'load' 'threshs_m_thresholds_61' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_4 : Operation 728 [1/1] (2.42ns)   --->   "%icmp_ln899_2 = icmp slt i16 %accu_0_0_V, %threshs_m_thresholds_61" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 728 'icmp' 'icmp_ln899_2' <Predicate = (icmp_ln289)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 729 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_63 = load i16* %threshs_m_thresholds_62, align 2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 729 'load' 'threshs_m_thresholds_63' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_4 : Operation 730 [1/1] (2.42ns)   --->   "%icmp_ln899_3 = icmp slt i16 %accu_0_0_V, %threshs_m_thresholds_63" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 730 'icmp' 'icmp_ln899_3' <Predicate = (icmp_ln289)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 731 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_65 = load i16* %threshs_m_thresholds_64, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 731 'load' 'threshs_m_thresholds_65' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_4 : Operation 732 [1/1] (2.42ns)   --->   "%icmp_ln899_4 = icmp slt i16 %accu_0_0_V, %threshs_m_thresholds_65" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 732 'icmp' 'icmp_ln899_4' <Predicate = (icmp_ln289)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 733 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_67 = load i16* %threshs_m_thresholds_66, align 2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 733 'load' 'threshs_m_thresholds_67' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_4 : Operation 734 [1/1] (2.42ns)   --->   "%icmp_ln899_5 = icmp slt i16 %accu_0_0_V, %threshs_m_thresholds_67" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 734 'icmp' 'icmp_ln899_5' <Predicate = (icmp_ln289)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 735 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_69 = load i16* %threshs_m_thresholds_68, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 735 'load' 'threshs_m_thresholds_69' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_4 : Operation 736 [1/1] (2.42ns)   --->   "%icmp_ln899_6 = icmp slt i16 %accu_0_0_V, %threshs_m_thresholds_69" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 736 'icmp' 'icmp_ln899_6' <Predicate = (icmp_ln289)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 737 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_71 = load i16* %threshs_m_thresholds_70, align 2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 737 'load' 'threshs_m_thresholds_71' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_4 : Operation 738 [1/1] (2.42ns)   --->   "%icmp_ln899_7 = icmp slt i16 %accu_0_0_V, %threshs_m_thresholds_71" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 738 'icmp' 'icmp_ln899_7' <Predicate = (icmp_ln289)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 739 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_73 = load i16* %threshs_m_thresholds_72, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 739 'load' 'threshs_m_thresholds_73' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_4 : Operation 740 [1/1] (2.42ns)   --->   "%icmp_ln899_8 = icmp slt i16 %accu_0_0_V, %threshs_m_thresholds_73" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 740 'icmp' 'icmp_ln899_8' <Predicate = (icmp_ln289)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 741 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_75 = load i16* %threshs_m_thresholds_74, align 2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 741 'load' 'threshs_m_thresholds_75' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_4 : Operation 742 [1/1] (2.42ns)   --->   "%icmp_ln899_9 = icmp slt i16 %accu_0_0_V, %threshs_m_thresholds_75" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 742 'icmp' 'icmp_ln899_9' <Predicate = (icmp_ln289)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 743 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_77 = load i16* %threshs_m_thresholds_76, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 743 'load' 'threshs_m_thresholds_77' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_4 : Operation 744 [1/1] (2.42ns)   --->   "%icmp_ln899_10 = icmp slt i16 %accu_0_0_V, %threshs_m_thresholds_77" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 744 'icmp' 'icmp_ln899_10' <Predicate = (icmp_ln289)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 745 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_79 = load i16* %threshs_m_thresholds_78, align 2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 745 'load' 'threshs_m_thresholds_79' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_4 : Operation 746 [1/1] (2.42ns)   --->   "%icmp_ln899_11 = icmp slt i16 %accu_0_0_V, %threshs_m_thresholds_79" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 746 'icmp' 'icmp_ln899_11' <Predicate = (icmp_ln289)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 747 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_81 = load i16* %threshs_m_thresholds_80, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 747 'load' 'threshs_m_thresholds_81' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_4 : Operation 748 [1/1] (2.42ns)   --->   "%icmp_ln899_12 = icmp slt i16 %accu_0_0_V, %threshs_m_thresholds_81" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 748 'icmp' 'icmp_ln899_12' <Predicate = (icmp_ln289)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 749 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_83 = load i16* %threshs_m_thresholds_82, align 2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 749 'load' 'threshs_m_thresholds_83' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_4 : Operation 750 [1/1] (2.42ns)   --->   "%icmp_ln899_13 = icmp slt i16 %accu_0_0_V, %threshs_m_thresholds_83" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 750 'icmp' 'icmp_ln899_13' <Predicate = (icmp_ln289)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 751 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_85 = load i16* %threshs_m_thresholds_84, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 751 'load' 'threshs_m_thresholds_85' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_4 : Operation 752 [1/1] (2.42ns)   --->   "%icmp_ln899_14 = icmp slt i16 %accu_0_1_V, %threshs_m_thresholds_85" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 752 'icmp' 'icmp_ln899_14' <Predicate = (icmp_ln289)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 753 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_87 = load i16* %threshs_m_thresholds_86, align 2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 753 'load' 'threshs_m_thresholds_87' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_4 : Operation 754 [1/1] (2.42ns)   --->   "%icmp_ln899_15 = icmp slt i16 %accu_0_1_V, %threshs_m_thresholds_87" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 754 'icmp' 'icmp_ln899_15' <Predicate = (icmp_ln289)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 755 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_89 = load i16* %threshs_m_thresholds_88, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 755 'load' 'threshs_m_thresholds_89' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_4 : Operation 756 [1/1] (2.42ns)   --->   "%icmp_ln899_16 = icmp slt i16 %accu_0_1_V, %threshs_m_thresholds_89" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 756 'icmp' 'icmp_ln899_16' <Predicate = (icmp_ln289)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 757 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_91 = load i16* %threshs_m_thresholds_90, align 2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 757 'load' 'threshs_m_thresholds_91' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_4 : Operation 758 [1/1] (2.42ns)   --->   "%icmp_ln899_17 = icmp slt i16 %accu_0_1_V, %threshs_m_thresholds_91" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 758 'icmp' 'icmp_ln899_17' <Predicate = (icmp_ln289)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 759 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_93 = load i16* %threshs_m_thresholds_92, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 759 'load' 'threshs_m_thresholds_93' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_4 : Operation 760 [1/1] (2.42ns)   --->   "%icmp_ln899_18 = icmp slt i16 %accu_0_1_V, %threshs_m_thresholds_93" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 760 'icmp' 'icmp_ln899_18' <Predicate = (icmp_ln289)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 761 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_95 = load i16* %threshs_m_thresholds_94, align 2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 761 'load' 'threshs_m_thresholds_95' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_4 : Operation 762 [1/1] (2.42ns)   --->   "%icmp_ln899_19 = icmp slt i16 %accu_0_1_V, %threshs_m_thresholds_95" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 762 'icmp' 'icmp_ln899_19' <Predicate = (icmp_ln289)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 763 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_97 = load i16* %threshs_m_thresholds_96, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 763 'load' 'threshs_m_thresholds_97' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_4 : Operation 764 [1/1] (2.42ns)   --->   "%icmp_ln899_20 = icmp slt i16 %accu_0_1_V, %threshs_m_thresholds_97" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 764 'icmp' 'icmp_ln899_20' <Predicate = (icmp_ln289)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 765 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_99 = load i16* %threshs_m_thresholds_98, align 2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 765 'load' 'threshs_m_thresholds_99' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_4 : Operation 766 [1/1] (2.42ns)   --->   "%icmp_ln899_21 = icmp slt i16 %accu_0_1_V, %threshs_m_thresholds_99" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 766 'icmp' 'icmp_ln899_21' <Predicate = (icmp_ln289)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 767 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_101 = load i16* %threshs_m_thresholds_100, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 767 'load' 'threshs_m_thresholds_101' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_4 : Operation 768 [1/1] (2.42ns)   --->   "%icmp_ln899_22 = icmp slt i16 %accu_0_1_V, %threshs_m_thresholds_101" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 768 'icmp' 'icmp_ln899_22' <Predicate = (icmp_ln289)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 769 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_103 = load i16* %threshs_m_thresholds_102, align 2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 769 'load' 'threshs_m_thresholds_103' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_4 : Operation 770 [1/1] (2.42ns)   --->   "%icmp_ln899_23 = icmp slt i16 %accu_0_1_V, %threshs_m_thresholds_103" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 770 'icmp' 'icmp_ln899_23' <Predicate = (icmp_ln289)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 771 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_105 = load i16* %threshs_m_thresholds_104, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 771 'load' 'threshs_m_thresholds_105' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_4 : Operation 772 [1/1] (2.42ns)   --->   "%icmp_ln899_24 = icmp slt i16 %accu_0_1_V, %threshs_m_thresholds_105" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 772 'icmp' 'icmp_ln899_24' <Predicate = (icmp_ln289)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 773 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_107 = load i16* %threshs_m_thresholds_106, align 2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 773 'load' 'threshs_m_thresholds_107' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_4 : Operation 774 [1/1] (2.42ns)   --->   "%icmp_ln899_25 = icmp slt i16 %accu_0_1_V, %threshs_m_thresholds_107" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 774 'icmp' 'icmp_ln899_25' <Predicate = (icmp_ln289)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 775 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_109 = load i16* %threshs_m_thresholds_108, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 775 'load' 'threshs_m_thresholds_109' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_4 : Operation 776 [1/1] (2.42ns)   --->   "%icmp_ln899_26 = icmp slt i16 %accu_0_1_V, %threshs_m_thresholds_109" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 776 'icmp' 'icmp_ln899_26' <Predicate = (icmp_ln289)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 777 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_111 = load i16* %threshs_m_thresholds_110, align 2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 777 'load' 'threshs_m_thresholds_111' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_4 : Operation 778 [1/1] (2.42ns)   --->   "%icmp_ln899_27 = icmp slt i16 %accu_0_1_V, %threshs_m_thresholds_111" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 778 'icmp' 'icmp_ln899_27' <Predicate = (icmp_ln289)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 779 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_113 = load i16* %threshs_m_thresholds_112, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 779 'load' 'threshs_m_thresholds_113' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_4 : Operation 780 [1/1] (2.42ns)   --->   "%icmp_ln899_28 = icmp slt i16 %accu_0_2_V, %threshs_m_thresholds_113" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 780 'icmp' 'icmp_ln899_28' <Predicate = (icmp_ln289)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 781 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_115 = load i16* %threshs_m_thresholds_114, align 2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 781 'load' 'threshs_m_thresholds_115' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_4 : Operation 782 [1/1] (2.42ns)   --->   "%icmp_ln899_29 = icmp slt i16 %accu_0_2_V, %threshs_m_thresholds_115" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 782 'icmp' 'icmp_ln899_29' <Predicate = (icmp_ln289)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 783 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_117 = load i16* %threshs_m_thresholds_116, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 783 'load' 'threshs_m_thresholds_117' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_4 : Operation 784 [1/1] (2.42ns)   --->   "%icmp_ln899_30 = icmp slt i16 %accu_0_2_V, %threshs_m_thresholds_117" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 784 'icmp' 'icmp_ln899_30' <Predicate = (icmp_ln289)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 785 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_119 = load i16* %threshs_m_thresholds_118, align 2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 785 'load' 'threshs_m_thresholds_119' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_4 : Operation 786 [1/1] (2.42ns)   --->   "%icmp_ln899_31 = icmp slt i16 %accu_0_2_V, %threshs_m_thresholds_119" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 786 'icmp' 'icmp_ln899_31' <Predicate = (icmp_ln289)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 787 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_121 = load i16* %threshs_m_thresholds_120, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 787 'load' 'threshs_m_thresholds_121' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_4 : Operation 788 [1/1] (2.42ns)   --->   "%icmp_ln899_32 = icmp slt i16 %accu_0_2_V, %threshs_m_thresholds_121" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 788 'icmp' 'icmp_ln899_32' <Predicate = (icmp_ln289)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 789 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_123 = load i16* %threshs_m_thresholds_122, align 2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 789 'load' 'threshs_m_thresholds_123' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_4 : Operation 790 [1/1] (2.42ns)   --->   "%icmp_ln899_33 = icmp slt i16 %accu_0_2_V, %threshs_m_thresholds_123" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 790 'icmp' 'icmp_ln899_33' <Predicate = (icmp_ln289)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 791 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_125 = load i16* %threshs_m_thresholds_124, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 791 'load' 'threshs_m_thresholds_125' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_4 : Operation 792 [1/1] (2.42ns)   --->   "%icmp_ln899_34 = icmp slt i16 %accu_0_2_V, %threshs_m_thresholds_125" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 792 'icmp' 'icmp_ln899_34' <Predicate = (icmp_ln289)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 793 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_127 = load i16* %threshs_m_thresholds_126, align 2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 793 'load' 'threshs_m_thresholds_127' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_4 : Operation 794 [1/1] (2.42ns)   --->   "%icmp_ln899_35 = icmp slt i16 %accu_0_2_V, %threshs_m_thresholds_127" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 794 'icmp' 'icmp_ln899_35' <Predicate = (icmp_ln289)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 795 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_129 = load i16* %threshs_m_thresholds_128, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 795 'load' 'threshs_m_thresholds_129' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_4 : Operation 796 [1/1] (2.42ns)   --->   "%icmp_ln899_36 = icmp slt i16 %accu_0_2_V, %threshs_m_thresholds_129" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 796 'icmp' 'icmp_ln899_36' <Predicate = (icmp_ln289)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 797 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_131 = load i16* %threshs_m_thresholds_130, align 2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 797 'load' 'threshs_m_thresholds_131' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_4 : Operation 798 [1/1] (2.42ns)   --->   "%icmp_ln899_37 = icmp slt i16 %accu_0_2_V, %threshs_m_thresholds_131" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 798 'icmp' 'icmp_ln899_37' <Predicate = (icmp_ln289)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 799 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_133 = load i16* %threshs_m_thresholds_132, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 799 'load' 'threshs_m_thresholds_133' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_4 : Operation 800 [1/1] (2.42ns)   --->   "%icmp_ln899_38 = icmp slt i16 %accu_0_2_V, %threshs_m_thresholds_133" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 800 'icmp' 'icmp_ln899_38' <Predicate = (icmp_ln289)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 801 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_135 = load i16* %threshs_m_thresholds_134, align 2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 801 'load' 'threshs_m_thresholds_135' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_4 : Operation 802 [1/1] (2.42ns)   --->   "%icmp_ln899_39 = icmp slt i16 %accu_0_2_V, %threshs_m_thresholds_135" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 802 'icmp' 'icmp_ln899_39' <Predicate = (icmp_ln289)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 803 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_137 = load i16* %threshs_m_thresholds_136, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 803 'load' 'threshs_m_thresholds_137' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_4 : Operation 804 [1/1] (2.42ns)   --->   "%icmp_ln899_40 = icmp slt i16 %accu_0_2_V, %threshs_m_thresholds_137" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 804 'icmp' 'icmp_ln899_40' <Predicate = (icmp_ln289)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 805 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_139 = load i16* %threshs_m_thresholds_138, align 2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 805 'load' 'threshs_m_thresholds_139' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_4 : Operation 806 [1/1] (2.42ns)   --->   "%icmp_ln899_41 = icmp slt i16 %accu_0_2_V, %threshs_m_thresholds_139" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 806 'icmp' 'icmp_ln899_41' <Predicate = (icmp_ln289)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 807 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_141 = load i16* %threshs_m_thresholds_140, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 807 'load' 'threshs_m_thresholds_141' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_4 : Operation 808 [1/1] (2.42ns)   --->   "%icmp_ln899_42 = icmp slt i16 %accu_0_3_V, %threshs_m_thresholds_141" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 808 'icmp' 'icmp_ln899_42' <Predicate = (icmp_ln289)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 809 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_143 = load i16* %threshs_m_thresholds_142, align 2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 809 'load' 'threshs_m_thresholds_143' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_4 : Operation 810 [1/1] (2.42ns)   --->   "%icmp_ln899_43 = icmp slt i16 %accu_0_3_V, %threshs_m_thresholds_143" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 810 'icmp' 'icmp_ln899_43' <Predicate = (icmp_ln289)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 811 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_145 = load i16* %threshs_m_thresholds_144, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 811 'load' 'threshs_m_thresholds_145' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_4 : Operation 812 [1/1] (2.42ns)   --->   "%icmp_ln899_44 = icmp slt i16 %accu_0_3_V, %threshs_m_thresholds_145" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 812 'icmp' 'icmp_ln899_44' <Predicate = (icmp_ln289)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 813 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_147 = load i16* %threshs_m_thresholds_146, align 2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 813 'load' 'threshs_m_thresholds_147' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_4 : Operation 814 [1/1] (2.42ns)   --->   "%icmp_ln899_45 = icmp slt i16 %accu_0_3_V, %threshs_m_thresholds_147" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 814 'icmp' 'icmp_ln899_45' <Predicate = (icmp_ln289)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 815 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_149 = load i16* %threshs_m_thresholds_148, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 815 'load' 'threshs_m_thresholds_149' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_4 : Operation 816 [1/1] (2.42ns)   --->   "%icmp_ln899_46 = icmp slt i16 %accu_0_3_V, %threshs_m_thresholds_149" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 816 'icmp' 'icmp_ln899_46' <Predicate = (icmp_ln289)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 817 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_151 = load i16* %threshs_m_thresholds_150, align 2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 817 'load' 'threshs_m_thresholds_151' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_4 : Operation 818 [1/1] (2.42ns)   --->   "%icmp_ln899_47 = icmp slt i16 %accu_0_3_V, %threshs_m_thresholds_151" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 818 'icmp' 'icmp_ln899_47' <Predicate = (icmp_ln289)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 819 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_153 = load i16* %threshs_m_thresholds_152, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 819 'load' 'threshs_m_thresholds_153' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_4 : Operation 820 [1/1] (2.42ns)   --->   "%icmp_ln899_48 = icmp slt i16 %accu_0_3_V, %threshs_m_thresholds_153" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 820 'icmp' 'icmp_ln899_48' <Predicate = (icmp_ln289)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 821 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_155 = load i16* %threshs_m_thresholds_154, align 2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 821 'load' 'threshs_m_thresholds_155' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_4 : Operation 822 [1/1] (2.42ns)   --->   "%icmp_ln899_49 = icmp slt i16 %accu_0_3_V, %threshs_m_thresholds_155" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 822 'icmp' 'icmp_ln899_49' <Predicate = (icmp_ln289)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 823 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_157 = load i16* %threshs_m_thresholds_156, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 823 'load' 'threshs_m_thresholds_157' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_4 : Operation 824 [1/1] (2.42ns)   --->   "%icmp_ln899_50 = icmp slt i16 %accu_0_3_V, %threshs_m_thresholds_157" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 824 'icmp' 'icmp_ln899_50' <Predicate = (icmp_ln289)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 825 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_159 = load i16* %threshs_m_thresholds_158, align 2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 825 'load' 'threshs_m_thresholds_159' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_4 : Operation 826 [1/1] (2.42ns)   --->   "%icmp_ln899_51 = icmp slt i16 %accu_0_3_V, %threshs_m_thresholds_159" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 826 'icmp' 'icmp_ln899_51' <Predicate = (icmp_ln289)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 827 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_161 = load i16* %threshs_m_thresholds_160, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 827 'load' 'threshs_m_thresholds_161' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_4 : Operation 828 [1/1] (2.42ns)   --->   "%icmp_ln899_52 = icmp slt i16 %accu_0_3_V, %threshs_m_thresholds_161" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 828 'icmp' 'icmp_ln899_52' <Predicate = (icmp_ln289)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 829 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_163 = load i16* %threshs_m_thresholds_162, align 2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 829 'load' 'threshs_m_thresholds_163' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_4 : Operation 830 [1/1] (2.42ns)   --->   "%icmp_ln899_53 = icmp slt i16 %accu_0_3_V, %threshs_m_thresholds_163" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 830 'icmp' 'icmp_ln899_53' <Predicate = (icmp_ln289)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 831 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_165 = load i16* %threshs_m_thresholds_164, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 831 'load' 'threshs_m_thresholds_165' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_4 : Operation 832 [1/1] (2.42ns)   --->   "%icmp_ln899_54 = icmp slt i16 %accu_0_3_V, %threshs_m_thresholds_165" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 832 'icmp' 'icmp_ln899_54' <Predicate = (icmp_ln289)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 833 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_167 = load i16* %threshs_m_thresholds_166, align 2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 833 'load' 'threshs_m_thresholds_167' <Predicate = (icmp_ln289)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_4 : Operation 834 [1/1] (2.42ns)   --->   "%icmp_ln899_55 = icmp slt i16 %accu_0_3_V, %threshs_m_thresholds_167" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 834 'icmp' 'icmp_ln899_55' <Predicate = (icmp_ln289)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.74>
ST_5 : Operation 835 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_34)   --->   "%xor_ln899_3 = xor i1 %icmp_ln899_3, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 835 'xor' 'xor_ln899_3' <Predicate = (icmp_ln289)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 836 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_34)   --->   "%zext_ln142_3 = zext i1 %xor_ln899_3 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 836 'zext' 'zext_ln142_3' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_5 : Operation 837 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_34)   --->   "%xor_ln899_4 = xor i1 %icmp_ln899_4, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 837 'xor' 'xor_ln899_4' <Predicate = (icmp_ln289)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 838 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_34)   --->   "%zext_ln142_4 = zext i1 %xor_ln899_4 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 838 'zext' 'zext_ln142_4' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_5 : Operation 839 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_35)   --->   "%xor_ln899_5 = xor i1 %icmp_ln899_5, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 839 'xor' 'xor_ln899_5' <Predicate = (icmp_ln289)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 840 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_35)   --->   "%zext_ln142_5 = zext i1 %xor_ln899_5 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 840 'zext' 'zext_ln142_5' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_5 : Operation 841 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_35)   --->   "%xor_ln899_6 = xor i1 %icmp_ln899_6, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 841 'xor' 'xor_ln899_6' <Predicate = (icmp_ln289)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 842 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_35)   --->   "%zext_ln142_6 = zext i1 %xor_ln899_6 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 842 'zext' 'zext_ln142_6' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_5 : Operation 843 [1/1] (0.97ns)   --->   "%xor_ln899_7 = xor i1 %icmp_ln899_7, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 843 'xor' 'xor_ln899_7' <Predicate = (icmp_ln289)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 844 [1/1] (0.00ns)   --->   "%zext_ln142_7 = zext i1 %xor_ln899_7 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 844 'zext' 'zext_ln142_7' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_5 : Operation 845 [1/1] (0.97ns)   --->   "%xor_ln899_8 = xor i1 %icmp_ln899_8, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 845 'xor' 'xor_ln899_8' <Predicate = (icmp_ln289)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 846 [1/1] (0.00ns)   --->   "%zext_ln142_8 = zext i1 %xor_ln899_8 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 846 'zext' 'zext_ln142_8' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_5 : Operation 847 [1/1] (0.97ns)   --->   "%xor_ln899_9 = xor i1 %icmp_ln899_9, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 847 'xor' 'xor_ln899_9' <Predicate = (icmp_ln289)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 848 [1/1] (0.00ns)   --->   "%zext_ln142_9 = zext i1 %xor_ln899_9 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 848 'zext' 'zext_ln142_9' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_5 : Operation 849 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_40)   --->   "%xor_ln899_10 = xor i1 %icmp_ln899_10, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 849 'xor' 'xor_ln899_10' <Predicate = (icmp_ln289)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 850 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_40)   --->   "%zext_ln142_10 = zext i1 %xor_ln899_10 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 850 'zext' 'zext_ln142_10' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_5 : Operation 851 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_40)   --->   "%xor_ln899_11 = xor i1 %icmp_ln899_11, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 851 'xor' 'xor_ln899_11' <Predicate = (icmp_ln289)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 852 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_40)   --->   "%zext_ln142_11 = zext i1 %xor_ln899_11 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 852 'zext' 'zext_ln142_11' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_5 : Operation 853 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_41)   --->   "%xor_ln899_12 = xor i1 %icmp_ln899_12, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 853 'xor' 'xor_ln899_12' <Predicate = (icmp_ln289)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 854 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_41)   --->   "%zext_ln142_12 = zext i1 %xor_ln899_12 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 854 'zext' 'zext_ln142_12' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_5 : Operation 855 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_41)   --->   "%xor_ln899_13 = xor i1 %icmp_ln899_13, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 855 'xor' 'xor_ln899_13' <Predicate = (icmp_ln289)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 856 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_41)   --->   "%zext_ln700 = zext i1 %xor_ln899_13 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 856 'zext' 'zext_ln700' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_5 : Operation 857 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_34 = add i2 %zext_ln142_3, %zext_ln142_4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 857 'add' 'add_ln700_34' <Predicate = (icmp_ln289)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 858 [1/1] (0.00ns)   --->   "%zext_ln700_2 = zext i2 %add_ln700_34 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 858 'zext' 'zext_ln700_2' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_5 : Operation 859 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_35 = add i2 %zext_ln142_5, %zext_ln142_6" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 859 'add' 'add_ln700_35' <Predicate = (icmp_ln289)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 860 [1/1] (0.00ns)   --->   "%zext_ln700_3 = zext i2 %add_ln700_35 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 860 'zext' 'zext_ln700_3' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_5 : Operation 861 [1/1] (1.56ns)   --->   "%add_ln700_36 = add i3 %zext_ln700_3, %zext_ln700_2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 861 'add' 'add_ln700_36' <Predicate = (icmp_ln289)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 862 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_38 = add i2 %zext_ln142_8, %zext_ln142_9" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 862 'add' 'add_ln700_38' <Predicate = (icmp_ln289)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 863 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_39 = add i2 %add_ln700_38, %zext_ln142_7" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 863 'add' 'add_ln700_39' <Predicate = (icmp_ln289)> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 864 [1/1] (0.00ns)   --->   "%zext_ln700_5 = zext i2 %add_ln700_39 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 864 'zext' 'zext_ln700_5' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_5 : Operation 865 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_40 = add i2 %zext_ln142_10, %zext_ln142_11" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 865 'add' 'add_ln700_40' <Predicate = (icmp_ln289)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 866 [1/1] (0.00ns)   --->   "%zext_ln700_6 = zext i2 %add_ln700_40 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 866 'zext' 'zext_ln700_6' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_5 : Operation 867 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_41 = add i2 %zext_ln142_12, %zext_ln700" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 867 'add' 'add_ln700_41' <Predicate = (icmp_ln289)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 868 [1/1] (0.00ns)   --->   "%zext_ln700_7 = zext i2 %add_ln700_41 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 868 'zext' 'zext_ln700_7' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_5 : Operation 869 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_42 = add i3 %zext_ln700_7, %zext_ln700_6" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 869 'add' 'add_ln700_42' <Predicate = (icmp_ln289)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 870 [1/1] (2.69ns) (root node of TernaryAdder)   --->   "%add_ln700_43 = add i3 %add_ln700_42, %zext_ln700_5" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 870 'add' 'add_ln700_43' <Predicate = (icmp_ln289)> <Delay = 2.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 871 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_47)   --->   "%xor_ln899_17 = xor i1 %icmp_ln899_17, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 871 'xor' 'xor_ln899_17' <Predicate = (icmp_ln289)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 872 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_47)   --->   "%zext_ln142_15 = zext i1 %xor_ln899_17 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 872 'zext' 'zext_ln142_15' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_5 : Operation 873 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_47)   --->   "%xor_ln899_18 = xor i1 %icmp_ln899_18, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 873 'xor' 'xor_ln899_18' <Predicate = (icmp_ln289)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 874 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_47)   --->   "%zext_ln142_16 = zext i1 %xor_ln899_18 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 874 'zext' 'zext_ln142_16' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_5 : Operation 875 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_48)   --->   "%xor_ln899_19 = xor i1 %icmp_ln899_19, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 875 'xor' 'xor_ln899_19' <Predicate = (icmp_ln289)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 876 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_48)   --->   "%zext_ln142_17 = zext i1 %xor_ln899_19 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 876 'zext' 'zext_ln142_17' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_5 : Operation 877 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_48)   --->   "%xor_ln899_20 = xor i1 %icmp_ln899_20, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 877 'xor' 'xor_ln899_20' <Predicate = (icmp_ln289)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 878 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_48)   --->   "%zext_ln142_18 = zext i1 %xor_ln899_20 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 878 'zext' 'zext_ln142_18' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_5 : Operation 879 [1/1] (0.97ns)   --->   "%xor_ln899_21 = xor i1 %icmp_ln899_21, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 879 'xor' 'xor_ln899_21' <Predicate = (icmp_ln289)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 880 [1/1] (0.00ns)   --->   "%zext_ln142_19 = zext i1 %xor_ln899_21 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 880 'zext' 'zext_ln142_19' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_5 : Operation 881 [1/1] (0.97ns)   --->   "%xor_ln899_22 = xor i1 %icmp_ln899_22, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 881 'xor' 'xor_ln899_22' <Predicate = (icmp_ln289)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 882 [1/1] (0.00ns)   --->   "%zext_ln142_20 = zext i1 %xor_ln899_22 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 882 'zext' 'zext_ln142_20' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_5 : Operation 883 [1/1] (0.97ns)   --->   "%xor_ln899_23 = xor i1 %icmp_ln899_23, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 883 'xor' 'xor_ln899_23' <Predicate = (icmp_ln289)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 884 [1/1] (0.00ns)   --->   "%zext_ln142_21 = zext i1 %xor_ln899_23 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 884 'zext' 'zext_ln142_21' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_5 : Operation 885 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_53)   --->   "%xor_ln899_24 = xor i1 %icmp_ln899_24, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 885 'xor' 'xor_ln899_24' <Predicate = (icmp_ln289)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 886 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_53)   --->   "%zext_ln142_22 = zext i1 %xor_ln899_24 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 886 'zext' 'zext_ln142_22' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_5 : Operation 887 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_53)   --->   "%xor_ln899_25 = xor i1 %icmp_ln899_25, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 887 'xor' 'xor_ln899_25' <Predicate = (icmp_ln289)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 888 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_53)   --->   "%zext_ln142_23 = zext i1 %xor_ln899_25 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 888 'zext' 'zext_ln142_23' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_5 : Operation 889 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_54)   --->   "%xor_ln899_26 = xor i1 %icmp_ln899_26, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 889 'xor' 'xor_ln899_26' <Predicate = (icmp_ln289)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 890 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_54)   --->   "%zext_ln142_24 = zext i1 %xor_ln899_26 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 890 'zext' 'zext_ln142_24' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_5 : Operation 891 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_54)   --->   "%xor_ln899_27 = xor i1 %icmp_ln899_27, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 891 'xor' 'xor_ln899_27' <Predicate = (icmp_ln289)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 892 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_54)   --->   "%zext_ln700_9 = zext i1 %xor_ln899_27 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 892 'zext' 'zext_ln700_9' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_5 : Operation 893 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_47 = add i2 %zext_ln142_15, %zext_ln142_16" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 893 'add' 'add_ln700_47' <Predicate = (icmp_ln289)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 894 [1/1] (0.00ns)   --->   "%zext_ln700_11 = zext i2 %add_ln700_47 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 894 'zext' 'zext_ln700_11' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_5 : Operation 895 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_48 = add i2 %zext_ln142_17, %zext_ln142_18" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 895 'add' 'add_ln700_48' <Predicate = (icmp_ln289)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 896 [1/1] (0.00ns)   --->   "%zext_ln700_12 = zext i2 %add_ln700_48 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 896 'zext' 'zext_ln700_12' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_5 : Operation 897 [1/1] (1.56ns)   --->   "%add_ln700_49 = add i3 %zext_ln700_12, %zext_ln700_11" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 897 'add' 'add_ln700_49' <Predicate = (icmp_ln289)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 898 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_51 = add i2 %zext_ln142_20, %zext_ln142_21" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 898 'add' 'add_ln700_51' <Predicate = (icmp_ln289)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 899 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_52 = add i2 %add_ln700_51, %zext_ln142_19" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 899 'add' 'add_ln700_52' <Predicate = (icmp_ln289)> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 900 [1/1] (0.00ns)   --->   "%zext_ln700_14 = zext i2 %add_ln700_52 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 900 'zext' 'zext_ln700_14' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_5 : Operation 901 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_53 = add i2 %zext_ln142_22, %zext_ln142_23" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 901 'add' 'add_ln700_53' <Predicate = (icmp_ln289)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 902 [1/1] (0.00ns)   --->   "%zext_ln700_15 = zext i2 %add_ln700_53 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 902 'zext' 'zext_ln700_15' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_5 : Operation 903 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_54 = add i2 %zext_ln142_24, %zext_ln700_9" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 903 'add' 'add_ln700_54' <Predicate = (icmp_ln289)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 904 [1/1] (0.00ns)   --->   "%zext_ln700_16 = zext i2 %add_ln700_54 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 904 'zext' 'zext_ln700_16' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_5 : Operation 905 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_55 = add i3 %zext_ln700_16, %zext_ln700_15" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 905 'add' 'add_ln700_55' <Predicate = (icmp_ln289)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 906 [1/1] (2.69ns) (root node of TernaryAdder)   --->   "%add_ln700_56 = add i3 %add_ln700_55, %zext_ln700_14" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 906 'add' 'add_ln700_56' <Predicate = (icmp_ln289)> <Delay = 2.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 907 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_60)   --->   "%xor_ln899_31 = xor i1 %icmp_ln899_31, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 907 'xor' 'xor_ln899_31' <Predicate = (icmp_ln289)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 908 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_60)   --->   "%zext_ln142_27 = zext i1 %xor_ln899_31 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 908 'zext' 'zext_ln142_27' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_5 : Operation 909 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_60)   --->   "%xor_ln899_32 = xor i1 %icmp_ln899_32, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 909 'xor' 'xor_ln899_32' <Predicate = (icmp_ln289)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 910 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_60)   --->   "%zext_ln142_28 = zext i1 %xor_ln899_32 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 910 'zext' 'zext_ln142_28' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_5 : Operation 911 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_61)   --->   "%xor_ln899_33 = xor i1 %icmp_ln899_33, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 911 'xor' 'xor_ln899_33' <Predicate = (icmp_ln289)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 912 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_61)   --->   "%zext_ln142_29 = zext i1 %xor_ln899_33 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 912 'zext' 'zext_ln142_29' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_5 : Operation 913 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_61)   --->   "%xor_ln899_34 = xor i1 %icmp_ln899_34, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 913 'xor' 'xor_ln899_34' <Predicate = (icmp_ln289)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 914 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_61)   --->   "%zext_ln142_30 = zext i1 %xor_ln899_34 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 914 'zext' 'zext_ln142_30' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_5 : Operation 915 [1/1] (0.97ns)   --->   "%xor_ln899_35 = xor i1 %icmp_ln899_35, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 915 'xor' 'xor_ln899_35' <Predicate = (icmp_ln289)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 916 [1/1] (0.00ns)   --->   "%zext_ln142_31 = zext i1 %xor_ln899_35 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 916 'zext' 'zext_ln142_31' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_5 : Operation 917 [1/1] (0.97ns)   --->   "%xor_ln899_36 = xor i1 %icmp_ln899_36, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 917 'xor' 'xor_ln899_36' <Predicate = (icmp_ln289)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 918 [1/1] (0.00ns)   --->   "%zext_ln142_32 = zext i1 %xor_ln899_36 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 918 'zext' 'zext_ln142_32' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_5 : Operation 919 [1/1] (0.97ns)   --->   "%xor_ln899_37 = xor i1 %icmp_ln899_37, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 919 'xor' 'xor_ln899_37' <Predicate = (icmp_ln289)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 920 [1/1] (0.00ns)   --->   "%zext_ln142_33 = zext i1 %xor_ln899_37 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 920 'zext' 'zext_ln142_33' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_5 : Operation 921 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_66)   --->   "%xor_ln899_38 = xor i1 %icmp_ln899_38, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 921 'xor' 'xor_ln899_38' <Predicate = (icmp_ln289)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 922 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_66)   --->   "%zext_ln142_34 = zext i1 %xor_ln899_38 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 922 'zext' 'zext_ln142_34' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_5 : Operation 923 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_66)   --->   "%xor_ln899_39 = xor i1 %icmp_ln899_39, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 923 'xor' 'xor_ln899_39' <Predicate = (icmp_ln289)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 924 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_66)   --->   "%zext_ln142_35 = zext i1 %xor_ln899_39 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 924 'zext' 'zext_ln142_35' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_5 : Operation 925 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_67)   --->   "%xor_ln899_40 = xor i1 %icmp_ln899_40, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 925 'xor' 'xor_ln899_40' <Predicate = (icmp_ln289)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 926 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_67)   --->   "%zext_ln142_36 = zext i1 %xor_ln899_40 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 926 'zext' 'zext_ln142_36' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_5 : Operation 927 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_67)   --->   "%xor_ln899_41 = xor i1 %icmp_ln899_41, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 927 'xor' 'xor_ln899_41' <Predicate = (icmp_ln289)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 928 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_67)   --->   "%zext_ln700_18 = zext i1 %xor_ln899_41 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 928 'zext' 'zext_ln700_18' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_5 : Operation 929 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_60 = add i2 %zext_ln142_27, %zext_ln142_28" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 929 'add' 'add_ln700_60' <Predicate = (icmp_ln289)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 930 [1/1] (0.00ns)   --->   "%zext_ln700_20 = zext i2 %add_ln700_60 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 930 'zext' 'zext_ln700_20' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_5 : Operation 931 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_61 = add i2 %zext_ln142_29, %zext_ln142_30" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 931 'add' 'add_ln700_61' <Predicate = (icmp_ln289)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 932 [1/1] (0.00ns)   --->   "%zext_ln700_21 = zext i2 %add_ln700_61 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 932 'zext' 'zext_ln700_21' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_5 : Operation 933 [1/1] (1.56ns)   --->   "%add_ln700_62 = add i3 %zext_ln700_21, %zext_ln700_20" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 933 'add' 'add_ln700_62' <Predicate = (icmp_ln289)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 934 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_64 = add i2 %zext_ln142_32, %zext_ln142_33" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 934 'add' 'add_ln700_64' <Predicate = (icmp_ln289)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 935 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_65 = add i2 %add_ln700_64, %zext_ln142_31" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 935 'add' 'add_ln700_65' <Predicate = (icmp_ln289)> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 936 [1/1] (0.00ns)   --->   "%zext_ln700_23 = zext i2 %add_ln700_65 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 936 'zext' 'zext_ln700_23' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_5 : Operation 937 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_66 = add i2 %zext_ln142_34, %zext_ln142_35" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 937 'add' 'add_ln700_66' <Predicate = (icmp_ln289)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 938 [1/1] (0.00ns)   --->   "%zext_ln700_24 = zext i2 %add_ln700_66 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 938 'zext' 'zext_ln700_24' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_5 : Operation 939 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_67 = add i2 %zext_ln142_36, %zext_ln700_18" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 939 'add' 'add_ln700_67' <Predicate = (icmp_ln289)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 940 [1/1] (0.00ns)   --->   "%zext_ln700_25 = zext i2 %add_ln700_67 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 940 'zext' 'zext_ln700_25' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_5 : Operation 941 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_68 = add i3 %zext_ln700_25, %zext_ln700_24" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 941 'add' 'add_ln700_68' <Predicate = (icmp_ln289)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 942 [1/1] (2.69ns) (root node of TernaryAdder)   --->   "%add_ln700_69 = add i3 %add_ln700_68, %zext_ln700_23" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 942 'add' 'add_ln700_69' <Predicate = (icmp_ln289)> <Delay = 2.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 943 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_73)   --->   "%xor_ln899_45 = xor i1 %icmp_ln899_45, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 943 'xor' 'xor_ln899_45' <Predicate = (icmp_ln289)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 944 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_73)   --->   "%zext_ln142_39 = zext i1 %xor_ln899_45 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 944 'zext' 'zext_ln142_39' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_5 : Operation 945 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_73)   --->   "%xor_ln899_46 = xor i1 %icmp_ln899_46, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 945 'xor' 'xor_ln899_46' <Predicate = (icmp_ln289)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 946 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_73)   --->   "%zext_ln142_40 = zext i1 %xor_ln899_46 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 946 'zext' 'zext_ln142_40' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_5 : Operation 947 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_74)   --->   "%xor_ln899_47 = xor i1 %icmp_ln899_47, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 947 'xor' 'xor_ln899_47' <Predicate = (icmp_ln289)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 948 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_74)   --->   "%zext_ln142_41 = zext i1 %xor_ln899_47 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 948 'zext' 'zext_ln142_41' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_5 : Operation 949 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_74)   --->   "%xor_ln899_48 = xor i1 %icmp_ln899_48, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 949 'xor' 'xor_ln899_48' <Predicate = (icmp_ln289)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 950 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_74)   --->   "%zext_ln142_42 = zext i1 %xor_ln899_48 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 950 'zext' 'zext_ln142_42' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_5 : Operation 951 [1/1] (0.97ns)   --->   "%xor_ln899_49 = xor i1 %icmp_ln899_49, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 951 'xor' 'xor_ln899_49' <Predicate = (icmp_ln289)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 952 [1/1] (0.00ns)   --->   "%zext_ln142_43 = zext i1 %xor_ln899_49 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 952 'zext' 'zext_ln142_43' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_5 : Operation 953 [1/1] (0.97ns)   --->   "%xor_ln899_50 = xor i1 %icmp_ln899_50, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 953 'xor' 'xor_ln899_50' <Predicate = (icmp_ln289)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 954 [1/1] (0.00ns)   --->   "%zext_ln142_44 = zext i1 %xor_ln899_50 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 954 'zext' 'zext_ln142_44' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_5 : Operation 955 [1/1] (0.97ns)   --->   "%xor_ln899_51 = xor i1 %icmp_ln899_51, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 955 'xor' 'xor_ln899_51' <Predicate = (icmp_ln289)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 956 [1/1] (0.00ns)   --->   "%zext_ln142_45 = zext i1 %xor_ln899_51 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 956 'zext' 'zext_ln142_45' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_5 : Operation 957 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_79)   --->   "%xor_ln899_52 = xor i1 %icmp_ln899_52, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 957 'xor' 'xor_ln899_52' <Predicate = (icmp_ln289)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 958 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_79)   --->   "%zext_ln142_46 = zext i1 %xor_ln899_52 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 958 'zext' 'zext_ln142_46' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_5 : Operation 959 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_79)   --->   "%xor_ln899_53 = xor i1 %icmp_ln899_53, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 959 'xor' 'xor_ln899_53' <Predicate = (icmp_ln289)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 960 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_79)   --->   "%zext_ln142_47 = zext i1 %xor_ln899_53 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 960 'zext' 'zext_ln142_47' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_5 : Operation 961 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_80)   --->   "%xor_ln899_54 = xor i1 %icmp_ln899_54, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 961 'xor' 'xor_ln899_54' <Predicate = (icmp_ln289)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 962 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_80)   --->   "%zext_ln142_48 = zext i1 %xor_ln899_54 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 962 'zext' 'zext_ln142_48' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_5 : Operation 963 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_80)   --->   "%xor_ln899_55 = xor i1 %icmp_ln899_55, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 963 'xor' 'xor_ln899_55' <Predicate = (icmp_ln289)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 964 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_80)   --->   "%zext_ln700_27 = zext i1 %xor_ln899_55 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 964 'zext' 'zext_ln700_27' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_5 : Operation 965 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_73 = add i2 %zext_ln142_39, %zext_ln142_40" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 965 'add' 'add_ln700_73' <Predicate = (icmp_ln289)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 966 [1/1] (0.00ns)   --->   "%zext_ln700_29 = zext i2 %add_ln700_73 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 966 'zext' 'zext_ln700_29' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_5 : Operation 967 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_74 = add i2 %zext_ln142_41, %zext_ln142_42" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 967 'add' 'add_ln700_74' <Predicate = (icmp_ln289)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 968 [1/1] (0.00ns)   --->   "%zext_ln700_30 = zext i2 %add_ln700_74 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 968 'zext' 'zext_ln700_30' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_5 : Operation 969 [1/1] (1.56ns)   --->   "%add_ln700_75 = add i3 %zext_ln700_30, %zext_ln700_29" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 969 'add' 'add_ln700_75' <Predicate = (icmp_ln289)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 970 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_77 = add i2 %zext_ln142_44, %zext_ln142_45" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 970 'add' 'add_ln700_77' <Predicate = (icmp_ln289)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 971 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_78 = add i2 %add_ln700_77, %zext_ln142_43" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 971 'add' 'add_ln700_78' <Predicate = (icmp_ln289)> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 972 [1/1] (0.00ns)   --->   "%zext_ln700_32 = zext i2 %add_ln700_78 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 972 'zext' 'zext_ln700_32' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_5 : Operation 973 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_79 = add i2 %zext_ln142_46, %zext_ln142_47" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 973 'add' 'add_ln700_79' <Predicate = (icmp_ln289)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 974 [1/1] (0.00ns)   --->   "%zext_ln700_33 = zext i2 %add_ln700_79 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 974 'zext' 'zext_ln700_33' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_5 : Operation 975 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_80 = add i2 %zext_ln142_48, %zext_ln700_27" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 975 'add' 'add_ln700_80' <Predicate = (icmp_ln289)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 976 [1/1] (0.00ns)   --->   "%zext_ln700_34 = zext i2 %add_ln700_80 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 976 'zext' 'zext_ln700_34' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_5 : Operation 977 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_81 = add i3 %zext_ln700_34, %zext_ln700_33" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 977 'add' 'add_ln700_81' <Predicate = (icmp_ln289)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 978 [1/1] (2.69ns) (root node of TernaryAdder)   --->   "%add_ln700_82 = add i3 %add_ln700_81, %zext_ln700_32" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 978 'add' 'add_ln700_82' <Predicate = (icmp_ln289)> <Delay = 2.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 6.61>
ST_6 : Operation 979 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_33)   --->   "%xor_ln899 = xor i1 %icmp_ln899, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 979 'xor' 'xor_ln899' <Predicate = (icmp_ln289)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 980 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_33)   --->   "%select_ln700 = select i1 %xor_ln899, i4 -6, i4 -7" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 980 'select' 'select_ln700' <Predicate = (icmp_ln289)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 981 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_32)   --->   "%xor_ln899_1 = xor i1 %icmp_ln899_1, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 981 'xor' 'xor_ln899_1' <Predicate = (icmp_ln289)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 982 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_32)   --->   "%zext_ln142_1 = zext i1 %xor_ln899_1 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 982 'zext' 'zext_ln142_1' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_6 : Operation 983 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_32)   --->   "%xor_ln899_2 = xor i1 %icmp_ln899_2, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 983 'xor' 'xor_ln899_2' <Predicate = (icmp_ln289)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 984 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_32)   --->   "%zext_ln142_2 = zext i1 %xor_ln899_2 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 984 'zext' 'zext_ln142_2' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_6 : Operation 985 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_32 = add i2 %zext_ln142_1, %zext_ln142_2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 985 'add' 'add_ln700_32' <Predicate = (icmp_ln289)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 986 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_33)   --->   "%zext_ln700_1 = zext i2 %add_ln700_32 to i4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 986 'zext' 'zext_ln700_1' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_6 : Operation 987 [1/1] (1.73ns) (out node of the LUT)   --->   "%add_ln700_33 = add i4 %zext_ln700_1, %select_ln700" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 987 'add' 'add_ln700_33' <Predicate = (icmp_ln289)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 988 [1/1] (0.00ns)   --->   "%zext_ln700_4 = zext i3 %add_ln700_36 to i4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 988 'zext' 'zext_ln700_4' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_6 : Operation 989 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_37 = add i4 %zext_ln700_4, %add_ln700_33" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 989 'add' 'add_ln700_37' <Predicate = (icmp_ln289)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 990 [1/1] (0.00ns)   --->   "%zext_ln700_8 = zext i3 %add_ln700_43 to i4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 990 'zext' 'zext_ln700_8' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_6 : Operation 991 [1/1] (3.31ns) (root node of TernaryAdder)   --->   "%add_ln700_44 = add i4 %zext_ln700_8, %add_ln700_37" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 991 'add' 'add_ln700_44' <Predicate = (icmp_ln289)> <Delay = 3.31> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 992 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_46)   --->   "%xor_ln899_14 = xor i1 %icmp_ln899_14, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 992 'xor' 'xor_ln899_14' <Predicate = (icmp_ln289)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 993 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_46)   --->   "%select_ln700_1 = select i1 %xor_ln899_14, i4 -6, i4 -7" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 993 'select' 'select_ln700_1' <Predicate = (icmp_ln289)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 994 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_45)   --->   "%xor_ln899_15 = xor i1 %icmp_ln899_15, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 994 'xor' 'xor_ln899_15' <Predicate = (icmp_ln289)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 995 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_45)   --->   "%zext_ln142_13 = zext i1 %xor_ln899_15 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 995 'zext' 'zext_ln142_13' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_6 : Operation 996 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_45)   --->   "%xor_ln899_16 = xor i1 %icmp_ln899_16, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 996 'xor' 'xor_ln899_16' <Predicate = (icmp_ln289)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 997 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_45)   --->   "%zext_ln142_14 = zext i1 %xor_ln899_16 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 997 'zext' 'zext_ln142_14' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_6 : Operation 998 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_45 = add i2 %zext_ln142_13, %zext_ln142_14" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 998 'add' 'add_ln700_45' <Predicate = (icmp_ln289)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 999 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_46)   --->   "%zext_ln700_10 = zext i2 %add_ln700_45 to i4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 999 'zext' 'zext_ln700_10' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_6 : Operation 1000 [1/1] (1.73ns) (out node of the LUT)   --->   "%add_ln700_46 = add i4 %zext_ln700_10, %select_ln700_1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 1000 'add' 'add_ln700_46' <Predicate = (icmp_ln289)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1001 [1/1] (0.00ns)   --->   "%zext_ln700_13 = zext i3 %add_ln700_49 to i4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 1001 'zext' 'zext_ln700_13' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_6 : Operation 1002 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_50 = add i4 %zext_ln700_13, %add_ln700_46" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 1002 'add' 'add_ln700_50' <Predicate = (icmp_ln289)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1003 [1/1] (0.00ns)   --->   "%zext_ln700_17 = zext i3 %add_ln700_56 to i4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 1003 'zext' 'zext_ln700_17' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_6 : Operation 1004 [1/1] (3.31ns) (root node of TernaryAdder)   --->   "%add_ln700_57 = add i4 %zext_ln700_17, %add_ln700_50" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 1004 'add' 'add_ln700_57' <Predicate = (icmp_ln289)> <Delay = 3.31> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1005 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_59)   --->   "%xor_ln899_28 = xor i1 %icmp_ln899_28, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 1005 'xor' 'xor_ln899_28' <Predicate = (icmp_ln289)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1006 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_59)   --->   "%select_ln700_2 = select i1 %xor_ln899_28, i4 -6, i4 -7" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 1006 'select' 'select_ln700_2' <Predicate = (icmp_ln289)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1007 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_58)   --->   "%xor_ln899_29 = xor i1 %icmp_ln899_29, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 1007 'xor' 'xor_ln899_29' <Predicate = (icmp_ln289)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1008 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_58)   --->   "%zext_ln142_25 = zext i1 %xor_ln899_29 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 1008 'zext' 'zext_ln142_25' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_6 : Operation 1009 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_58)   --->   "%xor_ln899_30 = xor i1 %icmp_ln899_30, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 1009 'xor' 'xor_ln899_30' <Predicate = (icmp_ln289)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1010 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_58)   --->   "%zext_ln142_26 = zext i1 %xor_ln899_30 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 1010 'zext' 'zext_ln142_26' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_6 : Operation 1011 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_58 = add i2 %zext_ln142_25, %zext_ln142_26" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 1011 'add' 'add_ln700_58' <Predicate = (icmp_ln289)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1012 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_59)   --->   "%zext_ln700_19 = zext i2 %add_ln700_58 to i4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 1012 'zext' 'zext_ln700_19' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_6 : Operation 1013 [1/1] (1.73ns) (out node of the LUT)   --->   "%add_ln700_59 = add i4 %zext_ln700_19, %select_ln700_2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 1013 'add' 'add_ln700_59' <Predicate = (icmp_ln289)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1014 [1/1] (0.00ns)   --->   "%zext_ln700_22 = zext i3 %add_ln700_62 to i4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 1014 'zext' 'zext_ln700_22' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_6 : Operation 1015 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_63 = add i4 %zext_ln700_22, %add_ln700_59" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 1015 'add' 'add_ln700_63' <Predicate = (icmp_ln289)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1016 [1/1] (0.00ns)   --->   "%zext_ln700_26 = zext i3 %add_ln700_69 to i4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 1016 'zext' 'zext_ln700_26' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_6 : Operation 1017 [1/1] (3.31ns) (root node of TernaryAdder)   --->   "%add_ln700_70 = add i4 %zext_ln700_26, %add_ln700_63" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 1017 'add' 'add_ln700_70' <Predicate = (icmp_ln289)> <Delay = 3.31> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1018 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_72)   --->   "%xor_ln899_42 = xor i1 %icmp_ln899_42, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 1018 'xor' 'xor_ln899_42' <Predicate = (icmp_ln289)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1019 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_72)   --->   "%select_ln700_3 = select i1 %xor_ln899_42, i4 -6, i4 -7" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 1019 'select' 'select_ln700_3' <Predicate = (icmp_ln289)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1020 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_71)   --->   "%xor_ln899_43 = xor i1 %icmp_ln899_43, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 1020 'xor' 'xor_ln899_43' <Predicate = (icmp_ln289)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1021 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_71)   --->   "%zext_ln142_37 = zext i1 %xor_ln899_43 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 1021 'zext' 'zext_ln142_37' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_6 : Operation 1022 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_71)   --->   "%xor_ln899_44 = xor i1 %icmp_ln899_44, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 1022 'xor' 'xor_ln899_44' <Predicate = (icmp_ln289)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1023 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_71)   --->   "%zext_ln142_38 = zext i1 %xor_ln899_44 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 1023 'zext' 'zext_ln142_38' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_6 : Operation 1024 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_71 = add i2 %zext_ln142_37, %zext_ln142_38" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 1024 'add' 'add_ln700_71' <Predicate = (icmp_ln289)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1025 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_72)   --->   "%zext_ln700_28 = zext i2 %add_ln700_71 to i4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 1025 'zext' 'zext_ln700_28' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_6 : Operation 1026 [1/1] (1.73ns) (out node of the LUT)   --->   "%add_ln700_72 = add i4 %zext_ln700_28, %select_ln700_3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 1026 'add' 'add_ln700_72' <Predicate = (icmp_ln289)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1027 [1/1] (0.00ns)   --->   "%zext_ln700_31 = zext i3 %add_ln700_75 to i4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 1027 'zext' 'zext_ln700_31' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_6 : Operation 1028 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_76 = add i4 %zext_ln700_31, %add_ln700_72" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 1028 'add' 'add_ln700_76' <Predicate = (icmp_ln289)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1029 [1/1] (0.00ns)   --->   "%zext_ln700_35 = zext i3 %add_ln700_82 to i4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 1029 'zext' 'zext_ln700_35' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_6 : Operation 1030 [1/1] (3.31ns) (root node of TernaryAdder)   --->   "%add_ln700_83 = add i4 %zext_ln700_35, %add_ln700_76" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 1030 'add' 'add_ln700_83' <Predicate = (icmp_ln289)> <Delay = 3.31> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1031 [1/1] (0.00ns)   --->   "%tmp_V_3 = call i16 @_ssdm_op_BitConcatenate.i16.i4.i4.i4.i4(i4 %add_ln700_83, i4 %add_ln700_70, i4 %add_ln700_57, i4 %add_ln700_44)" [/workspace/finn-hlslib/mvau.hpp:294]   --->   Operation 1031 'bitconcatenate' 'tmp_V_3' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_6 : Operation 1032 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %out_V_V, i16 %tmp_V_3)" [/workspace/finn-hlslib/mvau.hpp:297]   --->   Operation 1032 'write' <Predicate = (icmp_ln289)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 1033 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [/workspace/finn-hlslib/mvau.hpp:305]   --->   Operation 1033 'br' <Predicate = (icmp_ln289)> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.00>
ST_7 : Operation 1034 [1/1] (0.00ns)   --->   "ret void" [/workspace/finn-hlslib/mvau.hpp:307]   --->   Operation 1034 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	'alloca' operation ('sf') [120]  (0 ns)
	'store' operation ('store_ln248', /workspace/finn-hlslib/mvau.hpp:248) of constant 0 on local variable 'sf' [190]  (1.77 ns)

 <State 2>: 5.03ns
The critical path consists of the following:
	'load' operation ('sf_1_load_1', /workspace/finn-hlslib/mvau.hpp:289) on local variable 'sf' [475]  (0 ns)
	'add' operation ('sf', /workspace/finn-hlslib/mvau.hpp:289) [770]  (2.55 ns)
	'icmp' operation ('icmp_ln289', /workspace/finn-hlslib/mvau.hpp:289) [771]  (2.47 ns)

 <State 3>: 8.04ns
The critical path consists of the following:
	'phi' operation ('inputBuf[1].V') with incoming values : ('inElem.V', /workspace/finn-hlslib/mvau.hpp:260) ('tmp.V', /workspace/finn-hlslib/mvau.hpp:254) [470]  (0 ns)
	'mul' operation ('mul_ln1352_2', /workspace/finn-hlslib/mac.hpp:115->/workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284) [510]  (4.34 ns)
	'add' operation ('add_ln700_5', /workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284) [560]  (3.7 ns)

 <State 4>: 8.41ns
The critical path consists of the following:
	'load' operation ('accu_V_0_0_0_load', /workspace/finn-hlslib/mvau.hpp:271) on local variable '__y.V' [471]  (0 ns)
	'select' operation ('select_ln271_3', /workspace/finn-hlslib/mvau.hpp:271) [481]  (0 ns)
	'add' operation ('add_ln700', /workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284) [553]  (2.08 ns)
	'add' operation ('add_ln700_2', /workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284) [556]  (0 ns)
	'add' operation ('accu[0][0].V', /workspace/finn-hlslib/mac.hpp:169->/workspace/finn-hlslib/mvau.hpp:284) [564]  (3.9 ns)
	'icmp' operation ('icmp_ln899', /tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294) [785]  (2.43 ns)

 <State 5>: 5.74ns
The critical path consists of the following:
	'xor' operation ('xor_ln899_7', /tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294) [821]  (0.978 ns)
	'add' operation ('add_ln700_39', /workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294) [864]  (2.07 ns)
	'add' operation ('add_ln700_43', /workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294) [871]  (2.69 ns)

 <State 6>: 6.62ns
The critical path consists of the following:
	'xor' operation ('xor_ln899_1', /tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294) [791]  (0 ns)
	'add' operation ('add_ln700_32', /workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294) [853]  (1.56 ns)
	'add' operation ('add_ln700_33', /workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294) [855]  (1.74 ns)
	'add' operation ('add_ln700_37', /workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294) [862]  (0 ns)
	'add' operation ('add_ln700_44', /workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/mvau.hpp:294) [873]  (3.32 ns)

 <State 7>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
