{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1471866159548 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1471866159548 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 22 23:42:39 2016 " "Processing started: Mon Aug 22 23:42:39 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1471866159548 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1471866159548 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpdl_uart -c cpdl_uart " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpdl_uart -c cpdl_uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1471866159548 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1471866159824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "schematic.bdf 1 1 " "Found 1 design units, including 1 entities, in source file schematic.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 schematic " "Found entity 1: schematic" {  } { { "schematic.bdf" "" { Schematic "D:/Weeb209/electeng209/electeng209-master/VHDL/schematic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471866159860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471866159860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_reg-beh " "Found design unit 1: shift_reg-beh" {  } { { "shift_reg.vhd" "" { Text "D:/Weeb209/electeng209/electeng209-master/VHDL/shift_reg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471866160349 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_reg " "Found entity 1: shift_reg" {  } { { "shift_reg.vhd" "" { Text "D:/Weeb209/electeng209/electeng209-master/VHDL/shift_reg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471866160349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471866160349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_receiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_receiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_receiver-beh " "Found design unit 1: uart_receiver-beh" {  } { { "uart_receiver.vhd" "" { Text "D:/Weeb209/electeng209/electeng209-master/VHDL/uart_receiver.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471866160351 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_receiver " "Found entity 1: uart_receiver" {  } { { "uart_receiver.vhd" "" { Text "D:/Weeb209/electeng209/electeng209-master/VHDL/uart_receiver.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471866160351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471866160351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seven_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_seg-beh " "Found design unit 1: seven_seg-beh" {  } { { "seven_seg.vhd" "" { Text "D:/Weeb209/electeng209/electeng209-master/VHDL/seven_seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471866160354 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_seg " "Found entity 1: seven_seg" {  } { { "seven_seg.vhd" "" { Text "D:/Weeb209/electeng209/electeng209-master/VHDL/seven_seg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471866160354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471866160354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-beh " "Found design unit 1: counter-beh" {  } { { "counter.vhd" "" { Text "D:/Weeb209/electeng209/electeng209-master/VHDL/counter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471866160356 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "D:/Weeb209/electeng209/electeng209-master/VHDL/counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471866160356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471866160356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp15.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp15.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp15-beh " "Found design unit 1: comp15-beh" {  } { { "comp15.vhd" "" { Text "D:/Weeb209/electeng209/electeng209-master/VHDL/comp15.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471866160358 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp15 " "Found entity 1: comp15" {  } { { "comp15.vhd" "" { Text "D:/Weeb209/electeng209/electeng209-master/VHDL/comp15.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471866160358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471866160358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp7-beh " "Found design unit 1: comp7-beh" {  } { { "comp7.vhd" "" { Text "D:/Weeb209/electeng209/electeng209-master/VHDL/comp7.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471866160360 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp7 " "Found entity 1: comp7" {  } { { "comp7.vhd" "" { Text "D:/Weeb209/electeng209/electeng209-master/VHDL/comp7.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471866160360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471866160360 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "schematic " "Elaborating entity \"schematic\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1471866160401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg seven_seg:inst8 " "Elaborating entity \"seven_seg\" for hierarchy \"seven_seg:inst8\"" {  } { { "schematic.bdf" "inst8" { Schematic "D:/Weeb209/electeng209/electeng209-master/VHDL/schematic.bdf" { { 432 528 712 544 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471866160421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_receiver uart_receiver:inst7 " "Elaborating entity \"uart_receiver\" for hierarchy \"uart_receiver:inst7\"" {  } { { "schematic.bdf" "inst7" { Schematic "D:/Weeb209/electeng209/electeng209-master/VHDL/schematic.bdf" { { 168 192 368 312 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471866160424 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clear_s uart_receiver.vhd(61) " "VHDL Process Statement warning at uart_receiver.vhd(61): inferring latch(es) for signal or variable \"clear_s\", which holds its previous value in one or more paths through the process" {  } { { "uart_receiver.vhd" "" { Text "D:/Weeb209/electeng209/electeng209-master/VHDL/uart_receiver.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1471866160425 "|schematic|uart_receiver:inst7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "n_count uart_receiver.vhd(61) " "VHDL Process Statement warning at uart_receiver.vhd(61): inferring latch(es) for signal or variable \"n_count\", which holds its previous value in one or more paths through the process" {  } { { "uart_receiver.vhd" "" { Text "D:/Weeb209/electeng209/electeng209-master/VHDL/uart_receiver.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1471866160425 "|schematic|uart_receiver:inst7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_count uart_receiver.vhd(61) " "VHDL Process Statement warning at uart_receiver.vhd(61): inferring latch(es) for signal or variable \"s_count\", which holds its previous value in one or more paths through the process" {  } { { "uart_receiver.vhd" "" { Text "D:/Weeb209/electeng209/electeng209-master/VHDL/uart_receiver.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1471866160425 "|schematic|uart_receiver:inst7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clear_n uart_receiver.vhd(61) " "VHDL Process Statement warning at uart_receiver.vhd(61): inferring latch(es) for signal or variable \"clear_n\", which holds its previous value in one or more paths through the process" {  } { { "uart_receiver.vhd" "" { Text "D:/Weeb209/electeng209/electeng209-master/VHDL/uart_receiver.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1471866160425 "|schematic|uart_receiver:inst7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "shift uart_receiver.vhd(61) " "VHDL Process Statement warning at uart_receiver.vhd(61): inferring latch(es) for signal or variable \"shift\", which holds its previous value in one or more paths through the process" {  } { { "uart_receiver.vhd" "" { Text "D:/Weeb209/electeng209/electeng209-master/VHDL/uart_receiver.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1471866160425 "|schematic|uart_receiver:inst7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "disp uart_receiver.vhd(61) " "VHDL Process Statement warning at uart_receiver.vhd(61): inferring latch(es) for signal or variable \"disp\", which holds its previous value in one or more paths through the process" {  } { { "uart_receiver.vhd" "" { Text "D:/Weeb209/electeng209/electeng209-master/VHDL/uart_receiver.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1471866160425 "|schematic|uart_receiver:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp uart_receiver.vhd(61) " "Inferred latch for \"disp\" at uart_receiver.vhd(61)" {  } { { "uart_receiver.vhd" "" { Text "D:/Weeb209/electeng209/electeng209-master/VHDL/uart_receiver.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471866160425 "|schematic|uart_receiver:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift uart_receiver.vhd(61) " "Inferred latch for \"shift\" at uart_receiver.vhd(61)" {  } { { "uart_receiver.vhd" "" { Text "D:/Weeb209/electeng209/electeng209-master/VHDL/uart_receiver.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471866160425 "|schematic|uart_receiver:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clear_n uart_receiver.vhd(61) " "Inferred latch for \"clear_n\" at uart_receiver.vhd(61)" {  } { { "uart_receiver.vhd" "" { Text "D:/Weeb209/electeng209/electeng209-master/VHDL/uart_receiver.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471866160425 "|schematic|uart_receiver:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_count uart_receiver.vhd(61) " "Inferred latch for \"s_count\" at uart_receiver.vhd(61)" {  } { { "uart_receiver.vhd" "" { Text "D:/Weeb209/electeng209/electeng209-master/VHDL/uart_receiver.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471866160425 "|schematic|uart_receiver:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_count uart_receiver.vhd(61) " "Inferred latch for \"n_count\" at uart_receiver.vhd(61)" {  } { { "uart_receiver.vhd" "" { Text "D:/Weeb209/electeng209/electeng209-master/VHDL/uart_receiver.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471866160425 "|schematic|uart_receiver:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clear_s uart_receiver.vhd(61) " "Inferred latch for \"clear_s\" at uart_receiver.vhd(61)" {  } { { "uart_receiver.vhd" "" { Text "D:/Weeb209/electeng209/electeng209-master/VHDL/uart_receiver.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1471866160425 "|schematic|uart_receiver:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp7 comp7:inst " "Elaborating entity \"comp7\" for hierarchy \"comp7:inst\"" {  } { { "schematic.bdf" "inst" { Schematic "D:/Weeb209/electeng209/electeng209-master/VHDL/schematic.bdf" { { 232 720 872 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471866160427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:inst3 " "Elaborating entity \"counter\" for hierarchy \"counter:inst3\"" {  } { { "schematic.bdf" "inst3" { Schematic "D:/Weeb209/electeng209/electeng209-master/VHDL/schematic.bdf" { { 232 496 664 344 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471866160428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp15 comp15:inst5 " "Elaborating entity \"comp15\" for hierarchy \"comp15:inst5\"" {  } { { "schematic.bdf" "inst5" { Schematic "D:/Weeb209/electeng209/electeng209-master/VHDL/schematic.bdf" { { 336 720 872 416 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471866160436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg shift_reg:inst4 " "Elaborating entity \"shift_reg\" for hierarchy \"shift_reg:inst4\"" {  } { { "schematic.bdf" "inst4" { Schematic "D:/Weeb209/electeng209/electeng209-master/VHDL/schematic.bdf" { { 432 216 368 544 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471866160441 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "uart_receiver:inst7\|s_count " "LATCH primitive \"uart_receiver:inst7\|s_count\" is permanently enabled" {  } { { "uart_receiver.vhd" "" { Text "D:/Weeb209/electeng209/electeng209-master/VHDL/uart_receiver.vhd" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1471866160522 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "uart_receiver:inst7\|clear_s " "LATCH primitive \"uart_receiver:inst7\|clear_s\" is permanently enabled" {  } { { "uart_receiver.vhd" "" { Text "D:/Weeb209/electeng209/electeng209-master/VHDL/uart_receiver.vhd" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1471866160523 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "uart_receiver:inst7\|clear_n " "LATCH primitive \"uart_receiver:inst7\|clear_n\" is permanently enabled" {  } { { "uart_receiver.vhd" "" { Text "D:/Weeb209/electeng209/electeng209-master/VHDL/uart_receiver.vhd" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1471866160523 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IOPT_LPM_COUNTER_INFERRED" "counter:inst3\|temp_rtl_0 4 " "Inferred lpm_counter megafunction (LPM_WIDTH=4) from the following logic: \"counter:inst3\|temp_rtl_0\"" {  } {  } 0 19001 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471866160538 ""} { "Info" "IOPT_LPM_COUNTER_INFERRED" "counter:inst2\|temp_rtl_0 4 " "Inferred lpm_counter megafunction (LPM_WIDTH=4) from the following logic: \"counter:inst2\|temp_rtl_0\"" {  } {  } 0 19001 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471866160538 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1471866160538 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "counter:inst3\|lpm_counter:temp_rtl_0 " "Elaborated megafunction instantiation \"counter:inst3\|lpm_counter:temp_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471866160573 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counter:inst3\|lpm_counter:temp_rtl_0 " "Instantiated megafunction \"counter:inst3\|lpm_counter:temp_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471866160574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471866160574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471866160574 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1471866160574 ""}
{ "Info" "IMTM_MTM_PROMOTE_GLOBAL" "" "Promoted pin-driven signal(s) to global signal" { { "Info" "IMTM_MTM_PROMOTE_GLOBAL_CLOCK" "clk " "Promoted clock signal driven by pin \"clk\" to global clock signal" {  } {  } 0 280014 "Promoted clock signal driven by pin \"%1!s!\" to global clock signal" 0 0 "Quartus II" 0 -1 1471866160726 ""}  } {  } 0 280013 "Promoted pin-driven signal(s) to global signal" 0 0 "Quartus II" 0 -1 1471866160726 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "47 " "Implemented 47 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1471866160799 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1471866160799 ""} { "Info" "ICUT_CUT_TM_MCELLS" "31 " "Implemented 31 macrocells" {  } {  } 0 21063 "Implemented %1!d! macrocells" 0 0 "Quartus II" 0 -1 1471866160799 ""} { "Info" "ICUT_CUT_TM_SEXPS" "1 " "Implemented 1 shareable expanders" {  } {  } 0 21073 "Implemented %1!d! shareable expanders" 0 0 "Quartus II" 0 -1 1471866160799 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1471866160799 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "497 " "Peak virtual memory: 497 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1471866160880 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 22 23:42:40 2016 " "Processing ended: Mon Aug 22 23:42:40 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1471866160880 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1471866160880 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1471866160880 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1471866160880 ""}
