
# Messages from "go new"

# Info: Branching solution 'solution.v1' at state 'initial' (PRJ-2)
# Info: Branching solution 'solution.v1' at state 'initial' (PRJ-2)

# Messages from "go analyze"

# Info: Completed transformation 'analyze' on solution 'solution.v1': elapsed time 1.24 seconds, memory usage 1519608kB, peak memory usage 1519608kB (SOL-9)
# Warning: last line of file ends without a newline (CRD-1)
Front End called with arguments: -- /home/yl7897/NTT_Xilinx/Catapult/axi_test/src/axi_test.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
solution file add ./src/axI_test_tb.cpp -exclude true
Source file analysis completed (CIN-68)
x86_64
/INPUTFILES/1
# Warning: last line of file ends without a newline (CRD-1)
solution file add ./src/axi_test.cpp
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
go compile
Pragma 'hls_design<top>' detected on routine 'axi_add' (CIN-6)
/INPUTFILES/2

# Messages from "go compile"

# Info: Completed transformation 'compile' on solution 'axi_add.v4': elapsed time 0.96 seconds, memory usage 1519608kB, peak memory usage 1519608kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 17, Real ops = 3, Vars = 9 (SOL-21)
INOUT port 'complete' is only used as an output. (OPT-11)
INOUT port 'a' is only used as an input. (OPT-10)
Synthesizing routine 'axi_add' (CIN-13)
Found top design routine 'axi_add' specified by directive (CIN-52)
Inlining routine 'operator+<32, false>' (CIN-14)
Inlining routine 'axi_add' (CIN-14)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
Loop '/axi_add/core/ADD_LOOP' iterated at most 16 times. (LOOP-2)
Design 'axi_add' was read (SOL-1)
Generating synthesis internal form... (CIN-3)
# Info: Starting transformation 'compile' on solution 'axi_add.v4' (SOL-8)
# Info: CDesignChecker Shell script written to '/home/yl7897/NTT_Xilinx/Catapult/axi_test/Catapult_1/axi_add.v4/CDesignChecker/design_checker.sh'
INOUT port 'run' is only used as an input. (OPT-10)
Optimizing block '/axi_add' ... (CIN-4)

# Messages from "go libraries"

# Info: Design complexity at end of 'libraries': Total ops = 17, Real ops = 3, Vars = 9 (SOL-21)
# Info: Completed transformation 'libraries' on solution 'axi_add.v4': elapsed time 0.27 seconds, memory usage 1519608kB, peak memory usage 1519608kB (SOL-9)
solution library add Xilinx_RAMS
solution library add mgc_Xilinx-KINTEX-u-2_beh -- -rtlsyntool Vivado -manufacturer Xilinx -family KINTEX-u -speed -2 -part xcku115-flvb2104-2-e
go libraries
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
solution library add amba
# Info: Starting transformation 'libraries' on solution 'axi_add.v4' (SOL-8)

# Messages from "go assembly"

# Info: Design complexity at end of 'assembly': Total ops = 17, Real ops = 3, Vars = 9 (SOL-21)
# Info: Completed transformation 'assembly' on solution 'axi_add.v4': elapsed time 0.07 seconds, memory usage 1511416kB, peak memory usage 1519608kB (SOL-9)
/CLOCKS {clk {-CLOCK_PERIOD 10 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 5 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
directive set -CLOCKS {clk {-CLOCK_PERIOD 10 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 5 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
# Info: Starting transformation 'assembly' on solution 'axi_add.v4' (SOL-8)
go assembly

# Messages from "go architect"

# Info: Design complexity at end of 'loops': Total ops = 21, Real ops = 3, Vars = 11 (SOL-21)
# Info: Completed transformation 'loops' on solution 'axi_add.v4': elapsed time 0.03 seconds, memory usage 1511416kB, peak memory usage 1519608kB (SOL-9)
Loop '/axi_add/core/main' is left rolled. (LOOP-4)
go extract
/axi_add/b/WORD_WIDTH 32
Loop '/axi_add/core/ADD_LOOP' is left rolled. (LOOP-4)
# Info: Starting transformation 'loops' on solution 'axi_add.v4' (SOL-8)
directive set /axi_add/b:rsc -MAP_TO_MODULE amba.ccs_axi4_master
/axi_add/a/WORD_WIDTH 32
directive set /axi_add/b -WORD_WIDTH 32
/axi_add/b:rsc/MAP_TO_MODULE amba.ccs_axi4_master
# Warning: AXI4 Component 'amba.ccs_axi4_master' requires asynchronous reset when processing MAP_TO_MODULE directive (DIR-48)
directive set /axi_add/a:rsc -MAP_TO_MODULE amba.ccs_axi4_master
directive set /axi_add/a -WORD_WIDTH 32
/axi_add/a:rsc/MAP_TO_MODULE amba.ccs_axi4_master
# Info: Design complexity at end of 'memories': Total ops = 21, Real ops = 3, Vars = 11 (SOL-21)
# Info: Completed transformation 'memories' on solution 'axi_add.v4': elapsed time 0.70 seconds, memory usage 1511416kB, peak memory usage 1519608kB (SOL-9)
Memory Resource '/axi_add/b:rsc' (from var: b) mapped to 'amba.ccs_axi4_master' (size: 16 x 32). (MEM-4)
Memory Resource '/axi_add/a:rsc' (from var: a) mapped to 'amba.ccs_axi4_master' (size: 16 x 32). (MEM-4)
# Info: Starting transformation 'memories' on solution 'axi_add.v4' (SOL-8)
# Info: Design complexity at end of 'cluster': Total ops = 21, Real ops = 3, Vars = 11 (SOL-21)
# Info: Completed transformation 'cluster' on solution 'axi_add.v4': elapsed time 0.02 seconds, memory usage 1511416kB, peak memory usage 1519608kB (SOL-9)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Starting transformation 'cluster' on solution 'axi_add.v4' (SOL-8)
# Info: Design complexity at end of 'architect': Total ops = 25, Real ops = 3, Vars = 12 (SOL-21)
# Info: Completed transformation 'architect' on solution 'axi_add.v4': elapsed time 0.06 seconds, memory usage 1511416kB, peak memory usage 1519608kB (SOL-9)
Design 'axi_add' contains '3' real operations. (SOL-11)
# Info: Starting transformation 'architect' on solution 'axi_add.v4' (SOL-8)

# Messages from "go allocate"

# Info: Design complexity at end of 'allocate': Total ops = 25, Real ops = 3, Vars = 12 (SOL-21)
# Info: Completed transformation 'allocate' on solution 'axi_add.v4': elapsed time 0.11 seconds, memory usage 1511416kB, peak memory usage 1519608kB (SOL-9)
Prescheduled LOOP '/axi_add/core/core:rlp' (1 c-steps) (SCHD-7)
Performing concurrent resource allocation and scheduling on '/axi_add/core' (CRAAS-1)
# Info: Starting transformation 'allocate' on solution 'axi_add.v4' (SOL-8)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# Info: Select qualified components for data operations ... (CRAAS-3)
Netlist written to file 'schedule.gnt' (NET-4)
At least one feasible schedule exists. (CRAAS-9)
# Info: Initial schedule of SEQUENTIAL '/axi_add/core': Latency = 31, Area (Datapath, Register, Total) = 19234.00, 0.00, 19234.00 (CRAAS-11)
Resource allocation and scheduling done. (CRAAS-2)
# Info: Final schedule of SEQUENTIAL '/axi_add/core': Latency = 31, Area (Datapath, Register, Total) = 19234.00, 0.00, 19234.00 (CRAAS-12)
Prescheduled LOOP '/axi_add/core/main' (3 c-steps) (SCHD-7)
Prescheduled LOOP '/axi_add/core/ADD_LOOP' (2 c-steps) (SCHD-7)
Prescheduled SEQUENTIAL '/axi_add/core' (total length 36 c-steps) (SCHD-8)

# Messages from "go schedule"

# Info: Design complexity at end of 'schedule': Total ops = 718, Real ops = 59, Vars = 509 (SOL-21)
# Info: Completed transformation 'schedule' on solution 'axi_add.v4': elapsed time 1.62 seconds, memory usage 1519608kB, peak memory usage 1519608kB (SOL-9)
Global signal 'b:rsc.AWLEN' added to design 'axi_add' for component 'b:rsci' (LIB-3)
Global signal 'b:rsc.AWADDR' added to design 'axi_add' for component 'b:rsci' (LIB-3)
Global signal 'a:rsc.RREADY' added to design 'axi_add' for component 'a:rsci' (LIB-3)
Global signal 'a:rsc.RVALID' added to design 'axi_add' for component 'a:rsci' (LIB-3)
Global signal 'a:rsc.m_wCaughtUp' added to design 'axi_add' for component 'a:rsci' (LIB-3)
# Info: Creating buffer for wait controller for component 'a:rsc' (SCHD-46)
Global signal 'b:rsc.AWQOS' added to design 'axi_add' for component 'b:rsci' (LIB-3)
# Info: Creating buffer for wait controller for component 'run:rsc' (SCHD-46)
Global signal 'b:rsc.AWPROT' added to design 'axi_add' for component 'b:rsci' (LIB-3)
Global signal 'run:rsc.rdy' added to design 'axi_add' for component 'run:rsci' (LIB-3)
Global signal 'b:rsc.AWUSER' added to design 'axi_add' for component 'b:rsci' (LIB-3)
Global signal 'a:rsc.AWADDR' added to design 'axi_add' for component 'a:rsci' (LIB-3)
Global signal 'b:rsc.AWREGION' added to design 'axi_add' for component 'b:rsci' (LIB-3)
Global signal 'a:rsc.AWID' added to design 'axi_add' for component 'a:rsci' (LIB-3)
Global signal 'b:rsc.AWBURST' added to design 'axi_add' for component 'b:rsci' (LIB-3)
Global signal 'b:rsc.AWSIZE' added to design 'axi_add' for component 'b:rsci' (LIB-3)
# Info: Starting transformation 'schedule' on solution 'axi_add.v4' (SOL-8)
Global signal 'b:rsc.AWCACHE' added to design 'axi_add' for component 'b:rsci' (LIB-3)
Global signal 'run:rsc.vld' added to design 'axi_add' for component 'run:rsci' (LIB-3)
Global signal 'b:rsc.AWLOCK' added to design 'axi_add' for component 'b:rsci' (LIB-3)
Performing concurrent resource allocation and scheduling on '/axi_add/core' (CRAAS-1)
Global signal 'b:rsc.WUSER' added to design 'axi_add' for component 'b:rsci' (LIB-3)
Global signal 'b:rsc.WLAST' added to design 'axi_add' for component 'b:rsci' (LIB-3)
Global signal 'b:rsc.WREADY' added to design 'axi_add' for component 'b:rsci' (LIB-3)
Global signal 'b:rsc.WVALID' added to design 'axi_add' for component 'b:rsci' (LIB-3)
Global signal 'b:rsc.AWREADY' added to design 'axi_add' for component 'b:rsci' (LIB-3)
Global signal 'b:rsc.AWVALID' added to design 'axi_add' for component 'b:rsci' (LIB-3)
Global signal 'b:rsc.WSTRB' added to design 'axi_add' for component 'b:rsci' (LIB-3)
Global signal 'b:rsc.WDATA' added to design 'axi_add' for component 'b:rsci' (LIB-3)
Global signal 'b:rsc.ARID' added to design 'axi_add' for component 'b:rsci' (LIB-3)
Global signal 'b:rsc.BREADY' added to design 'axi_add' for component 'b:rsci' (LIB-3)
Global signal 'b:rsc.ARLEN' added to design 'axi_add' for component 'b:rsci' (LIB-3)
Global signal 'b:rsc.ARADDR' added to design 'axi_add' for component 'b:rsci' (LIB-3)
Global signal 'b:rsc.BRESP' added to design 'axi_add' for component 'b:rsci' (LIB-3)
Global signal 'b:rsc.BID' added to design 'axi_add' for component 'b:rsci' (LIB-3)
Global signal 'b:rsc.BVALID' added to design 'axi_add' for component 'b:rsci' (LIB-3)
Global signal 'b:rsc.BUSER' added to design 'axi_add' for component 'b:rsci' (LIB-3)
Global signal 'b:rsc.ARQOS' added to design 'axi_add' for component 'b:rsci' (LIB-3)
Global signal 'b:rsc.ARPROT' added to design 'axi_add' for component 'b:rsci' (LIB-3)
Global signal 'b:rsc.ARUSER' added to design 'axi_add' for component 'b:rsci' (LIB-3)
Global signal 'b:rsc.ARREGION' added to design 'axi_add' for component 'b:rsci' (LIB-3)
Global signal 'b:rsc.ARBURST' added to design 'axi_add' for component 'b:rsci' (LIB-3)
Global signal 'b:rsc.ARSIZE' added to design 'axi_add' for component 'b:rsci' (LIB-3)
Global signal 'b:rsc.ARCACHE' added to design 'axi_add' for component 'b:rsci' (LIB-3)
Global signal 'b:rsc.ARLOCK' added to design 'axi_add' for component 'b:rsci' (LIB-3)
Global signal 'b:rsc.RLAST' added to design 'axi_add' for component 'b:rsci' (LIB-3)
Global signal 'b:rsc.RRESP' added to design 'axi_add' for component 'b:rsci' (LIB-3)
Global signal 'b:rsc.RVALID' added to design 'axi_add' for component 'b:rsci' (LIB-3)
Global signal 'b:rsc.RUSER' added to design 'axi_add' for component 'b:rsci' (LIB-3)
Global signal 'b:rsc.ARREADY' added to design 'axi_add' for component 'b:rsci' (LIB-3)
Global signal 'b:rsc.ARVALID' added to design 'axi_add' for component 'b:rsci' (LIB-3)
Global signal 'b:rsc.RDATA' added to design 'axi_add' for component 'b:rsci' (LIB-3)
Global signal 'b:rsc.RID' added to design 'axi_add' for component 'b:rsci' (LIB-3)
Global signal 'complete:rsc.rdy' added to design 'axi_add' for component 'complete:rsci' (LIB-3)
Global signal 'complete:rsc.vld' added to design 'axi_add' for component 'complete:rsci' (LIB-3)
Global signal 'b:rsc.triosy.lz' added to design 'axi_add' for component 'b:rsc.triosy:obj' (LIB-3)
Global signal 'a:rsc.triosy.lz' added to design 'axi_add' for component 'a:rsc.triosy:obj' (LIB-3)
# Info: Creating buffer for wait controller for component 'b:rsc' (SCHD-46)
Global signal 'b:rsc.RREADY' added to design 'axi_add' for component 'b:rsci' (LIB-3)
Global signal 'b:rsc.m_wstate' added to design 'axi_add' for component 'b:rsci' (LIB-3)
Global signal 'b:rsc.m_wCaughtUp' added to design 'axi_add' for component 'b:rsci' (LIB-3)
Report written to file 'cycle.rpt'
Global signal 'a:rsc.AWPROT' added to design 'axi_add' for component 'a:rsci' (LIB-3)
Global signal 'a:rsc.AWCACHE' added to design 'axi_add' for component 'a:rsci' (LIB-3)
Global signal 'a:rsc.AWREGION' added to design 'axi_add' for component 'a:rsci' (LIB-3)
Global signal 'a:rsc.AWQOS' added to design 'axi_add' for component 'a:rsci' (LIB-3)
Global signal 'a:rsc.AWSIZE' added to design 'axi_add' for component 'a:rsci' (LIB-3)
Global signal 'a:rsc.AWLEN' added to design 'axi_add' for component 'a:rsci' (LIB-3)
Global signal 'a:rsc.AWLOCK' added to design 'axi_add' for component 'a:rsci' (LIB-3)
Global signal 'a:rsc.AWBURST' added to design 'axi_add' for component 'a:rsci' (LIB-3)
Global signal 'a:rsc.WLAST' added to design 'axi_add' for component 'a:rsci' (LIB-3)
Global signal 'a:rsc.WSTRB' added to design 'axi_add' for component 'a:rsci' (LIB-3)
Global signal 'a:rsc.WVALID' added to design 'axi_add' for component 'a:rsci' (LIB-3)
Global signal 'a:rsc.WUSER' added to design 'axi_add' for component 'a:rsci' (LIB-3)
Global signal 'a:rsc.AWVALID' added to design 'axi_add' for component 'a:rsci' (LIB-3)
Global signal 'a:rsc.AWUSER' added to design 'axi_add' for component 'a:rsci' (LIB-3)
Global signal 'a:rsc.WDATA' added to design 'axi_add' for component 'a:rsci' (LIB-3)
Global signal 'a:rsc.AWREADY' added to design 'axi_add' for component 'a:rsci' (LIB-3)
Global signal 'a:rsc.BREADY' added to design 'axi_add' for component 'a:rsci' (LIB-3)
Global signal 'a:rsc.BVALID' added to design 'axi_add' for component 'a:rsci' (LIB-3)
Global signal 'a:rsc.ARADDR' added to design 'axi_add' for component 'a:rsci' (LIB-3)
Global signal 'a:rsc.ARID' added to design 'axi_add' for component 'a:rsci' (LIB-3)
Global signal 'a:rsc.BID' added to design 'axi_add' for component 'a:rsci' (LIB-3)
Global signal 'a:rsc.WREADY' added to design 'axi_add' for component 'a:rsci' (LIB-3)
Global signal 'a:rsc.BUSER' added to design 'axi_add' for component 'a:rsci' (LIB-3)
Global signal 'a:rsc.BRESP' added to design 'axi_add' for component 'a:rsci' (LIB-3)
Global signal 'a:rsc.ARPROT' added to design 'axi_add' for component 'a:rsci' (LIB-3)
Global signal 'a:rsc.ARCACHE' added to design 'axi_add' for component 'a:rsci' (LIB-3)
Global signal 'a:rsc.ARREGION' added to design 'axi_add' for component 'a:rsci' (LIB-3)
Global signal 'a:rsc.ARQOS' added to design 'axi_add' for component 'a:rsci' (LIB-3)
Global signal 'a:rsc.ARSIZE' added to design 'axi_add' for component 'a:rsci' (LIB-3)
Global signal 'a:rsc.ARLEN' added to design 'axi_add' for component 'a:rsci' (LIB-3)
Global signal 'a:rsc.ARLOCK' added to design 'axi_add' for component 'a:rsci' (LIB-3)
Global signal 'a:rsc.ARBURST' added to design 'axi_add' for component 'a:rsci' (LIB-3)
Global signal 'a:rsc.RRESP' added to design 'axi_add' for component 'a:rsci' (LIB-3)
Global signal 'a:rsc.RDATA' added to design 'axi_add' for component 'a:rsci' (LIB-3)
Global signal 'a:rsc.RUSER' added to design 'axi_add' for component 'a:rsci' (LIB-3)
Global signal 'a:rsc.RLAST' added to design 'axi_add' for component 'a:rsci' (LIB-3)
Global signal 'a:rsc.ARVALID' added to design 'axi_add' for component 'a:rsci' (LIB-3)
Global signal 'a:rsc.ARUSER' added to design 'axi_add' for component 'a:rsci' (LIB-3)
Global signal 'a:rsc.RID' added to design 'axi_add' for component 'a:rsci' (LIB-3)
Global signal 'a:rsc.ARREADY' added to design 'axi_add' for component 'a:rsci' (LIB-3)
Global signal 'b:rsc.AWID' added to design 'axi_add' for component 'b:rsci' (LIB-3)
Global signal 'a:rsc.m_wstate' added to design 'axi_add' for component 'a:rsci' (LIB-3)

# Messages from "go dpfsm"

# Info: Completed transformation 'dpfsm' on solution 'axi_add.v4': elapsed time 0.58 seconds, memory usage 1519608kB, peak memory usage 1519608kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 546, Real ops = 74, Vars = 467 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'axi_add.v4' (SOL-8)
Performing FSM extraction... (FSM-1)

# Messages from "go extract"

# Info: Design complexity at end of 'instance': Total ops = 540, Real ops = 71, Vars = 513 (SOL-21)
# Info: Completed transformation 'instance' on solution 'axi_add.v4': elapsed time 1.19 seconds, memory usage 1519608kB, peak memory usage 1519608kB (SOL-9)
Netlist written to file 'schematic.nlv' (NET-4)
# Info: Starting transformation 'instance' on solution 'axi_add.v4' (SOL-8)
# Info: Design complexity at end of 'extract': Total ops = 540, Real ops = 71, Vars = 464 (SOL-21)
# Info: Completed transformation 'extract' on solution 'axi_add.v4': elapsed time 6.03 seconds, memory usage 1519608kB, peak memory usage 1519608kB (SOL-9)
Finished writing concatenated simulation file: /home/yl7897/NTT_Xilinx/Catapult/axi_test/Catapult_1/axi_add.v4/concat_sim_rtl.vhdl
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_master_core.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_master_write_core.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_out_wait_v1.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_master.v
order file name is: rtl.v_order_sim.txt
Finished writing concatenated file: /home/yl7897/NTT_Xilinx/Catapult/axi_test/Catapult_1/axi_add.v4/concat_rtl.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_master_read_core.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_in_wait_v1.v
Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
Add dependent file: ./rtl.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
Finished writing concatenated simulation file: /home/yl7897/NTT_Xilinx/Catapult/axi_test/Catapult_1/axi_add.v4/concat_sim_rtl.v
order file name is: rtl.v_order.txt
generate concat
Netlist written to file 'rtl.v' (NET-4)
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_out_wait_v1.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_master.v
Add dependent file: ./rtl.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_master_read_core.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_in_wait_v1.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_master_core.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_master_write_core.v
order file name is: rtl.vhdl_order.txt
generate concat
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/amba_comps.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_in_wait_v1.vhd
Netlist written to file 'rtl.vhdl' (NET-4)
Generating scverify_top.cpp ()
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_out_wait_v1.vhd
Finished writing concatenated file: /home/yl7897/NTT_Xilinx/Catapult/axi_test/Catapult_1/axi_add.v4/concat_rtl.vhdl
Add dependent file: ./rtl.vhdl
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_master_write_core.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_master_read_core.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_master.vhd
Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_master_core.vhd
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Info: Starting transformation 'extract' on solution 'axi_add.v4' (SOL-8)
Report written to file 'rtl.rpt'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_master_core.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_master_write_core.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_out_wait_v1.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_master.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_in_wait_v1.vhd
order file name is: rtl.vhdl_order_sim.txt
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_master_read_core.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/amba_comps.vhd
Add dependent file: ./rtl.vhdl
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
Generating SCVerify testbench files
