INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Atharva/Documents/RTL_coding/Full_adder_gate/Full_adder_gate.srcs/sources_1/new/fa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Atharva/Documents/RTL_coding/Full_adder_gate/Full_adder_gate.srcs/sim_1/new/tb_fa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fa
