ARM GAS  C:\Users\Chicken\AppData\Local\Temp\ccLyVJpL.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f1xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_MspInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_MspInit
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	HAL_MspInit:
  25              	.LFB65:
  26              		.file 1 "Core/Src/stm32f1xx_hal_msp.c"
   1:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f1xx_hal_msp.c **** /**
   3:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f1xx_hal_msp.c ****   * @file         stm32f1xx_hal_msp.c
   5:Core/Src/stm32f1xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f1xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f1xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f1xx_hal_msp.c ****   *
  10:Core/Src/stm32f1xx_hal_msp.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/stm32f1xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f1xx_hal_msp.c ****   *
  13:Core/Src/stm32f1xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f1xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f1xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f1xx_hal_msp.c ****   *
  17:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f1xx_hal_msp.c ****   */
  19:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f1xx_hal_msp.c **** 
  21:Core/Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f1xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f1xx_hal_msp.c **** 
  25:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f1xx_hal_msp.c **** 
  27:Core/Src/stm32f1xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32f1xx_hal_msp.c **** 
  30:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END TD */
  31:Core/Src/stm32f1xx_hal_msp.c **** 
  32:Core/Src/stm32f1xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
ARM GAS  C:\Users\Chicken\AppData\Local\Temp\ccLyVJpL.s 			page 2


  33:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32f1xx_hal_msp.c **** 
  35:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32f1xx_hal_msp.c **** 
  37:Core/Src/stm32f1xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32f1xx_hal_msp.c **** 
  40:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32f1xx_hal_msp.c **** 
  42:Core/Src/stm32f1xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32f1xx_hal_msp.c **** 
  45:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32f1xx_hal_msp.c **** 
  47:Core/Src/stm32f1xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32f1xx_hal_msp.c **** 
  50:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32f1xx_hal_msp.c **** 
  52:Core/Src/stm32f1xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32f1xx_hal_msp.c **** 
  55:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32f1xx_hal_msp.c **** 
  57:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32f1xx_hal_msp.c **** 
  59:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32f1xx_hal_msp.c **** /**
  61:Core/Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  62:Core/Src/stm32f1xx_hal_msp.c ****   */
  63:Core/Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  64:Core/Src/stm32f1xx_hal_msp.c **** {
  27              		.loc 1 64 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  65:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  66:Core/Src/stm32f1xx_hal_msp.c **** 
  67:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  68:Core/Src/stm32f1xx_hal_msp.c **** 
  69:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  35              		.loc 1 69 3 view .LVU1
  36              	.LBB2:
  37              		.loc 1 69 3 view .LVU2
  38              		.loc 1 69 3 view .LVU3
  39 0002 0E4B     		ldr	r3, .L3
  40 0004 9A69     		ldr	r2, [r3, #24]
  41 0006 42F00102 		orr	r2, r2, #1
  42 000a 9A61     		str	r2, [r3, #24]
  43              		.loc 1 69 3 view .LVU4
  44 000c 9A69     		ldr	r2, [r3, #24]
  45 000e 02F00102 		and	r2, r2, #1
  46 0012 0092     		str	r2, [sp]
ARM GAS  C:\Users\Chicken\AppData\Local\Temp\ccLyVJpL.s 			page 3


  47              		.loc 1 69 3 view .LVU5
  48 0014 009A     		ldr	r2, [sp]
  49              	.LBE2:
  50              		.loc 1 69 3 view .LVU6
  70:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  51              		.loc 1 70 3 view .LVU7
  52              	.LBB3:
  53              		.loc 1 70 3 view .LVU8
  54              		.loc 1 70 3 view .LVU9
  55 0016 DA69     		ldr	r2, [r3, #28]
  56 0018 42F08052 		orr	r2, r2, #268435456
  57 001c DA61     		str	r2, [r3, #28]
  58              		.loc 1 70 3 view .LVU10
  59 001e DB69     		ldr	r3, [r3, #28]
  60 0020 03F08053 		and	r3, r3, #268435456
  61 0024 0193     		str	r3, [sp, #4]
  62              		.loc 1 70 3 view .LVU11
  63 0026 019B     		ldr	r3, [sp, #4]
  64              	.LBE3:
  65              		.loc 1 70 3 view .LVU12
  71:Core/Src/stm32f1xx_hal_msp.c **** 
  72:Core/Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  73:Core/Src/stm32f1xx_hal_msp.c **** 
  74:Core/Src/stm32f1xx_hal_msp.c ****   /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  75:Core/Src/stm32f1xx_hal_msp.c ****   */
  76:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_AFIO_REMAP_SWJ_NOJTAG();
  66              		.loc 1 76 3 view .LVU13
  67              	.LBB4:
  68              		.loc 1 76 3 view .LVU14
  69 0028 054A     		ldr	r2, .L3+4
  70 002a 5368     		ldr	r3, [r2, #4]
  71              	.LVL0:
  72              		.loc 1 76 3 view .LVU15
  73 002c 23F0E063 		bic	r3, r3, #117440512
  74              	.LVL1:
  75              		.loc 1 76 3 view .LVU16
  76 0030 43F00073 		orr	r3, r3, #33554432
  77              	.LVL2:
  78              		.loc 1 76 3 view .LVU17
  79 0034 5360     		str	r3, [r2, #4]
  80              	.LBE4:
  81              		.loc 1 76 3 view .LVU18
  77:Core/Src/stm32f1xx_hal_msp.c **** 
  78:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  79:Core/Src/stm32f1xx_hal_msp.c **** 
  80:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  81:Core/Src/stm32f1xx_hal_msp.c **** }
  82              		.loc 1 81 1 is_stmt 0 view .LVU19
  83 0036 02B0     		add	sp, sp, #8
  84              	.LCFI1:
  85              		.cfi_def_cfa_offset 0
  86              		@ sp needed
  87 0038 7047     		bx	lr
  88              	.L4:
  89 003a 00BF     		.align	2
  90              	.L3:
  91 003c 00100240 		.word	1073876992
ARM GAS  C:\Users\Chicken\AppData\Local\Temp\ccLyVJpL.s 			page 4


  92 0040 00000140 		.word	1073807360
  93              		.cfi_endproc
  94              	.LFE65:
  96              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  97              		.align	1
  98              		.global	HAL_ADC_MspInit
  99              		.syntax unified
 100              		.thumb
 101              		.thumb_func
 103              	HAL_ADC_MspInit:
 104              	.LVL3:
 105              	.LFB66:
  82:Core/Src/stm32f1xx_hal_msp.c **** 
  83:Core/Src/stm32f1xx_hal_msp.c **** /**
  84:Core/Src/stm32f1xx_hal_msp.c **** * @brief ADC MSP Initialization
  85:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
  86:Core/Src/stm32f1xx_hal_msp.c **** * @param hadc: ADC handle pointer
  87:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
  88:Core/Src/stm32f1xx_hal_msp.c **** */
  89:Core/Src/stm32f1xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
  90:Core/Src/stm32f1xx_hal_msp.c **** {
 106              		.loc 1 90 1 is_stmt 1 view -0
 107              		.cfi_startproc
 108              		@ args = 0, pretend = 0, frame = 24
 109              		@ frame_needed = 0, uses_anonymous_args = 0
 110              		.loc 1 90 1 is_stmt 0 view .LVU21
 111 0000 00B5     		push	{lr}
 112              	.LCFI2:
 113              		.cfi_def_cfa_offset 4
 114              		.cfi_offset 14, -4
 115 0002 87B0     		sub	sp, sp, #28
 116              	.LCFI3:
 117              		.cfi_def_cfa_offset 32
  91:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 118              		.loc 1 91 3 is_stmt 1 view .LVU22
 119              		.loc 1 91 20 is_stmt 0 view .LVU23
 120 0004 0023     		movs	r3, #0
 121 0006 0293     		str	r3, [sp, #8]
 122 0008 0393     		str	r3, [sp, #12]
 123 000a 0493     		str	r3, [sp, #16]
 124 000c 0593     		str	r3, [sp, #20]
  92:Core/Src/stm32f1xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 125              		.loc 1 92 3 is_stmt 1 view .LVU24
 126              		.loc 1 92 10 is_stmt 0 view .LVU25
 127 000e 0268     		ldr	r2, [r0]
 128              		.loc 1 92 5 view .LVU26
 129 0010 154B     		ldr	r3, .L9
 130 0012 9A42     		cmp	r2, r3
 131 0014 02D0     		beq	.L8
 132              	.LVL4:
 133              	.L5:
  93:Core/Src/stm32f1xx_hal_msp.c ****   {
  94:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
  95:Core/Src/stm32f1xx_hal_msp.c **** 
  96:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 0 */
  97:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
  98:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_ENABLE();
ARM GAS  C:\Users\Chicken\AppData\Local\Temp\ccLyVJpL.s 			page 5


  99:Core/Src/stm32f1xx_hal_msp.c **** 
 100:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 101:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 102:Core/Src/stm32f1xx_hal_msp.c ****     PA5     ------> ADC1_IN5
 103:Core/Src/stm32f1xx_hal_msp.c ****     */
 104:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5;
 105:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 106:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 107:Core/Src/stm32f1xx_hal_msp.c **** 
 108:Core/Src/stm32f1xx_hal_msp.c ****     /* ADC1 interrupt Init */
 109:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 110:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 111:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 112:Core/Src/stm32f1xx_hal_msp.c **** 
 113:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 1 */
 114:Core/Src/stm32f1xx_hal_msp.c ****   }
 115:Core/Src/stm32f1xx_hal_msp.c **** 
 116:Core/Src/stm32f1xx_hal_msp.c **** }
 134              		.loc 1 116 1 view .LVU27
 135 0016 07B0     		add	sp, sp, #28
 136              	.LCFI4:
 137              		.cfi_remember_state
 138              		.cfi_def_cfa_offset 4
 139              		@ sp needed
 140 0018 5DF804FB 		ldr	pc, [sp], #4
 141              	.LVL5:
 142              	.L8:
 143              	.LCFI5:
 144              		.cfi_restore_state
  98:Core/Src/stm32f1xx_hal_msp.c **** 
 145              		.loc 1 98 5 is_stmt 1 view .LVU28
 146              	.LBB5:
  98:Core/Src/stm32f1xx_hal_msp.c **** 
 147              		.loc 1 98 5 view .LVU29
  98:Core/Src/stm32f1xx_hal_msp.c **** 
 148              		.loc 1 98 5 view .LVU30
 149 001c 03F56C43 		add	r3, r3, #60416
 150 0020 9A69     		ldr	r2, [r3, #24]
 151 0022 42F40072 		orr	r2, r2, #512
 152 0026 9A61     		str	r2, [r3, #24]
  98:Core/Src/stm32f1xx_hal_msp.c **** 
 153              		.loc 1 98 5 view .LVU31
 154 0028 9A69     		ldr	r2, [r3, #24]
 155 002a 02F40072 		and	r2, r2, #512
 156 002e 0092     		str	r2, [sp]
  98:Core/Src/stm32f1xx_hal_msp.c **** 
 157              		.loc 1 98 5 view .LVU32
 158 0030 009A     		ldr	r2, [sp]
 159              	.LBE5:
  98:Core/Src/stm32f1xx_hal_msp.c **** 
 160              		.loc 1 98 5 view .LVU33
 100:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 161              		.loc 1 100 5 view .LVU34
 162              	.LBB6:
 100:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 163              		.loc 1 100 5 view .LVU35
 100:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
ARM GAS  C:\Users\Chicken\AppData\Local\Temp\ccLyVJpL.s 			page 6


 164              		.loc 1 100 5 view .LVU36
 165 0032 9A69     		ldr	r2, [r3, #24]
 166 0034 42F00402 		orr	r2, r2, #4
 167 0038 9A61     		str	r2, [r3, #24]
 100:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 168              		.loc 1 100 5 view .LVU37
 169 003a 9B69     		ldr	r3, [r3, #24]
 170 003c 03F00403 		and	r3, r3, #4
 171 0040 0193     		str	r3, [sp, #4]
 100:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 172              		.loc 1 100 5 view .LVU38
 173 0042 019B     		ldr	r3, [sp, #4]
 174              	.LBE6:
 100:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 175              		.loc 1 100 5 view .LVU39
 104:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 176              		.loc 1 104 5 view .LVU40
 104:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 177              		.loc 1 104 25 is_stmt 0 view .LVU41
 178 0044 2023     		movs	r3, #32
 179 0046 0293     		str	r3, [sp, #8]
 105:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 180              		.loc 1 105 5 is_stmt 1 view .LVU42
 105:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 181              		.loc 1 105 26 is_stmt 0 view .LVU43
 182 0048 0323     		movs	r3, #3
 183 004a 0393     		str	r3, [sp, #12]
 106:Core/Src/stm32f1xx_hal_msp.c **** 
 184              		.loc 1 106 5 is_stmt 1 view .LVU44
 185 004c 02A9     		add	r1, sp, #8
 186 004e 0748     		ldr	r0, .L9+4
 187              	.LVL6:
 106:Core/Src/stm32f1xx_hal_msp.c **** 
 188              		.loc 1 106 5 is_stmt 0 view .LVU45
 189 0050 FFF7FEFF 		bl	HAL_GPIO_Init
 190              	.LVL7:
 109:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 191              		.loc 1 109 5 is_stmt 1 view .LVU46
 192 0054 0022     		movs	r2, #0
 193 0056 1146     		mov	r1, r2
 194 0058 1220     		movs	r0, #18
 195 005a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 196              	.LVL8:
 110:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 197              		.loc 1 110 5 view .LVU47
 198 005e 1220     		movs	r0, #18
 199 0060 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 200              	.LVL9:
 201              		.loc 1 116 1 is_stmt 0 view .LVU48
 202 0064 D7E7     		b	.L5
 203              	.L10:
 204 0066 00BF     		.align	2
 205              	.L9:
 206 0068 00240140 		.word	1073816576
 207 006c 00080140 		.word	1073809408
 208              		.cfi_endproc
 209              	.LFE66:
ARM GAS  C:\Users\Chicken\AppData\Local\Temp\ccLyVJpL.s 			page 7


 211              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 212              		.align	1
 213              		.global	HAL_ADC_MspDeInit
 214              		.syntax unified
 215              		.thumb
 216              		.thumb_func
 218              	HAL_ADC_MspDeInit:
 219              	.LVL10:
 220              	.LFB67:
 117:Core/Src/stm32f1xx_hal_msp.c **** 
 118:Core/Src/stm32f1xx_hal_msp.c **** /**
 119:Core/Src/stm32f1xx_hal_msp.c **** * @brief ADC MSP De-Initialization
 120:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 121:Core/Src/stm32f1xx_hal_msp.c **** * @param hadc: ADC handle pointer
 122:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 123:Core/Src/stm32f1xx_hal_msp.c **** */
 124:Core/Src/stm32f1xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 125:Core/Src/stm32f1xx_hal_msp.c **** {
 221              		.loc 1 125 1 is_stmt 1 view -0
 222              		.cfi_startproc
 223              		@ args = 0, pretend = 0, frame = 0
 224              		@ frame_needed = 0, uses_anonymous_args = 0
 225              		.loc 1 125 1 is_stmt 0 view .LVU50
 226 0000 08B5     		push	{r3, lr}
 227              	.LCFI6:
 228              		.cfi_def_cfa_offset 8
 229              		.cfi_offset 3, -8
 230              		.cfi_offset 14, -4
 126:Core/Src/stm32f1xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 231              		.loc 1 126 3 is_stmt 1 view .LVU51
 232              		.loc 1 126 10 is_stmt 0 view .LVU52
 233 0002 0268     		ldr	r2, [r0]
 234              		.loc 1 126 5 view .LVU53
 235 0004 084B     		ldr	r3, .L15
 236 0006 9A42     		cmp	r2, r3
 237 0008 00D0     		beq	.L14
 238              	.LVL11:
 239              	.L11:
 127:Core/Src/stm32f1xx_hal_msp.c ****   {
 128:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 129:Core/Src/stm32f1xx_hal_msp.c **** 
 130:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 131:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 132:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_DISABLE();
 133:Core/Src/stm32f1xx_hal_msp.c **** 
 134:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 135:Core/Src/stm32f1xx_hal_msp.c ****     PA5     ------> ADC1_IN5
 136:Core/Src/stm32f1xx_hal_msp.c ****     */
 137:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5);
 138:Core/Src/stm32f1xx_hal_msp.c **** 
 139:Core/Src/stm32f1xx_hal_msp.c ****     /* ADC1 interrupt DeInit */
 140:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(ADC1_2_IRQn);
 141:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 142:Core/Src/stm32f1xx_hal_msp.c **** 
 143:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 144:Core/Src/stm32f1xx_hal_msp.c ****   }
 145:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  C:\Users\Chicken\AppData\Local\Temp\ccLyVJpL.s 			page 8


 146:Core/Src/stm32f1xx_hal_msp.c **** }
 240              		.loc 1 146 1 view .LVU54
 241 000a 08BD     		pop	{r3, pc}
 242              	.LVL12:
 243              	.L14:
 132:Core/Src/stm32f1xx_hal_msp.c **** 
 244              		.loc 1 132 5 is_stmt 1 view .LVU55
 245 000c 074A     		ldr	r2, .L15+4
 246 000e 9369     		ldr	r3, [r2, #24]
 247 0010 23F40073 		bic	r3, r3, #512
 248 0014 9361     		str	r3, [r2, #24]
 137:Core/Src/stm32f1xx_hal_msp.c **** 
 249              		.loc 1 137 5 view .LVU56
 250 0016 2021     		movs	r1, #32
 251 0018 0548     		ldr	r0, .L15+8
 252              	.LVL13:
 137:Core/Src/stm32f1xx_hal_msp.c **** 
 253              		.loc 1 137 5 is_stmt 0 view .LVU57
 254 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 255              	.LVL14:
 140:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 256              		.loc 1 140 5 is_stmt 1 view .LVU58
 257 001e 1220     		movs	r0, #18
 258 0020 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 259              	.LVL15:
 260              		.loc 1 146 1 is_stmt 0 view .LVU59
 261 0024 F1E7     		b	.L11
 262              	.L16:
 263 0026 00BF     		.align	2
 264              	.L15:
 265 0028 00240140 		.word	1073816576
 266 002c 00100240 		.word	1073876992
 267 0030 00080140 		.word	1073809408
 268              		.cfi_endproc
 269              	.LFE67:
 271              		.section	.text.HAL_I2C_MspInit,"ax",%progbits
 272              		.align	1
 273              		.global	HAL_I2C_MspInit
 274              		.syntax unified
 275              		.thumb
 276              		.thumb_func
 278              	HAL_I2C_MspInit:
 279              	.LVL16:
 280              	.LFB68:
 147:Core/Src/stm32f1xx_hal_msp.c **** 
 148:Core/Src/stm32f1xx_hal_msp.c **** /**
 149:Core/Src/stm32f1xx_hal_msp.c **** * @brief I2C MSP Initialization
 150:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 151:Core/Src/stm32f1xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 152:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 153:Core/Src/stm32f1xx_hal_msp.c **** */
 154:Core/Src/stm32f1xx_hal_msp.c **** void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
 155:Core/Src/stm32f1xx_hal_msp.c **** {
 281              		.loc 1 155 1 is_stmt 1 view -0
 282              		.cfi_startproc
 283              		@ args = 0, pretend = 0, frame = 24
 284              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\Chicken\AppData\Local\Temp\ccLyVJpL.s 			page 9


 285              		.loc 1 155 1 is_stmt 0 view .LVU61
 286 0000 10B5     		push	{r4, lr}
 287              	.LCFI7:
 288              		.cfi_def_cfa_offset 8
 289              		.cfi_offset 4, -8
 290              		.cfi_offset 14, -4
 291 0002 86B0     		sub	sp, sp, #24
 292              	.LCFI8:
 293              		.cfi_def_cfa_offset 32
 156:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 294              		.loc 1 156 3 is_stmt 1 view .LVU62
 295              		.loc 1 156 20 is_stmt 0 view .LVU63
 296 0004 0023     		movs	r3, #0
 297 0006 0293     		str	r3, [sp, #8]
 298 0008 0393     		str	r3, [sp, #12]
 299 000a 0493     		str	r3, [sp, #16]
 300 000c 0593     		str	r3, [sp, #20]
 157:Core/Src/stm32f1xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 301              		.loc 1 157 3 is_stmt 1 view .LVU64
 302              		.loc 1 157 10 is_stmt 0 view .LVU65
 303 000e 0268     		ldr	r2, [r0]
 304              		.loc 1 157 5 view .LVU66
 305 0010 194B     		ldr	r3, .L21
 306 0012 9A42     		cmp	r2, r3
 307 0014 01D0     		beq	.L20
 308              	.LVL17:
 309              	.L17:
 158:Core/Src/stm32f1xx_hal_msp.c ****   {
 159:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 0 */
 160:Core/Src/stm32f1xx_hal_msp.c **** 
 161:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 0 */
 162:Core/Src/stm32f1xx_hal_msp.c **** 
 163:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 164:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 165:Core/Src/stm32f1xx_hal_msp.c ****     PB6     ------> I2C1_SCL
 166:Core/Src/stm32f1xx_hal_msp.c ****     PB7     ------> I2C1_SDA
 167:Core/Src/stm32f1xx_hal_msp.c ****     */
 168:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 169:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 170:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 171:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 172:Core/Src/stm32f1xx_hal_msp.c **** 
 173:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 174:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_ENABLE();
 175:Core/Src/stm32f1xx_hal_msp.c ****     /* I2C1 interrupt Init */
 176:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 177:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 178:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 179:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 180:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 181:Core/Src/stm32f1xx_hal_msp.c **** 
 182:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 1 */
 183:Core/Src/stm32f1xx_hal_msp.c ****   }
 184:Core/Src/stm32f1xx_hal_msp.c **** 
 185:Core/Src/stm32f1xx_hal_msp.c **** }
 310              		.loc 1 185 1 view .LVU67
 311 0016 06B0     		add	sp, sp, #24
ARM GAS  C:\Users\Chicken\AppData\Local\Temp\ccLyVJpL.s 			page 10


 312              	.LCFI9:
 313              		.cfi_remember_state
 314              		.cfi_def_cfa_offset 8
 315              		@ sp needed
 316 0018 10BD     		pop	{r4, pc}
 317              	.LVL18:
 318              	.L20:
 319              	.LCFI10:
 320              		.cfi_restore_state
 163:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 321              		.loc 1 163 5 is_stmt 1 view .LVU68
 322              	.LBB7:
 163:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 323              		.loc 1 163 5 view .LVU69
 163:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 324              		.loc 1 163 5 view .LVU70
 325 001a 184C     		ldr	r4, .L21+4
 326 001c A369     		ldr	r3, [r4, #24]
 327 001e 43F00803 		orr	r3, r3, #8
 328 0022 A361     		str	r3, [r4, #24]
 163:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 329              		.loc 1 163 5 view .LVU71
 330 0024 A369     		ldr	r3, [r4, #24]
 331 0026 03F00803 		and	r3, r3, #8
 332 002a 0093     		str	r3, [sp]
 163:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 333              		.loc 1 163 5 view .LVU72
 334 002c 009B     		ldr	r3, [sp]
 335              	.LBE7:
 163:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 336              		.loc 1 163 5 view .LVU73
 168:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 337              		.loc 1 168 5 view .LVU74
 168:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 338              		.loc 1 168 25 is_stmt 0 view .LVU75
 339 002e C023     		movs	r3, #192
 340 0030 0293     		str	r3, [sp, #8]
 169:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 341              		.loc 1 169 5 is_stmt 1 view .LVU76
 169:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 342              		.loc 1 169 26 is_stmt 0 view .LVU77
 343 0032 1223     		movs	r3, #18
 344 0034 0393     		str	r3, [sp, #12]
 170:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 345              		.loc 1 170 5 is_stmt 1 view .LVU78
 170:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 346              		.loc 1 170 27 is_stmt 0 view .LVU79
 347 0036 0323     		movs	r3, #3
 348 0038 0593     		str	r3, [sp, #20]
 171:Core/Src/stm32f1xx_hal_msp.c **** 
 349              		.loc 1 171 5 is_stmt 1 view .LVU80
 350 003a 02A9     		add	r1, sp, #8
 351 003c 1048     		ldr	r0, .L21+8
 352              	.LVL19:
 171:Core/Src/stm32f1xx_hal_msp.c **** 
 353              		.loc 1 171 5 is_stmt 0 view .LVU81
 354 003e FFF7FEFF 		bl	HAL_GPIO_Init
ARM GAS  C:\Users\Chicken\AppData\Local\Temp\ccLyVJpL.s 			page 11


 355              	.LVL20:
 174:Core/Src/stm32f1xx_hal_msp.c ****     /* I2C1 interrupt Init */
 356              		.loc 1 174 5 is_stmt 1 view .LVU82
 357              	.LBB8:
 174:Core/Src/stm32f1xx_hal_msp.c ****     /* I2C1 interrupt Init */
 358              		.loc 1 174 5 view .LVU83
 174:Core/Src/stm32f1xx_hal_msp.c ****     /* I2C1 interrupt Init */
 359              		.loc 1 174 5 view .LVU84
 360 0042 E369     		ldr	r3, [r4, #28]
 361 0044 43F40013 		orr	r3, r3, #2097152
 362 0048 E361     		str	r3, [r4, #28]
 174:Core/Src/stm32f1xx_hal_msp.c ****     /* I2C1 interrupt Init */
 363              		.loc 1 174 5 view .LVU85
 364 004a E369     		ldr	r3, [r4, #28]
 365 004c 03F40013 		and	r3, r3, #2097152
 366 0050 0193     		str	r3, [sp, #4]
 174:Core/Src/stm32f1xx_hal_msp.c ****     /* I2C1 interrupt Init */
 367              		.loc 1 174 5 view .LVU86
 368 0052 019B     		ldr	r3, [sp, #4]
 369              	.LBE8:
 174:Core/Src/stm32f1xx_hal_msp.c ****     /* I2C1 interrupt Init */
 370              		.loc 1 174 5 view .LVU87
 176:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 371              		.loc 1 176 5 view .LVU88
 372 0054 0022     		movs	r2, #0
 373 0056 1146     		mov	r1, r2
 374 0058 1F20     		movs	r0, #31
 375 005a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 376              	.LVL21:
 177:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 377              		.loc 1 177 5 view .LVU89
 378 005e 1F20     		movs	r0, #31
 379 0060 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 380              	.LVL22:
 178:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 381              		.loc 1 178 5 view .LVU90
 382 0064 0022     		movs	r2, #0
 383 0066 1146     		mov	r1, r2
 384 0068 2020     		movs	r0, #32
 385 006a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 386              	.LVL23:
 179:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 387              		.loc 1 179 5 view .LVU91
 388 006e 2020     		movs	r0, #32
 389 0070 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 390              	.LVL24:
 391              		.loc 1 185 1 is_stmt 0 view .LVU92
 392 0074 CFE7     		b	.L17
 393              	.L22:
 394 0076 00BF     		.align	2
 395              	.L21:
 396 0078 00540040 		.word	1073763328
 397 007c 00100240 		.word	1073876992
 398 0080 000C0140 		.word	1073810432
 399              		.cfi_endproc
 400              	.LFE68:
 402              		.section	.text.HAL_I2C_MspDeInit,"ax",%progbits
ARM GAS  C:\Users\Chicken\AppData\Local\Temp\ccLyVJpL.s 			page 12


 403              		.align	1
 404              		.global	HAL_I2C_MspDeInit
 405              		.syntax unified
 406              		.thumb
 407              		.thumb_func
 409              	HAL_I2C_MspDeInit:
 410              	.LVL25:
 411              	.LFB69:
 186:Core/Src/stm32f1xx_hal_msp.c **** 
 187:Core/Src/stm32f1xx_hal_msp.c **** /**
 188:Core/Src/stm32f1xx_hal_msp.c **** * @brief I2C MSP De-Initialization
 189:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 190:Core/Src/stm32f1xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 191:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 192:Core/Src/stm32f1xx_hal_msp.c **** */
 193:Core/Src/stm32f1xx_hal_msp.c **** void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
 194:Core/Src/stm32f1xx_hal_msp.c **** {
 412              		.loc 1 194 1 is_stmt 1 view -0
 413              		.cfi_startproc
 414              		@ args = 0, pretend = 0, frame = 0
 415              		@ frame_needed = 0, uses_anonymous_args = 0
 195:Core/Src/stm32f1xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 416              		.loc 1 195 3 view .LVU94
 417              		.loc 1 195 10 is_stmt 0 view .LVU95
 418 0000 0268     		ldr	r2, [r0]
 419              		.loc 1 195 5 view .LVU96
 420 0002 0D4B     		ldr	r3, .L30
 421 0004 9A42     		cmp	r2, r3
 422 0006 00D0     		beq	.L29
 423 0008 7047     		bx	lr
 424              	.L29:
 194:Core/Src/stm32f1xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 425              		.loc 1 194 1 view .LVU97
 426 000a 10B5     		push	{r4, lr}
 427              	.LCFI11:
 428              		.cfi_def_cfa_offset 8
 429              		.cfi_offset 4, -8
 430              		.cfi_offset 14, -4
 196:Core/Src/stm32f1xx_hal_msp.c ****   {
 197:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 0 */
 198:Core/Src/stm32f1xx_hal_msp.c **** 
 199:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 0 */
 200:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 201:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_DISABLE();
 431              		.loc 1 201 5 is_stmt 1 view .LVU98
 432 000c 0B4A     		ldr	r2, .L30+4
 433 000e D369     		ldr	r3, [r2, #28]
 434 0010 23F40013 		bic	r3, r3, #2097152
 435 0014 D361     		str	r3, [r2, #28]
 202:Core/Src/stm32f1xx_hal_msp.c **** 
 203:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 204:Core/Src/stm32f1xx_hal_msp.c ****     PB6     ------> I2C1_SCL
 205:Core/Src/stm32f1xx_hal_msp.c ****     PB7     ------> I2C1_SDA
 206:Core/Src/stm32f1xx_hal_msp.c ****     */
 207:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 436              		.loc 1 207 5 view .LVU99
 437 0016 0A4C     		ldr	r4, .L30+8
ARM GAS  C:\Users\Chicken\AppData\Local\Temp\ccLyVJpL.s 			page 13


 438 0018 4021     		movs	r1, #64
 439 001a 2046     		mov	r0, r4
 440              	.LVL26:
 441              		.loc 1 207 5 is_stmt 0 view .LVU100
 442 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 443              	.LVL27:
 208:Core/Src/stm32f1xx_hal_msp.c **** 
 209:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
 444              		.loc 1 209 5 is_stmt 1 view .LVU101
 445 0020 8021     		movs	r1, #128
 446 0022 2046     		mov	r0, r4
 447 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 448              	.LVL28:
 210:Core/Src/stm32f1xx_hal_msp.c **** 
 211:Core/Src/stm32f1xx_hal_msp.c ****     /* I2C1 interrupt DeInit */
 212:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(I2C1_EV_IRQn);
 449              		.loc 1 212 5 view .LVU102
 450 0028 1F20     		movs	r0, #31
 451 002a FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 452              	.LVL29:
 213:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(I2C1_ER_IRQn);
 453              		.loc 1 213 5 view .LVU103
 454 002e 2020     		movs	r0, #32
 455 0030 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 456              	.LVL30:
 214:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 1 */
 215:Core/Src/stm32f1xx_hal_msp.c **** 
 216:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 1 */
 217:Core/Src/stm32f1xx_hal_msp.c ****   }
 218:Core/Src/stm32f1xx_hal_msp.c **** 
 219:Core/Src/stm32f1xx_hal_msp.c **** }
 457              		.loc 1 219 1 is_stmt 0 view .LVU104
 458 0034 10BD     		pop	{r4, pc}
 459              	.L31:
 460 0036 00BF     		.align	2
 461              	.L30:
 462 0038 00540040 		.word	1073763328
 463 003c 00100240 		.word	1073876992
 464 0040 000C0140 		.word	1073810432
 465              		.cfi_endproc
 466              	.LFE69:
 468              		.text
 469              	.Letext0:
 470              		.file 2 "e:\\project\\program\\vscode\\tools\\gcc-arm-none-eabi-10.3-2021.10\\arm-none-eabi\\inclu
 471              		.file 3 "e:\\project\\program\\vscode\\tools\\gcc-arm-none-eabi-10.3-2021.10\\arm-none-eabi\\inclu
 472              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 473              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h"
 474              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 475              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 476              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 477              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_adc.h"
 478              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_i2c.h"
 479              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
ARM GAS  C:\Users\Chicken\AppData\Local\Temp\ccLyVJpL.s 			page 14


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f1xx_hal_msp.c
C:\Users\Chicken\AppData\Local\Temp\ccLyVJpL.s:18     .text.HAL_MspInit:00000000 $t
C:\Users\Chicken\AppData\Local\Temp\ccLyVJpL.s:24     .text.HAL_MspInit:00000000 HAL_MspInit
C:\Users\Chicken\AppData\Local\Temp\ccLyVJpL.s:91     .text.HAL_MspInit:0000003c $d
C:\Users\Chicken\AppData\Local\Temp\ccLyVJpL.s:97     .text.HAL_ADC_MspInit:00000000 $t
C:\Users\Chicken\AppData\Local\Temp\ccLyVJpL.s:103    .text.HAL_ADC_MspInit:00000000 HAL_ADC_MspInit
C:\Users\Chicken\AppData\Local\Temp\ccLyVJpL.s:206    .text.HAL_ADC_MspInit:00000068 $d
C:\Users\Chicken\AppData\Local\Temp\ccLyVJpL.s:212    .text.HAL_ADC_MspDeInit:00000000 $t
C:\Users\Chicken\AppData\Local\Temp\ccLyVJpL.s:218    .text.HAL_ADC_MspDeInit:00000000 HAL_ADC_MspDeInit
C:\Users\Chicken\AppData\Local\Temp\ccLyVJpL.s:265    .text.HAL_ADC_MspDeInit:00000028 $d
C:\Users\Chicken\AppData\Local\Temp\ccLyVJpL.s:272    .text.HAL_I2C_MspInit:00000000 $t
C:\Users\Chicken\AppData\Local\Temp\ccLyVJpL.s:278    .text.HAL_I2C_MspInit:00000000 HAL_I2C_MspInit
C:\Users\Chicken\AppData\Local\Temp\ccLyVJpL.s:396    .text.HAL_I2C_MspInit:00000078 $d
C:\Users\Chicken\AppData\Local\Temp\ccLyVJpL.s:403    .text.HAL_I2C_MspDeInit:00000000 $t
C:\Users\Chicken\AppData\Local\Temp\ccLyVJpL.s:409    .text.HAL_I2C_MspDeInit:00000000 HAL_I2C_MspDeInit
C:\Users\Chicken\AppData\Local\Temp\ccLyVJpL.s:462    .text.HAL_I2C_MspDeInit:00000038 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_DeInit
HAL_NVIC_DisableIRQ
