Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Wed Sep 24 22:40:41 2025
| Host         : mdxps15 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  13          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.506        0.000                      0                  118        0.167        0.000                      0                  118        4.500        0.000                       0                    79  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.506        0.000                      0                  118        0.167        0.000                      0                  118        4.500        0.000                       0                    79  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.506ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.506ns  (required time - arrival time)
  Source:                 uart_rx_0/clk_count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_0/byte_mem_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.018ns  (logic 0.856ns (21.303%)  route 3.162ns (78.697%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.626     5.147    uart_rx_0/CLK
    SLICE_X61Y31         FDRE                                         r  uart_rx_0/clk_count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  uart_rx_0/clk_count_reg[13]/Q
                         net (fo=6, routed)           1.112     6.715    uart_rx_0/clk_count[13]
    SLICE_X59Y29         LUT4 (Prop_lut4_I0_O)        0.124     6.839 f  uart_rx_0/byte_mem[7]_i_4/O
                         net (fo=3, routed)           0.816     7.655    uart_rx_0/byte_mem[7]_i_4_n_0
    SLICE_X59Y28         LUT6 (Prop_lut6_I2_O)        0.124     7.779 r  uart_rx_0/byte_idx[2]_i_2/O
                         net (fo=10, routed)          0.852     8.631    uart_rx_0/next_byte_idx
    SLICE_X61Y27         LUT4 (Prop_lut4_I1_O)        0.152     8.783 r  uart_rx_0/byte_mem[3]_i_1/O
                         net (fo=1, routed)           0.383     9.165    uart_rx_0/next_byte_mem[3]
    SLICE_X61Y27         FDRE                                         r  uart_rx_0/byte_mem_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.504    14.845    uart_rx_0/CLK
    SLICE_X61Y27         FDRE                                         r  uart_rx_0/byte_mem_reg[3]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X61Y27         FDRE (Setup_fdre_C_CE)      -0.413    14.671    uart_rx_0/byte_mem_reg[3]
  -------------------------------------------------------------------
                         required time                         14.671    
                         arrival time                          -9.165    
  -------------------------------------------------------------------
                         slack                                  5.506    

Slack (MET) :             5.551ns  (required time - arrival time)
  Source:                 uart_rx_0/clk_count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_0/byte_mem_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.219ns  (logic 0.828ns (19.625%)  route 3.391ns (80.375%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.626     5.147    uart_rx_0/CLK
    SLICE_X61Y31         FDRE                                         r  uart_rx_0/clk_count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  uart_rx_0/clk_count_reg[13]/Q
                         net (fo=6, routed)           1.112     6.715    uart_rx_0/clk_count[13]
    SLICE_X59Y29         LUT4 (Prop_lut4_I0_O)        0.124     6.839 f  uart_rx_0/byte_mem[7]_i_4/O
                         net (fo=3, routed)           0.816     7.655    uart_rx_0/byte_mem[7]_i_4_n_0
    SLICE_X59Y28         LUT6 (Prop_lut6_I2_O)        0.124     7.779 r  uart_rx_0/byte_idx[2]_i_2/O
                         net (fo=10, routed)          0.852     8.631    uart_rx_0/next_byte_idx
    SLICE_X61Y27         LUT4 (Prop_lut4_I3_O)        0.124     8.755 r  uart_rx_0/byte_mem[2]_i_1/O
                         net (fo=1, routed)           0.612     9.366    uart_rx_0/next_byte_mem[2]
    SLICE_X60Y29         FDRE                                         r  uart_rx_0/byte_mem_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.507    14.848    uart_rx_0/CLK
    SLICE_X60Y29         FDRE                                         r  uart_rx_0/byte_mem_reg[2]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y29         FDRE (Setup_fdre_C_CE)      -0.169    14.918    uart_rx_0/byte_mem_reg[2]
  -------------------------------------------------------------------
                         required time                         14.918    
                         arrival time                          -9.366    
  -------------------------------------------------------------------
                         slack                                  5.551    

Slack (MET) :             5.609ns  (required time - arrival time)
  Source:                 uart_rx_0/clk_count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_0/byte_mem_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.910ns  (logic 0.854ns (21.840%)  route 3.056ns (78.160%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.626     5.147    uart_rx_0/CLK
    SLICE_X61Y31         FDRE                                         r  uart_rx_0/clk_count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  uart_rx_0/clk_count_reg[13]/Q
                         net (fo=6, routed)           1.112     6.715    uart_rx_0/clk_count[13]
    SLICE_X59Y29         LUT4 (Prop_lut4_I0_O)        0.124     6.839 f  uart_rx_0/byte_mem[7]_i_4/O
                         net (fo=3, routed)           0.816     7.655    uart_rx_0/byte_mem[7]_i_4_n_0
    SLICE_X59Y28         LUT6 (Prop_lut6_I2_O)        0.124     7.779 r  uart_rx_0/byte_idx[2]_i_2/O
                         net (fo=10, routed)          0.630     8.409    uart_rx_0/next_byte_idx
    SLICE_X61Y27         LUT4 (Prop_lut4_I3_O)        0.150     8.559 r  uart_rx_0/byte_mem[1]_i_1/O
                         net (fo=1, routed)           0.499     9.058    uart_rx_0/next_byte_mem[1]
    SLICE_X62Y29         FDRE                                         r  uart_rx_0/byte_mem_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.508    14.849    uart_rx_0/CLK
    SLICE_X62Y29         FDRE                                         r  uart_rx_0/byte_mem_reg[1]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X62Y29         FDRE (Setup_fdre_C_CE)      -0.407    14.667    uart_rx_0/byte_mem_reg[1]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                          -9.058    
  -------------------------------------------------------------------
                         slack                                  5.609    

Slack (MET) :             5.630ns  (required time - arrival time)
  Source:                 uart_rx_0/clk_count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_0/byte_mem_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.923ns  (logic 0.824ns (21.002%)  route 3.099ns (78.998%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.626     5.147    uart_rx_0/CLK
    SLICE_X61Y31         FDRE                                         r  uart_rx_0/clk_count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  uart_rx_0/clk_count_reg[13]/Q
                         net (fo=6, routed)           1.112     6.715    uart_rx_0/clk_count[13]
    SLICE_X59Y29         LUT4 (Prop_lut4_I0_O)        0.124     6.839 f  uart_rx_0/byte_mem[7]_i_4/O
                         net (fo=3, routed)           0.816     7.655    uart_rx_0/byte_mem[7]_i_4_n_0
    SLICE_X59Y28         LUT6 (Prop_lut6_I2_O)        0.124     7.779 r  uart_rx_0/byte_idx[2]_i_2/O
                         net (fo=10, routed)          0.557     8.336    uart_rx_0/next_byte_idx
    SLICE_X61Y27         LUT4 (Prop_lut4_I3_O)        0.120     8.456 r  uart_rx_0/byte_mem[6]_i_1/O
                         net (fo=1, routed)           0.615     9.071    uart_rx_0/next_byte_mem[6]
    SLICE_X64Y28         FDRE                                         r  uart_rx_0/byte_mem_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.507    14.848    uart_rx_0/CLK
    SLICE_X64Y28         FDRE                                         r  uart_rx_0/byte_mem_reg[6]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X64Y28         FDRE (Setup_fdre_C_CE)      -0.372    14.701    uart_rx_0/byte_mem_reg[6]
  -------------------------------------------------------------------
                         required time                         14.701    
                         arrival time                          -9.071    
  -------------------------------------------------------------------
                         slack                                  5.630    

Slack (MET) :             5.913ns  (required time - arrival time)
  Source:                 uart_rx_0/clk_count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_0/byte_mem_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.857ns  (logic 0.828ns (21.470%)  route 3.029ns (78.530%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.626     5.147    uart_rx_0/CLK
    SLICE_X61Y31         FDRE                                         r  uart_rx_0/clk_count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  uart_rx_0/clk_count_reg[13]/Q
                         net (fo=6, routed)           1.112     6.715    uart_rx_0/clk_count[13]
    SLICE_X59Y29         LUT4 (Prop_lut4_I0_O)        0.124     6.839 f  uart_rx_0/byte_mem[7]_i_4/O
                         net (fo=3, routed)           0.816     7.655    uart_rx_0/byte_mem[7]_i_4_n_0
    SLICE_X59Y28         LUT6 (Prop_lut6_I2_O)        0.124     7.779 r  uart_rx_0/byte_idx[2]_i_2/O
                         net (fo=10, routed)          0.630     8.409    uart_rx_0/next_byte_idx
    SLICE_X61Y27         LUT4 (Prop_lut4_I3_O)        0.124     8.533 r  uart_rx_0/byte_mem[0]_i_1/O
                         net (fo=1, routed)           0.471     9.004    uart_rx_0/next_byte_mem[0]
    SLICE_X60Y28         FDRE                                         r  uart_rx_0/byte_mem_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.506    14.847    uart_rx_0/CLK
    SLICE_X60Y28         FDRE                                         r  uart_rx_0/byte_mem_reg[0]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X60Y28         FDRE (Setup_fdre_C_CE)      -0.169    14.917    uart_rx_0/byte_mem_reg[0]
  -------------------------------------------------------------------
                         required time                         14.917    
                         arrival time                          -9.004    
  -------------------------------------------------------------------
                         slack                                  5.913    

Slack (MET) :             5.930ns  (required time - arrival time)
  Source:                 uart2pkt_parser_0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart2pkt_parser_0/checksum_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.600ns  (logic 0.883ns (24.530%)  route 2.717ns (75.470%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.626     5.147    uart2pkt_parser_0/CLK
    SLICE_X64Y30         FDCE                                         r  uart2pkt_parser_0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDCE (Prop_fdce_C_Q)         0.518     5.665 f  uart2pkt_parser_0/FSM_sequential_state_reg[2]/Q
                         net (fo=33, routed)          1.022     6.688    uart2pkt_parser_0/state__0[2]
    SLICE_X62Y31         LUT2 (Prop_lut2_I1_O)        0.124     6.812 f  uart2pkt_parser_0/FSM_sequential_state[2]_i_4/O
                         net (fo=2, routed)           0.588     7.399    uart_rx_0/FSM_sequential_state_reg[2]_1
    SLICE_X62Y30         LUT6 (Prop_lut6_I1_O)        0.124     7.523 r  uart_rx_0/FSM_sequential_state[2]_i_3__0/O
                         net (fo=3, routed)           0.423     7.947    uart2pkt_parser_0/FSM_sequential_state_reg[2]_0
    SLICE_X64Y30         LUT5 (Prop_lut5_I0_O)        0.117     8.064 r  uart2pkt_parser_0/checksum[7]_i_1/O
                         net (fo=8, routed)           0.683     8.747    uart2pkt_parser_0/checksum[7]_i_1_n_0
    SLICE_X62Y31         FDCE                                         r  uart2pkt_parser_0/checksum_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.509    14.850    uart2pkt_parser_0/CLK
    SLICE_X62Y31         FDCE                                         r  uart2pkt_parser_0/checksum_reg[0]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X62Y31         FDCE (Setup_fdce_C_CE)      -0.412    14.677    uart2pkt_parser_0/checksum_reg[0]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                          -8.747    
  -------------------------------------------------------------------
                         slack                                  5.930    

Slack (MET) :             5.930ns  (required time - arrival time)
  Source:                 uart2pkt_parser_0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart2pkt_parser_0/checksum_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.600ns  (logic 0.883ns (24.530%)  route 2.717ns (75.470%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.626     5.147    uart2pkt_parser_0/CLK
    SLICE_X64Y30         FDCE                                         r  uart2pkt_parser_0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDCE (Prop_fdce_C_Q)         0.518     5.665 f  uart2pkt_parser_0/FSM_sequential_state_reg[2]/Q
                         net (fo=33, routed)          1.022     6.688    uart2pkt_parser_0/state__0[2]
    SLICE_X62Y31         LUT2 (Prop_lut2_I1_O)        0.124     6.812 f  uart2pkt_parser_0/FSM_sequential_state[2]_i_4/O
                         net (fo=2, routed)           0.588     7.399    uart_rx_0/FSM_sequential_state_reg[2]_1
    SLICE_X62Y30         LUT6 (Prop_lut6_I1_O)        0.124     7.523 r  uart_rx_0/FSM_sequential_state[2]_i_3__0/O
                         net (fo=3, routed)           0.423     7.947    uart2pkt_parser_0/FSM_sequential_state_reg[2]_0
    SLICE_X64Y30         LUT5 (Prop_lut5_I0_O)        0.117     8.064 r  uart2pkt_parser_0/checksum[7]_i_1/O
                         net (fo=8, routed)           0.683     8.747    uart2pkt_parser_0/checksum[7]_i_1_n_0
    SLICE_X62Y31         FDCE                                         r  uart2pkt_parser_0/checksum_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.509    14.850    uart2pkt_parser_0/CLK
    SLICE_X62Y31         FDCE                                         r  uart2pkt_parser_0/checksum_reg[1]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X62Y31         FDCE (Setup_fdce_C_CE)      -0.412    14.677    uart2pkt_parser_0/checksum_reg[1]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                          -8.747    
  -------------------------------------------------------------------
                         slack                                  5.930    

Slack (MET) :             5.930ns  (required time - arrival time)
  Source:                 uart2pkt_parser_0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart2pkt_parser_0/checksum_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.600ns  (logic 0.883ns (24.530%)  route 2.717ns (75.470%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.626     5.147    uart2pkt_parser_0/CLK
    SLICE_X64Y30         FDCE                                         r  uart2pkt_parser_0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDCE (Prop_fdce_C_Q)         0.518     5.665 f  uart2pkt_parser_0/FSM_sequential_state_reg[2]/Q
                         net (fo=33, routed)          1.022     6.688    uart2pkt_parser_0/state__0[2]
    SLICE_X62Y31         LUT2 (Prop_lut2_I1_O)        0.124     6.812 f  uart2pkt_parser_0/FSM_sequential_state[2]_i_4/O
                         net (fo=2, routed)           0.588     7.399    uart_rx_0/FSM_sequential_state_reg[2]_1
    SLICE_X62Y30         LUT6 (Prop_lut6_I1_O)        0.124     7.523 r  uart_rx_0/FSM_sequential_state[2]_i_3__0/O
                         net (fo=3, routed)           0.423     7.947    uart2pkt_parser_0/FSM_sequential_state_reg[2]_0
    SLICE_X64Y30         LUT5 (Prop_lut5_I0_O)        0.117     8.064 r  uart2pkt_parser_0/checksum[7]_i_1/O
                         net (fo=8, routed)           0.683     8.747    uart2pkt_parser_0/checksum[7]_i_1_n_0
    SLICE_X62Y31         FDCE                                         r  uart2pkt_parser_0/checksum_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.509    14.850    uart2pkt_parser_0/CLK
    SLICE_X62Y31         FDCE                                         r  uart2pkt_parser_0/checksum_reg[2]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X62Y31         FDCE (Setup_fdce_C_CE)      -0.412    14.677    uart2pkt_parser_0/checksum_reg[2]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                          -8.747    
  -------------------------------------------------------------------
                         slack                                  5.930    

Slack (MET) :             5.988ns  (required time - arrival time)
  Source:                 uart_rx_0/clk_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_0/clk_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.987ns  (logic 1.056ns (26.489%)  route 2.931ns (73.511%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.623     5.144    uart_rx_0/CLK
    SLICE_X61Y28         FDRE                                         r  uart_rx_0/clk_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y28         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  uart_rx_0/clk_count_reg[6]/Q
                         net (fo=3, routed)           1.011     6.612    uart_rx_0/clk_count[6]
    SLICE_X61Y29         LUT4 (Prop_lut4_I1_O)        0.124     6.736 r  uart_rx_0/byte_mem[7]_i_3/O
                         net (fo=5, routed)           0.961     7.697    uart_rx_0/byte_mem[7]_i_3_n_0
    SLICE_X59Y29         LUT5 (Prop_lut5_I4_O)        0.150     7.847 r  uart_rx_0/FSM_sequential_state[2]_i_3/O
                         net (fo=14, routed)          0.958     8.805    uart_rx_0/FSM_sequential_state[2]_i_3_n_0
    SLICE_X61Y30         LUT5 (Prop_lut5_I1_O)        0.326     9.131 r  uart_rx_0/clk_count[10]_i_1/O
                         net (fo=1, routed)           0.000     9.131    uart_rx_0/next_clk_count[10]
    SLICE_X61Y30         FDRE                                         r  uart_rx_0/clk_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.507    14.848    uart_rx_0/CLK
    SLICE_X61Y30         FDRE                                         r  uart_rx_0/clk_count_reg[10]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X61Y30         FDRE (Setup_fdre_C_D)        0.032    15.119    uart_rx_0/clk_count_reg[10]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                          -9.131    
  -------------------------------------------------------------------
                         slack                                  5.988    

Slack (MET) :             6.054ns  (required time - arrival time)
  Source:                 uart_rx_0/clk_count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_0/byte_mem_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.667ns  (logic 0.828ns (22.581%)  route 2.839ns (77.419%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.626     5.147    uart_rx_0/CLK
    SLICE_X61Y31         FDRE                                         r  uart_rx_0/clk_count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  uart_rx_0/clk_count_reg[13]/Q
                         net (fo=6, routed)           1.112     6.715    uart_rx_0/clk_count[13]
    SLICE_X59Y29         LUT4 (Prop_lut4_I0_O)        0.124     6.839 f  uart_rx_0/byte_mem[7]_i_4/O
                         net (fo=3, routed)           0.816     7.655    uart_rx_0/byte_mem[7]_i_4_n_0
    SLICE_X59Y28         LUT6 (Prop_lut6_I2_O)        0.124     7.779 r  uart_rx_0/byte_idx[2]_i_2/O
                         net (fo=10, routed)          0.557     8.336    uart_rx_0/next_byte_idx
    SLICE_X61Y27         LUT4 (Prop_lut4_I3_O)        0.124     8.460 r  uart_rx_0/byte_mem[4]_i_1/O
                         net (fo=1, routed)           0.354     8.814    uart_rx_0/next_byte_mem[4]
    SLICE_X62Y28         FDRE                                         r  uart_rx_0/byte_mem_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.507    14.848    uart_rx_0/CLK
    SLICE_X62Y28         FDRE                                         r  uart_rx_0/byte_mem_reg[4]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X62Y28         FDRE (Setup_fdre_C_CE)      -0.205    14.868    uart_rx_0/byte_mem_reg[4]
  -------------------------------------------------------------------
                         required time                         14.868    
                         arrival time                          -8.814    
  -------------------------------------------------------------------
                         slack                                  6.054    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 uart_rx_0/byte_mem_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart2pkt_parser_0/pd_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.189ns (65.896%)  route 0.098ns (34.104%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.586     1.469    uart_rx_0/CLK
    SLICE_X62Y29         FDRE                                         r  uart_rx_0/byte_mem_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  uart_rx_0/byte_mem_reg[1]/Q
                         net (fo=5, routed)           0.098     1.708    uart2pkt_parser_0/checksum_reg[7]_1[1]
    SLICE_X63Y29         LUT3 (Prop_lut3_I2_O)        0.048     1.756 r  uart2pkt_parser_0/pd[1]_i_1/O
                         net (fo=1, routed)           0.000     1.756    uart2pkt_parser_0/pd0_in[1]
    SLICE_X63Y29         FDCE                                         r  uart2pkt_parser_0/pd_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.855     1.982    uart2pkt_parser_0/CLK
    SLICE_X63Y29         FDCE                                         r  uart2pkt_parser_0/pd_reg[1]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X63Y29         FDCE (Hold_fdce_C_D)         0.107     1.589    uart2pkt_parser_0/pd_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 uart_rx_0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_0/r_o_rx_valid_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.591%)  route 0.089ns (32.409%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.586     1.469    uart_rx_0/CLK
    SLICE_X58Y30         FDRE                                         r  uart_rx_0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y30         FDRE (Prop_fdre_C_Q)         0.141     1.610 f  uart_rx_0/FSM_sequential_state_reg[2]/Q
                         net (fo=10, routed)          0.089     1.699    uart_rx_0/state[2]
    SLICE_X59Y30         LUT6 (Prop_lut6_I1_O)        0.045     1.744 r  uart_rx_0/r_o_rx_valid_i_1/O
                         net (fo=1, routed)           0.000     1.744    uart_rx_0/r_o_rx_valid_i_1_n_0
    SLICE_X59Y30         FDRE                                         r  uart_rx_0/r_o_rx_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.854     1.981    uart_rx_0/CLK
    SLICE_X59Y30         FDRE                                         r  uart_rx_0/r_o_rx_valid_reg/C
                         clock pessimism             -0.499     1.482    
    SLICE_X59Y30         FDRE (Hold_fdre_C_D)         0.091     1.573    uart_rx_0/r_o_rx_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 uart2pkt_parser_0/checksum_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart2pkt_parser_0/checksum_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.588     1.471    uart2pkt_parser_0/CLK
    SLICE_X63Y31         FDCE                                         r  uart2pkt_parser_0/checksum_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  uart2pkt_parser_0/checksum_reg[3]/Q
                         net (fo=2, routed)           0.114     1.726    uart2pkt_parser_0/Q[3]
    SLICE_X63Y31         LUT5 (Prop_lut5_I0_O)        0.045     1.771 r  uart2pkt_parser_0/checksum[3]_i_1/O
                         net (fo=1, routed)           0.000     1.771    uart2pkt_parser_0/checksum[3]
    SLICE_X63Y31         FDCE                                         r  uart2pkt_parser_0/checksum_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.857     1.984    uart2pkt_parser_0/CLK
    SLICE_X63Y31         FDCE                                         r  uart2pkt_parser_0/checksum_reg[3]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X63Y31         FDCE (Hold_fdce_C_D)         0.091     1.562    uart2pkt_parser_0/checksum_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 uart2pkt_parser_0/checksum_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart2pkt_parser_0/checksum_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.587     1.470    uart2pkt_parser_0/CLK
    SLICE_X63Y30         FDCE                                         r  uart2pkt_parser_0/checksum_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  uart2pkt_parser_0/checksum_reg[5]/Q
                         net (fo=2, routed)           0.114     1.725    uart2pkt_parser_0/Q[5]
    SLICE_X63Y30         LUT5 (Prop_lut5_I0_O)        0.045     1.770 r  uart2pkt_parser_0/checksum[5]_i_1/O
                         net (fo=1, routed)           0.000     1.770    uart2pkt_parser_0/checksum[5]
    SLICE_X63Y30         FDCE                                         r  uart2pkt_parser_0/checksum_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.856     1.983    uart2pkt_parser_0/CLK
    SLICE_X63Y30         FDCE                                         r  uart2pkt_parser_0/checksum_reg[5]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X63Y30         FDCE (Hold_fdce_C_D)         0.091     1.561    uart2pkt_parser_0/checksum_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 uart_rx_0/r_o_rx_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart2pkt_parser_0/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.891%)  route 0.211ns (53.109%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.586     1.469    uart_rx_0/CLK
    SLICE_X59Y30         FDRE                                         r  uart_rx_0/r_o_rx_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  uart_rx_0/r_o_rx_valid_reg/Q
                         net (fo=7, routed)           0.211     1.821    uart2pkt_parser_0/o_rx_valid
    SLICE_X64Y30         LUT6 (Prop_lut6_I3_O)        0.045     1.866 r  uart2pkt_parser_0/FSM_sequential_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.866    uart2pkt_parser_0/FSM_sequential_state[2]_i_1__0_n_0
    SLICE_X64Y30         FDCE                                         r  uart2pkt_parser_0/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.856     1.983    uart2pkt_parser_0/CLK
    SLICE_X64Y30         FDCE                                         r  uart2pkt_parser_0/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.478     1.505    
    SLICE_X64Y30         FDCE (Hold_fdce_C_D)         0.121     1.626    uart2pkt_parser_0/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 uart2pkt_parser_0/pd_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart2pkt_parser_0/pd_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.176%)  route 0.200ns (51.824%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.586     1.469    uart2pkt_parser_0/CLK
    SLICE_X63Y29         FDCE                                         r  uart2pkt_parser_0/pd_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  uart2pkt_parser_0/pd_reg[6]/Q
                         net (fo=2, routed)           0.200     1.810    uart2pkt_parser_0/i_num_bcd[6]
    SLICE_X64Y29         LUT3 (Prop_lut3_I2_O)        0.045     1.855 r  uart2pkt_parser_0/pd[14]_i_1/O
                         net (fo=1, routed)           0.000     1.855    uart2pkt_parser_0/pd0_in[14]
    SLICE_X64Y29         FDCE                                         r  uart2pkt_parser_0/pd_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.855     1.982    uart2pkt_parser_0/CLK
    SLICE_X64Y29         FDCE                                         r  uart2pkt_parser_0/pd_reg[14]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X64Y29         FDCE (Hold_fdce_C_D)         0.121     1.604    uart2pkt_parser_0/pd_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ssd_ctrl_0/refresh_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd_ctrl_0/refresh_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.583     1.466    ssd_ctrl_0/CLK
    SLICE_X63Y26         FDCE                                         r  ssd_ctrl_0/refresh_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  ssd_ctrl_0/refresh_counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.715    ssd_ctrl_0/refresh_counter_reg_n_0_[11]
    SLICE_X63Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.823 r  ssd_ctrl_0/refresh_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.823    ssd_ctrl_0/refresh_counter_reg[8]_i_1_n_4
    SLICE_X63Y26         FDCE                                         r  ssd_ctrl_0/refresh_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.851     1.978    ssd_ctrl_0/CLK
    SLICE_X63Y26         FDCE                                         r  ssd_ctrl_0/refresh_counter_reg[11]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X63Y26         FDCE (Hold_fdce_C_D)         0.105     1.571    ssd_ctrl_0/refresh_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ssd_ctrl_0/refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd_ctrl_0/refresh_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.585     1.468    ssd_ctrl_0/CLK
    SLICE_X63Y27         FDCE                                         r  ssd_ctrl_0/refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  ssd_ctrl_0/refresh_counter_reg[15]/Q
                         net (fo=1, routed)           0.108     1.717    ssd_ctrl_0/refresh_counter_reg_n_0_[15]
    SLICE_X63Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.825 r  ssd_ctrl_0/refresh_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.825    ssd_ctrl_0/refresh_counter_reg[12]_i_1_n_4
    SLICE_X63Y27         FDCE                                         r  ssd_ctrl_0/refresh_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.853     1.980    ssd_ctrl_0/CLK
    SLICE_X63Y27         FDCE                                         r  ssd_ctrl_0/refresh_counter_reg[15]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X63Y27         FDCE (Hold_fdce_C_D)         0.105     1.573    ssd_ctrl_0/refresh_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ssd_ctrl_0/refresh_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd_ctrl_0/refresh_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.582     1.465    ssd_ctrl_0/CLK
    SLICE_X63Y24         FDCE                                         r  ssd_ctrl_0/refresh_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  ssd_ctrl_0/refresh_counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.714    ssd_ctrl_0/refresh_counter_reg_n_0_[3]
    SLICE_X63Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.822 r  ssd_ctrl_0/refresh_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.822    ssd_ctrl_0/refresh_counter_reg[0]_i_1_n_4
    SLICE_X63Y24         FDCE                                         r  ssd_ctrl_0/refresh_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.850     1.977    ssd_ctrl_0/CLK
    SLICE_X63Y24         FDCE                                         r  ssd_ctrl_0/refresh_counter_reg[3]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X63Y24         FDCE (Hold_fdce_C_D)         0.105     1.570    ssd_ctrl_0/refresh_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ssd_ctrl_0/refresh_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd_ctrl_0/refresh_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.582     1.465    ssd_ctrl_0/CLK
    SLICE_X63Y25         FDCE                                         r  ssd_ctrl_0/refresh_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  ssd_ctrl_0/refresh_counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.714    ssd_ctrl_0/refresh_counter_reg_n_0_[7]
    SLICE_X63Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.822 r  ssd_ctrl_0/refresh_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.822    ssd_ctrl_0/refresh_counter_reg[4]_i_1_n_4
    SLICE_X63Y25         FDCE                                         r  ssd_ctrl_0/refresh_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.850     1.977    ssd_ctrl_0/CLK
    SLICE_X63Y25         FDCE                                         r  ssd_ctrl_0/refresh_counter_reg[7]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X63Y25         FDCE (Hold_fdce_C_D)         0.105     1.570    ssd_ctrl_0/refresh_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y24   ssd_ctrl_0/refresh_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y26   ssd_ctrl_0/refresh_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y26   ssd_ctrl_0/refresh_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y27   ssd_ctrl_0/refresh_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y27   ssd_ctrl_0/refresh_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y27   ssd_ctrl_0/refresh_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y27   ssd_ctrl_0/refresh_counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y28   ssd_ctrl_0/refresh_counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y28   ssd_ctrl_0/refresh_counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y24   ssd_ctrl_0/refresh_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y24   ssd_ctrl_0/refresh_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y26   ssd_ctrl_0/refresh_counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y26   ssd_ctrl_0/refresh_counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y26   ssd_ctrl_0/refresh_counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y26   ssd_ctrl_0/refresh_counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y27   ssd_ctrl_0/refresh_counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y27   ssd_ctrl_0/refresh_counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y27   ssd_ctrl_0/refresh_counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y27   ssd_ctrl_0/refresh_counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y24   ssd_ctrl_0/refresh_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y24   ssd_ctrl_0/refresh_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y26   ssd_ctrl_0/refresh_counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y26   ssd_ctrl_0/refresh_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y26   ssd_ctrl_0/refresh_counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y26   ssd_ctrl_0/refresh_counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y27   ssd_ctrl_0/refresh_counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y27   ssd_ctrl_0/refresh_counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y27   ssd_ctrl_0/refresh_counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y27   ssd_ctrl_0/refresh_counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart2pkt_parser_0/pd_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.899ns  (logic 4.579ns (51.460%)  route 4.320ns (48.540%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.625     5.146    uart2pkt_parser_0/CLK
    SLICE_X63Y29         FDCE                                         r  uart2pkt_parser_0/pd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDCE (Prop_fdce_C_Q)         0.419     5.565 r  uart2pkt_parser_0/pd_reg[3]/Q
                         net (fo=2, routed)           1.182     6.747    uart2pkt_parser_0/i_num_bcd[3]
    SLICE_X64Y29         LUT6 (Prop_lut6_I1_O)        0.296     7.043 r  uart2pkt_parser_0/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.047     8.090    uart2pkt_parser_0/ssd_ctrl_0/bcd_digit__31[3]
    SLICE_X64Y28         LUT4 (Prop_lut4_I2_O)        0.153     8.243 r  uart2pkt_parser_0/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.091    10.334    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.711    14.045 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.045    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart2pkt_parser_0/pd_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.782ns  (logic 4.370ns (49.765%)  route 4.412ns (50.235%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.625     5.146    uart2pkt_parser_0/CLK
    SLICE_X63Y29         FDCE                                         r  uart2pkt_parser_0/pd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDCE (Prop_fdce_C_Q)         0.419     5.565 r  uart2pkt_parser_0/pd_reg[3]/Q
                         net (fo=2, routed)           1.182     6.747    uart2pkt_parser_0/i_num_bcd[3]
    SLICE_X64Y29         LUT6 (Prop_lut6_I1_O)        0.296     7.043 r  uart2pkt_parser_0/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.066     8.109    uart2pkt_parser_0/ssd_ctrl_0/bcd_digit__31[3]
    SLICE_X64Y28         LUT4 (Prop_lut4_I0_O)        0.124     8.233 r  uart2pkt_parser_0/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.164    10.397    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    13.928 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.928    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart2pkt_parser_0/pd_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.748ns  (logic 4.625ns (52.867%)  route 4.123ns (47.133%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.625     5.146    uart2pkt_parser_0/CLK
    SLICE_X63Y29         FDCE                                         r  uart2pkt_parser_0/pd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDCE (Prop_fdce_C_Q)         0.419     5.565 r  uart2pkt_parser_0/pd_reg[3]/Q
                         net (fo=2, routed)           1.182     6.747    uart2pkt_parser_0/i_num_bcd[3]
    SLICE_X64Y29         LUT6 (Prop_lut6_I1_O)        0.296     7.043 r  uart2pkt_parser_0/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.896     7.939    uart2pkt_parser_0/ssd_ctrl_0/bcd_digit__31[3]
    SLICE_X64Y28         LUT4 (Prop_lut4_I0_O)        0.150     8.089 r  uart2pkt_parser_0/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.045    10.134    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.760    13.894 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.894    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart2pkt_parser_0/pd_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.535ns  (logic 4.359ns (51.069%)  route 4.176ns (48.931%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.625     5.146    uart2pkt_parser_0/CLK
    SLICE_X63Y29         FDCE                                         r  uart2pkt_parser_0/pd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDCE (Prop_fdce_C_Q)         0.419     5.565 f  uart2pkt_parser_0/pd_reg[3]/Q
                         net (fo=2, routed)           1.182     6.747    uart2pkt_parser_0/i_num_bcd[3]
    SLICE_X64Y29         LUT6 (Prop_lut6_I1_O)        0.296     7.043 f  uart2pkt_parser_0/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.047     8.090    uart2pkt_parser_0/ssd_ctrl_0/bcd_digit__31[3]
    SLICE_X64Y28         LUT4 (Prop_lut4_I1_O)        0.124     8.214 r  uart2pkt_parser_0/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.948    10.162    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    13.681 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.681    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart2pkt_parser_0/pd_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.412ns  (logic 4.578ns (54.416%)  route 3.835ns (45.584%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.625     5.146    uart2pkt_parser_0/CLK
    SLICE_X63Y29         FDCE                                         r  uart2pkt_parser_0/pd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDCE (Prop_fdce_C_Q)         0.419     5.565 r  uart2pkt_parser_0/pd_reg[3]/Q
                         net (fo=2, routed)           1.182     6.747    uart2pkt_parser_0/i_num_bcd[3]
    SLICE_X64Y29         LUT6 (Prop_lut6_I1_O)        0.296     7.043 r  uart2pkt_parser_0/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.898     7.941    uart2pkt_parser_0/ssd_ctrl_0/bcd_digit__31[3]
    SLICE_X64Y28         LUT4 (Prop_lut4_I2_O)        0.148     8.089 r  uart2pkt_parser_0/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.755     9.844    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.715    13.559 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.559    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart2pkt_parser_0/pd_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.338ns  (logic 4.368ns (52.388%)  route 3.970ns (47.612%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.625     5.146    uart2pkt_parser_0/CLK
    SLICE_X63Y29         FDCE                                         r  uart2pkt_parser_0/pd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDCE (Prop_fdce_C_Q)         0.419     5.565 r  uart2pkt_parser_0/pd_reg[3]/Q
                         net (fo=2, routed)           1.182     6.747    uart2pkt_parser_0/i_num_bcd[3]
    SLICE_X64Y29         LUT6 (Prop_lut6_I1_O)        0.296     7.043 r  uart2pkt_parser_0/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.898     7.941    uart2pkt_parser_0/ssd_ctrl_0/bcd_digit__31[3]
    SLICE_X64Y28         LUT4 (Prop_lut4_I3_O)        0.124     8.065 r  uart2pkt_parser_0/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.890     9.955    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    13.484 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.484    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart2pkt_parser_0/pd_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.211ns  (logic 4.374ns (53.275%)  route 3.836ns (46.725%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.625     5.146    uart2pkt_parser_0/CLK
    SLICE_X63Y29         FDCE                                         r  uart2pkt_parser_0/pd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDCE (Prop_fdce_C_Q)         0.419     5.565 r  uart2pkt_parser_0/pd_reg[3]/Q
                         net (fo=2, routed)           1.182     6.747    uart2pkt_parser_0/i_num_bcd[3]
    SLICE_X64Y29         LUT6 (Prop_lut6_I1_O)        0.296     7.043 r  uart2pkt_parser_0/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.896     7.939    uart2pkt_parser_0/ssd_ctrl_0/bcd_digit__31[3]
    SLICE_X64Y28         LUT4 (Prop_lut4_I3_O)        0.124     8.063 r  uart2pkt_parser_0/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.759     9.822    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    13.357 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.357    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_ctrl_0/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.236ns  (logic 4.326ns (59.786%)  route 2.910ns (40.214%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.624     5.145    ssd_ctrl_0/CLK
    SLICE_X63Y28         FDCE                                         r  ssd_ctrl_0/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDCE (Prop_fdce_C_Q)         0.456     5.601 r  ssd_ctrl_0/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           1.102     6.704    ssd_ctrl_0/digit_idx[0]
    SLICE_X65Y27         LUT2 (Prop_lut2_I0_O)        0.152     6.856 r  ssd_ctrl_0/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.808     8.663    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.718    12.382 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.382    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_ctrl_0/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.908ns  (logic 4.311ns (62.408%)  route 2.597ns (37.592%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.624     5.145    ssd_ctrl_0/CLK
    SLICE_X63Y28         FDCE                                         r  ssd_ctrl_0/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDCE (Prop_fdce_C_Q)         0.456     5.601 f  ssd_ctrl_0/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           0.880     6.482    ssd_ctrl_0/digit_idx[0]
    SLICE_X65Y27         LUT2 (Prop_lut2_I0_O)        0.150     6.632 r  ssd_ctrl_0/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.716     8.348    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705    12.053 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.053    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_ctrl_0/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.731ns  (logic 4.103ns (60.960%)  route 2.628ns (39.040%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.624     5.145    ssd_ctrl_0/CLK
    SLICE_X63Y28         FDCE                                         r  ssd_ctrl_0/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDCE (Prop_fdce_C_Q)         0.456     5.601 f  ssd_ctrl_0/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           1.102     6.704    ssd_ctrl_0/digit_idx[0]
    SLICE_X65Y27         LUT2 (Prop_lut2_I1_O)        0.124     6.828 r  ssd_ctrl_0/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.525     8.353    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    11.876 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.876    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ssd_ctrl_0/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.931ns  (logic 1.410ns (73.009%)  route 0.521ns (26.991%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.585     1.468    ssd_ctrl_0/CLK
    SLICE_X63Y28         FDCE                                         r  ssd_ctrl_0/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  ssd_ctrl_0/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           0.241     1.850    ssd_ctrl_0/digit_idx[1]
    SLICE_X65Y27         LUT2 (Prop_lut2_I0_O)        0.045     1.895 r  ssd_ctrl_0/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.280     2.175    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.399 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.399    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_ctrl_0/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.953ns  (logic 1.386ns (70.969%)  route 0.567ns (29.031%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.585     1.468    ssd_ctrl_0/CLK
    SLICE_X63Y28         FDCE                                         r  ssd_ctrl_0/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDCE (Prop_fdce_C_Q)         0.141     1.609 f  ssd_ctrl_0/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           0.240     1.849    ssd_ctrl_0/digit_idx[1]
    SLICE_X65Y27         LUT2 (Prop_lut2_I1_O)        0.045     1.894 r  ssd_ctrl_0/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.327     2.221    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.421 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.421    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_ctrl_0/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.053ns  (logic 1.455ns (70.861%)  route 0.598ns (29.139%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.585     1.468    ssd_ctrl_0/CLK
    SLICE_X63Y28         FDCE                                         r  ssd_ctrl_0/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDCE (Prop_fdce_C_Q)         0.141     1.609 f  ssd_ctrl_0/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           0.240     1.849    ssd_ctrl_0/digit_idx[1]
    SLICE_X65Y27         LUT2 (Prop_lut2_I1_O)        0.048     1.897 r  ssd_ctrl_0/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.358     2.255    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.266     3.522 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.522    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_ctrl_0/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.109ns  (logic 1.468ns (69.626%)  route 0.641ns (30.374%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.585     1.468    ssd_ctrl_0/CLK
    SLICE_X63Y28         FDCE                                         r  ssd_ctrl_0/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  ssd_ctrl_0/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           0.241     1.850    ssd_ctrl_0/digit_idx[1]
    SLICE_X65Y27         LUT2 (Prop_lut2_I1_O)        0.049     1.899 r  ssd_ctrl_0/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.400     2.299    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.278     3.577 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.577    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart2pkt_parser_0/pd_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.241ns  (logic 1.452ns (64.782%)  route 0.789ns (35.218%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.586     1.469    uart2pkt_parser_0/CLK
    SLICE_X65Y29         FDCE                                         r  uart2pkt_parser_0/pd_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  uart2pkt_parser_0/pd_reg[12]/Q
                         net (fo=1, routed)           0.109     1.720    uart2pkt_parser_0/i_num_bcd[12]
    SLICE_X65Y29         LUT6 (Prop_lut6_I2_O)        0.045     1.765 r  uart2pkt_parser_0/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.210     1.975    uart2pkt_parser_0/ssd_ctrl_0/bcd_digit__31[0]
    SLICE_X64Y28         LUT4 (Prop_lut4_I0_O)        0.045     2.020 r  uart2pkt_parser_0/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.470     2.489    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.710 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.710    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart2pkt_parser_0/pd_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.254ns  (logic 1.467ns (65.076%)  route 0.787ns (34.924%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.586     1.469    uart2pkt_parser_0/CLK
    SLICE_X65Y29         FDCE                                         r  uart2pkt_parser_0/pd_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDCE (Prop_fdce_C_Q)         0.141     1.610 f  uart2pkt_parser_0/pd_reg[12]/Q
                         net (fo=1, routed)           0.109     1.720    uart2pkt_parser_0/i_num_bcd[12]
    SLICE_X65Y29         LUT6 (Prop_lut6_I2_O)        0.045     1.765 f  uart2pkt_parser_0/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.283     2.048    uart2pkt_parser_0/ssd_ctrl_0/bcd_digit__31[0]
    SLICE_X64Y28         LUT4 (Prop_lut4_I2_O)        0.045     2.093 r  uart2pkt_parser_0/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.395     2.487    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.723 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.723    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart2pkt_parser_0/pd_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.298ns  (logic 1.510ns (65.688%)  route 0.789ns (34.312%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.586     1.469    uart2pkt_parser_0/CLK
    SLICE_X65Y29         FDCE                                         r  uart2pkt_parser_0/pd_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  uart2pkt_parser_0/pd_reg[12]/Q
                         net (fo=1, routed)           0.109     1.720    uart2pkt_parser_0/i_num_bcd[12]
    SLICE_X65Y29         LUT6 (Prop_lut6_I2_O)        0.045     1.765 r  uart2pkt_parser_0/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.284     2.049    uart2pkt_parser_0/ssd_ctrl_0/bcd_digit__31[0]
    SLICE_X64Y28         LUT4 (Prop_lut4_I1_O)        0.046     2.095 r  uart2pkt_parser_0/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.395     2.490    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.278     3.768 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.768    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart2pkt_parser_0/pd_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.300ns  (logic 1.461ns (63.528%)  route 0.839ns (36.472%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.586     1.469    uart2pkt_parser_0/CLK
    SLICE_X65Y29         FDCE                                         r  uart2pkt_parser_0/pd_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  uart2pkt_parser_0/pd_reg[12]/Q
                         net (fo=1, routed)           0.109     1.720    uart2pkt_parser_0/i_num_bcd[12]
    SLICE_X65Y29         LUT6 (Prop_lut6_I2_O)        0.045     1.765 r  uart2pkt_parser_0/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.284     2.049    uart2pkt_parser_0/ssd_ctrl_0/bcd_digit__31[0]
    SLICE_X64Y28         LUT4 (Prop_lut4_I2_O)        0.045     2.094 r  uart2pkt_parser_0/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.445     2.539    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.769 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.769    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart2pkt_parser_0/pd_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.338ns  (logic 1.463ns (62.588%)  route 0.875ns (37.412%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.586     1.469    uart2pkt_parser_0/CLK
    SLICE_X65Y29         FDCE                                         r  uart2pkt_parser_0/pd_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  uart2pkt_parser_0/pd_reg[12]/Q
                         net (fo=1, routed)           0.109     1.720    uart2pkt_parser_0/i_num_bcd[12]
    SLICE_X65Y29         LUT6 (Prop_lut6_I2_O)        0.045     1.765 r  uart2pkt_parser_0/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.194     1.959    uart2pkt_parser_0/ssd_ctrl_0/bcd_digit__31[0]
    SLICE_X64Y28         LUT4 (Prop_lut4_I2_O)        0.045     2.004 r  uart2pkt_parser_0/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.571     2.575    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.807 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.807    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart2pkt_parser_0/pd_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.356ns  (logic 1.509ns (64.027%)  route 0.848ns (35.973%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.586     1.469    uart2pkt_parser_0/CLK
    SLICE_X65Y29         FDCE                                         r  uart2pkt_parser_0/pd_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  uart2pkt_parser_0/pd_reg[12]/Q
                         net (fo=1, routed)           0.109     1.720    uart2pkt_parser_0/i_num_bcd[12]
    SLICE_X65Y29         LUT6 (Prop_lut6_I2_O)        0.045     1.765 r  uart2pkt_parser_0/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.210     1.975    uart2pkt_parser_0/ssd_ctrl_0/bcd_digit__31[0]
    SLICE_X64Y28         LUT4 (Prop_lut4_I1_O)        0.049     2.024 r  uart2pkt_parser_0/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.528     2.552    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.274     3.825 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.825    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            88 Endpoints
Min Delay            88 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uart_rx_0/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.758ns  (logic 1.704ns (21.966%)  route 6.054ns (78.034%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rx_IBUF_inst/O
                         net (fo=10, routed)          5.348     6.804    uart_rx_0/D[0]
    SLICE_X59Y30         LUT6 (Prop_lut6_I1_O)        0.124     6.928 r  uart_rx_0/FSM_sequential_state[1]_i_2/O
                         net (fo=1, routed)           0.706     7.634    uart_rx_0/FSM_sequential_state[1]_i_2_n_0
    SLICE_X58Y30         LUT6 (Prop_lut6_I1_O)        0.124     7.758 r  uart_rx_0/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     7.758    uart_rx_0/FSM_sequential_state[1]_i_1_n_0
    SLICE_X58Y30         FDRE                                         r  uart_rx_0/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.507     4.848    uart_rx_0/CLK
    SLICE_X58Y30         FDRE                                         r  uart_rx_0/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uart_rx_0/byte_mem_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.415ns  (logic 1.456ns (19.639%)  route 5.959ns (80.361%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rx_IBUF_inst/O
                         net (fo=10, routed)          5.959     7.415    uart_rx_0/D[0]
    SLICE_X60Y28         FDRE                                         r  uart_rx_0/byte_mem_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.506     4.847    uart_rx_0/CLK
    SLICE_X60Y28         FDRE                                         r  uart_rx_0/byte_mem_reg[0]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uart_rx_0/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.294ns  (logic 1.900ns (26.051%)  route 5.394ns (73.949%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rx_IBUF_inst/O
                         net (fo=10, routed)          4.958     6.414    uart_rx_0/D[0]
    SLICE_X58Y30         LUT4 (Prop_lut4_I0_O)        0.118     6.532 r  uart_rx_0/FSM_sequential_state[0]_i_2/O
                         net (fo=1, routed)           0.436     6.968    uart_rx_0/FSM_sequential_state[0]_i_2_n_0
    SLICE_X58Y30         LUT6 (Prop_lut6_I1_O)        0.326     7.294 r  uart_rx_0/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     7.294    uart_rx_0/FSM_sequential_state[0]_i_1_n_0
    SLICE_X58Y30         FDRE                                         r  uart_rx_0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.507     4.848    uart_rx_0/CLK
    SLICE_X58Y30         FDRE                                         r  uart_rx_0/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uart_rx_0/byte_mem_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.108ns  (logic 1.456ns (20.487%)  route 5.652ns (79.513%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rx_IBUF_inst/O
                         net (fo=10, routed)          5.652     7.108    uart_rx_0/D[0]
    SLICE_X61Y27         FDRE                                         r  uart_rx_0/byte_mem_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.504     4.845    uart_rx_0/CLK
    SLICE_X61Y27         FDRE                                         r  uart_rx_0/byte_mem_reg[3]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uart_rx_0/byte_mem_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.092ns  (logic 1.456ns (20.534%)  route 5.636ns (79.466%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rx_IBUF_inst/O
                         net (fo=10, routed)          5.636     7.092    uart_rx_0/D[0]
    SLICE_X62Y27         FDRE                                         r  uart_rx_0/byte_mem_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.505     4.846    uart_rx_0/CLK
    SLICE_X62Y27         FDRE                                         r  uart_rx_0/byte_mem_reg[5]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uart_rx_0/byte_mem_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.952ns  (logic 1.456ns (20.947%)  route 5.496ns (79.053%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rx_IBUF_inst/O
                         net (fo=10, routed)          5.496     6.952    uart_rx_0/D[0]
    SLICE_X62Y28         FDRE                                         r  uart_rx_0/byte_mem_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.507     4.848    uart_rx_0/CLK
    SLICE_X62Y28         FDRE                                         r  uart_rx_0/byte_mem_reg[4]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uart_rx_0/byte_mem_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.950ns  (logic 1.456ns (20.952%)  route 5.494ns (79.048%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rx_IBUF_inst/O
                         net (fo=10, routed)          5.494     6.950    uart_rx_0/D[0]
    SLICE_X60Y29         FDRE                                         r  uart_rx_0/byte_mem_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.507     4.848    uart_rx_0/CLK
    SLICE_X60Y29         FDRE                                         r  uart_rx_0/byte_mem_reg[2]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uart_rx_0/byte_mem_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.933ns  (logic 1.456ns (21.003%)  route 5.477ns (78.997%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rx_IBUF_inst/O
                         net (fo=10, routed)          5.477     6.933    uart_rx_0/D[0]
    SLICE_X64Y28         FDRE                                         r  uart_rx_0/byte_mem_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.507     4.848    uart_rx_0/CLK
    SLICE_X64Y28         FDRE                                         r  uart_rx_0/byte_mem_reg[6]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uart_rx_0/byte_mem_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.792ns  (logic 1.456ns (21.439%)  route 5.336ns (78.561%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rx_IBUF_inst/O
                         net (fo=10, routed)          5.336     6.792    uart_rx_0/D[0]
    SLICE_X62Y29         FDRE                                         r  uart_rx_0/byte_mem_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.508     4.849    uart_rx_0/CLK
    SLICE_X62Y29         FDRE                                         r  uart_rx_0/byte_mem_reg[1]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uart_rx_0/byte_mem_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.733ns  (logic 1.456ns (21.628%)  route 5.277ns (78.372%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rx_IBUF_inst/O
                         net (fo=10, routed)          5.277     6.733    uart_rx_0/D[0]
    SLICE_X60Y30         FDRE                                         r  uart_rx_0/byte_mem_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.507     4.848    uart_rx_0/CLK
    SLICE_X60Y30         FDRE                                         r  uart_rx_0/byte_mem_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ssd_ctrl_0/refresh_counter_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.728ns  (logic 0.221ns (12.789%)  route 1.507ns (87.211%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_IBUF_inst/O
                         net (fo=78, routed)          1.507     1.728    ssd_ctrl_0/AR[0]
    SLICE_X63Y27         FDCE                                         f  ssd_ctrl_0/refresh_counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.853     1.980    ssd_ctrl_0/CLK
    SLICE_X63Y27         FDCE                                         r  ssd_ctrl_0/refresh_counter_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ssd_ctrl_0/refresh_counter_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.728ns  (logic 0.221ns (12.789%)  route 1.507ns (87.211%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_IBUF_inst/O
                         net (fo=78, routed)          1.507     1.728    ssd_ctrl_0/AR[0]
    SLICE_X63Y27         FDCE                                         f  ssd_ctrl_0/refresh_counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.853     1.980    ssd_ctrl_0/CLK
    SLICE_X63Y27         FDCE                                         r  ssd_ctrl_0/refresh_counter_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ssd_ctrl_0/refresh_counter_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.728ns  (logic 0.221ns (12.789%)  route 1.507ns (87.211%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_IBUF_inst/O
                         net (fo=78, routed)          1.507     1.728    ssd_ctrl_0/AR[0]
    SLICE_X63Y27         FDCE                                         f  ssd_ctrl_0/refresh_counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.853     1.980    ssd_ctrl_0/CLK
    SLICE_X63Y27         FDCE                                         r  ssd_ctrl_0/refresh_counter_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ssd_ctrl_0/refresh_counter_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.728ns  (logic 0.221ns (12.789%)  route 1.507ns (87.211%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_IBUF_inst/O
                         net (fo=78, routed)          1.507     1.728    ssd_ctrl_0/AR[0]
    SLICE_X63Y27         FDCE                                         f  ssd_ctrl_0/refresh_counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.853     1.980    ssd_ctrl_0/CLK
    SLICE_X63Y27         FDCE                                         r  ssd_ctrl_0/refresh_counter_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_rx_0/byte_mem_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.732ns  (logic 0.221ns (12.757%)  route 1.511ns (87.243%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  rst_IBUF_inst/O
                         net (fo=78, routed)          1.511     1.732    uart_rx_0/AR[0]
    SLICE_X62Y27         FDRE                                         r  uart_rx_0/byte_mem_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.853     1.980    uart_rx_0/CLK
    SLICE_X62Y27         FDRE                                         r  uart_rx_0/byte_mem_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_rx_0/clk_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.766ns  (logic 0.221ns (12.510%)  route 1.545ns (87.490%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  rst_IBUF_inst/O
                         net (fo=78, routed)          1.545     1.766    uart_rx_0/AR[0]
    SLICE_X59Y28         FDRE                                         r  uart_rx_0/clk_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.852     1.979    uart_rx_0/CLK
    SLICE_X59Y28         FDRE                                         r  uart_rx_0/clk_count_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_rx_0/clk_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.771ns  (logic 0.221ns (12.479%)  route 1.550ns (87.521%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  rst_IBUF_inst/O
                         net (fo=78, routed)          1.550     1.771    uart_rx_0/AR[0]
    SLICE_X58Y28         FDRE                                         r  uart_rx_0/clk_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.852     1.979    uart_rx_0/CLK
    SLICE_X58Y28         FDRE                                         r  uart_rx_0/clk_count_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ssd_ctrl_0/refresh_counter_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.798ns  (logic 0.221ns (12.286%)  route 1.577ns (87.714%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_IBUF_inst/O
                         net (fo=78, routed)          1.577     1.798    ssd_ctrl_0/AR[0]
    SLICE_X63Y28         FDCE                                         f  ssd_ctrl_0/refresh_counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.854     1.981    ssd_ctrl_0/CLK
    SLICE_X63Y28         FDCE                                         r  ssd_ctrl_0/refresh_counter_reg[16]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ssd_ctrl_0/refresh_counter_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.798ns  (logic 0.221ns (12.286%)  route 1.577ns (87.714%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_IBUF_inst/O
                         net (fo=78, routed)          1.577     1.798    ssd_ctrl_0/AR[0]
    SLICE_X63Y28         FDCE                                         f  ssd_ctrl_0/refresh_counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.854     1.981    ssd_ctrl_0/CLK
    SLICE_X63Y28         FDCE                                         r  ssd_ctrl_0/refresh_counter_reg[17]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ssd_ctrl_0/refresh_counter_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.798ns  (logic 0.221ns (12.286%)  route 1.577ns (87.714%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_IBUF_inst/O
                         net (fo=78, routed)          1.577     1.798    ssd_ctrl_0/AR[0]
    SLICE_X63Y28         FDCE                                         f  ssd_ctrl_0/refresh_counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.854     1.981    ssd_ctrl_0/CLK
    SLICE_X63Y28         FDCE                                         r  ssd_ctrl_0/refresh_counter_reg[18]/C





