$date
	Mon Sep 11 16:00:54 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module day10_tb $end
$var wire 4 ! out [3:0] $end
$var reg 1 " clk $end
$var reg 4 # in [3:0] $end
$var reg 1 $ load $end
$var reg 1 % rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 4 & in [3:0] $end
$var wire 1 $ load $end
$var wire 1 % rst $end
$var reg 4 ' out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx '
bx &
1%
x$
bx #
0"
bx !
$end
#5
b0 !
b0 '
1"
#10
0"
b100 #
b100 &
1$
0%
#15
b100 !
b100 '
1"
#20
0"
0$
#25
b101 !
b101 '
1"
#30
0"
#35
b110 !
b110 '
1"
#40
0"
#45
b111 !
b111 '
1"
#50
0"
#55
b1000 !
b1000 '
1"
#60
0"
#65
b1001 !
b1001 '
1"
#70
0"
#75
b1010 !
b1010 '
1"
#80
0"
#85
b1011 !
b1011 '
1"
#90
0"
#95
b1100 !
b1100 '
1"
#100
0"
#105
b1101 !
b1101 '
1"
#110
0"
#115
b1110 !
b1110 '
1"
#120
0"
#125
b1111 !
b1111 '
1"
#130
0"
#135
b0 !
b0 '
1"
#140
0"
#145
b1 !
b1 '
1"
#150
0"
#155
b10 !
b10 '
1"
#160
0"
#165
b11 !
b11 '
1"
#170
0"
#175
b100 !
b100 '
1"
#180
0"
#185
b101 !
b101 '
1"
#190
0"
#195
b110 !
b110 '
1"
#200
0"
#205
b111 !
b111 '
1"
#210
0"
#215
b1000 !
b1000 '
1"
#220
0"
1$
