$date
	Fri Jun 17 16:59:51 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module hyperbolic_exp_cordic $end
$var wire 1 ! clk $end
$var wire 1 " in_valid $end
$var wire 1 # out_ready $end
$var wire 1 $ rstn $end
$var wire 16 % z0 [15:0] $end
$var reg 1 & in_ready $end
$var reg 5 ' iteration_no [4:0] $end
$var reg 1 ( out_valid $end
$var reg 1 ) state $end
$var reg 16 * w [15:0] $end
$var reg 16 + z [15:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx +
bx *
x)
x(
bx '
x&
bz %
z$
z#
z"
0!
$end
#1000
1!
#2000
0!
#3000
1!
#4000
0!
#5000
1!
#6000
0!
#7000
1!
#8000
0!
#9000
1!
#10000
0!
#11000
1!
#12000
0!
#13000
1!
#14000
0!
#15000
1!
#16000
0!
#17000
1!
#18000
0!
#19000
1!
#20001
