/* This file is autogenerated by scripts/decodetree.py.  */

typedef struct {
    int a;
    int b;
} arg_ab;

typedef struct {
    int a;
    int i;
} arg_ai;

typedef struct {
    int a;
    int d;
} arg_da;

typedef struct {
    int a;
    int b;
    int d;
} arg_dab;

typedef struct {
    int a;
    int d;
    int l;
} arg_dal;

typedef struct {
    int a;
    int b;
    int k;
} arg_decode13;

typedef struct {
    int d;
    int k;
} arg_decode14;

typedef struct {
    int d;
} arg_decode15;

typedef struct {
    int k;
} arg_decode5;

typedef struct {
} arg_decode6;

typedef struct {
    int n;
} arg_decode7;

typedef struct {
    int b;
} arg_decode8;

typedef struct {
    int a;
    int d;
    int i;
} arg_load;

typedef struct {
    int a;
    int d;
    int i;
} arg_rri;

typedef struct {
    int a;
    int d;
    int k;
} arg_rrk;

typedef struct {
    int a;
    int b;
    int i;
} arg_store;

typedef arg_decode5 arg_l_sys;
static bool trans_l_sys(DisasContext *ctx, arg_l_sys *a);
typedef arg_decode5 arg_l_trap;
static bool trans_l_trap(DisasContext *ctx, arg_l_trap *a);
typedef arg_decode6 arg_l_msync;
static bool trans_l_msync(DisasContext *ctx, arg_l_msync *a);
typedef arg_decode6 arg_l_psync;
static bool trans_l_psync(DisasContext *ctx, arg_l_psync *a);
typedef arg_decode6 arg_l_csync;
static bool trans_l_csync(DisasContext *ctx, arg_l_csync *a);
typedef arg_decode6 arg_l_rfe;
static bool trans_l_rfe(DisasContext *ctx, arg_l_rfe *a);
typedef arg_decode7 arg_l_j;
static bool trans_l_j(DisasContext *ctx, arg_l_j *a);
typedef arg_decode7 arg_l_jal;
static bool trans_l_jal(DisasContext *ctx, arg_l_jal *a);
typedef arg_decode7 arg_l_bnf;
static bool trans_l_bnf(DisasContext *ctx, arg_l_bnf *a);
typedef arg_decode7 arg_l_bf;
static bool trans_l_bf(DisasContext *ctx, arg_l_bf *a);
typedef arg_decode8 arg_l_jr;
static bool trans_l_jr(DisasContext *ctx, arg_l_jr *a);
typedef arg_decode8 arg_l_jalr;
static bool trans_l_jalr(DisasContext *ctx, arg_l_jalr *a);
typedef arg_load arg_l_lwa;
static bool trans_l_lwa(DisasContext *ctx, arg_l_lwa *a);
typedef arg_load arg_l_lwz;
static bool trans_l_lwz(DisasContext *ctx, arg_l_lwz *a);
typedef arg_load arg_l_lws;
static bool trans_l_lws(DisasContext *ctx, arg_l_lws *a);
typedef arg_load arg_l_lbz;
static bool trans_l_lbz(DisasContext *ctx, arg_l_lbz *a);
typedef arg_load arg_l_lbs;
static bool trans_l_lbs(DisasContext *ctx, arg_l_lbs *a);
typedef arg_load arg_l_lhz;
static bool trans_l_lhz(DisasContext *ctx, arg_l_lhz *a);
typedef arg_load arg_l_lhs;
static bool trans_l_lhs(DisasContext *ctx, arg_l_lhs *a);
typedef arg_store arg_l_swa;
static bool trans_l_swa(DisasContext *ctx, arg_l_swa *a);
typedef arg_store arg_l_sw;
static bool trans_l_sw(DisasContext *ctx, arg_l_sw *a);
typedef arg_store arg_l_sb;
static bool trans_l_sb(DisasContext *ctx, arg_l_sb *a);
typedef arg_store arg_l_sh;
static bool trans_l_sh(DisasContext *ctx, arg_l_sh *a);
typedef arg_decode5 arg_l_nop;
static bool trans_l_nop(DisasContext *ctx, arg_l_nop *a);
typedef arg_rri arg_l_addi;
static bool trans_l_addi(DisasContext *ctx, arg_l_addi *a);
typedef arg_rri arg_l_addic;
static bool trans_l_addic(DisasContext *ctx, arg_l_addic *a);
typedef arg_rrk arg_l_andi;
static bool trans_l_andi(DisasContext *ctx, arg_l_andi *a);
typedef arg_rrk arg_l_ori;
static bool trans_l_ori(DisasContext *ctx, arg_l_ori *a);
typedef arg_rri arg_l_xori;
static bool trans_l_xori(DisasContext *ctx, arg_l_xori *a);
typedef arg_rri arg_l_muli;
static bool trans_l_muli(DisasContext *ctx, arg_l_muli *a);
typedef arg_rrk arg_l_mfspr;
static bool trans_l_mfspr(DisasContext *ctx, arg_l_mfspr *a);
typedef arg_decode13 arg_l_mtspr;
static bool trans_l_mtspr(DisasContext *ctx, arg_l_mtspr *a);
typedef arg_ai arg_l_maci;
static bool trans_l_maci(DisasContext *ctx, arg_l_maci *a);
typedef arg_decode14 arg_l_movhi;
static bool trans_l_movhi(DisasContext *ctx, arg_l_movhi *a);
typedef arg_decode15 arg_l_macrc;
static bool trans_l_macrc(DisasContext *ctx, arg_l_macrc *a);
typedef arg_da arg_l_exths;
static bool trans_l_exths(DisasContext *ctx, arg_l_exths *a);
typedef arg_da arg_l_extbs;
static bool trans_l_extbs(DisasContext *ctx, arg_l_extbs *a);
typedef arg_da arg_l_exthz;
static bool trans_l_exthz(DisasContext *ctx, arg_l_exthz *a);
typedef arg_da arg_l_extbz;
static bool trans_l_extbz(DisasContext *ctx, arg_l_extbz *a);
typedef arg_dab arg_l_add;
static bool trans_l_add(DisasContext *ctx, arg_l_add *a);
typedef arg_dab arg_l_addc;
static bool trans_l_addc(DisasContext *ctx, arg_l_addc *a);
typedef arg_dab arg_l_sub;
static bool trans_l_sub(DisasContext *ctx, arg_l_sub *a);
typedef arg_dab arg_l_and;
static bool trans_l_and(DisasContext *ctx, arg_l_and *a);
typedef arg_dab arg_l_or;
static bool trans_l_or(DisasContext *ctx, arg_l_or *a);
typedef arg_dab arg_l_xor;
static bool trans_l_xor(DisasContext *ctx, arg_l_xor *a);
typedef arg_dab arg_l_cmov;
static bool trans_l_cmov(DisasContext *ctx, arg_l_cmov *a);
typedef arg_da arg_l_ff1;
static bool trans_l_ff1(DisasContext *ctx, arg_l_ff1 *a);
typedef arg_da arg_l_fl1;
static bool trans_l_fl1(DisasContext *ctx, arg_l_fl1 *a);
typedef arg_dab arg_l_sll;
static bool trans_l_sll(DisasContext *ctx, arg_l_sll *a);
typedef arg_dab arg_l_srl;
static bool trans_l_srl(DisasContext *ctx, arg_l_srl *a);
typedef arg_dab arg_l_sra;
static bool trans_l_sra(DisasContext *ctx, arg_l_sra *a);
typedef arg_dab arg_l_ror;
static bool trans_l_ror(DisasContext *ctx, arg_l_ror *a);
typedef arg_dab arg_l_mul;
static bool trans_l_mul(DisasContext *ctx, arg_l_mul *a);
typedef arg_dab arg_l_mulu;
static bool trans_l_mulu(DisasContext *ctx, arg_l_mulu *a);
typedef arg_dab arg_l_div;
static bool trans_l_div(DisasContext *ctx, arg_l_div *a);
typedef arg_dab arg_l_divu;
static bool trans_l_divu(DisasContext *ctx, arg_l_divu *a);
typedef arg_ab arg_l_muld;
static bool trans_l_muld(DisasContext *ctx, arg_l_muld *a);
typedef arg_ab arg_l_muldu;
static bool trans_l_muldu(DisasContext *ctx, arg_l_muldu *a);
typedef arg_ab arg_l_mac;
static bool trans_l_mac(DisasContext *ctx, arg_l_mac *a);
typedef arg_ab arg_l_macu;
static bool trans_l_macu(DisasContext *ctx, arg_l_macu *a);
typedef arg_ab arg_l_msb;
static bool trans_l_msb(DisasContext *ctx, arg_l_msb *a);
typedef arg_ab arg_l_msbu;
static bool trans_l_msbu(DisasContext *ctx, arg_l_msbu *a);
typedef arg_dal arg_l_slli;
static bool trans_l_slli(DisasContext *ctx, arg_l_slli *a);
typedef arg_dal arg_l_srli;
static bool trans_l_srli(DisasContext *ctx, arg_l_srli *a);
typedef arg_dal arg_l_srai;
static bool trans_l_srai(DisasContext *ctx, arg_l_srai *a);
typedef arg_dal arg_l_rori;
static bool trans_l_rori(DisasContext *ctx, arg_l_rori *a);
typedef arg_ab arg_l_sfeq;
static bool trans_l_sfeq(DisasContext *ctx, arg_l_sfeq *a);
typedef arg_ab arg_l_sfne;
static bool trans_l_sfne(DisasContext *ctx, arg_l_sfne *a);
typedef arg_ab arg_l_sfgtu;
static bool trans_l_sfgtu(DisasContext *ctx, arg_l_sfgtu *a);
typedef arg_ab arg_l_sfgeu;
static bool trans_l_sfgeu(DisasContext *ctx, arg_l_sfgeu *a);
typedef arg_ab arg_l_sfltu;
static bool trans_l_sfltu(DisasContext *ctx, arg_l_sfltu *a);
typedef arg_ab arg_l_sfleu;
static bool trans_l_sfleu(DisasContext *ctx, arg_l_sfleu *a);
typedef arg_ab arg_l_sfgts;
static bool trans_l_sfgts(DisasContext *ctx, arg_l_sfgts *a);
typedef arg_ab arg_l_sfges;
static bool trans_l_sfges(DisasContext *ctx, arg_l_sfges *a);
typedef arg_ab arg_l_sflts;
static bool trans_l_sflts(DisasContext *ctx, arg_l_sflts *a);
typedef arg_ab arg_l_sfles;
static bool trans_l_sfles(DisasContext *ctx, arg_l_sfles *a);
typedef arg_ai arg_l_sfeqi;
static bool trans_l_sfeqi(DisasContext *ctx, arg_l_sfeqi *a);
typedef arg_ai arg_l_sfnei;
static bool trans_l_sfnei(DisasContext *ctx, arg_l_sfnei *a);
typedef arg_ai arg_l_sfgtui;
static bool trans_l_sfgtui(DisasContext *ctx, arg_l_sfgtui *a);
typedef arg_ai arg_l_sfgeui;
static bool trans_l_sfgeui(DisasContext *ctx, arg_l_sfgeui *a);
typedef arg_ai arg_l_sfltui;
static bool trans_l_sfltui(DisasContext *ctx, arg_l_sfltui *a);
typedef arg_ai arg_l_sfleui;
static bool trans_l_sfleui(DisasContext *ctx, arg_l_sfleui *a);
typedef arg_ai arg_l_sfgtsi;
static bool trans_l_sfgtsi(DisasContext *ctx, arg_l_sfgtsi *a);
typedef arg_ai arg_l_sfgesi;
static bool trans_l_sfgesi(DisasContext *ctx, arg_l_sfgesi *a);
typedef arg_ai arg_l_sfltsi;
static bool trans_l_sfltsi(DisasContext *ctx, arg_l_sfltsi *a);
typedef arg_ai arg_l_sflesi;
static bool trans_l_sflesi(DisasContext *ctx, arg_l_sflesi *a);
typedef arg_dab arg_lf_add_s;
static bool trans_lf_add_s(DisasContext *ctx, arg_lf_add_s *a);
typedef arg_dab arg_lf_sub_s;
static bool trans_lf_sub_s(DisasContext *ctx, arg_lf_sub_s *a);
typedef arg_dab arg_lf_mul_s;
static bool trans_lf_mul_s(DisasContext *ctx, arg_lf_mul_s *a);
typedef arg_dab arg_lf_div_s;
static bool trans_lf_div_s(DisasContext *ctx, arg_lf_div_s *a);
typedef arg_dab arg_lf_rem_s;
static bool trans_lf_rem_s(DisasContext *ctx, arg_lf_rem_s *a);
typedef arg_dab arg_lf_madd_s;
static bool trans_lf_madd_s(DisasContext *ctx, arg_lf_madd_s *a);
typedef arg_da arg_lf_itof_s;
static bool trans_lf_itof_s(DisasContext *ctx, arg_lf_itof_s *a);
typedef arg_da arg_lf_ftoi_s;
static bool trans_lf_ftoi_s(DisasContext *ctx, arg_lf_ftoi_s *a);
typedef arg_ab arg_lf_sfeq_s;
static bool trans_lf_sfeq_s(DisasContext *ctx, arg_lf_sfeq_s *a);
typedef arg_ab arg_lf_sfne_s;
static bool trans_lf_sfne_s(DisasContext *ctx, arg_lf_sfne_s *a);
typedef arg_ab arg_lf_sfgt_s;
static bool trans_lf_sfgt_s(DisasContext *ctx, arg_lf_sfgt_s *a);
typedef arg_ab arg_lf_sfge_s;
static bool trans_lf_sfge_s(DisasContext *ctx, arg_lf_sfge_s *a);
typedef arg_ab arg_lf_sflt_s;
static bool trans_lf_sflt_s(DisasContext *ctx, arg_lf_sflt_s *a);
typedef arg_ab arg_lf_sfle_s;
static bool trans_lf_sfle_s(DisasContext *ctx, arg_lf_sfle_s *a);

static void decode_extract_decode_Fmt_0(DisasContext *ctx, arg_decode5 *a, uint32_t insn)
{
    a->k = extract32(insn, 0, 16);
}

static void decode_extract_decode_Fmt_1(DisasContext *ctx, arg_decode6 *a, uint32_t insn)
{
}

static void decode_extract_decode_Fmt_10(DisasContext *ctx, arg_decode14 *a, uint32_t insn)
{
    a->d = extract32(insn, 21, 5);
    a->k = extract32(insn, 0, 16);
}

static void decode_extract_decode_Fmt_11(DisasContext *ctx, arg_decode15 *a, uint32_t insn)
{
    a->d = extract32(insn, 21, 5);
}

static void decode_extract_decode_Fmt_12(DisasContext *ctx, arg_da *a, uint32_t insn)
{
    a->d = extract32(insn, 21, 5);
    a->a = extract32(insn, 16, 5);
}

static void decode_extract_decode_Fmt_13(DisasContext *ctx, arg_dab *a, uint32_t insn)
{
    a->d = extract32(insn, 21, 5);
    a->a = extract32(insn, 16, 5);
    a->b = extract32(insn, 11, 5);
}

static void decode_extract_decode_Fmt_14(DisasContext *ctx, arg_ab *a, uint32_t insn)
{
    a->a = extract32(insn, 16, 5);
    a->b = extract32(insn, 11, 5);
}

static void decode_extract_decode_Fmt_15(DisasContext *ctx, arg_dal *a, uint32_t insn)
{
    a->l = extract32(insn, 0, 6);
    a->d = extract32(insn, 21, 5);
    a->a = extract32(insn, 16, 5);
}

static void decode_extract_decode_Fmt_2(DisasContext *ctx, arg_decode7 *a, uint32_t insn)
{
    a->n = sextract32(insn, 0, 26);
}

static void decode_extract_decode_Fmt_3(DisasContext *ctx, arg_decode8 *a, uint32_t insn)
{
    a->b = extract32(insn, 11, 5);
}

static void decode_extract_decode_Fmt_8(DisasContext *ctx, arg_decode13 *a, uint32_t insn)
{
    a->a = extract32(insn, 16, 5);
    a->k = deposit32(extract32(insn, 0, 11), 11, 21, extract32(insn, 21, 5));
    a->b = extract32(insn, 11, 5);
}

static void decode_extract_decode_Fmt_9(DisasContext *ctx, arg_ai *a, uint32_t insn)
{
    a->i = sextract32(insn, 0, 16);
    a->a = extract32(insn, 16, 5);
}

static void decode_extract_load(DisasContext *ctx, arg_load *a, uint32_t insn)
{
    a->i = sextract32(insn, 0, 16);
    a->d = extract32(insn, 21, 5);
    a->a = extract32(insn, 16, 5);
}

static void decode_extract_rri(DisasContext *ctx, arg_rri *a, uint32_t insn)
{
    a->i = sextract32(insn, 0, 16);
    a->d = extract32(insn, 21, 5);
    a->a = extract32(insn, 16, 5);
}

static void decode_extract_rrk(DisasContext *ctx, arg_rrk *a, uint32_t insn)
{
    a->d = extract32(insn, 21, 5);
    a->a = extract32(insn, 16, 5);
    a->k = extract32(insn, 0, 16);
}

static void decode_extract_store(DisasContext *ctx, arg_store *a, uint32_t insn)
{
    a->i = deposit32(extract32(insn, 0, 11), 11, 21, sextract32(insn, 21, 5));
    a->a = extract32(insn, 16, 5);
    a->b = extract32(insn, 11, 5);
}

static bool decode(DisasContext *ctx, uint32_t insn)
{
    union {
        arg_ab f_ab;
        arg_ai f_ai;
        arg_da f_da;
        arg_dab f_dab;
        arg_dal f_dal;
        arg_decode13 f_decode13;
        arg_decode14 f_decode14;
        arg_decode15 f_decode15;
        arg_decode5 f_decode5;
        arg_decode6 f_decode6;
        arg_decode7 f_decode7;
        arg_decode8 f_decode8;
        arg_load f_load;
        arg_rri f_rri;
        arg_rrk f_rrk;
        arg_store f_store;
    } u;

    switch ((insn >> 26) & 0x3f) {
    case 0x0:
        /* 000000.. ........ ........ ........ */
        /* /home/prathamesh/Documents/vm-live-templating/qemu-4.1.0/target/openrisc/insns.decode:42 */
        decode_extract_decode_Fmt_2(ctx, &u.f_decode7, insn);
        if (trans_l_j(ctx, &u.f_decode7)) return true;
        return false;
    case 0x1:
        /* 000001.. ........ ........ ........ */
        /* /home/prathamesh/Documents/vm-live-templating/qemu-4.1.0/target/openrisc/insns.decode:43 */
        decode_extract_decode_Fmt_2(ctx, &u.f_decode7, insn);
        if (trans_l_jal(ctx, &u.f_decode7)) return true;
        return false;
    case 0x3:
        /* 000011.. ........ ........ ........ */
        /* /home/prathamesh/Documents/vm-live-templating/qemu-4.1.0/target/openrisc/insns.decode:44 */
        decode_extract_decode_Fmt_2(ctx, &u.f_decode7, insn);
        if (trans_l_bnf(ctx, &u.f_decode7)) return true;
        return false;
    case 0x4:
        /* 000100.. ........ ........ ........ */
        /* /home/prathamesh/Documents/vm-live-templating/qemu-4.1.0/target/openrisc/insns.decode:45 */
        decode_extract_decode_Fmt_2(ctx, &u.f_decode7, insn);
        if (trans_l_bf(ctx, &u.f_decode7)) return true;
        return false;
    case 0x5:
        /* 000101.. ........ ........ ........ */
        decode_extract_decode_Fmt_0(ctx, &u.f_decode5, insn);
        switch ((insn >> 24) & 0x3) {
        case 0x1:
            /* 00010101 ........ ........ ........ */
            /* /home/prathamesh/Documents/vm-live-templating/qemu-4.1.0/target/openrisc/insns.decode:85 */
            if (trans_l_nop(ctx, &u.f_decode5)) return true;
            return false;
        }
        return false;
    case 0x6:
        /* 000110.. ........ ........ ........ */
        switch ((insn >> 16) & 0x1) {
        case 0x0:
            /* 000110.. .......0 ........ ........ */
            /* /home/prathamesh/Documents/vm-live-templating/qemu-4.1.0/target/openrisc/insns.decode:99 */
            decode_extract_decode_Fmt_10(ctx, &u.f_decode14, insn);
            if (trans_l_movhi(ctx, &u.f_decode14)) return true;
            return false;
        case 0x1:
            /* 000110.. .......1 ........ ........ */
            decode_extract_decode_Fmt_11(ctx, &u.f_decode15, insn);
            switch (insn & 0x0000ffff) {
            case 0x00000000:
                /* 000110.. .......1 00000000 00000000 */
                /* /home/prathamesh/Documents/vm-live-templating/qemu-4.1.0/target/openrisc/insns.decode:100 */
                if (trans_l_macrc(ctx, &u.f_decode15)) return true;
                return false;
            }
            return false;
        }
        return false;
    case 0x8:
        /* 001000.. ........ ........ ........ */
        switch ((insn >> 16) & 0x3ff) {
        case 0x0:
            /* 00100000 00000000 ........ ........ */
            /* /home/prathamesh/Documents/vm-live-templating/qemu-4.1.0/target/openrisc/insns.decode:30 */
            decode_extract_decode_Fmt_0(ctx, &u.f_decode5, insn);
            if (trans_l_sys(ctx, &u.f_decode5)) return true;
            return false;
        case 0x100:
            /* 00100001 00000000 ........ ........ */
            /* /home/prathamesh/Documents/vm-live-templating/qemu-4.1.0/target/openrisc/insns.decode:31 */
            decode_extract_decode_Fmt_0(ctx, &u.f_decode5, insn);
            if (trans_l_trap(ctx, &u.f_decode5)) return true;
            return false;
        case 0x200:
            /* 00100010 00000000 ........ ........ */
            decode_extract_decode_Fmt_1(ctx, &u.f_decode6, insn);
            switch (insn & 0x0000ffff) {
            case 0x00000000:
                /* 00100010 00000000 00000000 00000000 */
                /* /home/prathamesh/Documents/vm-live-templating/qemu-4.1.0/target/openrisc/insns.decode:32 */
                if (trans_l_msync(ctx, &u.f_decode6)) return true;
                return false;
            }
            return false;
        case 0x280:
            /* 00100010 10000000 ........ ........ */
            decode_extract_decode_Fmt_1(ctx, &u.f_decode6, insn);
            switch (insn & 0x0000ffff) {
            case 0x00000000:
                /* 00100010 10000000 00000000 00000000 */
                /* /home/prathamesh/Documents/vm-live-templating/qemu-4.1.0/target/openrisc/insns.decode:33 */
                if (trans_l_psync(ctx, &u.f_decode6)) return true;
                return false;
            }
            return false;
        case 0x300:
            /* 00100011 00000000 ........ ........ */
            decode_extract_decode_Fmt_1(ctx, &u.f_decode6, insn);
            switch (insn & 0x0000ffff) {
            case 0x00000000:
                /* 00100011 00000000 00000000 00000000 */
                /* /home/prathamesh/Documents/vm-live-templating/qemu-4.1.0/target/openrisc/insns.decode:34 */
                if (trans_l_csync(ctx, &u.f_decode6)) return true;
                return false;
            }
            return false;
        }
        return false;
    case 0x9:
        /* 001001.. ........ ........ ........ */
        /* /home/prathamesh/Documents/vm-live-templating/qemu-4.1.0/target/openrisc/insns.decode:36 */
        decode_extract_decode_Fmt_1(ctx, &u.f_decode6, insn);
        if (trans_l_rfe(ctx, &u.f_decode6)) return true;
        return false;
    case 0x11:
        /* 010001.. ........ ........ ........ */
        /* /home/prathamesh/Documents/vm-live-templating/qemu-4.1.0/target/openrisc/insns.decode:47 */
        decode_extract_decode_Fmt_3(ctx, &u.f_decode8, insn);
        if (trans_l_jr(ctx, &u.f_decode8)) return true;
        return false;
    case 0x12:
        /* 010010.. ........ ........ ........ */
        /* /home/prathamesh/Documents/vm-live-templating/qemu-4.1.0/target/openrisc/insns.decode:48 */
        decode_extract_decode_Fmt_3(ctx, &u.f_decode8, insn);
        if (trans_l_jalr(ctx, &u.f_decode8)) return true;
        return false;
    case 0x13:
        /* 010011.. ........ ........ ........ */
        /* /home/prathamesh/Documents/vm-live-templating/qemu-4.1.0/target/openrisc/insns.decode:97 */
        decode_extract_decode_Fmt_9(ctx, &u.f_ai, insn);
        if (trans_l_maci(ctx, &u.f_ai)) return true;
        return false;
    case 0x1b:
        /* 011011.. ........ ........ ........ */
        /* /home/prathamesh/Documents/vm-live-templating/qemu-4.1.0/target/openrisc/insns.decode:61 */
        decode_extract_load(ctx, &u.f_load, insn);
        if (trans_l_lwa(ctx, &u.f_load)) return true;
        return false;
    case 0x21:
        /* 100001.. ........ ........ ........ */
        /* /home/prathamesh/Documents/vm-live-templating/qemu-4.1.0/target/openrisc/insns.decode:62 */
        decode_extract_load(ctx, &u.f_load, insn);
        if (trans_l_lwz(ctx, &u.f_load)) return true;
        return false;
    case 0x22:
        /* 100010.. ........ ........ ........ */
        /* /home/prathamesh/Documents/vm-live-templating/qemu-4.1.0/target/openrisc/insns.decode:63 */
        decode_extract_load(ctx, &u.f_load, insn);
        if (trans_l_lws(ctx, &u.f_load)) return true;
        return false;
    case 0x23:
        /* 100011.. ........ ........ ........ */
        /* /home/prathamesh/Documents/vm-live-templating/qemu-4.1.0/target/openrisc/insns.decode:64 */
        decode_extract_load(ctx, &u.f_load, insn);
        if (trans_l_lbz(ctx, &u.f_load)) return true;
        return false;
    case 0x24:
        /* 100100.. ........ ........ ........ */
        /* /home/prathamesh/Documents/vm-live-templating/qemu-4.1.0/target/openrisc/insns.decode:65 */
        decode_extract_load(ctx, &u.f_load, insn);
        if (trans_l_lbs(ctx, &u.f_load)) return true;
        return false;
    case 0x25:
        /* 100101.. ........ ........ ........ */
        /* /home/prathamesh/Documents/vm-live-templating/qemu-4.1.0/target/openrisc/insns.decode:66 */
        decode_extract_load(ctx, &u.f_load, insn);
        if (trans_l_lhz(ctx, &u.f_load)) return true;
        return false;
    case 0x26:
        /* 100110.. ........ ........ ........ */
        /* /home/prathamesh/Documents/vm-live-templating/qemu-4.1.0/target/openrisc/insns.decode:67 */
        decode_extract_load(ctx, &u.f_load, insn);
        if (trans_l_lhs(ctx, &u.f_load)) return true;
        return false;
    case 0x27:
        /* 100111.. ........ ........ ........ */
        /* /home/prathamesh/Documents/vm-live-templating/qemu-4.1.0/target/openrisc/insns.decode:87 */
        decode_extract_rri(ctx, &u.f_rri, insn);
        if (trans_l_addi(ctx, &u.f_rri)) return true;
        return false;
    case 0x28:
        /* 101000.. ........ ........ ........ */
        /* /home/prathamesh/Documents/vm-live-templating/qemu-4.1.0/target/openrisc/insns.decode:88 */
        decode_extract_rri(ctx, &u.f_rri, insn);
        if (trans_l_addic(ctx, &u.f_rri)) return true;
        return false;
    case 0x29:
        /* 101001.. ........ ........ ........ */
        /* /home/prathamesh/Documents/vm-live-templating/qemu-4.1.0/target/openrisc/insns.decode:89 */
        decode_extract_rrk(ctx, &u.f_rrk, insn);
        if (trans_l_andi(ctx, &u.f_rrk)) return true;
        return false;
    case 0x2a:
        /* 101010.. ........ ........ ........ */
        /* /home/prathamesh/Documents/vm-live-templating/qemu-4.1.0/target/openrisc/insns.decode:90 */
        decode_extract_rrk(ctx, &u.f_rrk, insn);
        if (trans_l_ori(ctx, &u.f_rrk)) return true;
        return false;
    case 0x2b:
        /* 101011.. ........ ........ ........ */
        /* /home/prathamesh/Documents/vm-live-templating/qemu-4.1.0/target/openrisc/insns.decode:91 */
        decode_extract_rri(ctx, &u.f_rri, insn);
        if (trans_l_xori(ctx, &u.f_rri)) return true;
        return false;
    case 0x2c:
        /* 101100.. ........ ........ ........ */
        /* /home/prathamesh/Documents/vm-live-templating/qemu-4.1.0/target/openrisc/insns.decode:92 */
        decode_extract_rri(ctx, &u.f_rri, insn);
        if (trans_l_muli(ctx, &u.f_rri)) return true;
        return false;
    case 0x2d:
        /* 101101.. ........ ........ ........ */
        /* /home/prathamesh/Documents/vm-live-templating/qemu-4.1.0/target/openrisc/insns.decode:94 */
        decode_extract_rrk(ctx, &u.f_rrk, insn);
        if (trans_l_mfspr(ctx, &u.f_rrk)) return true;
        return false;
    case 0x2e:
        /* 101110.. ........ ........ ........ */
        decode_extract_decode_Fmt_15(ctx, &u.f_dal, insn);
        switch ((insn >> 6) & 0x3) {
        case 0x0:
            /* 101110.. ........ ........ 00...... */
            /* /home/prathamesh/Documents/vm-live-templating/qemu-4.1.0/target/openrisc/insns.decode:139 */
            if (trans_l_slli(ctx, &u.f_dal)) return true;
            return false;
        case 0x1:
            /* 101110.. ........ ........ 01...... */
            /* /home/prathamesh/Documents/vm-live-templating/qemu-4.1.0/target/openrisc/insns.decode:140 */
            if (trans_l_srli(ctx, &u.f_dal)) return true;
            return false;
        case 0x2:
            /* 101110.. ........ ........ 10...... */
            /* /home/prathamesh/Documents/vm-live-templating/qemu-4.1.0/target/openrisc/insns.decode:141 */
            if (trans_l_srai(ctx, &u.f_dal)) return true;
            return false;
        case 0x3:
            /* 101110.. ........ ........ 11...... */
            /* /home/prathamesh/Documents/vm-live-templating/qemu-4.1.0/target/openrisc/insns.decode:142 */
            if (trans_l_rori(ctx, &u.f_dal)) return true;
            return false;
        }
        return false;
    case 0x2f:
        /* 101111.. ........ ........ ........ */
        decode_extract_decode_Fmt_9(ctx, &u.f_ai, insn);
        switch ((insn >> 21) & 0x1f) {
        case 0x0:
            /* 10111100 000..... ........ ........ */
            /* /home/prathamesh/Documents/vm-live-templating/qemu-4.1.0/target/openrisc/insns.decode:159 */
            if (trans_l_sfeqi(ctx, &u.f_ai)) return true;
            return false;
        case 0x1:
            /* 10111100 001..... ........ ........ */
            /* /home/prathamesh/Documents/vm-live-templating/qemu-4.1.0/target/openrisc/insns.decode:160 */
            if (trans_l_sfnei(ctx, &u.f_ai)) return true;
            return false;
        case 0x2:
            /* 10111100 010..... ........ ........ */
            /* /home/prathamesh/Documents/vm-live-templating/qemu-4.1.0/target/openrisc/insns.decode:161 */
            if (trans_l_sfgtui(ctx, &u.f_ai)) return true;
            return false;
        case 0x3:
            /* 10111100 011..... ........ ........ */
            /* /home/prathamesh/Documents/vm-live-templating/qemu-4.1.0/target/openrisc/insns.decode:162 */
            if (trans_l_sfgeui(ctx, &u.f_ai)) return true;
            return false;
        case 0x4:
            /* 10111100 100..... ........ ........ */
            /* /home/prathamesh/Documents/vm-live-templating/qemu-4.1.0/target/openrisc/insns.decode:163 */
            if (trans_l_sfltui(ctx, &u.f_ai)) return true;
            return false;
        case 0x5:
            /* 10111100 101..... ........ ........ */
            /* /home/prathamesh/Documents/vm-live-templating/qemu-4.1.0/target/openrisc/insns.decode:164 */
            if (trans_l_sfleui(ctx, &u.f_ai)) return true;
            return false;
        case 0xa:
            /* 10111101 010..... ........ ........ */
            /* /home/prathamesh/Documents/vm-live-templating/qemu-4.1.0/target/openrisc/insns.decode:165 */
            if (trans_l_sfgtsi(ctx, &u.f_ai)) return true;
            return false;
        case 0xb:
            /* 10111101 011..... ........ ........ */
            /* /home/prathamesh/Documents/vm-live-templating/qemu-4.1.0/target/openrisc/insns.decode:166 */
            if (trans_l_sfgesi(ctx, &u.f_ai)) return true;
            return false;
        case 0xc:
            /* 10111101 100..... ........ ........ */
            /* /home/prathamesh/Documents/vm-live-templating/qemu-4.1.0/target/openrisc/insns.decode:167 */
            if (trans_l_sfltsi(ctx, &u.f_ai)) return true;
            return false;
        case 0xd:
            /* 10111101 101..... ........ ........ */
            /* /home/prathamesh/Documents/vm-live-templating/qemu-4.1.0/target/openrisc/insns.decode:168 */
            if (trans_l_sflesi(ctx, &u.f_ai)) return true;
            return false;
        }
        return false;
    case 0x30:
        /* 110000.. ........ ........ ........ */
        /* /home/prathamesh/Documents/vm-live-templating/qemu-4.1.0/target/openrisc/insns.decode:95 */
        decode_extract_decode_Fmt_8(ctx, &u.f_decode13, insn);
        if (trans_l_mtspr(ctx, &u.f_decode13)) return true;
        return false;
    case 0x31:
        /* 110001.. ........ ........ ........ */
        decode_extract_decode_Fmt_14(ctx, &u.f_ab, insn);
        switch (insn & 0x0000000f) {
        case 0x00000001:
            /* 110001.. ........ ........ ....0001 */
            /* /home/prathamesh/Documents/vm-live-templating/qemu-4.1.0/target/openrisc/insns.decode:134 */
            if (trans_l_mac(ctx, &u.f_ab)) return true;
            return false;
        case 0x00000002:
            /* 110001.. ........ ........ ....0010 */
            /* /home/prathamesh/Documents/vm-live-templating/qemu-4.1.0/target/openrisc/insns.decode:136 */
            if (trans_l_msb(ctx, &u.f_ab)) return true;
            return false;
        case 0x00000003:
            /* 110001.. ........ ........ ....0011 */
            /* /home/prathamesh/Documents/vm-live-templating/qemu-4.1.0/target/openrisc/insns.decode:135 */
            if (trans_l_macu(ctx, &u.f_ab)) return true;
            return false;
        case 0x00000004:
            /* 110001.. ........ ........ ....0100 */
            /* /home/prathamesh/Documents/vm-live-templating/qemu-4.1.0/target/openrisc/insns.decode:137 */
            if (trans_l_msbu(ctx, &u.f_ab)) return true;
            return false;
        }
        return false;
    case 0x32:
        /* 110010.. ........ ........ ........ */
        switch (insn & 0x000000ff) {
        case 0x00000000:
            /* 110010.. ........ ........ 00000000 */
            /* /home/prathamesh/Documents/vm-live-templating/qemu-4.1.0/target/openrisc/insns.decode:174 */
            decode_extract_decode_Fmt_13(ctx, &u.f_dab, insn);
            if (trans_lf_add_s(ctx, &u.f_dab)) return true;
            return false;
        case 0x00000001:
            /* 110010.. ........ ........ 00000001 */
            /* /home/prathamesh/Documents/vm-live-templating/qemu-4.1.0/target/openrisc/insns.decode:175 */
            decode_extract_decode_Fmt_13(ctx, &u.f_dab, insn);
            if (trans_lf_sub_s(ctx, &u.f_dab)) return true;
            return false;
        case 0x00000002:
            /* 110010.. ........ ........ 00000010 */
            /* /home/prathamesh/Documents/vm-live-templating/qemu-4.1.0/target/openrisc/insns.decode:176 */
            decode_extract_decode_Fmt_13(ctx, &u.f_dab, insn);
            if (trans_lf_mul_s(ctx, &u.f_dab)) return true;
            return false;
        case 0x00000003:
            /* 110010.. ........ ........ 00000011 */
            /* /home/prathamesh/Documents/vm-live-templating/qemu-4.1.0/target/openrisc/insns.decode:177 */
            decode_extract_decode_Fmt_13(ctx, &u.f_dab, insn);
            if (trans_lf_div_s(ctx, &u.f_dab)) return true;
            return false;
        case 0x00000004:
            /* 110010.. ........ ........ 00000100 */
            decode_extract_decode_Fmt_12(ctx, &u.f_da, insn);
            switch ((insn >> 11) & 0x1f) {
            case 0x0:
                /* 110010.. ........ 00000... 00000100 */
                /* /home/prathamesh/Documents/vm-live-templating/qemu-4.1.0/target/openrisc/insns.decode:181 */
                if (trans_lf_itof_s(ctx, &u.f_da)) return true;
                return false;
            }
            return false;
        case 0x00000005:
            /* 110010.. ........ ........ 00000101 */
            decode_extract_decode_Fmt_12(ctx, &u.f_da, insn);
            switch ((insn >> 11) & 0x1f) {
            case 0x0:
                /* 110010.. ........ 00000... 00000101 */
                /* /home/prathamesh/Documents/vm-live-templating/qemu-4.1.0/target/openrisc/insns.decode:182 */
                if (trans_lf_ftoi_s(ctx, &u.f_da)) return true;
                return false;
            }
            return false;
        case 0x00000006:
            /* 110010.. ........ ........ 00000110 */
            /* /home/prathamesh/Documents/vm-live-templating/qemu-4.1.0/target/openrisc/insns.decode:178 */
            decode_extract_decode_Fmt_13(ctx, &u.f_dab, insn);
            if (trans_lf_rem_s(ctx, &u.f_dab)) return true;
            return false;
        case 0x00000007:
            /* 110010.. ........ ........ 00000111 */
            /* /home/prathamesh/Documents/vm-live-templating/qemu-4.1.0/target/openrisc/insns.decode:179 */
            decode_extract_decode_Fmt_13(ctx, &u.f_dab, insn);
            if (trans_lf_madd_s(ctx, &u.f_dab)) return true;
            return false;
        case 0x00000008:
            /* 110010.. ........ ........ 00001000 */
            /* /home/prathamesh/Documents/vm-live-templating/qemu-4.1.0/target/openrisc/insns.decode:184 */
            decode_extract_decode_Fmt_14(ctx, &u.f_ab, insn);
            if (trans_lf_sfeq_s(ctx, &u.f_ab)) return true;
            return false;
        case 0x00000009:
            /* 110010.. ........ ........ 00001001 */
            /* /home/prathamesh/Documents/vm-live-templating/qemu-4.1.0/target/openrisc/insns.decode:185 */
            decode_extract_decode_Fmt_14(ctx, &u.f_ab, insn);
            if (trans_lf_sfne_s(ctx, &u.f_ab)) return true;
            return false;
        case 0x0000000a:
            /* 110010.. ........ ........ 00001010 */
            /* /home/prathamesh/Documents/vm-live-templating/qemu-4.1.0/target/openrisc/insns.decode:186 */
            decode_extract_decode_Fmt_14(ctx, &u.f_ab, insn);
            if (trans_lf_sfgt_s(ctx, &u.f_ab)) return true;
            return false;
        case 0x0000000b:
            /* 110010.. ........ ........ 00001011 */
            /* /home/prathamesh/Documents/vm-live-templating/qemu-4.1.0/target/openrisc/insns.decode:187 */
            decode_extract_decode_Fmt_14(ctx, &u.f_ab, insn);
            if (trans_lf_sfge_s(ctx, &u.f_ab)) return true;
            return false;
        case 0x0000000c:
            /* 110010.. ........ ........ 00001100 */
            /* /home/prathamesh/Documents/vm-live-templating/qemu-4.1.0/target/openrisc/insns.decode:188 */
            decode_extract_decode_Fmt_14(ctx, &u.f_ab, insn);
            if (trans_lf_sflt_s(ctx, &u.f_ab)) return true;
            return false;
        case 0x0000000d:
            /* 110010.. ........ ........ 00001101 */
            /* /home/prathamesh/Documents/vm-live-templating/qemu-4.1.0/target/openrisc/insns.decode:189 */
            decode_extract_decode_Fmt_14(ctx, &u.f_ab, insn);
            if (trans_lf_sfle_s(ctx, &u.f_ab)) return true;
            return false;
        }
        return false;
    case 0x33:
        /* 110011.. ........ ........ ........ */
        /* /home/prathamesh/Documents/vm-live-templating/qemu-4.1.0/target/openrisc/insns.decode:69 */
        decode_extract_store(ctx, &u.f_store, insn);
        if (trans_l_swa(ctx, &u.f_store)) return true;
        return false;
    case 0x35:
        /* 110101.. ........ ........ ........ */
        /* /home/prathamesh/Documents/vm-live-templating/qemu-4.1.0/target/openrisc/insns.decode:70 */
        decode_extract_store(ctx, &u.f_store, insn);
        if (trans_l_sw(ctx, &u.f_store)) return true;
        return false;
    case 0x36:
        /* 110110.. ........ ........ ........ */
        /* /home/prathamesh/Documents/vm-live-templating/qemu-4.1.0/target/openrisc/insns.decode:71 */
        decode_extract_store(ctx, &u.f_store, insn);
        if (trans_l_sb(ctx, &u.f_store)) return true;
        return false;
    case 0x37:
        /* 110111.. ........ ........ ........ */
        /* /home/prathamesh/Documents/vm-live-templating/qemu-4.1.0/target/openrisc/insns.decode:72 */
        decode_extract_store(ctx, &u.f_store, insn);
        if (trans_l_sh(ctx, &u.f_store)) return true;
        return false;
    case 0x38:
        /* 111000.. ........ ........ ........ */
        switch (insn & 0x0000030f) {
        case 0x00000000:
            /* 111000.. ........ ......00 ....0000 */
            /* /home/prathamesh/Documents/vm-live-templating/qemu-4.1.0/target/openrisc/insns.decode:111 */
            decode_extract_decode_Fmt_13(ctx, &u.f_dab, insn);
            if (trans_l_add(ctx, &u.f_dab)) return true;
            return false;
        case 0x00000001:
            /* 111000.. ........ ......00 ....0001 */
            /* /home/prathamesh/Documents/vm-live-templating/qemu-4.1.0/target/openrisc/insns.decode:112 */
            decode_extract_decode_Fmt_13(ctx, &u.f_dab, insn);
            if (trans_l_addc(ctx, &u.f_dab)) return true;
            return false;
        case 0x00000002:
            /* 111000.. ........ ......00 ....0010 */
            /* /home/prathamesh/Documents/vm-live-templating/qemu-4.1.0/target/openrisc/insns.decode:113 */
            decode_extract_decode_Fmt_13(ctx, &u.f_dab, insn);
            if (trans_l_sub(ctx, &u.f_dab)) return true;
            return false;
        case 0x00000003:
            /* 111000.. ........ ......00 ....0011 */
            /* /home/prathamesh/Documents/vm-live-templating/qemu-4.1.0/target/openrisc/insns.decode:114 */
            decode_extract_decode_Fmt_13(ctx, &u.f_dab, insn);
            if (trans_l_and(ctx, &u.f_dab)) return true;
            return false;
        case 0x00000004:
            /* 111000.. ........ ......00 ....0100 */
            /* /home/prathamesh/Documents/vm-live-templating/qemu-4.1.0/target/openrisc/insns.decode:115 */
            decode_extract_decode_Fmt_13(ctx, &u.f_dab, insn);
            if (trans_l_or(ctx, &u.f_dab)) return true;
            return false;
        case 0x00000005:
            /* 111000.. ........ ......00 ....0101 */
            /* /home/prathamesh/Documents/vm-live-templating/qemu-4.1.0/target/openrisc/insns.decode:116 */
            decode_extract_decode_Fmt_13(ctx, &u.f_dab, insn);
            if (trans_l_xor(ctx, &u.f_dab)) return true;
            return false;
        case 0x00000008:
            /* 111000.. ........ ......00 ....1000 */
            decode_extract_decode_Fmt_13(ctx, &u.f_dab, insn);
            switch ((insn >> 6) & 0x3) {
            case 0x0:
                /* 111000.. ........ ......00 00..1000 */
                /* /home/prathamesh/Documents/vm-live-templating/qemu-4.1.0/target/openrisc/insns.decode:121 */
                if (trans_l_sll(ctx, &u.f_dab)) return true;
                return false;
            case 0x1:
                /* 111000.. ........ ......00 01..1000 */
                /* /home/prathamesh/Documents/vm-live-templating/qemu-4.1.0/target/openrisc/insns.decode:122 */
                if (trans_l_srl(ctx, &u.f_dab)) return true;
                return false;
            case 0x2:
                /* 111000.. ........ ......00 10..1000 */
                /* /home/prathamesh/Documents/vm-live-templating/qemu-4.1.0/target/openrisc/insns.decode:123 */
                if (trans_l_sra(ctx, &u.f_dab)) return true;
                return false;
            case 0x3:
                /* 111000.. ........ ......00 11..1000 */
                /* /home/prathamesh/Documents/vm-live-templating/qemu-4.1.0/target/openrisc/insns.decode:124 */
                if (trans_l_ror(ctx, &u.f_dab)) return true;
                return false;
            }
            return false;
        case 0x0000000c:
            /* 111000.. ........ ......00 ....1100 */
            decode_extract_decode_Fmt_12(ctx, &u.f_da, insn);
            switch ((insn >> 6) & 0x3) {
            case 0x0:
                /* 111000.. ........ ......00 00..1100 */
                /* /home/prathamesh/Documents/vm-live-templating/qemu-4.1.0/target/openrisc/insns.decode:106 */
                if (trans_l_exths(ctx, &u.f_da)) return true;
                return false;
            case 0x1:
                /* 111000.. ........ ......00 01..1100 */
                /* /home/prathamesh/Documents/vm-live-templating/qemu-4.1.0/target/openrisc/insns.decode:107 */
                if (trans_l_extbs(ctx, &u.f_da)) return true;
                return false;
            case 0x2:
                /* 111000.. ........ ......00 10..1100 */
                /* /home/prathamesh/Documents/vm-live-templating/qemu-4.1.0/target/openrisc/insns.decode:108 */
                if (trans_l_exthz(ctx, &u.f_da)) return true;
                return false;
            case 0x3:
                /* 111000.. ........ ......00 11..1100 */
                /* /home/prathamesh/Documents/vm-live-templating/qemu-4.1.0/target/openrisc/insns.decode:109 */
                if (trans_l_extbz(ctx, &u.f_da)) return true;
                return false;
            }
            return false;
        case 0x0000000e:
            /* 111000.. ........ ......00 ....1110 */
            /* /home/prathamesh/Documents/vm-live-templating/qemu-4.1.0/target/openrisc/insns.decode:117 */
            decode_extract_decode_Fmt_13(ctx, &u.f_dab, insn);
            if (trans_l_cmov(ctx, &u.f_dab)) return true;
            return false;
        case 0x0000000f:
            /* 111000.. ........ ......00 ....1111 */
            /* /home/prathamesh/Documents/vm-live-templating/qemu-4.1.0/target/openrisc/insns.decode:118 */
            decode_extract_decode_Fmt_12(ctx, &u.f_da, insn);
            if (trans_l_ff1(ctx, &u.f_da)) return true;
            return false;
        case 0x0000010f:
            /* 111000.. ........ ......01 ....1111 */
            /* /home/prathamesh/Documents/vm-live-templating/qemu-4.1.0/target/openrisc/insns.decode:119 */
            decode_extract_decode_Fmt_12(ctx, &u.f_da, insn);
            if (trans_l_fl1(ctx, &u.f_da)) return true;
            return false;
        case 0x00000306:
            /* 111000.. ........ ......11 ....0110 */
            /* /home/prathamesh/Documents/vm-live-templating/qemu-4.1.0/target/openrisc/insns.decode:126 */
            decode_extract_decode_Fmt_13(ctx, &u.f_dab, insn);
            if (trans_l_mul(ctx, &u.f_dab)) return true;
            return false;
        case 0x00000307:
            /* 111000.. ........ ......11 ....0111 */
            /* /home/prathamesh/Documents/vm-live-templating/qemu-4.1.0/target/openrisc/insns.decode:131 */
            decode_extract_decode_Fmt_14(ctx, &u.f_ab, insn);
            if (trans_l_muld(ctx, &u.f_ab)) return true;
            return false;
        case 0x00000309:
            /* 111000.. ........ ......11 ....1001 */
            /* /home/prathamesh/Documents/vm-live-templating/qemu-4.1.0/target/openrisc/insns.decode:128 */
            decode_extract_decode_Fmt_13(ctx, &u.f_dab, insn);
            if (trans_l_div(ctx, &u.f_dab)) return true;
            return false;
        case 0x0000030a:
            /* 111000.. ........ ......11 ....1010 */
            /* /home/prathamesh/Documents/vm-live-templating/qemu-4.1.0/target/openrisc/insns.decode:129 */
            decode_extract_decode_Fmt_13(ctx, &u.f_dab, insn);
            if (trans_l_divu(ctx, &u.f_dab)) return true;
            return false;
        case 0x0000030b:
            /* 111000.. ........ ......11 ....1011 */
            /* /home/prathamesh/Documents/vm-live-templating/qemu-4.1.0/target/openrisc/insns.decode:127 */
            decode_extract_decode_Fmt_13(ctx, &u.f_dab, insn);
            if (trans_l_mulu(ctx, &u.f_dab)) return true;
            return false;
        case 0x0000030c:
            /* 111000.. ........ ......11 ....1100 */
            /* /home/prathamesh/Documents/vm-live-templating/qemu-4.1.0/target/openrisc/insns.decode:132 */
            decode_extract_decode_Fmt_14(ctx, &u.f_ab, insn);
            if (trans_l_muldu(ctx, &u.f_ab)) return true;
            return false;
        }
        return false;
    case 0x39:
        /* 111001.. ........ ........ ........ */
        decode_extract_decode_Fmt_14(ctx, &u.f_ab, insn);
        switch ((insn >> 21) & 0x1f) {
        case 0x0:
            /* 11100100 000..... ........ ........ */
            /* /home/prathamesh/Documents/vm-live-templating/qemu-4.1.0/target/openrisc/insns.decode:148 */
            if (trans_l_sfeq(ctx, &u.f_ab)) return true;
            return false;
        case 0x1:
            /* 11100100 001..... ........ ........ */
            /* /home/prathamesh/Documents/vm-live-templating/qemu-4.1.0/target/openrisc/insns.decode:149 */
            if (trans_l_sfne(ctx, &u.f_ab)) return true;
            return false;
        case 0x2:
            /* 11100100 010..... ........ ........ */
            /* /home/prathamesh/Documents/vm-live-templating/qemu-4.1.0/target/openrisc/insns.decode:150 */
            if (trans_l_sfgtu(ctx, &u.f_ab)) return true;
            return false;
        case 0x3:
            /* 11100100 011..... ........ ........ */
            /* /home/prathamesh/Documents/vm-live-templating/qemu-4.1.0/target/openrisc/insns.decode:151 */
            if (trans_l_sfgeu(ctx, &u.f_ab)) return true;
            return false;
        case 0x4:
            /* 11100100 100..... ........ ........ */
            /* /home/prathamesh/Documents/vm-live-templating/qemu-4.1.0/target/openrisc/insns.decode:152 */
            if (trans_l_sfltu(ctx, &u.f_ab)) return true;
            return false;
        case 0x5:
            /* 11100100 101..... ........ ........ */
            /* /home/prathamesh/Documents/vm-live-templating/qemu-4.1.0/target/openrisc/insns.decode:153 */
            if (trans_l_sfleu(ctx, &u.f_ab)) return true;
            return false;
        case 0xa:
            /* 11100101 010..... ........ ........ */
            /* /home/prathamesh/Documents/vm-live-templating/qemu-4.1.0/target/openrisc/insns.decode:154 */
            if (trans_l_sfgts(ctx, &u.f_ab)) return true;
            return false;
        case 0xb:
            /* 11100101 011..... ........ ........ */
            /* /home/prathamesh/Documents/vm-live-templating/qemu-4.1.0/target/openrisc/insns.decode:155 */
            if (trans_l_sfges(ctx, &u.f_ab)) return true;
            return false;
        case 0xc:
            /* 11100101 100..... ........ ........ */
            /* /home/prathamesh/Documents/vm-live-templating/qemu-4.1.0/target/openrisc/insns.decode:156 */
            if (trans_l_sflts(ctx, &u.f_ab)) return true;
            return false;
        case 0xd:
            /* 11100101 101..... ........ ........ */
            /* /home/prathamesh/Documents/vm-live-templating/qemu-4.1.0/target/openrisc/insns.decode:157 */
            if (trans_l_sfles(ctx, &u.f_ab)) return true;
            return false;
        }
        return false;
    }
    return false;
}
