Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,18
design__inferred_latch__count,0
design__instance__count,612
design__instance__area,8097.67
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0002545109891798347
power__switching__total,0.00010968095011776313
power__leakage__total,0.0000013495513258021674
power__total,0.0003655414911918342
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2512329582148679
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.7430368752816497
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.10861276074837471
timing__setup__ws__corner:nom_fast_1p32V_m40C,15.071809116241353
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.108613
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,17.530066
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,0.9348896366117813
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,1.4349352112682312
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6103690503562761
timing__setup__ws__corner:nom_slow_1p08V_125C,14.102285960374585
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.610369
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,14.413518
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,0.48755856287842647
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.9884574549757367
timing__hold__ws__corner:nom_typ_1p20V_25C,0.2921331037540083
timing__setup__ws__corner:nom_typ_1p20V_25C,14.73246899507827
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.292133
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,16.359684
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,0.9348896366117813
clock__skew__worst_setup,0.7430368752816497
timing__hold__ws,0.10861276074837471
timing__setup__ws,14.102285960374585
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.108613
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,14.413518
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,612
design__instance__area__stdcell,8097.67
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.279794
design__instance__utilization__stdcell,0.279794
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,10
design__instance__area__class:buffer,72.576
design__instance__count__class:inverter,18
design__instance__area__class:inverter,97.9776
design__instance__count__class:sequential_cell,50
design__instance__area__class:sequential_cell,2340.58
design__instance__count__class:multi_input_combinational_cell,438
design__instance__area__class:multi_input_combinational_cell,4358.19
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,80
design__instance__area__class:timing_repair_buffer,1108.6
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,11557.7
design__violations,0
design__instance__count__class:clock_buffer,9
design__instance__area__class:clock_buffer,81.648
design__instance__count__class:clock_inverter,7
design__instance__area__class:clock_inverter,38.1024
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,51
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,673
route__net__special,2
route__drc_errors__iter:0,209
route__wirelength__iter:0,12372
route__drc_errors__iter:1,72
route__wirelength__iter:1,12255
route__drc_errors__iter:2,92
route__wirelength__iter:2,12271
route__drc_errors__iter:3,16
route__wirelength__iter:3,12232
route__drc_errors__iter:4,0
route__wirelength__iter:4,12218
route__drc_errors,0
route__wirelength,12218
route__vias,3399
route__vias__singlecut,3399
route__vias__multicut,0
design__disconnected_pin__count,12
design__critical_disconnected_pin__count,0
route__wirelength__max,265.025
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,63
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,63
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,63
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,63
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19998
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000176891
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000161256
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000355769
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000161256
design_powergrid__voltage__worst,0.0000161256
design_powergrid__voltage__worst__net:VPWR,1.19998
design_powergrid__drop__worst,0.0000176891
design_powergrid__drop__worst__net:VPWR,0.0000176891
design_powergrid__voltage__worst__net:VGND,0.0000161256
design_powergrid__drop__worst__net:VGND,0.0000161256
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0000041799999999999997896712837508470528291582013480365276336669921875
ir__drop__worst,0.00001769999999999999994019540816569957542014890350401401519775390625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
