TimeQuest Timing Analyzer report for DE1_D5M
Wed Jun 13 18:32:58 2018
Quartus II 32-bit Version 12.1 Build 177 11/07/2012 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'GPIO_1[0]'
 12. Slow Model Setup: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'
 13. Slow Model Setup: 'rClk[0]'
 14. Slow Model Setup: 'u6|altpll_component|pll|clk[0]'
 15. Slow Model Setup: 'CLOCK_50'
 16. Slow Model Hold: 'CLOCK_50'
 17. Slow Model Hold: 'GPIO_1[0]'
 18. Slow Model Hold: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'
 19. Slow Model Hold: 'rClk[0]'
 20. Slow Model Hold: 'u6|altpll_component|pll|clk[0]'
 21. Slow Model Recovery: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'
 22. Slow Model Recovery: 'rClk[0]'
 23. Slow Model Recovery: 'GPIO_1[0]'
 24. Slow Model Recovery: 'u6|altpll_component|pll|clk[0]'
 25. Slow Model Recovery: 'CLOCK_50'
 26. Slow Model Removal: 'GPIO_1[0]'
 27. Slow Model Removal: 'rClk[0]'
 28. Slow Model Removal: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'
 29. Slow Model Removal: 'CLOCK_50'
 30. Slow Model Removal: 'u6|altpll_component|pll|clk[0]'
 31. Slow Model Minimum Pulse Width: 'GPIO_1[0]'
 32. Slow Model Minimum Pulse Width: 'rClk[0]'
 33. Slow Model Minimum Pulse Width: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'
 34. Slow Model Minimum Pulse Width: 'u6|altpll_component|pll|clk[0]'
 35. Slow Model Minimum Pulse Width: 'CLOCK_50'
 36. Setup Times
 37. Hold Times
 38. Clock to Output Times
 39. Minimum Clock to Output Times
 40. Propagation Delay
 41. Minimum Propagation Delay
 42. Output Enable Times
 43. Minimum Output Enable Times
 44. Output Disable Times
 45. Minimum Output Disable Times
 46. Fast Model Setup Summary
 47. Fast Model Hold Summary
 48. Fast Model Recovery Summary
 49. Fast Model Removal Summary
 50. Fast Model Minimum Pulse Width Summary
 51. Fast Model Setup: 'GPIO_1[0]'
 52. Fast Model Setup: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'
 53. Fast Model Setup: 'rClk[0]'
 54. Fast Model Setup: 'u6|altpll_component|pll|clk[0]'
 55. Fast Model Setup: 'CLOCK_50'
 56. Fast Model Hold: 'CLOCK_50'
 57. Fast Model Hold: 'GPIO_1[0]'
 58. Fast Model Hold: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'
 59. Fast Model Hold: 'rClk[0]'
 60. Fast Model Hold: 'u6|altpll_component|pll|clk[0]'
 61. Fast Model Recovery: 'rClk[0]'
 62. Fast Model Recovery: 'GPIO_1[0]'
 63. Fast Model Recovery: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'
 64. Fast Model Recovery: 'u6|altpll_component|pll|clk[0]'
 65. Fast Model Recovery: 'CLOCK_50'
 66. Fast Model Removal: 'GPIO_1[0]'
 67. Fast Model Removal: 'rClk[0]'
 68. Fast Model Removal: 'CLOCK_50'
 69. Fast Model Removal: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'
 70. Fast Model Removal: 'u6|altpll_component|pll|clk[0]'
 71. Fast Model Minimum Pulse Width: 'GPIO_1[0]'
 72. Fast Model Minimum Pulse Width: 'rClk[0]'
 73. Fast Model Minimum Pulse Width: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'
 74. Fast Model Minimum Pulse Width: 'u6|altpll_component|pll|clk[0]'
 75. Fast Model Minimum Pulse Width: 'CLOCK_50'
 76. Setup Times
 77. Hold Times
 78. Clock to Output Times
 79. Minimum Clock to Output Times
 80. Propagation Delay
 81. Minimum Propagation Delay
 82. Output Enable Times
 83. Minimum Output Enable Times
 84. Output Disable Times
 85. Minimum Output Disable Times
 86. Multicorner Timing Analysis Summary
 87. Setup Times
 88. Hold Times
 89. Clock to Output Times
 90. Minimum Clock to Output Times
 91. Progagation Delay
 92. Minimum Progagation Delay
 93. Setup Transfers
 94. Hold Transfers
 95. Recovery Transfers
 96. Removal Transfers
 97. Report TCCS
 98. Report RSKM
 99. Unconstrained Paths
100. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 177 11/07/2012 SJ Web Edition ;
; Revision Name      ; DE1_D5M                                          ;
; Device Family      ; Cyclone II                                       ;
; Device Name        ; EP2C20F484C7                                     ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Combined                                         ;
; Rise/Fall Delays   ; Unavailable                                      ;
+--------------------+--------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                               ;
+---------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+----------------------------------+-------------------------------------+
; Clock Name                      ; Type      ; Period ; Frequency  ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase  ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                           ; Targets                             ;
+---------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+----------------------------------+-------------------------------------+
; CLOCK_50                        ; Base      ; 20.000 ; 50.0 MHz   ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                  ; { CLOCK_50 }                        ;
; GPIO_1[0]                       ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                  ; { GPIO_1[0] }                       ;
; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                  ; { I2C_CCD_Config:u8|mI2C_CTRL_CLK } ;
; rClk[0]                         ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                  ; { rClk[0] }                         ;
; u6|altpll_component|pll|clk[0]  ; Generated ; 8.000  ; 125.0 MHz  ; 0.000  ; 4.000  ; 50.00      ; 2         ; 5           ;        ;        ;           ;            ; false    ; CLOCK_50 ; u6|altpll_component|pll|inclk[0] ; { u6|altpll_component|pll|clk[0] }  ;
; u6|altpll_component|pll|clk[1]  ; Generated ; 8.000  ; 125.0 MHz  ; -3.000 ; 1.000  ; 50.00      ; 2         ; 5           ; -135.0 ;        ;           ;            ; false    ; CLOCK_50 ; u6|altpll_component|pll|inclk[0] ; { u6|altpll_component|pll|clk[1] }  ;
+---------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+----------------------------------+-------------------------------------+


+-----------------------------------------------------------------------+
; Slow Model Fmax Summary                                               ;
+------------+-----------------+---------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                      ; Note ;
+------------+-----------------+---------------------------------+------+
; 7.9 MHz    ; 7.9 MHz         ; GPIO_1[0]                       ;      ;
; 141.64 MHz ; 141.64 MHz      ; u6|altpll_component|pll|clk[0]  ;      ;
; 151.68 MHz ; 151.68 MHz      ; CLOCK_50                        ;      ;
; 158.58 MHz ; 158.58 MHz      ; rClk[0]                         ;      ;
; 210.39 MHz ; 210.39 MHz      ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;      ;
+------------+-----------------+---------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------+
; Slow Model Setup Summary                                   ;
+---------------------------------+----------+---------------+
; Clock                           ; Slack    ; End Point TNS ;
+---------------------------------+----------+---------------+
; GPIO_1[0]                       ; -124.253 ; -11797.898    ;
; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; -4.801   ; -291.193      ;
; rClk[0]                         ; -4.347   ; -376.455      ;
; u6|altpll_component|pll|clk[0]  ; -2.700   ; -155.796      ;
; CLOCK_50                        ; 2.939    ; 0.000         ;
+---------------------------------+----------+---------------+


+----------------------------------------------------------+
; Slow Model Hold Summary                                  ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; CLOCK_50                        ; -2.695 ; -5.382        ;
; GPIO_1[0]                       ; -1.029 ; -5.259        ;
; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.445  ; 0.000         ;
; rClk[0]                         ; 0.445  ; 0.000         ;
; u6|altpll_component|pll|clk[0]  ; 0.445  ; 0.000         ;
+---------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow Model Recovery Summary                              ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; -4.419 ; -99.387       ;
; rClk[0]                         ; -4.218 ; -349.993      ;
; GPIO_1[0]                       ; -3.313 ; -251.379      ;
; u6|altpll_component|pll|clk[0]  ; -3.054 ; -678.702      ;
; CLOCK_50                        ; 12.589 ; 0.000         ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------+
; Slow Model Removal Summary                              ;
+---------------------------------+-------+---------------+
; Clock                           ; Slack ; End Point TNS ;
+---------------------------------+-------+---------------+
; GPIO_1[0]                       ; 0.236 ; 0.000         ;
; rClk[0]                         ; 1.599 ; 0.000         ;
; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 2.630 ; 0.000         ;
; CLOCK_50                        ; 2.811 ; 0.000         ;
; u6|altpll_component|pll|clk[0]  ; 5.172 ; 0.000         ;
+---------------------------------+-------+---------------+


+----------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                   ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; GPIO_1[0]                       ; -2.333 ; -4923.831     ;
; rClk[0]                         ; -2.064 ; -269.258      ;
; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; -0.611 ; -87.984       ;
; u6|altpll_component|pll|clk[0]  ; 1.436  ; 0.000         ;
; CLOCK_50                        ; 8.889  ; 0.000         ;
+---------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'GPIO_1[0]'                                                                                                                                                                                                             ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                                         ; To Node              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+-------------+--------------+------------+------------+
; -124.253 ; Sobel:u12|m54[1]                                                                                                                  ; Sobel:u12|oSobel[11] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.648      ; 125.939    ;
; -124.094 ; Sobel:u12|m54[0]                                                                                                                  ; Sobel:u12|oSobel[11] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.648      ; 125.780    ;
; -124.072 ; Sobel:u12|m54[1]                                                                                                                  ; Sobel:u12|oSobel[10] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.648      ; 125.758    ;
; -123.986 ; Sobel:u12|m53[0]                                                                                                                  ; Sobel:u12|oSobel[11] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.804      ; 125.828    ;
; -123.913 ; Sobel:u12|m54[0]                                                                                                                  ; Sobel:u12|oSobel[10] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.648      ; 125.599    ;
; -123.898 ; Sobel:u12|m54[1]                                                                                                                  ; Sobel:u12|oSobel[9]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.648      ; 125.584    ;
; -123.811 ; Sobel:u12|m53[1]                                                                                                                  ; Sobel:u12|oSobel[11] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.804      ; 125.653    ;
; -123.805 ; Sobel:u12|m53[0]                                                                                                                  ; Sobel:u12|oSobel[10] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.804      ; 125.647    ;
; -123.763 ; Sobel:u12|m54[2]                                                                                                                  ; Sobel:u12|oSobel[11] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.648      ; 125.449    ;
; -123.739 ; Sobel:u12|m54[0]                                                                                                                  ; Sobel:u12|oSobel[9]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.648      ; 125.425    ;
; -123.631 ; Sobel:u12|m53[0]                                                                                                                  ; Sobel:u12|oSobel[9]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.804      ; 125.473    ;
; -123.630 ; Sobel:u12|m53[1]                                                                                                                  ; Sobel:u12|oSobel[10] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.804      ; 125.472    ;
; -123.582 ; Sobel:u12|m54[2]                                                                                                                  ; Sobel:u12|oSobel[10] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.648      ; 125.268    ;
; -123.528 ; Sobel:u12|m54[3]                                                                                                                  ; Sobel:u12|oSobel[11] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.648      ; 125.214    ;
; -123.466 ; Sobel:u12|m54[1]                                                                                                                  ; Sobel:u12|oSobel[8]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.648      ; 125.152    ;
; -123.456 ; Sobel:u12|m53[1]                                                                                                                  ; Sobel:u12|oSobel[9]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.804      ; 125.298    ;
; -123.408 ; Sobel:u12|m54[2]                                                                                                                  ; Sobel:u12|oSobel[9]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.648      ; 125.094    ;
; -123.347 ; Sobel:u12|m54[3]                                                                                                                  ; Sobel:u12|oSobel[10] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.648      ; 125.033    ;
; -123.307 ; Sobel:u12|m54[0]                                                                                                                  ; Sobel:u12|oSobel[8]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.648      ; 124.993    ;
; -123.199 ; Sobel:u12|m53[0]                                                                                                                  ; Sobel:u12|oSobel[8]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.804      ; 125.041    ;
; -123.173 ; Sobel:u12|m54[3]                                                                                                                  ; Sobel:u12|oSobel[9]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.648      ; 124.859    ;
; -123.024 ; Sobel:u12|m53[1]                                                                                                                  ; Sobel:u12|oSobel[8]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.804      ; 124.866    ;
; -123.016 ; Sobel:u12|counter[0][0]                                                                                                           ; Sobel:u12|oSobel[11] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.800      ; 124.854    ;
; -122.976 ; Sobel:u12|m54[2]                                                                                                                  ; Sobel:u12|oSobel[8]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.648      ; 124.662    ;
; -122.851 ; Sobel:u12|m53[2]                                                                                                                  ; Sobel:u12|oSobel[11] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.804      ; 124.693    ;
; -122.835 ; Sobel:u12|counter[0][0]                                                                                                           ; Sobel:u12|oSobel[10] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.800      ; 124.673    ;
; -122.770 ; Sobel:u12|m54[1]                                                                                                                  ; Sobel:u12|oSobel[7]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.648      ; 124.456    ;
; -122.741 ; Sobel:u12|m54[3]                                                                                                                  ; Sobel:u12|oSobel[8]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.648      ; 124.427    ;
; -122.670 ; Sobel:u12|m53[2]                                                                                                                  ; Sobel:u12|oSobel[10] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.804      ; 124.512    ;
; -122.661 ; Sobel:u12|counter[0][0]                                                                                                           ; Sobel:u12|oSobel[9]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.800      ; 124.499    ;
; -122.611 ; Sobel:u12|m54[0]                                                                                                                  ; Sobel:u12|oSobel[7]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.648      ; 124.297    ;
; -122.550 ; Sobel:u12|m53[3]                                                                                                                  ; Sobel:u12|oSobel[11] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.804      ; 124.392    ;
; -122.503 ; Sobel:u12|m53[0]                                                                                                                  ; Sobel:u12|oSobel[7]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.804      ; 124.345    ;
; -122.496 ; Sobel:u12|m53[2]                                                                                                                  ; Sobel:u12|oSobel[9]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.804      ; 124.338    ;
; -122.369 ; Sobel:u12|m53[3]                                                                                                                  ; Sobel:u12|oSobel[10] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.804      ; 124.211    ;
; -122.338 ; Sobel:u12|m54[1]                                                                                                                  ; Sobel:u12|oSobel[6]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.648      ; 124.024    ;
; -122.328 ; Sobel:u12|m53[1]                                                                                                                  ; Sobel:u12|oSobel[7]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.804      ; 124.170    ;
; -122.280 ; Sobel:u12|m54[2]                                                                                                                  ; Sobel:u12|oSobel[7]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.648      ; 123.966    ;
; -122.229 ; Sobel:u12|counter[0][0]                                                                                                           ; Sobel:u12|oSobel[8]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.800      ; 124.067    ;
; -122.195 ; Sobel:u12|m53[3]                                                                                                                  ; Sobel:u12|oSobel[9]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.804      ; 124.037    ;
; -122.179 ; Sobel:u12|m54[0]                                                                                                                  ; Sobel:u12|oSobel[6]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.648      ; 123.865    ;
; -122.071 ; Sobel:u12|m53[0]                                                                                                                  ; Sobel:u12|oSobel[6]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.804      ; 123.913    ;
; -122.064 ; Sobel:u12|m53[2]                                                                                                                  ; Sobel:u12|oSobel[8]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.804      ; 123.906    ;
; -122.045 ; Sobel:u12|m54[3]                                                                                                                  ; Sobel:u12|oSobel[7]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.648      ; 123.731    ;
; -121.896 ; Sobel:u12|m53[1]                                                                                                                  ; Sobel:u12|oSobel[6]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.804      ; 123.738    ;
; -121.848 ; Sobel:u12|m54[2]                                                                                                                  ; Sobel:u12|oSobel[6]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.648      ; 123.534    ;
; -121.763 ; Sobel:u12|m53[3]                                                                                                                  ; Sobel:u12|oSobel[8]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.804      ; 123.605    ;
; -121.748 ; Sobel:u12|m54[1]                                                                                                                  ; Sobel:u12|oSobel[5]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.648      ; 123.434    ;
; -121.613 ; Sobel:u12|m54[3]                                                                                                                  ; Sobel:u12|oSobel[6]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.648      ; 123.299    ;
; -121.589 ; Sobel:u12|m54[0]                                                                                                                  ; Sobel:u12|oSobel[5]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.648      ; 123.275    ;
; -121.533 ; Sobel:u12|counter[0][0]                                                                                                           ; Sobel:u12|oSobel[7]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.800      ; 123.371    ;
; -121.481 ; Sobel:u12|m53[0]                                                                                                                  ; Sobel:u12|oSobel[5]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.804      ; 123.323    ;
; -121.368 ; Sobel:u12|m53[2]                                                                                                                  ; Sobel:u12|oSobel[7]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.804      ; 123.210    ;
; -121.306 ; Sobel:u12|m53[1]                                                                                                                  ; Sobel:u12|oSobel[5]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.804      ; 123.148    ;
; -121.258 ; Sobel:u12|m54[2]                                                                                                                  ; Sobel:u12|oSobel[5]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.648      ; 122.944    ;
; -121.101 ; Sobel:u12|counter[0][0]                                                                                                           ; Sobel:u12|oSobel[6]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.800      ; 122.939    ;
; -121.067 ; Sobel:u12|m53[3]                                                                                                                  ; Sobel:u12|oSobel[7]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.804      ; 122.909    ;
; -121.023 ; Sobel:u12|m54[3]                                                                                                                  ; Sobel:u12|oSobel[5]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.648      ; 122.709    ;
; -121.001 ; Sobel:u12|m54[1]                                                                                                                  ; Sobel:u12|oSobel[4]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.648      ; 122.687    ;
; -120.936 ; Sobel:u12|m53[2]                                                                                                                  ; Sobel:u12|oSobel[6]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.804      ; 122.778    ;
; -120.842 ; Sobel:u12|m54[0]                                                                                                                  ; Sobel:u12|oSobel[4]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.648      ; 122.528    ;
; -120.734 ; Sobel:u12|m53[0]                                                                                                                  ; Sobel:u12|oSobel[4]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.804      ; 122.576    ;
; -120.635 ; Sobel:u12|m53[3]                                                                                                                  ; Sobel:u12|oSobel[6]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.804      ; 122.477    ;
; -120.559 ; Sobel:u12|m53[1]                                                                                                                  ; Sobel:u12|oSobel[4]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.804      ; 122.401    ;
; -120.511 ; Sobel:u12|counter[0][0]                                                                                                           ; Sobel:u12|oSobel[5]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.800      ; 122.349    ;
; -120.511 ; Sobel:u12|m54[2]                                                                                                                  ; Sobel:u12|oSobel[4]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.648      ; 122.197    ;
; -120.428 ; Sobel:u12|m54[1]                                                                                                                  ; Sobel:u12|oSobel[3]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.648      ; 122.114    ;
; -120.346 ; Sobel:u12|m53[2]                                                                                                                  ; Sobel:u12|oSobel[5]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.804      ; 122.188    ;
; -120.276 ; Sobel:u12|m54[3]                                                                                                                  ; Sobel:u12|oSobel[4]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.648      ; 121.962    ;
; -120.269 ; Sobel:u12|m54[0]                                                                                                                  ; Sobel:u12|oSobel[3]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.648      ; 121.955    ;
; -120.161 ; Sobel:u12|m53[0]                                                                                                                  ; Sobel:u12|oSobel[3]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.804      ; 122.003    ;
; -120.045 ; Sobel:u12|m53[3]                                                                                                                  ; Sobel:u12|oSobel[5]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.804      ; 121.887    ;
; -119.996 ; Sobel:u12|m54[1]                                                                                                                  ; Sobel:u12|oSobel[2]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.648      ; 121.682    ;
; -119.986 ; Sobel:u12|m53[1]                                                                                                                  ; Sobel:u12|oSobel[3]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.804      ; 121.828    ;
; -119.938 ; Sobel:u12|m54[2]                                                                                                                  ; Sobel:u12|oSobel[3]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.648      ; 121.624    ;
; -119.837 ; Sobel:u12|m54[0]                                                                                                                  ; Sobel:u12|oSobel[2]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.648      ; 121.523    ;
; -119.764 ; Sobel:u12|counter[0][0]                                                                                                           ; Sobel:u12|oSobel[4]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.800      ; 121.602    ;
; -119.734 ; Sobel:u12|m52[2]                                                                                                                  ; Sobel:u12|oSobel[11] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.644      ; 121.416    ;
; -119.729 ; Sobel:u12|m53[0]                                                                                                                  ; Sobel:u12|oSobel[2]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.804      ; 121.571    ;
; -119.703 ; Sobel:u12|m54[3]                                                                                                                  ; Sobel:u12|oSobel[3]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.648      ; 121.389    ;
; -119.649 ; Sobel:u12|Line_Buffer_f:u0|altshift_taps:altshift_taps_component|shift_taps_kkn:auto_generated|altsyncram_om81:altsyncram2|q_b[3] ; Sobel:u12|oSobel[11] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.517      ; 121.204    ;
; -119.648 ; Sobel:u12|Line_Buffer_f:u0|altshift_taps:altshift_taps_component|shift_taps_kkn:auto_generated|altsyncram_om81:altsyncram2|q_b[2] ; Sobel:u12|oSobel[11] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.588      ; 121.274    ;
; -119.599 ; Sobel:u12|m53[2]                                                                                                                  ; Sobel:u12|oSobel[4]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.804      ; 121.441    ;
; -119.554 ; Sobel:u12|m53[1]                                                                                                                  ; Sobel:u12|oSobel[2]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.804      ; 121.396    ;
; -119.553 ; Sobel:u12|m52[2]                                                                                                                  ; Sobel:u12|oSobel[10] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.644      ; 121.235    ;
; -119.506 ; Sobel:u12|m54[2]                                                                                                                  ; Sobel:u12|oSobel[2]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.648      ; 121.192    ;
; -119.468 ; Sobel:u12|Line_Buffer_f:u0|altshift_taps:altshift_taps_component|shift_taps_kkn:auto_generated|altsyncram_om81:altsyncram2|q_b[3] ; Sobel:u12|oSobel[10] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.517      ; 121.023    ;
; -119.467 ; Sobel:u12|Line_Buffer_f:u0|altshift_taps:altshift_taps_component|shift_taps_kkn:auto_generated|altsyncram_om81:altsyncram2|q_b[2] ; Sobel:u12|oSobel[10] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.588      ; 121.093    ;
; -119.439 ; Sobel:u12|Line_Buffer_f:u0|altshift_taps:altshift_taps_component|shift_taps_kkn:auto_generated|altsyncram_om81:altsyncram2|q_b[1] ; Sobel:u12|oSobel[11] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.588      ; 121.065    ;
; -119.379 ; Sobel:u12|m52[2]                                                                                                                  ; Sobel:u12|oSobel[9]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.644      ; 121.061    ;
; -119.303 ; Sobel:u12|Line_Buffer_f:u0|altshift_taps:altshift_taps_component|shift_taps_kkn:auto_generated|altsyncram_om81:altsyncram2|q_b[4] ; Sobel:u12|oSobel[11] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.517      ; 120.858    ;
; -119.298 ; Sobel:u12|m53[3]                                                                                                                  ; Sobel:u12|oSobel[4]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.804      ; 121.140    ;
; -119.294 ; Sobel:u12|Line_Buffer_f:u0|altshift_taps:altshift_taps_component|shift_taps_kkn:auto_generated|altsyncram_om81:altsyncram2|q_b[3] ; Sobel:u12|oSobel[9]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.517      ; 120.849    ;
; -119.293 ; Sobel:u12|Line_Buffer_f:u0|altshift_taps:altshift_taps_component|shift_taps_kkn:auto_generated|altsyncram_om81:altsyncram2|q_b[2] ; Sobel:u12|oSobel[9]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.588      ; 120.919    ;
; -119.271 ; Sobel:u12|m54[3]                                                                                                                  ; Sobel:u12|oSobel[2]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.648      ; 120.957    ;
; -119.258 ; Sobel:u12|Line_Buffer_f:u0|altshift_taps:altshift_taps_component|shift_taps_kkn:auto_generated|altsyncram_om81:altsyncram2|q_b[1] ; Sobel:u12|oSobel[10] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.588      ; 120.884    ;
; -119.231 ; Sobel:u12|Line_Buffer_f:u0|altshift_taps:altshift_taps_component|shift_taps_kkn:auto_generated|altsyncram_om81:altsyncram2|q_b[0] ; Sobel:u12|oSobel[11] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.517      ; 120.786    ;
; -119.191 ; Sobel:u12|counter[0][0]                                                                                                           ; Sobel:u12|oSobel[3]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.800      ; 121.029    ;
; -119.122 ; Sobel:u12|Line_Buffer_f:u0|altshift_taps:altshift_taps_component|shift_taps_kkn:auto_generated|altsyncram_om81:altsyncram2|q_b[4] ; Sobel:u12|oSobel[10] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.517      ; 120.677    ;
; -119.114 ; Sobel:u12|m52[3]                                                                                                                  ; Sobel:u12|oSobel[11] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.729      ; 120.881    ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'                                                                                                                                      ;
+--------+------------------------------------------+--------------------------------------------+--------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                    ; Launch Clock ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+--------------------------------------------+--------------+---------------------------------+--------------+------------+------------+
; -4.801 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[19] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.312     ; 5.527      ;
; -4.801 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[18] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.312     ; 5.527      ;
; -4.801 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[11] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.312     ; 5.527      ;
; -4.801 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[12] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.312     ; 5.527      ;
; -4.801 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[15] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.312     ; 5.527      ;
; -4.801 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[8]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.312     ; 5.527      ;
; -4.801 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[17] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.312     ; 5.527      ;
; -4.801 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[16] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.312     ; 5.527      ;
; -4.801 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[9]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.312     ; 5.527      ;
; -4.801 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[14] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.312     ; 5.527      ;
; -4.801 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[13] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.312     ; 5.527      ;
; -4.801 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[6]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.312     ; 5.527      ;
; -4.788 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|mI2C_DATA[4]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.303     ; 5.523      ;
; -4.788 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|mI2C_DATA[10]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.303     ; 5.523      ;
; -4.784 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|mI2C_DATA[11]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.303     ; 5.519      ;
; -4.749 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[10] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.303     ; 5.484      ;
; -4.748 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|mI2C_DATA[1]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.309     ; 5.477      ;
; -4.748 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|mI2C_DATA[16]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.309     ; 5.477      ;
; -4.747 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|mI2C_DATA[5]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.306     ; 5.479      ;
; -4.747 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|mI2C_DATA[21]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.306     ; 5.479      ;
; -4.747 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|mI2C_DATA[19]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.306     ; 5.479      ;
; -4.747 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|mI2C_DATA[12]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.306     ; 5.479      ;
; -4.747 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|mI2C_DATA[15]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.306     ; 5.479      ;
; -4.747 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|mI2C_DATA[17]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.306     ; 5.479      ;
; -4.747 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|mI2C_DATA[14]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.306     ; 5.479      ;
; -4.735 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|mI2C_DATA[20]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.306     ; 5.467      ;
; -4.731 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[5]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.306     ; 5.463      ;
; -4.731 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[4]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.306     ; 5.463      ;
; -4.731 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[2]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.306     ; 5.463      ;
; -4.731 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[3]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.306     ; 5.463      ;
; -4.731 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[7]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.306     ; 5.463      ;
; -4.492 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[19] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.338     ; 5.192      ;
; -4.492 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[18] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.338     ; 5.192      ;
; -4.492 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[11] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.338     ; 5.192      ;
; -4.492 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[12] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.338     ; 5.192      ;
; -4.492 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[15] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.338     ; 5.192      ;
; -4.492 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[8]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.338     ; 5.192      ;
; -4.492 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[17] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.338     ; 5.192      ;
; -4.492 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[16] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.338     ; 5.192      ;
; -4.492 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[9]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.338     ; 5.192      ;
; -4.492 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[14] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.338     ; 5.192      ;
; -4.492 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[13] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.338     ; 5.192      ;
; -4.492 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[6]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.338     ; 5.192      ;
; -4.479 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|mI2C_DATA[4]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.329     ; 5.188      ;
; -4.479 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|mI2C_DATA[10]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.329     ; 5.188      ;
; -4.476 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|mI2C_DATA[2]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.308     ; 5.206      ;
; -4.476 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|mI2C_DATA[3]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.308     ; 5.206      ;
; -4.476 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|mI2C_DATA[0]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.308     ; 5.206      ;
; -4.476 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|mI2C_DATA[22]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.308     ; 5.206      ;
; -4.476 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|mI2C_DATA[23]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.308     ; 5.206      ;
; -4.476 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|mI2C_DATA[18]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.308     ; 5.206      ;
; -4.476 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|mI2C_DATA[8]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.308     ; 5.206      ;
; -4.476 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|mI2C_DATA[9]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.308     ; 5.206      ;
; -4.476 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|mI2C_DATA[13]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.308     ; 5.206      ;
; -4.476 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|mI2C_DATA[6]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.308     ; 5.206      ;
; -4.476 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|mI2C_DATA[7]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.308     ; 5.206      ;
; -4.475 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|mI2C_DATA[11]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.329     ; 5.184      ;
; -4.466 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[1]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.307     ; 5.197      ;
; -4.466 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[0]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.307     ; 5.197      ;
; -4.466 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[22] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.307     ; 5.197      ;
; -4.466 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[20] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.307     ; 5.197      ;
; -4.466 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[21] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.307     ; 5.197      ;
; -4.466 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[23] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.307     ; 5.197      ;
; -4.466 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[19] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.338     ; 5.166      ;
; -4.466 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[18] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.338     ; 5.166      ;
; -4.466 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[11] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.338     ; 5.166      ;
; -4.466 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[12] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.338     ; 5.166      ;
; -4.466 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[15] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.338     ; 5.166      ;
; -4.466 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[8]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.338     ; 5.166      ;
; -4.466 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[17] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.338     ; 5.166      ;
; -4.466 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[16] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.338     ; 5.166      ;
; -4.466 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[9]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.338     ; 5.166      ;
; -4.466 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[14] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.338     ; 5.166      ;
; -4.466 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[13] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.338     ; 5.166      ;
; -4.466 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[6]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.338     ; 5.166      ;
; -4.453 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|mI2C_DATA[4]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.329     ; 5.162      ;
; -4.453 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|mI2C_DATA[10]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.329     ; 5.162      ;
; -4.449 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|mI2C_DATA[11]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.329     ; 5.158      ;
; -4.447 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[19] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.329     ; 5.156      ;
; -4.447 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[18] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.329     ; 5.156      ;
; -4.447 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[11] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.329     ; 5.156      ;
; -4.447 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[12] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.329     ; 5.156      ;
; -4.447 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[15] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.329     ; 5.156      ;
; -4.447 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[8]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.329     ; 5.156      ;
; -4.447 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[17] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.329     ; 5.156      ;
; -4.447 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[16] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.329     ; 5.156      ;
; -4.447 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[9]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.329     ; 5.156      ;
; -4.447 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[14] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.329     ; 5.156      ;
; -4.447 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[13] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.329     ; 5.156      ;
; -4.447 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[6]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.329     ; 5.156      ;
; -4.445 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[19] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.336     ; 5.147      ;
; -4.445 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[18] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.336     ; 5.147      ;
; -4.445 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[11] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.336     ; 5.147      ;
; -4.445 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[12] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.336     ; 5.147      ;
; -4.445 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[15] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.336     ; 5.147      ;
; -4.445 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[8]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.336     ; 5.147      ;
; -4.445 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[17] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.336     ; 5.147      ;
; -4.445 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[16] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.336     ; 5.147      ;
; -4.445 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[9]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.336     ; 5.147      ;
; -4.445 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[14] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.336     ; 5.147      ;
+--------+------------------------------------------+--------------------------------------------+--------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'rClk[0]'                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                   ; To Node                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.347 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                      ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.003     ; 5.382      ;
; -4.345 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                      ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.003     ; 5.380      ;
; -4.321 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                      ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.005      ; 5.364      ;
; -4.319 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                      ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.005      ; 5.362      ;
; -4.311 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                      ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.003     ; 5.346      ;
; -4.309 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                      ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.003     ; 5.344      ;
; -4.278 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                      ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.005      ; 5.321      ;
; -4.276 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                      ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.005      ; 5.319      ;
; -4.132 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                      ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.004      ; 5.174      ;
; -4.130 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                      ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.004      ; 5.172      ;
; -4.117 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                    ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 5.155      ;
; -4.117 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                    ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 5.155      ;
; -4.117 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                    ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 5.155      ;
; -4.117 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                    ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 5.155      ;
; -4.117 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                    ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 5.155      ;
; -4.117 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                    ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 5.155      ;
; -4.088 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                      ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.004      ; 5.130      ;
; -4.086 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                      ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.004      ; 5.128      ;
; -4.084 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                      ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.003     ; 5.119      ;
; -4.071 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                      ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.005      ; 5.114      ;
; -4.069 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                      ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.005      ; 5.112      ;
; -4.061 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                    ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 5.099      ;
; -4.061 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                    ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 5.099      ;
; -4.061 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                    ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 5.099      ;
; -4.061 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                    ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 5.099      ;
; -4.061 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                    ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 5.099      ;
; -4.061 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                    ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 5.099      ;
; -4.059 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                    ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.011     ; 5.086      ;
; -4.059 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                    ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.011     ; 5.086      ;
; -4.059 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                    ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.011     ; 5.086      ;
; -4.059 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                    ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.011     ; 5.086      ;
; -4.059 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                    ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.011     ; 5.086      ;
; -4.059 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                    ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.011     ; 5.086      ;
; -4.058 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                      ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.005      ; 5.101      ;
; -4.048 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                      ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.003     ; 5.083      ;
; -4.044 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                    ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.011     ; 5.071      ;
; -4.044 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                    ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.011     ; 5.071      ;
; -4.044 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                    ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.011     ; 5.071      ;
; -4.044 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                    ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.011     ; 5.071      ;
; -4.044 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                    ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.011     ; 5.071      ;
; -4.044 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                    ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.011     ; 5.071      ;
; -4.035 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                      ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.005      ; 5.078      ;
; -4.033 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                      ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.005      ; 5.076      ;
; -4.015 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                      ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.005      ; 5.058      ;
; -4.010 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                    ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 5.048      ;
; -4.010 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                    ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 5.048      ;
; -4.010 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                    ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 5.048      ;
; -4.010 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                    ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 5.048      ;
; -4.010 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                    ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 5.048      ;
; -4.010 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                    ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 5.048      ;
; -4.008 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                      ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.016     ; 5.030      ;
; -4.007 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                      ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.016     ; 5.029      ;
; -4.003 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                    ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.011     ; 5.030      ;
; -4.003 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                    ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.011     ; 5.030      ;
; -4.003 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                    ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.011     ; 5.030      ;
; -4.003 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                    ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.011     ; 5.030      ;
; -4.003 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                    ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.011     ; 5.030      ;
; -4.003 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                    ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.011     ; 5.030      ;
; -4.001 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                    ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.011     ; 5.028      ;
; -4.001 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                    ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.011     ; 5.028      ;
; -4.001 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                    ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.011     ; 5.028      ;
; -4.001 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                    ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.011     ; 5.028      ;
; -4.001 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                    ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.011     ; 5.028      ;
; -4.001 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                    ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.011     ; 5.028      ;
; -3.982 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                    ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 5.020      ;
; -3.982 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                    ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 5.020      ;
; -3.982 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                    ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 5.020      ;
; -3.982 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                    ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 5.020      ;
; -3.982 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                    ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 5.020      ;
; -3.982 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                    ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 5.020      ;
; -3.982 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                      ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.008     ; 5.012      ;
; -3.981 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                      ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.008     ; 5.011      ;
; -3.978 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                      ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.006     ; 5.010      ;
; -3.977 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                      ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.006     ; 5.009      ;
; -3.972 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                      ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.016     ; 4.994      ;
; -3.971 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                      ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.016     ; 4.993      ;
; -3.956 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                      ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.003     ; 4.991      ;
; -3.954 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                      ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.003     ; 4.989      ;
; -3.949 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.056      ; 4.965      ;
; -3.949 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.056      ; 4.965      ;
; -3.949 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.056      ; 4.965      ;
; -3.949 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.056      ; 4.965      ;
; -3.949 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.056      ; 4.965      ;
; -3.949 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.056      ; 4.965      ;
; -3.949 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.056      ; 4.965      ;
; -3.949 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.056      ; 4.965      ;
; -3.942 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                      ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.007     ; 4.973      ;
; -3.939 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                      ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.008     ; 4.969      ;
; -3.938 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                      ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.008     ; 4.968      ;
; -3.923 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                      ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.005      ; 4.966      ;
; -3.922 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                      ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.006     ; 4.954      ;
; -3.921 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                      ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.005      ; 4.964      ;
; -3.921 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                      ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.006     ; 4.953      ;
; -3.920 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                      ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.017     ; 4.941      ;
; -3.919 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                      ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.017     ; 4.940      ;
; -3.916 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                      ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.001      ; 4.955      ;
; -3.906 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                      ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.007     ; 4.937      ;
; -3.905 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                      ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.017     ; 4.926      ;
; -3.904 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                      ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.017     ; 4.925      ;
; -3.901 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                     ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.007     ; 4.932      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'u6|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                              ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; -2.700 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[16]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.758     ; 3.980      ;
; -2.700 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[17]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.758     ; 3.980      ;
; -2.678 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[15]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.755     ; 3.961      ;
; -2.535 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|WR_MASK[0]    ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.754     ; 3.819      ;
; -2.535 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mWR           ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.754     ; 3.819      ;
; -2.535 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|WR_MASK[1]    ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.754     ; 3.819      ;
; -2.446 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[8]      ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.758     ; 3.726      ;
; -2.446 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[10]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.758     ; 3.726      ;
; -2.446 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[14]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.758     ; 3.726      ;
; -2.434 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[12]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.753     ; 3.719      ;
; -2.434 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[18]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.753     ; 3.719      ;
; -2.434 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[22]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.753     ; 3.719      ;
; -2.434 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[20]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.753     ; 3.719      ;
; -2.434 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[21]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.753     ; 3.719      ;
; -2.183 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[9]      ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.754     ; 3.467      ;
; -2.183 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[11]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.754     ; 3.467      ;
; -2.183 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[13]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.754     ; 3.467      ;
; -2.183 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[19]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.754     ; 3.467      ;
; -2.166 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mRD           ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.754     ; 3.450      ;
; -2.166 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|RD_MASK[0]    ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.754     ; 3.450      ;
; -2.166 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|RD_MASK[1]    ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.754     ; 3.450      ;
; -2.027 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[9]  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.757     ; 3.308      ;
; -2.027 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[10] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.757     ; 3.308      ;
; -2.027 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[11] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.757     ; 3.308      ;
; -2.027 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[12] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.757     ; 3.308      ;
; -2.027 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[13] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.757     ; 3.308      ;
; -2.027 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[14] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.757     ; 3.308      ;
; -2.027 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[15] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.757     ; 3.308      ;
; -2.027 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[16] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.757     ; 3.308      ;
; -2.027 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[17] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.757     ; 3.308      ;
; -2.027 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[18] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.757     ; 3.308      ;
; -2.027 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[19] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.757     ; 3.308      ;
; -2.027 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[20] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.757     ; 3.308      ;
; -2.027 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[21] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.757     ; 3.308      ;
; -2.027 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[22] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.757     ; 3.308      ;
; -2.027 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[8]  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.757     ; 3.308      ;
; -1.722 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[9]  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.753     ; 3.007      ;
; -1.722 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[10] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.753     ; 3.007      ;
; -1.722 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[11] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.753     ; 3.007      ;
; -1.722 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[12] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.753     ; 3.007      ;
; -1.722 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[13] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.753     ; 3.007      ;
; -1.722 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[14] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.753     ; 3.007      ;
; -1.722 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[15] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.753     ; 3.007      ;
; -1.722 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[16] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.753     ; 3.007      ;
; -1.722 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[17] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.753     ; 3.007      ;
; -1.722 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[18] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.753     ; 3.007      ;
; -1.722 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[19] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.753     ; 3.007      ;
; -1.722 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[20] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.753     ; 3.007      ;
; -1.722 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[21] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.753     ; 3.007      ;
; -1.722 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[22] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.753     ; 3.007      ;
; -1.722 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[8]  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.753     ; 3.007      ;
; -1.668 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[9]  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.759     ; 2.947      ;
; -1.668 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[10] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.759     ; 2.947      ;
; -1.668 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[11] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.759     ; 2.947      ;
; -1.668 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[12] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.759     ; 2.947      ;
; -1.668 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[13] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.759     ; 2.947      ;
; -1.668 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[14] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.759     ; 2.947      ;
; -1.668 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[15] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.759     ; 2.947      ;
; -1.668 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[16] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.759     ; 2.947      ;
; -1.668 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[17] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.759     ; 2.947      ;
; -1.668 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[18] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.759     ; 2.947      ;
; -1.668 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[19] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.759     ; 2.947      ;
; -1.668 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[20] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.759     ; 2.947      ;
; -1.668 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[21] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.759     ; 2.947      ;
; -1.668 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[22] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.759     ; 2.947      ;
; -1.668 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[8]  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.759     ; 2.947      ;
; -1.608 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[9]  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.764     ; 2.882      ;
; -1.608 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[10] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.764     ; 2.882      ;
; -1.608 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[11] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.764     ; 2.882      ;
; -1.608 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[12] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.764     ; 2.882      ;
; -1.608 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[13] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.764     ; 2.882      ;
; -1.608 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[14] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.764     ; 2.882      ;
; -1.608 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[15] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.764     ; 2.882      ;
; -1.608 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[16] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.764     ; 2.882      ;
; -1.608 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[17] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.764     ; 2.882      ;
; -1.608 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[18] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.764     ; 2.882      ;
; -1.608 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[19] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.764     ; 2.882      ;
; -1.608 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[20] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.764     ; 2.882      ;
; -1.608 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[21] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.764     ; 2.882      ;
; -1.608 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[22] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.764     ; 2.882      ;
; -1.608 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[8]  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.764     ; 2.882      ;
; 0.940  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1] ; Sdram_Control_4Port:u7|mADDR[16]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; 0.003      ; 7.101      ;
; 0.940  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1] ; Sdram_Control_4Port:u7|mADDR[17]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; 0.003      ; 7.101      ;
; 0.958  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0] ; Sdram_Control_4Port:u7|mADDR[16]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.001     ; 7.079      ;
; 0.958  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0] ; Sdram_Control_4Port:u7|mADDR[17]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.001     ; 7.079      ;
; 0.962  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1] ; Sdram_Control_4Port:u7|mADDR[15]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; 0.006      ; 7.082      ;
; 0.980  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0] ; Sdram_Control_4Port:u7|mADDR[15]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; 0.002      ; 7.060      ;
; 0.988  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[2] ; Sdram_Control_4Port:u7|mADDR[16]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; 0.003      ; 7.053      ;
; 0.988  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[2] ; Sdram_Control_4Port:u7|mADDR[17]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; 0.003      ; 7.053      ;
; 0.988  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1] ; Sdram_Control_4Port:u7|mADDR[16]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.001     ; 7.049      ;
; 0.988  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1] ; Sdram_Control_4Port:u7|mADDR[17]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.001     ; 7.049      ;
; 1.010  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[2] ; Sdram_Control_4Port:u7|mADDR[15]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; 0.006      ; 7.034      ;
; 1.010  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1] ; Sdram_Control_4Port:u7|mADDR[15]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; 0.002      ; 7.030      ;
; 1.053  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[2] ; Sdram_Control_4Port:u7|mADDR[16]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.001     ; 6.984      ;
; 1.053  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[2] ; Sdram_Control_4Port:u7|mADDR[17]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.001     ; 6.984      ;
; 1.054  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0] ; Sdram_Control_4Port:u7|mADDR[16]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; 0.003      ; 6.987      ;
; 1.054  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0] ; Sdram_Control_4Port:u7|mADDR[17]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; 0.003      ; 6.987      ;
; 1.075  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[2] ; Sdram_Control_4Port:u7|mADDR[15]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; 0.002      ; 6.965      ;
; 1.076  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0] ; Sdram_Control_4Port:u7|mADDR[15]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; 0.006      ; 6.968      ;
; 1.092  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]  ; Sdram_Control_4Port:u7|mADDR[16]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.011     ; 6.935      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                              ;
+--------+---------------------------------+---------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                               ; Launch Clock                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; 2.939  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; CLOCK_50    ; 0.500        ; 2.855      ; 0.731      ;
; 2.947  ; rClk[0]                         ; rClk[0]                               ; rClk[0]                         ; CLOCK_50    ; 0.500        ; 2.863      ; 0.731      ;
; 3.439  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; CLOCK_50    ; 1.000        ; 2.855      ; 0.731      ;
; 3.447  ; rClk[0]                         ; rClk[0]                               ; rClk[0]                         ; CLOCK_50    ; 1.000        ; 2.863      ; 0.731      ;
; 13.407 ; Reset_Delay:u2|Cont[8]          ; Reset_Delay:u2|oRST_2                 ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.011     ; 6.620      ;
; 13.470 ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|oRST_2                 ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.011     ; 6.557      ;
; 13.515 ; Reset_Delay:u2|Cont[8]          ; Reset_Delay:u2|oRST_0                 ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.010      ; 6.533      ;
; 13.578 ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|oRST_0                 ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.010      ; 6.470      ;
; 13.584 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|oRST_2                 ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.015     ; 6.439      ;
; 13.633 ; Reset_Delay:u2|Cont[7]          ; Reset_Delay:u2|oRST_2                 ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.011     ; 6.394      ;
; 13.694 ; Reset_Delay:u2|Cont[6]          ; Reset_Delay:u2|oRST_2                 ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.011     ; 6.333      ;
; 13.703 ; Reset_Delay:u2|Cont[13]         ; Reset_Delay:u2|oRST_2                 ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.011     ; 6.324      ;
; 13.708 ; Reset_Delay:u2|Cont[11]         ; Reset_Delay:u2|oRST_2                 ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.011     ; 6.319      ;
; 13.728 ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|oRST_2                 ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.015     ; 6.295      ;
; 13.741 ; Reset_Delay:u2|Cont[7]          ; Reset_Delay:u2|oRST_0                 ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.010      ; 6.307      ;
; 13.802 ; Reset_Delay:u2|Cont[6]          ; Reset_Delay:u2|oRST_0                 ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.010      ; 6.246      ;
; 13.811 ; Reset_Delay:u2|Cont[13]         ; Reset_Delay:u2|oRST_0                 ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.010      ; 6.237      ;
; 13.816 ; Reset_Delay:u2|Cont[11]         ; Reset_Delay:u2|oRST_0                 ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.010      ; 6.232      ;
; 13.868 ; Reset_Delay:u2|Cont[10]         ; Reset_Delay:u2|oRST_2                 ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.011     ; 6.159      ;
; 13.868 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|oRST_2                 ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.015     ; 6.155      ;
; 13.873 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|oRST_2                 ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.011     ; 6.154      ;
; 13.902 ; Reset_Delay:u2|Cont[3]          ; Reset_Delay:u2|oRST_2                 ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.011     ; 6.125      ;
; 13.976 ; Reset_Delay:u2|Cont[10]         ; Reset_Delay:u2|oRST_0                 ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.010      ; 6.072      ;
; 13.981 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|oRST_0                 ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.010      ; 6.067      ;
; 14.010 ; Reset_Delay:u2|Cont[3]          ; Reset_Delay:u2|oRST_0                 ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.010      ; 6.038      ;
; 14.021 ; Reset_Delay:u2|Cont[9]          ; Reset_Delay:u2|oRST_2                 ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.011     ; 6.006      ;
; 14.052 ; Reset_Delay:u2|Cont[14]         ; Reset_Delay:u2|oRST_2                 ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.011     ; 5.975      ;
; 14.057 ; Reset_Delay:u2|Cont[4]          ; Reset_Delay:u2|oRST_2                 ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.011     ; 5.970      ;
; 14.069 ; Reset_Delay:u2|Cont[16]         ; Reset_Delay:u2|oRST_2                 ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.015     ; 5.954      ;
; 14.083 ; Reset_Delay:u2|Cont[2]          ; Reset_Delay:u2|oRST_2                 ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.011     ; 5.944      ;
; 14.105 ; Reset_Delay:u2|Cont[18]         ; Reset_Delay:u2|oRST_2                 ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.015     ; 5.918      ;
; 14.129 ; Reset_Delay:u2|Cont[9]          ; Reset_Delay:u2|oRST_0                 ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.010      ; 5.919      ;
; 14.140 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.004     ; 5.894      ;
; 14.140 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.004     ; 5.894      ;
; 14.140 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.004     ; 5.894      ;
; 14.140 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.004     ; 5.894      ;
; 14.140 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.004     ; 5.894      ;
; 14.140 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.004     ; 5.894      ;
; 14.140 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.004     ; 5.894      ;
; 14.140 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.004     ; 5.894      ;
; 14.140 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.004     ; 5.894      ;
; 14.140 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.004     ; 5.894      ;
; 14.140 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.004     ; 5.894      ;
; 14.140 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.004     ; 5.894      ;
; 14.140 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.004     ; 5.894      ;
; 14.141 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|oRST_2                 ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.015     ; 5.882      ;
; 14.160 ; Reset_Delay:u2|Cont[14]         ; Reset_Delay:u2|oRST_0                 ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.010      ; 5.888      ;
; 14.165 ; Reset_Delay:u2|Cont[4]          ; Reset_Delay:u2|oRST_0                 ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.010      ; 5.883      ;
; 14.166 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.004     ; 5.868      ;
; 14.166 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.004     ; 5.868      ;
; 14.166 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.004     ; 5.868      ;
; 14.166 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.004     ; 5.868      ;
; 14.166 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.004     ; 5.868      ;
; 14.166 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.004     ; 5.868      ;
; 14.166 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.004     ; 5.868      ;
; 14.166 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.004     ; 5.868      ;
; 14.166 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.004     ; 5.868      ;
; 14.166 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.004     ; 5.868      ;
; 14.166 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.004     ; 5.868      ;
; 14.166 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.004     ; 5.868      ;
; 14.166 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.004     ; 5.868      ;
; 14.177 ; Reset_Delay:u2|Cont[16]         ; Reset_Delay:u2|oRST_0                 ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.006      ; 5.867      ;
; 14.187 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.002     ; 5.849      ;
; 14.187 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.002     ; 5.849      ;
; 14.187 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.002     ; 5.849      ;
; 14.187 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.002     ; 5.849      ;
; 14.187 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.002     ; 5.849      ;
; 14.187 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.002     ; 5.849      ;
; 14.187 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.002     ; 5.849      ;
; 14.187 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.002     ; 5.849      ;
; 14.187 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.002     ; 5.849      ;
; 14.187 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.002     ; 5.849      ;
; 14.187 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.002     ; 5.849      ;
; 14.187 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.002     ; 5.849      ;
; 14.187 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.002     ; 5.849      ;
; 14.188 ; I2C_CCD_Config:u8|combo_cnt[0]  ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.004     ; 5.846      ;
; 14.188 ; I2C_CCD_Config:u8|combo_cnt[0]  ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.004     ; 5.846      ;
; 14.188 ; I2C_CCD_Config:u8|combo_cnt[0]  ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.004     ; 5.846      ;
; 14.188 ; I2C_CCD_Config:u8|combo_cnt[0]  ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.004     ; 5.846      ;
; 14.188 ; I2C_CCD_Config:u8|combo_cnt[0]  ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.004     ; 5.846      ;
; 14.188 ; I2C_CCD_Config:u8|combo_cnt[0]  ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.004     ; 5.846      ;
; 14.188 ; I2C_CCD_Config:u8|combo_cnt[0]  ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.004     ; 5.846      ;
; 14.188 ; I2C_CCD_Config:u8|combo_cnt[0]  ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.004     ; 5.846      ;
; 14.188 ; I2C_CCD_Config:u8|combo_cnt[0]  ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.004     ; 5.846      ;
; 14.188 ; I2C_CCD_Config:u8|combo_cnt[0]  ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.004     ; 5.846      ;
; 14.188 ; I2C_CCD_Config:u8|combo_cnt[0]  ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.004     ; 5.846      ;
; 14.188 ; I2C_CCD_Config:u8|combo_cnt[0]  ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.004     ; 5.846      ;
; 14.188 ; I2C_CCD_Config:u8|combo_cnt[0]  ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.004     ; 5.846      ;
; 14.191 ; Reset_Delay:u2|Cont[2]          ; Reset_Delay:u2|oRST_0                 ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.010      ; 5.857      ;
; 14.213 ; Reset_Delay:u2|Cont[18]         ; Reset_Delay:u2|oRST_0                 ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.006      ; 5.831      ;
; 14.226 ; Reset_Delay:u2|Cont[1]          ; Reset_Delay:u2|oRST_2                 ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.011     ; 5.801      ;
; 14.243 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.002     ; 5.793      ;
; 14.243 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.002     ; 5.793      ;
; 14.243 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.002     ; 5.793      ;
; 14.243 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.002     ; 5.793      ;
; 14.243 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.002     ; 5.793      ;
; 14.243 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.002     ; 5.793      ;
; 14.243 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.002     ; 5.793      ;
; 14.243 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.002     ; 5.793      ;
; 14.243 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.002     ; 5.793      ;
+--------+---------------------------------+---------------------------------------+---------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                           ;
+--------+------------------------------------------+------------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                  ; Launch Clock                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+------------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; -2.695 ; rClk[0]                                  ; rClk[0]                                  ; rClk[0]                         ; CLOCK_50    ; 0.000        ; 2.863      ; 0.731      ;
; -2.687 ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; CLOCK_50    ; 0.000        ; 2.855      ; 0.731      ;
; -2.195 ; rClk[0]                                  ; rClk[0]                                  ; rClk[0]                         ; CLOCK_50    ; -0.500       ; 2.863      ; 0.731      ;
; -2.187 ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; CLOCK_50    ; -0.500       ; 2.855      ; 0.731      ;
; 0.445  ; Reset_Delay:u2|Cont[0]                   ; Reset_Delay:u2|Cont[0]                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Reset_Delay:u2|oRST_2                    ; Reset_Delay:u2|oRST_2                    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Reset_Delay:u2|oRST_0                    ; Reset_Delay:u2|oRST_0                    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; I2C_CCD_Config:u8|senosr_exposure[2]     ; I2C_CCD_Config:u8|senosr_exposure[2]     ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.624  ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.910      ;
; 0.629  ; Reset_Delay:u2|Cont[31]                  ; Reset_Delay:u2|Cont[31]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.915      ;
; 0.629  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.915      ;
; 0.630  ; I2C_CCD_Config:u8|senosr_exposure[15]    ; I2C_CCD_Config:u8|senosr_exposure[15]    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.916      ;
; 0.960  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.246      ;
; 0.966  ; I2C_CCD_Config:u8|combo_cnt[12]          ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.252      ;
; 0.967  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.253      ;
; 0.968  ; Reset_Delay:u2|Cont[0]                   ; Reset_Delay:u2|Cont[1]                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.254      ;
; 0.968  ; Reset_Delay:u2|Cont[16]                  ; Reset_Delay:u2|Cont[16]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.254      ;
; 0.968  ; I2C_CCD_Config:u8|senosr_exposure[3]     ; I2C_CCD_Config:u8|senosr_exposure[3]     ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.254      ;
; 0.972  ; Reset_Delay:u2|Cont[9]                   ; Reset_Delay:u2|Cont[9]                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.258      ;
; 0.972  ; Reset_Delay:u2|Cont[11]                  ; Reset_Delay:u2|Cont[11]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.258      ;
; 0.972  ; I2C_CCD_Config:u8|combo_cnt[3]           ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.258      ;
; 0.975  ; Reset_Delay:u2|Cont[17]                  ; Reset_Delay:u2|Cont[17]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.261      ;
; 0.975  ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.261      ;
; 0.976  ; Reset_Delay:u2|Cont[2]                   ; Reset_Delay:u2|Cont[2]                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.262      ;
; 0.976  ; Reset_Delay:u2|Cont[18]                  ; Reset_Delay:u2|Cont[18]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.262      ;
; 0.976  ; Reset_Delay:u2|Cont[25]                  ; Reset_Delay:u2|Cont[25]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.262      ;
; 0.976  ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.262      ;
; 0.976  ; I2C_CCD_Config:u8|combo_cnt[9]           ; I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.262      ;
; 0.976  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.262      ;
; 0.976  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.262      ;
; 0.977  ; Reset_Delay:u2|Cont[4]                   ; Reset_Delay:u2|Cont[4]                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.263      ;
; 0.977  ; Reset_Delay:u2|Cont[7]                   ; Reset_Delay:u2|Cont[7]                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.263      ;
; 0.977  ; Reset_Delay:u2|Cont[13]                  ; Reset_Delay:u2|Cont[13]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.263      ;
; 0.977  ; Reset_Delay:u2|Cont[14]                  ; Reset_Delay:u2|Cont[14]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.263      ;
; 0.977  ; Reset_Delay:u2|Cont[15]                  ; Reset_Delay:u2|Cont[15]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.263      ;
; 0.977  ; Reset_Delay:u2|Cont[20]                  ; Reset_Delay:u2|Cont[20]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.263      ;
; 0.977  ; Reset_Delay:u2|Cont[23]                  ; Reset_Delay:u2|Cont[23]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.263      ;
; 0.977  ; Reset_Delay:u2|Cont[27]                  ; Reset_Delay:u2|Cont[27]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.263      ;
; 0.977  ; Reset_Delay:u2|Cont[29]                  ; Reset_Delay:u2|Cont[29]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.263      ;
; 0.977  ; Reset_Delay:u2|Cont[30]                  ; Reset_Delay:u2|Cont[30]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.263      ;
; 0.977  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.263      ;
; 0.977  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.263      ;
; 0.977  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.263      ;
; 0.977  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.263      ;
; 0.977  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.263      ;
; 0.980  ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.266      ;
; 0.980  ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.266      ;
; 0.981  ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.267      ;
; 0.984  ; I2C_CCD_Config:u8|combo_cnt[14]          ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.270      ;
; 0.984  ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.270      ;
; 0.985  ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.271      ;
; 1.014  ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.300      ;
; 1.014  ; I2C_CCD_Config:u8|senosr_exposure[9]     ; I2C_CCD_Config:u8|senosr_exposure[9]     ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.300      ;
; 1.015  ; Reset_Delay:u2|Cont[8]                   ; Reset_Delay:u2|Cont[8]                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.301      ;
; 1.015  ; Reset_Delay:u2|Cont[24]                  ; Reset_Delay:u2|Cont[24]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.301      ;
; 1.015  ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.301      ;
; 1.015  ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.301      ;
; 1.015  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.301      ;
; 1.016  ; Reset_Delay:u2|Cont[3]                   ; Reset_Delay:u2|Cont[3]                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.302      ;
; 1.016  ; Reset_Delay:u2|Cont[5]                   ; Reset_Delay:u2|Cont[5]                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.302      ;
; 1.016  ; Reset_Delay:u2|Cont[6]                   ; Reset_Delay:u2|Cont[6]                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.302      ;
; 1.016  ; Reset_Delay:u2|Cont[10]                  ; Reset_Delay:u2|Cont[10]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.302      ;
; 1.016  ; Reset_Delay:u2|Cont[19]                  ; Reset_Delay:u2|Cont[19]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.302      ;
; 1.016  ; Reset_Delay:u2|Cont[21]                  ; Reset_Delay:u2|Cont[21]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.302      ;
; 1.016  ; Reset_Delay:u2|Cont[22]                  ; Reset_Delay:u2|Cont[22]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.302      ;
; 1.016  ; Reset_Delay:u2|Cont[26]                  ; Reset_Delay:u2|Cont[26]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.302      ;
; 1.016  ; Reset_Delay:u2|Cont[28]                  ; Reset_Delay:u2|Cont[28]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.302      ;
; 1.016  ; Reset_Delay:u2|Cont[12]                  ; Reset_Delay:u2|Cont[12]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.302      ;
; 1.016  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.302      ;
; 1.016  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.302      ;
; 1.016  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.302      ;
; 1.016  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.302      ;
; 1.016  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.302      ;
; 1.018  ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.304      ;
; 1.018  ; I2C_CCD_Config:u8|senosr_exposure[11]    ; I2C_CCD_Config:u8|senosr_exposure[11]    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.304      ;
; 1.018  ; I2C_CCD_Config:u8|senosr_exposure[13]    ; I2C_CCD_Config:u8|senosr_exposure[13]    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.304      ;
; 1.019  ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.305      ;
; 1.019  ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.305      ;
; 1.019  ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.305      ;
; 1.023  ; I2C_CCD_Config:u8|senosr_exposure[7]     ; I2C_CCD_Config:u8|senosr_exposure[7]     ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.309      ;
; 1.027  ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.313      ;
; 1.029  ; I2C_CCD_Config:u8|senosr_exposure[4]     ; I2C_CCD_Config:u8|senosr_exposure[4]     ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.315      ;
; 1.031  ; I2C_CCD_Config:u8|senosr_exposure[6]     ; I2C_CCD_Config:u8|senosr_exposure[6]     ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.317      ;
; 1.186  ; I2C_CCD_Config:u8|senosr_exposure[8]     ; I2C_CCD_Config:u8|senosr_exposure[8]     ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.472      ;
; 1.195  ; I2C_CCD_Config:u8|combo_cnt[4]           ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.481      ;
; 1.195  ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.481      ;
; 1.199  ; I2C_CCD_Config:u8|combo_cnt[13]          ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.485      ;
; 1.199  ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.485      ;
; 1.234  ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.520      ;
; 1.243  ; I2C_CCD_Config:u8|senosr_exposure[5]     ; I2C_CCD_Config:u8|senosr_exposure[5]     ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.529      ;
; 1.245  ; I2C_CCD_Config:u8|senosr_exposure[14]    ; I2C_CCD_Config:u8|senosr_exposure[14]    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.531      ;
; 1.247  ; I2C_CCD_Config:u8|senosr_exposure[12]    ; I2C_CCD_Config:u8|senosr_exposure[12]    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.533      ;
; 1.250  ; Reset_Delay:u2|Cont[1]                   ; Reset_Delay:u2|Cont[1]                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.536      ;
; 1.251  ; I2C_CCD_Config:u8|senosr_exposure[10]    ; I2C_CCD_Config:u8|senosr_exposure[10]    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.537      ;
; 1.392  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.678      ;
; 1.398  ; I2C_CCD_Config:u8|combo_cnt[12]          ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.684      ;
; 1.399  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.685      ;
; 1.400  ; Reset_Delay:u2|Cont[16]                  ; Reset_Delay:u2|Cont[17]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.686      ;
; 1.400  ; Reset_Delay:u2|Cont[0]                   ; Reset_Delay:u2|Cont[2]                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.686      ;
; 1.400  ; I2C_CCD_Config:u8|senosr_exposure[3]     ; I2C_CCD_Config:u8|senosr_exposure[4]     ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.686      ;
+--------+------------------------------------------+------------------------------------------+---------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'GPIO_1[0]'                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                    ; To Node                                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.029 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                                              ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 1.662      ; 0.919      ;
; -1.022 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                                              ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 1.662      ; 0.926      ;
; -0.815 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                                              ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 1.451      ; 0.922      ;
; -0.804 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                                              ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 1.451      ; 0.933      ;
; -0.655 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                                              ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 1.451      ; 1.082      ;
; -0.640 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                                              ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 1.437      ; 1.083      ;
; -0.504 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[7]                                                                     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 1.637      ; 1.419      ;
; -0.445 ; Sobel:u12|m12[0]                                                                                                                                             ; Sobel:u12|m13[0]                                                                                                                                                                        ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 1.783      ; 1.624      ;
; -0.439 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                                              ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 1.437      ; 1.284      ;
; -0.430 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                                              ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 1.662      ; 1.518      ;
; -0.386 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                                              ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 1.431      ; 1.331      ;
; -0.384 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                                              ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 1.437      ; 1.339      ;
; -0.277 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                                              ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 1.437      ; 1.446      ;
; -0.200 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                                              ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 1.451      ; 1.537      ;
; -0.197 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                                              ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 1.431      ; 1.520      ;
; -0.089 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                                              ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 1.390      ; 1.587      ;
; 0.131  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                                              ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 1.390      ; 1.807      ;
; 0.163  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                                              ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 1.390      ; 1.839      ;
; 0.190  ; rCCD_DATA[5]                                                                                                                                                 ; CCD_Capture:u3|mCCD_DATA[5]                                                                                                                                                             ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 1.451      ; 1.927      ;
; 0.349  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg7 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 1.763      ; 2.362      ;
; 0.445  ; CCD_Capture:u3|Frame_Cont[0]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[0]                                                                                                                                                            ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                     ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                                                ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                               ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                               ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                                               ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                                               ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                               ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                               ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                               ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                                               ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                                               ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                               ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                               ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                               ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                               ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                                               ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                               ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                                               ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.487  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                                              ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 1.087      ; 1.860      ;
; 0.493  ; rCCD_DATA[4]                                                                                                                                                 ; CCD_Capture:u3|mCCD_DATA[4]                                                                                                                                                             ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 1.274      ; 2.053      ;
; 0.546  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                                              ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 1.662      ; 2.494      ;
; 0.554  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                                              ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 1.087      ; 1.927      ;
; 0.563  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 1.491      ; 2.304      ;
; 0.576  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[6]                                                                     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.575      ; 1.437      ;
; 0.581  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 1.491      ; 2.322      ;
; 0.612  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0]                            ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.898      ;
; 0.612  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4]                            ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.898      ;
; 0.615  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9]                            ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.901      ;
; 0.618  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2]                            ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.904      ;
; 0.620  ; Sobel:u12|m13[2]                                                                                                                                             ; Sobel:u12|m14[2]                                                                                                                                                                        ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.906      ;
; 0.624  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[8]                                                                     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.338      ; 1.248      ;
; 0.626  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.912      ;
; 0.629  ; CCD_Capture:u3|Frame_Cont[15]                                                                                                                                ; CCD_Capture:u3|Frame_Cont[15]                                                                                                                                                           ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.915      ;
; 0.629  ; CCD_Capture:u3|X_Cont[15]                                                                                                                                    ; CCD_Capture:u3|X_Cont[15]                                                                                                                                                               ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.915      ;
; 0.629  ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                                                ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.915      ;
; 0.635  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[0]                                                                     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.921      ;
; 0.638  ; rCCD_DATA[9]                                                                                                                                                 ; CCD_Capture:u3|mCCD_DATA[9]                                                                                                                                                             ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 1.281      ; 2.205      ;
; 0.642  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[3]                                                                     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.928      ;
; 0.644  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[1]                                                                     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.930      ;
; 0.645  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                                               ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.931      ;
; 0.646  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                               ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.932      ;
; 0.649  ; rCCD_DATA[2]                                                                                                                                                 ; CCD_Capture:u3|mCCD_DATA[2]                                                                                                                                                             ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 1.281      ; 2.216      ;
; 0.651  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                               ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.937      ;
; 0.653  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg6 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 1.763      ; 2.666      ;
; 0.675  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[9]                                                                     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.338      ; 1.299      ;
; 0.714  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 1.491      ; 2.455      ;
; 0.762  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1]                            ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 1.048      ;
; 0.766  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3]                            ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 1.052      ;
; 0.766  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9]                            ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 1.052      ;
; 0.771  ; Sobel:u12|m23[3]                                                                                                                                             ; Sobel:u12|m24[3]                                                                                                                                                                        ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 1.057      ;
; 0.771  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 1.057      ;
; 0.779  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0]                            ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 1.065      ;
; 0.780  ; Sobel:u12|m41[1]                                                                                                                                             ; Sobel:u12|m42[1]                                                                                                                                                                        ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 1.066      ;
; 0.787  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[5]                                                                     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 1.073      ;
; 0.794  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[6]                             ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a6~porta_datain_reg1                                ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.018      ; 1.062      ;
; 0.795  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[4]                             ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a4~porta_datain_reg1                                ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.018      ; 1.063      ;
; 0.795  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[5]                             ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a5~porta_datain_reg1                                ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.018      ; 1.063      ;
; 0.800  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg0 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 1.763      ; 2.813      ;
; 0.802  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[8]                             ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a8~porta_datain_reg1                                ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.018      ; 1.070      ;
; 0.802  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[10]                            ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a10~porta_datain_reg1                               ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.018      ; 1.070      ;
; 0.803  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[7]                                                                     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 1.089      ;
; 0.804  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[0]                             ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_datain_reg1                                ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.018      ; 1.072      ;
; 0.804  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[2]                             ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a2~porta_datain_reg1                                ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.018      ; 1.072      ;
; 0.805  ; rCCD_LVAL                                                                                                                                                    ; CCD_Capture:u3|mCCD_DATA[7]                                                                                                                                                             ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 1.091      ; 2.182      ;
; 0.809  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[3]                             ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a3~porta_datain_reg1                                ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.018      ; 1.077      ;
; 0.813  ; Sobel:u12|m13[3]                                                                                                                                             ; Sobel:u12|m14[3]                                                                                                                                                                        ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 1.099      ;
; 0.820  ; Sobel:u12|m21[0]                                                                                                                                             ; Sobel:u12|m22[0]                                                                                                                                                                        ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.334      ; 1.440      ;
; 0.826  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[5]                                                                     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.318      ; 1.430      ;
; 0.836  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg6 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 1.215      ; 2.301      ;
; 0.845  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 1.219      ; 2.314      ;
; 0.863  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8]                            ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; -0.020     ; 1.129      ;
; 0.864  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 1.219      ; 2.333      ;
; 0.884  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[4]                                                                     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.303      ; 1.473      ;
; 0.884  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg5 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 1.195      ; 2.329      ;
; 0.894  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg2 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 1.195      ; 2.339      ;
; 0.903  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                               ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; -0.020     ; 1.169      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'                                                                                                                                                                         ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.445 ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.731      ;
; 0.620 ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.906      ;
; 0.628 ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.914      ;
; 0.632 ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.918      ;
; 0.665 ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|mI2C_DATA[18]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.951      ;
; 0.670 ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; I2C_CCD_Config:u8|mI2C_DATA[23]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.956      ;
; 0.760 ; I2C_CCD_Config:u8|mI2C_DATA[10]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[10]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.046      ;
; 0.770 ; I2C_CCD_Config:u8|mI2C_DATA[5]                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[5]         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.056      ;
; 0.817 ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; I2C_CCD_Config:u8|mI2C_DATA[0]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.103      ;
; 0.817 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_DATA[23]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.103      ;
; 0.821 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_DATA[18]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.107      ;
; 0.849 ; I2C_CCD_Config:u8|mI2C_DATA[21]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[21]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.001     ; 1.134      ;
; 0.911 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_DATA[13]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.197      ;
; 0.923 ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.209      ;
; 0.936 ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.222      ;
; 0.981 ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.267      ;
; 0.988 ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.274      ;
; 1.008 ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; I2C_CCD_Config:u8|mI2C_DATA[3]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.294      ;
; 1.009 ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.295      ;
; 1.013 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.299      ;
; 1.017 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_DATA[2]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.303      ;
; 1.019 ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; I2C_CCD_Config:u8|mI2C_DATA[22]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.305      ;
; 1.049 ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.335      ;
; 1.053 ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.339      ;
; 1.053 ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.339      ;
; 1.054 ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; I2C_CCD_Config:u8|mI2C_DATA[23]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.340      ;
; 1.058 ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; I2C_CCD_Config:u8|mI2C_DATA[18]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.344      ;
; 1.115 ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|mI2C_DATA[16]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.001     ; 1.400      ;
; 1.145 ; I2C_CCD_Config:u8|mI2C_DATA[12]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[12]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.006     ; 1.425      ;
; 1.179 ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|mI2C_DATA[20]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.002      ; 1.467      ;
; 1.186 ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|mI2C_DATA[22]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.472      ;
; 1.221 ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; I2C_CCD_Config:u8|mI2C_DATA[21]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.002      ; 1.509      ;
; 1.225 ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|mI2C_DATA[23]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.511      ;
; 1.258 ; I2C_CCD_Config:u8|mI2C_DATA[7]                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[7]         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.002      ; 1.546      ;
; 1.259 ; I2C_CCD_Config:u8|mI2C_DATA[2]                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[2]         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.002      ; 1.547      ;
; 1.260 ; I2C_CCD_Config:u8|mI2C_DATA[1]                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[1]         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.002      ; 1.548      ;
; 1.265 ; I2C_CCD_Config:u8|mI2C_DATA[3]                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[3]         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.002      ; 1.553      ;
; 1.277 ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.002      ; 1.565      ;
; 1.281 ; I2C_CCD_Config:u8|mI2C_DATA[0]                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[0]         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.001      ; 1.568      ;
; 1.282 ; I2C_CCD_Config:u8|mI2C_DATA[9]                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[9]         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.004     ; 1.564      ;
; 1.289 ; I2C_CCD_Config:u8|mI2C_DATA[20]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[20]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.001     ; 1.574      ;
; 1.295 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_DATA[6]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.581      ;
; 1.297 ; I2C_CCD_Config:u8|mI2C_DATA[19]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[19]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.006     ; 1.577      ;
; 1.298 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_DATA[8]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.584      ;
; 1.311 ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.002     ; 1.595      ;
; 1.312 ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.002     ; 1.596      ;
; 1.329 ; I2C_CCD_Config:u8|mI2C_DATA[22]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[22]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.001      ; 1.616      ;
; 1.333 ; I2C_CCD_Config:u8|mI2C_DATA[14]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[14]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.006     ; 1.613      ;
; 1.344 ; I2C_CCD_Config:u8|mI2C_DATA[4]                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[4]         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.003     ; 1.627      ;
; 1.351 ; I2C_CCD_Config:u8|mI2C_DATA[11]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[11]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.009     ; 1.628      ;
; 1.369 ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; I2C_CCD_Config:u8|mI2C_DATA[20]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.002      ; 1.657      ;
; 1.387 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_DATA[1]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.001     ; 1.672      ;
; 1.389 ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; I2C_CCD_Config:u8|mI2C_DATA[19]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.002      ; 1.677      ;
; 1.395 ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.681      ;
; 1.445 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.731      ;
; 1.465 ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.751      ;
; 1.476 ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.002      ; 1.764      ;
; 1.480 ; I2C_CCD_Config:u8|mI2C_DATA[16]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[16]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.003     ; 1.763      ;
; 1.482 ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.768      ;
; 1.483 ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.002      ; 1.771      ;
; 1.484 ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.770      ;
; 1.486 ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.772      ;
; 1.487 ; I2C_CCD_Config:u8|mI2C_DATA[13]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[13]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.004     ; 1.769      ;
; 1.511 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_DATA[20]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.002      ; 1.799      ;
; 1.525 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.811      ;
; 1.527 ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.001     ; 1.812      ;
; 1.544 ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.002     ; 1.828      ;
; 1.545 ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.006      ; 1.837      ;
; 1.551 ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.002     ; 1.835      ;
; 1.562 ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.848      ;
; 1.564 ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.850      ;
; 1.571 ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; I2C_CCD_Config:u8|mI2C_DATA[1]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.001     ; 1.856      ;
; 1.585 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_DATA[5]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.002      ; 1.873      ;
; 1.585 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_DATA[21]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.002      ; 1.873      ;
; 1.592 ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.005      ; 1.883      ;
; 1.596 ; I2C_CCD_Config:u8|mI2C_DATA[18]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[18]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.004     ; 1.878      ;
; 1.605 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.891      ;
; 1.606 ; I2C_CCD_Config:u8|mI2C_DATA[15]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[15]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.006     ; 1.886      ;
; 1.607 ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; I2C_CCD_Config:u8|mI2C_DATA[1]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.002     ; 1.891      ;
; 1.612 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_DATA[14]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.002      ; 1.900      ;
; 1.624 ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.004     ; 1.906      ;
; 1.641 ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.003     ; 1.924      ;
; 1.641 ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; I2C_CCD_Config:u8|mI2C_DATA[1]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.001     ; 1.926      ;
; 1.644 ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.930      ;
; 1.702 ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.988      ;
; 1.724 ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 2.010      ;
; 1.732 ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|mI2C_DATA[11]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.005      ; 2.023      ;
; 1.749 ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; I2C_CCD_Config:u8|mI2C_DATA[20]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.002      ; 2.037      ;
; 1.783 ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 2.069      ;
; 1.795 ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.001      ; 2.082      ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'rClk[0]'                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                   ; To Node                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.445 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                               ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                                          ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.731      ;
; 0.613 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.899      ;
; 0.615 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.901      ;
; 0.620 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.906      ;
; 0.621 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.907      ;
; 0.621 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.907      ;
; 0.621 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.907      ;
; 0.629 ; VGA_Controller:u1|V_Cont[11]                                                                                                                                ; VGA_Controller:u1|V_Cont[11]                                                                                                                                                           ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.915      ;
; 0.629 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.915      ;
; 0.631 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                              ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.917      ;
; 0.633 ; VGA_Controller:u1|H_Cont[11]                                                                                                                                ; VGA_Controller:u1|H_Cont[11]                                                                                                                                                           ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.919      ;
; 0.641 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                                             ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.927      ;
; 0.761 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.047      ;
; 0.763 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.049      ;
; 0.764 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.050      ;
; 0.765 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.051      ;
; 0.766 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.052      ;
; 0.767 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.053      ;
; 0.768 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.054      ;
; 0.769 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.055      ;
; 0.770 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.056      ;
; 0.770 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.056      ;
; 0.770 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.056      ;
; 0.771 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.057      ;
; 0.800 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; -0.001     ; 1.085      ;
; 0.844 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                 ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                                                          ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.018      ; 1.148      ;
; 0.846 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.001      ; 1.133      ;
; 0.849 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.135      ;
; 0.858 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; -0.004     ; 1.140      ;
; 0.874 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                              ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.001      ; 1.161      ;
; 0.876 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                              ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.009      ; 1.171      ;
; 0.929 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.215      ;
; 0.961 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.247      ;
; 0.969 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.255      ;
; 0.972 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.258      ;
; 0.972 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.258      ;
; 0.976 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.262      ;
; 0.977 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.263      ;
; 0.977 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.263      ;
; 0.977 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.263      ;
; 0.977 ; VGA_Controller:u1|V_Cont[10]                                                                                                                                ; VGA_Controller:u1|V_Cont[10]                                                                                                                                                           ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.263      ;
; 0.978 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.264      ;
; 0.978 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.264      ;
; 0.978 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.264      ;
; 0.980 ; VGA_Controller:u1|H_Cont[10]                                                                                                                                ; VGA_Controller:u1|H_Cont[10]                                                                                                                                                           ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.266      ;
; 0.985 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.271      ;
; 0.987 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.273      ;
; 0.987 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; -0.001     ; 1.272      ;
; 0.990 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.276      ;
; 0.990 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.276      ;
; 0.990 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.276      ;
; 1.010 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.296      ;
; 1.011 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                              ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.009      ; 1.306      ;
; 1.012 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.298      ;
; 1.012 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.298      ;
; 1.012 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.298      ;
; 1.012 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.298      ;
; 1.014 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                              ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.300      ;
; 1.021 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.307      ;
; 1.027 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.313      ;
; 1.028 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.314      ;
; 1.029 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.315      ;
; 1.030 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.316      ;
; 1.033 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.319      ;
; 1.117 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg0 ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.084      ; 1.451      ;
; 1.139 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg0 ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.076      ; 1.465      ;
; 1.145 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg1 ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.076      ; 1.471      ;
; 1.147 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                                             ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.017      ; 1.450      ;
; 1.149 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg3 ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.085      ; 1.484      ;
; 1.153 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg7 ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.085      ; 1.488      ;
; 1.153 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg6 ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.085      ; 1.488      ;
; 1.155 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                                             ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.009      ; 1.450      ;
; 1.158 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                                             ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.017      ; 1.461      ;
; 1.161 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg4 ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.085      ; 1.496      ;
; 1.168 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg2 ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.076      ; 1.494      ;
; 1.182 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                                             ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.006      ; 1.474      ;
; 1.186 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg1 ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.085      ; 1.521      ;
; 1.197 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg3 ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.085      ; 1.532      ;
; 1.212 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                              ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.001      ; 1.499      ;
; 1.213 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                              ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.001      ; 1.500      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'u6|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                      ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]                                                                                              ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]                                                                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                                              ; Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                                    ; Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|mWR_DONE                                                                                                                              ; Sdram_Control_4Port:u7|mWR_DONE                                                                                                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|IN_REQ                                                                                                                                ; Sdram_Control_4Port:u7|IN_REQ                                                                                                                                ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                                         ; Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                                         ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                                         ; Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                                         ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|command:command1|ex_read                                                                                                              ; Sdram_Control_4Port:u7|command:command1|ex_read                                                                                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|command:command1|ex_write                                                                                                             ; Sdram_Control_4Port:u7|command:command1|ex_write                                                                                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                                               ; Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                                               ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                                                    ; Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                                                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|ST[0]                                                                                                                                 ; Sdram_Control_4Port:u7|ST[0]                                                                                                                                 ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Read                                                                                                                                  ; Sdram_Control_4Port:u7|Read                                                                                                                                  ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|mRD_DONE                                                                                                                              ; Sdram_Control_4Port:u7|mRD_DONE                                                                                                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|OUT_VALID                                                                                                                             ; Sdram_Control_4Port:u7|OUT_VALID                                                                                                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|command:command1|oe4                                                                                                                  ; Sdram_Control_4Port:u7|command:command1|oe4                                                                                                                  ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|command:command1|rw_flag                                                                                                              ; Sdram_Control_4Port:u7|command:command1|rw_flag                                                                                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|command:command1|do_rw                                                                                                                ; Sdram_Control_4Port:u7|command:command1|do_rw                                                                                                                ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.612 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4]  ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.898      ;
; 0.612 ; Sdram_Control_4Port:u7|command:command1|rw_shift[1]                                                                                                          ; Sdram_Control_4Port:u7|command:command1|rw_shift[0]                                                                                                          ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.898      ;
; 0.613 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0] ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.899      ;
; 0.615 ; Sdram_Control_4Port:u7|mADDR[10]                                                                                                                             ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[10]                                                                                                  ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.901      ;
; 0.616 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9] ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.902      ;
; 0.616 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.902      ;
; 0.616 ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[22]                                                                                                  ; Sdram_Control_4Port:u7|command:command1|CS_N[0]                                                                                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.902      ;
; 0.617 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.903      ;
; 0.618 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1]  ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.904      ;
; 0.618 ; Sdram_Control_4Port:u7|mADDR[16]                                                                                                                             ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[16]                                                                                                  ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.904      ;
; 0.619 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7] ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.905      ;
; 0.619 ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[9]                                                                                                   ; Sdram_Control_4Port:u7|command:command1|SA[1]                                                                                                                ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.905      ;
; 0.619 ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[12]                                                                                                  ; Sdram_Control_4Port:u7|command:command1|SA[4]                                                                                                                ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.905      ;
; 0.619 ; Sdram_Control_4Port:u7|mADDR[18]                                                                                                                             ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[18]                                                                                                  ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.905      ;
; 0.619 ; Sdram_Control_4Port:u7|mADDR[21]                                                                                                                             ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[21]                                                                                                  ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.905      ;
; 0.620 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.906      ;
; 0.620 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8]  ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.906      ;
; 0.620 ; Sdram_Control_4Port:u7|mADDR[17]                                                                                                                             ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[17]                                                                                                  ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.906      ;
; 0.623 ; Sdram_Control_4Port:u7|command:command1|rp_shift[0]                                                                                                          ; Sdram_Control_4Port:u7|command:command1|rp_done                                                                                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.909      ;
; 0.624 ; Sdram_Control_4Port:u7|command:command1|rp_shift[2]                                                                                                          ; Sdram_Control_4Port:u7|command:command1|rp_shift[1]                                                                                                          ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.910      ;
; 0.626 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                          ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.912      ;
; 0.627 ; Sdram_Control_4Port:u7|command:command1|rp_shift[1]                                                                                                          ; Sdram_Control_4Port:u7|command:command1|rp_shift[0]                                                                                                          ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.913      ;
; 0.629 ; Sdram_Control_4Port:u7|control_interface:control1|timer[15]                                                                                                  ; Sdram_Control_4Port:u7|control_interface:control1|timer[15]                                                                                                  ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.915      ;
; 0.629 ; Sdram_Control_4Port:u7|rWR1_ADDR[22]                                                                                                                         ; Sdram_Control_4Port:u7|rWR1_ADDR[22]                                                                                                                         ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.915      ;
; 0.629 ; Sdram_Control_4Port:u7|rWR2_ADDR[22]                                                                                                                         ; Sdram_Control_4Port:u7|rWR2_ADDR[22]                                                                                                                         ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.915      ;
; 0.629 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.915      ;
; 0.630 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4]  ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.916      ;
; 0.630 ; Sdram_Control_4Port:u7|Write                                                                                                                                 ; Sdram_Control_4Port:u7|IN_REQ                                                                                                                                ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.916      ;
; 0.632 ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[15]                                                                                             ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[15]                                                                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.918      ;
; 0.632 ; Sdram_Control_4Port:u7|command:command1|BA[0]                                                                                                                ; Sdram_Control_4Port:u7|BA[0]                                                                                                                                 ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.918      ;
; 0.634 ; Sdram_Control_4Port:u7|rRD1_ADDR[22]                                                                                                                         ; Sdram_Control_4Port:u7|rRD1_ADDR[22]                                                                                                                         ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.920      ;
; 0.636 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.922      ;
; 0.642 ; Sdram_Control_4Port:u7|rRD2_ADDR[22]                                                                                                                         ; Sdram_Control_4Port:u7|rRD2_ADDR[22]                                                                                                                         ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.928      ;
; 0.642 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.928      ;
; 0.644 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[9]                                           ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.930      ;
; 0.652 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.938      ;
; 0.652 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.938      ;
; 0.657 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[8]                                ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.943      ;
; 0.658 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[2]                                           ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.944      ;
; 0.673 ; Sdram_Control_4Port:u7|command:command1|command_done                                                                                                         ; Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                                         ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.959      ;
; 0.674 ; Sdram_Control_4Port:u7|command:command1|command_done                                                                                                         ; Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                                         ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.960      ;
; 0.678 ; Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                                         ; Sdram_Control_4Port:u7|command:command1|BA[0]                                                                                                                ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.964      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'                                                                                                                                          ;
+--------+------------------------------------------+---------------------------------------------------+--------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                           ; Launch Clock ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+---------------------------------------------------+--------------+---------------------------------+--------------+------------+------------+
; -4.419 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.312     ; 5.145      ;
; -4.419 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.312     ; 5.145      ;
; -4.392 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.313     ; 5.117      ;
; -4.392 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.313     ; 5.117      ;
; -4.331 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.309     ; 5.060      ;
; -4.331 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.309     ; 5.060      ;
; -4.331 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.309     ; 5.060      ;
; -4.331 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|mI2C_GO                         ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.309     ; 5.060      ;
; -4.322 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.307     ; 5.053      ;
; -4.322 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.307     ; 5.053      ;
; -4.322 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.307     ; 5.053      ;
; -4.320 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.304     ; 5.054      ;
; -4.110 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.338     ; 4.810      ;
; -4.110 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.338     ; 4.810      ;
; -4.084 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.338     ; 4.784      ;
; -4.084 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.338     ; 4.784      ;
; -4.083 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.339     ; 4.782      ;
; -4.083 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.339     ; 4.782      ;
; -4.069 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.308     ; 4.799      ;
; -4.069 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.308     ; 4.799      ;
; -4.069 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.308     ; 4.799      ;
; -4.069 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.308     ; 4.799      ;
; -4.069 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.308     ; 4.799      ;
; -4.065 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.329     ; 4.774      ;
; -4.065 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.329     ; 4.774      ;
; -4.063 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.336     ; 4.765      ;
; -4.063 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.336     ; 4.765      ;
; -4.062 ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.338     ; 4.762      ;
; -4.062 ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.338     ; 4.762      ;
; -4.057 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.339     ; 4.756      ;
; -4.057 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.339     ; 4.756      ;
; -4.038 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.330     ; 4.746      ;
; -4.038 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.330     ; 4.746      ;
; -4.036 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.336     ; 4.738      ;
; -4.036 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.336     ; 4.738      ;
; -4.036 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.337     ; 4.737      ;
; -4.036 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.337     ; 4.737      ;
; -4.035 ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.339     ; 4.734      ;
; -4.035 ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.339     ; 4.734      ;
; -4.022 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.335     ; 4.725      ;
; -4.022 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.335     ; 4.725      ;
; -4.022 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.335     ; 4.725      ;
; -4.022 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|mI2C_GO                         ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.335     ; 4.725      ;
; -4.013 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.333     ; 4.718      ;
; -4.013 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.333     ; 4.718      ;
; -4.013 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.333     ; 4.718      ;
; -4.011 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.330     ; 4.719      ;
; -4.009 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.337     ; 4.710      ;
; -4.009 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.337     ; 4.710      ;
; -4.007 ; I2C_CCD_Config:u8|combo_cnt[12]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.336     ; 4.709      ;
; -4.007 ; I2C_CCD_Config:u8|combo_cnt[12]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.336     ; 4.709      ;
; -4.001 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.336     ; 4.703      ;
; -4.001 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.336     ; 4.703      ;
; -3.996 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.335     ; 4.699      ;
; -3.996 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.335     ; 4.699      ;
; -3.996 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.335     ; 4.699      ;
; -3.996 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|mI2C_GO                         ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.335     ; 4.699      ;
; -3.987 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.333     ; 4.692      ;
; -3.987 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.333     ; 4.692      ;
; -3.987 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.333     ; 4.692      ;
; -3.985 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.330     ; 4.693      ;
; -3.980 ; I2C_CCD_Config:u8|combo_cnt[12]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.337     ; 4.681      ;
; -3.980 ; I2C_CCD_Config:u8|combo_cnt[12]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.337     ; 4.681      ;
; -3.977 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.326     ; 4.689      ;
; -3.977 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.326     ; 4.689      ;
; -3.977 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.326     ; 4.689      ;
; -3.977 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_GO                         ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.326     ; 4.689      ;
; -3.975 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.333     ; 4.680      ;
; -3.975 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.333     ; 4.680      ;
; -3.975 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.333     ; 4.680      ;
; -3.975 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|mI2C_GO                         ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.333     ; 4.680      ;
; -3.974 ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.335     ; 4.677      ;
; -3.974 ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.335     ; 4.677      ;
; -3.974 ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.335     ; 4.677      ;
; -3.974 ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|mI2C_GO                         ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.335     ; 4.677      ;
; -3.974 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.337     ; 4.675      ;
; -3.974 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.337     ; 4.675      ;
; -3.968 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.324     ; 4.682      ;
; -3.968 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.324     ; 4.682      ;
; -3.968 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.324     ; 4.682      ;
; -3.966 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.321     ; 4.683      ;
; -3.966 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.331     ; 4.673      ;
; -3.966 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.331     ; 4.673      ;
; -3.966 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.331     ; 4.673      ;
; -3.965 ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.333     ; 4.670      ;
; -3.965 ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.333     ; 4.670      ;
; -3.965 ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.333     ; 4.670      ;
; -3.964 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.328     ; 4.674      ;
; -3.963 ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.330     ; 4.671      ;
; -3.948 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.333     ; 4.653      ;
; -3.948 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.333     ; 4.653      ;
; -3.948 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.333     ; 4.653      ;
; -3.948 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_GO                         ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.333     ; 4.653      ;
; -3.939 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.331     ; 4.646      ;
; -3.939 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.331     ; 4.646      ;
; -3.939 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.331     ; 4.646      ;
; -3.937 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.328     ; 4.647      ;
; -3.919 ; I2C_CCD_Config:u8|combo_cnt[12]          ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.333     ; 4.624      ;
; -3.919 ; I2C_CCD_Config:u8|combo_cnt[12]          ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.333     ; 4.624      ;
; -3.919 ; I2C_CCD_Config:u8|combo_cnt[12]          ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.333     ; 4.624      ;
+--------+------------------------------------------+---------------------------------------------------+--------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'rClk[0]'                                                                                                                                                                                                                                                                                                                                               ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                     ; To Node                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.218 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.373     ; 4.305      ;
; -4.218 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.373     ; 4.305      ;
; -4.218 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.373     ; 4.305      ;
; -4.218 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.373     ; 4.305      ;
; -4.218 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.377     ; 4.301      ;
; -4.218 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.377     ; 4.301      ;
; -4.218 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.377     ; 4.301      ;
; -4.218 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.377     ; 4.301      ;
; -4.218 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.377     ; 4.301      ;
; -4.218 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.377     ; 4.301      ;
; -4.218 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.377     ; 4.301      ;
; -4.218 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.377     ; 4.301      ;
; -3.781 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.426     ; 3.893      ;
; -3.781 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.426     ; 3.893      ;
; -3.781 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.427     ; 3.892      ;
; -3.781 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.426     ; 3.893      ;
; -3.781 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.419     ; 3.900      ;
; -3.781 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.419     ; 3.900      ;
; -3.781 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.419     ; 3.900      ;
; -3.781 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.419     ; 3.900      ;
; -3.781 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.419     ; 3.900      ;
; -3.781 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.419     ; 3.900      ;
; -3.781 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.427     ; 3.892      ;
; -3.781 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.427     ; 3.892      ;
; -3.781 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.427     ; 3.892      ;
; -3.781 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.427     ; 3.892      ;
; -3.781 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.427     ; 3.892      ;
; -3.781 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.427     ; 3.892      ;
; -3.781 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.426     ; 3.893      ;
; -3.781 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.427     ; 3.892      ;
; -3.781 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.427     ; 3.892      ;
; -3.781 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.427     ; 3.892      ;
; -3.781 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.427     ; 3.892      ;
; -3.781 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.427     ; 3.892      ;
; -3.781 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.426     ; 3.893      ;
; -3.781 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.426     ; 3.893      ;
; -3.781 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.426     ; 3.893      ;
; -3.781 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.426     ; 3.893      ;
; -3.781 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.426     ; 3.893      ;
; -3.781 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.426     ; 3.893      ;
; -3.781 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.426     ; 3.893      ;
; -3.781 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.426     ; 3.893      ;
; -3.781 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.433     ; 3.886      ;
; -3.781 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.433     ; 3.886      ;
; -3.781 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.422     ; 3.897      ;
; -3.781 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.422     ; 3.897      ;
; -3.781 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.422     ; 3.897      ;
; -3.781 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.422     ; 3.897      ;
; -3.781 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.433     ; 3.886      ;
; -3.781 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.433     ; 3.886      ;
; -3.781 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.432     ; 3.887      ;
; -3.781 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.433     ; 3.886      ;
; -3.781 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.429     ; 3.890      ;
; -3.781 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.433     ; 3.886      ;
; -3.781 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.433     ; 3.886      ;
; -3.781 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.433     ; 3.886      ;
; -3.781 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.433     ; 3.886      ;
; -3.781 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.433     ; 3.886      ;
; -3.781 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.433     ; 3.886      ;
; -3.781 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.433     ; 3.886      ;
; -3.781 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.433     ; 3.886      ;
; -3.781 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.433     ; 3.886      ;
; -3.781 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.433     ; 3.886      ;
; -3.781 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.422     ; 3.897      ;
; -3.781 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.422     ; 3.897      ;
; -3.781 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.422     ; 3.897      ;
; -3.781 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.422     ; 3.897      ;
; -3.781 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.422     ; 3.897      ;
; -3.781 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.422     ; 3.897      ;
; -3.781 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.422     ; 3.897      ;
; -3.781 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.422     ; 3.897      ;
; -3.781 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.433     ; 3.886      ;
; -3.281 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                 ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.426     ; 3.893      ;
; -3.281 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                 ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.438     ; 3.881      ;
; -1.512 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                      ; rClk[0]      ; rClk[0]     ; 0.500        ; 0.004      ; 2.054      ;
; -1.512 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                      ; rClk[0]      ; rClk[0]     ; 0.500        ; 0.004      ; 2.054      ;
; -1.512 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                      ; rClk[0]      ; rClk[0]     ; 0.500        ; 0.004      ; 2.054      ;
; -1.512 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                      ; rClk[0]      ; rClk[0]     ; 0.500        ; 0.004      ; 2.054      ;
; -1.512 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                      ; rClk[0]      ; rClk[0]     ; 0.500        ; 0.004      ; 2.054      ;
; -1.510 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|oRequest                                                                                                                                    ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.401     ; 2.147      ;
; -1.449 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                      ; rClk[0]      ; rClk[0]     ; 0.500        ; 0.000      ; 1.987      ;
; -1.449 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                      ; rClk[0]      ; rClk[0]     ; 0.500        ; 0.000      ; 1.987      ;
; -1.379 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[0]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.400     ; 2.017      ;
; -1.379 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[1]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.400     ; 2.017      ;
; -1.379 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[2]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.400     ; 2.017      ;
; -1.379 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[3]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.400     ; 2.017      ;
; -1.379 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[4]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.400     ; 2.017      ;
; -1.379 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[6]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.400     ; 2.017      ;
; -1.379 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[7]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.400     ; 2.017      ;
; -1.379 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[8]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.400     ; 2.017      ;
; -1.379 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[9]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.400     ; 2.017      ;
; -1.379 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[10]                                                                                                                                  ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.400     ; 2.017      ;
; -1.379 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[11]                                                                                                                                  ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.400     ; 2.017      ;
; -1.379 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[5]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.400     ; 2.017      ;
; -1.379 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.400     ; 2.017      ;
; -1.379 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.400     ; 2.017      ;
; -1.189 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                      ; rClk[0]      ; rClk[0]     ; 0.500        ; -0.009     ; 1.718      ;
; -1.189 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                      ; rClk[0]      ; rClk[0]     ; 0.500        ; -0.009     ; 1.718      ;
; -1.189 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                                        ; rClk[0]      ; rClk[0]     ; 0.500        ; -0.009     ; 1.718      ;
; -1.168 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                                        ; rClk[0]      ; rClk[0]     ; 0.500        ; -0.001     ; 1.705      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'GPIO_1[0]'                                                                                                                                                                                                                                    ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.313 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.046      ; 3.897      ;
; -3.313 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.046      ; 3.897      ;
; -3.313 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.046      ; 3.897      ;
; -3.313 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.046      ; 3.897      ;
; -3.313 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.046      ; 3.897      ;
; -3.313 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.046      ; 3.897      ;
; -3.313 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.046      ; 3.897      ;
; -3.313 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.046      ; 3.897      ;
; -3.313 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.046      ; 3.897      ;
; -3.042 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.318      ; 3.898      ;
; -3.042 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.318      ; 3.898      ;
; -3.042 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.318      ; 3.898      ;
; -3.042 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.318      ; 3.898      ;
; -3.042 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.318      ; 3.898      ;
; -3.042 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.318      ; 3.898      ;
; -3.042 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.318      ; 3.898      ;
; -3.042 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.318      ; 3.898      ;
; -2.933 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.431      ; 3.902      ;
; -2.933 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.431      ; 3.902      ;
; -2.933 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.431      ; 3.902      ;
; -2.933 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.431      ; 3.902      ;
; -2.933 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.431      ; 3.902      ;
; -2.933 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.431      ; 3.902      ;
; -2.933 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.431      ; 3.902      ;
; -2.933 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.431      ; 3.902      ;
; -2.933 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.431      ; 3.902      ;
; -2.933 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.431      ; 3.902      ;
; -2.933 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.431      ; 3.902      ;
; -2.933 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.431      ; 3.902      ;
; -2.933 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.431      ; 3.902      ;
; -2.933 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.431      ; 3.902      ;
; -2.913 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[9]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.451      ; 3.902      ;
; -2.913 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.451      ; 3.902      ;
; -2.913 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.451      ; 3.902      ;
; -2.913 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.451      ; 3.902      ;
; -2.913 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.451      ; 3.902      ;
; -2.913 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.451      ; 3.902      ;
; -2.913 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.451      ; 3.902      ;
; -2.913 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.451      ; 3.902      ;
; -2.913 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.451      ; 3.902      ;
; -2.913 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.451      ; 3.902      ;
; -2.913 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.451      ; 3.902      ;
; -2.913 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.451      ; 3.902      ;
; -2.742 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.621      ; 3.901      ;
; -2.742 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.621      ; 3.901      ;
; -2.742 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.621      ; 3.901      ;
; -2.742 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.621      ; 3.901      ;
; -2.742 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.621      ; 3.901      ;
; -2.742 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.621      ; 3.901      ;
; -2.742 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.621      ; 3.901      ;
; -2.742 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.621      ; 3.901      ;
; -2.742 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.621      ; 3.901      ;
; -2.742 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.621      ; 3.901      ;
; -2.742 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.621      ; 3.901      ;
; -2.742 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.621      ; 3.901      ;
; -2.742 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.621      ; 3.901      ;
; -2.742 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.621      ; 3.901      ;
; -2.594 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.769      ; 3.901      ;
; -2.594 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[9]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.769      ; 3.901      ;
; -2.594 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.769      ; 3.901      ;
; -2.594 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.769      ; 3.901      ;
; -2.594 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.769      ; 3.901      ;
; -2.594 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.769      ; 3.901      ;
; -2.594 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.769      ; 3.901      ;
; -2.594 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.769      ; 3.901      ;
; -2.594 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.769      ; 3.901      ;
; -2.594 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.769      ; 3.901      ;
; -2.594 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.769      ; 3.901      ;
; -2.594 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.769      ; 3.901      ;
; -2.594 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.769      ; 3.901      ;
; -2.594 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.769      ; 3.901      ;
; -2.594 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.769      ; 3.901      ;
; -2.594 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.769      ; 3.901      ;
; -1.678 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.683      ; 3.899      ;
; -1.651 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.708      ; 3.897      ;
; -1.651 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.708      ; 3.897      ;
; -1.651 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                   ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.708      ; 3.897      ;
; -1.651 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.708      ; 3.897      ;
; -1.640 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.722      ; 3.900      ;
; -1.640 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.722      ; 3.900      ;
; -1.640 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.722      ; 3.900      ;
; -1.640 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.722      ; 3.900      ;
; -1.640 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.722      ; 3.900      ;
; -1.640 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.722      ; 3.900      ;
; -1.482 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                   ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.882      ; 3.902      ;
; -1.482 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.882      ; 3.902      ;
; -1.476 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.888      ; 3.902      ;
; -1.476 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.888      ; 3.902      ;
; -0.486 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[0]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; 1.456      ; 2.980      ;
; -0.486 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[1]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; 1.456      ; 2.980      ;
; -0.486 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[2]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; 1.456      ; 2.980      ;
; -0.486 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[3]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; 1.456      ; 2.980      ;
; -0.486 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[4]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; 1.456      ; 2.980      ;
; -0.486 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[5]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; 1.456      ; 2.980      ;
; -0.486 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; 1.456      ; 2.980      ;
; -0.486 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[7]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; 1.456      ; 2.980      ;
; -0.486 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[8]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; 1.456      ; 2.980      ;
; -0.486 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[10]                                                                                                                                    ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; 1.456      ; 2.980      ;
; -0.486 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[11]                                                                                                                                    ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; 1.456      ; 2.980      ;
; -0.486 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[12]                                                                                                                                    ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; 1.456      ; 2.980      ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'u6|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                    ;
+--------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                        ; Launch Clock ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; -3.054 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.701     ; 4.313      ;
; -3.054 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.701     ; 4.313      ;
; -3.054 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.701     ; 4.313      ;
; -3.054 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.701     ; 4.313      ;
; -3.054 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.701     ; 4.313      ;
; -3.054 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.701     ; 4.313      ;
; -3.054 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.701     ; 4.313      ;
; -3.054 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.708     ; 4.306      ;
; -3.054 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.708     ; 4.306      ;
; -3.054 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.708     ; 4.306      ;
; -3.054 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.708     ; 4.306      ;
; -3.054 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.708     ; 4.306      ;
; -3.054 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.708     ; 4.306      ;
; -3.054 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.708     ; 4.306      ;
; -3.054 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.702     ; 4.312      ;
; -3.054 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.702     ; 4.312      ;
; -3.054 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.702     ; 4.312      ;
; -3.054 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.702     ; 4.312      ;
; -3.054 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.702     ; 4.312      ;
; -3.054 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.702     ; 4.312      ;
; -3.054 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.702     ; 4.312      ;
; -3.054 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.702     ; 4.312      ;
; -3.054 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.702     ; 4.312      ;
; -3.054 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.705     ; 4.309      ;
; -3.054 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.705     ; 4.309      ;
; -3.054 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.705     ; 4.309      ;
; -3.054 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.705     ; 4.309      ;
; -3.054 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.705     ; 4.309      ;
; -3.054 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.705     ; 4.309      ;
; -3.054 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.705     ; 4.309      ;
; -3.054 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.705     ; 4.309      ;
; -3.054 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.705     ; 4.309      ;
; -2.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                       ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.746     ; 3.909      ;
; -2.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                       ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.746     ; 3.909      ;
; -2.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                       ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.746     ; 3.909      ;
; -2.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                       ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.746     ; 3.909      ;
; -2.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                       ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.746     ; 3.909      ;
; -2.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                       ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.746     ; 3.909      ;
; -2.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                       ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.746     ; 3.909      ;
; -2.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                      ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.746     ; 3.909      ;
; -2.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                      ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.746     ; 3.909      ;
; -2.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                       ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.746     ; 3.909      ;
; -2.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                       ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.746     ; 3.909      ;
; -2.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                      ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.746     ; 3.909      ;
; -2.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                            ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.746     ; 3.909      ;
; -2.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                       ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.746     ; 3.909      ;
; -2.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[1]                                             ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.771     ; 3.884      ;
; -2.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[0]                                             ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.771     ; 3.884      ;
; -2.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[2]                                             ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.746     ; 3.909      ;
; -2.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[3]                                             ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.755     ; 3.900      ;
; -2.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[9]                                             ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.747     ; 3.908      ;
; -2.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[8]                                             ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.747     ; 3.908      ;
; -2.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[6]                                             ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.746     ; 3.909      ;
; -2.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[7]                                             ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.763     ; 3.892      ;
; -2.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[5]                                             ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.771     ; 3.884      ;
; -2.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[4]                                             ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.771     ; 3.884      ;
; -2.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1]    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.746     ; 3.909      ;
; -2.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1]    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.746     ; 3.909      ;
; -2.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0]    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.746     ; 3.909      ;
; -2.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0]    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.746     ; 3.909      ;
; -2.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.762     ; 3.893      ;
; -2.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.763     ; 3.892      ;
; -2.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.763     ; 3.892      ;
; -2.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.763     ; 3.892      ;
; -2.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.762     ; 3.893      ;
; -2.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.763     ; 3.892      ;
; -2.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.757     ; 3.898      ;
; -2.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.757     ; 3.898      ;
; -2.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.756     ; 3.899      ;
; -2.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.752     ; 3.903      ;
; -2.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.756     ; 3.899      ;
; -2.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.753     ; 3.902      ;
; -2.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.756     ; 3.899      ;
; -2.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.755     ; 3.900      ;
; -2.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.756     ; 3.899      ;
; -2.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.756     ; 3.899      ;
; -2.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.756     ; 3.899      ;
; -2.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.756     ; 3.899      ;
; -2.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.756     ; 3.899      ;
; -2.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.753     ; 3.902      ;
; -2.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.755     ; 3.900      ;
; -2.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.755     ; 3.900      ;
; -2.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.756     ; 3.899      ;
; -2.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.756     ; 3.899      ;
; -2.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.753     ; 3.902      ;
; -2.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.756     ; 3.899      ;
; -2.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.756     ; 3.899      ;
; -2.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.758     ; 3.897      ;
; -2.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.760     ; 3.895      ;
; -2.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.760     ; 3.895      ;
; -2.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.757     ; 3.898      ;
; -2.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.757     ; 3.898      ;
; -2.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.757     ; 3.898      ;
; -2.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.757     ; 3.898      ;
; -2.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.759     ; 3.896      ;
; -2.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.757     ; 3.898      ;
; -2.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.760     ; 3.895      ;
; -2.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.760     ; 3.895      ;
; -2.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.759     ; 3.896      ;
; -2.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.760     ; 3.895      ;
+--------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'CLOCK_50'                                                                                                                              ;
+--------+------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 12.589 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 7.450      ;
; 12.589 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 7.450      ;
; 12.589 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 7.450      ;
; 12.589 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 7.450      ;
; 12.589 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 7.450      ;
; 12.589 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 7.450      ;
; 12.589 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 7.450      ;
; 12.589 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 7.450      ;
; 12.589 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 7.450      ;
; 12.589 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 7.450      ;
; 12.589 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 7.450      ;
; 12.589 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 7.450      ;
; 12.589 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 7.450      ;
; 12.589 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 7.450      ;
; 12.589 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 7.450      ;
; 12.589 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 7.450      ;
; 12.684 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 7.367      ;
; 12.898 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 7.115      ;
; 12.898 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 7.115      ;
; 12.898 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 7.115      ;
; 12.898 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 7.115      ;
; 12.898 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 7.115      ;
; 12.898 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 7.115      ;
; 12.898 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 7.115      ;
; 12.898 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 7.115      ;
; 12.898 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 7.115      ;
; 12.898 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 7.115      ;
; 12.898 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 7.115      ;
; 12.898 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 7.115      ;
; 12.898 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 7.115      ;
; 12.898 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 7.115      ;
; 12.898 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 7.115      ;
; 12.898 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 7.115      ;
; 12.924 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 7.089      ;
; 12.924 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 7.089      ;
; 12.924 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 7.089      ;
; 12.924 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 7.089      ;
; 12.924 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 7.089      ;
; 12.924 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 7.089      ;
; 12.924 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 7.089      ;
; 12.924 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 7.089      ;
; 12.924 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 7.089      ;
; 12.924 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 7.089      ;
; 12.924 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 7.089      ;
; 12.924 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 7.089      ;
; 12.924 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 7.089      ;
; 12.924 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 7.089      ;
; 12.924 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 7.089      ;
; 12.924 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 7.089      ;
; 12.943 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.016     ; 7.079      ;
; 12.943 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.016     ; 7.079      ;
; 12.943 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.016     ; 7.079      ;
; 12.943 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.016     ; 7.079      ;
; 12.943 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.016     ; 7.079      ;
; 12.943 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.016     ; 7.079      ;
; 12.943 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.016     ; 7.079      ;
; 12.943 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.016     ; 7.079      ;
; 12.943 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.016     ; 7.079      ;
; 12.943 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.016     ; 7.079      ;
; 12.943 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.016     ; 7.079      ;
; 12.943 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.016     ; 7.079      ;
; 12.943 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.016     ; 7.079      ;
; 12.943 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.016     ; 7.079      ;
; 12.943 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.016     ; 7.079      ;
; 12.943 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.016     ; 7.079      ;
; 12.945 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 7.070      ;
; 12.945 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 7.070      ;
; 12.945 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 7.070      ;
; 12.945 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 7.070      ;
; 12.945 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 7.070      ;
; 12.945 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 7.070      ;
; 12.945 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 7.070      ;
; 12.945 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 7.070      ;
; 12.945 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 7.070      ;
; 12.945 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 7.070      ;
; 12.945 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 7.070      ;
; 12.945 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 7.070      ;
; 12.945 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 7.070      ;
; 12.945 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 7.070      ;
; 12.945 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 7.070      ;
; 12.945 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 7.070      ;
; 12.946 ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 7.067      ;
; 12.946 ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 7.067      ;
; 12.946 ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 7.067      ;
; 12.946 ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 7.067      ;
; 12.946 ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 7.067      ;
; 12.946 ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 7.067      ;
; 12.946 ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 7.067      ;
; 12.946 ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 7.067      ;
; 12.946 ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 7.067      ;
; 12.946 ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 7.067      ;
; 12.946 ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 7.067      ;
; 12.946 ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 7.067      ;
; 12.946 ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 7.067      ;
; 12.946 ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 7.067      ;
; 12.946 ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 7.067      ;
; 12.946 ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 7.067      ;
; 12.972 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 7.043      ;
; 12.972 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 7.043      ;
; 12.972 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 7.043      ;
+--------+------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'GPIO_1[0]'                                                                                                                                                                                                                                    ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.236 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[1]                                                                                                                                 ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.857      ; 2.379      ;
; 0.236 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[2]                                                                                                                                 ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.857      ; 2.379      ;
; 0.236 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[3]                                                                                                                                 ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.857      ; 2.379      ;
; 0.236 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[4]                                                                                                                                 ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.857      ; 2.379      ;
; 0.236 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[5]                                                                                                                                 ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.857      ; 2.379      ;
; 0.236 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[6]                                                                                                                                 ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.857      ; 2.379      ;
; 0.236 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[7]                                                                                                                                 ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.857      ; 2.379      ;
; 0.236 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[8]                                                                                                                                 ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.857      ; 2.379      ;
; 0.236 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[9]                                                                                                                                 ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.857      ; 2.379      ;
; 0.236 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[10]                                                                                                                                ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.857      ; 2.379      ;
; 0.236 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[11]                                                                                                                                ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.857      ; 2.379      ;
; 0.236 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[12]                                                                                                                                ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.857      ; 2.379      ;
; 0.236 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[13]                                                                                                                                ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.857      ; 2.379      ;
; 0.236 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[14]                                                                                                                                ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.857      ; 2.379      ;
; 0.236 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[15]                                                                                                                                ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.857      ; 2.379      ;
; 0.852 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mSTART                                                                                                                                        ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.787      ; 2.925      ;
; 1.021 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[7]                                                                                                                                  ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.609      ; 2.916      ;
; 1.055 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[4]                                                                                                                                  ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.524      ; 2.865      ;
; 1.152 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.531      ; 2.969      ;
; 1.152 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[0]                                                                                                                                 ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.531      ; 2.969      ;
; 1.152 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.531      ; 2.969      ;
; 1.152 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_LVAL                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.531      ; 2.969      ;
; 1.152 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[0]                                                                                                                                  ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.531      ; 2.969      ;
; 1.152 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[3]                                                                                                                                  ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.531      ; 2.969      ;
; 1.152 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[2]                                                                                                                                  ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.531      ; 2.969      ;
; 1.152 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[5]                                                                                                                                  ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.531      ; 2.969      ;
; 1.152 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[6]                                                                                                                                  ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.531      ; 2.969      ;
; 1.152 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[8]                                                                                                                                  ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.531      ; 2.969      ;
; 1.152 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[9]                                                                                                                                  ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.531      ; 2.969      ;
; 1.152 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[10]                                                                                                                                 ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.531      ; 2.969      ;
; 1.152 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[11]                                                                                                                                 ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.531      ; 2.969      ;
; 1.154 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.543      ; 2.983      ;
; 1.154 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.543      ; 2.983      ;
; 1.154 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[2]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.543      ; 2.983      ;
; 1.154 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.543      ; 2.983      ;
; 1.154 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.543      ; 2.983      ;
; 1.154 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.543      ; 2.983      ;
; 1.154 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.543      ; 2.983      ;
; 1.154 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.543      ; 2.983      ;
; 1.166 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[1]                                                                                                                                  ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.531      ; 2.983      ;
; 1.238 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[0]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.456      ; 2.980      ;
; 1.238 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[1]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.456      ; 2.980      ;
; 1.238 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[2]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.456      ; 2.980      ;
; 1.238 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[3]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.456      ; 2.980      ;
; 1.238 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[4]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.456      ; 2.980      ;
; 1.238 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[5]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.456      ; 2.980      ;
; 1.238 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.456      ; 2.980      ;
; 1.238 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[7]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.456      ; 2.980      ;
; 1.238 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[8]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.456      ; 2.980      ;
; 1.238 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[10]                                                                                                                                    ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.456      ; 2.980      ;
; 1.238 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[11]                                                                                                                                    ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.456      ; 2.980      ;
; 1.238 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[12]                                                                                                                                    ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.456      ; 2.980      ;
; 1.238 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[13]                                                                                                                                    ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.456      ; 2.980      ;
; 1.238 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[14]                                                                                                                                    ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.456      ; 2.980      ;
; 1.238 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[15]                                                                                                                                    ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.456      ; 2.980      ;
; 1.238 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[9]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.456      ; 2.980      ;
; 2.228 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.888      ; 3.902      ;
; 2.228 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.888      ; 3.902      ;
; 2.234 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                   ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.882      ; 3.902      ;
; 2.234 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.882      ; 3.902      ;
; 2.392 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.722      ; 3.900      ;
; 2.392 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.722      ; 3.900      ;
; 2.392 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.722      ; 3.900      ;
; 2.392 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.722      ; 3.900      ;
; 2.392 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.722      ; 3.900      ;
; 2.392 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.722      ; 3.900      ;
; 2.403 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.708      ; 3.897      ;
; 2.403 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.708      ; 3.897      ;
; 2.403 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                   ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.708      ; 3.897      ;
; 2.403 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.708      ; 3.897      ;
; 2.430 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.683      ; 3.899      ;
; 3.346 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.769      ; 3.901      ;
; 3.346 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[9]                                          ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.769      ; 3.901      ;
; 3.346 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.769      ; 3.901      ;
; 3.346 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.769      ; 3.901      ;
; 3.346 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.769      ; 3.901      ;
; 3.346 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.769      ; 3.901      ;
; 3.346 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.769      ; 3.901      ;
; 3.346 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.769      ; 3.901      ;
; 3.346 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.769      ; 3.901      ;
; 3.346 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.769      ; 3.901      ;
; 3.346 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.769      ; 3.901      ;
; 3.346 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.769      ; 3.901      ;
; 3.346 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.769      ; 3.901      ;
; 3.346 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.769      ; 3.901      ;
; 3.346 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.769      ; 3.901      ;
; 3.346 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.769      ; 3.901      ;
; 3.494 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.621      ; 3.901      ;
; 3.494 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.621      ; 3.901      ;
; 3.494 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.621      ; 3.901      ;
; 3.494 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.621      ; 3.901      ;
; 3.494 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.621      ; 3.901      ;
; 3.494 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.621      ; 3.901      ;
; 3.494 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.621      ; 3.901      ;
; 3.494 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.621      ; 3.901      ;
; 3.494 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.621      ; 3.901      ;
; 3.494 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.621      ; 3.901      ;
; 3.494 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.621      ; 3.901      ;
; 3.494 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.621      ; 3.901      ;
; 3.494 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.621      ; 3.901      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'rClk[0]'                                                                                                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                     ; To Node                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.599 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[0]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.418     ; 1.467      ;
; 1.599 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[1]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.418     ; 1.467      ;
; 1.599 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[2]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.418     ; 1.467      ;
; 1.599 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[3]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.418     ; 1.467      ;
; 1.599 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[4]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.418     ; 1.467      ;
; 1.599 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[5]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.418     ; 1.467      ;
; 1.599 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[6]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.418     ; 1.467      ;
; 1.599 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[7]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.418     ; 1.467      ;
; 1.599 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[8]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.418     ; 1.467      ;
; 1.599 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[9]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.418     ; 1.467      ;
; 1.599 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[10]                                                                                                                                ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.418     ; 1.467      ;
; 1.599 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[11]                                                                                                                                ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.418     ; 1.467      ;
; 1.674 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 1.460      ;
; 1.674 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                   ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 1.460      ;
; 1.674 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                   ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 1.460      ;
; 1.674 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 1.460      ;
; 1.674 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 1.460      ;
; 1.684 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 1.470      ;
; 1.684 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                   ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 1.470      ;
; 1.684 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                   ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 1.470      ;
; 1.684 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 1.470      ;
; 1.684 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 1.470      ;
; 1.920 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                                      ; rClk[0]      ; rClk[0]     ; -0.500       ; -0.001     ; 1.705      ;
; 1.920 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; -0.001     ; 1.705      ;
; 1.920 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; -0.001     ; 1.705      ;
; 1.920 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; -0.001     ; 1.705      ;
; 1.920 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; -0.001     ; 1.705      ;
; 1.920 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; -0.001     ; 1.705      ;
; 1.920 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; -0.001     ; 1.705      ;
; 1.920 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; -0.001     ; 1.705      ;
; 1.920 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; -0.001     ; 1.705      ;
; 1.920 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; -0.001     ; 1.705      ;
; 1.941 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; -0.009     ; 1.718      ;
; 1.941 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; -0.009     ; 1.718      ;
; 1.941 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                                      ; rClk[0]      ; rClk[0]     ; -0.500       ; -0.009     ; 1.718      ;
; 2.131 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[0]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.400     ; 2.017      ;
; 2.131 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[1]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.400     ; 2.017      ;
; 2.131 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[2]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.400     ; 2.017      ;
; 2.131 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[3]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.400     ; 2.017      ;
; 2.131 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[4]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.400     ; 2.017      ;
; 2.131 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[6]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.400     ; 2.017      ;
; 2.131 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[7]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.400     ; 2.017      ;
; 2.131 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[8]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.400     ; 2.017      ;
; 2.131 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[9]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.400     ; 2.017      ;
; 2.131 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[10]                                                                                                                                ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.400     ; 2.017      ;
; 2.131 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[11]                                                                                                                                ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.400     ; 2.017      ;
; 2.131 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[5]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.400     ; 2.017      ;
; 2.131 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                               ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.400     ; 2.017      ;
; 2.131 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                               ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.400     ; 2.017      ;
; 2.201 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 1.987      ;
; 2.201 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 1.987      ;
; 2.262 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|oRequest                                                                                                                                  ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.401     ; 2.147      ;
; 2.264 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.004      ; 2.054      ;
; 2.264 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.004      ; 2.054      ;
; 2.264 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.004      ; 2.054      ;
; 2.264 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.004      ; 2.054      ;
; 2.264 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.004      ; 2.054      ;
; 4.033 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                               ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.426     ; 3.893      ;
; 4.033 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                               ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.438     ; 3.881      ;
; 4.533 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.426     ; 3.893      ;
; 4.533 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.426     ; 3.893      ;
; 4.533 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.427     ; 3.892      ;
; 4.533 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.426     ; 3.893      ;
; 4.533 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.419     ; 3.900      ;
; 4.533 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.419     ; 3.900      ;
; 4.533 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.419     ; 3.900      ;
; 4.533 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.419     ; 3.900      ;
; 4.533 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.419     ; 3.900      ;
; 4.533 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.419     ; 3.900      ;
; 4.533 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.427     ; 3.892      ;
; 4.533 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.427     ; 3.892      ;
; 4.533 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.427     ; 3.892      ;
; 4.533 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.427     ; 3.892      ;
; 4.533 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.427     ; 3.892      ;
; 4.533 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.427     ; 3.892      ;
; 4.533 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.426     ; 3.893      ;
; 4.533 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.427     ; 3.892      ;
; 4.533 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.427     ; 3.892      ;
; 4.533 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.427     ; 3.892      ;
; 4.533 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.427     ; 3.892      ;
; 4.533 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.427     ; 3.892      ;
; 4.533 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.426     ; 3.893      ;
; 4.533 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.426     ; 3.893      ;
; 4.533 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.426     ; 3.893      ;
; 4.533 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.426     ; 3.893      ;
; 4.533 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.426     ; 3.893      ;
; 4.533 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.426     ; 3.893      ;
; 4.533 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.426     ; 3.893      ;
; 4.533 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.426     ; 3.893      ;
; 4.533 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.433     ; 3.886      ;
; 4.533 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.433     ; 3.886      ;
; 4.533 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.422     ; 3.897      ;
; 4.533 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.422     ; 3.897      ;
; 4.533 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.422     ; 3.897      ;
; 4.533 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.422     ; 3.897      ;
; 4.533 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.433     ; 3.886      ;
; 4.533 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.433     ; 3.886      ;
; 4.533 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.432     ; 3.887      ;
; 4.533 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.433     ; 3.886      ;
; 4.533 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.429     ; 3.890      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'                                                                                                                                          ;
+-------+------------------------------------------+---------------------------------------------------+--------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                           ; Launch Clock ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+---------------------------------------------------+--------------+---------------------------------+--------------+------------+------------+
; 2.630 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.324     ; 2.592      ;
; 2.630 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.324     ; 2.592      ;
; 2.630 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.324     ; 2.592      ;
; 2.630 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.324     ; 2.592      ;
; 2.630 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.324     ; 2.592      ;
; 2.630 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.324     ; 2.592      ;
; 2.630 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.324     ; 2.592      ;
; 2.869 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.325     ; 2.830      ;
; 2.869 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.325     ; 2.830      ;
; 2.869 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.325     ; 2.830      ;
; 2.869 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.325     ; 2.830      ;
; 2.869 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.325     ; 2.830      ;
; 3.120 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.321     ; 3.085      ;
; 3.122 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.324     ; 3.084      ;
; 3.122 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.324     ; 3.084      ;
; 3.122 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.324     ; 3.084      ;
; 3.131 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.326     ; 3.091      ;
; 3.131 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.326     ; 3.091      ;
; 3.131 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.326     ; 3.091      ;
; 3.131 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_GO                         ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.326     ; 3.091      ;
; 3.192 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.330     ; 3.148      ;
; 3.192 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.330     ; 3.148      ;
; 3.219 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.329     ; 3.176      ;
; 3.219 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.329     ; 3.176      ;
; 3.468 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.331     ; 3.423      ;
; 3.468 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.331     ; 3.423      ;
; 3.468 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.331     ; 3.423      ;
; 3.468 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.331     ; 3.423      ;
; 3.468 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.331     ; 3.423      ;
; 3.468 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.331     ; 3.423      ;
; 3.468 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.331     ; 3.423      ;
; 3.563 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.333     ; 3.516      ;
; 3.563 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.333     ; 3.516      ;
; 3.563 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.333     ; 3.516      ;
; 3.563 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.333     ; 3.516      ;
; 3.563 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.333     ; 3.516      ;
; 3.563 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.333     ; 3.516      ;
; 3.563 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.333     ; 3.516      ;
; 3.707 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.332     ; 3.661      ;
; 3.707 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.332     ; 3.661      ;
; 3.707 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.332     ; 3.661      ;
; 3.707 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.332     ; 3.661      ;
; 3.707 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.332     ; 3.661      ;
; 3.710 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.331     ; 3.665      ;
; 3.710 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.331     ; 3.665      ;
; 3.710 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.331     ; 3.665      ;
; 3.710 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.331     ; 3.665      ;
; 3.710 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.331     ; 3.665      ;
; 3.710 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.331     ; 3.665      ;
; 3.710 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.331     ; 3.665      ;
; 3.720 ; I2C_CCD_Config:u8|combo_cnt[4]           ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.333     ; 3.673      ;
; 3.720 ; I2C_CCD_Config:u8|combo_cnt[4]           ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.333     ; 3.673      ;
; 3.720 ; I2C_CCD_Config:u8|combo_cnt[4]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.333     ; 3.673      ;
; 3.720 ; I2C_CCD_Config:u8|combo_cnt[4]           ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.333     ; 3.673      ;
; 3.720 ; I2C_CCD_Config:u8|combo_cnt[4]           ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.333     ; 3.673      ;
; 3.720 ; I2C_CCD_Config:u8|combo_cnt[4]           ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.333     ; 3.673      ;
; 3.720 ; I2C_CCD_Config:u8|combo_cnt[4]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.333     ; 3.673      ;
; 3.730 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.333     ; 3.683      ;
; 3.730 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.333     ; 3.683      ;
; 3.730 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.333     ; 3.683      ;
; 3.730 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.333     ; 3.683      ;
; 3.730 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.333     ; 3.683      ;
; 3.730 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.333     ; 3.683      ;
; 3.730 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.333     ; 3.683      ;
; 3.802 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.334     ; 3.754      ;
; 3.802 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.334     ; 3.754      ;
; 3.802 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.334     ; 3.754      ;
; 3.802 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.334     ; 3.754      ;
; 3.802 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.334     ; 3.754      ;
; 3.842 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.331     ; 3.797      ;
; 3.842 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.331     ; 3.797      ;
; 3.842 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.331     ; 3.797      ;
; 3.842 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.331     ; 3.797      ;
; 3.842 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.331     ; 3.797      ;
; 3.842 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.331     ; 3.797      ;
; 3.842 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.331     ; 3.797      ;
; 3.863 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.331     ; 3.818      ;
; 3.863 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.331     ; 3.818      ;
; 3.863 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.331     ; 3.818      ;
; 3.863 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.331     ; 3.818      ;
; 3.863 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.331     ; 3.818      ;
; 3.863 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.331     ; 3.818      ;
; 3.863 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.331     ; 3.818      ;
; 3.871 ; I2C_CCD_Config:u8|combo_cnt[13]          ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.331     ; 3.826      ;
; 3.871 ; I2C_CCD_Config:u8|combo_cnt[13]          ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.331     ; 3.826      ;
; 3.871 ; I2C_CCD_Config:u8|combo_cnt[13]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.331     ; 3.826      ;
; 3.871 ; I2C_CCD_Config:u8|combo_cnt[13]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.331     ; 3.826      ;
; 3.871 ; I2C_CCD_Config:u8|combo_cnt[13]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.331     ; 3.826      ;
; 3.871 ; I2C_CCD_Config:u8|combo_cnt[13]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.331     ; 3.826      ;
; 3.871 ; I2C_CCD_Config:u8|combo_cnt[13]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.331     ; 3.826      ;
; 3.881 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.333     ; 3.834      ;
; 3.881 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.333     ; 3.834      ;
; 3.881 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.333     ; 3.834      ;
; 3.881 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.333     ; 3.834      ;
; 3.881 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.333     ; 3.834      ;
; 3.881 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.333     ; 3.834      ;
; 3.881 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.333     ; 3.834      ;
; 3.882 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.333     ; 3.835      ;
; 3.882 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.333     ; 3.835      ;
; 3.882 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.333     ; 3.835      ;
+-------+------------------------------------------+---------------------------------------------------+--------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'CLOCK_50'                                                                                                                                    ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.811 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 3.123      ;
; 2.811 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 3.123      ;
; 2.811 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 3.123      ;
; 2.811 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 3.123      ;
; 2.811 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 3.123      ;
; 2.811 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 3.123      ;
; 2.811 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 3.123      ;
; 2.811 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 3.123      ;
; 2.811 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 3.123      ;
; 2.811 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 3.123      ;
; 2.811 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 3.123      ;
; 2.811 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 3.123      ;
; 2.824 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.024      ; 3.134      ;
; 2.824 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.024      ; 3.134      ;
; 2.824 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.024      ; 3.134      ;
; 2.824 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.024      ; 3.134      ;
; 2.824 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.024      ; 3.134      ;
; 2.824 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.024      ; 3.134      ;
; 2.824 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.024      ; 3.134      ;
; 2.824 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.024      ; 3.134      ;
; 2.824 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.024      ; 3.134      ;
; 2.824 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.024      ; 3.134      ;
; 2.824 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.024      ; 3.134      ;
; 2.824 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.024      ; 3.134      ;
; 2.824 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.024      ; 3.134      ;
; 2.840 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[2]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.021      ; 3.147      ;
; 3.431 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[3]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 3.739      ;
; 3.431 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[4]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 3.739      ;
; 3.431 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[6]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 3.739      ;
; 3.431 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[7]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 3.739      ;
; 3.431 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[8]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 3.739      ;
; 3.431 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[9]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 3.739      ;
; 3.431 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[10]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 3.739      ;
; 3.431 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[11]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 3.739      ;
; 3.431 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[12]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 3.739      ;
; 3.431 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[13]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 3.739      ;
; 3.431 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[14]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 3.739      ;
; 3.431 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[15]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 3.739      ;
; 3.431 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[5]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 3.739      ;
; 3.447 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 3.755      ;
; 3.447 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 3.755      ;
; 3.459 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.017      ; 3.762      ;
; 3.459 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.017      ; 3.762      ;
; 5.116 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 5.398      ;
; 5.211 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.016     ; 5.481      ;
; 5.211 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.016     ; 5.481      ;
; 5.211 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.016     ; 5.481      ;
; 5.211 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.016     ; 5.481      ;
; 5.211 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.016     ; 5.481      ;
; 5.211 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.016     ; 5.481      ;
; 5.211 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.016     ; 5.481      ;
; 5.211 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.016     ; 5.481      ;
; 5.211 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.016     ; 5.481      ;
; 5.211 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.016     ; 5.481      ;
; 5.211 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.016     ; 5.481      ;
; 5.211 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.016     ; 5.481      ;
; 5.211 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.016     ; 5.481      ;
; 5.211 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.016     ; 5.481      ;
; 5.211 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.016     ; 5.481      ;
; 5.211 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.016     ; 5.481      ;
; 5.954 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 6.229      ;
; 6.049 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.013     ; 6.322      ;
; 6.049 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.023     ; 6.312      ;
; 6.049 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.023     ; 6.312      ;
; 6.049 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.023     ; 6.312      ;
; 6.049 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.023     ; 6.312      ;
; 6.049 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.023     ; 6.312      ;
; 6.049 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.023     ; 6.312      ;
; 6.049 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.023     ; 6.312      ;
; 6.049 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.023     ; 6.312      ;
; 6.049 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.023     ; 6.312      ;
; 6.049 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.023     ; 6.312      ;
; 6.049 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.023     ; 6.312      ;
; 6.049 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.023     ; 6.312      ;
; 6.049 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.023     ; 6.312      ;
; 6.049 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.023     ; 6.312      ;
; 6.049 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.023     ; 6.312      ;
; 6.049 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.023     ; 6.312      ;
; 6.144 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.025     ; 6.405      ;
; 6.144 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.025     ; 6.405      ;
; 6.144 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.025     ; 6.405      ;
; 6.144 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.025     ; 6.405      ;
; 6.144 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.025     ; 6.405      ;
; 6.144 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.025     ; 6.405      ;
; 6.144 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.025     ; 6.405      ;
; 6.144 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.025     ; 6.405      ;
; 6.144 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.025     ; 6.405      ;
; 6.144 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.025     ; 6.405      ;
; 6.144 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.025     ; 6.405      ;
; 6.144 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.025     ; 6.405      ;
; 6.144 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.025     ; 6.405      ;
; 6.144 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.025     ; 6.405      ;
; 6.144 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.025     ; 6.405      ;
; 6.144 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.025     ; 6.405      ;
; 6.196 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 6.471      ;
; 6.206 ; I2C_CCD_Config:u8|combo_cnt[4]           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.013     ; 6.479      ;
; 6.216 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.013     ; 6.489      ;
; 6.291 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.023     ; 6.554      ;
; 6.291 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.023     ; 6.554      ;
; 6.291 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.023     ; 6.554      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'u6|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                      ; To Node                                                                                                                                                      ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 5.172 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                                      ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; 0.000      ; 1.458      ;
; 5.193 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                                      ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; 0.000      ; 1.479      ;
; 5.193 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; 0.000      ; 1.479      ;
; 5.193 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; 0.000      ; 1.479      ;
; 5.193 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; 0.000      ; 1.479      ;
; 5.193 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; 0.000      ; 1.479      ;
; 5.193 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; 0.000      ; 1.479      ;
; 5.193 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; 0.000      ; 1.479      ;
; 5.193 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; 0.000      ; 1.479      ;
; 5.412 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; 0.002      ; 1.700      ;
; 5.412 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; 0.002      ; 1.700      ;
; 5.412 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; 0.002      ; 1.700      ;
; 5.412 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; 0.002      ; 1.700      ;
; 5.412 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; 0.002      ; 1.700      ;
; 5.412 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; 0.002      ; 1.700      ;
; 5.412 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; 0.002      ; 1.700      ;
; 5.412 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; 0.002      ; 1.700      ;
; 5.682 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; 0.001      ; 1.969      ;
; 5.682 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; 0.001      ; 1.969      ;
; 5.682 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; 0.001      ; 1.969      ;
; 5.745 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; -0.002     ; 2.029      ;
; 5.745 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; -0.002     ; 2.029      ;
; 5.745 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                   ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; -0.002     ; 2.029      ;
; 5.745 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                   ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; -0.002     ; 2.029      ;
; 5.745 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; -0.002     ; 2.029      ;
; 5.745 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; -0.002     ; 2.029      ;
; 6.030 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; 0.005      ; 2.321      ;
; 6.030 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                   ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; 0.005      ; 2.321      ;
; 6.030 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                   ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; 0.005      ; 2.321      ;
; 6.030 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; 0.005      ; 2.321      ;
; 6.369 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.746     ; 3.909      ;
; 6.369 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.746     ; 3.909      ;
; 6.369 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.746     ; 3.909      ;
; 6.369 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.746     ; 3.909      ;
; 6.369 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.746     ; 3.909      ;
; 6.369 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.746     ; 3.909      ;
; 6.369 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.746     ; 3.909      ;
; 6.369 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                    ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.746     ; 3.909      ;
; 6.369 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                    ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.746     ; 3.909      ;
; 6.369 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.746     ; 3.909      ;
; 6.369 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.746     ; 3.909      ;
; 6.369 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                    ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.746     ; 3.909      ;
; 6.369 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                          ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.746     ; 3.909      ;
; 6.369 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.746     ; 3.909      ;
; 6.369 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[1]                                           ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.771     ; 3.884      ;
; 6.369 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[0]                                           ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.771     ; 3.884      ;
; 6.369 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[2]                                           ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.746     ; 3.909      ;
; 6.369 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[3]                                           ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.755     ; 3.900      ;
; 6.369 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[9]                                           ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.747     ; 3.908      ;
; 6.369 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[8]                                           ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.747     ; 3.908      ;
; 6.369 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[6]                                           ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.746     ; 3.909      ;
; 6.369 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[7]                                           ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.763     ; 3.892      ;
; 6.369 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[5]                                           ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.771     ; 3.884      ;
; 6.369 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[4]                                           ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.771     ; 3.884      ;
; 6.369 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1]  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.746     ; 3.909      ;
; 6.369 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1]  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.746     ; 3.909      ;
; 6.369 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0]  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.746     ; 3.909      ;
; 6.369 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0]  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.746     ; 3.909      ;
; 6.369 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.762     ; 3.893      ;
; 6.369 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.763     ; 3.892      ;
; 6.369 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.763     ; 3.892      ;
; 6.369 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.763     ; 3.892      ;
; 6.369 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.762     ; 3.893      ;
; 6.369 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.763     ; 3.892      ;
; 6.369 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.757     ; 3.898      ;
; 6.369 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.757     ; 3.898      ;
; 6.369 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.756     ; 3.899      ;
; 6.369 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.752     ; 3.903      ;
; 6.369 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.756     ; 3.899      ;
; 6.369 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.753     ; 3.902      ;
; 6.369 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.756     ; 3.899      ;
; 6.369 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.755     ; 3.900      ;
; 6.369 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.756     ; 3.899      ;
; 6.369 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.756     ; 3.899      ;
; 6.369 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.756     ; 3.899      ;
; 6.369 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.756     ; 3.899      ;
; 6.369 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.756     ; 3.899      ;
; 6.369 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.753     ; 3.902      ;
; 6.369 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.755     ; 3.900      ;
; 6.369 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.755     ; 3.900      ;
; 6.369 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.756     ; 3.899      ;
; 6.369 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.756     ; 3.899      ;
; 6.369 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.753     ; 3.902      ;
; 6.369 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.756     ; 3.899      ;
; 6.369 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.756     ; 3.899      ;
; 6.369 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.758     ; 3.897      ;
; 6.369 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.760     ; 3.895      ;
; 6.369 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.760     ; 3.895      ;
; 6.369 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.757     ; 3.898      ;
; 6.369 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.757     ; 3.898      ;
; 6.369 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.757     ; 3.898      ;
; 6.369 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.757     ; 3.898      ;
; 6.369 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.759     ; 3.896      ;
; 6.369 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.757     ; 3.898      ;
; 6.369 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.760     ; 3.895      ;
; 6.369 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.760     ; 3.895      ;
; 6.369 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.759     ; 3.896      ;
; 6.369 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.760     ; 3.895      ;
; 6.369 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.759     ; 3.896      ;
; 6.369 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.760     ; 3.895      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'GPIO_1[0]'                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.333 ; 1.000        ; 3.333          ; Port Rate        ; GPIO_1[0] ; Rise       ; GPIO_1[0]                                                                                                                                                  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[0]                           ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[0]                           ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[10]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[10]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[11]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[11]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[12]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[12]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[13]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[13]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[14]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[14]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[15]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[15]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[16]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[16]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[17]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[17]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[18]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[18]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[19]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[19]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[1]                           ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[1]                           ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[20]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[20]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[21]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[21]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[22]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[22]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[23]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[23]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[2]                           ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[2]                           ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[3]                           ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[3]                           ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[4]                           ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[4]                           ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[5]                           ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[5]                           ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[6]                           ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[6]                           ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[7]                           ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[7]                           ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[8]                           ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[8]                           ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[9]                           ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[9]                           ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_datain_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_datain_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~portb_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~portb_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~portb_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~portb_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a10~porta_address_reg0 ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'rClk[0]'                                                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]                           ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]                           ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg7 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg7 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg8 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg8 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]                           ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]                           ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg7 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg7 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg8 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg8 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                               ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                               ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                               ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                               ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                               ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                               ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                               ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                               ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                               ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                               ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                               ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                               ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                               ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                               ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                              ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                              ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                              ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                              ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                                              ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                                              ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0]                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0]                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1]                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1]                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2]                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2]                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3]                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3]                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4]                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4]                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5]                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5]                            ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'                                                                                            ;
+--------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                            ;
+--------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------------------------+
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[0]         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[0]         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[10]        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[10]        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[11]        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[11]        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[12]        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[12]        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[13]        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[13]        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[14]        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[14]        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[15]        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[15]        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[16]        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[16]        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[17]        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[17]        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[18]        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[18]        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[19]        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[19]        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[1]         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[1]         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[20]        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[20]        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[21]        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[21]        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[22]        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[22]        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[23]        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[23]        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[2]         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[2]         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[3]         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[3]         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[4]         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[4]         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[5]         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[5]         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[6]         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[6]         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[7]         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[7]         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[8]         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[8]         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[9]         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[9]         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|mI2C_DATA[0]                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|mI2C_DATA[0]                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|mI2C_DATA[10]                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|mI2C_DATA[10]                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|mI2C_DATA[11]                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|mI2C_DATA[11]                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|mI2C_DATA[12]                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|mI2C_DATA[12]                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|mI2C_DATA[13]                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|mI2C_DATA[13]                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|mI2C_DATA[14]                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|mI2C_DATA[14]                   ;
+--------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'u6|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+--------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+--------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg0 ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg0 ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg1 ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg1 ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg2 ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg2 ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg3 ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg3 ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg4 ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg4 ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg5 ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg5 ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg6 ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg6 ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg7 ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg7 ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg8 ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg8 ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg0  ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg0  ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg1  ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg1  ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg2  ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg2  ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg3  ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg3  ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg4  ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg4  ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg5  ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg5  ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg6  ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg6  ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg7  ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg7  ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_we_reg       ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_we_reg       ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg0 ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg0 ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg1 ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg1 ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg2 ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg2 ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg3 ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg3 ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg4 ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg4 ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg5 ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg5 ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg6 ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg6 ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg7 ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg7 ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg8 ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg8 ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg0  ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg0  ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg1  ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg1  ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg2  ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg2  ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg3  ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg3  ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_we_reg       ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_we_reg       ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                          ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                          ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10]                         ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10]                         ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11]                         ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11]                         ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12]                         ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12]                         ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13]                         ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13]                         ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14]                         ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14]                         ;
+-------+--------------+----------------+------------------+--------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                  ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                   ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------+
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[0]           ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[0]           ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[10]          ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[10]          ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[11]          ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[11]          ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[12]          ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[12]          ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[13]          ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[13]          ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[14]          ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[14]          ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[15]          ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[15]          ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[16]          ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[16]          ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[17]          ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[17]          ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[18]          ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[18]          ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[19]          ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[19]          ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[1]           ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[1]           ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[20]          ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[20]          ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[21]          ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[21]          ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[22]          ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[22]          ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[23]          ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[23]          ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[24]          ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[24]          ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[2]           ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[2]           ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[3]           ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[3]           ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[4]           ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[4]           ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[5]           ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[5]           ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[6]           ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[6]           ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[7]           ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[7]           ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[8]           ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[8]           ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[9]           ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[9]           ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[10]    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[10]    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[11]    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[11]    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[12]    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[12]    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[13]    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[13]    ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                     ;
+--------------+---------------------------------+--------+--------+------------+---------------------------------+
; Data Port    ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+--------------+---------------------------------+--------+--------+------------+---------------------------------+
; KEY[*]       ; CLOCK_50                        ; 5.515  ; 5.515  ; Rise       ; CLOCK_50                        ;
;  KEY[1]      ; CLOCK_50                        ; 5.515  ; 5.515  ; Rise       ; CLOCK_50                        ;
; SW[*]        ; CLOCK_50                        ; 2.423  ; 2.423  ; Rise       ; CLOCK_50                        ;
;  SW[9]       ; CLOCK_50                        ; 2.423  ; 2.423  ; Rise       ; CLOCK_50                        ;
; GPIO_1[*]    ; GPIO_1[0]                       ; -1.543 ; -1.543 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[1]   ; GPIO_1[0]                       ; -1.823 ; -1.823 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[3]   ; GPIO_1[0]                       ; -1.941 ; -1.941 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[4]   ; GPIO_1[0]                       ; -1.723 ; -1.723 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[5]   ; GPIO_1[0]                       ; -1.792 ; -1.792 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[6]   ; GPIO_1[0]                       ; -1.931 ; -1.931 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[7]   ; GPIO_1[0]                       ; -1.773 ; -1.773 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[8]   ; GPIO_1[0]                       ; -1.543 ; -1.543 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[9]   ; GPIO_1[0]                       ; -1.723 ; -1.723 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[10]  ; GPIO_1[0]                       ; -1.941 ; -1.941 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[11]  ; GPIO_1[0]                       ; -1.713 ; -1.713 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[12]  ; GPIO_1[0]                       ; -1.941 ; -1.941 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[13]  ; GPIO_1[0]                       ; -1.792 ; -1.792 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[21]  ; GPIO_1[0]                       ; -2.031 ; -2.031 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[22]  ; GPIO_1[0]                       ; -1.946 ; -1.946 ; Rise       ; GPIO_1[0]                       ;
; KEY[*]       ; GPIO_1[0]                       ; 4.576  ; 4.576  ; Rise       ; GPIO_1[0]                       ;
;  KEY[2]      ; GPIO_1[0]                       ; 4.576  ; 4.576  ; Rise       ; GPIO_1[0]                       ;
;  KEY[3]      ; GPIO_1[0]                       ; 4.237  ; 4.237  ; Rise       ; GPIO_1[0]                       ;
; SW[*]        ; GPIO_1[0]                       ; 2.657  ; 2.657  ; Fall       ; GPIO_1[0]                       ;
;  SW[0]       ; GPIO_1[0]                       ; 2.625  ; 2.625  ; Fall       ; GPIO_1[0]                       ;
;  SW[1]       ; GPIO_1[0]                       ; 2.657  ; 2.657  ; Fall       ; GPIO_1[0]                       ;
; GPIO_1[*]    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 6.756  ; 6.756  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  GPIO_1[23]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 6.756  ; 6.756  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
; SW[*]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 2.425  ; 2.425  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  SW[8]       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 2.425  ; 2.425  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
; DRAM_DQ[*]   ; CLOCK_50                        ; 7.364  ; 7.364  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[6]  ; CLOCK_50                        ; 7.235  ; 7.235  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[7]  ; CLOCK_50                        ; 7.364  ; 7.364  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[8]  ; CLOCK_50                        ; 6.241  ; 6.241  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[9]  ; CLOCK_50                        ; 6.620  ; 6.620  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[11] ; CLOCK_50                        ; 6.791  ; 6.791  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[12] ; CLOCK_50                        ; 6.978  ; 6.978  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[13] ; CLOCK_50                        ; 7.186  ; 7.186  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[14] ; CLOCK_50                        ; 6.950  ; 6.950  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
+--------------+---------------------------------+--------+--------+------------+---------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                      ;
+--------------+---------------------------------+--------+--------+------------+---------------------------------+
; Data Port    ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+--------------+---------------------------------+--------+--------+------------+---------------------------------+
; KEY[*]       ; CLOCK_50                        ; -4.104 ; -4.104 ; Rise       ; CLOCK_50                        ;
;  KEY[1]      ; CLOCK_50                        ; -4.104 ; -4.104 ; Rise       ; CLOCK_50                        ;
; SW[*]        ; CLOCK_50                        ; 0.284  ; 0.284  ; Rise       ; CLOCK_50                        ;
;  SW[9]       ; CLOCK_50                        ; 0.284  ; 0.284  ; Rise       ; CLOCK_50                        ;
; GPIO_1[*]    ; GPIO_1[0]                       ; 2.217  ; 2.217  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[1]   ; GPIO_1[0]                       ; 2.027  ; 2.027  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[3]   ; GPIO_1[0]                       ; 2.145  ; 2.145  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[4]   ; GPIO_1[0]                       ; 1.927  ; 1.927  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[5]   ; GPIO_1[0]                       ; 1.996  ; 1.996  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[6]   ; GPIO_1[0]                       ; 2.135  ; 2.135  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[7]   ; GPIO_1[0]                       ; 1.977  ; 1.977  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[8]   ; GPIO_1[0]                       ; 1.747  ; 1.747  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[9]   ; GPIO_1[0]                       ; 1.927  ; 1.927  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[10]  ; GPIO_1[0]                       ; 2.145  ; 2.145  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[11]  ; GPIO_1[0]                       ; 1.917  ; 1.917  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[12]  ; GPIO_1[0]                       ; 2.145  ; 2.145  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[13]  ; GPIO_1[0]                       ; 1.996  ; 1.996  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[21]  ; GPIO_1[0]                       ; 2.217  ; 2.217  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[22]  ; GPIO_1[0]                       ; 2.132  ; 2.132  ; Rise       ; GPIO_1[0]                       ;
; KEY[*]       ; GPIO_1[0]                       ; -3.989 ; -3.989 ; Rise       ; GPIO_1[0]                       ;
;  KEY[2]      ; GPIO_1[0]                       ; -4.328 ; -4.328 ; Rise       ; GPIO_1[0]                       ;
;  KEY[3]      ; GPIO_1[0]                       ; -3.989 ; -3.989 ; Rise       ; GPIO_1[0]                       ;
; SW[*]        ; GPIO_1[0]                       ; -0.210 ; -0.210 ; Fall       ; GPIO_1[0]                       ;
;  SW[0]       ; GPIO_1[0]                       ; -0.210 ; -0.210 ; Fall       ; GPIO_1[0]                       ;
;  SW[1]       ; GPIO_1[0]                       ; -0.286 ; -0.286 ; Fall       ; GPIO_1[0]                       ;
; GPIO_1[*]    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; -5.460 ; -5.460 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  GPIO_1[23]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; -5.460 ; -5.460 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
; SW[*]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; -0.110 ; -0.110 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  SW[8]       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; -0.110 ; -0.110 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
; DRAM_DQ[*]   ; CLOCK_50                        ; -5.993 ; -5.993 ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[6]  ; CLOCK_50                        ; -6.987 ; -6.987 ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[7]  ; CLOCK_50                        ; -7.116 ; -7.116 ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[8]  ; CLOCK_50                        ; -5.993 ; -5.993 ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[9]  ; CLOCK_50                        ; -6.372 ; -6.372 ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[11] ; CLOCK_50                        ; -6.543 ; -6.543 ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[12] ; CLOCK_50                        ; -6.730 ; -6.730 ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[13] ; CLOCK_50                        ; -6.938 ; -6.938 ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[14] ; CLOCK_50                        ; -6.702 ; -6.702 ; Rise       ; u6|altpll_component|pll|clk[0]  ;
+--------------+---------------------------------+--------+--------+------------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                             ;
+----------------+---------------------------------+--------+--------+------------+---------------------------------+
; Data Port      ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+----------------+---------------------------------+--------+--------+------------+---------------------------------+
; GPIO_1[*]      ; CLOCK_50                        ; 9.513  ; 9.513  ; Rise       ; CLOCK_50                        ;
;  GPIO_1[17]    ; CLOCK_50                        ; 9.513  ; 9.513  ; Rise       ; CLOCK_50                        ;
; HEX0[*]        ; GPIO_1[0]                       ; 11.427 ; 11.427 ; Rise       ; GPIO_1[0]                       ;
;  HEX0[0]       ; GPIO_1[0]                       ; 10.989 ; 10.989 ; Rise       ; GPIO_1[0]                       ;
;  HEX0[1]       ; GPIO_1[0]                       ; 11.025 ; 11.025 ; Rise       ; GPIO_1[0]                       ;
;  HEX0[2]       ; GPIO_1[0]                       ; 11.094 ; 11.094 ; Rise       ; GPIO_1[0]                       ;
;  HEX0[3]       ; GPIO_1[0]                       ; 11.427 ; 11.427 ; Rise       ; GPIO_1[0]                       ;
;  HEX0[4]       ; GPIO_1[0]                       ; 11.064 ; 11.064 ; Rise       ; GPIO_1[0]                       ;
;  HEX0[5]       ; GPIO_1[0]                       ; 11.065 ; 11.065 ; Rise       ; GPIO_1[0]                       ;
;  HEX0[6]       ; GPIO_1[0]                       ; 11.110 ; 11.110 ; Rise       ; GPIO_1[0]                       ;
; HEX1[*]        ; GPIO_1[0]                       ; 10.991 ; 10.991 ; Rise       ; GPIO_1[0]                       ;
;  HEX1[0]       ; GPIO_1[0]                       ; 10.991 ; 10.991 ; Rise       ; GPIO_1[0]                       ;
;  HEX1[1]       ; GPIO_1[0]                       ; 10.625 ; 10.625 ; Rise       ; GPIO_1[0]                       ;
;  HEX1[2]       ; GPIO_1[0]                       ; 10.628 ; 10.628 ; Rise       ; GPIO_1[0]                       ;
;  HEX1[3]       ; GPIO_1[0]                       ; 10.628 ; 10.628 ; Rise       ; GPIO_1[0]                       ;
;  HEX1[4]       ; GPIO_1[0]                       ; 10.642 ; 10.642 ; Rise       ; GPIO_1[0]                       ;
;  HEX1[5]       ; GPIO_1[0]                       ; 10.990 ; 10.990 ; Rise       ; GPIO_1[0]                       ;
;  HEX1[6]       ; GPIO_1[0]                       ; 10.890 ; 10.890 ; Rise       ; GPIO_1[0]                       ;
; HEX2[*]        ; GPIO_1[0]                       ; 11.000 ; 11.000 ; Rise       ; GPIO_1[0]                       ;
;  HEX2[0]       ; GPIO_1[0]                       ; 10.855 ; 10.855 ; Rise       ; GPIO_1[0]                       ;
;  HEX2[1]       ; GPIO_1[0]                       ; 10.636 ; 10.636 ; Rise       ; GPIO_1[0]                       ;
;  HEX2[2]       ; GPIO_1[0]                       ; 10.676 ; 10.676 ; Rise       ; GPIO_1[0]                       ;
;  HEX2[3]       ; GPIO_1[0]                       ; 10.673 ; 10.673 ; Rise       ; GPIO_1[0]                       ;
;  HEX2[4]       ; GPIO_1[0]                       ; 10.871 ; 10.871 ; Rise       ; GPIO_1[0]                       ;
;  HEX2[5]       ; GPIO_1[0]                       ; 10.948 ; 10.948 ; Rise       ; GPIO_1[0]                       ;
;  HEX2[6]       ; GPIO_1[0]                       ; 11.000 ; 11.000 ; Rise       ; GPIO_1[0]                       ;
; HEX3[*]        ; GPIO_1[0]                       ; 11.572 ; 11.572 ; Rise       ; GPIO_1[0]                       ;
;  HEX3[0]       ; GPIO_1[0]                       ; 10.880 ; 10.880 ; Rise       ; GPIO_1[0]                       ;
;  HEX3[1]       ; GPIO_1[0]                       ; 11.431 ; 11.431 ; Rise       ; GPIO_1[0]                       ;
;  HEX3[2]       ; GPIO_1[0]                       ; 11.072 ; 11.072 ; Rise       ; GPIO_1[0]                       ;
;  HEX3[3]       ; GPIO_1[0]                       ; 11.572 ; 11.572 ; Rise       ; GPIO_1[0]                       ;
;  HEX3[4]       ; GPIO_1[0]                       ; 11.236 ; 11.236 ; Rise       ; GPIO_1[0]                       ;
;  HEX3[5]       ; GPIO_1[0]                       ; 11.202 ; 11.202 ; Rise       ; GPIO_1[0]                       ;
;  HEX3[6]       ; GPIO_1[0]                       ; 11.237 ; 11.237 ; Rise       ; GPIO_1[0]                       ;
; LEDG[*]        ; GPIO_1[0]                       ; 10.754 ; 10.754 ; Rise       ; GPIO_1[0]                       ;
;  LEDG[0]       ; GPIO_1[0]                       ; 10.474 ; 10.474 ; Rise       ; GPIO_1[0]                       ;
;  LEDG[1]       ; GPIO_1[0]                       ; 10.085 ; 10.085 ; Rise       ; GPIO_1[0]                       ;
;  LEDG[2]       ; GPIO_1[0]                       ; 10.288 ; 10.288 ; Rise       ; GPIO_1[0]                       ;
;  LEDG[3]       ; GPIO_1[0]                       ; 10.596 ; 10.596 ; Rise       ; GPIO_1[0]                       ;
;  LEDG[4]       ; GPIO_1[0]                       ; 10.736 ; 10.736 ; Rise       ; GPIO_1[0]                       ;
;  LEDG[5]       ; GPIO_1[0]                       ; 10.754 ; 10.754 ; Rise       ; GPIO_1[0]                       ;
;  LEDG[6]       ; GPIO_1[0]                       ; 10.698 ; 10.698 ; Rise       ; GPIO_1[0]                       ;
;  LEDG[7]       ; GPIO_1[0]                       ; 10.706 ; 10.706 ; Rise       ; GPIO_1[0]                       ;
; GPIO_1[*]      ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 12.296 ; 12.296 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  GPIO_1[23]    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 8.308  ; 8.308  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  GPIO_1[24]    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 12.296 ; 12.296 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
; GPIO_1[*]      ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 9.552  ;        ; Fall       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  GPIO_1[24]    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 9.552  ;        ; Fall       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
; GPIO_1[*]      ; rClk[0]                         ; 5.687  ;        ; Rise       ; rClk[0]                         ;
;  GPIO_1[16]    ; rClk[0]                         ; 5.687  ;        ; Rise       ; rClk[0]                         ;
; VGA_B[*]       ; rClk[0]                         ; 12.442 ; 12.442 ; Rise       ; rClk[0]                         ;
;  VGA_B[0]      ; rClk[0]                         ; 11.885 ; 11.885 ; Rise       ; rClk[0]                         ;
;  VGA_B[1]      ; rClk[0]                         ; 12.442 ; 12.442 ; Rise       ; rClk[0]                         ;
;  VGA_B[2]      ; rClk[0]                         ; 12.190 ; 12.190 ; Rise       ; rClk[0]                         ;
;  VGA_B[3]      ; rClk[0]                         ; 12.107 ; 12.107 ; Rise       ; rClk[0]                         ;
; VGA_G[*]       ; rClk[0]                         ; 12.149 ; 12.149 ; Rise       ; rClk[0]                         ;
;  VGA_G[0]      ; rClk[0]                         ; 11.323 ; 11.323 ; Rise       ; rClk[0]                         ;
;  VGA_G[1]      ; rClk[0]                         ; 11.337 ; 11.337 ; Rise       ; rClk[0]                         ;
;  VGA_G[2]      ; rClk[0]                         ; 11.855 ; 11.855 ; Rise       ; rClk[0]                         ;
;  VGA_G[3]      ; rClk[0]                         ; 12.149 ; 12.149 ; Rise       ; rClk[0]                         ;
; VGA_HS         ; rClk[0]                         ; 7.431  ; 7.431  ; Rise       ; rClk[0]                         ;
; VGA_R[*]       ; rClk[0]                         ; 11.566 ; 11.566 ; Rise       ; rClk[0]                         ;
;  VGA_R[0]      ; rClk[0]                         ; 11.286 ; 11.286 ; Rise       ; rClk[0]                         ;
;  VGA_R[1]      ; rClk[0]                         ; 11.538 ; 11.538 ; Rise       ; rClk[0]                         ;
;  VGA_R[2]      ; rClk[0]                         ; 11.566 ; 11.566 ; Rise       ; rClk[0]                         ;
;  VGA_R[3]      ; rClk[0]                         ; 11.539 ; 11.539 ; Rise       ; rClk[0]                         ;
; VGA_VS         ; rClk[0]                         ; 7.653  ; 7.653  ; Rise       ; rClk[0]                         ;
; GPIO_1[*]      ; rClk[0]                         ;        ; 5.687  ; Fall       ; rClk[0]                         ;
;  GPIO_1[16]    ; rClk[0]                         ;        ; 5.687  ; Fall       ; rClk[0]                         ;
; VGA_B[*]       ; rClk[0]                         ; 8.836  ; 8.836  ; Fall       ; rClk[0]                         ;
;  VGA_B[0]      ; rClk[0]                         ; 8.479  ; 8.479  ; Fall       ; rClk[0]                         ;
;  VGA_B[1]      ; rClk[0]                         ; 8.836  ; 8.836  ; Fall       ; rClk[0]                         ;
;  VGA_B[2]      ; rClk[0]                         ; 8.581  ; 8.581  ; Fall       ; rClk[0]                         ;
;  VGA_B[3]      ; rClk[0]                         ; 8.500  ; 8.500  ; Fall       ; rClk[0]                         ;
; VGA_G[*]       ; rClk[0]                         ; 8.365  ; 8.365  ; Fall       ; rClk[0]                         ;
;  VGA_G[0]      ; rClk[0]                         ; 8.251  ; 8.251  ; Fall       ; rClk[0]                         ;
;  VGA_G[1]      ; rClk[0]                         ; 8.365  ; 8.365  ; Fall       ; rClk[0]                         ;
;  VGA_G[2]      ; rClk[0]                         ; 8.219  ; 8.219  ; Fall       ; rClk[0]                         ;
;  VGA_G[3]      ; rClk[0]                         ; 8.337  ; 8.337  ; Fall       ; rClk[0]                         ;
; VGA_R[*]       ; rClk[0]                         ; 8.711  ; 8.711  ; Fall       ; rClk[0]                         ;
;  VGA_R[0]      ; rClk[0]                         ; 8.532  ; 8.532  ; Fall       ; rClk[0]                         ;
;  VGA_R[1]      ; rClk[0]                         ; 8.670  ; 8.670  ; Fall       ; rClk[0]                         ;
;  VGA_R[2]      ; rClk[0]                         ; 8.711  ; 8.711  ; Fall       ; rClk[0]                         ;
;  VGA_R[3]      ; rClk[0]                         ; 8.672  ; 8.672  ; Fall       ; rClk[0]                         ;
; DRAM_ADDR[*]   ; CLOCK_50                        ; 6.128  ; 6.128  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[0]  ; CLOCK_50                        ; 6.128  ; 6.128  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[1]  ; CLOCK_50                        ; 6.011  ; 6.011  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[2]  ; CLOCK_50                        ; 5.901  ; 5.901  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[3]  ; CLOCK_50                        ; 5.570  ; 5.570  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[4]  ; CLOCK_50                        ; 5.725  ; 5.725  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[5]  ; CLOCK_50                        ; 5.770  ; 5.770  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[6]  ; CLOCK_50                        ; 5.165  ; 5.165  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[7]  ; CLOCK_50                        ; 5.291  ; 5.291  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[8]  ; CLOCK_50                        ; 5.286  ; 5.286  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[9]  ; CLOCK_50                        ; 5.052  ; 5.052  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[10] ; CLOCK_50                        ; 5.789  ; 5.789  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[11] ; CLOCK_50                        ; 5.019  ; 5.019  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_BA_0      ; CLOCK_50                        ; 5.451  ; 5.451  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_BA_1      ; CLOCK_50                        ; 5.771  ; 5.771  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_CAS_N     ; CLOCK_50                        ; 5.589  ; 5.589  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_CS_N      ; CLOCK_50                        ; 5.217  ; 5.217  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_DQ[*]     ; CLOCK_50                        ; 8.343  ; 8.343  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[0]    ; CLOCK_50                        ; 8.081  ; 8.081  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[1]    ; CLOCK_50                        ; 8.144  ; 8.144  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[2]    ; CLOCK_50                        ; 8.291  ; 8.291  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[3]    ; CLOCK_50                        ; 7.647  ; 7.647  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[4]    ; CLOCK_50                        ; 8.275  ; 8.275  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[5]    ; CLOCK_50                        ; 8.041  ; 8.041  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[6]    ; CLOCK_50                        ; 7.088  ; 7.088  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[7]    ; CLOCK_50                        ; 8.343  ; 8.343  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[8]    ; CLOCK_50                        ; 7.596  ; 7.596  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[9]    ; CLOCK_50                        ; 7.762  ; 7.762  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[10]   ; CLOCK_50                        ; 7.810  ; 7.810  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[11]   ; CLOCK_50                        ; 7.100  ; 7.100  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[12]   ; CLOCK_50                        ; 7.562  ; 7.562  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[13]   ; CLOCK_50                        ; 8.314  ; 8.314  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[14]   ; CLOCK_50                        ; 7.956  ; 7.956  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[15]   ; CLOCK_50                        ; 8.306  ; 8.306  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_LDQM      ; CLOCK_50                        ; 5.306  ; 5.306  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_RAS_N     ; CLOCK_50                        ; 5.279  ; 5.279  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_UDQM      ; CLOCK_50                        ; 5.448  ; 5.448  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_WE_N      ; CLOCK_50                        ; 5.296  ; 5.296  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_CLK       ; CLOCK_50                        ; -1.928 ;        ; Rise       ; u6|altpll_component|pll|clk[1]  ;
; DRAM_CLK       ; CLOCK_50                        ;        ; -1.928 ; Fall       ; u6|altpll_component|pll|clk[1]  ;
+----------------+---------------------------------+--------+--------+------------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                     ;
+----------------+---------------------------------+--------+--------+------------+---------------------------------+
; Data Port      ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+----------------+---------------------------------+--------+--------+------------+---------------------------------+
; GPIO_1[*]      ; CLOCK_50                        ; 9.513  ; 9.513  ; Rise       ; CLOCK_50                        ;
;  GPIO_1[17]    ; CLOCK_50                        ; 9.513  ; 9.513  ; Rise       ; CLOCK_50                        ;
; HEX0[*]        ; GPIO_1[0]                       ; 10.582 ; 10.582 ; Rise       ; GPIO_1[0]                       ;
;  HEX0[0]       ; GPIO_1[0]                       ; 10.760 ; 10.760 ; Rise       ; GPIO_1[0]                       ;
;  HEX0[1]       ; GPIO_1[0]                       ; 10.793 ; 10.793 ; Rise       ; GPIO_1[0]                       ;
;  HEX0[2]       ; GPIO_1[0]                       ; 10.582 ; 10.582 ; Rise       ; GPIO_1[0]                       ;
;  HEX0[3]       ; GPIO_1[0]                       ; 10.910 ; 10.910 ; Rise       ; GPIO_1[0]                       ;
;  HEX0[4]       ; GPIO_1[0]                       ; 10.588 ; 10.588 ; Rise       ; GPIO_1[0]                       ;
;  HEX0[5]       ; GPIO_1[0]                       ; 10.582 ; 10.582 ; Rise       ; GPIO_1[0]                       ;
;  HEX0[6]       ; GPIO_1[0]                       ; 10.588 ; 10.588 ; Rise       ; GPIO_1[0]                       ;
; HEX1[*]        ; GPIO_1[0]                       ; 10.324 ; 10.324 ; Rise       ; GPIO_1[0]                       ;
;  HEX1[0]       ; GPIO_1[0]                       ; 10.706 ; 10.706 ; Rise       ; GPIO_1[0]                       ;
;  HEX1[1]       ; GPIO_1[0]                       ; 10.327 ; 10.327 ; Rise       ; GPIO_1[0]                       ;
;  HEX1[2]       ; GPIO_1[0]                       ; 10.324 ; 10.324 ; Rise       ; GPIO_1[0]                       ;
;  HEX1[3]       ; GPIO_1[0]                       ; 10.338 ; 10.338 ; Rise       ; GPIO_1[0]                       ;
;  HEX1[4]       ; GPIO_1[0]                       ; 10.347 ; 10.347 ; Rise       ; GPIO_1[0]                       ;
;  HEX1[5]       ; GPIO_1[0]                       ; 10.712 ; 10.712 ; Rise       ; GPIO_1[0]                       ;
;  HEX1[6]       ; GPIO_1[0]                       ; 10.584 ; 10.584 ; Rise       ; GPIO_1[0]                       ;
; HEX2[*]        ; GPIO_1[0]                       ; 10.312 ; 10.312 ; Rise       ; GPIO_1[0]                       ;
;  HEX2[0]       ; GPIO_1[0]                       ; 10.527 ; 10.527 ; Rise       ; GPIO_1[0]                       ;
;  HEX2[1]       ; GPIO_1[0]                       ; 10.312 ; 10.312 ; Rise       ; GPIO_1[0]                       ;
;  HEX2[2]       ; GPIO_1[0]                       ; 10.352 ; 10.352 ; Rise       ; GPIO_1[0]                       ;
;  HEX2[3]       ; GPIO_1[0]                       ; 10.360 ; 10.360 ; Rise       ; GPIO_1[0]                       ;
;  HEX2[4]       ; GPIO_1[0]                       ; 10.558 ; 10.558 ; Rise       ; GPIO_1[0]                       ;
;  HEX2[5]       ; GPIO_1[0]                       ; 10.653 ; 10.653 ; Rise       ; GPIO_1[0]                       ;
;  HEX2[6]       ; GPIO_1[0]                       ; 10.684 ; 10.684 ; Rise       ; GPIO_1[0]                       ;
; HEX3[*]        ; GPIO_1[0]                       ; 10.314 ; 10.314 ; Rise       ; GPIO_1[0]                       ;
;  HEX3[0]       ; GPIO_1[0]                       ; 10.314 ; 10.314 ; Rise       ; GPIO_1[0]                       ;
;  HEX3[1]       ; GPIO_1[0]                       ; 10.859 ; 10.859 ; Rise       ; GPIO_1[0]                       ;
;  HEX3[2]       ; GPIO_1[0]                       ; 10.512 ; 10.512 ; Rise       ; GPIO_1[0]                       ;
;  HEX3[3]       ; GPIO_1[0]                       ; 11.002 ; 11.002 ; Rise       ; GPIO_1[0]                       ;
;  HEX3[4]       ; GPIO_1[0]                       ; 10.668 ; 10.668 ; Rise       ; GPIO_1[0]                       ;
;  HEX3[5]       ; GPIO_1[0]                       ; 10.675 ; 10.675 ; Rise       ; GPIO_1[0]                       ;
;  HEX3[6]       ; GPIO_1[0]                       ; 10.678 ; 10.678 ; Rise       ; GPIO_1[0]                       ;
; LEDG[*]        ; GPIO_1[0]                       ; 10.085 ; 10.085 ; Rise       ; GPIO_1[0]                       ;
;  LEDG[0]       ; GPIO_1[0]                       ; 10.474 ; 10.474 ; Rise       ; GPIO_1[0]                       ;
;  LEDG[1]       ; GPIO_1[0]                       ; 10.085 ; 10.085 ; Rise       ; GPIO_1[0]                       ;
;  LEDG[2]       ; GPIO_1[0]                       ; 10.288 ; 10.288 ; Rise       ; GPIO_1[0]                       ;
;  LEDG[3]       ; GPIO_1[0]                       ; 10.596 ; 10.596 ; Rise       ; GPIO_1[0]                       ;
;  LEDG[4]       ; GPIO_1[0]                       ; 10.736 ; 10.736 ; Rise       ; GPIO_1[0]                       ;
;  LEDG[5]       ; GPIO_1[0]                       ; 10.754 ; 10.754 ; Rise       ; GPIO_1[0]                       ;
;  LEDG[6]       ; GPIO_1[0]                       ; 10.698 ; 10.698 ; Rise       ; GPIO_1[0]                       ;
;  LEDG[7]       ; GPIO_1[0]                       ; 10.706 ; 10.706 ; Rise       ; GPIO_1[0]                       ;
; GPIO_1[*]      ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 8.308  ; 8.308  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  GPIO_1[23]    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 8.308  ; 8.308  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  GPIO_1[24]    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 10.117 ; 9.552  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
; GPIO_1[*]      ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 9.552  ;        ; Fall       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  GPIO_1[24]    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 9.552  ;        ; Fall       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
; GPIO_1[*]      ; rClk[0]                         ; 5.687  ;        ; Rise       ; rClk[0]                         ;
;  GPIO_1[16]    ; rClk[0]                         ; 5.687  ;        ; Rise       ; rClk[0]                         ;
; VGA_B[*]       ; rClk[0]                         ; 10.069 ; 10.069 ; Rise       ; rClk[0]                         ;
;  VGA_B[0]      ; rClk[0]                         ; 10.069 ; 10.069 ; Rise       ; rClk[0]                         ;
;  VGA_B[1]      ; rClk[0]                         ; 10.596 ; 10.596 ; Rise       ; rClk[0]                         ;
;  VGA_B[2]      ; rClk[0]                         ; 10.340 ; 10.340 ; Rise       ; rClk[0]                         ;
;  VGA_B[3]      ; rClk[0]                         ; 10.257 ; 10.257 ; Rise       ; rClk[0]                         ;
; VGA_G[*]       ; rClk[0]                         ; 9.574  ; 9.574  ; Rise       ; rClk[0]                         ;
;  VGA_G[0]      ; rClk[0]                         ; 9.592  ; 9.592  ; Rise       ; rClk[0]                         ;
;  VGA_G[1]      ; rClk[0]                         ; 9.574  ; 9.574  ; Rise       ; rClk[0]                         ;
;  VGA_G[2]      ; rClk[0]                         ; 10.010 ; 10.010 ; Rise       ; rClk[0]                         ;
;  VGA_G[3]      ; rClk[0]                         ; 10.304 ; 10.304 ; Rise       ; rClk[0]                         ;
; VGA_HS         ; rClk[0]                         ; 7.431  ; 7.431  ; Rise       ; rClk[0]                         ;
; VGA_R[*]       ; rClk[0]                         ; 9.541  ; 9.541  ; Rise       ; rClk[0]                         ;
;  VGA_R[0]      ; rClk[0]                         ; 9.541  ; 9.541  ; Rise       ; rClk[0]                         ;
;  VGA_R[1]      ; rClk[0]                         ; 9.947  ; 9.947  ; Rise       ; rClk[0]                         ;
;  VGA_R[2]      ; rClk[0]                         ; 9.975  ; 9.975  ; Rise       ; rClk[0]                         ;
;  VGA_R[3]      ; rClk[0]                         ; 9.948  ; 9.948  ; Rise       ; rClk[0]                         ;
; VGA_VS         ; rClk[0]                         ; 7.653  ; 7.653  ; Rise       ; rClk[0]                         ;
; GPIO_1[*]      ; rClk[0]                         ;        ; 5.687  ; Fall       ; rClk[0]                         ;
;  GPIO_1[16]    ; rClk[0]                         ;        ; 5.687  ; Fall       ; rClk[0]                         ;
; VGA_B[*]       ; rClk[0]                         ; 8.479  ; 8.479  ; Fall       ; rClk[0]                         ;
;  VGA_B[0]      ; rClk[0]                         ; 8.479  ; 8.479  ; Fall       ; rClk[0]                         ;
;  VGA_B[1]      ; rClk[0]                         ; 8.836  ; 8.836  ; Fall       ; rClk[0]                         ;
;  VGA_B[2]      ; rClk[0]                         ; 8.581  ; 8.581  ; Fall       ; rClk[0]                         ;
;  VGA_B[3]      ; rClk[0]                         ; 8.500  ; 8.500  ; Fall       ; rClk[0]                         ;
; VGA_G[*]       ; rClk[0]                         ; 8.219  ; 8.219  ; Fall       ; rClk[0]                         ;
;  VGA_G[0]      ; rClk[0]                         ; 8.251  ; 8.251  ; Fall       ; rClk[0]                         ;
;  VGA_G[1]      ; rClk[0]                         ; 8.365  ; 8.365  ; Fall       ; rClk[0]                         ;
;  VGA_G[2]      ; rClk[0]                         ; 8.219  ; 8.219  ; Fall       ; rClk[0]                         ;
;  VGA_G[3]      ; rClk[0]                         ; 8.337  ; 8.337  ; Fall       ; rClk[0]                         ;
; VGA_R[*]       ; rClk[0]                         ; 8.532  ; 8.532  ; Fall       ; rClk[0]                         ;
;  VGA_R[0]      ; rClk[0]                         ; 8.532  ; 8.532  ; Fall       ; rClk[0]                         ;
;  VGA_R[1]      ; rClk[0]                         ; 8.670  ; 8.670  ; Fall       ; rClk[0]                         ;
;  VGA_R[2]      ; rClk[0]                         ; 8.711  ; 8.711  ; Fall       ; rClk[0]                         ;
;  VGA_R[3]      ; rClk[0]                         ; 8.672  ; 8.672  ; Fall       ; rClk[0]                         ;
; DRAM_ADDR[*]   ; CLOCK_50                        ; 5.019  ; 5.019  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[0]  ; CLOCK_50                        ; 6.128  ; 6.128  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[1]  ; CLOCK_50                        ; 6.011  ; 6.011  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[2]  ; CLOCK_50                        ; 5.901  ; 5.901  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[3]  ; CLOCK_50                        ; 5.570  ; 5.570  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[4]  ; CLOCK_50                        ; 5.725  ; 5.725  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[5]  ; CLOCK_50                        ; 5.770  ; 5.770  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[6]  ; CLOCK_50                        ; 5.165  ; 5.165  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[7]  ; CLOCK_50                        ; 5.291  ; 5.291  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[8]  ; CLOCK_50                        ; 5.286  ; 5.286  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[9]  ; CLOCK_50                        ; 5.052  ; 5.052  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[10] ; CLOCK_50                        ; 5.789  ; 5.789  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[11] ; CLOCK_50                        ; 5.019  ; 5.019  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_BA_0      ; CLOCK_50                        ; 5.451  ; 5.451  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_BA_1      ; CLOCK_50                        ; 5.771  ; 5.771  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_CAS_N     ; CLOCK_50                        ; 5.589  ; 5.589  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_CS_N      ; CLOCK_50                        ; 5.217  ; 5.217  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_DQ[*]     ; CLOCK_50                        ; 6.556  ; 6.556  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[0]    ; CLOCK_50                        ; 7.508  ; 7.508  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[1]    ; CLOCK_50                        ; 7.860  ; 7.860  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[2]    ; CLOCK_50                        ; 7.450  ; 7.450  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[3]    ; CLOCK_50                        ; 7.581  ; 7.581  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[4]    ; CLOCK_50                        ; 7.266  ; 7.266  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[5]    ; CLOCK_50                        ; 7.025  ; 7.025  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[6]    ; CLOCK_50                        ; 6.960  ; 6.960  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[7]    ; CLOCK_50                        ; 7.700  ; 7.700  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[8]    ; CLOCK_50                        ; 7.303  ; 7.303  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[9]    ; CLOCK_50                        ; 7.088  ; 7.088  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[10]   ; CLOCK_50                        ; 7.387  ; 7.387  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[11]   ; CLOCK_50                        ; 6.556  ; 6.556  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[12]   ; CLOCK_50                        ; 6.747  ; 6.747  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[13]   ; CLOCK_50                        ; 7.562  ; 7.562  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[14]   ; CLOCK_50                        ; 7.258  ; 7.258  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[15]   ; CLOCK_50                        ; 7.751  ; 7.751  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_LDQM      ; CLOCK_50                        ; 5.306  ; 5.306  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_RAS_N     ; CLOCK_50                        ; 5.279  ; 5.279  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_UDQM      ; CLOCK_50                        ; 5.448  ; 5.448  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_WE_N      ; CLOCK_50                        ; 5.296  ; 5.296  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_CLK       ; CLOCK_50                        ; -1.928 ;        ; Rise       ; u6|altpll_component|pll|clk[1]  ;
; DRAM_CLK       ; CLOCK_50                        ;        ; -1.928 ; Fall       ; u6|altpll_component|pll|clk[1]  ;
+----------------+---------------------------------+--------+--------+------------+---------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 4.635 ;    ;    ; 4.635 ;
; SW[1]      ; LEDR[1]     ; 4.978 ;    ;    ; 4.978 ;
; SW[2]      ; LEDR[2]     ; 5.387 ;    ;    ; 5.387 ;
; SW[3]      ; LEDR[3]     ; 5.678 ;    ;    ; 5.678 ;
; SW[4]      ; LEDR[4]     ; 5.305 ;    ;    ; 5.305 ;
; SW[5]      ; LEDR[5]     ; 6.331 ;    ;    ; 6.331 ;
; SW[6]      ; LEDR[6]     ; 5.136 ;    ;    ; 5.136 ;
; SW[7]      ; LEDR[7]     ; 6.691 ;    ;    ; 6.691 ;
; SW[8]      ; LEDR[8]     ; 6.342 ;    ;    ; 6.342 ;
; SW[9]      ; LEDR[9]     ; 6.406 ;    ;    ; 6.406 ;
; UART_RXD   ; UART_TXD    ; 9.484 ;    ;    ; 9.484 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 4.635 ;    ;    ; 4.635 ;
; SW[1]      ; LEDR[1]     ; 4.978 ;    ;    ; 4.978 ;
; SW[2]      ; LEDR[2]     ; 5.387 ;    ;    ; 5.387 ;
; SW[3]      ; LEDR[3]     ; 5.678 ;    ;    ; 5.678 ;
; SW[4]      ; LEDR[4]     ; 5.305 ;    ;    ; 5.305 ;
; SW[5]      ; LEDR[5]     ; 6.331 ;    ;    ; 6.331 ;
; SW[6]      ; LEDR[6]     ; 5.136 ;    ;    ; 5.136 ;
; SW[7]      ; LEDR[7]     ; 6.691 ;    ;    ; 6.691 ;
; SW[8]      ; LEDR[8]     ; 6.342 ;    ;    ; 6.342 ;
; SW[9]      ; LEDR[9]     ; 6.406 ;    ;    ; 6.406 ;
; UART_RXD   ; UART_TXD    ; 9.484 ;    ;    ; 9.484 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------------------------------------------+
; Output Enable Times                                                                    ;
+--------------+------------+-------+------+------------+--------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                ;
+--------------+------------+-------+------+------------+--------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 4.091 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.498 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.498 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 4.510 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.510 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.855 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.825 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.865 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.865 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.091 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.091 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.106 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.106 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.471 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.471 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 4.471 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 4.471 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
+--------------+------------+-------+------+------------+--------------------------------+


+----------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                            ;
+--------------+------------+-------+------+------------+--------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                ;
+--------------+------------+-------+------+------------+--------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 4.091 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.498 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.498 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 4.510 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.510 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.855 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.825 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.865 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.865 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.091 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.091 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.106 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.106 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.471 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.471 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 4.471 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 4.471 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
+--------------+------------+-------+------+------------+--------------------------------+


+-------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                            ;
+--------------+------------+-----------+-----------+------------+--------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                ;
+--------------+------------+-----------+-----------+------------+--------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 4.091     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.498     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.498     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 4.510     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.510     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.855     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.825     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.865     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.865     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.091     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.091     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.106     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.106     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.471     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.471     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 4.471     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 4.471     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+--------------------------------+


+-------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                    ;
+--------------+------------+-----------+-----------+------------+--------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                ;
+--------------+------------+-----------+-----------+------------+--------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 4.091     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.498     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.498     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 4.510     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.510     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.855     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.825     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.865     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.865     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.091     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.091     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.106     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.106     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.471     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.471     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 4.471     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 4.471     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+--------------------------------+


+-----------------------------------------------------------+
; Fast Model Setup Summary                                  ;
+---------------------------------+---------+---------------+
; Clock                           ; Slack   ; End Point TNS ;
+---------------------------------+---------+---------------+
; GPIO_1[0]                       ; -44.649 ; -3978.707     ;
; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; -1.463  ; -79.323       ;
; rClk[0]                         ; -1.007  ; -81.545       ;
; u6|altpll_component|pll|clk[0]  ; 0.358   ; 0.000         ;
; CLOCK_50                        ; 2.099   ; 0.000         ;
+---------------------------------+---------+---------------+


+----------------------------------------------------------+
; Fast Model Hold Summary                                  ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; CLOCK_50                        ; -1.725 ; -3.444        ;
; GPIO_1[0]                       ; -0.473 ; -2.344        ;
; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.215  ; 0.000         ;
; rClk[0]                         ; 0.215  ; 0.000         ;
; u6|altpll_component|pll|clk[0]  ; 0.215  ; 0.000         ;
+---------------------------------+--------+---------------+


+----------------------------------------------------------+
; Fast Model Recovery Summary                              ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; rClk[0]                         ; -2.229 ; -158.049      ;
; GPIO_1[0]                       ; -2.035 ; -160.330      ;
; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; -1.366 ; -30.225       ;
; u6|altpll_component|pll|clk[0]  ; -0.502 ; -64.682       ;
; CLOCK_50                        ; 16.914 ; 0.000         ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------+
; Fast Model Removal Summary                              ;
+---------------------------------+-------+---------------+
; Clock                           ; Slack ; End Point TNS ;
+---------------------------------+-------+---------------+
; GPIO_1[0]                       ; 0.509 ; 0.000         ;
; rClk[0]                         ; 0.870 ; 0.000         ;
; CLOCK_50                        ; 1.236 ; 0.000         ;
; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.239 ; 0.000         ;
; u6|altpll_component|pll|clk[0]  ; 4.099 ; 0.000         ;
+---------------------------------+-------+---------------+


+----------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                   ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; GPIO_1[0]                       ; -1.880 ; -3943.849     ;
; rClk[0]                         ; -1.880 ; -231.800      ;
; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; -0.500 ; -72.000       ;
; u6|altpll_component|pll|clk[0]  ; 1.873  ; 0.000         ;
; CLOCK_50                        ; 9.000  ; 0.000         ;
+---------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'GPIO_1[0]'                                                                                                                                                                                                            ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                         ; To Node              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+-------------+--------------+------------+------------+
; -44.649 ; Sobel:u12|m54[1]                                                                                                                  ; Sobel:u12|oSobel[11] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.245      ; 45.926     ;
; -44.598 ; Sobel:u12|m54[1]                                                                                                                  ; Sobel:u12|oSobel[10] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.245      ; 45.875     ;
; -44.593 ; Sobel:u12|m54[0]                                                                                                                  ; Sobel:u12|oSobel[11] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.245      ; 45.870     ;
; -44.545 ; Sobel:u12|m53[0]                                                                                                                  ; Sobel:u12|oSobel[11] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.282      ; 45.859     ;
; -44.542 ; Sobel:u12|m54[0]                                                                                                                  ; Sobel:u12|oSobel[10] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.245      ; 45.819     ;
; -44.506 ; Sobel:u12|m53[1]                                                                                                                  ; Sobel:u12|oSobel[11] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.282      ; 45.820     ;
; -44.504 ; Sobel:u12|m54[1]                                                                                                                  ; Sobel:u12|oSobel[9]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.245      ; 45.781     ;
; -44.494 ; Sobel:u12|m53[0]                                                                                                                  ; Sobel:u12|oSobel[10] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.282      ; 45.808     ;
; -44.468 ; Sobel:u12|m54[2]                                                                                                                  ; Sobel:u12|oSobel[11] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.245      ; 45.745     ;
; -44.455 ; Sobel:u12|m53[1]                                                                                                                  ; Sobel:u12|oSobel[10] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.282      ; 45.769     ;
; -44.448 ; Sobel:u12|m54[0]                                                                                                                  ; Sobel:u12|oSobel[9]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.245      ; 45.725     ;
; -44.417 ; Sobel:u12|m54[2]                                                                                                                  ; Sobel:u12|oSobel[10] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.245      ; 45.694     ;
; -44.400 ; Sobel:u12|m53[0]                                                                                                                  ; Sobel:u12|oSobel[9]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.282      ; 45.714     ;
; -44.390 ; Sobel:u12|m54[3]                                                                                                                  ; Sobel:u12|oSobel[11] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.245      ; 45.667     ;
; -44.366 ; Sobel:u12|m54[1]                                                                                                                  ; Sobel:u12|oSobel[8]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.245      ; 45.643     ;
; -44.361 ; Sobel:u12|m53[1]                                                                                                                  ; Sobel:u12|oSobel[9]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.282      ; 45.675     ;
; -44.339 ; Sobel:u12|m54[3]                                                                                                                  ; Sobel:u12|oSobel[10] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.245      ; 45.616     ;
; -44.323 ; Sobel:u12|m54[2]                                                                                                                  ; Sobel:u12|oSobel[9]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.245      ; 45.600     ;
; -44.310 ; Sobel:u12|m54[0]                                                                                                                  ; Sobel:u12|oSobel[8]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.245      ; 45.587     ;
; -44.262 ; Sobel:u12|m53[0]                                                                                                                  ; Sobel:u12|oSobel[8]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.282      ; 45.576     ;
; -44.245 ; Sobel:u12|m54[3]                                                                                                                  ; Sobel:u12|oSobel[9]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.245      ; 45.522     ;
; -44.229 ; Sobel:u12|counter[0][0]                                                                                                           ; Sobel:u12|oSobel[11] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.279      ; 45.540     ;
; -44.223 ; Sobel:u12|m53[1]                                                                                                                  ; Sobel:u12|oSobel[8]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.282      ; 45.537     ;
; -44.185 ; Sobel:u12|m54[2]                                                                                                                  ; Sobel:u12|oSobel[8]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.245      ; 45.462     ;
; -44.178 ; Sobel:u12|counter[0][0]                                                                                                           ; Sobel:u12|oSobel[10] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.279      ; 45.489     ;
; -44.161 ; Sobel:u12|m53[2]                                                                                                                  ; Sobel:u12|oSobel[11] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.282      ; 45.475     ;
; -44.134 ; Sobel:u12|m54[1]                                                                                                                  ; Sobel:u12|oSobel[7]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.245      ; 45.411     ;
; -44.110 ; Sobel:u12|m53[2]                                                                                                                  ; Sobel:u12|oSobel[10] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.282      ; 45.424     ;
; -44.107 ; Sobel:u12|m54[3]                                                                                                                  ; Sobel:u12|oSobel[8]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.245      ; 45.384     ;
; -44.084 ; Sobel:u12|counter[0][0]                                                                                                           ; Sobel:u12|oSobel[9]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.279      ; 45.395     ;
; -44.078 ; Sobel:u12|m54[0]                                                                                                                  ; Sobel:u12|oSobel[7]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.245      ; 45.355     ;
; -44.076 ; Sobel:u12|m53[3]                                                                                                                  ; Sobel:u12|oSobel[11] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.282      ; 45.390     ;
; -44.030 ; Sobel:u12|m53[0]                                                                                                                  ; Sobel:u12|oSobel[7]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.282      ; 45.344     ;
; -44.025 ; Sobel:u12|m53[3]                                                                                                                  ; Sobel:u12|oSobel[10] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.282      ; 45.339     ;
; -44.016 ; Sobel:u12|m53[2]                                                                                                                  ; Sobel:u12|oSobel[9]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.282      ; 45.330     ;
; -43.994 ; Sobel:u12|m54[1]                                                                                                                  ; Sobel:u12|oSobel[6]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.245      ; 45.271     ;
; -43.991 ; Sobel:u12|m53[1]                                                                                                                  ; Sobel:u12|oSobel[7]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.282      ; 45.305     ;
; -43.953 ; Sobel:u12|m54[2]                                                                                                                  ; Sobel:u12|oSobel[7]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.245      ; 45.230     ;
; -43.946 ; Sobel:u12|counter[0][0]                                                                                                           ; Sobel:u12|oSobel[8]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.279      ; 45.257     ;
; -43.938 ; Sobel:u12|m54[0]                                                                                                                  ; Sobel:u12|oSobel[6]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.245      ; 45.215     ;
; -43.931 ; Sobel:u12|m53[3]                                                                                                                  ; Sobel:u12|oSobel[9]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.282      ; 45.245     ;
; -43.890 ; Sobel:u12|m53[0]                                                                                                                  ; Sobel:u12|oSobel[6]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.282      ; 45.204     ;
; -43.878 ; Sobel:u12|m53[2]                                                                                                                  ; Sobel:u12|oSobel[8]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.282      ; 45.192     ;
; -43.875 ; Sobel:u12|m54[3]                                                                                                                  ; Sobel:u12|oSobel[7]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.245      ; 45.152     ;
; -43.851 ; Sobel:u12|m53[1]                                                                                                                  ; Sobel:u12|oSobel[6]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.282      ; 45.165     ;
; -43.813 ; Sobel:u12|m54[2]                                                                                                                  ; Sobel:u12|oSobel[6]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.245      ; 45.090     ;
; -43.796 ; Sobel:u12|m54[1]                                                                                                                  ; Sobel:u12|oSobel[5]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.245      ; 45.073     ;
; -43.793 ; Sobel:u12|m53[3]                                                                                                                  ; Sobel:u12|oSobel[8]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.282      ; 45.107     ;
; -43.740 ; Sobel:u12|m54[0]                                                                                                                  ; Sobel:u12|oSobel[5]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.245      ; 45.017     ;
; -43.735 ; Sobel:u12|m54[3]                                                                                                                  ; Sobel:u12|oSobel[6]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.245      ; 45.012     ;
; -43.714 ; Sobel:u12|counter[0][0]                                                                                                           ; Sobel:u12|oSobel[7]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.279      ; 45.025     ;
; -43.692 ; Sobel:u12|m53[0]                                                                                                                  ; Sobel:u12|oSobel[5]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.282      ; 45.006     ;
; -43.653 ; Sobel:u12|m53[1]                                                                                                                  ; Sobel:u12|oSobel[5]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.282      ; 44.967     ;
; -43.646 ; Sobel:u12|m53[2]                                                                                                                  ; Sobel:u12|oSobel[7]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.282      ; 44.960     ;
; -43.615 ; Sobel:u12|m54[2]                                                                                                                  ; Sobel:u12|oSobel[5]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.245      ; 44.892     ;
; -43.574 ; Sobel:u12|counter[0][0]                                                                                                           ; Sobel:u12|oSobel[6]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.279      ; 44.885     ;
; -43.561 ; Sobel:u12|m53[3]                                                                                                                  ; Sobel:u12|oSobel[7]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.282      ; 44.875     ;
; -43.542 ; Sobel:u12|m54[1]                                                                                                                  ; Sobel:u12|oSobel[4]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.245      ; 44.819     ;
; -43.537 ; Sobel:u12|m54[3]                                                                                                                  ; Sobel:u12|oSobel[5]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.245      ; 44.814     ;
; -43.506 ; Sobel:u12|m53[2]                                                                                                                  ; Sobel:u12|oSobel[6]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.282      ; 44.820     ;
; -43.486 ; Sobel:u12|m54[0]                                                                                                                  ; Sobel:u12|oSobel[4]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.245      ; 44.763     ;
; -43.438 ; Sobel:u12|m53[0]                                                                                                                  ; Sobel:u12|oSobel[4]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.282      ; 44.752     ;
; -43.421 ; Sobel:u12|m53[3]                                                                                                                  ; Sobel:u12|oSobel[6]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.282      ; 44.735     ;
; -43.399 ; Sobel:u12|m53[1]                                                                                                                  ; Sobel:u12|oSobel[4]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.282      ; 44.713     ;
; -43.376 ; Sobel:u12|counter[0][0]                                                                                                           ; Sobel:u12|oSobel[5]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.279      ; 44.687     ;
; -43.361 ; Sobel:u12|m54[2]                                                                                                                  ; Sobel:u12|oSobel[4]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.245      ; 44.638     ;
; -43.342 ; Sobel:u12|m54[1]                                                                                                                  ; Sobel:u12|oSobel[3]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.245      ; 44.619     ;
; -43.308 ; Sobel:u12|m53[2]                                                                                                                  ; Sobel:u12|oSobel[5]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.282      ; 44.622     ;
; -43.286 ; Sobel:u12|m54[0]                                                                                                                  ; Sobel:u12|oSobel[3]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.245      ; 44.563     ;
; -43.283 ; Sobel:u12|m54[3]                                                                                                                  ; Sobel:u12|oSobel[4]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.245      ; 44.560     ;
; -43.238 ; Sobel:u12|m53[0]                                                                                                                  ; Sobel:u12|oSobel[3]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.282      ; 44.552     ;
; -43.223 ; Sobel:u12|m53[3]                                                                                                                  ; Sobel:u12|oSobel[5]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.282      ; 44.537     ;
; -43.203 ; Sobel:u12|m54[1]                                                                                                                  ; Sobel:u12|oSobel[2]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.245      ; 44.480     ;
; -43.199 ; Sobel:u12|m53[1]                                                                                                                  ; Sobel:u12|oSobel[3]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.282      ; 44.513     ;
; -43.161 ; Sobel:u12|m54[2]                                                                                                                  ; Sobel:u12|oSobel[3]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.245      ; 44.438     ;
; -43.147 ; Sobel:u12|m54[0]                                                                                                                  ; Sobel:u12|oSobel[2]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.245      ; 44.424     ;
; -43.122 ; Sobel:u12|counter[0][0]                                                                                                           ; Sobel:u12|oSobel[4]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.279      ; 44.433     ;
; -43.099 ; Sobel:u12|m53[0]                                                                                                                  ; Sobel:u12|oSobel[2]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.282      ; 44.413     ;
; -43.083 ; Sobel:u12|m54[3]                                                                                                                  ; Sobel:u12|oSobel[3]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.245      ; 44.360     ;
; -43.060 ; Sobel:u12|m53[1]                                                                                                                  ; Sobel:u12|oSobel[2]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.282      ; 44.374     ;
; -43.054 ; Sobel:u12|m53[2]                                                                                                                  ; Sobel:u12|oSobel[4]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.282      ; 44.368     ;
; -43.022 ; Sobel:u12|m54[2]                                                                                                                  ; Sobel:u12|oSobel[2]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.245      ; 44.299     ;
; -42.984 ; Sobel:u12|Line_Buffer_f:u0|altshift_taps:altshift_taps_component|shift_taps_kkn:auto_generated|altsyncram_om81:altsyncram2|q_b[2] ; Sobel:u12|oSobel[11] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.205      ; 44.221     ;
; -42.969 ; Sobel:u12|m53[3]                                                                                                                  ; Sobel:u12|oSobel[4]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.282      ; 44.283     ;
; -42.968 ; Sobel:u12|Line_Buffer_f:u0|altshift_taps:altshift_taps_component|shift_taps_kkn:auto_generated|altsyncram_om81:altsyncram2|q_b[3] ; Sobel:u12|oSobel[11] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.194      ; 44.194     ;
; -42.944 ; Sobel:u12|m54[3]                                                                                                                  ; Sobel:u12|oSobel[2]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.245      ; 44.221     ;
; -42.940 ; Sobel:u12|m52[2]                                                                                                                  ; Sobel:u12|oSobel[11] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.238      ; 44.210     ;
; -42.933 ; Sobel:u12|Line_Buffer_f:u0|altshift_taps:altshift_taps_component|shift_taps_kkn:auto_generated|altsyncram_om81:altsyncram2|q_b[2] ; Sobel:u12|oSobel[10] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.205      ; 44.170     ;
; -42.922 ; Sobel:u12|counter[0][0]                                                                                                           ; Sobel:u12|oSobel[3]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.279      ; 44.233     ;
; -42.917 ; Sobel:u12|Line_Buffer_f:u0|altshift_taps:altshift_taps_component|shift_taps_kkn:auto_generated|altsyncram_om81:altsyncram2|q_b[3] ; Sobel:u12|oSobel[10] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.194      ; 44.143     ;
; -42.912 ; Sobel:u12|Line_Buffer_f:u0|altshift_taps:altshift_taps_component|shift_taps_kkn:auto_generated|altsyncram_om81:altsyncram2|q_b[1] ; Sobel:u12|oSobel[11] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.205      ; 44.149     ;
; -42.889 ; Sobel:u12|m52[2]                                                                                                                  ; Sobel:u12|oSobel[10] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.238      ; 44.159     ;
; -42.861 ; Sobel:u12|Line_Buffer_f:u0|altshift_taps:altshift_taps_component|shift_taps_kkn:auto_generated|altsyncram_om81:altsyncram2|q_b[1] ; Sobel:u12|oSobel[10] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.205      ; 44.098     ;
; -42.854 ; Sobel:u12|m53[2]                                                                                                                  ; Sobel:u12|oSobel[3]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.282      ; 44.168     ;
; -42.839 ; Sobel:u12|Line_Buffer_f:u0|altshift_taps:altshift_taps_component|shift_taps_kkn:auto_generated|altsyncram_om81:altsyncram2|q_b[2] ; Sobel:u12|oSobel[9]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.205      ; 44.076     ;
; -42.831 ; Sobel:u12|Line_Buffer_f:u0|altshift_taps:altshift_taps_component|shift_taps_kkn:auto_generated|altsyncram_om81:altsyncram2|q_b[4] ; Sobel:u12|oSobel[11] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.194      ; 44.057     ;
; -42.827 ; Sobel:u12|Line_Buffer_f:u0|altshift_taps:altshift_taps_component|shift_taps_kkn:auto_generated|altsyncram_om81:altsyncram2|q_b[0] ; Sobel:u12|oSobel[11] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.187      ; 44.046     ;
; -42.823 ; Sobel:u12|Line_Buffer_f:u0|altshift_taps:altshift_taps_component|shift_taps_kkn:auto_generated|altsyncram_om81:altsyncram2|q_b[3] ; Sobel:u12|oSobel[9]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.194      ; 44.049     ;
; -42.795 ; Sobel:u12|m52[2]                                                                                                                  ; Sobel:u12|oSobel[9]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.238      ; 44.065     ;
; -42.783 ; Sobel:u12|counter[0][0]                                                                                                           ; Sobel:u12|oSobel[2]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.279      ; 44.094     ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'                                                                                                                             ;
+--------+---------------------------------+--------------------------------------------+--------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                    ; Launch Clock ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+--------------------------------------------+--------------+---------------------------------+--------------+------------+------------+
; -1.463 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[19] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.218     ; 2.277      ;
; -1.463 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[18] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.218     ; 2.277      ;
; -1.463 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[11] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.218     ; 2.277      ;
; -1.463 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[12] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.218     ; 2.277      ;
; -1.463 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[15] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.218     ; 2.277      ;
; -1.463 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[8]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.218     ; 2.277      ;
; -1.463 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[17] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.218     ; 2.277      ;
; -1.463 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[16] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.218     ; 2.277      ;
; -1.463 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[9]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.218     ; 2.277      ;
; -1.463 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[14] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.218     ; 2.277      ;
; -1.463 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[13] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.218     ; 2.277      ;
; -1.463 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[6]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.218     ; 2.277      ;
; -1.452 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_DATA[4]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.209     ; 2.275      ;
; -1.452 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_DATA[10]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.209     ; 2.275      ;
; -1.450 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_DATA[11]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.210     ; 2.272      ;
; -1.447 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[10] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.209     ; 2.270      ;
; -1.439 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_DATA[5]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.213     ; 2.258      ;
; -1.439 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_DATA[21]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.213     ; 2.258      ;
; -1.439 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_DATA[19]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.213     ; 2.258      ;
; -1.439 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_DATA[12]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.213     ; 2.258      ;
; -1.439 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_DATA[15]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.213     ; 2.258      ;
; -1.439 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_DATA[17]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.213     ; 2.258      ;
; -1.439 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_DATA[14]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.213     ; 2.258      ;
; -1.438 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_DATA[1]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.215     ; 2.255      ;
; -1.438 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_DATA[16]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.215     ; 2.255      ;
; -1.433 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_DATA[20]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.213     ; 2.252      ;
; -1.431 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[5]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.213     ; 2.250      ;
; -1.431 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[4]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.213     ; 2.250      ;
; -1.431 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[2]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.213     ; 2.250      ;
; -1.431 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[3]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.213     ; 2.250      ;
; -1.431 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[7]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.213     ; 2.250      ;
; -1.341 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_DATA[2]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.214     ; 2.159      ;
; -1.341 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_DATA[3]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.214     ; 2.159      ;
; -1.341 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_DATA[0]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.214     ; 2.159      ;
; -1.341 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_DATA[22]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.214     ; 2.159      ;
; -1.341 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_DATA[23]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.214     ; 2.159      ;
; -1.341 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_DATA[18]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.214     ; 2.159      ;
; -1.341 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_DATA[8]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.214     ; 2.159      ;
; -1.341 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_DATA[9]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.214     ; 2.159      ;
; -1.341 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_DATA[13]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.214     ; 2.159      ;
; -1.341 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_DATA[6]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.214     ; 2.159      ;
; -1.341 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_DATA[7]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.214     ; 2.159      ;
; -1.335 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[1]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.213     ; 2.154      ;
; -1.335 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[0]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.213     ; 2.154      ;
; -1.335 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[22] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.213     ; 2.154      ;
; -1.335 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[20] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.213     ; 2.154      ;
; -1.335 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[21] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.213     ; 2.154      ;
; -1.335 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[23] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.213     ; 2.154      ;
; -1.290 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[19] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.239     ; 2.083      ;
; -1.290 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[18] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.239     ; 2.083      ;
; -1.290 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[11] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.239     ; 2.083      ;
; -1.290 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[12] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.239     ; 2.083      ;
; -1.290 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[15] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.239     ; 2.083      ;
; -1.290 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[8]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.239     ; 2.083      ;
; -1.290 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[17] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.239     ; 2.083      ;
; -1.290 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[16] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.239     ; 2.083      ;
; -1.290 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[9]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.239     ; 2.083      ;
; -1.290 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[14] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.239     ; 2.083      ;
; -1.290 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[13] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.239     ; 2.083      ;
; -1.290 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[6]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.239     ; 2.083      ;
; -1.279 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_DATA[4]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.230     ; 2.081      ;
; -1.279 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_DATA[10]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.230     ; 2.081      ;
; -1.277 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_DATA[11]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.231     ; 2.078      ;
; -1.276 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[19] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.239     ; 2.069      ;
; -1.276 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[18] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.239     ; 2.069      ;
; -1.276 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[11] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.239     ; 2.069      ;
; -1.276 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[12] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.239     ; 2.069      ;
; -1.276 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[15] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.239     ; 2.069      ;
; -1.276 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[8]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.239     ; 2.069      ;
; -1.276 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[17] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.239     ; 2.069      ;
; -1.276 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[16] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.239     ; 2.069      ;
; -1.276 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[9]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.239     ; 2.069      ;
; -1.276 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[14] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.239     ; 2.069      ;
; -1.276 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[13] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.239     ; 2.069      ;
; -1.276 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[6]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.239     ; 2.069      ;
; -1.274 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[10] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.230     ; 2.076      ;
; -1.266 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_DATA[5]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.234     ; 2.064      ;
; -1.266 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_DATA[21]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.234     ; 2.064      ;
; -1.266 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_DATA[19]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.234     ; 2.064      ;
; -1.266 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_DATA[12]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.234     ; 2.064      ;
; -1.266 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_DATA[15]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.234     ; 2.064      ;
; -1.266 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_DATA[17]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.234     ; 2.064      ;
; -1.266 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_DATA[14]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.234     ; 2.064      ;
; -1.265 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_DATA[1]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.236     ; 2.061      ;
; -1.265 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_DATA[16]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.236     ; 2.061      ;
; -1.265 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|mI2C_DATA[4]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.230     ; 2.067      ;
; -1.265 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|mI2C_DATA[10]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.230     ; 2.067      ;
; -1.263 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|mI2C_DATA[11]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.231     ; 2.064      ;
; -1.260 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_DATA[20]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.234     ; 2.058      ;
; -1.260 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[10] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.230     ; 2.062      ;
; -1.258 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[5]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.234     ; 2.056      ;
; -1.258 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[4]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.234     ; 2.056      ;
; -1.258 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[2]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.234     ; 2.056      ;
; -1.258 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[3]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.234     ; 2.056      ;
; -1.258 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[7]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.234     ; 2.056      ;
; -1.258 ; I2C_CCD_Config:u8|combo_cnt[0]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[19] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.239     ; 2.051      ;
; -1.258 ; I2C_CCD_Config:u8|combo_cnt[0]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[18] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.239     ; 2.051      ;
; -1.258 ; I2C_CCD_Config:u8|combo_cnt[0]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[11] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.239     ; 2.051      ;
; -1.258 ; I2C_CCD_Config:u8|combo_cnt[0]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[12] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.239     ; 2.051      ;
; -1.258 ; I2C_CCD_Config:u8|combo_cnt[0]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[15] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.239     ; 2.051      ;
+--------+---------------------------------+--------------------------------------------+--------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'rClk[0]'                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                              ; To Node                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.007 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                    ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 2.039      ;
; -1.007 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                    ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 2.039      ;
; -1.007 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                    ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 2.039      ;
; -1.007 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                    ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 2.039      ;
; -1.007 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                    ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 2.039      ;
; -1.007 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                    ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 2.039      ;
; -0.991 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]                            ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                    ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 2.023      ;
; -0.991 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]                            ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                    ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 2.023      ;
; -0.991 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]                            ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                    ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 2.023      ;
; -0.991 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]                            ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                    ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 2.023      ;
; -0.991 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]                            ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                    ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 2.023      ;
; -0.991 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]                            ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                    ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 2.023      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg1 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg2 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg3 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg4 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg5 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg6 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg7 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg8 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg1 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg2 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg3 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg4 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg5 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg6 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg7 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg8 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg1 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg2 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg3 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg4 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg5 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg6 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg7 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg8 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg1 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg2 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg3 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg4 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg5 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg6 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg7 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg8 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg1 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg2 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg3 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg4 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg5 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg6 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg7 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg8 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg1 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg2 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg3 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg4 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg5 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg6 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg7 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg8 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg1 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg2 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg3 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg4 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg5 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg6 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg7 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg8 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg1 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg2 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg3 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg4 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg5 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg6 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg7 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg8 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg1 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg2 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg3 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg4 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg5 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg6 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg7 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg8 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg1 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg2 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg3 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg4 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg5 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg6 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'u6|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                      ; To Node                              ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.358 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[16]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.061     ; 1.613      ;
; 0.358 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[17]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.061     ; 1.613      ;
; 0.367 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[15]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.058     ; 1.607      ;
; 0.427 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|WR_MASK[0]    ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.058     ; 1.547      ;
; 0.427 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mWR           ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.058     ; 1.547      ;
; 0.427 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|WR_MASK[1]    ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.058     ; 1.547      ;
; 0.444 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[8]      ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.062     ; 1.526      ;
; 0.444 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[10]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.062     ; 1.526      ;
; 0.444 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[14]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.062     ; 1.526      ;
; 0.455 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[12]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.057     ; 1.520      ;
; 0.455 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[18]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.057     ; 1.520      ;
; 0.455 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[22]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.057     ; 1.520      ;
; 0.455 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[20]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.057     ; 1.520      ;
; 0.455 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[21]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.057     ; 1.520      ;
; 0.548 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[9]      ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.057     ; 1.427      ;
; 0.548 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[11]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.057     ; 1.427      ;
; 0.548 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[13]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.057     ; 1.427      ;
; 0.548 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[19]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.057     ; 1.427      ;
; 0.554 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mRD           ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.057     ; 1.421      ;
; 0.554 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|RD_MASK[0]    ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.057     ; 1.421      ;
; 0.554 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|RD_MASK[1]    ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.057     ; 1.421      ;
; 0.638 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[9]  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.061     ; 1.333      ;
; 0.638 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[10] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.061     ; 1.333      ;
; 0.638 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[11] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.061     ; 1.333      ;
; 0.638 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[12] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.061     ; 1.333      ;
; 0.638 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[13] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.061     ; 1.333      ;
; 0.638 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[14] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.061     ; 1.333      ;
; 0.638 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[15] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.061     ; 1.333      ;
; 0.638 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[16] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.061     ; 1.333      ;
; 0.638 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[17] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.061     ; 1.333      ;
; 0.638 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[18] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.061     ; 1.333      ;
; 0.638 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[19] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.061     ; 1.333      ;
; 0.638 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[20] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.061     ; 1.333      ;
; 0.638 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[21] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.061     ; 1.333      ;
; 0.638 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[22] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.061     ; 1.333      ;
; 0.638 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[8]  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.061     ; 1.333      ;
; 0.718 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[9]  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.062     ; 1.252      ;
; 0.718 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[10] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.062     ; 1.252      ;
; 0.718 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[11] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.062     ; 1.252      ;
; 0.718 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[12] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.062     ; 1.252      ;
; 0.718 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[13] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.062     ; 1.252      ;
; 0.718 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[14] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.062     ; 1.252      ;
; 0.718 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[15] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.062     ; 1.252      ;
; 0.718 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[16] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.062     ; 1.252      ;
; 0.718 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[17] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.062     ; 1.252      ;
; 0.718 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[18] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.062     ; 1.252      ;
; 0.718 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[19] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.062     ; 1.252      ;
; 0.718 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[20] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.062     ; 1.252      ;
; 0.718 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[21] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.062     ; 1.252      ;
; 0.718 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[22] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.062     ; 1.252      ;
; 0.718 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[8]  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.062     ; 1.252      ;
; 0.739 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[9]  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.067     ; 1.226      ;
; 0.739 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[10] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.067     ; 1.226      ;
; 0.739 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[11] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.067     ; 1.226      ;
; 0.739 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[12] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.067     ; 1.226      ;
; 0.739 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[13] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.067     ; 1.226      ;
; 0.739 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[14] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.067     ; 1.226      ;
; 0.739 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[15] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.067     ; 1.226      ;
; 0.739 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[16] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.067     ; 1.226      ;
; 0.739 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[17] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.067     ; 1.226      ;
; 0.739 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[18] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.067     ; 1.226      ;
; 0.739 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[19] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.067     ; 1.226      ;
; 0.739 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[20] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.067     ; 1.226      ;
; 0.739 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[21] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.067     ; 1.226      ;
; 0.739 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[22] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.067     ; 1.226      ;
; 0.739 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[8]  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.067     ; 1.226      ;
; 0.739 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[9]  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.057     ; 1.236      ;
; 0.739 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[10] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.057     ; 1.236      ;
; 0.739 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[11] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.057     ; 1.236      ;
; 0.739 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[12] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.057     ; 1.236      ;
; 0.739 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[13] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.057     ; 1.236      ;
; 0.739 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[14] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.057     ; 1.236      ;
; 0.739 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[15] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.057     ; 1.236      ;
; 0.739 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[16] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.057     ; 1.236      ;
; 0.739 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[17] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.057     ; 1.236      ;
; 0.739 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[18] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.057     ; 1.236      ;
; 0.739 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[19] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.057     ; 1.236      ;
; 0.739 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[20] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.057     ; 1.236      ;
; 0.739 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[21] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.057     ; 1.236      ;
; 0.739 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[22] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.057     ; 1.236      ;
; 0.739 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[8]  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.057     ; 1.236      ;
; 5.175 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1] ; Sdram_Control_4Port:u7|mADDR[16]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; 0.001      ; 2.858      ;
; 5.175 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1] ; Sdram_Control_4Port:u7|mADDR[17]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; 0.001      ; 2.858      ;
; 5.184 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1] ; Sdram_Control_4Port:u7|mADDR[15]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; 0.004      ; 2.852      ;
; 5.193 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0] ; Sdram_Control_4Port:u7|mADDR[16]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.003     ; 2.836      ;
; 5.193 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0] ; Sdram_Control_4Port:u7|mADDR[17]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.003     ; 2.836      ;
; 5.202 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0] ; Sdram_Control_4Port:u7|mADDR[15]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; 0.000      ; 2.830      ;
; 5.213 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[2] ; Sdram_Control_4Port:u7|mADDR[16]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; 0.001      ; 2.820      ;
; 5.213 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[2] ; Sdram_Control_4Port:u7|mADDR[17]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; 0.001      ; 2.820      ;
; 5.221 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1] ; Sdram_Control_4Port:u7|mADDR[16]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.003     ; 2.808      ;
; 5.221 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1] ; Sdram_Control_4Port:u7|mADDR[17]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.003     ; 2.808      ;
; 5.222 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[2] ; Sdram_Control_4Port:u7|mADDR[15]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; 0.004      ; 2.814      ;
; 5.224 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0] ; Sdram_Control_4Port:u7|mADDR[16]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; 0.001      ; 2.809      ;
; 5.224 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0] ; Sdram_Control_4Port:u7|mADDR[17]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; 0.001      ; 2.809      ;
; 5.230 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1] ; Sdram_Control_4Port:u7|mADDR[15]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; 0.000      ; 2.802      ;
; 5.233 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0] ; Sdram_Control_4Port:u7|mADDR[15]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; 0.004      ; 2.803      ;
; 5.237 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0] ; Sdram_Control_4Port:u7|mADDR[16]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; 0.001      ; 2.796      ;
; 5.237 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0] ; Sdram_Control_4Port:u7|mADDR[17]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; 0.001      ; 2.796      ;
; 5.244 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1] ; Sdram_Control_4Port:u7|WR_MASK[0]    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; 0.004      ; 2.792      ;
; 5.244 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1] ; Sdram_Control_4Port:u7|mWR           ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; 0.004      ; 2.792      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                              ;
+--------+---------------------------------+---------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                               ; Launch Clock                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; 2.099  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; CLOCK_50    ; 0.500        ; 1.793      ; 0.367      ;
; 2.105  ; rClk[0]                         ; rClk[0]                               ; rClk[0]                         ; CLOCK_50    ; 0.500        ; 1.799      ; 0.367      ;
; 2.599  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; CLOCK_50    ; 1.000        ; 1.793      ; 0.367      ;
; 2.605  ; rClk[0]                         ; rClk[0]                               ; rClk[0]                         ; CLOCK_50    ; 1.000        ; 1.799      ; 0.367      ;
; 17.429 ; Reset_Delay:u2|Cont[8]          ; Reset_Delay:u2|oRST_2                 ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.009     ; 2.594      ;
; 17.451 ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|oRST_2                 ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.009     ; 2.572      ;
; 17.474 ; Reset_Delay:u2|Cont[8]          ; Reset_Delay:u2|oRST_0                 ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.007      ; 2.565      ;
; 17.493 ; Reset_Delay:u2|Cont[7]          ; Reset_Delay:u2|oRST_2                 ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.009     ; 2.530      ;
; 17.496 ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|oRST_0                 ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.007      ; 2.543      ;
; 17.500 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|oRST_2                 ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.013     ; 2.519      ;
; 17.531 ; Reset_Delay:u2|Cont[6]          ; Reset_Delay:u2|oRST_2                 ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.009     ; 2.492      ;
; 17.536 ; Reset_Delay:u2|Cont[13]         ; Reset_Delay:u2|oRST_2                 ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.009     ; 2.487      ;
; 17.538 ; Reset_Delay:u2|Cont[11]         ; Reset_Delay:u2|oRST_2                 ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.009     ; 2.485      ;
; 17.538 ; Reset_Delay:u2|Cont[7]          ; Reset_Delay:u2|oRST_0                 ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.007      ; 2.501      ;
; 17.576 ; Reset_Delay:u2|Cont[6]          ; Reset_Delay:u2|oRST_0                 ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.007      ; 2.463      ;
; 17.580 ; Reset_Delay:u2|Cont[10]         ; Reset_Delay:u2|oRST_2                 ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.009     ; 2.443      ;
; 17.581 ; Reset_Delay:u2|Cont[13]         ; Reset_Delay:u2|oRST_0                 ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.007      ; 2.458      ;
; 17.583 ; Reset_Delay:u2|Cont[11]         ; Reset_Delay:u2|oRST_0                 ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.007      ; 2.456      ;
; 17.585 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|oRST_2                 ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.009     ; 2.438      ;
; 17.585 ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|oRST_2                 ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.013     ; 2.434      ;
; 17.591 ; Reset_Delay:u2|Cont[3]          ; Reset_Delay:u2|oRST_2                 ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.009     ; 2.432      ;
; 17.610 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|oRST_2                 ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.013     ; 2.409      ;
; 17.625 ; Reset_Delay:u2|Cont[10]         ; Reset_Delay:u2|oRST_0                 ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.007      ; 2.414      ;
; 17.630 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|oRST_0                 ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.007      ; 2.409      ;
; 17.636 ; Reset_Delay:u2|Cont[3]          ; Reset_Delay:u2|oRST_0                 ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.007      ; 2.403      ;
; 17.647 ; Reset_Delay:u2|Cont[2]          ; Reset_Delay:u2|oRST_2                 ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.009     ; 2.376      ;
; 17.659 ; Reset_Delay:u2|Cont[9]          ; Reset_Delay:u2|oRST_2                 ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.009     ; 2.364      ;
; 17.668 ; Reset_Delay:u2|Cont[14]         ; Reset_Delay:u2|oRST_2                 ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.009     ; 2.355      ;
; 17.671 ; Reset_Delay:u2|Cont[4]          ; Reset_Delay:u2|oRST_2                 ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.009     ; 2.352      ;
; 17.686 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.004     ; 2.342      ;
; 17.686 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.004     ; 2.342      ;
; 17.686 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.004     ; 2.342      ;
; 17.686 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.004     ; 2.342      ;
; 17.686 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.004     ; 2.342      ;
; 17.686 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.004     ; 2.342      ;
; 17.686 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.004     ; 2.342      ;
; 17.686 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.004     ; 2.342      ;
; 17.686 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.004     ; 2.342      ;
; 17.686 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.004     ; 2.342      ;
; 17.686 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.004     ; 2.342      ;
; 17.686 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.004     ; 2.342      ;
; 17.686 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.004     ; 2.342      ;
; 17.692 ; Reset_Delay:u2|Cont[2]          ; Reset_Delay:u2|oRST_0                 ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.007      ; 2.347      ;
; 17.698 ; Reset_Delay:u2|Cont[16]         ; Reset_Delay:u2|oRST_2                 ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.013     ; 2.321      ;
; 17.700 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.004     ; 2.328      ;
; 17.700 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.004     ; 2.328      ;
; 17.700 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.004     ; 2.328      ;
; 17.700 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.004     ; 2.328      ;
; 17.700 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.004     ; 2.328      ;
; 17.700 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.004     ; 2.328      ;
; 17.700 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.004     ; 2.328      ;
; 17.700 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.004     ; 2.328      ;
; 17.700 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.004     ; 2.328      ;
; 17.700 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.004     ; 2.328      ;
; 17.700 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.004     ; 2.328      ;
; 17.700 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.004     ; 2.328      ;
; 17.700 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.004     ; 2.328      ;
; 17.704 ; Reset_Delay:u2|Cont[9]          ; Reset_Delay:u2|oRST_0                 ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.007      ; 2.335      ;
; 17.709 ; Reset_Delay:u2|Cont[18]         ; Reset_Delay:u2|oRST_2                 ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.013     ; 2.310      ;
; 17.713 ; Reset_Delay:u2|Cont[14]         ; Reset_Delay:u2|oRST_0                 ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.007      ; 2.326      ;
; 17.716 ; Reset_Delay:u2|Cont[4]          ; Reset_Delay:u2|oRST_0                 ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.007      ; 2.323      ;
; 17.718 ; I2C_CCD_Config:u8|combo_cnt[0]  ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.004     ; 2.310      ;
; 17.718 ; I2C_CCD_Config:u8|combo_cnt[0]  ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.004     ; 2.310      ;
; 17.718 ; I2C_CCD_Config:u8|combo_cnt[0]  ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.004     ; 2.310      ;
; 17.718 ; I2C_CCD_Config:u8|combo_cnt[0]  ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.004     ; 2.310      ;
; 17.718 ; I2C_CCD_Config:u8|combo_cnt[0]  ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.004     ; 2.310      ;
; 17.718 ; I2C_CCD_Config:u8|combo_cnt[0]  ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.004     ; 2.310      ;
; 17.718 ; I2C_CCD_Config:u8|combo_cnt[0]  ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.004     ; 2.310      ;
; 17.718 ; I2C_CCD_Config:u8|combo_cnt[0]  ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.004     ; 2.310      ;
; 17.718 ; I2C_CCD_Config:u8|combo_cnt[0]  ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.004     ; 2.310      ;
; 17.718 ; I2C_CCD_Config:u8|combo_cnt[0]  ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.004     ; 2.310      ;
; 17.718 ; I2C_CCD_Config:u8|combo_cnt[0]  ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.004     ; 2.310      ;
; 17.718 ; I2C_CCD_Config:u8|combo_cnt[0]  ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.004     ; 2.310      ;
; 17.718 ; I2C_CCD_Config:u8|combo_cnt[0]  ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.004     ; 2.310      ;
; 17.719 ; Reset_Delay:u2|Cont[1]          ; Reset_Delay:u2|oRST_2                 ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.009     ; 2.304      ;
; 17.725 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.002     ; 2.305      ;
; 17.725 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.002     ; 2.305      ;
; 17.725 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.002     ; 2.305      ;
; 17.725 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.002     ; 2.305      ;
; 17.725 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.002     ; 2.305      ;
; 17.725 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.002     ; 2.305      ;
; 17.725 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.002     ; 2.305      ;
; 17.725 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.002     ; 2.305      ;
; 17.725 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.002     ; 2.305      ;
; 17.725 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.002     ; 2.305      ;
; 17.725 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.002     ; 2.305      ;
; 17.725 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.002     ; 2.305      ;
; 17.725 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.002     ; 2.305      ;
; 17.726 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|oRST_2                 ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.009     ; 2.297      ;
; 17.731 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|oRST_2                 ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.013     ; 2.288      ;
; 17.743 ; Reset_Delay:u2|Cont[16]         ; Reset_Delay:u2|oRST_0                 ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.003      ; 2.292      ;
; 17.745 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.002     ; 2.285      ;
; 17.745 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.002     ; 2.285      ;
; 17.745 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.002     ; 2.285      ;
; 17.745 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.002     ; 2.285      ;
; 17.745 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.002     ; 2.285      ;
; 17.745 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.002     ; 2.285      ;
; 17.745 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.002     ; 2.285      ;
; 17.745 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.002     ; 2.285      ;
; 17.745 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.002     ; 2.285      ;
+--------+---------------------------------+---------------------------------------+---------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                           ;
+--------+------------------------------------------+------------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                  ; Launch Clock                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+------------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; -1.725 ; rClk[0]                                  ; rClk[0]                                  ; rClk[0]                         ; CLOCK_50    ; 0.000        ; 1.799      ; 0.367      ;
; -1.719 ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; CLOCK_50    ; 0.000        ; 1.793      ; 0.367      ;
; -1.225 ; rClk[0]                                  ; rClk[0]                                  ; rClk[0]                         ; CLOCK_50    ; -0.500       ; 1.799      ; 0.367      ;
; -1.219 ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; CLOCK_50    ; -0.500       ; 1.793      ; 0.367      ;
; 0.215  ; Reset_Delay:u2|Cont[0]                   ; Reset_Delay:u2|Cont[0]                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Reset_Delay:u2|oRST_2                    ; Reset_Delay:u2|oRST_2                    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Reset_Delay:u2|oRST_0                    ; Reset_Delay:u2|oRST_0                    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; I2C_CCD_Config:u8|senosr_exposure[2]     ; I2C_CCD_Config:u8|senosr_exposure[2]     ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.242  ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.394      ;
; 0.243  ; Reset_Delay:u2|Cont[31]                  ; Reset_Delay:u2|Cont[31]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; I2C_CCD_Config:u8|senosr_exposure[15]    ; I2C_CCD_Config:u8|senosr_exposure[15]    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.353  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.505      ;
; 0.355  ; Reset_Delay:u2|Cont[16]                  ; Reset_Delay:u2|Cont[16]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.507      ;
; 0.356  ; I2C_CCD_Config:u8|senosr_exposure[3]     ; I2C_CCD_Config:u8|senosr_exposure[3]     ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.508      ;
; 0.357  ; I2C_CCD_Config:u8|combo_cnt[12]          ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.509      ;
; 0.357  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.509      ;
; 0.358  ; Reset_Delay:u2|Cont[0]                   ; Reset_Delay:u2|Cont[1]                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; Reset_Delay:u2|Cont[9]                   ; Reset_Delay:u2|Cont[9]                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; Reset_Delay:u2|Cont[11]                  ; Reset_Delay:u2|Cont[11]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.359  ; Reset_Delay:u2|Cont[17]                  ; Reset_Delay:u2|Cont[17]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.360  ; Reset_Delay:u2|Cont[2]                   ; Reset_Delay:u2|Cont[2]                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; Reset_Delay:u2|Cont[18]                  ; Reset_Delay:u2|Cont[18]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; Reset_Delay:u2|Cont[25]                  ; Reset_Delay:u2|Cont[25]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; Reset_Delay:u2|Cont[27]                  ; Reset_Delay:u2|Cont[27]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.361  ; Reset_Delay:u2|Cont[4]                   ; Reset_Delay:u2|Cont[4]                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; Reset_Delay:u2|Cont[7]                   ; Reset_Delay:u2|Cont[7]                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; Reset_Delay:u2|Cont[13]                  ; Reset_Delay:u2|Cont[13]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; Reset_Delay:u2|Cont[14]                  ; Reset_Delay:u2|Cont[14]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; Reset_Delay:u2|Cont[15]                  ; Reset_Delay:u2|Cont[15]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; Reset_Delay:u2|Cont[20]                  ; Reset_Delay:u2|Cont[20]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; Reset_Delay:u2|Cont[23]                  ; Reset_Delay:u2|Cont[23]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; Reset_Delay:u2|Cont[29]                  ; Reset_Delay:u2|Cont[29]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; Reset_Delay:u2|Cont[30]                  ; Reset_Delay:u2|Cont[30]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; I2C_CCD_Config:u8|combo_cnt[3]           ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.362  ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.362  ; I2C_CCD_Config:u8|combo_cnt[9]           ; I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.363  ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.364  ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.516      ;
; 0.365  ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.367  ; I2C_CCD_Config:u8|combo_cnt[14]          ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.367  ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.368  ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.371  ; Reset_Delay:u2|Cont[3]                   ; Reset_Delay:u2|Cont[3]                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; Reset_Delay:u2|Cont[8]                   ; Reset_Delay:u2|Cont[8]                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; Reset_Delay:u2|Cont[10]                  ; Reset_Delay:u2|Cont[10]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; Reset_Delay:u2|Cont[19]                  ; Reset_Delay:u2|Cont[19]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; Reset_Delay:u2|Cont[24]                  ; Reset_Delay:u2|Cont[24]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; Reset_Delay:u2|Cont[26]                  ; Reset_Delay:u2|Cont[26]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; I2C_CCD_Config:u8|senosr_exposure[9]     ; I2C_CCD_Config:u8|senosr_exposure[9]     ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; I2C_CCD_Config:u8|senosr_exposure[11]    ; I2C_CCD_Config:u8|senosr_exposure[11]    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; Reset_Delay:u2|Cont[5]                   ; Reset_Delay:u2|Cont[5]                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; Reset_Delay:u2|Cont[6]                   ; Reset_Delay:u2|Cont[6]                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; Reset_Delay:u2|Cont[21]                  ; Reset_Delay:u2|Cont[21]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; Reset_Delay:u2|Cont[22]                  ; Reset_Delay:u2|Cont[22]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; Reset_Delay:u2|Cont[28]                  ; Reset_Delay:u2|Cont[28]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; Reset_Delay:u2|Cont[12]                  ; Reset_Delay:u2|Cont[12]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; I2C_CCD_Config:u8|senosr_exposure[13]    ; I2C_CCD_Config:u8|senosr_exposure[13]    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.374  ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.526      ;
; 0.374  ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.526      ;
; 0.375  ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.527      ;
; 0.375  ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.527      ;
; 0.376  ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.376  ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.376  ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.376  ; I2C_CCD_Config:u8|senosr_exposure[7]     ; I2C_CCD_Config:u8|senosr_exposure[7]     ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.377  ; I2C_CCD_Config:u8|senosr_exposure[4]     ; I2C_CCD_Config:u8|senosr_exposure[4]     ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.377  ; I2C_CCD_Config:u8|senosr_exposure[6]     ; I2C_CCD_Config:u8|senosr_exposure[6]     ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.436  ; I2C_CCD_Config:u8|combo_cnt[4]           ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.588      ;
; 0.437  ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.589      ;
; 0.440  ; I2C_CCD_Config:u8|combo_cnt[13]          ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.592      ;
; 0.440  ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.592      ;
; 0.440  ; I2C_CCD_Config:u8|senosr_exposure[8]     ; I2C_CCD_Config:u8|senosr_exposure[8]     ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.592      ;
; 0.448  ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.600      ;
; 0.454  ; I2C_CCD_Config:u8|senosr_exposure[5]     ; I2C_CCD_Config:u8|senosr_exposure[5]     ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.606      ;
; 0.455  ; I2C_CCD_Config:u8|senosr_exposure[14]    ; I2C_CCD_Config:u8|senosr_exposure[14]    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.607      ;
; 0.455  ; Reset_Delay:u2|Cont[1]                   ; Reset_Delay:u2|Cont[1]                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.607      ;
; 0.456  ; I2C_CCD_Config:u8|senosr_exposure[10]    ; I2C_CCD_Config:u8|senosr_exposure[10]    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.608      ;
; 0.456  ; I2C_CCD_Config:u8|senosr_exposure[12]    ; I2C_CCD_Config:u8|senosr_exposure[12]    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.608      ;
; 0.491  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.643      ;
; 0.493  ; Reset_Delay:u2|Cont[16]                  ; Reset_Delay:u2|Cont[17]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.645      ;
; 0.493  ; Reset_Delay:u2|Cont[0]                   ; Reset_Delay:u2|Cont[2]                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.645      ;
; 0.494  ; I2C_CCD_Config:u8|senosr_exposure[3]     ; I2C_CCD_Config:u8|senosr_exposure[4]     ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.646      ;
; 0.495  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.647      ;
; 0.495  ; I2C_CCD_Config:u8|combo_cnt[12]          ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.647      ;
+--------+------------------------------------------+------------------------------------------+---------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'GPIO_1[0]'                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                    ; To Node                                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.473 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                                              ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.718      ; 0.397      ;
; -0.469 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                                              ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.718      ; 0.401      ;
; -0.354 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                                              ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.601      ; 0.399      ;
; -0.346 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                                              ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.601      ; 0.407      ;
; -0.298 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                                              ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.601      ; 0.455      ;
; -0.293 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                                              ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.596      ; 0.455      ;
; -0.258 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                                              ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.718      ; 0.612      ;
; -0.256 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[7]                                                                     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.683      ; 0.579      ;
; -0.225 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                                              ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.596      ; 0.523      ;
; -0.206 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                                              ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.596      ; 0.542      ;
; -0.198 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                                              ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.592      ; 0.546      ;
; -0.158 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                                              ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.596      ; 0.590      ;
; -0.153 ; Sobel:u12|m12[0]                                                                                                                                             ; Sobel:u12|m13[0]                                                                                                                                                                        ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.693      ; 0.692      ;
; -0.146 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                                              ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.601      ; 0.607      ;
; -0.132 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                                              ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.592      ; 0.612      ;
; -0.109 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                                              ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.597      ; 0.640      ;
; -0.031 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                                              ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.597      ; 0.718      ;
; -0.028 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                                              ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.597      ; 0.721      ;
; 0.003  ; rCCD_DATA[5]                                                                                                                                                 ; CCD_Capture:u3|mCCD_DATA[5]                                                                                                                                                             ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.643      ; 0.798      ;
; 0.021  ; rCCD_DATA[4]                                                                                                                                                 ; CCD_Capture:u3|mCCD_DATA[4]                                                                                                                                                             ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.649      ; 0.822      ;
; 0.076  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg7 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.740      ; 0.954      ;
; 0.090  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                                              ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.718      ; 0.960      ;
; 0.104  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                                              ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.478      ; 0.734      ;
; 0.124  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.674      ; 0.936      ;
; 0.130  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.674      ; 0.942      ;
; 0.138  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                                              ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.478      ; 0.768      ;
; 0.177  ; rCCD_DATA[9]                                                                                                                                                 ; CCD_Capture:u3|mCCD_DATA[9]                                                                                                                                                             ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.574      ; 0.903      ;
; 0.185  ; rCCD_DATA[2]                                                                                                                                                 ; CCD_Capture:u3|mCCD_DATA[2]                                                                                                                                                             ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.574      ; 0.911      ;
; 0.194  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg6 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.740      ; 1.072      ;
; 0.195  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[6]                                                                     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.240      ; 0.587      ;
; 0.213  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.674      ; 1.025      ;
; 0.215  ; CCD_Capture:u3|Frame_Cont[0]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[0]                                                                                                                                                            ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                     ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                                                ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                               ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                               ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                                               ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                                               ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                               ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                               ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                               ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                                               ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                                               ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                               ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                               ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                               ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                               ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                                               ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                               ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                                               ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.236  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0]                            ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.388      ;
; 0.237  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4]                            ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.389      ;
; 0.238  ; Sobel:u12|m13[2]                                                                                                                                             ; Sobel:u12|m14[2]                                                                                                                                                                        ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.390      ;
; 0.239  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2]                            ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9]                            ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.391      ;
; 0.243  ; CCD_Capture:u3|Frame_Cont[15]                                                                                                                                ; CCD_Capture:u3|Frame_Cont[15]                                                                                                                                                           ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; CCD_Capture:u3|X_Cont[15]                                                                                                                                    ; CCD_Capture:u3|X_Cont[15]                                                                                                                                                               ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                                                ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.395      ;
; 0.244  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.396      ;
; 0.247  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[0]                                                                     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.399      ;
; 0.250  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[3]                                                                     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.402      ;
; 0.250  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg6 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.543      ; 0.931      ;
; 0.250  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.553      ; 0.941      ;
; 0.251  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[1]                                                                     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.403      ;
; 0.252  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[8]                                                                     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.156      ; 0.560      ;
; 0.252  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                                               ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.404      ;
; 0.253  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                               ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.405      ;
; 0.254  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                               ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.406      ;
; 0.259  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.553      ; 0.950      ;
; 0.260  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[9]                                                                     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.156      ; 0.568      ;
; 0.278  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg5 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.534      ; 0.950      ;
; 0.279  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg2 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.534      ; 0.951      ;
; 0.283  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg0 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.740      ; 1.161      ;
; 0.285  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[5]                                                                     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.147      ; 0.584      ;
; 0.291  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.443      ;
; 0.298  ; rCCD_LVAL                                                                                                                                                    ; CCD_Capture:u3|mCCD_DATA[7]                                                                                                                                                             ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.444      ; 0.894      ;
; 0.302  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[4]                             ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a4~porta_datain_reg1                                ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.015      ; 0.455      ;
; 0.302  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[5]                             ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a5~porta_datain_reg1                                ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.015      ; 0.455      ;
; 0.303  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[6]                             ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a6~porta_datain_reg1                                ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.015      ; 0.456      ;
; 0.304  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[10]                            ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a10~porta_datain_reg1                               ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.015      ; 0.457      ;
; 0.305  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[8]                             ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a8~porta_datain_reg1                                ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.015      ; 0.458      ;
; 0.306  ; Sobel:u12|m21[0]                                                                                                                                             ; Sobel:u12|m22[0]                                                                                                                                                                        ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.131      ; 0.589      ;
; 0.307  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[0]                             ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_datain_reg1                                ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.015      ; 0.460      ;
; 0.307  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[2]                             ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a2~porta_datain_reg1                                ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.015      ; 0.460      ;
; 0.310  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[3]                             ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a3~porta_datain_reg1                                ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.015      ; 0.463      ;
; 0.317  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg1 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.619      ; 1.074      ;
; 0.319  ; rCCD_DATA[11]                                                                                                                                                ; CCD_Capture:u3|mCCD_DATA[11]                                                                                                                                                            ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.530      ; 1.001      ;
; 0.324  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1]                            ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.476      ;
; 0.326  ; Sobel:u12|m23[3]                                                                                                                                             ; Sobel:u12|m24[3]                                                                                                                                                                        ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.478      ;
; 0.326  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9]                            ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.478      ;
; 0.327  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3]                            ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.479      ;
; 0.327  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8]                            ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; -0.009     ; 0.470      ;
; 0.328  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg2 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.619      ; 1.085      ;
; 0.329  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[4]                                                                     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.119      ; 0.600      ;
; 0.331  ; Sobel:u12|m41[1]                                                                                                                                             ; Sobel:u12|m42[1]                                                                                                                                                                        ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.483      ;
; 0.333  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0]                            ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.485      ;
; 0.337  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[5]                                                                     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.489      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'                                                                                                                                                                         ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.215 ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.245 ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.397      ;
; 0.249 ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.401      ;
; 0.258 ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.410      ;
; 0.263 ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; I2C_CCD_Config:u8|mI2C_DATA[23]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.415      ;
; 0.263 ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|mI2C_DATA[18]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.415      ;
; 0.311 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_DATA[23]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.463      ;
; 0.312 ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; I2C_CCD_Config:u8|mI2C_DATA[0]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.464      ;
; 0.314 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_DATA[18]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.466      ;
; 0.321 ; I2C_CCD_Config:u8|mI2C_DATA[21]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[21]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.473      ;
; 0.323 ; I2C_CCD_Config:u8|mI2C_DATA[10]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[10]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.475      ;
; 0.329 ; I2C_CCD_Config:u8|mI2C_DATA[5]                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[5]         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.481      ;
; 0.352 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_DATA[13]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.504      ;
; 0.364 ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.516      ;
; 0.366 ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.518      ;
; 0.368 ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.520      ;
; 0.372 ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.524      ;
; 0.377 ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.529      ;
; 0.379 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.531      ;
; 0.381 ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; I2C_CCD_Config:u8|mI2C_DATA[3]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.533      ;
; 0.383 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_DATA[2]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.535      ;
; 0.388 ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.540      ;
; 0.389 ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.541      ;
; 0.390 ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.542      ;
; 0.390 ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; I2C_CCD_Config:u8|mI2C_DATA[23]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.542      ;
; 0.394 ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; I2C_CCD_Config:u8|mI2C_DATA[18]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.546      ;
; 0.398 ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; I2C_CCD_Config:u8|mI2C_DATA[22]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.550      ;
; 0.434 ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|mI2C_DATA[16]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.001     ; 0.585      ;
; 0.448 ; I2C_CCD_Config:u8|mI2C_DATA[12]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[12]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.005     ; 0.595      ;
; 0.449 ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|mI2C_DATA[20]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.001      ; 0.602      ;
; 0.451 ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|mI2C_DATA[23]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.603      ;
; 0.457 ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|mI2C_DATA[22]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.609      ;
; 0.474 ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; I2C_CCD_Config:u8|mI2C_DATA[21]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.001      ; 0.627      ;
; 0.475 ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.002      ; 0.629      ;
; 0.478 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_DATA[6]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.630      ;
; 0.485 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_DATA[8]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.637      ;
; 0.496 ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.001     ; 0.647      ;
; 0.497 ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.001     ; 0.648      ;
; 0.505 ; I2C_CCD_Config:u8|mI2C_DATA[2]                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[2]         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.001      ; 0.658      ;
; 0.506 ; I2C_CCD_Config:u8|mI2C_DATA[3]                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[3]         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.001      ; 0.659      ;
; 0.506 ; I2C_CCD_Config:u8|mI2C_DATA[1]                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[1]         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.002      ; 0.660      ;
; 0.506 ; I2C_CCD_Config:u8|mI2C_DATA[7]                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[7]         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.001      ; 0.659      ;
; 0.516 ; I2C_CCD_Config:u8|mI2C_DATA[0]                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[0]         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.001      ; 0.669      ;
; 0.517 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.669      ;
; 0.519 ; I2C_CCD_Config:u8|mI2C_DATA[9]                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[9]         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.004     ; 0.667      ;
; 0.520 ; I2C_CCD_Config:u8|mI2C_DATA[20]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[20]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.672      ;
; 0.521 ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.001     ; 0.672      ;
; 0.525 ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; I2C_CCD_Config:u8|mI2C_DATA[20]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.001      ; 0.678      ;
; 0.528 ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.680      ;
; 0.529 ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.681      ;
; 0.530 ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.682      ;
; 0.535 ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; I2C_CCD_Config:u8|mI2C_DATA[19]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.001      ; 0.688      ;
; 0.537 ; I2C_CCD_Config:u8|mI2C_DATA[19]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[19]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.005     ; 0.684      ;
; 0.538 ; I2C_CCD_Config:u8|mI2C_DATA[14]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[14]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.005     ; 0.685      ;
; 0.544 ; I2C_CCD_Config:u8|mI2C_DATA[22]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[22]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.001      ; 0.697      ;
; 0.544 ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.001      ; 0.697      ;
; 0.545 ; I2C_CCD_Config:u8|mI2C_DATA[4]                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[4]         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.004     ; 0.693      ;
; 0.549 ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.701      ;
; 0.552 ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.001      ; 0.705      ;
; 0.552 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.704      ;
; 0.556 ; I2C_CCD_Config:u8|mI2C_DATA[11]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[11]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.008     ; 0.700      ;
; 0.561 ; I2C_CCD_Config:u8|mI2C_DATA[16]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[16]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.003     ; 0.710      ;
; 0.563 ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.715      ;
; 0.564 ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.716      ;
; 0.566 ; I2C_CCD_Config:u8|mI2C_DATA[13]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[13]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.004     ; 0.714      ;
; 0.575 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_DATA[20]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.001      ; 0.728      ;
; 0.578 ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.001     ; 0.729      ;
; 0.584 ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.001     ; 0.735      ;
; 0.587 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.739      ;
; 0.592 ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.005      ; 0.749      ;
; 0.593 ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.001     ; 0.744      ;
; 0.599 ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; I2C_CCD_Config:u8|mI2C_DATA[1]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.001     ; 0.750      ;
; 0.599 ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.751      ;
; 0.600 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_DATA[14]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.001      ; 0.753      ;
; 0.602 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_DATA[5]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.001      ; 0.755      ;
; 0.602 ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.004      ; 0.758      ;
; 0.609 ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.004     ; 0.757      ;
; 0.609 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_DATA[1]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.001     ; 0.760      ;
; 0.616 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_DATA[21]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.001      ; 0.769      ;
; 0.617 ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.003     ; 0.766      ;
; 0.626 ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; I2C_CCD_Config:u8|mI2C_DATA[1]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.001     ; 0.777      ;
; 0.633 ; I2C_CCD_Config:u8|mI2C_DATA[18]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[18]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.004     ; 0.781      ;
; 0.634 ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.786      ;
; 0.639 ; I2C_CCD_Config:u8|mI2C_DATA[15]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[15]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.005     ; 0.786      ;
; 0.639 ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.001     ; 0.790      ;
; 0.645 ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|mI2C_DATA[11]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.004      ; 0.801      ;
; 0.656 ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; I2C_CCD_Config:u8|mI2C_DATA[1]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.001     ; 0.807      ;
; 0.660 ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.812      ;
; 0.673 ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|mI2C_DATA[21]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.001      ; 0.826      ;
; 0.688 ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.003     ; 0.837      ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'rClk[0]'                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                   ; To Node                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                               ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                                          ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.367      ;
; 0.237 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.390      ;
; 0.241 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; VGA_Controller:u1|V_Cont[11]                                                                                                                                ; VGA_Controller:u1|V_Cont[11]                                                                                                                                                           ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                              ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.396      ;
; 0.247 ; VGA_Controller:u1|H_Cont[11]                                                                                                                                ; VGA_Controller:u1|H_Cont[11]                                                                                                                                                           ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.399      ;
; 0.252 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                                             ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.404      ;
; 0.286 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.438      ;
; 0.290 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.442      ;
; 0.314 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                 ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                                                          ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.013      ; 0.479      ;
; 0.315 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.467      ;
; 0.319 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.471      ;
; 0.321 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.001      ; 0.474      ;
; 0.323 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.475      ;
; 0.324 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.476      ;
; 0.325 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.477      ;
; 0.327 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.479      ;
; 0.327 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.479      ;
; 0.327 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.479      ;
; 0.328 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; -0.004     ; 0.476      ;
; 0.328 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.480      ;
; 0.329 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                              ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.009      ; 0.490      ;
; 0.329 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.481      ;
; 0.330 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.482      ;
; 0.331 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                              ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.001      ; 0.484      ;
; 0.331 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.483      ;
; 0.356 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.508      ;
; 0.358 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; VGA_Controller:u1|V_Cont[10]                                                                                                                                ; VGA_Controller:u1|V_Cont[10]                                                                                                                                                           ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.513      ;
; 0.363 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.515      ;
; 0.365 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; VGA_Controller:u1|H_Cont[10]                                                                                                                                ; VGA_Controller:u1|H_Cont[10]                                                                                                                                                           ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.517      ;
; 0.366 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.518      ;
; 0.367 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.519      ;
; 0.369 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.521      ;
; 0.374 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                              ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.009      ; 0.535      ;
; 0.376 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.528      ;
; 0.378 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                              ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.001      ; 0.531      ;
; 0.379 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.531      ;
; 0.381 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.533      ;
; 0.382 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.534      ;
; 0.382 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.534      ;
; 0.392 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.001      ; 0.545      ;
; 0.403 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg0 ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.071      ; 0.612      ;
; 0.405 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; -0.001     ; 0.556      ;
; 0.416 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg3 ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.073      ; 0.627      ;
; 0.419 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg1 ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.065      ; 0.622      ;
; 0.419 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg7 ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.072      ; 0.629      ;
; 0.419 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg6 ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.072      ; 0.629      ;
; 0.421 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg0 ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.064      ; 0.623      ;
; 0.424 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg4 ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.072      ; 0.634      ;
; 0.428 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                                             ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.012      ; 0.592      ;
; 0.433 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg2 ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.065      ; 0.636      ;
; 0.436 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                                             ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.012      ; 0.600      ;
; 0.437 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                                             ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.008      ; 0.597      ;
; 0.443 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg1 ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.072      ; 0.653      ;
; 0.446 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                              ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.001      ; 0.599      ;
; 0.447 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                              ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.001      ; 0.600      ;
; 0.449 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg3 ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.072      ; 0.659      ;
; 0.449 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.601      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'u6|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                      ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]                                                                                              ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]                                                                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                                              ; Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                                    ; Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|mWR_DONE                                                                                                                              ; Sdram_Control_4Port:u7|mWR_DONE                                                                                                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|IN_REQ                                                                                                                                ; Sdram_Control_4Port:u7|IN_REQ                                                                                                                                ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                                         ; Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                                         ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                                         ; Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                                         ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|ex_read                                                                                                              ; Sdram_Control_4Port:u7|command:command1|ex_read                                                                                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|ex_write                                                                                                             ; Sdram_Control_4Port:u7|command:command1|ex_write                                                                                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                                               ; Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                                               ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                                                    ; Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                                                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|ST[0]                                                                                                                                 ; Sdram_Control_4Port:u7|ST[0]                                                                                                                                 ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Read                                                                                                                                  ; Sdram_Control_4Port:u7|Read                                                                                                                                  ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|mRD_DONE                                                                                                                              ; Sdram_Control_4Port:u7|mRD_DONE                                                                                                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|OUT_VALID                                                                                                                             ; Sdram_Control_4Port:u7|OUT_VALID                                                                                                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|oe4                                                                                                                  ; Sdram_Control_4Port:u7|command:command1|oe4                                                                                                                  ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|rw_flag                                                                                                              ; Sdram_Control_4Port:u7|command:command1|rw_flag                                                                                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|do_rw                                                                                                                ; Sdram_Control_4Port:u7|command:command1|do_rw                                                                                                                ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.236 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4]  ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; Sdram_Control_4Port:u7|command:command1|rw_shift[1]                                                                                                          ; Sdram_Control_4Port:u7|command:command1|rw_shift[0]                                                                                                          ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.388      ;
; 0.237 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0] ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.239 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9] ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1]  ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; Sdram_Control_4Port:u7|mADDR[10]                                                                                                                             ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[10]                                                                                                  ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[22]                                                                                                  ; Sdram_Control_4Port:u7|command:command1|CS_N[0]                                                                                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[9]                                                                                                   ; Sdram_Control_4Port:u7|command:command1|SA[1]                                                                                                                ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; Sdram_Control_4Port:u7|mADDR[16]                                                                                                                             ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[16]                                                                                                  ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; Sdram_Control_4Port:u7|mADDR[18]                                                                                                                             ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[18]                                                                                                  ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; Sdram_Control_4Port:u7|mADDR[21]                                                                                                                             ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[21]                                                                                                  ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7] ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8]  ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[12]                                                                                                  ; Sdram_Control_4Port:u7|command:command1|SA[4]                                                                                                                ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; Sdram_Control_4Port:u7|mADDR[17]                                                                                                                             ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[17]                                                                                                  ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; Sdram_Control_4Port:u7|control_interface:control1|timer[15]                                                                                                  ; Sdram_Control_4Port:u7|control_interface:control1|timer[15]                                                                                                  ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; Sdram_Control_4Port:u7|command:command1|rp_shift[2]                                                                                                          ; Sdram_Control_4Port:u7|command:command1|rp_shift[1]                                                                                                          ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; Sdram_Control_4Port:u7|command:command1|rp_shift[0]                                                                                                          ; Sdram_Control_4Port:u7|command:command1|rp_done                                                                                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; Sdram_Control_4Port:u7|rWR1_ADDR[22]                                                                                                                         ; Sdram_Control_4Port:u7|rWR1_ADDR[22]                                                                                                                         ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; Sdram_Control_4Port:u7|rWR2_ADDR[22]                                                                                                                         ; Sdram_Control_4Port:u7|rWR2_ADDR[22]                                                                                                                         ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                          ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; Sdram_Control_4Port:u7|Write                                                                                                                                 ; Sdram_Control_4Port:u7|IN_REQ                                                                                                                                ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[15]                                                                                             ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[15]                                                                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; Sdram_Control_4Port:u7|command:command1|rp_shift[1]                                                                                                          ; Sdram_Control_4Port:u7|command:command1|rp_shift[0]                                                                                                          ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; Sdram_Control_4Port:u7|rRD1_ADDR[22]                                                                                                                         ; Sdram_Control_4Port:u7|rRD1_ADDR[22]                                                                                                                         ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.397      ;
; 0.247 ; Sdram_Control_4Port:u7|command:command1|BA[0]                                                                                                                ; Sdram_Control_4Port:u7|BA[0]                                                                                                                                 ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.399      ;
; 0.248 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4]  ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.400      ;
; 0.248 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.400      ;
; 0.250 ; Sdram_Control_4Port:u7|rRD2_ADDR[22]                                                                                                                         ; Sdram_Control_4Port:u7|rRD2_ADDR[22]                                                                                                                         ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.402      ;
; 0.250 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.402      ;
; 0.252 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[9]                                           ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.404      ;
; 0.255 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.407      ;
; 0.257 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.409      ;
; 0.258 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[8]                                ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.410      ;
; 0.261 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[2]                                           ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.413      ;
; 0.267 ; Sdram_Control_4Port:u7|command:command1|command_done                                                                                                         ; Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                                         ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.419      ;
; 0.268 ; Sdram_Control_4Port:u7|command:command1|command_done                                                                                                         ; Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                                         ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.420      ;
; 0.271 ; Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                                         ; Sdram_Control_4Port:u7|command:command1|BA[0]                                                                                                                ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.423      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'rClk[0]'                                                                                                                                                                                                                                                                                                                                               ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                     ; To Node                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.229 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.243     ; 2.485      ;
; -2.229 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.243     ; 2.485      ;
; -2.229 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.243     ; 2.485      ;
; -2.229 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.243     ; 2.485      ;
; -2.229 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.247     ; 2.481      ;
; -2.229 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.247     ; 2.481      ;
; -2.229 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.247     ; 2.481      ;
; -2.229 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.247     ; 2.481      ;
; -2.229 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.247     ; 2.481      ;
; -2.229 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.247     ; 2.481      ;
; -2.229 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.247     ; 2.481      ;
; -2.229 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.247     ; 2.481      ;
; -1.946 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.290     ; 2.188      ;
; -1.946 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.290     ; 2.188      ;
; -1.946 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.290     ; 2.188      ;
; -1.946 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.290     ; 2.188      ;
; -1.946 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.283     ; 2.195      ;
; -1.946 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.283     ; 2.195      ;
; -1.946 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.283     ; 2.195      ;
; -1.946 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.283     ; 2.195      ;
; -1.946 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.283     ; 2.195      ;
; -1.946 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.283     ; 2.195      ;
; -1.946 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.290     ; 2.188      ;
; -1.946 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.291     ; 2.187      ;
; -1.946 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.290     ; 2.188      ;
; -1.946 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.290     ; 2.188      ;
; -1.946 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.291     ; 2.187      ;
; -1.946 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.290     ; 2.188      ;
; -1.946 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.290     ; 2.188      ;
; -1.946 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.290     ; 2.188      ;
; -1.946 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.290     ; 2.188      ;
; -1.946 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.290     ; 2.188      ;
; -1.946 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.290     ; 2.188      ;
; -1.946 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.290     ; 2.188      ;
; -1.946 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.290     ; 2.188      ;
; -1.946 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.290     ; 2.188      ;
; -1.946 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.290     ; 2.188      ;
; -1.946 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.290     ; 2.188      ;
; -1.946 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.290     ; 2.188      ;
; -1.946 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.290     ; 2.188      ;
; -1.946 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.290     ; 2.188      ;
; -1.946 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.290     ; 2.188      ;
; -1.946 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.296     ; 2.182      ;
; -1.946 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.296     ; 2.182      ;
; -1.946 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.289     ; 2.189      ;
; -1.946 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.289     ; 2.189      ;
; -1.946 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.289     ; 2.189      ;
; -1.946 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.289     ; 2.189      ;
; -1.946 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.296     ; 2.182      ;
; -1.946 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.296     ; 2.182      ;
; -1.946 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.295     ; 2.183      ;
; -1.946 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.296     ; 2.182      ;
; -1.946 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.292     ; 2.186      ;
; -1.946 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.296     ; 2.182      ;
; -1.946 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.296     ; 2.182      ;
; -1.946 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.296     ; 2.182      ;
; -1.946 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.296     ; 2.182      ;
; -1.946 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.296     ; 2.182      ;
; -1.946 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.296     ; 2.182      ;
; -1.946 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.296     ; 2.182      ;
; -1.946 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.296     ; 2.182      ;
; -1.946 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.296     ; 2.182      ;
; -1.946 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.296     ; 2.182      ;
; -1.946 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.289     ; 2.189      ;
; -1.946 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.289     ; 2.189      ;
; -1.946 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.289     ; 2.189      ;
; -1.946 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.289     ; 2.189      ;
; -1.946 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.289     ; 2.189      ;
; -1.946 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.289     ; 2.189      ;
; -1.946 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.289     ; 2.189      ;
; -1.946 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.289     ; 2.189      ;
; -1.946 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.296     ; 2.182      ;
; -1.446 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                 ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.289     ; 2.189      ;
; -1.446 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                 ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.300     ; 2.178      ;
; -0.423 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                      ; rClk[0]      ; rClk[0]     ; 0.500        ; 0.001      ; 0.956      ;
; -0.423 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                      ; rClk[0]      ; rClk[0]     ; 0.500        ; 0.001      ; 0.956      ;
; -0.423 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                      ; rClk[0]      ; rClk[0]     ; 0.500        ; 0.001      ; 0.956      ;
; -0.423 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                      ; rClk[0]      ; rClk[0]     ; 0.500        ; 0.001      ; 0.956      ;
; -0.423 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                      ; rClk[0]      ; rClk[0]     ; 0.500        ; 0.001      ; 0.956      ;
; -0.397 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                      ; rClk[0]      ; rClk[0]     ; 0.500        ; -0.001     ; 0.928      ;
; -0.397 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                      ; rClk[0]      ; rClk[0]     ; 0.500        ; -0.001     ; 0.928      ;
; -0.308 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                      ; rClk[0]      ; rClk[0]     ; 0.500        ; -0.009     ; 0.831      ;
; -0.308 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                      ; rClk[0]      ; rClk[0]     ; 0.500        ; -0.009     ; 0.831      ;
; -0.308 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                                        ; rClk[0]      ; rClk[0]     ; 0.500        ; -0.009     ; 0.831      ;
; -0.293 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                                        ; rClk[0]      ; rClk[0]     ; 0.500        ; -0.001     ; 0.824      ;
; -0.293 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                      ; rClk[0]      ; rClk[0]     ; 0.500        ; -0.001     ; 0.824      ;
; -0.293 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                      ; rClk[0]      ; rClk[0]     ; 0.500        ; -0.001     ; 0.824      ;
; -0.293 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                      ; rClk[0]      ; rClk[0]     ; 0.500        ; -0.001     ; 0.824      ;
; -0.293 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                      ; rClk[0]      ; rClk[0]     ; 0.500        ; -0.001     ; 0.824      ;
; -0.293 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                      ; rClk[0]      ; rClk[0]     ; 0.500        ; -0.001     ; 0.824      ;
; -0.293 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                      ; rClk[0]      ; rClk[0]     ; 0.500        ; -0.001     ; 0.824      ;
; -0.293 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                      ; rClk[0]      ; rClk[0]     ; 0.500        ; -0.001     ; 0.824      ;
; -0.293 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                      ; rClk[0]      ; rClk[0]     ; 0.500        ; -0.001     ; 0.824      ;
; -0.293 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                      ; rClk[0]      ; rClk[0]     ; 0.500        ; -0.001     ; 0.824      ;
; -0.265 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|oRequest                                                                                                                                    ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.272     ; 1.025      ;
; -0.206 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                     ; rClk[0]      ; rClk[0]     ; 0.500        ; 0.000      ; 0.738      ;
; -0.206 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                     ; rClk[0]      ; rClk[0]     ; 0.500        ; 0.000      ; 0.738      ;
; -0.206 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                     ; rClk[0]      ; rClk[0]     ; 0.500        ; 0.000      ; 0.738      ;
; -0.206 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                           ; rClk[0]      ; rClk[0]     ; 0.500        ; 0.000      ; 0.738      ;
; -0.206 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                      ; rClk[0]      ; rClk[0]     ; 0.500        ; 0.000      ; 0.738      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'GPIO_1[0]'                                                                                                                                                                                                                                    ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.035 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.376     ; 2.191      ;
; -2.035 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.376     ; 2.191      ;
; -2.035 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.376     ; 2.191      ;
; -2.035 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.376     ; 2.191      ;
; -2.035 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.376     ; 2.191      ;
; -2.035 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.376     ; 2.191      ;
; -2.035 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.376     ; 2.191      ;
; -2.035 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.376     ; 2.191      ;
; -2.035 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.376     ; 2.191      ;
; -1.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.255     ; 2.192      ;
; -1.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.255     ; 2.192      ;
; -1.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.255     ; 2.192      ;
; -1.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.255     ; 2.192      ;
; -1.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.255     ; 2.192      ;
; -1.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.255     ; 2.192      ;
; -1.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.255     ; 2.192      ;
; -1.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.255     ; 2.192      ;
; -1.893 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.230     ; 2.195      ;
; -1.893 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.230     ; 2.195      ;
; -1.893 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.230     ; 2.195      ;
; -1.893 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.230     ; 2.195      ;
; -1.893 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.230     ; 2.195      ;
; -1.893 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.230     ; 2.195      ;
; -1.893 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.230     ; 2.195      ;
; -1.893 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.230     ; 2.195      ;
; -1.893 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.230     ; 2.195      ;
; -1.893 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.230     ; 2.195      ;
; -1.893 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.230     ; 2.195      ;
; -1.893 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.230     ; 2.195      ;
; -1.893 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.230     ; 2.195      ;
; -1.893 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.230     ; 2.195      ;
; -1.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[9]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.221     ; 2.196      ;
; -1.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.221     ; 2.196      ;
; -1.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.221     ; 2.196      ;
; -1.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.221     ; 2.196      ;
; -1.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.221     ; 2.196      ;
; -1.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.221     ; 2.196      ;
; -1.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.221     ; 2.196      ;
; -1.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.221     ; 2.196      ;
; -1.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.221     ; 2.196      ;
; -1.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.221     ; 2.196      ;
; -1.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.221     ; 2.196      ;
; -1.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.221     ; 2.196      ;
; -1.799 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.136     ; 2.195      ;
; -1.799 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.136     ; 2.195      ;
; -1.799 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.136     ; 2.195      ;
; -1.799 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.136     ; 2.195      ;
; -1.799 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.136     ; 2.195      ;
; -1.799 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.136     ; 2.195      ;
; -1.799 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.136     ; 2.195      ;
; -1.799 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.136     ; 2.195      ;
; -1.799 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.136     ; 2.195      ;
; -1.799 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.136     ; 2.195      ;
; -1.799 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.136     ; 2.195      ;
; -1.799 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.136     ; 2.195      ;
; -1.799 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.136     ; 2.195      ;
; -1.799 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.136     ; 2.195      ;
; -1.737 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.074     ; 2.195      ;
; -1.737 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[9]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.074     ; 2.195      ;
; -1.737 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.074     ; 2.195      ;
; -1.737 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.074     ; 2.195      ;
; -1.737 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.074     ; 2.195      ;
; -1.737 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.074     ; 2.195      ;
; -1.737 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.074     ; 2.195      ;
; -1.737 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.074     ; 2.195      ;
; -1.737 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.074     ; 2.195      ;
; -1.737 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.074     ; 2.195      ;
; -1.737 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.074     ; 2.195      ;
; -1.737 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.074     ; 2.195      ;
; -1.737 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.074     ; 2.195      ;
; -1.737 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.074     ; 2.195      ;
; -1.737 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.074     ; 2.195      ;
; -1.737 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.074     ; 2.195      ;
; -1.401 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.261      ; 2.194      ;
; -1.401 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.261      ; 2.194      ;
; -1.401 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.261      ; 2.194      ;
; -1.401 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.261      ; 2.194      ;
; -1.401 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.261      ; 2.194      ;
; -1.401 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.261      ; 2.194      ;
; -1.354 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.307      ; 2.193      ;
; -1.317 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.342      ; 2.191      ;
; -1.317 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.342      ; 2.191      ;
; -1.317 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                   ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.342      ; 2.191      ;
; -1.317 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.342      ; 2.191      ;
; -1.292 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                   ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.371      ; 2.195      ;
; -1.292 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.371      ; 2.195      ;
; -1.289 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.375      ; 2.196      ;
; -1.289 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.375      ; 2.196      ;
; -0.124 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[1]                                                                                                                                  ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; 0.223      ; 1.379      ;
; -0.116 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; 0.236      ; 1.384      ;
; -0.116 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; 0.236      ; 1.384      ;
; -0.116 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[2]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; 0.236      ; 1.384      ;
; -0.116 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; 0.236      ; 1.384      ;
; -0.116 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; 0.236      ; 1.384      ;
; -0.116 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; 0.236      ; 1.384      ;
; -0.116 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; 0.236      ; 1.384      ;
; -0.116 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; 0.236      ; 1.384      ;
; -0.115 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[0]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; 0.231      ; 1.378      ;
; -0.115 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[1]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; 0.231      ; 1.378      ;
; -0.115 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[2]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; 0.231      ; 1.378      ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'                                                                                                                                          ;
+--------+------------------------------------------+---------------------------------------------------+--------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                           ; Launch Clock ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+---------------------------------------------------+--------------+---------------------------------+--------------+------------+------------+
; -1.366 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.218     ; 2.180      ;
; -1.366 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.218     ; 2.180      ;
; -1.353 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.219     ; 2.166      ;
; -1.353 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.219     ; 2.166      ;
; -1.329 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.215     ; 2.146      ;
; -1.329 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.215     ; 2.146      ;
; -1.329 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.215     ; 2.146      ;
; -1.329 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|mI2C_GO                         ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.215     ; 2.146      ;
; -1.320 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.213     ; 2.139      ;
; -1.320 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.213     ; 2.139      ;
; -1.320 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.213     ; 2.139      ;
; -1.317 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.210     ; 2.139      ;
; -1.233 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.214     ; 2.051      ;
; -1.233 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.214     ; 2.051      ;
; -1.233 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.214     ; 2.051      ;
; -1.233 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.214     ; 2.051      ;
; -1.233 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.214     ; 2.051      ;
; -1.193 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.239     ; 1.986      ;
; -1.193 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.239     ; 1.986      ;
; -1.180 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.240     ; 1.972      ;
; -1.180 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.240     ; 1.972      ;
; -1.179 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.239     ; 1.972      ;
; -1.179 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.239     ; 1.972      ;
; -1.166 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.240     ; 1.958      ;
; -1.166 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.240     ; 1.958      ;
; -1.161 ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.239     ; 1.954      ;
; -1.161 ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.239     ; 1.954      ;
; -1.157 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.237     ; 1.952      ;
; -1.157 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.237     ; 1.952      ;
; -1.156 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.236     ; 1.952      ;
; -1.156 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.236     ; 1.952      ;
; -1.156 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.236     ; 1.952      ;
; -1.156 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|mI2C_GO                         ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.236     ; 1.952      ;
; -1.154 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.237     ; 1.949      ;
; -1.154 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.237     ; 1.949      ;
; -1.148 ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.240     ; 1.940      ;
; -1.148 ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.240     ; 1.940      ;
; -1.147 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.214     ; 1.965      ;
; -1.147 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.214     ; 1.965      ;
; -1.147 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.214     ; 1.965      ;
; -1.147 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.214     ; 1.965      ;
; -1.147 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.214     ; 1.965      ;
; -1.147 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.214     ; 1.965      ;
; -1.147 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.214     ; 1.965      ;
; -1.147 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.234     ; 1.945      ;
; -1.147 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.234     ; 1.945      ;
; -1.147 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.234     ; 1.945      ;
; -1.147 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.237     ; 1.942      ;
; -1.147 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.237     ; 1.942      ;
; -1.144 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.238     ; 1.938      ;
; -1.144 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.238     ; 1.938      ;
; -1.144 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.231     ; 1.945      ;
; -1.142 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.236     ; 1.938      ;
; -1.142 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.236     ; 1.938      ;
; -1.142 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.236     ; 1.938      ;
; -1.142 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|mI2C_GO                         ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.236     ; 1.938      ;
; -1.141 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.238     ; 1.935      ;
; -1.141 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.238     ; 1.935      ;
; -1.134 ; I2C_CCD_Config:u8|combo_cnt[12]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.237     ; 1.929      ;
; -1.134 ; I2C_CCD_Config:u8|combo_cnt[12]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.237     ; 1.929      ;
; -1.134 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.238     ; 1.928      ;
; -1.134 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.238     ; 1.928      ;
; -1.133 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.234     ; 1.931      ;
; -1.133 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.234     ; 1.931      ;
; -1.133 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.234     ; 1.931      ;
; -1.130 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.231     ; 1.931      ;
; -1.124 ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.236     ; 1.920      ;
; -1.124 ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.236     ; 1.920      ;
; -1.124 ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.236     ; 1.920      ;
; -1.124 ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|mI2C_GO                         ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.236     ; 1.920      ;
; -1.121 ; I2C_CCD_Config:u8|combo_cnt[12]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.238     ; 1.915      ;
; -1.121 ; I2C_CCD_Config:u8|combo_cnt[12]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.238     ; 1.915      ;
; -1.120 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.234     ; 1.918      ;
; -1.120 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.234     ; 1.918      ;
; -1.120 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.234     ; 1.918      ;
; -1.120 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_GO                         ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.234     ; 1.918      ;
; -1.118 ; I2C_CCD_Config:u8|combo_cnt[3]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.239     ; 1.911      ;
; -1.118 ; I2C_CCD_Config:u8|combo_cnt[3]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.239     ; 1.911      ;
; -1.117 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.230     ; 1.919      ;
; -1.117 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.230     ; 1.919      ;
; -1.117 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.234     ; 1.915      ;
; -1.117 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.234     ; 1.915      ;
; -1.117 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.234     ; 1.915      ;
; -1.117 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|mI2C_GO                         ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.234     ; 1.915      ;
; -1.116 ; I2C_CCD_Config:u8|combo_cnt[9]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.239     ; 1.909      ;
; -1.116 ; I2C_CCD_Config:u8|combo_cnt[9]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.239     ; 1.909      ;
; -1.115 ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.234     ; 1.913      ;
; -1.115 ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.234     ; 1.913      ;
; -1.115 ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.234     ; 1.913      ;
; -1.112 ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.231     ; 1.913      ;
; -1.111 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.232     ; 1.911      ;
; -1.111 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.232     ; 1.911      ;
; -1.111 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.232     ; 1.911      ;
; -1.110 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.234     ; 1.908      ;
; -1.110 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.234     ; 1.908      ;
; -1.110 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.234     ; 1.908      ;
; -1.110 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_GO                         ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.234     ; 1.908      ;
; -1.108 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.229     ; 1.911      ;
; -1.108 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.232     ; 1.908      ;
; -1.108 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.232     ; 1.908      ;
+--------+------------------------------------------+---------------------------------------------------+--------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'u6|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                    ;
+--------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                        ; Launch Clock ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; -0.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.009     ; 2.492      ;
; -0.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.009     ; 2.492      ;
; -0.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.009     ; 2.492      ;
; -0.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.009     ; 2.492      ;
; -0.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.009     ; 2.492      ;
; -0.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.009     ; 2.492      ;
; -0.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.009     ; 2.492      ;
; -0.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.015     ; 2.486      ;
; -0.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.015     ; 2.486      ;
; -0.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.015     ; 2.486      ;
; -0.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.015     ; 2.486      ;
; -0.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.015     ; 2.486      ;
; -0.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.015     ; 2.486      ;
; -0.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.015     ; 2.486      ;
; -0.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.010     ; 2.491      ;
; -0.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.010     ; 2.491      ;
; -0.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.010     ; 2.491      ;
; -0.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.010     ; 2.491      ;
; -0.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.010     ; 2.491      ;
; -0.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.010     ; 2.491      ;
; -0.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.010     ; 2.491      ;
; -0.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.010     ; 2.491      ;
; -0.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.010     ; 2.491      ;
; -0.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.012     ; 2.489      ;
; -0.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.012     ; 2.489      ;
; -0.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.012     ; 2.489      ;
; -0.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.012     ; 2.489      ;
; -0.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.012     ; 2.489      ;
; -0.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.012     ; 2.489      ;
; -0.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.012     ; 2.489      ;
; -0.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.012     ; 2.489      ;
; -0.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.012     ; 2.489      ;
; -0.219 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                       ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.050     ; 2.201      ;
; -0.219 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                       ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.050     ; 2.201      ;
; -0.219 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                       ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.050     ; 2.201      ;
; -0.219 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                       ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.050     ; 2.201      ;
; -0.219 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                       ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.050     ; 2.201      ;
; -0.219 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                       ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.051     ; 2.200      ;
; -0.219 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                       ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.051     ; 2.200      ;
; -0.219 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                      ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.050     ; 2.201      ;
; -0.219 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                      ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.050     ; 2.201      ;
; -0.219 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                       ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.051     ; 2.200      ;
; -0.219 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                       ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.051     ; 2.200      ;
; -0.219 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                      ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.050     ; 2.201      ;
; -0.219 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                            ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.050     ; 2.201      ;
; -0.219 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                       ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.050     ; 2.201      ;
; -0.219 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[1]                                             ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.071     ; 2.180      ;
; -0.219 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[0]                                             ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.071     ; 2.180      ;
; -0.219 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[2]                                             ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.050     ; 2.201      ;
; -0.219 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[3]                                             ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.057     ; 2.194      ;
; -0.219 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[9]                                             ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.051     ; 2.200      ;
; -0.219 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[8]                                             ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.051     ; 2.200      ;
; -0.219 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[6]                                             ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.050     ; 2.201      ;
; -0.219 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[7]                                             ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.064     ; 2.187      ;
; -0.219 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[5]                                             ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.071     ; 2.180      ;
; -0.219 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[4]                                             ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.071     ; 2.180      ;
; -0.219 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1]    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.050     ; 2.201      ;
; -0.219 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1]    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.050     ; 2.201      ;
; -0.219 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0]    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.050     ; 2.201      ;
; -0.219 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0]    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.050     ; 2.201      ;
; -0.219 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.063     ; 2.188      ;
; -0.219 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.064     ; 2.187      ;
; -0.219 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.064     ; 2.187      ;
; -0.219 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.064     ; 2.187      ;
; -0.219 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.063     ; 2.188      ;
; -0.219 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.064     ; 2.187      ;
; -0.219 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.059     ; 2.192      ;
; -0.219 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.059     ; 2.192      ;
; -0.219 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.058     ; 2.193      ;
; -0.219 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.054     ; 2.197      ;
; -0.219 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.058     ; 2.193      ;
; -0.219 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.055     ; 2.196      ;
; -0.219 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.058     ; 2.193      ;
; -0.219 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.057     ; 2.194      ;
; -0.219 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.058     ; 2.193      ;
; -0.219 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.058     ; 2.193      ;
; -0.219 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.058     ; 2.193      ;
; -0.219 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.058     ; 2.193      ;
; -0.219 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.058     ; 2.193      ;
; -0.219 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.055     ; 2.196      ;
; -0.219 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.057     ; 2.194      ;
; -0.219 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.057     ; 2.194      ;
; -0.219 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.058     ; 2.193      ;
; -0.219 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.058     ; 2.193      ;
; -0.219 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.055     ; 2.196      ;
; -0.219 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.058     ; 2.193      ;
; -0.219 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.058     ; 2.193      ;
; -0.219 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.059     ; 2.192      ;
; -0.219 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.060     ; 2.191      ;
; -0.219 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.060     ; 2.191      ;
; -0.219 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.058     ; 2.193      ;
; -0.219 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.058     ; 2.193      ;
; -0.219 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.058     ; 2.193      ;
; -0.219 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.058     ; 2.193      ;
; -0.219 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.060     ; 2.191      ;
; -0.219 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.058     ; 2.193      ;
; -0.219 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.060     ; 2.191      ;
; -0.219 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.060     ; 2.191      ;
; -0.219 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.060     ; 2.191      ;
; -0.219 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.060     ; 2.191      ;
+--------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'CLOCK_50'                                                                                                                     ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.914 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.118      ;
; 16.914 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.118      ;
; 16.914 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.118      ;
; 16.914 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.118      ;
; 16.914 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.118      ;
; 16.914 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.118      ;
; 16.914 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.118      ;
; 16.914 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.118      ;
; 16.914 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.118      ;
; 16.914 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.118      ;
; 16.914 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.118      ;
; 16.914 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.118      ;
; 16.914 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.118      ;
; 16.914 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.118      ;
; 16.914 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.118      ;
; 16.914 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.118      ;
; 16.970 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 3.075      ;
; 17.087 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 2.924      ;
; 17.087 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 2.924      ;
; 17.087 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 2.924      ;
; 17.087 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 2.924      ;
; 17.087 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 2.924      ;
; 17.087 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 2.924      ;
; 17.087 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 2.924      ;
; 17.087 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 2.924      ;
; 17.087 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 2.924      ;
; 17.087 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 2.924      ;
; 17.087 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 2.924      ;
; 17.087 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 2.924      ;
; 17.087 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 2.924      ;
; 17.087 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 2.924      ;
; 17.087 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 2.924      ;
; 17.087 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 2.924      ;
; 17.101 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 2.910      ;
; 17.101 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 2.910      ;
; 17.101 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 2.910      ;
; 17.101 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 2.910      ;
; 17.101 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 2.910      ;
; 17.101 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 2.910      ;
; 17.101 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 2.910      ;
; 17.101 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 2.910      ;
; 17.101 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 2.910      ;
; 17.101 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 2.910      ;
; 17.101 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 2.910      ;
; 17.101 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 2.910      ;
; 17.101 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 2.910      ;
; 17.101 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 2.910      ;
; 17.101 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 2.910      ;
; 17.101 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 2.910      ;
; 17.119 ; I2C_CCD_Config:u8|combo_cnt[0]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 2.892      ;
; 17.119 ; I2C_CCD_Config:u8|combo_cnt[0]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 2.892      ;
; 17.119 ; I2C_CCD_Config:u8|combo_cnt[0]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 2.892      ;
; 17.119 ; I2C_CCD_Config:u8|combo_cnt[0]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 2.892      ;
; 17.119 ; I2C_CCD_Config:u8|combo_cnt[0]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 2.892      ;
; 17.119 ; I2C_CCD_Config:u8|combo_cnt[0]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 2.892      ;
; 17.119 ; I2C_CCD_Config:u8|combo_cnt[0]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 2.892      ;
; 17.119 ; I2C_CCD_Config:u8|combo_cnt[0]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 2.892      ;
; 17.119 ; I2C_CCD_Config:u8|combo_cnt[0]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 2.892      ;
; 17.119 ; I2C_CCD_Config:u8|combo_cnt[0]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 2.892      ;
; 17.119 ; I2C_CCD_Config:u8|combo_cnt[0]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 2.892      ;
; 17.119 ; I2C_CCD_Config:u8|combo_cnt[0]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 2.892      ;
; 17.119 ; I2C_CCD_Config:u8|combo_cnt[0]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 2.892      ;
; 17.119 ; I2C_CCD_Config:u8|combo_cnt[0]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 2.892      ;
; 17.119 ; I2C_CCD_Config:u8|combo_cnt[0]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 2.892      ;
; 17.119 ; I2C_CCD_Config:u8|combo_cnt[0]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 2.892      ;
; 17.123 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 2.890      ;
; 17.123 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 2.890      ;
; 17.123 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 2.890      ;
; 17.123 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 2.890      ;
; 17.123 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 2.890      ;
; 17.123 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 2.890      ;
; 17.123 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 2.890      ;
; 17.123 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 2.890      ;
; 17.123 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 2.890      ;
; 17.123 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 2.890      ;
; 17.123 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 2.890      ;
; 17.123 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 2.890      ;
; 17.123 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 2.890      ;
; 17.123 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 2.890      ;
; 17.123 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 2.890      ;
; 17.123 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 2.890      ;
; 17.126 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 2.887      ;
; 17.126 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 2.887      ;
; 17.126 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 2.887      ;
; 17.126 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 2.887      ;
; 17.126 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 2.887      ;
; 17.126 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 2.887      ;
; 17.126 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 2.887      ;
; 17.126 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 2.887      ;
; 17.126 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 2.887      ;
; 17.126 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 2.887      ;
; 17.126 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 2.887      ;
; 17.126 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 2.887      ;
; 17.126 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 2.887      ;
; 17.126 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 2.887      ;
; 17.126 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 2.887      ;
; 17.126 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 2.887      ;
; 17.133 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 2.880      ;
; 17.133 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 2.880      ;
; 17.133 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 2.880      ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'GPIO_1[0]'                                                                                                                                                                                                                                    ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.509 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[1]                                                                                                                                 ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.433      ; 1.094      ;
; 0.509 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[2]                                                                                                                                 ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.433      ; 1.094      ;
; 0.509 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[3]                                                                                                                                 ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.433      ; 1.094      ;
; 0.509 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[4]                                                                                                                                 ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.433      ; 1.094      ;
; 0.509 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[5]                                                                                                                                 ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.433      ; 1.094      ;
; 0.509 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[6]                                                                                                                                 ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.433      ; 1.094      ;
; 0.509 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[7]                                                                                                                                 ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.433      ; 1.094      ;
; 0.509 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[8]                                                                                                                                 ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.433      ; 1.094      ;
; 0.509 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[9]                                                                                                                                 ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.433      ; 1.094      ;
; 0.509 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[10]                                                                                                                                ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.433      ; 1.094      ;
; 0.509 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[11]                                                                                                                                ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.433      ; 1.094      ;
; 0.509 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[12]                                                                                                                                ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.433      ; 1.094      ;
; 0.509 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[13]                                                                                                                                ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.433      ; 1.094      ;
; 0.509 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[14]                                                                                                                                ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.433      ; 1.094      ;
; 0.509 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[15]                                                                                                                                ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.433      ; 1.094      ;
; 0.821 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mSTART                                                                                                                                        ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.318      ; 1.291      ;
; 0.885 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[4]                                                                                                                                  ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.302      ; 1.339      ;
; 0.919 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[7]                                                                                                                                  ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.273      ; 1.344      ;
; 0.993 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.227      ; 1.372      ;
; 0.993 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[0]                                                                                                                                 ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.227      ; 1.372      ;
; 0.993 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.227      ; 1.372      ;
; 0.993 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_LVAL                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.227      ; 1.372      ;
; 0.993 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[0]                                                                                                                                  ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.227      ; 1.372      ;
; 0.993 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[3]                                                                                                                                  ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.227      ; 1.372      ;
; 0.993 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[2]                                                                                                                                  ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.227      ; 1.372      ;
; 0.993 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[5]                                                                                                                                  ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.227      ; 1.372      ;
; 0.993 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[6]                                                                                                                                  ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.227      ; 1.372      ;
; 0.993 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[8]                                                                                                                                  ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.227      ; 1.372      ;
; 0.993 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[9]                                                                                                                                  ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.227      ; 1.372      ;
; 0.993 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[10]                                                                                                                                 ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.227      ; 1.372      ;
; 0.993 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[11]                                                                                                                                 ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.227      ; 1.372      ;
; 0.995 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[0]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.231      ; 1.378      ;
; 0.995 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[1]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.231      ; 1.378      ;
; 0.995 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[2]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.231      ; 1.378      ;
; 0.995 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[3]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.231      ; 1.378      ;
; 0.995 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[4]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.231      ; 1.378      ;
; 0.995 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[5]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.231      ; 1.378      ;
; 0.995 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.231      ; 1.378      ;
; 0.995 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[7]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.231      ; 1.378      ;
; 0.995 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[8]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.231      ; 1.378      ;
; 0.995 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[10]                                                                                                                                    ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.231      ; 1.378      ;
; 0.995 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[11]                                                                                                                                    ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.231      ; 1.378      ;
; 0.995 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[12]                                                                                                                                    ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.231      ; 1.378      ;
; 0.995 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[13]                                                                                                                                    ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.231      ; 1.378      ;
; 0.995 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[14]                                                                                                                                    ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.231      ; 1.378      ;
; 0.995 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[15]                                                                                                                                    ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.231      ; 1.378      ;
; 0.995 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[9]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.231      ; 1.378      ;
; 0.996 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.236      ; 1.384      ;
; 0.996 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.236      ; 1.384      ;
; 0.996 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[2]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.236      ; 1.384      ;
; 0.996 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.236      ; 1.384      ;
; 0.996 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.236      ; 1.384      ;
; 0.996 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.236      ; 1.384      ;
; 0.996 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.236      ; 1.384      ;
; 0.996 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.236      ; 1.384      ;
; 1.004 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[1]                                                                                                                                  ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.223      ; 1.379      ;
; 2.169 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.375      ; 2.196      ;
; 2.169 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.375      ; 2.196      ;
; 2.172 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                   ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.371      ; 2.195      ;
; 2.172 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.371      ; 2.195      ;
; 2.197 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.342      ; 2.191      ;
; 2.197 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.342      ; 2.191      ;
; 2.197 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                   ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.342      ; 2.191      ;
; 2.197 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.342      ; 2.191      ;
; 2.234 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.307      ; 2.193      ;
; 2.281 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.261      ; 2.194      ;
; 2.281 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.261      ; 2.194      ;
; 2.281 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.261      ; 2.194      ;
; 2.281 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.261      ; 2.194      ;
; 2.281 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.261      ; 2.194      ;
; 2.281 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.261      ; 2.194      ;
; 2.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; -0.074     ; 2.195      ;
; 2.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[9]                                          ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; -0.074     ; 2.195      ;
; 2.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; -0.074     ; 2.195      ;
; 2.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; -0.074     ; 2.195      ;
; 2.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; -0.074     ; 2.195      ;
; 2.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; -0.074     ; 2.195      ;
; 2.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; -0.074     ; 2.195      ;
; 2.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; -0.074     ; 2.195      ;
; 2.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; -0.074     ; 2.195      ;
; 2.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; -0.074     ; 2.195      ;
; 2.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; -0.074     ; 2.195      ;
; 2.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; -0.074     ; 2.195      ;
; 2.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; -0.074     ; 2.195      ;
; 2.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; -0.074     ; 2.195      ;
; 2.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; -0.074     ; 2.195      ;
; 2.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; -0.074     ; 2.195      ;
; 2.679 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; -0.136     ; 2.195      ;
; 2.679 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; -0.136     ; 2.195      ;
; 2.679 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; -0.136     ; 2.195      ;
; 2.679 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; -0.136     ; 2.195      ;
; 2.679 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; -0.136     ; 2.195      ;
; 2.679 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; -0.136     ; 2.195      ;
; 2.679 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; -0.136     ; 2.195      ;
; 2.679 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; -0.136     ; 2.195      ;
; 2.679 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; -0.136     ; 2.195      ;
; 2.679 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; -0.136     ; 2.195      ;
; 2.679 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; -0.136     ; 2.195      ;
; 2.679 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; -0.136     ; 2.195      ;
; 2.679 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; -0.136     ; 2.195      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'rClk[0]'                                                                                                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                     ; To Node                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.870 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[0]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.285     ; 0.737      ;
; 0.870 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[1]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.285     ; 0.737      ;
; 0.870 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[2]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.285     ; 0.737      ;
; 0.870 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[3]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.285     ; 0.737      ;
; 0.870 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[4]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.285     ; 0.737      ;
; 0.870 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[5]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.285     ; 0.737      ;
; 0.870 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[6]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.285     ; 0.737      ;
; 0.870 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[7]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.285     ; 0.737      ;
; 0.870 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[8]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.285     ; 0.737      ;
; 0.870 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[9]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.285     ; 0.737      ;
; 0.870 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[10]                                                                                                                                ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.285     ; 0.737      ;
; 0.870 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[11]                                                                                                                                ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.285     ; 0.737      ;
; 1.064 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[0]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.272     ; 0.944      ;
; 1.064 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[1]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.272     ; 0.944      ;
; 1.064 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[2]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.272     ; 0.944      ;
; 1.064 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[3]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.272     ; 0.944      ;
; 1.064 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[4]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.272     ; 0.944      ;
; 1.064 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[6]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.272     ; 0.944      ;
; 1.064 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[7]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.272     ; 0.944      ;
; 1.064 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[8]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.272     ; 0.944      ;
; 1.064 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[9]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.272     ; 0.944      ;
; 1.064 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[10]                                                                                                                                ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.272     ; 0.944      ;
; 1.064 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[11]                                                                                                                                ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.272     ; 0.944      ;
; 1.064 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[5]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.272     ; 0.944      ;
; 1.064 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                               ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.272     ; 0.944      ;
; 1.064 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                               ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.272     ; 0.944      ;
; 1.083 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 0.735      ;
; 1.083 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                   ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 0.735      ;
; 1.083 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                   ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 0.735      ;
; 1.083 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 0.735      ;
; 1.083 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 0.735      ;
; 1.086 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 0.738      ;
; 1.086 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                   ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 0.738      ;
; 1.086 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                   ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 0.738      ;
; 1.086 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 0.738      ;
; 1.086 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 0.738      ;
; 1.145 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|oRequest                                                                                                                                  ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.272     ; 1.025      ;
; 1.173 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                                      ; rClk[0]      ; rClk[0]     ; -0.500       ; -0.001     ; 0.824      ;
; 1.173 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; -0.001     ; 0.824      ;
; 1.173 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; -0.001     ; 0.824      ;
; 1.173 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; -0.001     ; 0.824      ;
; 1.173 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; -0.001     ; 0.824      ;
; 1.173 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; -0.001     ; 0.824      ;
; 1.173 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; -0.001     ; 0.824      ;
; 1.173 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; -0.001     ; 0.824      ;
; 1.173 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; -0.001     ; 0.824      ;
; 1.173 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; -0.001     ; 0.824      ;
; 1.188 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; -0.009     ; 0.831      ;
; 1.188 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; -0.009     ; 0.831      ;
; 1.188 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                                      ; rClk[0]      ; rClk[0]     ; -0.500       ; -0.009     ; 0.831      ;
; 1.277 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; -0.001     ; 0.928      ;
; 1.277 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; -0.001     ; 0.928      ;
; 1.303 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.001      ; 0.956      ;
; 1.303 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.001      ; 0.956      ;
; 1.303 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.001      ; 0.956      ;
; 1.303 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.001      ; 0.956      ;
; 1.303 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.001      ; 0.956      ;
; 2.326 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                               ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.289     ; 2.189      ;
; 2.326 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                               ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.300     ; 2.178      ;
; 2.826 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.290     ; 2.188      ;
; 2.826 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.290     ; 2.188      ;
; 2.826 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.290     ; 2.188      ;
; 2.826 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.290     ; 2.188      ;
; 2.826 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.283     ; 2.195      ;
; 2.826 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.283     ; 2.195      ;
; 2.826 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.283     ; 2.195      ;
; 2.826 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.283     ; 2.195      ;
; 2.826 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.283     ; 2.195      ;
; 2.826 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.283     ; 2.195      ;
; 2.826 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.290     ; 2.188      ;
; 2.826 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.291     ; 2.187      ;
; 2.826 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.290     ; 2.188      ;
; 2.826 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.290     ; 2.188      ;
; 2.826 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.291     ; 2.187      ;
; 2.826 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.290     ; 2.188      ;
; 2.826 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.290     ; 2.188      ;
; 2.826 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.290     ; 2.188      ;
; 2.826 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.290     ; 2.188      ;
; 2.826 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.290     ; 2.188      ;
; 2.826 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.290     ; 2.188      ;
; 2.826 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.290     ; 2.188      ;
; 2.826 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.290     ; 2.188      ;
; 2.826 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.290     ; 2.188      ;
; 2.826 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.290     ; 2.188      ;
; 2.826 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.290     ; 2.188      ;
; 2.826 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.290     ; 2.188      ;
; 2.826 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.290     ; 2.188      ;
; 2.826 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.290     ; 2.188      ;
; 2.826 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.290     ; 2.188      ;
; 2.826 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.296     ; 2.182      ;
; 2.826 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.296     ; 2.182      ;
; 2.826 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.289     ; 2.189      ;
; 2.826 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.289     ; 2.189      ;
; 2.826 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.289     ; 2.189      ;
; 2.826 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.289     ; 2.189      ;
; 2.826 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.296     ; 2.182      ;
; 2.826 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.296     ; 2.182      ;
; 2.826 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.295     ; 2.183      ;
; 2.826 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.296     ; 2.182      ;
; 2.826 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.292     ; 2.186      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'CLOCK_50'                                                                                                                                    ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.236 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.021      ; 1.409      ;
; 1.236 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.021      ; 1.409      ;
; 1.236 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.021      ; 1.409      ;
; 1.236 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.021      ; 1.409      ;
; 1.236 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.021      ; 1.409      ;
; 1.236 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.021      ; 1.409      ;
; 1.236 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.021      ; 1.409      ;
; 1.236 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.021      ; 1.409      ;
; 1.236 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.021      ; 1.409      ;
; 1.236 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.021      ; 1.409      ;
; 1.236 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.021      ; 1.409      ;
; 1.236 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.021      ; 1.409      ;
; 1.247 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.019      ; 1.418      ;
; 1.247 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.019      ; 1.418      ;
; 1.247 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.019      ; 1.418      ;
; 1.247 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.019      ; 1.418      ;
; 1.247 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.019      ; 1.418      ;
; 1.247 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.019      ; 1.418      ;
; 1.247 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.019      ; 1.418      ;
; 1.247 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.019      ; 1.418      ;
; 1.247 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.019      ; 1.418      ;
; 1.247 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.019      ; 1.418      ;
; 1.247 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.019      ; 1.418      ;
; 1.247 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.019      ; 1.418      ;
; 1.247 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.019      ; 1.418      ;
; 1.259 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[2]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.016      ; 1.427      ;
; 1.472 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[3]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.017      ; 1.641      ;
; 1.472 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[4]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.017      ; 1.641      ;
; 1.472 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[6]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.017      ; 1.641      ;
; 1.472 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[7]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.017      ; 1.641      ;
; 1.472 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[8]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.017      ; 1.641      ;
; 1.472 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[9]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.017      ; 1.641      ;
; 1.472 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[10]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.017      ; 1.641      ;
; 1.472 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[11]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.017      ; 1.641      ;
; 1.472 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[12]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.017      ; 1.641      ;
; 1.472 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[13]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.017      ; 1.641      ;
; 1.472 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[14]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.017      ; 1.641      ;
; 1.472 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[15]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.017      ; 1.641      ;
; 1.472 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[5]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.017      ; 1.641      ;
; 1.481 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.017      ; 1.650      ;
; 1.481 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.017      ; 1.650      ;
; 1.488 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.012      ; 1.652      ;
; 1.488 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.012      ; 1.652      ;
; 2.122 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 2.275      ;
; 2.178 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 2.318      ;
; 2.178 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 2.318      ;
; 2.178 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 2.318      ;
; 2.178 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 2.318      ;
; 2.178 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 2.318      ;
; 2.178 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 2.318      ;
; 2.178 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 2.318      ;
; 2.178 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 2.318      ;
; 2.178 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 2.318      ;
; 2.178 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 2.318      ;
; 2.178 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 2.318      ;
; 2.178 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 2.318      ;
; 2.178 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 2.318      ;
; 2.178 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 2.318      ;
; 2.178 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 2.318      ;
; 2.178 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 2.318      ;
; 2.442 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 2.588      ;
; 2.451 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 2.595      ;
; 2.495 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 2.641      ;
; 2.498 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.019     ; 2.631      ;
; 2.498 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.019     ; 2.631      ;
; 2.498 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.019     ; 2.631      ;
; 2.498 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.019     ; 2.631      ;
; 2.498 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.019     ; 2.631      ;
; 2.498 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.019     ; 2.631      ;
; 2.498 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.019     ; 2.631      ;
; 2.498 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.019     ; 2.631      ;
; 2.498 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.019     ; 2.631      ;
; 2.498 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.019     ; 2.631      ;
; 2.498 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.019     ; 2.631      ;
; 2.498 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.019     ; 2.631      ;
; 2.498 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.019     ; 2.631      ;
; 2.498 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.019     ; 2.631      ;
; 2.498 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.019     ; 2.631      ;
; 2.498 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.019     ; 2.631      ;
; 2.507 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.021     ; 2.638      ;
; 2.507 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.021     ; 2.638      ;
; 2.507 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.021     ; 2.638      ;
; 2.507 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.021     ; 2.638      ;
; 2.507 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.021     ; 2.638      ;
; 2.507 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.021     ; 2.638      ;
; 2.507 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.021     ; 2.638      ;
; 2.507 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.021     ; 2.638      ;
; 2.507 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.021     ; 2.638      ;
; 2.507 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.021     ; 2.638      ;
; 2.507 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.021     ; 2.638      ;
; 2.507 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.021     ; 2.638      ;
; 2.507 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.021     ; 2.638      ;
; 2.507 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.021     ; 2.638      ;
; 2.507 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.021     ; 2.638      ;
; 2.507 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.021     ; 2.638      ;
; 2.529 ; I2C_CCD_Config:u8|combo_cnt[4]           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 2.673      ;
; 2.537 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 2.681      ;
; 2.551 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.019     ; 2.684      ;
; 2.551 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.019     ; 2.684      ;
; 2.551 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.019     ; 2.684      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'                                                                                                                                          ;
+-------+------------------------------------------+---------------------------------------------------+--------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                           ; Launch Clock ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+---------------------------------------------------+--------------+---------------------------------+--------------+------------+------------+
; 1.239 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.226     ; 1.165      ;
; 1.239 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.226     ; 1.165      ;
; 1.239 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.226     ; 1.165      ;
; 1.239 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.226     ; 1.165      ;
; 1.239 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.226     ; 1.165      ;
; 1.239 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.226     ; 1.165      ;
; 1.239 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.226     ; 1.165      ;
; 1.325 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.226     ; 1.251      ;
; 1.325 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.226     ; 1.251      ;
; 1.325 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.226     ; 1.251      ;
; 1.325 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.226     ; 1.251      ;
; 1.325 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.226     ; 1.251      ;
; 1.409 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.222     ; 1.339      ;
; 1.412 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.225     ; 1.339      ;
; 1.412 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.225     ; 1.339      ;
; 1.412 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.225     ; 1.339      ;
; 1.421 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.227     ; 1.346      ;
; 1.421 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.227     ; 1.346      ;
; 1.421 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.227     ; 1.346      ;
; 1.421 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_GO                         ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.227     ; 1.346      ;
; 1.445 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.231     ; 1.366      ;
; 1.445 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.231     ; 1.366      ;
; 1.458 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.230     ; 1.380      ;
; 1.458 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.230     ; 1.380      ;
; 1.559 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.233     ; 1.478      ;
; 1.559 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.233     ; 1.478      ;
; 1.559 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.233     ; 1.478      ;
; 1.559 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.233     ; 1.478      ;
; 1.559 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.233     ; 1.478      ;
; 1.559 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.233     ; 1.478      ;
; 1.559 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.233     ; 1.478      ;
; 1.568 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.235     ; 1.485      ;
; 1.568 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.235     ; 1.485      ;
; 1.568 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.235     ; 1.485      ;
; 1.568 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.235     ; 1.485      ;
; 1.568 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.235     ; 1.485      ;
; 1.568 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.235     ; 1.485      ;
; 1.568 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.235     ; 1.485      ;
; 1.612 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.233     ; 1.531      ;
; 1.612 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.233     ; 1.531      ;
; 1.612 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.233     ; 1.531      ;
; 1.612 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.233     ; 1.531      ;
; 1.612 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.233     ; 1.531      ;
; 1.612 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.233     ; 1.531      ;
; 1.612 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.233     ; 1.531      ;
; 1.645 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.233     ; 1.564      ;
; 1.645 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.233     ; 1.564      ;
; 1.645 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.233     ; 1.564      ;
; 1.645 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.233     ; 1.564      ;
; 1.645 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.233     ; 1.564      ;
; 1.646 ; I2C_CCD_Config:u8|combo_cnt[4]           ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.235     ; 1.563      ;
; 1.646 ; I2C_CCD_Config:u8|combo_cnt[4]           ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.235     ; 1.563      ;
; 1.646 ; I2C_CCD_Config:u8|combo_cnt[4]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.235     ; 1.563      ;
; 1.646 ; I2C_CCD_Config:u8|combo_cnt[4]           ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.235     ; 1.563      ;
; 1.646 ; I2C_CCD_Config:u8|combo_cnt[4]           ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.235     ; 1.563      ;
; 1.646 ; I2C_CCD_Config:u8|combo_cnt[4]           ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.235     ; 1.563      ;
; 1.646 ; I2C_CCD_Config:u8|combo_cnt[4]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.235     ; 1.563      ;
; 1.654 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.235     ; 1.571      ;
; 1.654 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.235     ; 1.571      ;
; 1.654 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.235     ; 1.571      ;
; 1.654 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.235     ; 1.571      ;
; 1.654 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.235     ; 1.571      ;
; 1.654 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.235     ; 1.571      ;
; 1.654 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.235     ; 1.571      ;
; 1.654 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.235     ; 1.571      ;
; 1.654 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.235     ; 1.571      ;
; 1.654 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.235     ; 1.571      ;
; 1.654 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.235     ; 1.571      ;
; 1.654 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.235     ; 1.571      ;
; 1.681 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.233     ; 1.600      ;
; 1.681 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.233     ; 1.600      ;
; 1.681 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.233     ; 1.600      ;
; 1.681 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.233     ; 1.600      ;
; 1.681 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.233     ; 1.600      ;
; 1.681 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.233     ; 1.600      ;
; 1.681 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.233     ; 1.600      ;
; 1.681 ; I2C_CCD_Config:u8|combo_cnt[13]          ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.233     ; 1.600      ;
; 1.681 ; I2C_CCD_Config:u8|combo_cnt[13]          ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.233     ; 1.600      ;
; 1.681 ; I2C_CCD_Config:u8|combo_cnt[13]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.233     ; 1.600      ;
; 1.681 ; I2C_CCD_Config:u8|combo_cnt[13]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.233     ; 1.600      ;
; 1.681 ; I2C_CCD_Config:u8|combo_cnt[13]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.233     ; 1.600      ;
; 1.681 ; I2C_CCD_Config:u8|combo_cnt[13]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.233     ; 1.600      ;
; 1.681 ; I2C_CCD_Config:u8|combo_cnt[13]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.233     ; 1.600      ;
; 1.691 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.233     ; 1.610      ;
; 1.691 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.233     ; 1.610      ;
; 1.691 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.233     ; 1.610      ;
; 1.691 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.233     ; 1.610      ;
; 1.691 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.233     ; 1.610      ;
; 1.691 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.233     ; 1.610      ;
; 1.691 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.233     ; 1.610      ;
; 1.693 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.235     ; 1.610      ;
; 1.693 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.235     ; 1.610      ;
; 1.693 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.235     ; 1.610      ;
; 1.693 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.235     ; 1.610      ;
; 1.693 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.235     ; 1.610      ;
; 1.693 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.235     ; 1.610      ;
; 1.693 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.235     ; 1.610      ;
; 1.698 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.233     ; 1.617      ;
; 1.698 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.233     ; 1.617      ;
; 1.698 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.233     ; 1.617      ;
+-------+------------------------------------------+---------------------------------------------------+--------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'u6|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                  ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.050     ; 2.201      ;
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.050     ; 2.201      ;
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.050     ; 2.201      ;
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.050     ; 2.201      ;
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.050     ; 2.201      ;
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.051     ; 2.200      ;
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.051     ; 2.200      ;
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.050     ; 2.201      ;
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.050     ; 2.201      ;
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.051     ; 2.200      ;
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.051     ; 2.200      ;
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.050     ; 2.201      ;
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                          ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.050     ; 2.201      ;
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.050     ; 2.201      ;
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[1]                                           ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.071     ; 2.180      ;
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[0]                                           ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.071     ; 2.180      ;
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[2]                                           ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.050     ; 2.201      ;
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[3]                                           ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.057     ; 2.194      ;
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[9]                                           ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.051     ; 2.200      ;
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[8]                                           ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.051     ; 2.200      ;
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[6]                                           ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.050     ; 2.201      ;
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[7]                                           ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.064     ; 2.187      ;
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[5]                                           ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.071     ; 2.180      ;
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[4]                                           ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.071     ; 2.180      ;
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.050     ; 2.201      ;
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.050     ; 2.201      ;
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.050     ; 2.201      ;
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.050     ; 2.201      ;
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.063     ; 2.188      ;
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.064     ; 2.187      ;
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.064     ; 2.187      ;
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.064     ; 2.187      ;
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.063     ; 2.188      ;
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.064     ; 2.187      ;
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.059     ; 2.192      ;
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.059     ; 2.192      ;
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.058     ; 2.193      ;
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.054     ; 2.197      ;
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.058     ; 2.193      ;
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.055     ; 2.196      ;
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.058     ; 2.193      ;
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.057     ; 2.194      ;
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.058     ; 2.193      ;
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.058     ; 2.193      ;
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.058     ; 2.193      ;
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.058     ; 2.193      ;
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.058     ; 2.193      ;
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.055     ; 2.196      ;
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.057     ; 2.194      ;
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.057     ; 2.194      ;
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.058     ; 2.193      ;
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.058     ; 2.193      ;
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.055     ; 2.196      ;
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.058     ; 2.193      ;
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.058     ; 2.193      ;
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.059     ; 2.192      ;
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.060     ; 2.191      ;
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.060     ; 2.191      ;
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.058     ; 2.193      ;
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.058     ; 2.193      ;
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.058     ; 2.193      ;
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.058     ; 2.193      ;
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.060     ; 2.191      ;
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.058     ; 2.193      ;
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.060     ; 2.191      ;
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.060     ; 2.191      ;
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.060     ; 2.191      ;
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.060     ; 2.191      ;
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.060     ; 2.191      ;
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.060     ; 2.191      ;
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.059     ; 2.192      ;
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.060     ; 2.191      ;
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.060     ; 2.191      ;
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.060     ; 2.191      ;
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.060     ; 2.191      ;
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.060     ; 2.191      ;
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.060     ; 2.191      ;
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.060     ; 2.191      ;
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.060     ; 2.191      ;
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.060     ; 2.191      ;
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.060     ; 2.191      ;
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.060     ; 2.191      ;
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.060     ; 2.191      ;
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.060     ; 2.191      ;
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.060     ; 2.191      ;
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                               ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.058     ; 2.193      ;
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0]                               ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.058     ; 2.193      ;
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1]                               ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.058     ; 2.193      ;
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1]                               ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.058     ; 2.193      ;
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[2]                               ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.058     ; 2.193      ;
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[2]                               ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.058     ; 2.193      ;
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[3]                               ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.058     ; 2.193      ;
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[3]                               ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.058     ; 2.193      ;
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[4]                               ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.058     ; 2.193      ;
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[4]                               ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.058     ; 2.193      ;
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[5]                               ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.058     ; 2.193      ;
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[5]                               ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.058     ; 2.193      ;
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[6]                               ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.058     ; 2.193      ;
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[6]                               ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.058     ; 2.193      ;
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[7]                               ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.058     ; 2.193      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'GPIO_1[0]'                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg       ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg       ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg8 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg8 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg6  ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'rClk[0]'                                                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg8 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg8 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg8 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg8 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0]                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0]                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1]                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1]                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2]                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2]                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3]                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3]                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4]                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4]                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5]                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5]                            ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'                                                                                            ;
+--------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                            ;
+--------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[0]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[0]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[10]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[10]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[11]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[11]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[12]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[12]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[13]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[13]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[14]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[14]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[15]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[15]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[16]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[16]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[17]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[17]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[18]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[18]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[19]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[19]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[1]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[1]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[20]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[20]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[21]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[21]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[22]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[22]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[23]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[23]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[2]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[2]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[3]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[3]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[4]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[4]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[5]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[5]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[6]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[6]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[7]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[7]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[8]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[8]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[9]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[9]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|mI2C_DATA[0]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|mI2C_DATA[0]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|mI2C_DATA[10]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|mI2C_DATA[10]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|mI2C_DATA[11]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|mI2C_DATA[11]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|mI2C_DATA[12]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|mI2C_DATA[12]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|mI2C_DATA[13]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|mI2C_DATA[13]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|mI2C_DATA[14]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|mI2C_DATA[14]                   ;
+--------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'u6|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+--------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+--------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg0 ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg0 ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg1 ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg1 ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg2 ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg2 ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg3 ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg3 ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg4 ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg4 ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg5 ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg5 ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg6 ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg6 ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg7 ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg7 ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg8 ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg8 ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg0  ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg0  ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg1  ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg1  ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg2  ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg2  ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg3  ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg3  ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg4  ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg4  ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg5  ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg5  ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg6  ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg6  ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg7  ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg7  ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_we_reg       ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_we_reg       ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg0 ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg0 ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg1 ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg1 ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg2 ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg2 ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg3 ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg3 ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg4 ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg4 ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg5 ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg5 ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg6 ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg6 ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg7 ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg7 ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg8 ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg8 ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg0  ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg0  ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg1  ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg1  ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg2  ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg2  ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg3  ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg3  ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_we_reg       ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_we_reg       ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                          ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                          ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10]                         ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10]                         ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11]                         ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11]                         ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12]                         ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12]                         ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13]                         ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13]                         ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14]                         ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14]                         ;
+-------+--------------+----------------+------------------+--------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                  ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                   ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------+
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[0]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[0]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[10]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[10]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[11]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[11]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[12]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[12]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[13]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[13]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[14]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[14]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[15]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[15]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[16]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[16]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[17]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[17]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[18]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[18]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[19]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[19]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[1]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[1]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[20]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[20]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[21]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[21]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[22]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[22]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[23]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[23]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[24]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[24]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[2]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[2]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[3]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[3]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[4]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[4]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[5]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[5]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[6]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[6]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[7]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[7]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[8]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[8]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[9]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[9]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[10]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[10]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[11]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[11]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[12]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[12]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[13]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[13]    ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                     ;
+--------------+---------------------------------+--------+--------+------------+---------------------------------+
; Data Port    ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+--------------+---------------------------------+--------+--------+------------+---------------------------------+
; KEY[*]       ; CLOCK_50                        ; 2.517  ; 2.517  ; Rise       ; CLOCK_50                        ;
;  KEY[1]      ; CLOCK_50                        ; 2.517  ; 2.517  ; Rise       ; CLOCK_50                        ;
; SW[*]        ; CLOCK_50                        ; 0.378  ; 0.378  ; Rise       ; CLOCK_50                        ;
;  SW[9]       ; CLOCK_50                        ; 0.378  ; 0.378  ; Rise       ; CLOCK_50                        ;
; GPIO_1[*]    ; GPIO_1[0]                       ; -0.657 ; -0.657 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[1]   ; GPIO_1[0]                       ; -0.760 ; -0.760 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[3]   ; GPIO_1[0]                       ; -0.833 ; -0.833 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[4]   ; GPIO_1[0]                       ; -0.736 ; -0.736 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[5]   ; GPIO_1[0]                       ; -0.802 ; -0.802 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[6]   ; GPIO_1[0]                       ; -0.823 ; -0.823 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[7]   ; GPIO_1[0]                       ; -0.783 ; -0.783 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[8]   ; GPIO_1[0]                       ; -0.657 ; -0.657 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[9]   ; GPIO_1[0]                       ; -0.736 ; -0.736 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[10]  ; GPIO_1[0]                       ; -0.833 ; -0.833 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[11]  ; GPIO_1[0]                       ; -0.726 ; -0.726 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[12]  ; GPIO_1[0]                       ; -0.833 ; -0.833 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[13]  ; GPIO_1[0]                       ; -0.802 ; -0.802 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[21]  ; GPIO_1[0]                       ; -0.883 ; -0.883 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[22]  ; GPIO_1[0]                       ; -0.847 ; -0.847 ; Rise       ; GPIO_1[0]                       ;
; KEY[*]       ; GPIO_1[0]                       ; 2.515  ; 2.515  ; Rise       ; GPIO_1[0]                       ;
;  KEY[2]      ; GPIO_1[0]                       ; 2.515  ; 2.515  ; Rise       ; GPIO_1[0]                       ;
;  KEY[3]      ; GPIO_1[0]                       ; 2.398  ; 2.398  ; Rise       ; GPIO_1[0]                       ;
; SW[*]        ; GPIO_1[0]                       ; 0.876  ; 0.876  ; Fall       ; GPIO_1[0]                       ;
;  SW[0]       ; GPIO_1[0]                       ; 0.860  ; 0.860  ; Fall       ; GPIO_1[0]                       ;
;  SW[1]       ; GPIO_1[0]                       ; 0.876  ; 0.876  ; Fall       ; GPIO_1[0]                       ;
; GPIO_1[*]    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 3.048  ; 3.048  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  GPIO_1[23]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 3.048  ; 3.048  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
; SW[*]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.451  ; 0.451  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  SW[8]       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.451  ; 0.451  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
; DRAM_DQ[*]   ; CLOCK_50                        ; 4.228  ; 4.228  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[6]  ; CLOCK_50                        ; 4.089  ; 4.089  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[7]  ; CLOCK_50                        ; 4.228  ; 4.228  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[8]  ; CLOCK_50                        ; 3.684  ; 3.684  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[9]  ; CLOCK_50                        ; 3.833  ; 3.833  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[11] ; CLOCK_50                        ; 3.940  ; 3.940  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[12] ; CLOCK_50                        ; 3.981  ; 3.981  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[13] ; CLOCK_50                        ; 4.112  ; 4.112  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[14] ; CLOCK_50                        ; 3.962  ; 3.962  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
+--------------+---------------------------------+--------+--------+------------+---------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                      ;
+--------------+---------------------------------+--------+--------+------------+---------------------------------+
; Data Port    ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+--------------+---------------------------------+--------+--------+------------+---------------------------------+
; KEY[*]       ; CLOCK_50                        ; -1.879 ; -1.879 ; Rise       ; CLOCK_50                        ;
;  KEY[1]      ; CLOCK_50                        ; -1.879 ; -1.879 ; Rise       ; CLOCK_50                        ;
; SW[*]        ; CLOCK_50                        ; 0.600  ; 0.600  ; Rise       ; CLOCK_50                        ;
;  SW[9]       ; CLOCK_50                        ; 0.600  ; 0.600  ; Rise       ; CLOCK_50                        ;
; GPIO_1[*]    ; GPIO_1[0]                       ; 0.969  ; 0.969  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[1]   ; GPIO_1[0]                       ; 0.861  ; 0.861  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[3]   ; GPIO_1[0]                       ; 0.934  ; 0.934  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[4]   ; GPIO_1[0]                       ; 0.837  ; 0.837  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[5]   ; GPIO_1[0]                       ; 0.903  ; 0.903  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[6]   ; GPIO_1[0]                       ; 0.924  ; 0.924  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[7]   ; GPIO_1[0]                       ; 0.884  ; 0.884  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[8]   ; GPIO_1[0]                       ; 0.758  ; 0.758  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[9]   ; GPIO_1[0]                       ; 0.837  ; 0.837  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[10]  ; GPIO_1[0]                       ; 0.934  ; 0.934  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[11]  ; GPIO_1[0]                       ; 0.827  ; 0.827  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[12]  ; GPIO_1[0]                       ; 0.934  ; 0.934  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[13]  ; GPIO_1[0]                       ; 0.903  ; 0.903  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[21]  ; GPIO_1[0]                       ; 0.969  ; 0.969  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[22]  ; GPIO_1[0]                       ; 0.933  ; 0.933  ; Rise       ; GPIO_1[0]                       ;
; KEY[*]       ; GPIO_1[0]                       ; -2.278 ; -2.278 ; Rise       ; GPIO_1[0]                       ;
;  KEY[2]      ; GPIO_1[0]                       ; -2.395 ; -2.395 ; Rise       ; GPIO_1[0]                       ;
;  KEY[3]      ; GPIO_1[0]                       ; -2.278 ; -2.278 ; Rise       ; GPIO_1[0]                       ;
; SW[*]        ; GPIO_1[0]                       ; 0.118  ; 0.118  ; Fall       ; GPIO_1[0]                       ;
;  SW[0]       ; GPIO_1[0]                       ; 0.118  ; 0.118  ; Fall       ; GPIO_1[0]                       ;
;  SW[1]       ; GPIO_1[0]                       ; 0.040  ; 0.040  ; Fall       ; GPIO_1[0]                       ;
; GPIO_1[*]    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; -2.569 ; -2.569 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  GPIO_1[23]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; -2.569 ; -2.569 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
; SW[*]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.419  ; 0.419  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  SW[8]       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.419  ; 0.419  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
; DRAM_DQ[*]   ; CLOCK_50                        ; -3.564 ; -3.564 ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[6]  ; CLOCK_50                        ; -3.969 ; -3.969 ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[7]  ; CLOCK_50                        ; -4.108 ; -4.108 ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[8]  ; CLOCK_50                        ; -3.564 ; -3.564 ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[9]  ; CLOCK_50                        ; -3.713 ; -3.713 ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[11] ; CLOCK_50                        ; -3.820 ; -3.820 ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[12] ; CLOCK_50                        ; -3.861 ; -3.861 ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[13] ; CLOCK_50                        ; -3.992 ; -3.992 ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[14] ; CLOCK_50                        ; -3.842 ; -3.842 ; Rise       ; u6|altpll_component|pll|clk[0]  ;
+--------------+---------------------------------+--------+--------+------------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                             ;
+----------------+---------------------------------+--------+--------+------------+---------------------------------+
; Data Port      ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+----------------+---------------------------------+--------+--------+------------+---------------------------------+
; GPIO_1[*]      ; CLOCK_50                        ; 4.933  ; 4.933  ; Rise       ; CLOCK_50                        ;
;  GPIO_1[17]    ; CLOCK_50                        ; 4.933  ; 4.933  ; Rise       ; CLOCK_50                        ;
; HEX0[*]        ; GPIO_1[0]                       ; 5.154  ; 5.154  ; Rise       ; GPIO_1[0]                       ;
;  HEX0[0]       ; GPIO_1[0]                       ; 4.972  ; 4.972  ; Rise       ; GPIO_1[0]                       ;
;  HEX0[1]       ; GPIO_1[0]                       ; 5.007  ; 5.007  ; Rise       ; GPIO_1[0]                       ;
;  HEX0[2]       ; GPIO_1[0]                       ; 5.035  ; 5.035  ; Rise       ; GPIO_1[0]                       ;
;  HEX0[3]       ; GPIO_1[0]                       ; 5.154  ; 5.154  ; Rise       ; GPIO_1[0]                       ;
;  HEX0[4]       ; GPIO_1[0]                       ; 5.037  ; 5.037  ; Rise       ; GPIO_1[0]                       ;
;  HEX0[5]       ; GPIO_1[0]                       ; 5.041  ; 5.041  ; Rise       ; GPIO_1[0]                       ;
;  HEX0[6]       ; GPIO_1[0]                       ; 5.042  ; 5.042  ; Rise       ; GPIO_1[0]                       ;
; HEX1[*]        ; GPIO_1[0]                       ; 5.032  ; 5.032  ; Rise       ; GPIO_1[0]                       ;
;  HEX1[0]       ; GPIO_1[0]                       ; 5.027  ; 5.027  ; Rise       ; GPIO_1[0]                       ;
;  HEX1[1]       ; GPIO_1[0]                       ; 4.869  ; 4.869  ; Rise       ; GPIO_1[0]                       ;
;  HEX1[2]       ; GPIO_1[0]                       ; 4.874  ; 4.874  ; Rise       ; GPIO_1[0]                       ;
;  HEX1[3]       ; GPIO_1[0]                       ; 4.874  ; 4.874  ; Rise       ; GPIO_1[0]                       ;
;  HEX1[4]       ; GPIO_1[0]                       ; 4.887  ; 4.887  ; Rise       ; GPIO_1[0]                       ;
;  HEX1[5]       ; GPIO_1[0]                       ; 5.032  ; 5.032  ; Rise       ; GPIO_1[0]                       ;
;  HEX1[6]       ; GPIO_1[0]                       ; 4.984  ; 4.984  ; Rise       ; GPIO_1[0]                       ;
; HEX2[*]        ; GPIO_1[0]                       ; 4.990  ; 4.990  ; Rise       ; GPIO_1[0]                       ;
;  HEX2[0]       ; GPIO_1[0]                       ; 4.912  ; 4.912  ; Rise       ; GPIO_1[0]                       ;
;  HEX2[1]       ; GPIO_1[0]                       ; 4.837  ; 4.837  ; Rise       ; GPIO_1[0]                       ;
;  HEX2[2]       ; GPIO_1[0]                       ; 4.884  ; 4.884  ; Rise       ; GPIO_1[0]                       ;
;  HEX2[3]       ; GPIO_1[0]                       ; 4.877  ; 4.877  ; Rise       ; GPIO_1[0]                       ;
;  HEX2[4]       ; GPIO_1[0]                       ; 4.930  ; 4.930  ; Rise       ; GPIO_1[0]                       ;
;  HEX2[5]       ; GPIO_1[0]                       ; 4.970  ; 4.970  ; Rise       ; GPIO_1[0]                       ;
;  HEX2[6]       ; GPIO_1[0]                       ; 4.990  ; 4.990  ; Rise       ; GPIO_1[0]                       ;
; HEX3[*]        ; GPIO_1[0]                       ; 5.199  ; 5.199  ; Rise       ; GPIO_1[0]                       ;
;  HEX3[0]       ; GPIO_1[0]                       ; 4.920  ; 4.920  ; Rise       ; GPIO_1[0]                       ;
;  HEX3[1]       ; GPIO_1[0]                       ; 5.199  ; 5.199  ; Rise       ; GPIO_1[0]                       ;
;  HEX3[2]       ; GPIO_1[0]                       ; 5.064  ; 5.064  ; Rise       ; GPIO_1[0]                       ;
;  HEX3[3]       ; GPIO_1[0]                       ; 5.195  ; 5.195  ; Rise       ; GPIO_1[0]                       ;
;  HEX3[4]       ; GPIO_1[0]                       ; 5.061  ; 5.061  ; Rise       ; GPIO_1[0]                       ;
;  HEX3[5]       ; GPIO_1[0]                       ; 5.057  ; 5.057  ; Rise       ; GPIO_1[0]                       ;
;  HEX3[6]       ; GPIO_1[0]                       ; 5.060  ; 5.060  ; Rise       ; GPIO_1[0]                       ;
; LEDG[*]        ; GPIO_1[0]                       ; 4.913  ; 4.913  ; Rise       ; GPIO_1[0]                       ;
;  LEDG[0]       ; GPIO_1[0]                       ; 4.802  ; 4.802  ; Rise       ; GPIO_1[0]                       ;
;  LEDG[1]       ; GPIO_1[0]                       ; 4.642  ; 4.642  ; Rise       ; GPIO_1[0]                       ;
;  LEDG[2]       ; GPIO_1[0]                       ; 4.810  ; 4.810  ; Rise       ; GPIO_1[0]                       ;
;  LEDG[3]       ; GPIO_1[0]                       ; 4.849  ; 4.849  ; Rise       ; GPIO_1[0]                       ;
;  LEDG[4]       ; GPIO_1[0]                       ; 4.898  ; 4.898  ; Rise       ; GPIO_1[0]                       ;
;  LEDG[5]       ; GPIO_1[0]                       ; 4.913  ; 4.913  ; Rise       ; GPIO_1[0]                       ;
;  LEDG[6]       ; GPIO_1[0]                       ; 4.878  ; 4.878  ; Rise       ; GPIO_1[0]                       ;
;  LEDG[7]       ; GPIO_1[0]                       ; 4.885  ; 4.885  ; Rise       ; GPIO_1[0]                       ;
; GPIO_1[*]      ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 5.727  ; 5.727  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  GPIO_1[23]    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 4.360  ; 4.360  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  GPIO_1[24]    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 5.727  ; 5.727  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
; GPIO_1[*]      ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 4.174  ;        ; Fall       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  GPIO_1[24]    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 4.174  ;        ; Fall       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
; GPIO_1[*]      ; rClk[0]                         ; 2.520  ;        ; Rise       ; rClk[0]                         ;
;  GPIO_1[16]    ; rClk[0]                         ; 2.520  ;        ; Rise       ; rClk[0]                         ;
; VGA_B[*]       ; rClk[0]                         ; 5.755  ; 5.755  ; Rise       ; rClk[0]                         ;
;  VGA_B[0]      ; rClk[0]                         ; 5.537  ; 5.537  ; Rise       ; rClk[0]                         ;
;  VGA_B[1]      ; rClk[0]                         ; 5.755  ; 5.755  ; Rise       ; rClk[0]                         ;
;  VGA_B[2]      ; rClk[0]                         ; 5.677  ; 5.677  ; Rise       ; rClk[0]                         ;
;  VGA_B[3]      ; rClk[0]                         ; 5.612  ; 5.612  ; Rise       ; rClk[0]                         ;
; VGA_G[*]       ; rClk[0]                         ; 5.652  ; 5.652  ; Rise       ; rClk[0]                         ;
;  VGA_G[0]      ; rClk[0]                         ; 5.336  ; 5.336  ; Rise       ; rClk[0]                         ;
;  VGA_G[1]      ; rClk[0]                         ; 5.303  ; 5.303  ; Rise       ; rClk[0]                         ;
;  VGA_G[2]      ; rClk[0]                         ; 5.538  ; 5.538  ; Rise       ; rClk[0]                         ;
;  VGA_G[3]      ; rClk[0]                         ; 5.652  ; 5.652  ; Rise       ; rClk[0]                         ;
; VGA_HS         ; rClk[0]                         ; 3.876  ; 3.876  ; Rise       ; rClk[0]                         ;
; VGA_R[*]       ; rClk[0]                         ; 5.436  ; 5.436  ; Rise       ; rClk[0]                         ;
;  VGA_R[0]      ; rClk[0]                         ; 5.269  ; 5.269  ; Rise       ; rClk[0]                         ;
;  VGA_R[1]      ; rClk[0]                         ; 5.412  ; 5.412  ; Rise       ; rClk[0]                         ;
;  VGA_R[2]      ; rClk[0]                         ; 5.436  ; 5.436  ; Rise       ; rClk[0]                         ;
;  VGA_R[3]      ; rClk[0]                         ; 5.405  ; 5.405  ; Rise       ; rClk[0]                         ;
; VGA_VS         ; rClk[0]                         ; 3.930  ; 3.930  ; Rise       ; rClk[0]                         ;
; GPIO_1[*]      ; rClk[0]                         ;        ; 2.520  ; Fall       ; rClk[0]                         ;
;  GPIO_1[16]    ; rClk[0]                         ;        ; 2.520  ; Fall       ; rClk[0]                         ;
; VGA_B[*]       ; rClk[0]                         ; 4.402  ; 4.402  ; Fall       ; rClk[0]                         ;
;  VGA_B[0]      ; rClk[0]                         ; 4.280  ; 4.280  ; Fall       ; rClk[0]                         ;
;  VGA_B[1]      ; rClk[0]                         ; 4.402  ; 4.402  ; Fall       ; rClk[0]                         ;
;  VGA_B[2]      ; rClk[0]                         ; 4.321  ; 4.321  ; Fall       ; rClk[0]                         ;
;  VGA_B[3]      ; rClk[0]                         ; 4.258  ; 4.258  ; Fall       ; rClk[0]                         ;
; VGA_G[*]       ; rClk[0]                         ; 4.260  ; 4.260  ; Fall       ; rClk[0]                         ;
;  VGA_G[0]      ; rClk[0]                         ; 4.203  ; 4.203  ; Fall       ; rClk[0]                         ;
;  VGA_G[1]      ; rClk[0]                         ; 4.260  ; 4.260  ; Fall       ; rClk[0]                         ;
;  VGA_G[2]      ; rClk[0]                         ; 4.189  ; 4.189  ; Fall       ; rClk[0]                         ;
;  VGA_G[3]      ; rClk[0]                         ; 4.248  ; 4.248  ; Fall       ; rClk[0]                         ;
; VGA_R[*]       ; rClk[0]                         ; 4.403  ; 4.403  ; Fall       ; rClk[0]                         ;
;  VGA_R[0]      ; rClk[0]                         ; 4.284  ; 4.284  ; Fall       ; rClk[0]                         ;
;  VGA_R[1]      ; rClk[0]                         ; 4.373  ; 4.373  ; Fall       ; rClk[0]                         ;
;  VGA_R[2]      ; rClk[0]                         ; 4.403  ; 4.403  ; Fall       ; rClk[0]                         ;
;  VGA_R[3]      ; rClk[0]                         ; 4.368  ; 4.368  ; Fall       ; rClk[0]                         ;
; DRAM_ADDR[*]   ; CLOCK_50                        ; 2.477  ; 2.477  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[0]  ; CLOCK_50                        ; 2.477  ; 2.477  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[1]  ; CLOCK_50                        ; 2.457  ; 2.457  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[2]  ; CLOCK_50                        ; 2.400  ; 2.400  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[3]  ; CLOCK_50                        ; 2.283  ; 2.283  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[4]  ; CLOCK_50                        ; 2.293  ; 2.293  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[5]  ; CLOCK_50                        ; 2.315  ; 2.315  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[6]  ; CLOCK_50                        ; 2.094  ; 2.094  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[7]  ; CLOCK_50                        ; 2.157  ; 2.157  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[8]  ; CLOCK_50                        ; 2.154  ; 2.154  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[9]  ; CLOCK_50                        ; 2.024  ; 2.024  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[10] ; CLOCK_50                        ; 2.340  ; 2.340  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[11] ; CLOCK_50                        ; 1.998  ; 1.998  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_BA_0      ; CLOCK_50                        ; 2.206  ; 2.206  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_BA_1      ; CLOCK_50                        ; 2.408  ; 2.408  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_CAS_N     ; CLOCK_50                        ; 2.279  ; 2.279  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_CS_N      ; CLOCK_50                        ; 2.123  ; 2.123  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_DQ[*]     ; CLOCK_50                        ; 3.399  ; 3.399  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[0]    ; CLOCK_50                        ; 3.211  ; 3.211  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[1]    ; CLOCK_50                        ; 3.253  ; 3.253  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[2]    ; CLOCK_50                        ; 3.310  ; 3.310  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[3]    ; CLOCK_50                        ; 3.122  ; 3.122  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[4]    ; CLOCK_50                        ; 3.336  ; 3.336  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[5]    ; CLOCK_50                        ; 3.198  ; 3.198  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[6]    ; CLOCK_50                        ; 2.925  ; 2.925  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[7]    ; CLOCK_50                        ; 3.399  ; 3.399  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[8]    ; CLOCK_50                        ; 3.031  ; 3.031  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[9]    ; CLOCK_50                        ; 3.048  ; 3.048  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[10]   ; CLOCK_50                        ; 3.084  ; 3.084  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[11]   ; CLOCK_50                        ; 2.865  ; 2.865  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[12]   ; CLOCK_50                        ; 3.065  ; 3.065  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[13]   ; CLOCK_50                        ; 3.278  ; 3.278  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[14]   ; CLOCK_50                        ; 3.177  ; 3.177  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[15]   ; CLOCK_50                        ; 3.274  ; 3.274  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_LDQM      ; CLOCK_50                        ; 2.175  ; 2.175  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_RAS_N     ; CLOCK_50                        ; 2.159  ; 2.159  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_UDQM      ; CLOCK_50                        ; 2.189  ; 2.189  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_WE_N      ; CLOCK_50                        ; 2.175  ; 2.175  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_CLK       ; CLOCK_50                        ; -3.119 ;        ; Rise       ; u6|altpll_component|pll|clk[1]  ;
; DRAM_CLK       ; CLOCK_50                        ;        ; -3.119 ; Fall       ; u6|altpll_component|pll|clk[1]  ;
+----------------+---------------------------------+--------+--------+------------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                     ;
+----------------+---------------------------------+--------+--------+------------+---------------------------------+
; Data Port      ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+----------------+---------------------------------+--------+--------+------------+---------------------------------+
; GPIO_1[*]      ; CLOCK_50                        ; 4.933  ; 4.933  ; Rise       ; CLOCK_50                        ;
;  GPIO_1[17]    ; CLOCK_50                        ; 4.933  ; 4.933  ; Rise       ; CLOCK_50                        ;
; HEX0[*]        ; GPIO_1[0]                       ; 4.818  ; 4.818  ; Rise       ; GPIO_1[0]                       ;
;  HEX0[0]       ; GPIO_1[0]                       ; 4.888  ; 4.888  ; Rise       ; GPIO_1[0]                       ;
;  HEX0[1]       ; GPIO_1[0]                       ; 4.920  ; 4.920  ; Rise       ; GPIO_1[0]                       ;
;  HEX0[2]       ; GPIO_1[0]                       ; 4.818  ; 4.818  ; Rise       ; GPIO_1[0]                       ;
;  HEX0[3]       ; GPIO_1[0]                       ; 4.939  ; 4.939  ; Rise       ; GPIO_1[0]                       ;
;  HEX0[4]       ; GPIO_1[0]                       ; 4.825  ; 4.825  ; Rise       ; GPIO_1[0]                       ;
;  HEX0[5]       ; GPIO_1[0]                       ; 4.818  ; 4.818  ; Rise       ; GPIO_1[0]                       ;
;  HEX0[6]       ; GPIO_1[0]                       ; 4.823  ; 4.823  ; Rise       ; GPIO_1[0]                       ;
; HEX1[*]        ; GPIO_1[0]                       ; 4.733  ; 4.733  ; Rise       ; GPIO_1[0]                       ;
;  HEX1[0]       ; GPIO_1[0]                       ; 4.902  ; 4.902  ; Rise       ; GPIO_1[0]                       ;
;  HEX1[1]       ; GPIO_1[0]                       ; 4.736  ; 4.736  ; Rise       ; GPIO_1[0]                       ;
;  HEX1[2]       ; GPIO_1[0]                       ; 4.733  ; 4.733  ; Rise       ; GPIO_1[0]                       ;
;  HEX1[3]       ; GPIO_1[0]                       ; 4.746  ; 4.746  ; Rise       ; GPIO_1[0]                       ;
;  HEX1[4]       ; GPIO_1[0]                       ; 4.755  ; 4.755  ; Rise       ; GPIO_1[0]                       ;
;  HEX1[5]       ; GPIO_1[0]                       ; 4.906  ; 4.906  ; Rise       ; GPIO_1[0]                       ;
;  HEX1[6]       ; GPIO_1[0]                       ; 4.846  ; 4.846  ; Rise       ; GPIO_1[0]                       ;
; HEX2[*]        ; GPIO_1[0]                       ; 4.724  ; 4.724  ; Rise       ; GPIO_1[0]                       ;
;  HEX2[0]       ; GPIO_1[0]                       ; 4.793  ; 4.793  ; Rise       ; GPIO_1[0]                       ;
;  HEX2[1]       ; GPIO_1[0]                       ; 4.724  ; 4.724  ; Rise       ; GPIO_1[0]                       ;
;  HEX2[2]       ; GPIO_1[0]                       ; 4.764  ; 4.764  ; Rise       ; GPIO_1[0]                       ;
;  HEX2[3]       ; GPIO_1[0]                       ; 4.768  ; 4.768  ; Rise       ; GPIO_1[0]                       ;
;  HEX2[4]       ; GPIO_1[0]                       ; 4.823  ; 4.823  ; Rise       ; GPIO_1[0]                       ;
;  HEX2[5]       ; GPIO_1[0]                       ; 4.854  ; 4.854  ; Rise       ; GPIO_1[0]                       ;
;  HEX2[6]       ; GPIO_1[0]                       ; 4.883  ; 4.883  ; Rise       ; GPIO_1[0]                       ;
; HEX3[*]        ; GPIO_1[0]                       ; 4.729  ; 4.729  ; Rise       ; GPIO_1[0]                       ;
;  HEX3[0]       ; GPIO_1[0]                       ; 4.729  ; 4.729  ; Rise       ; GPIO_1[0]                       ;
;  HEX3[1]       ; GPIO_1[0]                       ; 5.003  ; 5.003  ; Rise       ; GPIO_1[0]                       ;
;  HEX3[2]       ; GPIO_1[0]                       ; 4.877  ; 4.877  ; Rise       ; GPIO_1[0]                       ;
;  HEX3[3]       ; GPIO_1[0]                       ; 5.000  ; 5.000  ; Rise       ; GPIO_1[0]                       ;
;  HEX3[4]       ; GPIO_1[0]                       ; 4.867  ; 4.867  ; Rise       ; GPIO_1[0]                       ;
;  HEX3[5]       ; GPIO_1[0]                       ; 4.871  ; 4.871  ; Rise       ; GPIO_1[0]                       ;
;  HEX3[6]       ; GPIO_1[0]                       ; 4.879  ; 4.879  ; Rise       ; GPIO_1[0]                       ;
; LEDG[*]        ; GPIO_1[0]                       ; 4.642  ; 4.642  ; Rise       ; GPIO_1[0]                       ;
;  LEDG[0]       ; GPIO_1[0]                       ; 4.802  ; 4.802  ; Rise       ; GPIO_1[0]                       ;
;  LEDG[1]       ; GPIO_1[0]                       ; 4.642  ; 4.642  ; Rise       ; GPIO_1[0]                       ;
;  LEDG[2]       ; GPIO_1[0]                       ; 4.810  ; 4.810  ; Rise       ; GPIO_1[0]                       ;
;  LEDG[3]       ; GPIO_1[0]                       ; 4.849  ; 4.849  ; Rise       ; GPIO_1[0]                       ;
;  LEDG[4]       ; GPIO_1[0]                       ; 4.898  ; 4.898  ; Rise       ; GPIO_1[0]                       ;
;  LEDG[5]       ; GPIO_1[0]                       ; 4.913  ; 4.913  ; Rise       ; GPIO_1[0]                       ;
;  LEDG[6]       ; GPIO_1[0]                       ; 4.878  ; 4.878  ; Rise       ; GPIO_1[0]                       ;
;  LEDG[7]       ; GPIO_1[0]                       ; 4.885  ; 4.885  ; Rise       ; GPIO_1[0]                       ;
; GPIO_1[*]      ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 4.360  ; 4.174  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  GPIO_1[23]    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 4.360  ; 4.360  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  GPIO_1[24]    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 4.960  ; 4.174  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
; GPIO_1[*]      ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 4.174  ;        ; Fall       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  GPIO_1[24]    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 4.174  ;        ; Fall       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
; GPIO_1[*]      ; rClk[0]                         ; 2.520  ;        ; Rise       ; rClk[0]                         ;
;  GPIO_1[16]    ; rClk[0]                         ; 2.520  ;        ; Rise       ; rClk[0]                         ;
; VGA_B[*]       ; rClk[0]                         ; 4.877  ; 4.877  ; Rise       ; rClk[0]                         ;
;  VGA_B[0]      ; rClk[0]                         ; 4.877  ; 4.877  ; Rise       ; rClk[0]                         ;
;  VGA_B[1]      ; rClk[0]                         ; 5.079  ; 5.079  ; Rise       ; rClk[0]                         ;
;  VGA_B[2]      ; rClk[0]                         ; 4.996  ; 4.996  ; Rise       ; rClk[0]                         ;
;  VGA_B[3]      ; rClk[0]                         ; 4.931  ; 4.931  ; Rise       ; rClk[0]                         ;
; VGA_G[*]       ; rClk[0]                         ; 4.671  ; 4.671  ; Rise       ; rClk[0]                         ;
;  VGA_G[0]      ; rClk[0]                         ; 4.700  ; 4.700  ; Rise       ; rClk[0]                         ;
;  VGA_G[1]      ; rClk[0]                         ; 4.671  ; 4.671  ; Rise       ; rClk[0]                         ;
;  VGA_G[2]      ; rClk[0]                         ; 4.863  ; 4.863  ; Rise       ; rClk[0]                         ;
;  VGA_G[3]      ; rClk[0]                         ; 4.977  ; 4.977  ; Rise       ; rClk[0]                         ;
; VGA_HS         ; rClk[0]                         ; 3.876  ; 3.876  ; Rise       ; rClk[0]                         ;
; VGA_R[*]       ; rClk[0]                         ; 4.646  ; 4.646  ; Rise       ; rClk[0]                         ;
;  VGA_R[0]      ; rClk[0]                         ; 4.646  ; 4.646  ; Rise       ; rClk[0]                         ;
;  VGA_R[1]      ; rClk[0]                         ; 4.822  ; 4.822  ; Rise       ; rClk[0]                         ;
;  VGA_R[2]      ; rClk[0]                         ; 4.846  ; 4.846  ; Rise       ; rClk[0]                         ;
;  VGA_R[3]      ; rClk[0]                         ; 4.813  ; 4.813  ; Rise       ; rClk[0]                         ;
; VGA_VS         ; rClk[0]                         ; 3.930  ; 3.930  ; Rise       ; rClk[0]                         ;
; GPIO_1[*]      ; rClk[0]                         ;        ; 2.520  ; Fall       ; rClk[0]                         ;
;  GPIO_1[16]    ; rClk[0]                         ;        ; 2.520  ; Fall       ; rClk[0]                         ;
; VGA_B[*]       ; rClk[0]                         ; 4.258  ; 4.258  ; Fall       ; rClk[0]                         ;
;  VGA_B[0]      ; rClk[0]                         ; 4.280  ; 4.280  ; Fall       ; rClk[0]                         ;
;  VGA_B[1]      ; rClk[0]                         ; 4.402  ; 4.402  ; Fall       ; rClk[0]                         ;
;  VGA_B[2]      ; rClk[0]                         ; 4.321  ; 4.321  ; Fall       ; rClk[0]                         ;
;  VGA_B[3]      ; rClk[0]                         ; 4.258  ; 4.258  ; Fall       ; rClk[0]                         ;
; VGA_G[*]       ; rClk[0]                         ; 4.189  ; 4.189  ; Fall       ; rClk[0]                         ;
;  VGA_G[0]      ; rClk[0]                         ; 4.203  ; 4.203  ; Fall       ; rClk[0]                         ;
;  VGA_G[1]      ; rClk[0]                         ; 4.260  ; 4.260  ; Fall       ; rClk[0]                         ;
;  VGA_G[2]      ; rClk[0]                         ; 4.189  ; 4.189  ; Fall       ; rClk[0]                         ;
;  VGA_G[3]      ; rClk[0]                         ; 4.248  ; 4.248  ; Fall       ; rClk[0]                         ;
; VGA_R[*]       ; rClk[0]                         ; 4.284  ; 4.284  ; Fall       ; rClk[0]                         ;
;  VGA_R[0]      ; rClk[0]                         ; 4.284  ; 4.284  ; Fall       ; rClk[0]                         ;
;  VGA_R[1]      ; rClk[0]                         ; 4.373  ; 4.373  ; Fall       ; rClk[0]                         ;
;  VGA_R[2]      ; rClk[0]                         ; 4.403  ; 4.403  ; Fall       ; rClk[0]                         ;
;  VGA_R[3]      ; rClk[0]                         ; 4.368  ; 4.368  ; Fall       ; rClk[0]                         ;
; DRAM_ADDR[*]   ; CLOCK_50                        ; 1.998  ; 1.998  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[0]  ; CLOCK_50                        ; 2.477  ; 2.477  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[1]  ; CLOCK_50                        ; 2.457  ; 2.457  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[2]  ; CLOCK_50                        ; 2.400  ; 2.400  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[3]  ; CLOCK_50                        ; 2.283  ; 2.283  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[4]  ; CLOCK_50                        ; 2.293  ; 2.293  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[5]  ; CLOCK_50                        ; 2.315  ; 2.315  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[6]  ; CLOCK_50                        ; 2.094  ; 2.094  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[7]  ; CLOCK_50                        ; 2.157  ; 2.157  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[8]  ; CLOCK_50                        ; 2.154  ; 2.154  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[9]  ; CLOCK_50                        ; 2.024  ; 2.024  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[10] ; CLOCK_50                        ; 2.340  ; 2.340  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[11] ; CLOCK_50                        ; 1.998  ; 1.998  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_BA_0      ; CLOCK_50                        ; 2.206  ; 2.206  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_BA_1      ; CLOCK_50                        ; 2.408  ; 2.408  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_CAS_N     ; CLOCK_50                        ; 2.279  ; 2.279  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_CS_N      ; CLOCK_50                        ; 2.123  ; 2.123  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_DQ[*]     ; CLOCK_50                        ; 2.684  ; 2.684  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[0]    ; CLOCK_50                        ; 3.006  ; 3.006  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[1]    ; CLOCK_50                        ; 3.141  ; 3.141  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[2]    ; CLOCK_50                        ; 3.008  ; 3.008  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[3]    ; CLOCK_50                        ; 3.088  ; 3.088  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[4]    ; CLOCK_50                        ; 2.986  ; 2.986  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[5]    ; CLOCK_50                        ; 2.845  ; 2.845  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[6]    ; CLOCK_50                        ; 2.876  ; 2.876  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[7]    ; CLOCK_50                        ; 3.176  ; 3.176  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[8]    ; CLOCK_50                        ; 2.923  ; 2.923  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[9]    ; CLOCK_50                        ; 2.846  ; 2.846  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[10]   ; CLOCK_50                        ; 2.959  ; 2.959  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[11]   ; CLOCK_50                        ; 2.684  ; 2.684  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[12]   ; CLOCK_50                        ; 2.724  ; 2.724  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[13]   ; CLOCK_50                        ; 3.014  ; 3.014  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[14]   ; CLOCK_50                        ; 2.941  ; 2.941  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[15]   ; CLOCK_50                        ; 3.102  ; 3.102  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_LDQM      ; CLOCK_50                        ; 2.175  ; 2.175  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_RAS_N     ; CLOCK_50                        ; 2.159  ; 2.159  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_UDQM      ; CLOCK_50                        ; 2.189  ; 2.189  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_WE_N      ; CLOCK_50                        ; 2.175  ; 2.175  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_CLK       ; CLOCK_50                        ; -3.119 ;        ; Rise       ; u6|altpll_component|pll|clk[1]  ;
; DRAM_CLK       ; CLOCK_50                        ;        ; -3.119 ; Fall       ; u6|altpll_component|pll|clk[1]  ;
+----------------+---------------------------------+--------+--------+------------+---------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 2.289 ;    ;    ; 2.289 ;
; SW[1]      ; LEDR[1]     ; 2.423 ;    ;    ; 2.423 ;
; SW[2]      ; LEDR[2]     ; 2.611 ;    ;    ; 2.611 ;
; SW[3]      ; LEDR[3]     ; 2.776 ;    ;    ; 2.776 ;
; SW[4]      ; LEDR[4]     ; 2.626 ;    ;    ; 2.626 ;
; SW[5]      ; LEDR[5]     ; 2.916 ;    ;    ; 2.916 ;
; SW[6]      ; LEDR[6]     ; 2.511 ;    ;    ; 2.511 ;
; SW[7]      ; LEDR[7]     ; 3.246 ;    ;    ; 3.246 ;
; SW[8]      ; LEDR[8]     ; 3.015 ;    ;    ; 3.015 ;
; SW[9]      ; LEDR[9]     ; 3.058 ;    ;    ; 3.058 ;
; UART_RXD   ; UART_TXD    ; 4.955 ;    ;    ; 4.955 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 2.289 ;    ;    ; 2.289 ;
; SW[1]      ; LEDR[1]     ; 2.423 ;    ;    ; 2.423 ;
; SW[2]      ; LEDR[2]     ; 2.611 ;    ;    ; 2.611 ;
; SW[3]      ; LEDR[3]     ; 2.776 ;    ;    ; 2.776 ;
; SW[4]      ; LEDR[4]     ; 2.626 ;    ;    ; 2.626 ;
; SW[5]      ; LEDR[5]     ; 2.916 ;    ;    ; 2.916 ;
; SW[6]      ; LEDR[6]     ; 2.511 ;    ;    ; 2.511 ;
; SW[7]      ; LEDR[7]     ; 3.246 ;    ;    ; 3.246 ;
; SW[8]      ; LEDR[8]     ; 3.015 ;    ;    ; 3.015 ;
; SW[9]      ; LEDR[9]     ; 3.058 ;    ;    ; 3.058 ;
; UART_RXD   ; UART_TXD    ; 4.955 ;    ;    ; 4.955 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------------------------------------------+
; Output Enable Times                                                                    ;
+--------------+------------+-------+------+------------+--------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                ;
+--------------+------------+-------+------+------------+--------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.627 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.815 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.815 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.825 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.825 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.961 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.931 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.971 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.971 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.627 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.627 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.640 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.640 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.791 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.791 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.791 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.791 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
+--------------+------------+-------+------+------------+--------------------------------+


+----------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                            ;
+--------------+------------+-------+------+------------+--------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                ;
+--------------+------------+-------+------+------------+--------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.627 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.815 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.815 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.825 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.825 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.961 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.931 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.971 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.971 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.627 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.627 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.640 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.640 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.791 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.791 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.791 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.791 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
+--------------+------------+-------+------+------------+--------------------------------+


+-------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                            ;
+--------------+------------+-----------+-----------+------------+--------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                ;
+--------------+------------+-----------+-----------+------------+--------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.627     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.815     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.815     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.825     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.825     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.961     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.931     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.971     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.971     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.627     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.627     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.640     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.640     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.791     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.791     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.791     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.791     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+--------------------------------+


+-------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                    ;
+--------------+------------+-----------+-----------+------------+--------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                ;
+--------------+------------+-----------+-----------+------------+--------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.627     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.815     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.815     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.825     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.825     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.961     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.931     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.971     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.971     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.627     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.627     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.640     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.640     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.791     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.791     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.791     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.791     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                 ;
+----------------------------------+------------+---------+-----------+---------+---------------------+
; Clock                            ; Setup      ; Hold    ; Recovery  ; Removal ; Minimum Pulse Width ;
+----------------------------------+------------+---------+-----------+---------+---------------------+
; Worst-case Slack                 ; -124.253   ; -2.695  ; -4.419    ; 0.236   ; -2.333              ;
;  CLOCK_50                        ; 2.099      ; -2.695  ; 12.589    ; 1.236   ; 8.889               ;
;  GPIO_1[0]                       ; -124.253   ; -1.029  ; -3.313    ; 0.236   ; -2.333              ;
;  I2C_CCD_Config:u8|mI2C_CTRL_CLK ; -4.801     ; 0.215   ; -4.419    ; 1.239   ; -0.611              ;
;  rClk[0]                         ; -4.347     ; 0.215   ; -4.218    ; 0.870   ; -2.064              ;
;  u6|altpll_component|pll|clk[0]  ; -2.700     ; 0.215   ; -3.054    ; 4.099   ; 1.436               ;
; Design-wide TNS                  ; -12621.342 ; -10.641 ; -1379.461 ; 0.0     ; -5281.073           ;
;  CLOCK_50                        ; 0.000      ; -5.382  ; 0.000     ; 0.000   ; 0.000               ;
;  GPIO_1[0]                       ; -11797.898 ; -5.259  ; -251.379  ; 0.000   ; -4923.831           ;
;  I2C_CCD_Config:u8|mI2C_CTRL_CLK ; -291.193   ; 0.000   ; -99.387   ; 0.000   ; -87.984             ;
;  rClk[0]                         ; -376.455   ; 0.000   ; -349.993  ; 0.000   ; -269.258            ;
;  u6|altpll_component|pll|clk[0]  ; -155.796   ; 0.000   ; -678.702  ; 0.000   ; 0.000               ;
+----------------------------------+------------+---------+-----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                     ;
+--------------+---------------------------------+--------+--------+------------+---------------------------------+
; Data Port    ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+--------------+---------------------------------+--------+--------+------------+---------------------------------+
; KEY[*]       ; CLOCK_50                        ; 5.515  ; 5.515  ; Rise       ; CLOCK_50                        ;
;  KEY[1]      ; CLOCK_50                        ; 5.515  ; 5.515  ; Rise       ; CLOCK_50                        ;
; SW[*]        ; CLOCK_50                        ; 2.423  ; 2.423  ; Rise       ; CLOCK_50                        ;
;  SW[9]       ; CLOCK_50                        ; 2.423  ; 2.423  ; Rise       ; CLOCK_50                        ;
; GPIO_1[*]    ; GPIO_1[0]                       ; -0.657 ; -0.657 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[1]   ; GPIO_1[0]                       ; -0.760 ; -0.760 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[3]   ; GPIO_1[0]                       ; -0.833 ; -0.833 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[4]   ; GPIO_1[0]                       ; -0.736 ; -0.736 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[5]   ; GPIO_1[0]                       ; -0.802 ; -0.802 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[6]   ; GPIO_1[0]                       ; -0.823 ; -0.823 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[7]   ; GPIO_1[0]                       ; -0.783 ; -0.783 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[8]   ; GPIO_1[0]                       ; -0.657 ; -0.657 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[9]   ; GPIO_1[0]                       ; -0.736 ; -0.736 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[10]  ; GPIO_1[0]                       ; -0.833 ; -0.833 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[11]  ; GPIO_1[0]                       ; -0.726 ; -0.726 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[12]  ; GPIO_1[0]                       ; -0.833 ; -0.833 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[13]  ; GPIO_1[0]                       ; -0.802 ; -0.802 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[21]  ; GPIO_1[0]                       ; -0.883 ; -0.883 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[22]  ; GPIO_1[0]                       ; -0.847 ; -0.847 ; Rise       ; GPIO_1[0]                       ;
; KEY[*]       ; GPIO_1[0]                       ; 4.576  ; 4.576  ; Rise       ; GPIO_1[0]                       ;
;  KEY[2]      ; GPIO_1[0]                       ; 4.576  ; 4.576  ; Rise       ; GPIO_1[0]                       ;
;  KEY[3]      ; GPIO_1[0]                       ; 4.237  ; 4.237  ; Rise       ; GPIO_1[0]                       ;
; SW[*]        ; GPIO_1[0]                       ; 2.657  ; 2.657  ; Fall       ; GPIO_1[0]                       ;
;  SW[0]       ; GPIO_1[0]                       ; 2.625  ; 2.625  ; Fall       ; GPIO_1[0]                       ;
;  SW[1]       ; GPIO_1[0]                       ; 2.657  ; 2.657  ; Fall       ; GPIO_1[0]                       ;
; GPIO_1[*]    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 6.756  ; 6.756  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  GPIO_1[23]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 6.756  ; 6.756  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
; SW[*]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 2.425  ; 2.425  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  SW[8]       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 2.425  ; 2.425  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
; DRAM_DQ[*]   ; CLOCK_50                        ; 7.364  ; 7.364  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[6]  ; CLOCK_50                        ; 7.235  ; 7.235  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[7]  ; CLOCK_50                        ; 7.364  ; 7.364  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[8]  ; CLOCK_50                        ; 6.241  ; 6.241  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[9]  ; CLOCK_50                        ; 6.620  ; 6.620  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[11] ; CLOCK_50                        ; 6.791  ; 6.791  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[12] ; CLOCK_50                        ; 6.978  ; 6.978  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[13] ; CLOCK_50                        ; 7.186  ; 7.186  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[14] ; CLOCK_50                        ; 6.950  ; 6.950  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
+--------------+---------------------------------+--------+--------+------------+---------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                      ;
+--------------+---------------------------------+--------+--------+------------+---------------------------------+
; Data Port    ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+--------------+---------------------------------+--------+--------+------------+---------------------------------+
; KEY[*]       ; CLOCK_50                        ; -1.879 ; -1.879 ; Rise       ; CLOCK_50                        ;
;  KEY[1]      ; CLOCK_50                        ; -1.879 ; -1.879 ; Rise       ; CLOCK_50                        ;
; SW[*]        ; CLOCK_50                        ; 0.600  ; 0.600  ; Rise       ; CLOCK_50                        ;
;  SW[9]       ; CLOCK_50                        ; 0.600  ; 0.600  ; Rise       ; CLOCK_50                        ;
; GPIO_1[*]    ; GPIO_1[0]                       ; 2.217  ; 2.217  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[1]   ; GPIO_1[0]                       ; 2.027  ; 2.027  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[3]   ; GPIO_1[0]                       ; 2.145  ; 2.145  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[4]   ; GPIO_1[0]                       ; 1.927  ; 1.927  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[5]   ; GPIO_1[0]                       ; 1.996  ; 1.996  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[6]   ; GPIO_1[0]                       ; 2.135  ; 2.135  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[7]   ; GPIO_1[0]                       ; 1.977  ; 1.977  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[8]   ; GPIO_1[0]                       ; 1.747  ; 1.747  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[9]   ; GPIO_1[0]                       ; 1.927  ; 1.927  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[10]  ; GPIO_1[0]                       ; 2.145  ; 2.145  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[11]  ; GPIO_1[0]                       ; 1.917  ; 1.917  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[12]  ; GPIO_1[0]                       ; 2.145  ; 2.145  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[13]  ; GPIO_1[0]                       ; 1.996  ; 1.996  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[21]  ; GPIO_1[0]                       ; 2.217  ; 2.217  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[22]  ; GPIO_1[0]                       ; 2.132  ; 2.132  ; Rise       ; GPIO_1[0]                       ;
; KEY[*]       ; GPIO_1[0]                       ; -2.278 ; -2.278 ; Rise       ; GPIO_1[0]                       ;
;  KEY[2]      ; GPIO_1[0]                       ; -2.395 ; -2.395 ; Rise       ; GPIO_1[0]                       ;
;  KEY[3]      ; GPIO_1[0]                       ; -2.278 ; -2.278 ; Rise       ; GPIO_1[0]                       ;
; SW[*]        ; GPIO_1[0]                       ; 0.118  ; 0.118  ; Fall       ; GPIO_1[0]                       ;
;  SW[0]       ; GPIO_1[0]                       ; 0.118  ; 0.118  ; Fall       ; GPIO_1[0]                       ;
;  SW[1]       ; GPIO_1[0]                       ; 0.040  ; 0.040  ; Fall       ; GPIO_1[0]                       ;
; GPIO_1[*]    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; -2.569 ; -2.569 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  GPIO_1[23]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; -2.569 ; -2.569 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
; SW[*]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.419  ; 0.419  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  SW[8]       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.419  ; 0.419  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
; DRAM_DQ[*]   ; CLOCK_50                        ; -3.564 ; -3.564 ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[6]  ; CLOCK_50                        ; -3.969 ; -3.969 ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[7]  ; CLOCK_50                        ; -4.108 ; -4.108 ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[8]  ; CLOCK_50                        ; -3.564 ; -3.564 ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[9]  ; CLOCK_50                        ; -3.713 ; -3.713 ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[11] ; CLOCK_50                        ; -3.820 ; -3.820 ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[12] ; CLOCK_50                        ; -3.861 ; -3.861 ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[13] ; CLOCK_50                        ; -3.992 ; -3.992 ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[14] ; CLOCK_50                        ; -3.842 ; -3.842 ; Rise       ; u6|altpll_component|pll|clk[0]  ;
+--------------+---------------------------------+--------+--------+------------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                             ;
+----------------+---------------------------------+--------+--------+------------+---------------------------------+
; Data Port      ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+----------------+---------------------------------+--------+--------+------------+---------------------------------+
; GPIO_1[*]      ; CLOCK_50                        ; 9.513  ; 9.513  ; Rise       ; CLOCK_50                        ;
;  GPIO_1[17]    ; CLOCK_50                        ; 9.513  ; 9.513  ; Rise       ; CLOCK_50                        ;
; HEX0[*]        ; GPIO_1[0]                       ; 11.427 ; 11.427 ; Rise       ; GPIO_1[0]                       ;
;  HEX0[0]       ; GPIO_1[0]                       ; 10.989 ; 10.989 ; Rise       ; GPIO_1[0]                       ;
;  HEX0[1]       ; GPIO_1[0]                       ; 11.025 ; 11.025 ; Rise       ; GPIO_1[0]                       ;
;  HEX0[2]       ; GPIO_1[0]                       ; 11.094 ; 11.094 ; Rise       ; GPIO_1[0]                       ;
;  HEX0[3]       ; GPIO_1[0]                       ; 11.427 ; 11.427 ; Rise       ; GPIO_1[0]                       ;
;  HEX0[4]       ; GPIO_1[0]                       ; 11.064 ; 11.064 ; Rise       ; GPIO_1[0]                       ;
;  HEX0[5]       ; GPIO_1[0]                       ; 11.065 ; 11.065 ; Rise       ; GPIO_1[0]                       ;
;  HEX0[6]       ; GPIO_1[0]                       ; 11.110 ; 11.110 ; Rise       ; GPIO_1[0]                       ;
; HEX1[*]        ; GPIO_1[0]                       ; 10.991 ; 10.991 ; Rise       ; GPIO_1[0]                       ;
;  HEX1[0]       ; GPIO_1[0]                       ; 10.991 ; 10.991 ; Rise       ; GPIO_1[0]                       ;
;  HEX1[1]       ; GPIO_1[0]                       ; 10.625 ; 10.625 ; Rise       ; GPIO_1[0]                       ;
;  HEX1[2]       ; GPIO_1[0]                       ; 10.628 ; 10.628 ; Rise       ; GPIO_1[0]                       ;
;  HEX1[3]       ; GPIO_1[0]                       ; 10.628 ; 10.628 ; Rise       ; GPIO_1[0]                       ;
;  HEX1[4]       ; GPIO_1[0]                       ; 10.642 ; 10.642 ; Rise       ; GPIO_1[0]                       ;
;  HEX1[5]       ; GPIO_1[0]                       ; 10.990 ; 10.990 ; Rise       ; GPIO_1[0]                       ;
;  HEX1[6]       ; GPIO_1[0]                       ; 10.890 ; 10.890 ; Rise       ; GPIO_1[0]                       ;
; HEX2[*]        ; GPIO_1[0]                       ; 11.000 ; 11.000 ; Rise       ; GPIO_1[0]                       ;
;  HEX2[0]       ; GPIO_1[0]                       ; 10.855 ; 10.855 ; Rise       ; GPIO_1[0]                       ;
;  HEX2[1]       ; GPIO_1[0]                       ; 10.636 ; 10.636 ; Rise       ; GPIO_1[0]                       ;
;  HEX2[2]       ; GPIO_1[0]                       ; 10.676 ; 10.676 ; Rise       ; GPIO_1[0]                       ;
;  HEX2[3]       ; GPIO_1[0]                       ; 10.673 ; 10.673 ; Rise       ; GPIO_1[0]                       ;
;  HEX2[4]       ; GPIO_1[0]                       ; 10.871 ; 10.871 ; Rise       ; GPIO_1[0]                       ;
;  HEX2[5]       ; GPIO_1[0]                       ; 10.948 ; 10.948 ; Rise       ; GPIO_1[0]                       ;
;  HEX2[6]       ; GPIO_1[0]                       ; 11.000 ; 11.000 ; Rise       ; GPIO_1[0]                       ;
; HEX3[*]        ; GPIO_1[0]                       ; 11.572 ; 11.572 ; Rise       ; GPIO_1[0]                       ;
;  HEX3[0]       ; GPIO_1[0]                       ; 10.880 ; 10.880 ; Rise       ; GPIO_1[0]                       ;
;  HEX3[1]       ; GPIO_1[0]                       ; 11.431 ; 11.431 ; Rise       ; GPIO_1[0]                       ;
;  HEX3[2]       ; GPIO_1[0]                       ; 11.072 ; 11.072 ; Rise       ; GPIO_1[0]                       ;
;  HEX3[3]       ; GPIO_1[0]                       ; 11.572 ; 11.572 ; Rise       ; GPIO_1[0]                       ;
;  HEX3[4]       ; GPIO_1[0]                       ; 11.236 ; 11.236 ; Rise       ; GPIO_1[0]                       ;
;  HEX3[5]       ; GPIO_1[0]                       ; 11.202 ; 11.202 ; Rise       ; GPIO_1[0]                       ;
;  HEX3[6]       ; GPIO_1[0]                       ; 11.237 ; 11.237 ; Rise       ; GPIO_1[0]                       ;
; LEDG[*]        ; GPIO_1[0]                       ; 10.754 ; 10.754 ; Rise       ; GPIO_1[0]                       ;
;  LEDG[0]       ; GPIO_1[0]                       ; 10.474 ; 10.474 ; Rise       ; GPIO_1[0]                       ;
;  LEDG[1]       ; GPIO_1[0]                       ; 10.085 ; 10.085 ; Rise       ; GPIO_1[0]                       ;
;  LEDG[2]       ; GPIO_1[0]                       ; 10.288 ; 10.288 ; Rise       ; GPIO_1[0]                       ;
;  LEDG[3]       ; GPIO_1[0]                       ; 10.596 ; 10.596 ; Rise       ; GPIO_1[0]                       ;
;  LEDG[4]       ; GPIO_1[0]                       ; 10.736 ; 10.736 ; Rise       ; GPIO_1[0]                       ;
;  LEDG[5]       ; GPIO_1[0]                       ; 10.754 ; 10.754 ; Rise       ; GPIO_1[0]                       ;
;  LEDG[6]       ; GPIO_1[0]                       ; 10.698 ; 10.698 ; Rise       ; GPIO_1[0]                       ;
;  LEDG[7]       ; GPIO_1[0]                       ; 10.706 ; 10.706 ; Rise       ; GPIO_1[0]                       ;
; GPIO_1[*]      ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 12.296 ; 12.296 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  GPIO_1[23]    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 8.308  ; 8.308  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  GPIO_1[24]    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 12.296 ; 12.296 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
; GPIO_1[*]      ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 9.552  ;        ; Fall       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  GPIO_1[24]    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 9.552  ;        ; Fall       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
; GPIO_1[*]      ; rClk[0]                         ; 5.687  ;        ; Rise       ; rClk[0]                         ;
;  GPIO_1[16]    ; rClk[0]                         ; 5.687  ;        ; Rise       ; rClk[0]                         ;
; VGA_B[*]       ; rClk[0]                         ; 12.442 ; 12.442 ; Rise       ; rClk[0]                         ;
;  VGA_B[0]      ; rClk[0]                         ; 11.885 ; 11.885 ; Rise       ; rClk[0]                         ;
;  VGA_B[1]      ; rClk[0]                         ; 12.442 ; 12.442 ; Rise       ; rClk[0]                         ;
;  VGA_B[2]      ; rClk[0]                         ; 12.190 ; 12.190 ; Rise       ; rClk[0]                         ;
;  VGA_B[3]      ; rClk[0]                         ; 12.107 ; 12.107 ; Rise       ; rClk[0]                         ;
; VGA_G[*]       ; rClk[0]                         ; 12.149 ; 12.149 ; Rise       ; rClk[0]                         ;
;  VGA_G[0]      ; rClk[0]                         ; 11.323 ; 11.323 ; Rise       ; rClk[0]                         ;
;  VGA_G[1]      ; rClk[0]                         ; 11.337 ; 11.337 ; Rise       ; rClk[0]                         ;
;  VGA_G[2]      ; rClk[0]                         ; 11.855 ; 11.855 ; Rise       ; rClk[0]                         ;
;  VGA_G[3]      ; rClk[0]                         ; 12.149 ; 12.149 ; Rise       ; rClk[0]                         ;
; VGA_HS         ; rClk[0]                         ; 7.431  ; 7.431  ; Rise       ; rClk[0]                         ;
; VGA_R[*]       ; rClk[0]                         ; 11.566 ; 11.566 ; Rise       ; rClk[0]                         ;
;  VGA_R[0]      ; rClk[0]                         ; 11.286 ; 11.286 ; Rise       ; rClk[0]                         ;
;  VGA_R[1]      ; rClk[0]                         ; 11.538 ; 11.538 ; Rise       ; rClk[0]                         ;
;  VGA_R[2]      ; rClk[0]                         ; 11.566 ; 11.566 ; Rise       ; rClk[0]                         ;
;  VGA_R[3]      ; rClk[0]                         ; 11.539 ; 11.539 ; Rise       ; rClk[0]                         ;
; VGA_VS         ; rClk[0]                         ; 7.653  ; 7.653  ; Rise       ; rClk[0]                         ;
; GPIO_1[*]      ; rClk[0]                         ;        ; 5.687  ; Fall       ; rClk[0]                         ;
;  GPIO_1[16]    ; rClk[0]                         ;        ; 5.687  ; Fall       ; rClk[0]                         ;
; VGA_B[*]       ; rClk[0]                         ; 8.836  ; 8.836  ; Fall       ; rClk[0]                         ;
;  VGA_B[0]      ; rClk[0]                         ; 8.479  ; 8.479  ; Fall       ; rClk[0]                         ;
;  VGA_B[1]      ; rClk[0]                         ; 8.836  ; 8.836  ; Fall       ; rClk[0]                         ;
;  VGA_B[2]      ; rClk[0]                         ; 8.581  ; 8.581  ; Fall       ; rClk[0]                         ;
;  VGA_B[3]      ; rClk[0]                         ; 8.500  ; 8.500  ; Fall       ; rClk[0]                         ;
; VGA_G[*]       ; rClk[0]                         ; 8.365  ; 8.365  ; Fall       ; rClk[0]                         ;
;  VGA_G[0]      ; rClk[0]                         ; 8.251  ; 8.251  ; Fall       ; rClk[0]                         ;
;  VGA_G[1]      ; rClk[0]                         ; 8.365  ; 8.365  ; Fall       ; rClk[0]                         ;
;  VGA_G[2]      ; rClk[0]                         ; 8.219  ; 8.219  ; Fall       ; rClk[0]                         ;
;  VGA_G[3]      ; rClk[0]                         ; 8.337  ; 8.337  ; Fall       ; rClk[0]                         ;
; VGA_R[*]       ; rClk[0]                         ; 8.711  ; 8.711  ; Fall       ; rClk[0]                         ;
;  VGA_R[0]      ; rClk[0]                         ; 8.532  ; 8.532  ; Fall       ; rClk[0]                         ;
;  VGA_R[1]      ; rClk[0]                         ; 8.670  ; 8.670  ; Fall       ; rClk[0]                         ;
;  VGA_R[2]      ; rClk[0]                         ; 8.711  ; 8.711  ; Fall       ; rClk[0]                         ;
;  VGA_R[3]      ; rClk[0]                         ; 8.672  ; 8.672  ; Fall       ; rClk[0]                         ;
; DRAM_ADDR[*]   ; CLOCK_50                        ; 6.128  ; 6.128  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[0]  ; CLOCK_50                        ; 6.128  ; 6.128  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[1]  ; CLOCK_50                        ; 6.011  ; 6.011  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[2]  ; CLOCK_50                        ; 5.901  ; 5.901  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[3]  ; CLOCK_50                        ; 5.570  ; 5.570  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[4]  ; CLOCK_50                        ; 5.725  ; 5.725  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[5]  ; CLOCK_50                        ; 5.770  ; 5.770  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[6]  ; CLOCK_50                        ; 5.165  ; 5.165  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[7]  ; CLOCK_50                        ; 5.291  ; 5.291  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[8]  ; CLOCK_50                        ; 5.286  ; 5.286  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[9]  ; CLOCK_50                        ; 5.052  ; 5.052  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[10] ; CLOCK_50                        ; 5.789  ; 5.789  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[11] ; CLOCK_50                        ; 5.019  ; 5.019  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_BA_0      ; CLOCK_50                        ; 5.451  ; 5.451  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_BA_1      ; CLOCK_50                        ; 5.771  ; 5.771  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_CAS_N     ; CLOCK_50                        ; 5.589  ; 5.589  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_CS_N      ; CLOCK_50                        ; 5.217  ; 5.217  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_DQ[*]     ; CLOCK_50                        ; 8.343  ; 8.343  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[0]    ; CLOCK_50                        ; 8.081  ; 8.081  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[1]    ; CLOCK_50                        ; 8.144  ; 8.144  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[2]    ; CLOCK_50                        ; 8.291  ; 8.291  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[3]    ; CLOCK_50                        ; 7.647  ; 7.647  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[4]    ; CLOCK_50                        ; 8.275  ; 8.275  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[5]    ; CLOCK_50                        ; 8.041  ; 8.041  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[6]    ; CLOCK_50                        ; 7.088  ; 7.088  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[7]    ; CLOCK_50                        ; 8.343  ; 8.343  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[8]    ; CLOCK_50                        ; 7.596  ; 7.596  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[9]    ; CLOCK_50                        ; 7.762  ; 7.762  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[10]   ; CLOCK_50                        ; 7.810  ; 7.810  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[11]   ; CLOCK_50                        ; 7.100  ; 7.100  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[12]   ; CLOCK_50                        ; 7.562  ; 7.562  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[13]   ; CLOCK_50                        ; 8.314  ; 8.314  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[14]   ; CLOCK_50                        ; 7.956  ; 7.956  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[15]   ; CLOCK_50                        ; 8.306  ; 8.306  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_LDQM      ; CLOCK_50                        ; 5.306  ; 5.306  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_RAS_N     ; CLOCK_50                        ; 5.279  ; 5.279  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_UDQM      ; CLOCK_50                        ; 5.448  ; 5.448  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_WE_N      ; CLOCK_50                        ; 5.296  ; 5.296  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_CLK       ; CLOCK_50                        ; -1.928 ;        ; Rise       ; u6|altpll_component|pll|clk[1]  ;
; DRAM_CLK       ; CLOCK_50                        ;        ; -1.928 ; Fall       ; u6|altpll_component|pll|clk[1]  ;
+----------------+---------------------------------+--------+--------+------------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                     ;
+----------------+---------------------------------+--------+--------+------------+---------------------------------+
; Data Port      ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+----------------+---------------------------------+--------+--------+------------+---------------------------------+
; GPIO_1[*]      ; CLOCK_50                        ; 4.933  ; 4.933  ; Rise       ; CLOCK_50                        ;
;  GPIO_1[17]    ; CLOCK_50                        ; 4.933  ; 4.933  ; Rise       ; CLOCK_50                        ;
; HEX0[*]        ; GPIO_1[0]                       ; 4.818  ; 4.818  ; Rise       ; GPIO_1[0]                       ;
;  HEX0[0]       ; GPIO_1[0]                       ; 4.888  ; 4.888  ; Rise       ; GPIO_1[0]                       ;
;  HEX0[1]       ; GPIO_1[0]                       ; 4.920  ; 4.920  ; Rise       ; GPIO_1[0]                       ;
;  HEX0[2]       ; GPIO_1[0]                       ; 4.818  ; 4.818  ; Rise       ; GPIO_1[0]                       ;
;  HEX0[3]       ; GPIO_1[0]                       ; 4.939  ; 4.939  ; Rise       ; GPIO_1[0]                       ;
;  HEX0[4]       ; GPIO_1[0]                       ; 4.825  ; 4.825  ; Rise       ; GPIO_1[0]                       ;
;  HEX0[5]       ; GPIO_1[0]                       ; 4.818  ; 4.818  ; Rise       ; GPIO_1[0]                       ;
;  HEX0[6]       ; GPIO_1[0]                       ; 4.823  ; 4.823  ; Rise       ; GPIO_1[0]                       ;
; HEX1[*]        ; GPIO_1[0]                       ; 4.733  ; 4.733  ; Rise       ; GPIO_1[0]                       ;
;  HEX1[0]       ; GPIO_1[0]                       ; 4.902  ; 4.902  ; Rise       ; GPIO_1[0]                       ;
;  HEX1[1]       ; GPIO_1[0]                       ; 4.736  ; 4.736  ; Rise       ; GPIO_1[0]                       ;
;  HEX1[2]       ; GPIO_1[0]                       ; 4.733  ; 4.733  ; Rise       ; GPIO_1[0]                       ;
;  HEX1[3]       ; GPIO_1[0]                       ; 4.746  ; 4.746  ; Rise       ; GPIO_1[0]                       ;
;  HEX1[4]       ; GPIO_1[0]                       ; 4.755  ; 4.755  ; Rise       ; GPIO_1[0]                       ;
;  HEX1[5]       ; GPIO_1[0]                       ; 4.906  ; 4.906  ; Rise       ; GPIO_1[0]                       ;
;  HEX1[6]       ; GPIO_1[0]                       ; 4.846  ; 4.846  ; Rise       ; GPIO_1[0]                       ;
; HEX2[*]        ; GPIO_1[0]                       ; 4.724  ; 4.724  ; Rise       ; GPIO_1[0]                       ;
;  HEX2[0]       ; GPIO_1[0]                       ; 4.793  ; 4.793  ; Rise       ; GPIO_1[0]                       ;
;  HEX2[1]       ; GPIO_1[0]                       ; 4.724  ; 4.724  ; Rise       ; GPIO_1[0]                       ;
;  HEX2[2]       ; GPIO_1[0]                       ; 4.764  ; 4.764  ; Rise       ; GPIO_1[0]                       ;
;  HEX2[3]       ; GPIO_1[0]                       ; 4.768  ; 4.768  ; Rise       ; GPIO_1[0]                       ;
;  HEX2[4]       ; GPIO_1[0]                       ; 4.823  ; 4.823  ; Rise       ; GPIO_1[0]                       ;
;  HEX2[5]       ; GPIO_1[0]                       ; 4.854  ; 4.854  ; Rise       ; GPIO_1[0]                       ;
;  HEX2[6]       ; GPIO_1[0]                       ; 4.883  ; 4.883  ; Rise       ; GPIO_1[0]                       ;
; HEX3[*]        ; GPIO_1[0]                       ; 4.729  ; 4.729  ; Rise       ; GPIO_1[0]                       ;
;  HEX3[0]       ; GPIO_1[0]                       ; 4.729  ; 4.729  ; Rise       ; GPIO_1[0]                       ;
;  HEX3[1]       ; GPIO_1[0]                       ; 5.003  ; 5.003  ; Rise       ; GPIO_1[0]                       ;
;  HEX3[2]       ; GPIO_1[0]                       ; 4.877  ; 4.877  ; Rise       ; GPIO_1[0]                       ;
;  HEX3[3]       ; GPIO_1[0]                       ; 5.000  ; 5.000  ; Rise       ; GPIO_1[0]                       ;
;  HEX3[4]       ; GPIO_1[0]                       ; 4.867  ; 4.867  ; Rise       ; GPIO_1[0]                       ;
;  HEX3[5]       ; GPIO_1[0]                       ; 4.871  ; 4.871  ; Rise       ; GPIO_1[0]                       ;
;  HEX3[6]       ; GPIO_1[0]                       ; 4.879  ; 4.879  ; Rise       ; GPIO_1[0]                       ;
; LEDG[*]        ; GPIO_1[0]                       ; 4.642  ; 4.642  ; Rise       ; GPIO_1[0]                       ;
;  LEDG[0]       ; GPIO_1[0]                       ; 4.802  ; 4.802  ; Rise       ; GPIO_1[0]                       ;
;  LEDG[1]       ; GPIO_1[0]                       ; 4.642  ; 4.642  ; Rise       ; GPIO_1[0]                       ;
;  LEDG[2]       ; GPIO_1[0]                       ; 4.810  ; 4.810  ; Rise       ; GPIO_1[0]                       ;
;  LEDG[3]       ; GPIO_1[0]                       ; 4.849  ; 4.849  ; Rise       ; GPIO_1[0]                       ;
;  LEDG[4]       ; GPIO_1[0]                       ; 4.898  ; 4.898  ; Rise       ; GPIO_1[0]                       ;
;  LEDG[5]       ; GPIO_1[0]                       ; 4.913  ; 4.913  ; Rise       ; GPIO_1[0]                       ;
;  LEDG[6]       ; GPIO_1[0]                       ; 4.878  ; 4.878  ; Rise       ; GPIO_1[0]                       ;
;  LEDG[7]       ; GPIO_1[0]                       ; 4.885  ; 4.885  ; Rise       ; GPIO_1[0]                       ;
; GPIO_1[*]      ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 4.360  ; 4.174  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  GPIO_1[23]    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 4.360  ; 4.360  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  GPIO_1[24]    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 4.960  ; 4.174  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
; GPIO_1[*]      ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 4.174  ;        ; Fall       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  GPIO_1[24]    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 4.174  ;        ; Fall       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
; GPIO_1[*]      ; rClk[0]                         ; 2.520  ;        ; Rise       ; rClk[0]                         ;
;  GPIO_1[16]    ; rClk[0]                         ; 2.520  ;        ; Rise       ; rClk[0]                         ;
; VGA_B[*]       ; rClk[0]                         ; 4.877  ; 4.877  ; Rise       ; rClk[0]                         ;
;  VGA_B[0]      ; rClk[0]                         ; 4.877  ; 4.877  ; Rise       ; rClk[0]                         ;
;  VGA_B[1]      ; rClk[0]                         ; 5.079  ; 5.079  ; Rise       ; rClk[0]                         ;
;  VGA_B[2]      ; rClk[0]                         ; 4.996  ; 4.996  ; Rise       ; rClk[0]                         ;
;  VGA_B[3]      ; rClk[0]                         ; 4.931  ; 4.931  ; Rise       ; rClk[0]                         ;
; VGA_G[*]       ; rClk[0]                         ; 4.671  ; 4.671  ; Rise       ; rClk[0]                         ;
;  VGA_G[0]      ; rClk[0]                         ; 4.700  ; 4.700  ; Rise       ; rClk[0]                         ;
;  VGA_G[1]      ; rClk[0]                         ; 4.671  ; 4.671  ; Rise       ; rClk[0]                         ;
;  VGA_G[2]      ; rClk[0]                         ; 4.863  ; 4.863  ; Rise       ; rClk[0]                         ;
;  VGA_G[3]      ; rClk[0]                         ; 4.977  ; 4.977  ; Rise       ; rClk[0]                         ;
; VGA_HS         ; rClk[0]                         ; 3.876  ; 3.876  ; Rise       ; rClk[0]                         ;
; VGA_R[*]       ; rClk[0]                         ; 4.646  ; 4.646  ; Rise       ; rClk[0]                         ;
;  VGA_R[0]      ; rClk[0]                         ; 4.646  ; 4.646  ; Rise       ; rClk[0]                         ;
;  VGA_R[1]      ; rClk[0]                         ; 4.822  ; 4.822  ; Rise       ; rClk[0]                         ;
;  VGA_R[2]      ; rClk[0]                         ; 4.846  ; 4.846  ; Rise       ; rClk[0]                         ;
;  VGA_R[3]      ; rClk[0]                         ; 4.813  ; 4.813  ; Rise       ; rClk[0]                         ;
; VGA_VS         ; rClk[0]                         ; 3.930  ; 3.930  ; Rise       ; rClk[0]                         ;
; GPIO_1[*]      ; rClk[0]                         ;        ; 2.520  ; Fall       ; rClk[0]                         ;
;  GPIO_1[16]    ; rClk[0]                         ;        ; 2.520  ; Fall       ; rClk[0]                         ;
; VGA_B[*]       ; rClk[0]                         ; 4.258  ; 4.258  ; Fall       ; rClk[0]                         ;
;  VGA_B[0]      ; rClk[0]                         ; 4.280  ; 4.280  ; Fall       ; rClk[0]                         ;
;  VGA_B[1]      ; rClk[0]                         ; 4.402  ; 4.402  ; Fall       ; rClk[0]                         ;
;  VGA_B[2]      ; rClk[0]                         ; 4.321  ; 4.321  ; Fall       ; rClk[0]                         ;
;  VGA_B[3]      ; rClk[0]                         ; 4.258  ; 4.258  ; Fall       ; rClk[0]                         ;
; VGA_G[*]       ; rClk[0]                         ; 4.189  ; 4.189  ; Fall       ; rClk[0]                         ;
;  VGA_G[0]      ; rClk[0]                         ; 4.203  ; 4.203  ; Fall       ; rClk[0]                         ;
;  VGA_G[1]      ; rClk[0]                         ; 4.260  ; 4.260  ; Fall       ; rClk[0]                         ;
;  VGA_G[2]      ; rClk[0]                         ; 4.189  ; 4.189  ; Fall       ; rClk[0]                         ;
;  VGA_G[3]      ; rClk[0]                         ; 4.248  ; 4.248  ; Fall       ; rClk[0]                         ;
; VGA_R[*]       ; rClk[0]                         ; 4.284  ; 4.284  ; Fall       ; rClk[0]                         ;
;  VGA_R[0]      ; rClk[0]                         ; 4.284  ; 4.284  ; Fall       ; rClk[0]                         ;
;  VGA_R[1]      ; rClk[0]                         ; 4.373  ; 4.373  ; Fall       ; rClk[0]                         ;
;  VGA_R[2]      ; rClk[0]                         ; 4.403  ; 4.403  ; Fall       ; rClk[0]                         ;
;  VGA_R[3]      ; rClk[0]                         ; 4.368  ; 4.368  ; Fall       ; rClk[0]                         ;
; DRAM_ADDR[*]   ; CLOCK_50                        ; 1.998  ; 1.998  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[0]  ; CLOCK_50                        ; 2.477  ; 2.477  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[1]  ; CLOCK_50                        ; 2.457  ; 2.457  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[2]  ; CLOCK_50                        ; 2.400  ; 2.400  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[3]  ; CLOCK_50                        ; 2.283  ; 2.283  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[4]  ; CLOCK_50                        ; 2.293  ; 2.293  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[5]  ; CLOCK_50                        ; 2.315  ; 2.315  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[6]  ; CLOCK_50                        ; 2.094  ; 2.094  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[7]  ; CLOCK_50                        ; 2.157  ; 2.157  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[8]  ; CLOCK_50                        ; 2.154  ; 2.154  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[9]  ; CLOCK_50                        ; 2.024  ; 2.024  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[10] ; CLOCK_50                        ; 2.340  ; 2.340  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[11] ; CLOCK_50                        ; 1.998  ; 1.998  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_BA_0      ; CLOCK_50                        ; 2.206  ; 2.206  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_BA_1      ; CLOCK_50                        ; 2.408  ; 2.408  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_CAS_N     ; CLOCK_50                        ; 2.279  ; 2.279  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_CS_N      ; CLOCK_50                        ; 2.123  ; 2.123  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_DQ[*]     ; CLOCK_50                        ; 2.684  ; 2.684  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[0]    ; CLOCK_50                        ; 3.006  ; 3.006  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[1]    ; CLOCK_50                        ; 3.141  ; 3.141  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[2]    ; CLOCK_50                        ; 3.008  ; 3.008  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[3]    ; CLOCK_50                        ; 3.088  ; 3.088  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[4]    ; CLOCK_50                        ; 2.986  ; 2.986  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[5]    ; CLOCK_50                        ; 2.845  ; 2.845  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[6]    ; CLOCK_50                        ; 2.876  ; 2.876  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[7]    ; CLOCK_50                        ; 3.176  ; 3.176  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[8]    ; CLOCK_50                        ; 2.923  ; 2.923  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[9]    ; CLOCK_50                        ; 2.846  ; 2.846  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[10]   ; CLOCK_50                        ; 2.959  ; 2.959  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[11]   ; CLOCK_50                        ; 2.684  ; 2.684  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[12]   ; CLOCK_50                        ; 2.724  ; 2.724  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[13]   ; CLOCK_50                        ; 3.014  ; 3.014  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[14]   ; CLOCK_50                        ; 2.941  ; 2.941  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[15]   ; CLOCK_50                        ; 3.102  ; 3.102  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_LDQM      ; CLOCK_50                        ; 2.175  ; 2.175  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_RAS_N     ; CLOCK_50                        ; 2.159  ; 2.159  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_UDQM      ; CLOCK_50                        ; 2.189  ; 2.189  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_WE_N      ; CLOCK_50                        ; 2.175  ; 2.175  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_CLK       ; CLOCK_50                        ; -3.119 ;        ; Rise       ; u6|altpll_component|pll|clk[1]  ;
; DRAM_CLK       ; CLOCK_50                        ;        ; -3.119 ; Fall       ; u6|altpll_component|pll|clk[1]  ;
+----------------+---------------------------------+--------+--------+------------+---------------------------------+


+----------------------------------------------------+
; Progagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 4.635 ;    ;    ; 4.635 ;
; SW[1]      ; LEDR[1]     ; 4.978 ;    ;    ; 4.978 ;
; SW[2]      ; LEDR[2]     ; 5.387 ;    ;    ; 5.387 ;
; SW[3]      ; LEDR[3]     ; 5.678 ;    ;    ; 5.678 ;
; SW[4]      ; LEDR[4]     ; 5.305 ;    ;    ; 5.305 ;
; SW[5]      ; LEDR[5]     ; 6.331 ;    ;    ; 6.331 ;
; SW[6]      ; LEDR[6]     ; 5.136 ;    ;    ; 5.136 ;
; SW[7]      ; LEDR[7]     ; 6.691 ;    ;    ; 6.691 ;
; SW[8]      ; LEDR[8]     ; 6.342 ;    ;    ; 6.342 ;
; SW[9]      ; LEDR[9]     ; 6.406 ;    ;    ; 6.406 ;
; UART_RXD   ; UART_TXD    ; 9.484 ;    ;    ; 9.484 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Progagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 2.289 ;    ;    ; 2.289 ;
; SW[1]      ; LEDR[1]     ; 2.423 ;    ;    ; 2.423 ;
; SW[2]      ; LEDR[2]     ; 2.611 ;    ;    ; 2.611 ;
; SW[3]      ; LEDR[3]     ; 2.776 ;    ;    ; 2.776 ;
; SW[4]      ; LEDR[4]     ; 2.626 ;    ;    ; 2.626 ;
; SW[5]      ; LEDR[5]     ; 2.916 ;    ;    ; 2.916 ;
; SW[6]      ; LEDR[6]     ; 2.511 ;    ;    ; 2.511 ;
; SW[7]      ; LEDR[7]     ; 3.246 ;    ;    ; 3.246 ;
; SW[8]      ; LEDR[8]     ; 3.015 ;    ;    ; 3.015 ;
; SW[9]      ; LEDR[9]     ; 3.058 ;    ;    ; 3.058 ;
; UART_RXD   ; UART_TXD    ; 4.955 ;    ;    ; 4.955 ;
+------------+-------------+-------+----+----+-------+


+-----------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                       ;
+---------------------------------+---------------------------------+--------------+----------+--------------+----------+
; From Clock                      ; To Clock                        ; RR Paths     ; FR Paths ; RF Paths     ; FF Paths ;
+---------------------------------+---------------------------------+--------------+----------+--------------+----------+
; CLOCK_50                        ; CLOCK_50                        ; 3184         ; 0        ; 0            ; 0        ;
; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; CLOCK_50                        ; 1            ; 1        ; 0            ; 0        ;
; rClk[0]                         ; CLOCK_50                        ; 1            ; 1        ; 0            ; 0        ;
; CLOCK_50                        ; GPIO_1[0]                       ; > 2147483647 ; 0        ; > 2147483647 ; 0        ;
; GPIO_1[0]                       ; GPIO_1[0]                       ; > 2147483647 ; 0        ; > 2147483647 ; 2346     ;
; u6|altpll_component|pll|clk[0]  ; GPIO_1[0]                       ; 0            ; 0        ; 20           ; 0        ;
; CLOCK_50                        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1360         ; 0        ; 0            ; 0        ;
; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 973          ; 0        ; 0            ; 0        ;
; rClk[0]                         ; rClk[0]                         ; 594          ; 0        ; 78           ; 1928     ;
; u6|altpll_component|pll|clk[0]  ; rClk[0]                         ; 0            ; 0        ; 20           ; 0        ;
; CLOCK_50                        ; u6|altpll_component|pll|clk[0]  ; 141          ; 0        ; 0            ; 0        ;
; GPIO_1[0]                       ; u6|altpll_component|pll|clk[0]  ; 0            ; 20       ; 0            ; 0        ;
; rClk[0]                         ; u6|altpll_component|pll|clk[0]  ; 0            ; 20       ; 0            ; 0        ;
; u6|altpll_component|pll|clk[0]  ; u6|altpll_component|pll|clk[0]  ; 12909        ; 0        ; 0            ; 0        ;
+---------------------------------+---------------------------------+--------------+----------+--------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                        ;
+---------------------------------+---------------------------------+--------------+----------+--------------+----------+
; From Clock                      ; To Clock                        ; RR Paths     ; FR Paths ; RF Paths     ; FF Paths ;
+---------------------------------+---------------------------------+--------------+----------+--------------+----------+
; CLOCK_50                        ; CLOCK_50                        ; 3184         ; 0        ; 0            ; 0        ;
; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; CLOCK_50                        ; 1            ; 1        ; 0            ; 0        ;
; rClk[0]                         ; CLOCK_50                        ; 1            ; 1        ; 0            ; 0        ;
; CLOCK_50                        ; GPIO_1[0]                       ; > 2147483647 ; 0        ; > 2147483647 ; 0        ;
; GPIO_1[0]                       ; GPIO_1[0]                       ; > 2147483647 ; 0        ; > 2147483647 ; 2346     ;
; u6|altpll_component|pll|clk[0]  ; GPIO_1[0]                       ; 0            ; 0        ; 20           ; 0        ;
; CLOCK_50                        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1360         ; 0        ; 0            ; 0        ;
; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 973          ; 0        ; 0            ; 0        ;
; rClk[0]                         ; rClk[0]                         ; 594          ; 0        ; 78           ; 1928     ;
; u6|altpll_component|pll|clk[0]  ; rClk[0]                         ; 0            ; 0        ; 20           ; 0        ;
; CLOCK_50                        ; u6|altpll_component|pll|clk[0]  ; 141          ; 0        ; 0            ; 0        ;
; GPIO_1[0]                       ; u6|altpll_component|pll|clk[0]  ; 0            ; 20       ; 0            ; 0        ;
; rClk[0]                         ; u6|altpll_component|pll|clk[0]  ; 0            ; 20       ; 0            ; 0        ;
; u6|altpll_component|pll|clk[0]  ; u6|altpll_component|pll|clk[0]  ; 12909        ; 0        ; 0            ; 0        ;
+---------------------------------+---------------------------------+--------------+----------+--------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                           ;
+--------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                     ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------+---------------------------------+----------+----------+----------+----------+
; CLOCK_50                       ; CLOCK_50                        ; 519      ; 0        ; 0        ; 0        ;
; CLOCK_50                       ; GPIO_1[0]                       ; 56       ; 0        ; 88       ; 0        ;
; CLOCK_50                       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 672      ; 0        ; 0        ; 0        ;
; CLOCK_50                       ; rClk[0]                         ; 29       ; 0        ; 72       ; 0        ;
; rClk[0]                        ; rClk[0]                         ; 0        ; 0        ; 30       ; 0        ;
; CLOCK_50                       ; u6|altpll_component|pll|clk[0]  ; 252      ; 0        ; 2        ; 0        ;
; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0]  ; 0        ; 30       ; 0        ; 0        ;
+--------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                            ;
+--------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                     ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------+---------------------------------+----------+----------+----------+----------+
; CLOCK_50                       ; CLOCK_50                        ; 519      ; 0        ; 0        ; 0        ;
; CLOCK_50                       ; GPIO_1[0]                       ; 56       ; 0        ; 88       ; 0        ;
; CLOCK_50                       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 672      ; 0        ; 0        ; 0        ;
; CLOCK_50                       ; rClk[0]                         ; 29       ; 0        ; 72       ; 0        ;
; rClk[0]                        ; rClk[0]                         ; 0        ; 0        ; 30       ; 0        ;
; CLOCK_50                       ; u6|altpll_component|pll|clk[0]  ; 252      ; 0        ; 2        ; 0        ;
; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0]  ; 0        ; 30       ; 0        ; 0        ;
+--------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 38    ; 38   ;
; Unconstrained Input Port Paths  ; 173   ; 173  ;
; Unconstrained Output Ports      ; 102   ; 102  ;
; Unconstrained Output Port Paths ; 480   ; 480  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 177 11/07/2012 SJ Web Edition
    Info: Processing started: Wed Jun 13 18:32:37 2018
Info: Command: quartus_sta DE1_D5M -c DE1_D5M
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_m2o1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'DE1_D5M.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {u6|altpll_component|pll|inclk[0]} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name {u6|altpll_component|pll|clk[0]} {u6|altpll_component|pll|clk[0]}
    Info (332110): create_generated_clock -source {u6|altpll_component|pll|inclk[0]} -divide_by 2 -multiply_by 5 -phase -135.00 -duty_cycle 50.00 -name {u6|altpll_component|pll|clk[1]} {u6|altpll_component|pll|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name GPIO_1[0] GPIO_1[0]
    Info (332105): create_clock -period 1.000 -name rClk[0] rClk[0]
    Info (332105): create_clock -period 1.000 -name I2C_CCD_Config:u8|mI2C_CTRL_CLK I2C_CCD_Config:u8|mI2C_CTRL_CLK
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -124.253
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):  -124.253    -11797.898 GPIO_1[0] 
    Info (332119):    -4.801      -291.193 I2C_CCD_Config:u8|mI2C_CTRL_CLK 
    Info (332119):    -4.347      -376.455 rClk[0] 
    Info (332119):    -2.700      -155.796 u6|altpll_component|pll|clk[0] 
    Info (332119):     2.939         0.000 CLOCK_50 
Info (332146): Worst-case hold slack is -2.695
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.695        -5.382 CLOCK_50 
    Info (332119):    -1.029        -5.259 GPIO_1[0] 
    Info (332119):     0.445         0.000 I2C_CCD_Config:u8|mI2C_CTRL_CLK 
    Info (332119):     0.445         0.000 rClk[0] 
    Info (332119):     0.445         0.000 u6|altpll_component|pll|clk[0] 
Info (332146): Worst-case recovery slack is -4.419
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.419       -99.387 I2C_CCD_Config:u8|mI2C_CTRL_CLK 
    Info (332119):    -4.218      -349.993 rClk[0] 
    Info (332119):    -3.313      -251.379 GPIO_1[0] 
    Info (332119):    -3.054      -678.702 u6|altpll_component|pll|clk[0] 
    Info (332119):    12.589         0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 0.236
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.236         0.000 GPIO_1[0] 
    Info (332119):     1.599         0.000 rClk[0] 
    Info (332119):     2.630         0.000 I2C_CCD_Config:u8|mI2C_CTRL_CLK 
    Info (332119):     2.811         0.000 CLOCK_50 
    Info (332119):     5.172         0.000 u6|altpll_component|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -2.333
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.333     -4923.831 GPIO_1[0] 
    Info (332119):    -2.064      -269.258 rClk[0] 
    Info (332119):    -0.611       -87.984 I2C_CCD_Config:u8|mI2C_CTRL_CLK 
    Info (332119):     1.436         0.000 u6|altpll_component|pll|clk[0] 
    Info (332119):     8.889         0.000 CLOCK_50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -44.649
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -44.649     -3978.707 GPIO_1[0] 
    Info (332119):    -1.463       -79.323 I2C_CCD_Config:u8|mI2C_CTRL_CLK 
    Info (332119):    -1.007       -81.545 rClk[0] 
    Info (332119):     0.358         0.000 u6|altpll_component|pll|clk[0] 
    Info (332119):     2.099         0.000 CLOCK_50 
Info (332146): Worst-case hold slack is -1.725
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.725        -3.444 CLOCK_50 
    Info (332119):    -0.473        -2.344 GPIO_1[0] 
    Info (332119):     0.215         0.000 I2C_CCD_Config:u8|mI2C_CTRL_CLK 
    Info (332119):     0.215         0.000 rClk[0] 
    Info (332119):     0.215         0.000 u6|altpll_component|pll|clk[0] 
Info (332146): Worst-case recovery slack is -2.229
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.229      -158.049 rClk[0] 
    Info (332119):    -2.035      -160.330 GPIO_1[0] 
    Info (332119):    -1.366       -30.225 I2C_CCD_Config:u8|mI2C_CTRL_CLK 
    Info (332119):    -0.502       -64.682 u6|altpll_component|pll|clk[0] 
    Info (332119):    16.914         0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 0.509
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.509         0.000 GPIO_1[0] 
    Info (332119):     0.870         0.000 rClk[0] 
    Info (332119):     1.236         0.000 CLOCK_50 
    Info (332119):     1.239         0.000 I2C_CCD_Config:u8|mI2C_CTRL_CLK 
    Info (332119):     4.099         0.000 u6|altpll_component|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -1.880
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.880     -3943.849 GPIO_1[0] 
    Info (332119):    -1.880      -231.800 rClk[0] 
    Info (332119):    -0.500       -72.000 I2C_CCD_Config:u8|mI2C_CTRL_CLK 
    Info (332119):     1.873         0.000 u6|altpll_component|pll|clk[0] 
    Info (332119):     9.000         0.000 CLOCK_50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 445 megabytes
    Info: Processing ended: Wed Jun 13 18:32:58 2018
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:21


