
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns -104.18

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns -0.44

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack -0.44

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock clk
   0.29 source latency fdct_zigzag.dct_mod.ddin[3]$_DFFE_PN0P_/CK ^
  -0.32 target latency fdct_zigzag.dct_mod.dct_block_5.dct_unit_7.macu.mult_res[7]$_DFFE_PP_/CK ^
   0.00 CRPR
--------------
  -0.03 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: qnr.dep[0]$_DFFE_PN0P_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.28    0.28 ^ input external delay
     1    1.02    0.00    0.00    0.28 ^ rst (in)
                                         rst (net)
                  0.00    0.00    0.28 ^ hold133/A (CLKBUF_X1)
     1    1.08    0.01    0.02    0.30 ^ hold133/Z (CLKBUF_X1)
                                         net212 (net)
                  0.01    0.00    0.30 ^ hold131/A (CLKBUF_X1)
     1    0.99    0.01    0.03    0.33 ^ hold131/Z (CLKBUF_X1)
                                         net210 (net)
                  0.01    0.00    0.33 ^ hold134/A (CLKBUF_X1)
     1   27.09    0.06    0.09    0.42 ^ hold134/Z (CLKBUF_X1)
                                         net213 (net)
                  0.06    0.00    0.42 ^ input18/A (BUF_X32)
     1    7.59    0.01    0.03    0.45 ^ input18/Z (BUF_X32)
                                         net25 (net)
                  0.01    0.00    0.45 ^ hold135/A (CLKBUF_X1)
     1   33.45    0.07    0.10    0.55 ^ hold135/Z (CLKBUF_X1)
                                         net214 (net)
                  0.08    0.01    0.55 ^ hold132/A (BUF_X32)
    65  203.50    0.01    0.03    0.59 ^ hold132/Z (BUF_X32)
                                         net211 (net)
                  0.04    0.03    0.62 ^ qnr.dep[0]$_DFFE_PN0P_/RN (DFFR_X1)
                                  0.62   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1   50.67    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4   50.88    0.04    0.07    0.08 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.04    0.00    0.09 ^ clkbuf_2_3_0_clk/A (CLKBUF_X3)
    16   76.00    0.06    0.10    0.19 ^ clkbuf_2_3_0_clk/Z (CLKBUF_X3)
                                         clknet_2_3_0_clk (net)
                  0.06    0.00    0.19 ^ clkbuf_6_52_0_clk/A (CLKBUF_X3)
    12   42.81    0.03    0.08    0.27 ^ clkbuf_6_52_0_clk/Z (CLKBUF_X3)
                                         clknet_6_52_0_clk (net)
                  0.03    0.00    0.27 ^ clkbuf_leaf_304_clk/A (CLKBUF_X3)
     8    9.68    0.01    0.05    0.31 ^ clkbuf_leaf_304_clk/Z (CLKBUF_X3)
                                         clknet_leaf_304_clk (net)
                  0.01    0.00    0.31 ^ qnr.dep[0]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.00    0.31   clock reconvergence pessimism
                          0.24    0.55   library removal time
                                  0.55   data required time
-----------------------------------------------------------------------------
                                  0.55   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  0.07   slack (MET)


Startpoint: qnt_val[7] (input port clocked by clk)
Endpoint: qnr.divider.id[7]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.28    0.28 ^ input external delay
     1    1.34    0.00    0.00    0.28 ^ qnt_val[7] (in)
                                         qnt_val[7] (net)
                  0.00    0.00    0.28 ^ input17/A (BUF_X1)
     1    5.75    0.02    0.03    0.31 ^ input17/Z (BUF_X1)
                                         net24 (net)
                  0.02    0.00    0.31 ^ _128757_/B (MUX2_X1)
     1    1.36    0.01    0.04    0.35 ^ _128757_/Z (MUX2_X1)
                                         _004230_ (net)
                  0.01    0.00    0.35 ^ qnr.divider.id[7]$_DFFE_PP_/D (DFF_X1)
                                  0.35   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1   50.67    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4   50.88    0.04    0.07    0.08 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.04    0.00    0.09 ^ clkbuf_2_3_0_clk/A (CLKBUF_X3)
    16   76.00    0.06    0.10    0.19 ^ clkbuf_2_3_0_clk/Z (CLKBUF_X3)
                                         clknet_2_3_0_clk (net)
                  0.06    0.00    0.19 ^ clkbuf_6_59_0_clk/A (CLKBUF_X3)
    18   44.41    0.04    0.08    0.27 ^ clkbuf_6_59_0_clk/Z (CLKBUF_X3)
                                         clknet_6_59_0_clk (net)
                  0.04    0.00    0.27 ^ clkbuf_leaf_373_clk/A (CLKBUF_X3)
     8   10.29    0.01    0.05    0.31 ^ clkbuf_leaf_373_clk/Z (CLKBUF_X3)
                                         clknet_leaf_373_clk (net)
                  0.01    0.00    0.31 ^ qnr.divider.id[7]$_DFFE_PP_/CK (DFF_X1)
                          0.00    0.31   clock reconvergence pessimism
                          0.01    0.32   library hold time
                                  0.32   data required time
-----------------------------------------------------------------------------
                                  0.32   data required time
                                 -0.35   data arrival time
-----------------------------------------------------------------------------
                                  0.02   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: fdct_zigzag.dct_mod.ddin[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.28    0.28 ^ input external delay
     1    1.02    0.00    0.00    0.28 ^ rst (in)
                                         rst (net)
                  0.00    0.00    0.28 ^ hold133/A (CLKBUF_X1)
     1    1.08    0.01    0.02    0.30 ^ hold133/Z (CLKBUF_X1)
                                         net212 (net)
                  0.01    0.00    0.30 ^ hold131/A (CLKBUF_X1)
     1    0.99    0.01    0.03    0.33 ^ hold131/Z (CLKBUF_X1)
                                         net210 (net)
                  0.01    0.00    0.33 ^ hold134/A (CLKBUF_X1)
     1   27.09    0.06    0.09    0.42 ^ hold134/Z (CLKBUF_X1)
                                         net213 (net)
                  0.06    0.00    0.42 ^ input18/A (BUF_X32)
     1    7.59    0.01    0.03    0.45 ^ input18/Z (BUF_X32)
                                         net25 (net)
                  0.01    0.00    0.45 ^ hold135/A (CLKBUF_X1)
     1   33.45    0.07    0.10    0.55 ^ hold135/Z (CLKBUF_X1)
                                         net214 (net)
                  0.08    0.01    0.55 ^ hold132/A (BUF_X32)
    65  203.50    0.01    0.03    0.59 ^ hold132/Z (BUF_X32)
                                         net211 (net)
                  0.06    0.05    0.64 ^ fdct_zigzag.dct_mod.ddin[0]$_DFFE_PN0P_/RN (DFFR_X2)
                                  0.64   data arrival time

                          1.40    1.40   clock clk (rise edge)
                          0.00    1.40   clock source latency
     1   50.67    0.00    0.00    1.40 ^ clk (in)
                                         clk (net)
                  0.01    0.01    1.41 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4   50.88    0.04    0.07    1.48 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.04    0.00    1.49 ^ clkbuf_2_2_0_clk/A (CLKBUF_X3)
    16   76.91    0.06    0.10    1.59 ^ clkbuf_2_2_0_clk/Z (CLKBUF_X3)
                                         clknet_2_2_0_clk (net)
                  0.06    0.00    1.59 ^ clkbuf_6_33_0_clk/A (CLKBUF_X3)
     7   28.88    0.03    0.07    1.66 ^ clkbuf_6_33_0_clk/Z (CLKBUF_X3)
                                         clknet_6_33_0_clk (net)
                  0.03    0.00    1.66 ^ clkbuf_leaf_579_clk/A (CLKBUF_X3)
     5    9.08    0.01    0.04    1.70 ^ clkbuf_leaf_579_clk/Z (CLKBUF_X3)
                                         clknet_leaf_579_clk (net)
                  0.01    0.00    1.70 ^ fdct_zigzag.dct_mod.ddin[0]$_DFFE_PN0P_/CK (DFFR_X2)
                          0.00    1.70   clock reconvergence pessimism
                          0.07    1.76   library recovery time
                                  1.76   data required time
-----------------------------------------------------------------------------
                                  1.76   data required time
                                 -0.64   data arrival time
-----------------------------------------------------------------------------
                                  1.13   slack (MET)


Startpoint: fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: fdct_zigzag.dct_mod.dct_block_6.dct_unit_5.macu.mult_res[18]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1   50.67    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4   50.88    0.04    0.07    0.08 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.04    0.00    0.09 ^ clkbuf_2_3_0_clk/A (CLKBUF_X3)
    16   76.00    0.06    0.10    0.19 ^ clkbuf_2_3_0_clk/Z (CLKBUF_X3)
                                         clknet_2_3_0_clk (net)
                  0.06    0.00    0.19 ^ clkbuf_6_50_0_clk/A (CLKBUF_X3)
    11   39.02    0.03    0.08    0.26 ^ clkbuf_6_50_0_clk/Z (CLKBUF_X3)
                                         clknet_6_50_0_clk (net)
                  0.03    0.00    0.26 ^ clkbuf_leaf_440_clk/A (CLKBUF_X3)
     8    9.63    0.01    0.04    0.31 ^ clkbuf_leaf_440_clk/Z (CLKBUF_X3)
                                         clknet_leaf_440_clk (net)
                  0.01    0.00    0.31 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/CK (DFFR_X2)
     4   27.45    0.02    0.11    0.42 v fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/Q (DFFR_X2)
                                         fdct_zigzag.dct_mod.dct_block_0.dct_unit_0.ddin[8] (net)
                  0.02    0.01    0.43 v _078968_/A (BUF_X16)
     4   34.80    0.01    0.03    0.46 v _078968_/Z (BUF_X16)
                                         _004543_ (net)
                  0.01    0.00    0.46 v _078969_/A (BUF_X32)
     2   24.83    0.00    0.02    0.48 v _078969_/Z (BUF_X32)
                                         _004544_ (net)
                  0.00    0.00    0.48 v _078970_/A (BUF_X32)
     3   29.34    0.00    0.02    0.51 v _078970_/Z (BUF_X32)
                                         _004545_ (net)
                  0.00    0.00    0.51 v _078971_/A (BUF_X32)
     2   25.04    0.00    0.02    0.53 v _078971_/Z (BUF_X32)
                                         _004546_ (net)
                  0.00    0.00    0.53 v max_length70/A (BUF_X32)
     8  112.81    0.00    0.02    0.55 v max_length70/Z (BUF_X32)
                                         net77 (net)
                  0.10    0.08    0.63 v _078972_/A (BUF_X32)
     5   87.74    0.01    0.05    0.69 v _078972_/Z (BUF_X32)
                                         _004547_ (net)
                  0.06    0.05    0.73 v _079016_/A (BUF_X32)
     5  149.87    0.01    0.04    0.78 v _079016_/Z (BUF_X32)
                                         _004558_ (net)
                  0.15    0.13    0.90 v _079017_/A (BUF_X32)
     5   56.43    0.01    0.06    0.97 v _079017_/Z (BUF_X32)
                                         _004559_ (net)
                  0.04    0.03    1.00 v _081637_/A2 (NAND2_X4)
     2    8.33    0.02    0.03    1.02 ^ _081637_/ZN (NAND2_X4)
                                         _005328_ (net)
                  0.02    0.00    1.02 ^ _081638_/A (INV_X4)
     2    6.55    0.01    0.01    1.03 v _081638_/ZN (INV_X4)
                                         _053894_ (net)
                  0.01    0.00    1.03 v _132391_/CI (FA_X1)
     1    3.65    0.02    0.11    1.15 ^ _132391_/S (FA_X1)
                                         _053896_ (net)
                  0.02    0.00    1.15 ^ _081640_/A (INV_X2)
     2    6.16    0.01    0.01    1.16 v _081640_/ZN (INV_X2)
                                         _053899_ (net)
                  0.01    0.00    1.16 v _132393_/B (FA_X1)
     1    3.55    0.02    0.10    1.26 v _132393_/S (FA_X1)
                                         _053902_ (net)
                  0.02    0.00    1.26 v _132394_/CI (FA_X1)
     1    3.48    0.01    0.12    1.37 ^ _132394_/S (FA_X1)
                                         _053905_ (net)
                  0.01    0.00    1.37 ^ _090157_/A (INV_X2)
     1    2.89    0.01    0.01    1.38 v _090157_/ZN (INV_X2)
                                         _053908_ (net)
                  0.01    0.00    1.38 v _132395_/CI (FA_X1)
     1    3.43    0.01    0.11    1.49 ^ _132395_/S (FA_X1)
                                         _053910_ (net)
                  0.01    0.00    1.49 ^ _085734_/A (INV_X2)
     1    2.96    0.01    0.01    1.50 v _085734_/ZN (INV_X2)
                                         _053919_ (net)
                  0.01    0.00    1.50 v _132399_/CI (FA_X1)
     1    3.81    0.02    0.11    1.62 ^ _132399_/S (FA_X1)
                                         _053922_ (net)
                  0.02    0.00    1.62 ^ _132400_/CI (FA_X1)
     1    3.21    0.02    0.09    1.71 v _132400_/S (FA_X1)
                                         _053924_ (net)
                  0.02    0.00    1.71 v _088341_/A (INV_X2)
     1    4.13    0.01    0.02    1.73 ^ _088341_/ZN (INV_X2)
                                         _073814_ (net)
                  0.01    0.00    1.73 ^ _139157_/B (HA_X1)
     1    3.49    0.03    0.05    1.78 ^ _139157_/S (HA_X1)
                                         _073817_ (net)
                  0.03    0.00    1.78 ^ _118512_/A (BUF_X4)
     5   14.37    0.01    0.03    1.81 ^ _118512_/Z (BUF_X4)
                                         _029975_ (net)
                  0.01    0.00    1.81 ^ _118515_/A4 (AND4_X4)
     2   13.69    0.02    0.06    1.87 ^ _118515_/ZN (AND4_X4)
                                         _029977_ (net)
                  0.02    0.00    1.87 ^ _118516_/A3 (NAND3_X4)
     1    6.45    0.01    0.02    1.89 v _118516_/ZN (NAND3_X4)
                                         _029978_ (net)
                  0.01    0.00    1.89 v _118524_/A1 (NAND3_X4)
     2   12.78    0.02    0.02    1.92 ^ _118524_/ZN (NAND3_X4)
                                         _029986_ (net)
                  0.02    0.00    1.92 ^ _118525_/A1 (NAND2_X4)
     1    5.74    0.02    0.01    1.93 v _118525_/ZN (NAND2_X4)
                                         _029987_ (net)
                  0.02    0.00    1.93 v _118526_/A (INV_X4)
     2    8.57    0.01    0.02    1.95 ^ _118526_/ZN (INV_X4)
                                         _029988_ (net)
                  0.01    0.00    1.95 ^ _118543_/B1 (OAI21_X4)
     1    3.18    0.01    0.01    1.96 v _118543_/ZN (OAI21_X4)
                                         _030003_ (net)
                  0.01    0.00    1.96 v _118545_/A2 (NAND2_X2)
     1    4.44    0.01    0.02    1.98 ^ _118545_/ZN (NAND2_X2)
                                         _030005_ (net)
                  0.01    0.00    1.98 ^ _118562_/A (XOR2_X2)
     1   24.80    0.07    0.10    2.08 ^ _118562_/Z (XOR2_X2)
                                         _030022_ (net)
                  0.07    0.01    2.09 ^ _118563_/B1 (AOI21_X2)
     1    1.25    0.02    0.02    2.10 v _118563_/ZN (AOI21_X2)
                                         _002549_ (net)
                  0.02    0.00    2.10 v fdct_zigzag.dct_mod.dct_block_6.dct_unit_5.macu.mult_res[18]$_DFFE_PP_/D (DFF_X2)
                                  2.10   data arrival time

                          1.40    1.40   clock clk (rise edge)
                          0.00    1.40   clock source latency
     1   50.67    0.00    0.00    1.40 ^ clk (in)
                                         clk (net)
                  0.01    0.01    1.41 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4   50.88    0.04    0.07    1.48 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.04    0.00    1.49 ^ clkbuf_2_3_0_clk/A (CLKBUF_X3)
    16   76.00    0.06    0.10    1.59 ^ clkbuf_2_3_0_clk/Z (CLKBUF_X3)
                                         clknet_2_3_0_clk (net)
                  0.06    0.00    1.59 ^ clkbuf_6_53_0_clk/A (CLKBUF_X3)
    12   39.87    0.03    0.08    1.66 ^ clkbuf_6_53_0_clk/Z (CLKBUF_X3)
                                         clknet_6_53_0_clk (net)
                  0.03    0.00    1.67 ^ clkbuf_leaf_323_clk/A (CLKBUF_X3)
     7    8.54    0.01    0.04    1.71 ^ clkbuf_leaf_323_clk/Z (CLKBUF_X3)
                                         clknet_leaf_323_clk (net)
                  0.01    0.00    1.71 ^ fdct_zigzag.dct_mod.dct_block_6.dct_unit_5.macu.mult_res[18]$_DFFE_PP_/CK (DFF_X2)
                          0.00    1.71   clock reconvergence pessimism
                         -0.04    1.67   library setup time
                                  1.67   data required time
-----------------------------------------------------------------------------
                                  1.67   data required time
                                 -2.10   data arrival time
-----------------------------------------------------------------------------
                                 -0.44   slack (VIOLATED)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: fdct_zigzag.dct_mod.ddin[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.28    0.28 ^ input external delay
     1    1.02    0.00    0.00    0.28 ^ rst (in)
                                         rst (net)
                  0.00    0.00    0.28 ^ hold133/A (CLKBUF_X1)
     1    1.08    0.01    0.02    0.30 ^ hold133/Z (CLKBUF_X1)
                                         net212 (net)
                  0.01    0.00    0.30 ^ hold131/A (CLKBUF_X1)
     1    0.99    0.01    0.03    0.33 ^ hold131/Z (CLKBUF_X1)
                                         net210 (net)
                  0.01    0.00    0.33 ^ hold134/A (CLKBUF_X1)
     1   27.09    0.06    0.09    0.42 ^ hold134/Z (CLKBUF_X1)
                                         net213 (net)
                  0.06    0.00    0.42 ^ input18/A (BUF_X32)
     1    7.59    0.01    0.03    0.45 ^ input18/Z (BUF_X32)
                                         net25 (net)
                  0.01    0.00    0.45 ^ hold135/A (CLKBUF_X1)
     1   33.45    0.07    0.10    0.55 ^ hold135/Z (CLKBUF_X1)
                                         net214 (net)
                  0.08    0.01    0.55 ^ hold132/A (BUF_X32)
    65  203.50    0.01    0.03    0.59 ^ hold132/Z (BUF_X32)
                                         net211 (net)
                  0.06    0.05    0.64 ^ fdct_zigzag.dct_mod.ddin[0]$_DFFE_PN0P_/RN (DFFR_X2)
                                  0.64   data arrival time

                          1.40    1.40   clock clk (rise edge)
                          0.00    1.40   clock source latency
     1   50.67    0.00    0.00    1.40 ^ clk (in)
                                         clk (net)
                  0.01    0.01    1.41 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4   50.88    0.04    0.07    1.48 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.04    0.00    1.49 ^ clkbuf_2_2_0_clk/A (CLKBUF_X3)
    16   76.91    0.06    0.10    1.59 ^ clkbuf_2_2_0_clk/Z (CLKBUF_X3)
                                         clknet_2_2_0_clk (net)
                  0.06    0.00    1.59 ^ clkbuf_6_33_0_clk/A (CLKBUF_X3)
     7   28.88    0.03    0.07    1.66 ^ clkbuf_6_33_0_clk/Z (CLKBUF_X3)
                                         clknet_6_33_0_clk (net)
                  0.03    0.00    1.66 ^ clkbuf_leaf_579_clk/A (CLKBUF_X3)
     5    9.08    0.01    0.04    1.70 ^ clkbuf_leaf_579_clk/Z (CLKBUF_X3)
                                         clknet_leaf_579_clk (net)
                  0.01    0.00    1.70 ^ fdct_zigzag.dct_mod.ddin[0]$_DFFE_PN0P_/CK (DFFR_X2)
                          0.00    1.70   clock reconvergence pessimism
                          0.07    1.76   library recovery time
                                  1.76   data required time
-----------------------------------------------------------------------------
                                  1.76   data required time
                                 -0.64   data arrival time
-----------------------------------------------------------------------------
                                  1.13   slack (MET)


Startpoint: fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: fdct_zigzag.dct_mod.dct_block_6.dct_unit_5.macu.mult_res[18]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1   50.67    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4   50.88    0.04    0.07    0.08 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.04    0.00    0.09 ^ clkbuf_2_3_0_clk/A (CLKBUF_X3)
    16   76.00    0.06    0.10    0.19 ^ clkbuf_2_3_0_clk/Z (CLKBUF_X3)
                                         clknet_2_3_0_clk (net)
                  0.06    0.00    0.19 ^ clkbuf_6_50_0_clk/A (CLKBUF_X3)
    11   39.02    0.03    0.08    0.26 ^ clkbuf_6_50_0_clk/Z (CLKBUF_X3)
                                         clknet_6_50_0_clk (net)
                  0.03    0.00    0.26 ^ clkbuf_leaf_440_clk/A (CLKBUF_X3)
     8    9.63    0.01    0.04    0.31 ^ clkbuf_leaf_440_clk/Z (CLKBUF_X3)
                                         clknet_leaf_440_clk (net)
                  0.01    0.00    0.31 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/CK (DFFR_X2)
     4   27.45    0.02    0.11    0.42 v fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/Q (DFFR_X2)
                                         fdct_zigzag.dct_mod.dct_block_0.dct_unit_0.ddin[8] (net)
                  0.02    0.01    0.43 v _078968_/A (BUF_X16)
     4   34.80    0.01    0.03    0.46 v _078968_/Z (BUF_X16)
                                         _004543_ (net)
                  0.01    0.00    0.46 v _078969_/A (BUF_X32)
     2   24.83    0.00    0.02    0.48 v _078969_/Z (BUF_X32)
                                         _004544_ (net)
                  0.00    0.00    0.48 v _078970_/A (BUF_X32)
     3   29.34    0.00    0.02    0.51 v _078970_/Z (BUF_X32)
                                         _004545_ (net)
                  0.00    0.00    0.51 v _078971_/A (BUF_X32)
     2   25.04    0.00    0.02    0.53 v _078971_/Z (BUF_X32)
                                         _004546_ (net)
                  0.00    0.00    0.53 v max_length70/A (BUF_X32)
     8  112.81    0.00    0.02    0.55 v max_length70/Z (BUF_X32)
                                         net77 (net)
                  0.10    0.08    0.63 v _078972_/A (BUF_X32)
     5   87.74    0.01    0.05    0.69 v _078972_/Z (BUF_X32)
                                         _004547_ (net)
                  0.06    0.05    0.73 v _079016_/A (BUF_X32)
     5  149.87    0.01    0.04    0.78 v _079016_/Z (BUF_X32)
                                         _004558_ (net)
                  0.15    0.13    0.90 v _079017_/A (BUF_X32)
     5   56.43    0.01    0.06    0.97 v _079017_/Z (BUF_X32)
                                         _004559_ (net)
                  0.04    0.03    1.00 v _081637_/A2 (NAND2_X4)
     2    8.33    0.02    0.03    1.02 ^ _081637_/ZN (NAND2_X4)
                                         _005328_ (net)
                  0.02    0.00    1.02 ^ _081638_/A (INV_X4)
     2    6.55    0.01    0.01    1.03 v _081638_/ZN (INV_X4)
                                         _053894_ (net)
                  0.01    0.00    1.03 v _132391_/CI (FA_X1)
     1    3.65    0.02    0.11    1.15 ^ _132391_/S (FA_X1)
                                         _053896_ (net)
                  0.02    0.00    1.15 ^ _081640_/A (INV_X2)
     2    6.16    0.01    0.01    1.16 v _081640_/ZN (INV_X2)
                                         _053899_ (net)
                  0.01    0.00    1.16 v _132393_/B (FA_X1)
     1    3.55    0.02    0.10    1.26 v _132393_/S (FA_X1)
                                         _053902_ (net)
                  0.02    0.00    1.26 v _132394_/CI (FA_X1)
     1    3.48    0.01    0.12    1.37 ^ _132394_/S (FA_X1)
                                         _053905_ (net)
                  0.01    0.00    1.37 ^ _090157_/A (INV_X2)
     1    2.89    0.01    0.01    1.38 v _090157_/ZN (INV_X2)
                                         _053908_ (net)
                  0.01    0.00    1.38 v _132395_/CI (FA_X1)
     1    3.43    0.01    0.11    1.49 ^ _132395_/S (FA_X1)
                                         _053910_ (net)
                  0.01    0.00    1.49 ^ _085734_/A (INV_X2)
     1    2.96    0.01    0.01    1.50 v _085734_/ZN (INV_X2)
                                         _053919_ (net)
                  0.01    0.00    1.50 v _132399_/CI (FA_X1)
     1    3.81    0.02    0.11    1.62 ^ _132399_/S (FA_X1)
                                         _053922_ (net)
                  0.02    0.00    1.62 ^ _132400_/CI (FA_X1)
     1    3.21    0.02    0.09    1.71 v _132400_/S (FA_X1)
                                         _053924_ (net)
                  0.02    0.00    1.71 v _088341_/A (INV_X2)
     1    4.13    0.01    0.02    1.73 ^ _088341_/ZN (INV_X2)
                                         _073814_ (net)
                  0.01    0.00    1.73 ^ _139157_/B (HA_X1)
     1    3.49    0.03    0.05    1.78 ^ _139157_/S (HA_X1)
                                         _073817_ (net)
                  0.03    0.00    1.78 ^ _118512_/A (BUF_X4)
     5   14.37    0.01    0.03    1.81 ^ _118512_/Z (BUF_X4)
                                         _029975_ (net)
                  0.01    0.00    1.81 ^ _118515_/A4 (AND4_X4)
     2   13.69    0.02    0.06    1.87 ^ _118515_/ZN (AND4_X4)
                                         _029977_ (net)
                  0.02    0.00    1.87 ^ _118516_/A3 (NAND3_X4)
     1    6.45    0.01    0.02    1.89 v _118516_/ZN (NAND3_X4)
                                         _029978_ (net)
                  0.01    0.00    1.89 v _118524_/A1 (NAND3_X4)
     2   12.78    0.02    0.02    1.92 ^ _118524_/ZN (NAND3_X4)
                                         _029986_ (net)
                  0.02    0.00    1.92 ^ _118525_/A1 (NAND2_X4)
     1    5.74    0.02    0.01    1.93 v _118525_/ZN (NAND2_X4)
                                         _029987_ (net)
                  0.02    0.00    1.93 v _118526_/A (INV_X4)
     2    8.57    0.01    0.02    1.95 ^ _118526_/ZN (INV_X4)
                                         _029988_ (net)
                  0.01    0.00    1.95 ^ _118543_/B1 (OAI21_X4)
     1    3.18    0.01    0.01    1.96 v _118543_/ZN (OAI21_X4)
                                         _030003_ (net)
                  0.01    0.00    1.96 v _118545_/A2 (NAND2_X2)
     1    4.44    0.01    0.02    1.98 ^ _118545_/ZN (NAND2_X2)
                                         _030005_ (net)
                  0.01    0.00    1.98 ^ _118562_/A (XOR2_X2)
     1   24.80    0.07    0.10    2.08 ^ _118562_/Z (XOR2_X2)
                                         _030022_ (net)
                  0.07    0.01    2.09 ^ _118563_/B1 (AOI21_X2)
     1    1.25    0.02    0.02    2.10 v _118563_/ZN (AOI21_X2)
                                         _002549_ (net)
                  0.02    0.00    2.10 v fdct_zigzag.dct_mod.dct_block_6.dct_unit_5.macu.mult_res[18]$_DFFE_PP_/D (DFF_X2)
                                  2.10   data arrival time

                          1.40    1.40   clock clk (rise edge)
                          0.00    1.40   clock source latency
     1   50.67    0.00    0.00    1.40 ^ clk (in)
                                         clk (net)
                  0.01    0.01    1.41 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4   50.88    0.04    0.07    1.48 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.04    0.00    1.49 ^ clkbuf_2_3_0_clk/A (CLKBUF_X3)
    16   76.00    0.06    0.10    1.59 ^ clkbuf_2_3_0_clk/Z (CLKBUF_X3)
                                         clknet_2_3_0_clk (net)
                  0.06    0.00    1.59 ^ clkbuf_6_53_0_clk/A (CLKBUF_X3)
    12   39.87    0.03    0.08    1.66 ^ clkbuf_6_53_0_clk/Z (CLKBUF_X3)
                                         clknet_6_53_0_clk (net)
                  0.03    0.00    1.67 ^ clkbuf_leaf_323_clk/A (CLKBUF_X3)
     7    8.54    0.01    0.04    1.71 ^ clkbuf_leaf_323_clk/Z (CLKBUF_X3)
                                         clknet_leaf_323_clk (net)
                  0.01    0.00    1.71 ^ fdct_zigzag.dct_mod.dct_block_6.dct_unit_5.macu.mult_res[18]$_DFFE_PP_/CK (DFF_X2)
                          0.00    1.71   clock reconvergence pessimism
                         -0.04    1.67   library setup time
                                  1.67   data required time
-----------------------------------------------------------------------------
                                  1.67   data required time
                                 -2.10   data arrival time
-----------------------------------------------------------------------------
                                 -0.44   slack (VIOLATED)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_137788_/S                             25.25   25.46   -0.21 (VIOLATED)
_137607_/S                             25.25   25.42   -0.17 (VIOLATED)


==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.0723523497581482

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3644

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
-0.21119749546051025

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
25.253299713134766

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.0084

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 2

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 534

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: fdct_zigzag.dct_mod.dct_block_6.dct_unit_5.macu.mult_res[18]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.08    0.08 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.10    0.19 ^ clkbuf_2_3_0_clk/Z (CLKBUF_X3)
   0.08    0.26 ^ clkbuf_6_50_0_clk/Z (CLKBUF_X3)
   0.04    0.31 ^ clkbuf_leaf_440_clk/Z (CLKBUF_X3)
   0.00    0.31 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/CK (DFFR_X2)
   0.11    0.42 v fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/Q (DFFR_X2)
   0.04    0.46 v _078968_/Z (BUF_X16)
   0.03    0.48 v _078969_/Z (BUF_X32)
   0.02    0.51 v _078970_/Z (BUF_X32)
   0.02    0.53 v _078971_/Z (BUF_X32)
   0.02    0.55 v max_length70/Z (BUF_X32)
   0.14    0.69 v _078972_/Z (BUF_X32)
   0.09    0.78 v _079016_/Z (BUF_X32)
   0.19    0.97 v _079017_/Z (BUF_X32)
   0.06    1.02 ^ _081637_/ZN (NAND2_X4)
   0.01    1.03 v _081638_/ZN (INV_X4)
   0.11    1.15 ^ _132391_/S (FA_X1)
   0.01    1.16 v _081640_/ZN (INV_X2)
   0.10    1.26 v _132393_/S (FA_X1)
   0.12    1.37 ^ _132394_/S (FA_X1)
   0.01    1.38 v _090157_/ZN (INV_X2)
   0.11    1.49 ^ _132395_/S (FA_X1)
   0.01    1.50 v _085734_/ZN (INV_X2)
   0.11    1.62 ^ _132399_/S (FA_X1)
   0.09    1.71 v _132400_/S (FA_X1)
   0.02    1.73 ^ _088341_/ZN (INV_X2)
   0.05    1.78 ^ _139157_/S (HA_X1)
   0.03    1.81 ^ _118512_/Z (BUF_X4)
   0.06    1.87 ^ _118515_/ZN (AND4_X4)
   0.02    1.89 v _118516_/ZN (NAND3_X4)
   0.02    1.92 ^ _118524_/ZN (NAND3_X4)
   0.01    1.93 v _118525_/ZN (NAND2_X4)
   0.02    1.95 ^ _118526_/ZN (INV_X4)
   0.01    1.96 v _118543_/ZN (OAI21_X4)
   0.02    1.98 ^ _118545_/ZN (NAND2_X2)
   0.10    2.08 ^ _118562_/Z (XOR2_X2)
   0.03    2.10 v _118563_/ZN (AOI21_X2)
   0.00    2.10 v fdct_zigzag.dct_mod.dct_block_6.dct_unit_5.macu.mult_res[18]$_DFFE_PP_/D (DFF_X2)
           2.10   data arrival time

   1.40    1.40   clock clk (rise edge)
   0.00    1.40   clock source latency
   0.00    1.40 ^ clk (in)
   0.08    1.48 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.10    1.59 ^ clkbuf_2_3_0_clk/Z (CLKBUF_X3)
   0.08    1.66 ^ clkbuf_6_53_0_clk/Z (CLKBUF_X3)
   0.04    1.71 ^ clkbuf_leaf_323_clk/Z (CLKBUF_X3)
   0.00    1.71 ^ fdct_zigzag.dct_mod.dct_block_6.dct_unit_5.macu.mult_res[18]$_DFFE_PP_/CK (DFF_X2)
   0.00    1.71   clock reconvergence pessimism
  -0.04    1.67   library setup time
           1.67   data required time
---------------------------------------------------------
           1.67   data required time
          -2.10   data arrival time
---------------------------------------------------------
          -0.44   slack (VIOLATED)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: dqnr_doe$_DFFE_PP_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: rle.ddstrb$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.08    0.08 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.10    0.19 ^ clkbuf_2_3_0_clk/Z (CLKBUF_X3)
   0.08    0.27 ^ clkbuf_6_60_0_clk/Z (CLKBUF_X3)
   0.05    0.31 ^ clkbuf_leaf_394_clk/Z (CLKBUF_X3)
   0.00    0.32 ^ dqnr_doe$_DFFE_PP_/CK (DFF_X1)
   0.09    0.40 v dqnr_doe$_DFFE_PP_/Q (DFF_X1)
   0.00    0.40 v rle.ddstrb$_DFF_P_/D (DFF_X1)
           0.40   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.08    0.08 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.10    0.19 ^ clkbuf_2_3_0_clk/Z (CLKBUF_X3)
   0.08    0.27 ^ clkbuf_6_60_0_clk/Z (CLKBUF_X3)
   0.05    0.31 ^ clkbuf_leaf_396_clk/Z (CLKBUF_X3)
   0.00    0.31 ^ rle.ddstrb$_DFF_P_/CK (DFF_X1)
   0.00    0.31   clock reconvergence pessimism
   0.00    0.32   library hold time
           0.32   data required time
---------------------------------------------------------
           0.32   data required time
          -0.40   data arrival time
---------------------------------------------------------
           0.08   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.2979

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.3124

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
2.1039

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
-0.4372

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
-20.780455

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.39e-02   1.12e-02   3.87e-04   5.55e-02   8.4%
Combinational          2.82e-01   3.06e-01   2.18e-03   5.90e-01  89.3%
Clock                  7.10e-03   7.89e-03   3.43e-05   1.50e-02   2.3%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.33e-01   3.25e-01   2.60e-03   6.60e-01 100.0%
                          50.4%      49.2%       0.4%
