{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1748518576049 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1748518576049 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 29 13:36:15 2025 " "Processing started: Thu May 29 13:36:15 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1748518576049 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748518576049 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off etap5 -c etap5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off etap5 -c etap5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748518576049 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1748518576281 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1748518576281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dft.v 1 1 " "Found 1 design units, including 1 entities, in source file dft.v" { { "Info" "ISGN_ENTITY_NAME" "1 DFT " "Found entity 1: DFT" {  } { { "DFT.v" "" { Text "G:/Studia/sem2/sycyf/projekt/etap5/DFT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748518583684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748518583684 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DFT " "Elaborating entity \"DFT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1748518583810 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DFT_real_next DFT.v(25) " "Verilog HDL or VHDL warning at DFT.v(25): object \"DFT_real_next\" assigned a value but never read" {  } { { "DFT.v" "" { Text "G:/Studia/sem2/sycyf/projekt/etap5/DFT.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748518583856 "|DFT"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DFT_imag_next DFT.v(25) " "Verilog HDL or VHDL warning at DFT.v(25): object \"DFT_imag_next\" assigned a value but never read" {  } { { "DFT.v" "" { Text "G:/Studia/sem2/sycyf/projekt/etap5/DFT.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748518583856 "|DFT"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DFT_output_value_next DFT.v(26) " "Verilog HDL or VHDL warning at DFT.v(26): object \"DFT_output_value_next\" assigned a value but never read" {  } { { "DFT.v" "" { Text "G:/Studia/sem2/sycyf/projekt/etap5/DFT.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748518583856 "|DFT"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "DFT.v(33) " "Verilog HDL warning at DFT.v(33): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "DFT.v" "" { Text "G:/Studia/sem2/sycyf/projekt/etap5/DFT.v" 33 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1748518583856 "|DFT"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "DFT.v(34) " "Verilog HDL warning at DFT.v(34): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "DFT.v" "" { Text "G:/Studia/sem2/sycyf/projekt/etap5/DFT.v" 34 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1748518583856 "|DFT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 DFT.v(69) " "Verilog HDL assignment warning at DFT.v(69): truncated value with size 32 to match size of target (11)" {  } { { "DFT.v" "" { Text "G:/Studia/sem2/sycyf/projekt/etap5/DFT.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748518583857 "|DFT"}
{ "Error" "EVRFX_VERI_UNRESOLVED_HIERARCHICAL_REFERENCE" "cos DFT.v(75) " "Verilog HDL error at DFT.v(75): can't resolve reference to object \"cos\"" {  } { { "DFT.v" "" { Text "G:/Studia/sem2/sycyf/projekt/etap5/DFT.v" 75 0 0 } }  } 0 10207 "Verilog HDL error at %2!s!: can't resolve reference to object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748518583868 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "DFT.v(54) " "Verilog HDL Case Statement warning at DFT.v(54): incomplete case statement has no default case item" {  } { { "DFT.v" "" { Text "G:/Studia/sem2/sycyf/projekt/etap5/DFT.v" 54 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1748518583868 "|DFT"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "DFT.v(54) " "Verilog HDL Case Statement information at DFT.v(54): all case item expressions in this case statement are onehot" {  } { { "DFT.v" "" { Text "G:/Studia/sem2/sycyf/projekt/etap5/DFT.v" 54 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1748518583868 "|DFT"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "index DFT.v(52) " "Verilog HDL Always Construct warning at DFT.v(52): inferring latch(es) for variable \"index\", which holds its previous value in one or more paths through the always construct" {  } { { "DFT.v" "" { Text "G:/Studia/sem2/sycyf/projekt/etap5/DFT.v" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1748518583868 "|DFT"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "done_reading_samples DFT.v(52) " "Verilog HDL Always Construct warning at DFT.v(52): inferring latch(es) for variable \"done_reading_samples\", which holds its previous value in one or more paths through the always construct" {  } { { "DFT.v" "" { Text "G:/Studia/sem2/sycyf/projekt/etap5/DFT.v" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1748518583868 "|DFT"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sample_nr DFT.v(52) " "Verilog HDL Always Construct warning at DFT.v(52): inferring latch(es) for variable \"sample_nr\", which holds its previous value in one or more paths through the always construct" {  } { { "DFT.v" "" { Text "G:/Studia/sem2/sycyf/projekt/etap5/DFT.v" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1748518583869 "|DFT"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DFT_real DFT.v(52) " "Verilog HDL Always Construct warning at DFT.v(52): inferring latch(es) for variable \"DFT_real\", which holds its previous value in one or more paths through the always construct" {  } { { "DFT.v" "" { Text "G:/Studia/sem2/sycyf/projekt/etap5/DFT.v" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1748518583869 "|DFT"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DFT_imag DFT.v(52) " "Verilog HDL Always Construct warning at DFT.v(52): inferring latch(es) for variable \"DFT_imag\", which holds its previous value in one or more paths through the always construct" {  } { { "DFT.v" "" { Text "G:/Studia/sem2/sycyf/projekt/etap5/DFT.v" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1748518583869 "|DFT"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1748518583885 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 13 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4703 " "Peak virtual memory: 4703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1748518583936 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May 29 13:36:23 2025 " "Processing ended: Thu May 29 13:36:23 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1748518583936 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1748518583936 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1748518583936 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1748518583936 ""}
