Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 10:49:01 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SHI/NonUniformILP/fir_SHI_NonUniformILP_67_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.900ns  (required time - arrival time)
  Source:                 Delay1No7_instance/Y_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        2.977ns  (logic 0.927ns (31.139%)  route 2.050ns (68.861%))
  Logic Levels:           9  (CARRY8=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.907ns = ( 5.907 - 4.000 ) 
    Source Clock Delay      (SCD):    2.344ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.393ns (routing 0.338ns, distribution 1.055ns)
  Clock Net Delay (Destination): 1.247ns (routing 0.309ns, distribution 0.938ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=6082, routed)        1.393     2.344    Delay1No7_instance/clk_IBUF_BUFG
    SLICE_X142Y439       FDCE                                         r  Delay1No7_instance/Y_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y439       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.422 r  Delay1No7_instance/Y_reg[18]/Q
                         net (fo=4, routed)           0.484     2.906    Delay1No6_instance/Y_reg[33]_0[18]
    SLICE_X137Y418       LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     3.006 r  Delay1No6_instance/geqOp_carry__0_i_15__0/O
                         net (fo=1, routed)           0.016     3.022    Sum10_2_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[1]
    SLICE_X137Y418       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     3.212 r  Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.238    Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X137Y419       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     3.290 r  Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.443     3.733    Delay1No6_instance/CO[0]
    SLICE_X140Y428       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051     3.784 r  Delay1No6_instance/shiftedFracY_d1[32]_i_5__0/O
                         net (fo=3, routed)           0.217     4.001    Delay1No6_instance/Sum10_2_impl_instance/FPAddSubOp_instance/expDiff__26[2]
    SLICE_X140Y421       LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.090     4.091 r  Delay1No6_instance/shiftedFracY_d1[49]_i_8__0/O
                         net (fo=1, routed)           0.087     4.178    Delay1No6_instance/shiftedFracY_d1[49]_i_8__0_n_0
    SLICE_X140Y421       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     4.267 r  Delay1No6_instance/shiftedFracY_d1[49]_i_3__0/O
                         net (fo=3, routed)           0.190     4.457    Delay1No6_instance/Sum10_2_impl_instance/FPAddSubOp_instance/shiftedOut
    SLICE_X138Y420       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     4.546 r  Delay1No6_instance/shiftedFracY_d1[33]_i_3__0/O
                         net (fo=48, routed)          0.295     4.841    Delay1No7_instance/shiftVal__5[1]
    SLICE_X135Y417       LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.089     4.930 r  Delay1No7_instance/shiftedFracY_d1[29]_i_2__0/O
                         net (fo=2, routed)           0.220     5.150    Delay1No6_instance/Y_reg[26]_0[6]
    SLICE_X139Y416       LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.099     5.249 r  Delay1No6_instance/shiftedFracY_d1[13]_i_1__0/O
                         net (fo=1, routed)           0.072     5.321    Sum10_2_impl_instance/FPAddSubOp_instance/D[2]
    SLICE_X139Y416       FDRE                                         r  Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=6082, routed)        1.247     5.907    Sum10_2_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X139Y416       FDRE                                         r  Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[13]/C
                         clock pessimism              0.324     6.231    
                         clock uncertainty           -0.035     6.195    
    SLICE_X139Y416       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     6.220    Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[13]
  -------------------------------------------------------------------
                         required time                          6.220    
                         arrival time                          -5.321    
  -------------------------------------------------------------------
                         slack                                  0.900    




