{
  "module_name": "exynos7-clk.h",
  "hash_id": "62019b7023258da2d8e7da681f1fdc1dfa61befd1d32d957876609dedcd56c88",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/exynos7-clk.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_CLOCK_EXYNOS7_H\n#define _DT_BINDINGS_CLOCK_EXYNOS7_H\n\n \n#define DOUT_ACLK_PERIS\t\t\t1\n#define DOUT_SCLK_BUS0_PLL\t\t2\n#define DOUT_SCLK_BUS1_PLL\t\t3\n#define DOUT_SCLK_CC_PLL\t\t4\n#define DOUT_SCLK_MFC_PLL\t\t5\n#define DOUT_ACLK_CCORE_133\t\t6\n#define DOUT_ACLK_MSCL_532\t\t7\n#define ACLK_MSCL_532\t\t\t8\n#define DOUT_SCLK_AUD_PLL\t\t9\n#define FOUT_AUD_PLL\t\t\t10\n#define SCLK_AUD_PLL\t\t\t11\n#define SCLK_MFC_PLL_B\t\t\t12\n#define SCLK_MFC_PLL_A\t\t\t13\n#define SCLK_BUS1_PLL_B\t\t\t14\n#define SCLK_BUS1_PLL_A\t\t\t15\n#define SCLK_BUS0_PLL_B\t\t\t16\n#define SCLK_BUS0_PLL_A\t\t\t17\n#define SCLK_CC_PLL_B\t\t\t18\n#define SCLK_CC_PLL_A\t\t\t19\n#define ACLK_CCORE_133\t\t\t20\n#define ACLK_PERIS_66\t\t\t21\n#define TOPC_NR_CLK\t\t\t22\n\n \n#define DOUT_ACLK_PERIC1\t\t1\n#define DOUT_ACLK_PERIC0\t\t2\n#define CLK_SCLK_UART0\t\t\t3\n#define CLK_SCLK_UART1\t\t\t4\n#define CLK_SCLK_UART2\t\t\t5\n#define CLK_SCLK_UART3\t\t\t6\n#define CLK_SCLK_SPI0\t\t\t7\n#define CLK_SCLK_SPI1\t\t\t8\n#define CLK_SCLK_SPI2\t\t\t9\n#define CLK_SCLK_SPI3\t\t\t10\n#define CLK_SCLK_SPI4\t\t\t11\n#define CLK_SCLK_SPDIF\t\t\t12\n#define CLK_SCLK_PCM1\t\t\t13\n#define CLK_SCLK_I2S1\t\t\t14\n#define CLK_ACLK_PERIC0_66\t\t15\n#define CLK_ACLK_PERIC1_66\t\t16\n#define TOP0_NR_CLK\t\t\t17\n\n \n#define DOUT_ACLK_FSYS1_200\t\t1\n#define DOUT_ACLK_FSYS0_200\t\t2\n#define DOUT_SCLK_MMC2\t\t\t3\n#define DOUT_SCLK_MMC1\t\t\t4\n#define DOUT_SCLK_MMC0\t\t\t5\n#define CLK_SCLK_MMC2\t\t\t6\n#define CLK_SCLK_MMC1\t\t\t7\n#define CLK_SCLK_MMC0\t\t\t8\n#define CLK_ACLK_FSYS0_200\t\t9\n#define CLK_ACLK_FSYS1_200\t\t10\n#define CLK_SCLK_PHY_FSYS1\t\t11\n#define CLK_SCLK_PHY_FSYS1_26M\t\t12\n#define MOUT_SCLK_UFSUNIPRO20\t\t13\n#define DOUT_SCLK_UFSUNIPRO20\t\t14\n#define CLK_SCLK_UFSUNIPRO20\t\t15\n#define DOUT_SCLK_PHY_FSYS1\t\t16\n#define DOUT_SCLK_PHY_FSYS1_26M\t\t17\n#define TOP1_NR_CLK\t\t\t18\n\n \n#define PCLK_RTC\t\t\t1\n#define CCORE_NR_CLK\t\t\t2\n\n \n#define PCLK_UART0\t\t\t1\n#define SCLK_UART0\t\t\t2\n#define PCLK_HSI2C0\t\t\t3\n#define PCLK_HSI2C1\t\t\t4\n#define PCLK_HSI2C4\t\t\t5\n#define PCLK_HSI2C5\t\t\t6\n#define PCLK_HSI2C9\t\t\t7\n#define PCLK_HSI2C10\t\t\t8\n#define PCLK_HSI2C11\t\t\t9\n#define PCLK_PWM\t\t\t10\n#define SCLK_PWM\t\t\t11\n#define PCLK_ADCIF\t\t\t12\n#define PERIC0_NR_CLK\t\t\t13\n\n \n#define PCLK_UART1\t\t\t1\n#define PCLK_UART2\t\t\t2\n#define PCLK_UART3\t\t\t3\n#define SCLK_UART1\t\t\t4\n#define SCLK_UART2\t\t\t5\n#define SCLK_UART3\t\t\t6\n#define PCLK_HSI2C2\t\t\t7\n#define PCLK_HSI2C3\t\t\t8\n#define PCLK_HSI2C6\t\t\t9\n#define PCLK_HSI2C7\t\t\t10\n#define PCLK_HSI2C8\t\t\t11\n#define PCLK_SPI0\t\t\t12\n#define PCLK_SPI1\t\t\t13\n#define PCLK_SPI2\t\t\t14\n#define PCLK_SPI3\t\t\t15\n#define PCLK_SPI4\t\t\t16\n#define SCLK_SPI0\t\t\t17\n#define SCLK_SPI1\t\t\t18\n#define SCLK_SPI2\t\t\t19\n#define SCLK_SPI3\t\t\t20\n#define SCLK_SPI4\t\t\t21\n#define PCLK_I2S1\t\t\t22\n#define PCLK_PCM1\t\t\t23\n#define PCLK_SPDIF\t\t\t24\n#define SCLK_I2S1\t\t\t25\n#define SCLK_PCM1\t\t\t26\n#define SCLK_SPDIF\t\t\t27\n#define PERIC1_NR_CLK\t\t\t28\n\n \n#define PCLK_CHIPID\t\t\t1\n#define SCLK_CHIPID\t\t\t2\n#define PCLK_WDT\t\t\t3\n#define PCLK_TMU\t\t\t4\n#define SCLK_TMU\t\t\t5\n#define PERIS_NR_CLK\t\t\t6\n\n \n#define ACLK_MMC2\t\t\t1\n#define ACLK_AXIUS_USBDRD30X_FSYS0X\t2\n#define ACLK_USBDRD300\t\t\t3\n#define SCLK_USBDRD300_SUSPENDCLK\t4\n#define SCLK_USBDRD300_REFCLK\t\t5\n#define PHYCLK_USBDRD300_UDRD30_PIPE_PCLK_USER\t\t6\n#define PHYCLK_USBDRD300_UDRD30_PHYCLK_USER\t\t7\n#define OSCCLK_PHY_CLKOUT_USB30_PHY\t\t8\n#define ACLK_PDMA0\t\t\t9\n#define ACLK_PDMA1\t\t\t10\n#define FSYS0_NR_CLK\t\t\t11\n\n \n#define ACLK_MMC1\t\t\t1\n#define ACLK_MMC0\t\t\t2\n#define PHYCLK_UFS20_TX0_SYMBOL\t\t3\n#define PHYCLK_UFS20_RX0_SYMBOL\t\t4\n#define PHYCLK_UFS20_RX1_SYMBOL\t\t5\n#define ACLK_UFS20_LINK\t\t\t6\n#define SCLK_UFSUNIPRO20_USER\t\t7\n#define PHYCLK_UFS20_RX1_SYMBOL_USER\t8\n#define PHYCLK_UFS20_RX0_SYMBOL_USER\t9\n#define PHYCLK_UFS20_TX0_SYMBOL_USER\t10\n#define OSCCLK_PHY_CLKOUT_EMBEDDED_COMBO_PHY\t11\n#define SCLK_COMBO_PHY_EMBEDDED_26M\t12\n#define DOUT_PCLK_FSYS1\t\t\t13\n#define PCLK_GPIO_FSYS1\t\t\t14\n#define MOUT_FSYS1_PHYCLK_SEL1\t\t15\n#define FSYS1_NR_CLK\t\t\t16\n\n \n#define USERMUX_ACLK_MSCL_532\t\t1\n#define DOUT_PCLK_MSCL\t\t\t2\n#define ACLK_MSCL_0\t\t\t3\n#define ACLK_MSCL_1\t\t\t4\n#define ACLK_JPEG\t\t\t5\n#define ACLK_G2D\t\t\t6\n#define ACLK_LH_ASYNC_SI_MSCL_0\t\t7\n#define ACLK_LH_ASYNC_SI_MSCL_1\t\t8\n#define ACLK_AXI2ACEL_BRIDGE\t\t9\n#define ACLK_XIU_MSCLX_0\t\t10\n#define ACLK_XIU_MSCLX_1\t\t11\n#define ACLK_QE_MSCL_0\t\t\t12\n#define ACLK_QE_MSCL_1\t\t\t13\n#define ACLK_QE_JPEG\t\t\t14\n#define ACLK_QE_G2D\t\t\t15\n#define ACLK_PPMU_MSCL_0\t\t16\n#define ACLK_PPMU_MSCL_1\t\t17\n#define ACLK_MSCLNP_133\t\t\t18\n#define ACLK_AHB2APB_MSCL0P\t\t19\n#define ACLK_AHB2APB_MSCL1P\t\t20\n\n#define PCLK_MSCL_0\t\t\t21\n#define PCLK_MSCL_1\t\t\t22\n#define PCLK_JPEG\t\t\t23\n#define PCLK_G2D\t\t\t24\n#define PCLK_QE_MSCL_0\t\t\t25\n#define PCLK_QE_MSCL_1\t\t\t26\n#define PCLK_QE_JPEG\t\t\t27\n#define PCLK_QE_G2D\t\t\t28\n#define PCLK_PPMU_MSCL_0\t\t29\n#define PCLK_PPMU_MSCL_1\t\t30\n#define PCLK_AXI2ACEL_BRIDGE\t\t31\n#define PCLK_PMU_MSCL\t\t\t32\n#define MSCL_NR_CLK\t\t\t33\n\n \n#define SCLK_I2S\t\t\t1\n#define SCLK_PCM\t\t\t2\n#define PCLK_I2S\t\t\t3\n#define PCLK_PCM\t\t\t4\n#define ACLK_ADMA\t\t\t5\n#define AUD_NR_CLK\t\t\t6\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}